#include "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.hh"
#line 51 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"

#include <unisim/component/cxx/processor/arm/isa/arm64/decode.hh>
#include <unisim/component/cxx/processor/arm/isa/arm64/disasm.hh>
#include <unisim/util/arithmetic/arithmetic.hh>
#include <iostream>

using unisim::util::arithmetic::RotateRight;
using unisim::util::arithmetic::BitScanReverse;

#include <unisim/component/cxx/processor/arm/isa/arm64/execute.hh>
#include <unisim/component/cxx/processor/arm/execute.hh>

#line 16 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 71 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"

#line 19 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
namespace unisim { namespace component { namespace cxx { namespace processor { namespace arm { namespace isa { namespace arm64 {
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 24 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 27 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 32 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::Operation(CodeType _code, uint64_t _addr, const char *_name)
:
encoding(_code),
addr(_addr),
name(_name)
{
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 47 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 52 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::~Operation()
{
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 60 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 63 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 75 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 78 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 82 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 85 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	{
		sink << "; Unknown AARCH64 instruction";
	}
#line 92 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 97 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 100 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 104 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 108 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 112 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 115 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	{ cpu.UndefinedInstruction(this); }
#line 120 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 125 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 128 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpMsr : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 133 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpMsr(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t op2;
	uint8_t crm;
	uint8_t crn;
	uint8_t op1;
	uint8_t op0;
#line 4915 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	typename ARCH::SysReg const* sysreg;
#line 146 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 150 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 154 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 157 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 161 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 164 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 169 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 173 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 176 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 184 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 187 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpAdc_www : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 192 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpAdc_www(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t rm;
#line 42 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 202 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 206 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 210 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 213 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 217 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 220 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 225 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 229 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 232 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 240 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 243 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpAdc_xxx : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 248 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpAdc_xxx(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t rm;
#line 56 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 258 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 262 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 266 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 269 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 273 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 276 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 281 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 285 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 288 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 296 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 299 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpAdcs_www : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 304 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpAdcs_www(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t rm;
#line 80 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 314 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 318 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 322 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 325 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 329 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 332 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 337 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 341 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 344 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 352 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 355 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpAdcs_xxx : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 360 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpAdcs_xxx(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t rm;
#line 103 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 370 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 374 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 378 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 381 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 385 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 388 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 393 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 397 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 400 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 408 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 411 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpAdd_wsxtb : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 416 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpAdd_wsxtb(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 136 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	Reject reject;
#line 427 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 136 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 430 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 434 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 438 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 441 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 445 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 448 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 453 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 457 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 460 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 468 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 471 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpAdd_wsxth : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 476 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpAdd_wsxth(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 152 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	Reject reject;
#line 487 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 152 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 490 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 494 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 498 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 501 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 505 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 508 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 513 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 517 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 520 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 528 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 531 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpAdd_wsxtw : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 536 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpAdd_wsxtw(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 168 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	Reject reject;
#line 547 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 168 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 550 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 554 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 558 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 561 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 565 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 568 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 573 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 577 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 580 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 588 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 591 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpAdd_wsxtx : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 596 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpAdd_wsxtx(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 183 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	Reject reject;
#line 607 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 183 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 610 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 614 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 618 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 621 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 625 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 628 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 633 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 637 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 640 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 648 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 651 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpAdd_wuxtb : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 656 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpAdd_wuxtb(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 199 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	Reject reject;
#line 667 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 199 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 670 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 674 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 678 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 681 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 685 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 688 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 693 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 697 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 700 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 708 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 711 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpAdd_wuxth : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 716 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpAdd_wuxth(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 214 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	Reject reject;
#line 727 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 214 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 730 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 734 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 738 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 741 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 745 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 748 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 753 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 757 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 760 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 768 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 771 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpAdd_wuxtw : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 776 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpAdd_wuxtw(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 229 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	Reject reject;
#line 787 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 229 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 790 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 794 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 798 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 801 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 805 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 808 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 813 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 817 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 820 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 828 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 831 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpAdd_wuxtx : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 836 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpAdd_wuxtx(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 243 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	Reject reject;
#line 847 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 243 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 850 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 854 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 858 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 861 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 865 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 868 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 873 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 877 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 880 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 888 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 891 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpAdd_xsxtb : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 896 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpAdd_xsxtb(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 258 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	Reject reject;
#line 907 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 258 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 910 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 914 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 918 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 921 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 925 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 928 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 933 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 937 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 940 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 948 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 951 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpAdd_xsxth : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 956 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpAdd_xsxth(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 274 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	Reject reject;
#line 967 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 274 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 970 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 974 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 978 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 981 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 985 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 988 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 993 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 997 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 1000 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 1008 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 1011 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpAdd_xsxtw : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 1016 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpAdd_xsxtw(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 290 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	Reject reject;
#line 1027 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 290 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 1030 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 1034 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 1038 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 1041 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 1045 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 1048 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 1053 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 1057 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 1060 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 1068 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 1071 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpAdd_xsxtx : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 1076 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpAdd_xsxtx(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 306 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	Reject reject;
#line 1087 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 306 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 1090 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 1094 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 1098 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 1101 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 1105 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 1108 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 1113 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 1117 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 1120 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 1128 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 1131 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpAdd_xuxtb : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 1136 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpAdd_xuxtb(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 321 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	Reject reject;
#line 1147 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 321 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 1150 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 1154 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 1158 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 1161 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 1165 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 1168 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 1173 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 1177 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 1180 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 1188 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 1191 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpAdd_xuxth : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 1196 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpAdd_xuxth(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 336 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	Reject reject;
#line 1207 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 336 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 1210 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 1214 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 1218 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 1221 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 1225 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 1228 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 1233 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 1237 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 1240 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 1248 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 1251 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpAdd_xuxtw : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 1256 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpAdd_xuxtw(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 351 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	Reject reject;
#line 1267 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 351 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 1270 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 1274 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 1278 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 1281 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 1285 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 1288 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 1293 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 1297 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 1300 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 1308 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 1311 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpAdd_xuxtx : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 1316 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpAdd_xuxtx(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 366 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	Reject reject;
#line 1327 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 366 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 1330 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 1334 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 1338 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 1341 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 1345 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 1348 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 1353 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 1357 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 1360 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 1368 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 1371 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpAdd_wi : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 1376 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpAdd_wi(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint16_t imm0;
	uint8_t shl12;
#line 390 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	uint32_t imm;
#line 1387 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 390 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 1390 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 1394 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 1398 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 1401 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 1405 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 1408 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 1413 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 1417 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 1420 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 1428 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 1431 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpAdd_xi : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 1436 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpAdd_xi(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint16_t imm0;
	uint8_t shl12;
#line 404 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	uint32_t imm;
#line 1447 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 404 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 1450 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 1454 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 1458 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 1461 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 1465 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 1468 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 1473 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 1477 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 1480 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 1488 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 1491 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpAdd_wlsl : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 1496 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpAdd_wlsl(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 428 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 1507 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 1511 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 1515 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 1518 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 1522 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 1525 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 1530 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 1534 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 1537 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 1545 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 1548 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpAdd_wlsr : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 1553 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpAdd_wlsr(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 442 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 1564 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 1568 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 1572 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 1575 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 1579 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 1582 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 1587 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 1591 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 1594 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 1602 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 1605 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpAdd_wasr : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 1610 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpAdd_wasr(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 456 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 1621 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 1625 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 1629 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 1632 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 1636 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 1639 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 1644 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 1648 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 1651 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 1659 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 1662 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpAdd_xlsl : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 1667 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpAdd_xlsl(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 471 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 1678 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 1682 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 1686 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 1689 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 1693 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 1696 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 1701 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 1705 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 1708 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 1716 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 1719 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpAdd_xlsr : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 1724 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpAdd_xlsr(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 485 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 1735 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 1739 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 1743 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 1746 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 1750 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 1753 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 1758 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 1762 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 1765 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 1773 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 1776 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpAdd_xasr : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 1781 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpAdd_xasr(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 499 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 1792 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 1796 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 1800 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 1803 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 1807 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 1810 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 1815 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 1819 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 1822 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 1830 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 1833 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpAdds_wsxtb : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 1838 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpAdds_wsxtb(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 524 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	Reject reject;
#line 1849 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 524 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 1852 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 1856 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 1860 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 1863 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 1867 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 1870 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 1875 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 1879 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 1882 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 1890 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 1893 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpAdds_wsxth : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 1898 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpAdds_wsxth(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 544 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	Reject reject;
#line 1909 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 544 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 1912 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 1916 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 1920 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 1923 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 1927 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 1930 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 1935 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 1939 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 1942 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 1950 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 1953 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpAdds_wsxtw : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 1958 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpAdds_wsxtw(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 564 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	Reject reject;
#line 1969 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 564 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 1972 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 1976 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 1980 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 1983 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 1987 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 1990 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 1995 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 1999 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 2002 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 2010 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 2013 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpAdds_wsxtx : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 2018 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpAdds_wsxtx(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 583 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	Reject reject;
#line 2029 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 583 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 2032 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 2036 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 2040 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 2043 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 2047 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 2050 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 2055 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 2059 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 2062 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 2070 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 2073 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpAdds_wuxtb : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 2078 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpAdds_wuxtb(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 603 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	Reject reject;
#line 2089 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 603 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 2092 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 2096 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 2100 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 2103 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 2107 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 2110 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 2115 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 2119 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 2122 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 2130 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 2133 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpAdds_wuxth : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 2138 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpAdds_wuxth(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 623 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	Reject reject;
#line 2149 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 623 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 2152 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 2156 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 2160 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 2163 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 2167 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 2170 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 2175 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 2179 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 2182 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 2190 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 2193 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpAdds_wuxtw : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 2198 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpAdds_wuxtw(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 643 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	Reject reject;
#line 2209 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 643 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 2212 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 2216 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 2220 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 2223 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 2227 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 2230 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 2235 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 2239 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 2242 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 2250 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 2253 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpAdds_wuxtx : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 2258 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpAdds_wuxtx(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 662 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	Reject reject;
#line 2269 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 662 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 2272 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 2276 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 2280 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 2283 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 2287 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 2290 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 2295 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 2299 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 2302 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 2310 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 2313 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpAdds_xsxtb : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 2318 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpAdds_xsxtb(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 682 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	Reject reject;
#line 2329 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 682 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 2332 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 2336 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 2340 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 2343 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 2347 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 2350 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 2355 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 2359 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 2362 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 2370 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 2373 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpAdds_xsxth : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 2378 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpAdds_xsxth(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 702 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	Reject reject;
#line 2389 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 702 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 2392 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 2396 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 2400 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 2403 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 2407 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 2410 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 2415 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 2419 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 2422 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 2430 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 2433 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpAdds_xsxtw : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 2438 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpAdds_xsxtw(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 722 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	Reject reject;
#line 2449 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 722 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 2452 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 2456 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 2460 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 2463 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 2467 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 2470 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 2475 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 2479 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 2482 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 2490 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 2493 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpAdds_xsxtx : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 2498 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpAdds_xsxtx(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 742 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	Reject reject;
#line 2509 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 742 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 2512 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 2516 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 2520 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 2523 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 2527 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 2530 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 2535 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 2539 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 2542 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 2550 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 2553 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpAdds_xuxtb : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 2558 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpAdds_xuxtb(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 761 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	Reject reject;
#line 2569 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 761 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 2572 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 2576 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 2580 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 2583 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 2587 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 2590 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 2595 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 2599 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 2602 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 2610 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 2613 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpAdds_xuxth : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 2618 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpAdds_xuxth(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 781 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	Reject reject;
#line 2629 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 781 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 2632 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 2636 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 2640 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 2643 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 2647 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 2650 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 2655 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 2659 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 2662 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 2670 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 2673 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpAdds_xuxtw : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 2678 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpAdds_xuxtw(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 801 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	Reject reject;
#line 2689 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 801 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 2692 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 2696 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 2700 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 2703 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 2707 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 2710 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 2715 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 2719 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 2722 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 2730 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 2733 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpAdds_xuxtx : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 2738 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpAdds_xuxtx(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 821 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	Reject reject;
#line 2749 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 821 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 2752 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 2756 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 2760 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 2763 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 2767 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 2770 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 2775 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 2779 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 2782 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 2790 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 2793 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpAdds_wi : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 2798 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpAdds_wi(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint16_t imm0;
	uint8_t shl12;
#line 850 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	uint32_t imm;
#line 2809 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 850 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 2812 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 2816 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 2820 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 2823 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 2827 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 2830 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 2835 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 2839 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 2842 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 2850 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 2853 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpAdds_xi : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 2858 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpAdds_xi(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint16_t imm0;
	uint8_t shl12;
#line 869 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	uint32_t imm;
#line 2869 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 869 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 2872 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 2876 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 2880 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 2883 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 2887 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 2890 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 2895 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 2899 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 2902 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 2910 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 2913 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpAdds_wlsl : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 2918 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpAdds_wlsl(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 898 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 2929 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 2933 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 2937 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 2940 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 2944 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 2947 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 2952 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 2956 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 2959 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 2967 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 2970 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpAdds_wlsr : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 2975 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpAdds_wlsr(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 917 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 2986 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 2990 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 2994 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 2997 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 3001 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 3004 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 3009 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 3013 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 3016 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 3024 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 3027 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpAdds_wasr : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 3032 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpAdds_wasr(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 936 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 3043 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 3047 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 3051 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 3054 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 3058 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 3061 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 3066 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 3070 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 3073 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 3081 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 3084 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpAdds_xlsl : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 3089 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpAdds_xlsl(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 955 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 3100 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 3104 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 3108 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 3111 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 3115 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 3118 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 3123 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 3127 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 3130 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 3138 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 3141 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpAdds_xlsr : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 3146 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpAdds_xlsr(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 974 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 3157 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 3161 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 3165 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 3168 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 3172 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 3175 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 3180 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 3184 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 3187 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 3195 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 3198 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpAdds_xasr : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 3203 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpAdds_xasr(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 993 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 3214 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 3218 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 3222 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 3225 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 3229 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 3232 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 3237 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 3241 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 3244 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 3252 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 3255 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpAdr : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 3260 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpAdr(CodeType code, uint64_t addr);
	uint8_t rd;
	int32_t imm1;
	uint8_t imm0;
#line 1022 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	int32_t imm;
#line 3270 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 1022 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 3273 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 3277 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 3281 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 3284 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 3288 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 3291 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 3296 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 3300 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 3303 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 3311 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 3314 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpAdrp : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 3319 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpAdrp(CodeType code, uint64_t addr);
	uint8_t rd;
	int32_t imm1;
	uint8_t imm0;
#line 1045 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	int32_t imm;
#line 3329 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 1045 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 3332 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 3336 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 3340 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 3343 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 3347 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 3350 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 3355 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 3359 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 3362 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 3370 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 3373 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpAnd_wi : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 3378 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpAnd_wi(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imms;
	uint8_t immr;
#line 1068 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	uint32_t imm;
#line 3389 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 1068 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 3392 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 3396 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 3400 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 3403 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 3407 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 3410 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 3415 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 3419 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 3422 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 3430 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 3433 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpAnd_xi : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 3438 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpAnd_xi(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imms;
	uint8_t immr;
	uint8_t n;
#line 1082 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	uint64_t imm;
#line 3450 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 1082 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 3453 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 3457 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 3461 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 3464 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 3468 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 3471 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 3476 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 3480 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 3483 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 3491 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 3494 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpAnd_wlsl : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 3499 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpAnd_wlsl(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 1106 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 3510 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 3514 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 3518 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 3521 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 3525 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 3528 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 3533 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 3537 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 3540 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 3548 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 3551 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpAnd_wlsr : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 3556 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpAnd_wlsr(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 1120 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 3567 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 3571 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 3575 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 3578 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 3582 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 3585 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 3590 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 3594 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 3597 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 3605 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 3608 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpAnd_wasr : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 3613 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpAnd_wasr(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 1134 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 3624 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 3628 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 3632 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 3635 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 3639 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 3642 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 3647 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 3651 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 3654 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 3662 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 3665 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpAnd_wror : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 3670 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpAnd_wror(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 1149 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 3681 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 3685 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 3689 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 3692 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 3696 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 3699 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 3704 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 3708 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 3711 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 3719 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 3722 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpAnd_xlsl : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 3727 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpAnd_xlsl(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 1163 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 3738 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 3742 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 3746 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 3749 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 3753 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 3756 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 3761 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 3765 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 3768 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 3776 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 3779 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpAnd_xlsr : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 3784 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpAnd_xlsr(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 1177 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 3795 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 3799 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 3803 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 3806 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 3810 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 3813 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 3818 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 3822 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 3825 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 3833 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 3836 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpAnd_xasr : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 3841 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpAnd_xasr(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 1191 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 3852 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 3856 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 3860 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 3863 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 3867 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 3870 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 3875 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 3879 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 3882 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 3890 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 3893 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpAnd_xror : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 3898 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpAnd_xror(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 1206 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 3909 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 3913 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 3917 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 3920 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 3924 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 3927 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 3932 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 3936 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 3939 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 3947 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 3950 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpAnds_wi : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 3955 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpAnds_wi(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imms;
	uint8_t immr;
#line 1230 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	uint32_t imm;
#line 3966 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 1230 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 3969 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 3973 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 3977 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 3980 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 3984 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 3987 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 3992 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 3996 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 3999 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 4007 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 4010 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpAnds_xi : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 4015 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpAnds_xi(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imms;
	uint8_t immr;
	uint8_t n;
#line 1250 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	uint64_t imm;
#line 4027 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 1250 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 4030 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 4034 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 4038 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 4041 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 4045 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 4048 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 4053 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 4057 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 4060 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 4068 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 4071 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpAnds_wlsl : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 4076 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpAnds_wlsl(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 1280 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 4087 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 4091 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 4095 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 4098 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 4102 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 4105 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 4110 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 4114 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 4117 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 4125 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 4128 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpAnds_wlsr : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 4133 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpAnds_wlsr(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 1300 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 4144 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 4148 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 4152 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 4155 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 4159 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 4162 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 4167 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 4171 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 4174 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 4182 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 4185 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpAnds_wasr : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 4190 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpAnds_wasr(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 1320 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 4201 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 4205 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 4209 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 4212 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 4216 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 4219 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 4224 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 4228 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 4231 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 4239 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 4242 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpAnds_wror : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 4247 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpAnds_wror(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 1340 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 4258 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 4262 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 4266 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 4269 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 4273 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 4276 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 4281 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 4285 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 4288 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 4296 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 4299 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpAnds_xlsl : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 4304 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpAnds_xlsl(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 1360 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 4315 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 4319 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 4323 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 4326 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 4330 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 4333 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 4338 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 4342 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 4345 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 4353 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 4356 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpAnds_xlsr : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 4361 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpAnds_xlsr(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 1380 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 4372 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 4376 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 4380 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 4383 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 4387 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 4390 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 4395 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 4399 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 4402 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 4410 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 4413 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpAnds_xasr : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 4418 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpAnds_xasr(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 1400 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 4429 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 4433 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 4437 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 4440 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 4444 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 4447 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 4452 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 4456 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 4459 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 4467 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 4470 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpAnds_xror : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 4475 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpAnds_xror(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 1420 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 4486 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 4490 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 4494 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 4497 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 4501 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 4504 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 4509 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 4513 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 4516 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 4524 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 4527 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpAsr_www : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 4532 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpAsr_www(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t rm;
#line 1450 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 4542 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 4546 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 4550 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 4553 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 4557 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 4560 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 4565 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 4569 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 4572 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 4580 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 4583 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpAsr_xxx : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 4588 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpAsr_xxx(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t rm;
#line 1465 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 4598 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 4602 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 4606 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 4609 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 4613 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 4616 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 4621 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 4625 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 4628 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 4636 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 4639 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpB : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 4644 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpB(CodeType code, uint64_t addr);
	int32_t imm;
#line 1491 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 4652 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 4656 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 4660 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 4663 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 4667 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 4670 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 4675 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 4679 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 4682 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 4690 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 4693 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpB_cond : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 4698 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpB_cond(CodeType code, uint64_t addr);
	uint8_t cond;
	int32_t imm;
#line 1515 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 4707 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 4711 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 4715 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 4718 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 4722 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 4725 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 4730 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 4734 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 4737 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 4745 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 4748 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpBfm_w : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 4753 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpBfm_w(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imms;
	uint8_t immr;
#line 1540 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 4764 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 4768 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 4772 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 4775 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 4779 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 4782 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 4787 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 4791 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 4794 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 4802 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 4805 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpBfm_x : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 4810 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpBfm_x(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imms;
	uint8_t immr;
#line 1559 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 4821 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 4825 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 4829 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 4832 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 4836 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 4839 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 4844 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 4848 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 4851 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 4859 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 4862 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpBic_wlsl : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 4867 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpBic_wlsl(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 1588 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 4878 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 4882 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 4886 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 4889 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 4893 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 4896 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 4901 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 4905 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 4908 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 4916 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 4919 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpBic_wlsr : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 4924 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpBic_wlsr(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 1602 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 4935 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 4939 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 4943 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 4946 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 4950 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 4953 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 4958 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 4962 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 4965 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 4973 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 4976 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpBic_wasr : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 4981 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpBic_wasr(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 1616 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 4992 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 4996 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 5000 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 5003 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 5007 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 5010 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 5015 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 5019 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 5022 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 5030 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 5033 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpBic_wror : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 5038 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpBic_wror(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 1631 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 5049 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 5053 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 5057 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 5060 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 5064 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 5067 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 5072 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 5076 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 5079 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 5087 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 5090 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpBic_xlsl : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 5095 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpBic_xlsl(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 1645 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 5106 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 5110 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 5114 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 5117 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 5121 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 5124 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 5129 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 5133 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 5136 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 5144 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 5147 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpBic_xlsr : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 5152 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpBic_xlsr(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 1659 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 5163 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 5167 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 5171 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 5174 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 5178 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 5181 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 5186 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 5190 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 5193 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 5201 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 5204 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpBic_xasr : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 5209 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpBic_xasr(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 1673 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 5220 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 5224 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 5228 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 5231 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 5235 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 5238 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 5243 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 5247 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 5250 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 5258 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 5261 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpBic_xror : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 5266 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpBic_xror(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 1688 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 5277 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 5281 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 5285 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 5288 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 5292 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 5295 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 5300 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 5304 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 5307 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 5315 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 5318 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpBics_wlsl : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 5323 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpBics_wlsl(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 1712 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 5334 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 5338 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 5342 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 5345 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 5349 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 5352 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 5357 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 5361 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 5364 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 5372 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 5375 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpBics_wlsr : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 5380 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpBics_wlsr(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 1729 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 5391 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 5395 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 5399 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 5402 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 5406 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 5409 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 5414 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 5418 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 5421 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 5429 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 5432 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpBics_wasr : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 5437 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpBics_wasr(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 1746 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 5448 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 5452 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 5456 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 5459 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 5463 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 5466 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 5471 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 5475 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 5478 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 5486 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 5489 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpBics_wror : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 5494 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpBics_wror(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 1763 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 5505 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 5509 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 5513 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 5516 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 5520 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 5523 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 5528 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 5532 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 5535 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 5543 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 5546 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpBics_xlsl : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 5551 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpBics_xlsl(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 1780 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 5562 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 5566 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 5570 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 5573 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 5577 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 5580 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 5585 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 5589 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 5592 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 5600 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 5603 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpBics_xlsr : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 5608 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpBics_xlsr(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 1797 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 5619 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 5623 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 5627 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 5630 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 5634 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 5637 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 5642 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 5646 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 5649 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 5657 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 5660 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpBics_xasr : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 5665 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpBics_xasr(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 1814 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 5676 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 5680 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 5684 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 5687 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 5691 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 5694 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 5699 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 5703 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 5706 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 5714 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 5717 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpBics_xror : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 5722 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpBics_xror(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 1831 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 5733 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 5737 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 5741 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 5744 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 5748 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 5751 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 5756 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 5760 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 5763 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 5771 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 5774 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpBl : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 5779 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpBl(CodeType code, uint64_t addr);
	int32_t imm;
#line 1858 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 5787 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 5791 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 5795 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 5798 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 5802 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 5805 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 5810 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 5814 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 5817 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 5825 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 5828 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpBlr : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 5833 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpBlr(CodeType code, uint64_t addr);
	uint8_t rn;
#line 1885 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 5841 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 5845 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 5849 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 5852 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 5856 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 5859 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 5864 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 5868 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 5871 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 5879 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 5882 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpBr : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 5887 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpBr(CodeType code, uint64_t addr);
	uint8_t rn;
#line 1911 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 5895 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 5899 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 5903 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 5906 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 5910 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 5913 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 5918 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 5922 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 5925 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 5933 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 5936 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpBrk : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 5941 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpBrk(CodeType code, uint64_t addr);
	uint16_t imm;
#line 1929 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 5949 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 5953 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 5957 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 5960 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 5964 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 5967 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 5975 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 5978 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpCbnz_wlit : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 5983 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpCbnz_wlit(CodeType code, uint64_t addr);
	uint8_t rt;
	int32_t imm;
#line 1944 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 5992 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 5996 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 6000 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 6003 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 6007 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 6010 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 6015 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 6019 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 6022 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 6030 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 6033 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpCbnz_xlit : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 6038 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpCbnz_xlit(CodeType code, uint64_t addr);
	uint8_t rt;
	int32_t imm;
#line 1962 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 6047 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 6051 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 6055 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 6058 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 6062 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 6065 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 6070 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 6074 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 6077 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 6085 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 6088 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpCbz_wlit : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 6093 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpCbz_wlit(CodeType code, uint64_t addr);
	uint8_t rt;
	int32_t imm;
#line 1991 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 6102 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 6106 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 6110 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 6113 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 6117 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 6120 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 6125 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 6129 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 6132 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 6140 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 6143 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpCbz_xlit : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 6148 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpCbz_xlit(CodeType code, uint64_t addr);
	uint8_t rt;
	int32_t imm;
#line 2009 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 6157 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 6161 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 6165 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 6168 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 6172 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 6175 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 6180 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 6184 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 6187 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 6195 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 6198 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpCcmn_wi : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 6203 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpCcmn_wi(CodeType code, uint64_t addr);
	uint8_t v;
	uint8_t c;
	uint8_t z;
	uint8_t n;
	uint8_t rn;
	uint8_t cond;
	uint8_t imm;
#line 2039 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 6217 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 6221 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 6225 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 6228 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 6232 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 6235 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 6240 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 6244 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 6247 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 6255 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 6258 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpCcmn_xi : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 6263 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpCcmn_xi(CodeType code, uint64_t addr);
	uint8_t v;
	uint8_t c;
	uint8_t z;
	uint8_t n;
	uint8_t rn;
	uint8_t cond;
	uint8_t imm;
#line 2060 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 6277 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 6281 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 6285 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 6288 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 6292 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 6295 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 6300 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 6304 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 6307 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 6315 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 6318 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpCcmn_w : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 6323 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpCcmn_w(CodeType code, uint64_t addr);
	uint8_t v;
	uint8_t c;
	uint8_t z;
	uint8_t n;
	uint8_t rn;
	uint8_t cond;
	uint8_t rm;
#line 2094 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 6337 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 6341 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 6345 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 6348 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 6352 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 6355 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 6360 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 6364 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 6367 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 6375 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 6378 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpCcmn_x : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 6383 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpCcmn_x(CodeType code, uint64_t addr);
	uint8_t v;
	uint8_t c;
	uint8_t z;
	uint8_t n;
	uint8_t rn;
	uint8_t cond;
	uint8_t rm;
#line 2115 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 6397 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 6401 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 6405 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 6408 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 6412 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 6415 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 6420 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 6424 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 6427 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 6435 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 6438 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpCcmp_wi : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 6443 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpCcmp_wi(CodeType code, uint64_t addr);
	uint8_t v;
	uint8_t c;
	uint8_t z;
	uint8_t n;
	uint8_t rn;
	uint8_t cond;
	uint8_t imm;
#line 2149 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 6457 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 6461 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 6465 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 6468 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 6472 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 6475 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 6480 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 6484 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 6487 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 6495 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 6498 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpCcmp_xi : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 6503 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpCcmp_xi(CodeType code, uint64_t addr);
	uint8_t v;
	uint8_t c;
	uint8_t z;
	uint8_t n;
	uint8_t rn;
	uint8_t cond;
	uint8_t imm;
#line 2170 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 6517 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 6521 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 6525 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 6528 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 6532 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 6535 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 6540 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 6544 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 6547 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 6555 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 6558 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpCcmp_w : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 6563 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpCcmp_w(CodeType code, uint64_t addr);
	uint8_t v;
	uint8_t c;
	uint8_t z;
	uint8_t n;
	uint8_t rn;
	uint8_t cond;
	uint8_t rm;
#line 2204 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 6577 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 6581 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 6585 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 6588 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 6592 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 6595 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 6600 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 6604 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 6607 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 6615 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 6618 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpCcmp_x : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 6623 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpCcmp_x(CodeType code, uint64_t addr);
	uint8_t v;
	uint8_t c;
	uint8_t z;
	uint8_t n;
	uint8_t rn;
	uint8_t cond;
	uint8_t rm;
#line 2225 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 6637 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 6641 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 6645 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 6648 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 6652 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 6655 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 6660 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 6664 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 6667 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 6675 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 6678 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpClrex : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 6683 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpClrex(CodeType code, uint64_t addr);
	uint8_t imm;
#line 2256 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 6691 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 6695 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 6699 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 6702 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 6706 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 6709 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 6714 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 6718 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 6721 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 6729 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 6732 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpCls_w : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 6737 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpCls_w(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
#line 2277 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 6746 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 6750 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 6754 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 6757 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 6761 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 6764 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 6769 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 6773 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 6776 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 6784 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 6787 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpCls_x : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 6792 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpCls_x(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
#line 2299 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 6801 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 6805 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 6809 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 6812 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 6816 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 6819 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 6824 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 6828 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 6831 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 6839 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 6842 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpClz_w : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 6847 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpClz_w(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
#line 2331 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 6856 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 6860 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 6864 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 6867 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 6871 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 6874 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 6879 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 6883 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 6886 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 6894 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 6897 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpClz_x : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 6902 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpClz_x(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
#line 2350 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 6911 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 6915 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 6919 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 6922 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 6926 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 6929 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 6934 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 6938 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 6941 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 6949 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 6952 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpCsel_w : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 6957 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpCsel_w(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t cond;
	uint8_t rm;
#line 2379 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 6968 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 6972 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 6976 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 6979 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 6983 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 6986 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 6991 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 6995 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 6998 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 7006 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 7009 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpCsel_x : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 7014 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpCsel_x(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t cond;
	uint8_t rm;
#line 2397 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 7025 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 7029 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 7033 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 7036 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 7040 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 7043 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 7048 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 7052 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 7055 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 7063 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 7066 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpCsinc_w : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 7071 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpCsinc_w(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t cond;
	uint8_t rm;
#line 2426 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 7082 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 7086 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 7090 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 7093 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 7097 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 7100 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 7105 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 7109 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 7112 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 7120 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 7123 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpCsinc_x : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 7128 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpCsinc_x(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t cond;
	uint8_t rm;
#line 2450 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 7139 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 7143 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 7147 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 7150 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 7154 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 7157 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 7162 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 7166 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 7169 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 7177 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 7180 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpCsinv_w : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 7185 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpCsinv_w(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t cond;
	uint8_t rm;
#line 2485 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 7196 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 7200 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 7204 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 7207 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 7211 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 7214 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 7219 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 7223 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 7226 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 7234 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 7237 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpCsinv_x : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 7242 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpCsinv_x(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t cond;
	uint8_t rm;
#line 2509 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 7253 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 7257 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 7261 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 7264 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 7268 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 7271 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 7276 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 7280 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 7283 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 7291 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 7294 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpCsneg_w : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 7299 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpCsneg_w(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t cond;
	uint8_t rm;
#line 2544 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 7310 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 7314 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 7318 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 7321 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 7325 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 7328 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 7333 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 7337 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 7340 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 7348 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 7351 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpCsneg_x : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 7356 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpCsneg_x(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t cond;
	uint8_t rm;
#line 2565 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 7367 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 7371 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 7375 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 7378 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 7382 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 7385 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 7390 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 7394 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 7397 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 7405 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 7408 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpDcps1 : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 7413 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpDcps1(CodeType code, uint64_t addr);
	uint16_t imm;
#line 2596 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 7421 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 7425 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 7429 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 7432 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 7436 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 7439 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 7447 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 7450 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpDcps2 : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 7455 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpDcps2(CodeType code, uint64_t addr);
	uint16_t imm;
#line 2613 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 7463 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 7467 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 7471 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 7474 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 7478 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 7481 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 7489 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 7492 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpDcps3 : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 7497 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpDcps3(CodeType code, uint64_t addr);
	uint16_t imm;
#line 2630 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 7505 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 7509 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 7513 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 7516 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 7520 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 7523 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 7531 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 7534 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpDrps : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 7539 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpDrps(CodeType code, uint64_t addr);
#line 2647 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 7546 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 7550 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 7554 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 7557 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 7561 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 7564 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 7572 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 7575 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpEon_wlsl : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 7580 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpEon_wlsl(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 2664 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 7591 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 7595 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 7599 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 7602 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 7606 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 7609 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 7614 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 7618 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 7621 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 7629 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 7632 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpEon_wlsr : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 7637 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpEon_wlsr(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 2678 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 7648 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 7652 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 7656 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 7659 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 7663 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 7666 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 7671 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 7675 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 7678 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 7686 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 7689 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpEon_wasr : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 7694 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpEon_wasr(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 2692 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 7705 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 7709 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 7713 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 7716 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 7720 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 7723 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 7728 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 7732 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 7735 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 7743 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 7746 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpEon_wror : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 7751 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpEon_wror(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 2707 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 7762 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 7766 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 7770 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 7773 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 7777 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 7780 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 7785 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 7789 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 7792 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 7800 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 7803 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpEon_xlsl : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 7808 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpEon_xlsl(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 2721 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 7819 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 7823 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 7827 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 7830 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 7834 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 7837 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 7842 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 7846 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 7849 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 7857 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 7860 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpEon_xlsr : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 7865 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpEon_xlsr(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 2735 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 7876 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 7880 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 7884 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 7887 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 7891 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 7894 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 7899 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 7903 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 7906 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 7914 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 7917 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpEon_xasr : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 7922 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpEon_xasr(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 2749 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 7933 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 7937 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 7941 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 7944 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 7948 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 7951 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 7956 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 7960 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 7963 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 7971 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 7974 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpEon_xror : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 7979 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpEon_xror(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 2764 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 7990 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 7994 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 7998 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 8001 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 8005 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 8008 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 8013 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 8017 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 8020 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 8028 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 8031 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpEor_wi : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 8036 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpEor_wi(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imms;
	uint8_t immr;
#line 2788 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	uint32_t imm;
#line 8047 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 2788 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 8050 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 8054 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 8058 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 8061 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 8065 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 8068 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 8073 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 8077 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 8080 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 8088 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 8091 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpEor_xi : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 8096 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpEor_xi(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imms;
	uint8_t immr;
	uint8_t n;
#line 2802 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	uint64_t imm;
#line 8108 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 2802 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 8111 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 8115 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 8119 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 8122 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 8126 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 8129 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 8134 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 8138 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 8141 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 8149 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 8152 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpEor_wlsl : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 8157 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpEor_wlsl(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 2826 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 8168 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 8172 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 8176 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 8179 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 8183 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 8186 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 8191 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 8195 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 8198 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 8206 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 8209 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpEor_wlsr : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 8214 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpEor_wlsr(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 2840 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 8225 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 8229 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 8233 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 8236 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 8240 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 8243 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 8248 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 8252 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 8255 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 8263 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 8266 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpEor_wasr : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 8271 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpEor_wasr(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 2854 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 8282 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 8286 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 8290 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 8293 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 8297 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 8300 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 8305 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 8309 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 8312 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 8320 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 8323 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpEor_wror : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 8328 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpEor_wror(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 2869 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 8339 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 8343 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 8347 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 8350 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 8354 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 8357 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 8362 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 8366 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 8369 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 8377 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 8380 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpEor_xlsl : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 8385 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpEor_xlsl(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 2883 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 8396 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 8400 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 8404 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 8407 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 8411 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 8414 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 8419 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 8423 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 8426 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 8434 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 8437 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpEor_xlsr : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 8442 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpEor_xlsr(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 2897 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 8453 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 8457 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 8461 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 8464 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 8468 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 8471 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 8476 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 8480 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 8483 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 8491 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 8494 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpEor_xasr : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 8499 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpEor_xasr(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 2911 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 8510 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 8514 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 8518 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 8521 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 8525 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 8528 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 8533 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 8537 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 8540 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 8548 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 8551 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpEor_xror : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 8556 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpEor_xror(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 2926 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 8567 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 8571 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 8575 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 8578 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 8582 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 8585 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 8590 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 8594 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 8597 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 8605 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 8608 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpEret : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 8613 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpEret(CodeType code, uint64_t addr);
#line 2950 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 8620 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 8624 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 8628 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 8631 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 8635 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 8638 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 8643 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 8647 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 8650 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 8658 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 8661 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpExtr_w : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 8666 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpExtr_w(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imms;
	uint8_t rm;
#line 2971 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 8677 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 8681 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 8685 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 8688 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 8692 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 8695 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 8700 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 8704 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 8707 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 8715 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 8718 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpExtr_x : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 8723 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpExtr_x(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imms;
	uint8_t rm;
#line 2988 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 8734 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 8738 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 8742 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 8745 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 8749 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 8752 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 8757 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 8761 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 8764 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 8772 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 8775 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpHlt : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 8780 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpHlt(CodeType code, uint64_t addr);
	uint16_t imm;
#line 3015 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 8788 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 8792 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 8796 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 8799 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 8803 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 8806 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 8814 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 8817 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpHvc : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 8822 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpHvc(CodeType code, uint64_t addr);
	uint16_t imm;
#line 3032 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 8830 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 8834 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 8838 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 8841 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 8845 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 8848 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 8853 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 8857 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 8860 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 8868 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 8871 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdar_w : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 8876 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdar_w(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
#line 3054 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 8885 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 8889 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 8893 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 8896 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 8900 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 8903 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 8908 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 8912 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 8915 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 8923 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 8926 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdar_x : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 8931 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdar_x(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
#line 3071 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 8940 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 8944 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 8948 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 8951 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 8955 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 8958 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 8963 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 8967 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 8970 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 8978 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 8981 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdarb_w : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 8986 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdarb_w(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
#line 3096 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 8995 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 8999 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 9003 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 9006 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 9010 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 9013 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 9018 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 9022 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 9025 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 9033 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 9036 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdarh_w : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 9041 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdarh_w(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
#line 3121 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 9050 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 9054 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 9058 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 9061 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 9065 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 9068 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 9073 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 9077 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 9080 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 9088 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 9091 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdaxp_w : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 9096 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdaxp_w(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t rt2;
	uint8_t rs;
#line 3147 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 9107 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 9111 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 9115 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 9118 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 9122 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 9125 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 9130 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 9134 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 9137 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 9145 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 9148 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdaxp_x : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 9153 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdaxp_x(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t rt2;
	uint8_t rs;
#line 3166 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 9164 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 9168 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 9172 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 9175 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 9179 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 9182 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 9187 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 9191 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 9194 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 9202 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 9205 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdaxr_w : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 9210 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdaxr_w(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t rt2;
	uint8_t rs;
#line 3194 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 9221 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 9225 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 9229 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 9232 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 9236 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 9239 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 9244 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 9248 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 9251 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 9259 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 9262 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdaxr_x : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 9267 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdaxr_x(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t rt2;
	uint8_t rs;
#line 3209 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 9278 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 9282 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 9286 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 9289 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 9293 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 9296 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 9301 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 9305 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 9308 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 9316 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 9319 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdaxrb_w : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 9324 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdaxrb_w(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t rt2;
	uint8_t rs;
#line 3234 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 9335 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 9339 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 9343 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 9346 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 9350 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 9353 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 9358 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 9362 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 9365 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 9373 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 9376 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdaxrh_w : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 9381 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdaxrh_w(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t rt2;
	uint8_t rs;
#line 3259 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 9392 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 9396 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 9400 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 9403 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 9407 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 9410 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 9415 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 9419 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 9422 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 9430 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 9433 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdp_w : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 9438 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdp_w(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t rt2;
	int16_t imm;
	uint8_t am;
#line 3284 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	Reject reject;
#line 9450 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 9454 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 9458 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 9461 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 9465 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 9468 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 9473 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 9477 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 9480 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 9488 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 9491 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdp_x : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 9496 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdp_x(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t rt2;
	int16_t imm;
	uint8_t am;
#line 3306 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	Reject reject;
#line 9508 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 9512 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 9516 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 9519 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 9523 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 9526 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 9531 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 9535 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 9538 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 9546 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 9549 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdpsw_xxi : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 9554 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdpsw_xxi(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t rt2;
	int16_t imm;
	uint8_t am;
#line 3337 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	Reject reject;
#line 9566 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 9570 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 9574 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 9577 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 9581 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 9584 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 9589 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 9593 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 9596 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 9604 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 9607 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdr_wxi : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 9612 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdr_wxi(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t am;
	int16_t imm;
#line 3368 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	Reject reject;
#line 9623 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 9627 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 9631 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 9634 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 9638 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 9641 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 9646 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 9650 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 9653 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 9661 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 9664 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdr_wuo : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 9669 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdr_wuo(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint16_t imm;
#line 3387 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 9679 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 9683 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 9687 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 9690 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 9694 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 9697 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 9702 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 9706 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 9709 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 9717 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 9720 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdr_xxi : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 9725 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdr_xxi(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t am;
	int16_t imm;
#line 3403 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	Reject reject;
#line 9736 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 9740 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 9744 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 9747 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 9751 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 9754 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 9759 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 9763 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 9766 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 9774 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 9777 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdr_xuo : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 9782 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdr_xuo(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint16_t imm;
#line 3421 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 9792 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 9796 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 9800 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 9803 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 9807 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 9810 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 9815 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 9819 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 9822 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 9830 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 9833 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdr_wlit : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 9838 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdr_wlit(CodeType code, uint64_t addr);
	uint8_t rt;
	int32_t imm;
#line 3446 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 9847 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 9851 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 9855 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 9858 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 9862 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 9865 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 9870 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 9874 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 9877 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 9885 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 9888 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdr_xlit : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 9893 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdr_xlit(CodeType code, uint64_t addr);
	uint8_t rt;
	int32_t imm;
#line 3463 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 9902 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 9906 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 9910 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 9913 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 9917 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 9920 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 9925 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 9929 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 9932 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 9940 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 9943 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdr_wxwu : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 9948 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdr_wxwu(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t s;
	uint8_t rm;
#line 3489 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	uint8_t shift;
#line 9959 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 3489 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 9962 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 9966 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 9970 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 9973 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 9977 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 9980 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 9985 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 9989 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 9992 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 10000 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 10003 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdr_wxxu : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 10008 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdr_wxxu(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t s;
	uint8_t rm;
#line 3505 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 10019 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 3505 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	uint8_t shift;
#line 10022 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 10026 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 10030 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 10033 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 10037 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 10040 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 10045 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 10049 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 10052 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 10060 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 10063 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdr_wxws : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 10068 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdr_wxws(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t s;
	uint8_t rm;
#line 3521 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	uint8_t shift;
#line 10079 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 3521 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 10082 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 10086 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 10090 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 10093 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 10097 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 10100 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 10105 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 10109 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 10112 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 10120 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 10123 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdr_wxxs : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 10128 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdr_wxxs(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t s;
	uint8_t rm;
#line 3539 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	uint8_t shift;
#line 10139 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 3539 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 10142 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 10146 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 10150 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 10153 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 10157 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 10160 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 10165 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 10169 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 10172 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 10180 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 10183 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdr_xxwu : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 10188 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdr_xxwu(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t s;
	uint8_t rm;
#line 3556 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	uint8_t shift;
#line 10199 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 3556 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 10202 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 10206 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 10210 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 10213 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 10217 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 10220 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 10225 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 10229 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 10232 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 10240 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 10243 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdr_xxxu : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 10248 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdr_xxxu(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t s;
	uint8_t rm;
#line 3572 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 10259 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 3572 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	uint8_t shift;
#line 10262 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 10266 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 10270 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 10273 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 10277 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 10280 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 10285 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 10289 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 10292 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 10300 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 10303 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdr_xxws : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 10308 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdr_xxws(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t s;
	uint8_t rm;
#line 3587 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	uint8_t shift;
#line 10319 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 3587 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 10322 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 10326 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 10330 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 10333 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 10337 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 10340 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 10345 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 10349 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 10352 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 10360 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 10363 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdr_xxxs : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 10368 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdr_xxxs(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t s;
	uint8_t rm;
#line 3604 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	uint8_t shift;
#line 10379 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 3604 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 10382 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 10386 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 10390 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 10393 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 10397 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 10400 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 10405 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 10409 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 10412 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 10420 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 10423 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdrb_wxi : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 10428 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdrb_wxi(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t am;
	int16_t imm;
#line 3630 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	Reject reject;
#line 10439 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 10443 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 10447 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 10450 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 10454 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 10457 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 10462 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 10466 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 10469 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 10477 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 10480 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdrb_wuo : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 10485 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdrb_wuo(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint16_t imm;
#line 3649 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 10495 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 10499 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 10503 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 10506 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 10510 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 10513 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 10518 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 10522 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 10525 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 10533 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 10536 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdrb_wxwu : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 10541 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdrb_wxwu(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t s;
	uint8_t rm;
#line 3675 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	uint8_t shift;
#line 10552 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 3675 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 10555 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 10559 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 10563 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 10566 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 10570 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 10573 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 10578 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 10582 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 10585 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 10593 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 10596 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdrb_wxxu : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 10601 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdrb_wxxu(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t s;
	uint8_t rm;
#line 3691 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 10612 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 3691 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	uint8_t shift;
#line 10615 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 10619 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 10623 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 10626 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 10630 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 10633 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 10638 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 10642 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 10645 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 10653 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 10656 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdrb_wxws : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 10661 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdrb_wxws(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t s;
	uint8_t rm;
#line 3707 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	uint8_t shift;
#line 10672 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 3707 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 10675 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 10679 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 10683 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 10686 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 10690 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 10693 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 10698 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 10702 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 10705 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 10713 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 10716 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdrb_wxxs : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 10721 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdrb_wxxs(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t s;
	uint8_t rm;
#line 3725 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	uint8_t shift;
#line 10732 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 3725 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 10735 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 10739 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 10743 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 10746 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 10750 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 10753 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 10758 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 10762 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 10765 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 10773 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 10776 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdrh_wxi : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 10781 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdrh_wxi(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t am;
	int16_t imm;
#line 3752 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	Reject reject;
#line 10792 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 10796 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 10800 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 10803 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 10807 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 10810 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 10815 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 10819 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 10822 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 10830 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 10833 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdrh_wuo : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 10838 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdrh_wuo(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint16_t imm;
#line 3771 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 10848 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 10852 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 10856 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 10859 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 10863 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 10866 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 10871 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 10875 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 10878 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 10886 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 10889 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdrh_wxwu : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 10894 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdrh_wxwu(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t s;
	uint8_t rm;
#line 3797 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	uint8_t shift;
#line 10905 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 3797 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 10908 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 10912 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 10916 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 10919 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 10923 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 10926 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 10931 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 10935 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 10938 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 10946 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 10949 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdrh_wxxu : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 10954 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdrh_wxxu(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t s;
	uint8_t rm;
#line 3813 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 10965 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 3813 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	uint8_t shift;
#line 10968 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 10972 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 10976 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 10979 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 10983 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 10986 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 10991 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 10995 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 10998 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 11006 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 11009 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdrh_wxws : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 11014 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdrh_wxws(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t s;
	uint8_t rm;
#line 3829 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	uint8_t shift;
#line 11025 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 3829 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 11028 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 11032 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 11036 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 11039 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 11043 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 11046 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 11051 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 11055 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 11058 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 11066 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 11069 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdrh_wxxs : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 11074 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdrh_wxxs(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t s;
	uint8_t rm;
#line 3847 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	uint8_t shift;
#line 11085 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 3847 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 11088 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 11092 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 11096 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 11099 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 11103 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 11106 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 11111 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 11115 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 11118 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 11126 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 11129 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdrsb_wxi : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 11134 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdrsb_wxi(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t am;
	int16_t imm;
#line 3874 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	Reject reject;
#line 11145 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 11149 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 11153 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 11156 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 11160 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 11163 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 11168 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 11172 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 11175 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 11183 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 11186 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdrsb_wuo : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 11191 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdrsb_wuo(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint16_t imm;
#line 3894 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 11201 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 11205 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 11209 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 11212 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 11216 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 11219 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 11224 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 11228 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 11231 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 11239 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 11242 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdrsb_xxi : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 11247 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdrsb_xxi(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t am;
	int16_t imm;
#line 3912 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	Reject reject;
#line 11258 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 11262 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 11266 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 11269 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 11273 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 11276 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 11281 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 11285 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 11288 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 11296 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 11299 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdrsb_xuo : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 11304 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdrsb_xuo(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint16_t imm;
#line 3931 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 11314 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 11318 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 11322 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 11325 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 11329 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 11332 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 11337 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 11341 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 11344 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 11352 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 11355 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdrsb_wxwu : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 11360 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdrsb_wxwu(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t s;
	uint8_t rm;
#line 3958 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	uint8_t shift;
#line 11371 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 3958 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 11374 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 11378 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 11382 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 11385 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 11389 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 11392 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 11397 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 11401 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 11404 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 11412 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 11415 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdrsb_wxxu : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 11420 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdrsb_wxxu(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t s;
	uint8_t rm;
#line 3976 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 11431 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 3976 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	uint8_t shift;
#line 11434 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 11438 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 11442 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 11445 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 11449 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 11452 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 11457 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 11461 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 11464 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 11472 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 11475 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdrsb_wxws : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 11480 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdrsb_wxws(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t s;
	uint8_t rm;
#line 3994 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	uint8_t shift;
#line 11491 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 3994 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 11494 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 11498 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 11502 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 11505 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 11509 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 11512 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 11517 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 11521 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 11524 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 11532 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 11535 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdrsb_wxxs : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 11540 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdrsb_wxxs(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t s;
	uint8_t rm;
#line 4013 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	uint8_t shift;
#line 11551 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 4013 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 11554 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 11558 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 11562 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 11565 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 11569 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 11572 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 11577 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 11581 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 11584 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 11592 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 11595 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdrsb_xxwu : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 11600 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdrsb_xxwu(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t s;
	uint8_t rm;
#line 4032 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	uint8_t shift;
#line 11611 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 4032 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 11614 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 11618 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 11622 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 11625 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 11629 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 11632 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 11637 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 11641 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 11644 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 11652 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 11655 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdrsb_xxxu : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 11660 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdrsb_xxxu(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t s;
	uint8_t rm;
#line 4050 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 11671 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 4050 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	uint8_t shift;
#line 11674 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 11678 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 11682 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 11685 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 11689 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 11692 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 11697 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 11701 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 11704 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 11712 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 11715 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdrsb_xxws : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 11720 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdrsb_xxws(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t s;
	uint8_t rm;
#line 4067 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	uint8_t shift;
#line 11731 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 4067 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 11734 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 11738 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 11742 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 11745 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 11749 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 11752 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 11757 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 11761 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 11764 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 11772 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 11775 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdrsb_xxxs : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 11780 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdrsb_xxxs(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t s;
	uint8_t rm;
#line 4085 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	uint8_t shift;
#line 11791 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 4085 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 11794 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 11798 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 11802 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 11805 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 11809 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 11812 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 11817 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 11821 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 11824 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 11832 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 11835 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdrsh_wxi : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 11840 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdrsh_wxi(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t am;
	int16_t imm;
#line 4112 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	Reject reject;
#line 11851 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 11855 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 11859 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 11862 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 11866 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 11869 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 11874 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 11878 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 11881 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 11889 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 11892 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdrsh_wuo : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 11897 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdrsh_wuo(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint16_t imm;
#line 4132 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 11907 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 11911 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 11915 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 11918 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 11922 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 11925 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 11930 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 11934 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 11937 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 11945 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 11948 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdrsh_xxi : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 11953 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdrsh_xxi(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t am;
	int16_t imm;
#line 4150 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	Reject reject;
#line 11964 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 11968 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 11972 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 11975 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 11979 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 11982 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 11987 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 11991 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 11994 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 12002 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 12005 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdrsh_xuo : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 12010 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdrsh_xuo(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint16_t imm;
#line 4169 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 12020 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 12024 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 12028 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 12031 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 12035 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 12038 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 12043 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 12047 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 12050 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 12058 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 12061 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdrsh_wxwu : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 12066 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdrsh_wxwu(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t s;
	uint8_t rm;
#line 4196 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	uint8_t shift;
#line 12077 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 4196 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 12080 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 12084 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 12088 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 12091 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 12095 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 12098 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 12103 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 12107 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 12110 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 12118 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 12121 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdrsh_wxxu : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 12126 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdrsh_wxxu(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t s;
	uint8_t rm;
#line 4214 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 12137 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 4214 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	uint8_t shift;
#line 12140 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 12144 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 12148 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 12151 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 12155 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 12158 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 12163 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 12167 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 12170 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 12178 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 12181 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdrsh_wxws : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 12186 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdrsh_wxws(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t s;
	uint8_t rm;
#line 4232 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	uint8_t shift;
#line 12197 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 4232 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 12200 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 12204 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 12208 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 12211 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 12215 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 12218 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 12223 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 12227 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 12230 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 12238 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 12241 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdrsh_wxxs : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 12246 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdrsh_wxxs(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t s;
	uint8_t rm;
#line 4251 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	uint8_t shift;
#line 12257 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 4251 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 12260 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 12264 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 12268 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 12271 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 12275 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 12278 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 12283 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 12287 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 12290 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 12298 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 12301 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdrsh_xxwu : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 12306 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdrsh_xxwu(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t s;
	uint8_t rm;
#line 4270 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	uint8_t shift;
#line 12317 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 4270 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 12320 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 12324 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 12328 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 12331 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 12335 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 12338 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 12343 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 12347 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 12350 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 12358 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 12361 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdrsh_xxxu : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 12366 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdrsh_xxxu(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t s;
	uint8_t rm;
#line 4288 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 12377 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 4288 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	uint8_t shift;
#line 12380 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 12384 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 12388 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 12391 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 12395 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 12398 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 12403 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 12407 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 12410 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 12418 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 12421 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdrsh_xxws : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 12426 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdrsh_xxws(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t s;
	uint8_t rm;
#line 4305 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	uint8_t shift;
#line 12437 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 4305 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 12440 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 12444 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 12448 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 12451 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 12455 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 12458 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 12463 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 12467 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 12470 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 12478 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 12481 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdrsh_xxxs : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 12486 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdrsh_xxxs(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t s;
	uint8_t rm;
#line 4323 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	uint8_t shift;
#line 12497 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 4323 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 12500 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 12504 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 12508 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 12511 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 12515 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 12518 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 12523 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 12527 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 12530 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 12538 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 12541 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdrsw_xlit : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 12546 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdrsw_xlit(CodeType code, uint64_t addr);
	uint8_t rt;
	int32_t imm;
#line 4350 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 12555 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 12559 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 12563 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 12566 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 12570 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 12573 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 12578 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 12582 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 12585 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 12593 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 12596 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdrsw_xxi : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 12601 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdrsw_xxi(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t am;
	int16_t imm;
#line 4377 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	Reject reject;
#line 12612 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 12616 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 12620 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 12623 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 12627 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 12630 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 12635 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 12639 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 12642 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 12650 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 12653 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdrsw_xuo : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 12658 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdrsw_xuo(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint16_t imm;
#line 4396 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 12668 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 12672 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 12676 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 12679 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 12683 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 12686 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 12691 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 12695 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 12698 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 12706 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 12709 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdrsw_xxwu : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 12714 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdrsw_xxwu(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t s;
	uint8_t rm;
#line 4423 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	uint8_t shift;
#line 12725 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 4423 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 12728 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 12732 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 12736 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 12739 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 12743 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 12746 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 12751 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 12755 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 12758 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 12766 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 12769 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdrsw_xxxu : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 12774 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdrsw_xxxu(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t s;
	uint8_t rm;
#line 4441 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 12785 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 4441 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	uint8_t shift;
#line 12788 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 12792 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 12796 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 12799 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 12803 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 12806 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 12811 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 12815 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 12818 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 12826 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 12829 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdrsw_xxws : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 12834 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdrsw_xxws(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t s;
	uint8_t rm;
#line 4458 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	uint8_t shift;
#line 12845 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 4458 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 12848 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 12852 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 12856 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 12859 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 12863 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 12866 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 12871 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 12875 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 12878 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 12886 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 12889 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdrsw_xxxs : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 12894 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdrsw_xxxs(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t s;
	uint8_t rm;
#line 4475 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	uint8_t shift;
#line 12905 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 4475 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 12908 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 12912 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 12916 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 12919 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 12923 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 12926 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 12931 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 12935 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 12938 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 12946 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 12949 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdtr_wbo : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 12954 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdtr_wbo(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	int16_t imm;
#line 4496 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 12964 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 12968 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 12972 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 12975 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 12979 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 12982 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 12990 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 12993 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdtr_xbo : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 12998 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdtr_xbo(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	int16_t imm;
#line 4503 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 13008 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 13012 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 13016 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 13019 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 13023 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 13026 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 13034 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 13037 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdtrb_wbo : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 13042 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdtrb_wbo(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	int16_t imm;
#line 4510 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 13052 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 13056 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 13060 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 13063 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 13067 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 13070 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 13078 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 13081 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdtrh_wbo : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 13086 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdtrh_wbo(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	int16_t imm;
#line 4517 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 13096 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 13100 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 13104 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 13107 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 13111 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 13114 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 13122 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 13125 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdtrsb_wbo : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 13130 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdtrsb_wbo(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	int16_t imm;
#line 4524 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 13140 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 13144 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 13148 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 13151 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 13155 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 13158 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 13166 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 13169 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdtrsb_xbo : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 13174 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdtrsb_xbo(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	int16_t imm;
#line 4531 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 13184 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 13188 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 13192 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 13195 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 13199 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 13202 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 13210 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 13213 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdtrsh_wbo : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 13218 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdtrsh_wbo(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	int16_t imm;
#line 4538 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 13228 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 13232 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 13236 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 13239 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 13243 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 13246 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 13254 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 13257 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdtrsh_xbo : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 13262 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdtrsh_xbo(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	int16_t imm;
#line 4545 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 13272 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 13276 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 13280 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 13283 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 13287 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 13290 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 13298 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 13301 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdtrsw_xbo : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 13306 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdtrsw_xbo(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	int16_t imm;
#line 4552 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 13316 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 13320 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 13324 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 13327 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 13331 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 13334 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 13342 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 13345 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdxp_w : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 13350 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdxp_w(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t rt2;
	uint8_t rs;
#line 4565 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 13361 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 13365 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 13369 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 13372 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 13376 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 13379 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 13384 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 13388 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 13391 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 13399 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 13402 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdxp_x : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 13407 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdxp_x(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t rt2;
	uint8_t rs;
#line 4584 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 13418 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 13422 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 13426 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 13429 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 13433 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 13436 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 13441 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 13445 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 13448 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 13456 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 13459 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdxr_w : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 13464 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdxr_w(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t rt2;
	uint8_t rs;
#line 4612 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 13475 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 13479 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 13483 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 13486 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 13490 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 13493 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 13498 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 13502 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 13505 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 13513 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 13516 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdxr_x : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 13521 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdxr_x(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t rt2;
	uint8_t rs;
#line 4627 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 13532 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 13536 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 13540 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 13543 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 13547 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 13550 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 13555 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 13559 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 13562 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 13570 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 13573 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdxrb_w : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 13578 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdxrb_w(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t rt2;
	uint8_t rs;
#line 4651 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 13589 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 13593 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 13597 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 13600 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 13604 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 13607 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 13612 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 13616 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 13619 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 13627 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 13630 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdxrh_w : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 13635 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdxrh_w(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t rt2;
	uint8_t rs;
#line 4676 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 13646 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 13650 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 13654 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 13657 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 13661 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 13664 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 13669 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 13673 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 13676 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 13684 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 13687 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLsl_www : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 13692 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLsl_www(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t rm;
#line 4701 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 13702 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 13706 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 13710 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 13713 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 13717 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 13720 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 13725 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 13729 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 13732 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 13740 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 13743 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLsl_xxx : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 13748 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLsl_xxx(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t rm;
#line 4715 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 13758 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 13762 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 13766 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 13769 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 13773 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 13776 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 13781 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 13785 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 13788 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 13796 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 13799 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLsr_www : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 13804 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLsr_www(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t rm;
#line 4739 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 13814 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 13818 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 13822 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 13825 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 13829 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 13832 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 13837 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 13841 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 13844 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 13852 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 13855 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLsr_xxx : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 13860 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLsr_xxx(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t rm;
#line 4753 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 13870 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 13874 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 13878 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 13881 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 13885 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 13888 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 13893 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 13897 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 13900 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 13908 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 13911 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpMadd_w : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 13916 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpMadd_w(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t ra;
	uint8_t rm;
#line 4777 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 13927 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 13931 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 13935 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 13938 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 13942 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 13945 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 13950 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 13954 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 13957 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 13965 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 13968 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpMadd_x : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 13973 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpMadd_x(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t ra;
	uint8_t rm;
#line 4794 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 13984 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 13988 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 13992 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 13995 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 13999 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 14002 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 14007 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 14011 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 14014 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 14022 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 14025 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpMov_wi : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 14030 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpMov_wi(CodeType code, uint64_t addr);
	uint8_t rd;
	uint16_t imm0;
	uint8_t shift;
	int8_t n;
#line 4822 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	uint32_t imm;
#line 14041 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 4822 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 14044 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 14048 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 14052 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 14055 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 14059 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 14062 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 14067 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 14071 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 14074 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 14082 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 14085 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpMov_xi : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 14090 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpMov_xi(CodeType code, uint64_t addr);
	uint8_t rd;
	uint16_t imm0;
	uint8_t shift;
	int8_t n;
#line 4833 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	uint64_t imm;
#line 14101 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 4833 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 14104 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 14108 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 14112 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 14115 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 14119 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 14122 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 14127 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 14131 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 14134 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 14142 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 14145 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpMovk_w : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 14150 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpMovk_w(CodeType code, uint64_t addr);
	uint8_t rd;
	uint16_t imm;
	uint8_t shift;
#line 4854 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 14160 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 14164 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 14168 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 14171 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 14175 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 14178 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 14183 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 14187 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 14190 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 14198 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 14201 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpMovk_x : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 14206 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpMovk_x(CodeType code, uint64_t addr);
	uint8_t rd;
	uint16_t imm;
	uint8_t shift;
#line 4868 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 14216 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 14220 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 14224 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 14227 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 14231 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 14234 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 14239 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 14243 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 14246 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 14254 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 14257 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpMrs : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 14262 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpMrs(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t op2;
	uint8_t crm;
	uint8_t crn;
	uint8_t op1;
	uint8_t op0;
#line 4892 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	typename ARCH::SysReg const* sysreg;
#line 14275 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 14279 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 14283 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 14286 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 14290 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 14293 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 14298 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 14302 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 14305 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 14313 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 14316 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpMsub_w : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 14321 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpMsub_w(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t ra;
	uint8_t rm;
#line 4938 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 14332 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 14336 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 14340 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 14343 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 14347 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 14350 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 14355 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 14359 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 14362 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 14370 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 14373 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpMsub_x : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 14378 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpMsub_x(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t ra;
	uint8_t rm;
#line 4955 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 14389 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 14393 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 14397 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 14400 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 14404 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 14407 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 14412 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 14416 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 14419 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 14427 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 14430 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpNop : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 14435 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpNop(CodeType code, uint64_t addr);
#line 4982 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 14442 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 14446 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 14450 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 14453 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 14457 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 14460 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 14465 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 14469 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 14472 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 14480 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 14483 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpOrn_wlsl : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 14488 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpOrn_wlsl(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 5002 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 14499 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 14503 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 14507 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 14510 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 14514 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 14517 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 14522 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 14526 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 14529 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 14537 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 14540 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpOrn_wlsr : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 14545 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpOrn_wlsr(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 5019 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 14556 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 14560 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 14564 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 14567 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 14571 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 14574 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 14579 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 14583 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 14586 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 14594 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 14597 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpOrn_wasr : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 14602 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpOrn_wasr(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 5036 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 14613 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 14617 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 14621 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 14624 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 14628 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 14631 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 14636 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 14640 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 14643 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 14651 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 14654 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpOrn_wror : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 14659 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpOrn_wror(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 5054 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 14670 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 14674 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 14678 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 14681 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 14685 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 14688 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 14693 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 14697 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 14700 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 14708 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 14711 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpOrn_xlsl : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 14716 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpOrn_xlsl(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 5071 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 14727 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 14731 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 14735 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 14738 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 14742 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 14745 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 14750 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 14754 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 14757 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 14765 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 14768 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpOrn_xlsr : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 14773 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpOrn_xlsr(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 5088 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 14784 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 14788 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 14792 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 14795 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 14799 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 14802 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 14807 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 14811 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 14814 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 14822 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 14825 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpOrn_xasr : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 14830 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpOrn_xasr(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 5105 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 14841 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 14845 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 14849 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 14852 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 14856 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 14859 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 14864 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 14868 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 14871 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 14879 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 14882 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpOrn_xror : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 14887 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpOrn_xror(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 5123 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 14898 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 14902 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 14906 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 14909 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 14913 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 14916 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 14921 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 14925 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 14928 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 14936 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 14939 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpOrr_wi : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 14944 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpOrr_wi(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imms;
	uint8_t immr;
#line 5150 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	uint32_t imm;
#line 14955 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 5150 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 14958 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 14962 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 14966 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 14969 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 14973 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 14976 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 14981 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 14985 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 14988 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 14996 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 14999 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpOrr_xi : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 15004 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpOrr_xi(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imms;
	uint8_t immr;
	uint8_t n;
#line 5167 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	uint64_t imm;
#line 15016 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 5167 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 15019 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 15023 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 15027 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 15030 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 15034 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 15037 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 15042 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 15046 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 15049 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 15057 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 15060 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpOrr_wlsl : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 15065 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpOrr_wlsl(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 5194 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 15076 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 15080 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 15084 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 15087 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 15091 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 15094 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 15099 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 15103 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 15106 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 15114 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 15117 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpOrr_xlsl : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 15122 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpOrr_xlsl(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 5211 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 15133 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 15137 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 15141 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 15144 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 15148 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 15151 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 15156 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 15160 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 15163 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 15171 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 15174 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpOrr_wlsr : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 15179 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpOrr_wlsr(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 5228 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 15190 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 15194 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 15198 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 15201 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 15205 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 15208 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 15213 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 15217 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 15220 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 15228 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 15231 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpOrr_xlsr : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 15236 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpOrr_xlsr(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 5245 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 15247 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 15251 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 15255 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 15258 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 15262 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 15265 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 15270 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 15274 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 15277 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 15285 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 15288 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpOrr_wasr : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 15293 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpOrr_wasr(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 5262 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 15304 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 15308 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 15312 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 15315 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 15319 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 15322 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 15327 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 15331 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 15334 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 15342 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 15345 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpOrr_xasr : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 15350 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpOrr_xasr(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 5280 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 15361 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 15365 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 15369 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 15372 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 15376 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 15379 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 15384 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 15388 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 15391 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 15399 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 15402 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpOrr_wror : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 15407 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpOrr_wror(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 5298 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 15418 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 15422 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 15426 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 15429 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 15433 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 15436 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 15441 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 15445 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 15448 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 15456 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 15459 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpOrr_xror : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 15464 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpOrr_xror(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 5315 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 15475 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 15479 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 15483 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 15486 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 15490 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 15493 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 15498 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 15502 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 15505 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 15513 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 15516 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpPrfm_lit : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 15521 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpPrfm_lit(CodeType code, uint64_t addr);
	uint8_t rt;
	int32_t imm;
#line 5336 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 15530 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 15534 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 15538 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 15541 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 15545 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 15548 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 15553 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 15557 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 15560 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 15568 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 15571 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpPrefetchMemory_xi : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 15576 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpPrefetchMemory_xi(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint16_t imm;
#line 5350 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 15586 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 15590 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 15594 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 15597 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 15601 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 15604 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 15609 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 15613 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 15616 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 15624 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 15627 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpPrefetchMemory_xws : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 15632 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpPrefetchMemory_xws(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t s;
	uint8_t rm;
#line 5363 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	uint8_t shift;
#line 15643 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 5363 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 15646 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 15650 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 15654 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 15657 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 15661 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 15664 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 15669 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 15673 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 15676 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 15684 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 15687 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpPrefetchMemory_xwu : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 15692 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpPrefetchMemory_xwu(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t s;
	uint8_t rm;
#line 5379 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	uint8_t shift;
#line 15703 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 5379 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 15706 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 15710 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 15714 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 15717 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 15721 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 15724 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 15729 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 15733 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 15736 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 15744 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 15747 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpPrefetchMemory_xx : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 15752 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpPrefetchMemory_xx(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t s;
	uint8_t opt;
	uint8_t rm;
#line 5393 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	uint8_t shift;
#line 15764 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 5393 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 15767 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 15771 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 15775 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 15778 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 15782 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 15785 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 15790 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 15794 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 15797 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 15805 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 15808 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpPrfum : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 15813 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpPrfum(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	int16_t imm;
#line 5406 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 15823 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 15827 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 15831 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 15834 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 15838 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 15841 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 15846 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 15850 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 15853 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 15861 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 15864 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpRbit_w : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 15869 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpRbit_w(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
#line 5425 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 15878 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 15882 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 15886 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 15889 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 15893 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 15896 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 15901 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 15905 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 15908 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 15916 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 15919 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpRbit_x : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 15924 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpRbit_x(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
#line 5447 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 15933 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 15937 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 15941 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 15944 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 15948 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 15951 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 15956 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 15960 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 15963 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 15971 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 15974 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpRet : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 15979 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpRet(CodeType code, uint64_t addr);
	uint8_t rn;
#line 5480 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 15987 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 15991 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 15995 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 15998 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 16002 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 16005 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 16010 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 16014 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 16017 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 16025 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 16028 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpRev_w : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 16033 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpRev_w(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
#line 5504 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 16042 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 16046 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 16050 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 16053 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 16057 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 16060 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 16065 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 16069 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 16072 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 16080 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 16083 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpRev_x : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 16088 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpRev_x(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
#line 5519 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 16097 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 16101 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 16105 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 16108 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 16112 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 16115 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 16120 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 16124 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 16127 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 16135 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 16138 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpRev16_w : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 16143 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpRev16_w(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
#line 5544 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 16152 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 16156 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 16160 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 16163 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 16167 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 16170 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 16175 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 16179 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 16182 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 16190 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 16193 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpRev16_x : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 16198 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpRev16_x(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
#line 5566 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 16207 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 16211 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 16215 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 16218 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 16222 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 16225 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 16230 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 16234 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 16237 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 16245 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 16248 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpRev32_x : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 16253 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpRev32_x(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
#line 5598 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 16262 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 16266 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 16270 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 16273 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 16277 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 16280 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 16285 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 16289 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 16292 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 16300 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 16303 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpRor_www : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 16308 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpRor_www(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t rm;
#line 5630 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 16318 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 16322 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 16326 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 16329 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 16333 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 16336 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 16341 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 16345 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 16348 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 16356 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 16359 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpRor_xxx : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 16364 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpRor_xxx(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t rm;
#line 5644 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 16374 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 16378 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 16382 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 16385 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 16389 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 16392 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 16397 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 16401 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 16404 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 16412 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 16415 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpSbc_www : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 16420 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpSbc_www(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t rm;
#line 5668 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 16430 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 16434 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 16438 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 16441 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 16445 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 16448 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 16453 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 16457 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 16460 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 16468 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 16471 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpSbc_xxx : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 16476 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpSbc_xxx(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t rm;
#line 5686 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 16486 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 16490 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 16494 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 16497 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 16501 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 16504 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 16509 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 16513 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 16516 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 16524 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 16527 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpSbcs_www : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 16532 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpSbcs_www(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t rm;
#line 5714 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 16542 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 16546 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 16550 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 16553 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 16557 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 16560 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 16565 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 16569 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 16572 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 16580 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 16583 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpSbcs_xxx : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 16588 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpSbcs_xxx(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t rm;
#line 5740 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 16598 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 16602 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 16606 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 16609 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 16613 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 16616 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 16621 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 16625 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 16628 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 16636 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 16639 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpSbfm_w : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 16644 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpSbfm_w(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imms;
	uint8_t immr;
#line 5776 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 16655 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 16659 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 16663 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 16666 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 16670 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 16673 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 16678 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 16682 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 16685 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 16693 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 16696 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpSbfm_x : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 16701 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpSbfm_x(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imms;
	uint8_t immr;
#line 5802 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 16712 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 16716 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 16720 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 16723 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 16727 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 16730 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 16735 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 16739 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 16742 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 16750 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 16753 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpSdiv_www : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 16758 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpSdiv_www(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t rm;
#line 5839 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 16768 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 16772 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 16776 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 16779 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 16783 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 16786 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 16791 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 16795 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 16798 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 16806 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 16809 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpSdiv_xxx : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 16814 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpSdiv_xxx(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t rm;
#line 5855 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 16824 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 16828 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 16832 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 16835 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 16839 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 16842 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 16847 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 16851 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 16854 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 16862 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 16865 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpSev : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 16870 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpSev(CodeType code, uint64_t addr);
#line 5875 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 16877 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 16881 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 16885 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 16888 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 16892 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 16895 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 16903 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 16906 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpSevl : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 16911 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpSevl(CodeType code, uint64_t addr);
#line 5882 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 16918 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 16922 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 16926 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 16929 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 16933 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 16936 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 16944 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 16947 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpSmaddl_xw : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 16952 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpSmaddl_xw(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t ra;
	uint8_t rm;
#line 5889 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 16963 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 16967 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 16971 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 16974 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 16978 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 16981 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 16986 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 16990 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 16993 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 17001 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 17004 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpSmc : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 17009 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpSmc(CodeType code, uint64_t addr);
	uint16_t imm;
#line 5908 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 17017 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 17021 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 17025 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 17028 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 17032 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 17035 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 17043 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 17046 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpSmsubl_xw : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 17051 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpSmsubl_xw(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t ra;
	uint8_t rm;
#line 5915 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 17062 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 17066 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 17070 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 17073 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 17077 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 17080 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 17085 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 17089 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 17092 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 17100 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 17103 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpSmulh : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 17108 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpSmulh(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t ra;
	uint8_t rm;
#line 5934 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 17119 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 17123 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 17127 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 17130 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 17134 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 17137 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 17142 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 17146 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 17149 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 17157 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 17160 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpStlr_w : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 17165 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpStlr_w(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t rt2;
	uint8_t rs;
#line 5956 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 17176 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 17180 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 17184 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 17187 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 17191 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 17194 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 17199 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 17203 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 17206 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 17214 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 17217 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpStlr_x : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 17222 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpStlr_x(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t rt2;
	uint8_t rs;
#line 5972 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 17233 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 17237 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 17241 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 17244 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 17248 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 17251 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 17256 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 17260 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 17263 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 17271 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 17274 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpStlrb_w : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 17279 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpStlrb_w(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t rt2;
	uint8_t rs;
#line 5997 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 17290 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 17294 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 17298 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 17301 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 17305 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 17308 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 17313 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 17317 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 17320 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 17328 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 17331 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpStlrh_w : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 17336 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpStlrh_w(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t rt2;
	uint8_t rs;
#line 6023 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 17347 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 17351 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 17355 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 17358 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 17362 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 17365 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 17370 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 17374 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 17377 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 17385 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 17388 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpStlxp_w : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 17393 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpStlxp_w(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t rt2;
	uint8_t rs;
#line 6049 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 17404 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 17408 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 17412 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 17415 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 17419 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 17422 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 17427 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 17431 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 17434 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 17442 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 17445 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpStlxp_x : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 17450 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpStlxp_x(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t rt2;
	uint8_t rs;
#line 6071 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 17461 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 17465 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 17469 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 17472 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 17476 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 17479 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 17484 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 17488 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 17491 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 17499 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 17502 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpStlxr_w : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 17507 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpStlxr_w(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t rt2;
	uint8_t rs;
#line 6102 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 17518 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 17522 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 17526 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 17529 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 17533 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 17536 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 17541 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 17545 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 17548 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 17556 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 17559 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpStlxr_x : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 17564 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpStlxr_x(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t rt2;
	uint8_t rs;
#line 6122 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 17575 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 17579 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 17583 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 17586 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 17590 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 17593 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 17598 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 17602 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 17605 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 17613 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 17616 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpStlxrb_w : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 17621 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpStlxrb_w(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t rt2;
	uint8_t rs;
#line 6151 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 17632 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 17636 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 17640 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 17643 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 17647 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 17650 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 17655 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 17659 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 17662 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 17670 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 17673 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpStlxrh_w : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 17678 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpStlxrh_w(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t rt2;
	uint8_t rs;
#line 6181 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 17689 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 17693 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 17697 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 17700 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 17704 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 17707 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 17712 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 17716 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 17719 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 17727 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 17730 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpStp_w : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 17735 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpStp_w(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t rt2;
	int16_t imm;
	uint8_t am;
#line 6221 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	Reject reject;
#line 17747 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 17751 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 17755 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 17758 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 17762 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 17765 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 17770 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 17774 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 17777 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 17785 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 17788 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpStp_x : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 17793 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpStp_x(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t rt2;
	int16_t imm;
	uint8_t am;
#line 6242 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	Reject reject;
#line 17805 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 17809 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 17813 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 17816 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 17820 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 17823 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 17828 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 17832 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 17835 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 17843 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 17846 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpStr_wxi : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 17851 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpStr_wxi(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t am;
	int16_t imm;
#line 6272 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	Reject reject;
#line 17862 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 17866 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 17870 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 17873 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 17877 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 17880 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 17885 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 17889 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 17892 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 17900 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 17903 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpStr_wuo : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 17908 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpStr_wuo(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint16_t imm;
#line 6291 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 17918 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 17922 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 17926 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 17929 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 17933 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 17936 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 17941 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 17945 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 17948 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 17956 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 17959 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpStr_xxi : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 17964 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpStr_xxi(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t am;
	int16_t imm;
#line 6307 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	Reject reject;
#line 17975 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 17979 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 17983 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 17986 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 17990 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 17993 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 17998 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 18002 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 18005 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 18013 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 18016 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpStr_xuo : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 18021 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpStr_xuo(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint16_t imm;
#line 6325 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 18031 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 18035 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 18039 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 18042 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 18046 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 18049 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 18054 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 18058 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 18061 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 18069 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 18072 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpStr_wxwu : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 18077 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpStr_wxwu(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t s;
	uint8_t rm;
#line 6350 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	uint8_t shift;
#line 18088 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 6350 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 18091 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 18095 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 18099 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 18102 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 18106 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 18109 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 18114 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 18118 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 18121 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 18129 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 18132 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpStr_wxxu : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 18137 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpStr_wxxu(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t s;
	uint8_t rm;
#line 6366 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 18148 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 6366 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	uint8_t shift;
#line 18151 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 18155 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 18159 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 18162 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 18166 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 18169 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 18174 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 18178 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 18181 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 18189 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 18192 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpStr_wxws : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 18197 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpStr_wxws(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t s;
	uint8_t rm;
#line 6382 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	uint8_t shift;
#line 18208 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 6382 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 18211 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 18215 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 18219 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 18222 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 18226 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 18229 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 18234 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 18238 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 18241 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 18249 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 18252 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpStr_wxxs : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 18257 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpStr_wxxs(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t s;
	uint8_t rm;
#line 6400 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	uint8_t shift;
#line 18268 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 6400 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 18271 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 18275 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 18279 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 18282 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 18286 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 18289 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 18294 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 18298 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 18301 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 18309 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 18312 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpStr_xxwu : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 18317 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpStr_xxwu(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t s;
	uint8_t rm;
#line 6417 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	uint8_t shift;
#line 18328 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 6417 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 18331 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 18335 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 18339 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 18342 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 18346 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 18349 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 18354 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 18358 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 18361 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 18369 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 18372 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpStr_xxxu : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 18377 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpStr_xxxu(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t s;
	uint8_t rm;
#line 6433 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 18388 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 6433 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	uint8_t shift;
#line 18391 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 18395 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 18399 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 18402 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 18406 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 18409 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 18414 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 18418 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 18421 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 18429 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 18432 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpStr_xxws : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 18437 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpStr_xxws(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t s;
	uint8_t rm;
#line 6448 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	uint8_t shift;
#line 18448 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 6448 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 18451 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 18455 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 18459 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 18462 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 18466 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 18469 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 18474 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 18478 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 18481 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 18489 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 18492 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpStr_xxxs : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 18497 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpStr_xxxs(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t s;
	uint8_t rm;
#line 6465 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	uint8_t shift;
#line 18508 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 6465 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 18511 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 18515 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 18519 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 18522 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 18526 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 18529 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 18534 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 18538 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 18541 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 18549 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 18552 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpStrb_wxi : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 18557 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpStrb_wxi(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t am;
	int16_t imm;
#line 6491 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	Reject reject;
#line 18568 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 18572 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 18576 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 18579 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 18583 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 18586 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 18591 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 18595 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 18598 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 18606 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 18609 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpStrb_wuo : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 18614 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpStrb_wuo(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint16_t imm;
#line 6510 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 18624 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 18628 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 18632 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 18635 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 18639 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 18642 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 18647 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 18651 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 18654 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 18662 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 18665 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpStrb_wxwu : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 18670 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpStrb_wxwu(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t s;
	uint8_t rm;
#line 6536 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	uint8_t shift;
#line 18681 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 6536 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 18684 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 18688 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 18692 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 18695 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 18699 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 18702 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 18707 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 18711 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 18714 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 18722 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 18725 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpStrb_wxxu : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 18730 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpStrb_wxxu(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t s;
	uint8_t rm;
#line 6553 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 18741 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 6553 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	uint8_t shift;
#line 18744 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 18748 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 18752 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 18755 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 18759 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 18762 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 18767 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 18771 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 18774 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 18782 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 18785 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpStrb_wxws : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 18790 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpStrb_wxws(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t s;
	uint8_t rm;
#line 6569 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	uint8_t shift;
#line 18801 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 6569 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 18804 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 18808 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 18812 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 18815 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 18819 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 18822 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 18827 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 18831 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 18834 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 18842 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 18845 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpStrb_wxxs : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 18850 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpStrb_wxxs(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t s;
	uint8_t rm;
#line 6587 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	uint8_t shift;
#line 18861 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 6587 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 18864 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 18868 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 18872 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 18875 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 18879 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 18882 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 18887 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 18891 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 18894 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 18902 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 18905 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpStrh_wxi : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 18910 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpStrh_wxi(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t am;
	int16_t imm;
#line 6614 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	Reject reject;
#line 18921 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 18925 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 18929 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 18932 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 18936 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 18939 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 18944 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 18948 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 18951 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 18959 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 18962 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpStrh_wuo : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 18967 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpStrh_wuo(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint16_t imm;
#line 6633 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 18977 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 18981 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 18985 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 18988 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 18992 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 18995 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 19000 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 19004 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 19007 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 19015 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 19018 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpStrh_wxwu : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 19023 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpStrh_wxwu(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t s;
	uint8_t rm;
#line 6659 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	uint8_t shift;
#line 19034 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 6659 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 19037 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 19041 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 19045 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 19048 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 19052 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 19055 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 19060 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 19064 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 19067 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 19075 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 19078 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpStrh_wxxu : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 19083 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpStrh_wxxu(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t s;
	uint8_t rm;
#line 6676 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 19094 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 6676 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	uint8_t shift;
#line 19097 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 19101 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 19105 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 19108 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 19112 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 19115 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 19120 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 19124 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 19127 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 19135 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 19138 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpStrh_wxws : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 19143 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpStrh_wxws(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t s;
	uint8_t rm;
#line 6692 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	uint8_t shift;
#line 19154 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 6692 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 19157 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 19161 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 19165 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 19168 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 19172 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 19175 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 19180 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 19184 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 19187 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 19195 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 19198 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpStrh_wxxs : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 19203 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpStrh_wxxs(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t s;
	uint8_t rm;
#line 6710 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	uint8_t shift;
#line 19214 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 6710 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 19217 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 19221 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 19225 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 19228 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 19232 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 19235 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 19240 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 19244 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 19247 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 19255 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 19258 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpSttr_wbo : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 19263 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpSttr_wbo(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	int16_t imm;
#line 6731 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 19273 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 19277 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 19281 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 19284 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 19288 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 19291 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 19299 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 19302 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpSttr_xbo : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 19307 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpSttr_xbo(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	int16_t imm;
#line 6738 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 19317 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 19321 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 19325 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 19328 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 19332 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 19335 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 19343 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 19346 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpSttrb_wbo : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 19351 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpSttrb_wbo(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	int16_t imm;
#line 6745 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 19361 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 19365 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 19369 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 19372 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 19376 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 19379 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 19387 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 19390 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpSttrh_wbo : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 19395 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpSttrh_wbo(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	int16_t imm;
#line 6752 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 19405 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 19409 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 19413 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 19416 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 19420 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 19423 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 19431 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 19434 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpStxp_w : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 19439 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpStxp_w(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t rt2;
	uint8_t rs;
#line 6765 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 19450 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 19454 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 19458 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 19461 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 19465 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 19468 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 19473 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 19477 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 19480 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 19488 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 19491 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpStxp_x : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 19496 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpStxp_x(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t rt2;
	uint8_t rs;
#line 6787 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 19507 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 19511 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 19515 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 19518 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 19522 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 19525 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 19530 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 19534 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 19537 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 19545 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 19548 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpStxr_w : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 19553 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpStxr_w(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t rt2;
	uint8_t rs;
#line 6818 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 19564 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 19568 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 19572 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 19575 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 19579 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 19582 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 19587 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 19591 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 19594 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 19602 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 19605 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpStxr_x : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 19610 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpStxr_x(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t rt2;
	uint8_t rs;
#line 6838 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 19621 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 19625 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 19629 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 19632 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 19636 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 19639 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 19644 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 19648 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 19651 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 19659 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 19662 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpStxrb_w : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 19667 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpStxrb_w(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t rt2;
	uint8_t rs;
#line 6867 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 19678 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 19682 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 19686 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 19689 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 19693 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 19696 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 19701 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 19705 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 19708 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 19716 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 19719 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpStxrh_w : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 19724 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpStxrh_w(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t rt2;
	uint8_t rs;
#line 6897 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 19735 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 19739 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 19743 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 19746 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 19750 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 19753 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 19758 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 19762 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 19765 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 19773 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 19776 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpSub_wsxtb : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 19781 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpSub_wsxtb(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 6926 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	Reject reject;
#line 19792 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 6926 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 19795 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 19799 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 19803 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 19806 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 19810 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 19813 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 19818 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 19822 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 19825 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 19833 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 19836 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpSub_wsxth : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 19841 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpSub_wsxth(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 6942 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	Reject reject;
#line 19852 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 6942 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 19855 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 19859 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 19863 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 19866 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 19870 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 19873 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 19878 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 19882 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 19885 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 19893 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 19896 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpSub_wsxtw : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 19901 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpSub_wsxtw(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 6958 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	Reject reject;
#line 19912 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 6958 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 19915 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 19919 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 19923 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 19926 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 19930 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 19933 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 19938 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 19942 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 19945 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 19953 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 19956 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpSub_wsxtx : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 19961 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpSub_wsxtx(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 6973 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	Reject reject;
#line 19972 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 6973 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 19975 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 19979 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 19983 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 19986 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 19990 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 19993 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 19998 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 20002 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 20005 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 20013 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 20016 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpSub_wuxtb : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 20021 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpSub_wuxtb(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 6989 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	Reject reject;
#line 20032 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 6989 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 20035 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 20039 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 20043 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 20046 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 20050 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 20053 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 20058 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 20062 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 20065 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 20073 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 20076 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpSub_wuxth : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 20081 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpSub_wuxth(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 7004 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	Reject reject;
#line 20092 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 7004 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 20095 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 20099 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 20103 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 20106 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 20110 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 20113 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 20118 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 20122 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 20125 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 20133 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 20136 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpSub_wuxtw : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 20141 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpSub_wuxtw(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 7019 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	Reject reject;
#line 20152 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 7019 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 20155 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 20159 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 20163 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 20166 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 20170 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 20173 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 20178 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 20182 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 20185 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 20193 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 20196 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpSub_wuxtx : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 20201 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpSub_wuxtx(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 7033 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	Reject reject;
#line 20212 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 7033 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 20215 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 20219 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 20223 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 20226 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 20230 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 20233 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 20238 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 20242 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 20245 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 20253 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 20256 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpSub_xsxtb : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 20261 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpSub_xsxtb(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 7048 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	Reject reject;
#line 20272 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 7048 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 20275 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 20279 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 20283 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 20286 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 20290 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 20293 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 20298 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 20302 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 20305 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 20313 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 20316 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpSub_xsxth : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 20321 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpSub_xsxth(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 7064 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	Reject reject;
#line 20332 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 7064 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 20335 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 20339 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 20343 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 20346 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 20350 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 20353 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 20358 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 20362 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 20365 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 20373 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 20376 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpSub_xsxtw : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 20381 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpSub_xsxtw(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 7080 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	Reject reject;
#line 20392 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 7080 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 20395 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 20399 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 20403 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 20406 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 20410 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 20413 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 20418 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 20422 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 20425 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 20433 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 20436 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpSub_xsxtx : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 20441 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpSub_xsxtx(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 7096 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	Reject reject;
#line 20452 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 7096 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 20455 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 20459 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 20463 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 20466 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 20470 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 20473 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 20478 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 20482 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 20485 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 20493 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 20496 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpSub_xuxtb : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 20501 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpSub_xuxtb(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 7111 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	Reject reject;
#line 20512 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 7111 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 20515 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 20519 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 20523 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 20526 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 20530 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 20533 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 20538 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 20542 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 20545 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 20553 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 20556 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpSub_xuxth : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 20561 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpSub_xuxth(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 7126 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	Reject reject;
#line 20572 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 7126 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 20575 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 20579 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 20583 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 20586 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 20590 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 20593 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 20598 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 20602 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 20605 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 20613 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 20616 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpSub_xuxtw : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 20621 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpSub_xuxtw(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 7141 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	Reject reject;
#line 20632 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 7141 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 20635 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 20639 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 20643 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 20646 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 20650 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 20653 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 20658 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 20662 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 20665 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 20673 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 20676 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpSub_xuxtx : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 20681 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpSub_xuxtx(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 7156 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	Reject reject;
#line 20692 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 7156 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 20695 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 20699 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 20703 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 20706 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 20710 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 20713 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 20718 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 20722 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 20725 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 20733 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 20736 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpSub_wi : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 20741 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpSub_wi(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint16_t imm0;
	uint8_t shl12;
#line 7180 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	uint32_t imm;
#line 20752 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 7180 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 20755 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 20759 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 20763 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 20766 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 20770 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 20773 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 20778 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 20782 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 20785 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 20793 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 20796 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpSub_xi : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 20801 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpSub_xi(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint16_t imm0;
	uint8_t shl12;
#line 7194 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	uint32_t imm;
#line 20812 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 7194 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 20815 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 20819 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 20823 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 20826 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 20830 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 20833 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 20838 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 20842 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 20845 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 20853 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 20856 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpSub_wlsl : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 20861 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpSub_wlsl(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 7218 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 20872 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 20876 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 20880 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 20883 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 20887 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 20890 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 20895 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 20899 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 20902 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 20910 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 20913 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpSub_wlsr : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 20918 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpSub_wlsr(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 7235 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 20929 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 20933 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 20937 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 20940 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 20944 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 20947 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 20952 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 20956 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 20959 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 20967 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 20970 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpSub_wasr : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 20975 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpSub_wasr(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 7252 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 20986 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 20990 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 20994 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 20997 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 21001 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 21004 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 21009 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 21013 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 21016 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 21024 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 21027 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpSub_xlsl : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 21032 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpSub_xlsl(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 7270 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 21043 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 21047 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 21051 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 21054 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 21058 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 21061 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 21066 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 21070 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 21073 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 21081 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 21084 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpSub_xlsr : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 21089 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpSub_xlsr(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 7287 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 21100 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 21104 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 21108 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 21111 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 21115 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 21118 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 21123 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 21127 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 21130 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 21138 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 21141 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpSub_xasr : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 21146 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpSub_xasr(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 7304 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 21157 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 21161 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 21165 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 21168 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 21172 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 21175 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 21180 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 21184 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 21187 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 21195 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 21198 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpSubs_wuxtb : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 21203 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpSubs_wuxtb(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 7332 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	Reject reject;
#line 21214 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 7332 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 21217 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 21221 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 21225 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 21228 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 21232 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 21235 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 21240 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 21244 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 21247 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 21255 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 21258 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpSubs_wuxth : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 21263 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpSubs_wuxth(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 7352 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	Reject reject;
#line 21274 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 7352 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 21277 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 21281 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 21285 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 21288 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 21292 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 21295 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 21300 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 21304 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 21307 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 21315 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 21318 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpSubs_wuxtw : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 21323 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpSubs_wuxtw(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 7372 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	Reject reject;
#line 21334 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 7372 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 21337 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 21341 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 21345 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 21348 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 21352 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 21355 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 21360 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 21364 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 21367 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 21375 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 21378 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpSubs_wuxtx : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 21383 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpSubs_wuxtx(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 7391 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	Reject reject;
#line 21394 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 7391 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 21397 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 21401 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 21405 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 21408 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 21412 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 21415 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 21420 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 21424 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 21427 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 21435 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 21438 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpSubs_wsxtb : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 21443 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpSubs_wsxtb(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 7411 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	Reject reject;
#line 21454 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 7411 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 21457 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 21461 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 21465 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 21468 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 21472 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 21475 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 21480 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 21484 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 21487 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 21495 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 21498 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpSubs_wsxth : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 21503 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpSubs_wsxth(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 7431 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	Reject reject;
#line 21514 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 7431 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 21517 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 21521 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 21525 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 21528 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 21532 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 21535 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 21540 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 21544 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 21547 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 21555 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 21558 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpSubs_wsxtw : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 21563 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpSubs_wsxtw(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 7451 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	Reject reject;
#line 21574 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 7451 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 21577 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 21581 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 21585 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 21588 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 21592 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 21595 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 21600 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 21604 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 21607 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 21615 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 21618 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpSubs_wsxtx : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 21623 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpSubs_wsxtx(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 7470 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	Reject reject;
#line 21634 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 7470 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 21637 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 21641 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 21645 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 21648 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 21652 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 21655 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 21660 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 21664 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 21667 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 21675 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 21678 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpSubs_xuxtb : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 21683 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpSubs_xuxtb(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 7490 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	Reject reject;
#line 21694 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 7490 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 21697 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 21701 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 21705 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 21708 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 21712 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 21715 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 21720 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 21724 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 21727 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 21735 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 21738 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpSubs_xuxth : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 21743 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpSubs_xuxth(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 7510 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	Reject reject;
#line 21754 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 7510 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 21757 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 21761 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 21765 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 21768 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 21772 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 21775 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 21780 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 21784 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 21787 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 21795 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 21798 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpSubs_xuxtw : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 21803 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpSubs_xuxtw(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 7530 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	Reject reject;
#line 21814 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 7530 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 21817 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 21821 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 21825 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 21828 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 21832 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 21835 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 21840 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 21844 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 21847 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 21855 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 21858 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpSubs_xuxtx : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 21863 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpSubs_xuxtx(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 7550 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	Reject reject;
#line 21874 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 7550 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 21877 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 21881 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 21885 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 21888 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 21892 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 21895 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 21900 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 21904 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 21907 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 21915 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 21918 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpSubs_xsxtb : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 21923 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpSubs_xsxtb(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 7569 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	Reject reject;
#line 21934 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 7569 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 21937 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 21941 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 21945 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 21948 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 21952 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 21955 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 21960 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 21964 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 21967 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 21975 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 21978 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpSubs_xsxth : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 21983 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpSubs_xsxth(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 7589 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	Reject reject;
#line 21994 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 7589 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 21997 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 22001 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 22005 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 22008 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 22012 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 22015 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 22020 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 22024 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 22027 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 22035 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 22038 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpSubs_xsxtw : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 22043 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpSubs_xsxtw(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 7609 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	Reject reject;
#line 22054 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 7609 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 22057 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 22061 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 22065 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 22068 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 22072 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 22075 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 22080 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 22084 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 22087 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 22095 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 22098 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpSubs_xsxtx : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 22103 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpSubs_xsxtx(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 7629 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	Reject reject;
#line 22114 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 7629 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 22117 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 22121 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 22125 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 22128 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 22132 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 22135 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 22140 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 22144 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 22147 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 22155 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 22158 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpSubs_wi : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 22163 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpSubs_wi(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint16_t imm0;
	uint8_t shl12;
#line 7658 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	uint32_t imm;
#line 22174 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 7658 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 22177 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 22181 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 22185 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 22188 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 22192 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 22195 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 22200 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 22204 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 22207 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 22215 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 22218 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpSubs_xi : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 22223 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpSubs_xi(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint16_t imm0;
	uint8_t shl12;
#line 7677 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	uint32_t imm;
#line 22234 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 7677 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 22237 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 22241 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 22245 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 22248 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 22252 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 22255 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 22260 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 22264 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 22267 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 22275 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 22278 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpSubs_wlsl : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 22283 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpSubs_wlsl(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 7706 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 22294 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 22298 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 22302 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 22305 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 22309 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 22312 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 22317 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 22321 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 22324 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 22332 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 22335 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpSubs_wlsr : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 22340 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpSubs_wlsr(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 7727 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 22351 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 22355 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 22359 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 22362 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 22366 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 22369 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 22374 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 22378 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 22381 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 22389 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 22392 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpSubs_wasr : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 22397 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpSubs_wasr(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 7748 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 22408 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 22412 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 22416 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 22419 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 22423 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 22426 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 22431 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 22435 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 22438 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 22446 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 22449 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpSubs_xlsl : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 22454 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpSubs_xlsl(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 7769 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 22465 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 22469 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 22473 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 22476 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 22480 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 22483 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 22488 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 22492 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 22495 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 22503 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 22506 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpSubs_xlsr : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 22511 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpSubs_xlsr(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 7790 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 22522 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 22526 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 22530 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 22533 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 22537 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 22540 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 22545 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 22549 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 22552 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 22560 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 22563 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpSubs_xasr : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 22568 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpSubs_xasr(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imm;
	uint8_t rm;
#line 7811 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 22579 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 22583 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 22587 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 22590 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 22594 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 22597 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 22602 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 22606 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 22609 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 22617 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 22620 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpSvc : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 22625 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpSvc(CodeType code, uint64_t addr);
	uint16_t imm;
#line 7842 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 22633 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 22637 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 22641 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 22644 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 22648 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 22651 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 22656 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 22660 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 22663 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 22671 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 22674 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpTb : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 22679 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpTb(CodeType code, uint64_t addr);
	uint8_t rt;
	int16_t imm;
	uint8_t pos0;
	uint8_t bitval;
	uint8_t pos1;
#line 7865 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	unsigned pos;
#line 22691 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 7865 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 22694 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 22698 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 22702 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 22705 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 22709 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 22712 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 22717 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 22721 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 22724 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 22732 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 22735 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpUbfm_w : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 22740 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpUbfm_w(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imms;
	uint8_t immr;
#line 7895 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 22751 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 22755 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 22759 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 22762 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 22766 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 22769 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 22774 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 22778 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 22781 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 22789 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 22792 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpUbfm_x : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 22797 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpUbfm_x(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t imms;
	uint8_t immr;
#line 7921 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 22808 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 22812 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 22816 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 22819 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 22823 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 22826 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 22831 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 22835 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 22838 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 22846 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 22849 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpUdiv_www : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 22854 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpUdiv_www(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t rm;
#line 7957 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 22864 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 22868 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 22872 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 22875 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 22879 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 22882 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 22887 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 22891 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 22894 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 22902 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 22905 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpUdiv_xxx : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 22910 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpUdiv_xxx(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t rm;
#line 7972 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 22920 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 22924 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 22928 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 22931 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 22935 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 22938 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 22943 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 22947 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 22950 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 22958 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 22961 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpUmaddl_xw : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 22966 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpUmaddl_xw(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t ra;
	uint8_t rm;
#line 7997 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 22977 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 22981 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 22985 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 22988 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 22992 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 22995 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 23000 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 23004 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 23007 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 23015 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 23018 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpUmsubl_xw : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 23023 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpUmsubl_xw(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t ra;
	uint8_t rm;
#line 8025 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 23034 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 23038 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 23042 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 23045 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 23049 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 23052 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 23057 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 23061 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 23064 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 23072 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 23075 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpUmulh : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 23080 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpUmulh(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t ra;
	uint8_t rm;
#line 8053 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 23091 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 23095 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 23099 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 23102 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 23106 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 23109 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 23114 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 23118 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 23121 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 23129 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 23132 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpCrc32b : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 23137 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpCrc32b(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t rm;
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 23148 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 23152 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 23155 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 23159 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 23162 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 23167 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 23171 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 23174 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 23182 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 23185 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpCrc32h : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 23190 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpCrc32h(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t rm;
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 23201 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 23205 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 23208 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 23212 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 23215 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 23220 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 23224 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 23227 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 23235 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 23238 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpCrc32w : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 23243 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpCrc32w(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t rm;
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 23254 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 23258 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 23261 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 23265 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 23268 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 23273 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 23277 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 23280 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 23288 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 23291 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpCrc32x : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 23296 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpCrc32x(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t rm;
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 23307 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 23311 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 23314 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 23318 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 23321 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 23326 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 23330 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 23333 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 23341 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 23344 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpCrc32cb : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 23349 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpCrc32cb(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t rm;
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 23360 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 23364 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 23367 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 23371 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 23374 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 23379 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 23383 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 23386 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 23394 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 23397 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpCrc32ch : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 23402 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpCrc32ch(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t rm;
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 23413 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 23417 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 23420 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 23424 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 23427 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 23432 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 23436 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 23439 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 23447 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 23450 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpCrc32cw : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 23455 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpCrc32cw(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t rm;
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 23466 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 23470 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 23473 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 23477 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 23480 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 23485 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 23489 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 23492 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 23500 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 23503 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpCrc32cx : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 23508 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpCrc32cx(CodeType code, uint64_t addr);
	uint8_t rd;
	uint8_t rn;
	uint8_t rm;
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 23519 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 23523 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 23526 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 23530 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 23533 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 23538 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 23542 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 23545 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 23553 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 23556 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpCas_w : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 23561 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpCas_w(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t l;
	uint8_t rs;
	uint8_t a;
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 23574 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 23578 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 23581 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 23585 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 23588 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 23593 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 23597 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 23600 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 23608 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 23611 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpCas_x : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 23616 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpCas_x(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t l;
	uint8_t rs;
	uint8_t a;
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 23629 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 23633 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 23636 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 23640 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 23643 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 23648 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 23652 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 23655 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 23663 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 23666 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpCasb_w : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 23671 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpCasb_w(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t l;
	uint8_t rs;
	uint8_t a;
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 23684 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 23688 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 23691 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 23695 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 23698 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 23703 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 23707 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 23710 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 23718 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 23721 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpCash_w : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 23726 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpCash_w(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t l;
	uint8_t rs;
	uint8_t a;
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 23739 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 23743 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 23746 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 23750 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 23753 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 23758 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 23762 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 23765 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 23773 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 23776 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpCasp_w : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 23781 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpCasp_w(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t l;
	uint8_t rs;
	uint8_t a;
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 23794 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 23798 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 23801 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 23805 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 23808 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 23813 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 23817 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 23820 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 23828 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 23831 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpCasp_x : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 23836 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpCasp_x(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t l;
	uint8_t rs;
	uint8_t a;
#line 8330 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	char const* format;
#line 23848 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 23852 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 23856 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 23859 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 23863 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 23866 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 23871 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 23875 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 23878 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 23886 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 23889 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpSwp_w : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 23894 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpSwp_w(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t rs;
	uint8_t l;
	uint8_t a;
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 23907 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 23911 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 23914 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 23918 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 23921 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 23926 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 23930 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 23933 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 23941 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 23944 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpSwp_x : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 23949 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpSwp_x(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t rs;
	uint8_t l;
	uint8_t a;
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 23962 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 23966 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 23969 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 23973 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 23976 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 23981 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 23985 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 23988 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 23996 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 23999 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpSwpb_w : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 24004 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpSwpb_w(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t rs;
	uint8_t l;
	uint8_t a;
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 24017 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 24021 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 24024 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 24028 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 24031 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 24039 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 24042 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpSwph_w : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 24047 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpSwph_w(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t rs;
	uint8_t l;
	uint8_t a;
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 24060 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 24064 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 24067 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 24071 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 24074 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 24082 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 24085 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdstadd_w : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 24090 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdstadd_w(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t rs;
	uint8_t r;
	uint8_t a;
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 24103 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 24107 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 24110 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 24114 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 24117 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 24122 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 24126 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 24129 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 24137 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 24140 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdstadd_x : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 24145 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdstadd_x(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t rs;
	uint8_t r;
	uint8_t a;
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 24158 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 24162 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 24165 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 24169 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 24172 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 24177 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 24181 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 24184 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 24192 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 24195 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdstaddb_w : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 24200 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdstaddb_w(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t rs;
	uint8_t r;
	uint8_t a;
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 24213 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 24217 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 24220 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 24224 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 24227 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 24232 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 24236 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 24239 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 24247 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 24250 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdstaddh_w : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 24255 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdstaddh_w(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t rs;
	uint8_t r;
	uint8_t a;
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 24268 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 24272 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 24275 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 24279 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 24282 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 24287 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 24291 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 24294 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 24302 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 24305 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdstclr_w : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 24310 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdstclr_w(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t rs;
	uint8_t r;
	uint8_t a;
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 24323 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 24327 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 24330 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 24334 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 24337 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 24342 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 24346 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 24349 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 24357 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 24360 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdstclr_x : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 24365 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdstclr_x(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t rs;
	uint8_t r;
	uint8_t a;
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 24378 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 24382 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 24385 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 24389 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 24392 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 24397 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 24401 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 24404 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 24412 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 24415 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdstclrb_w : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 24420 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdstclrb_w(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t rs;
	uint8_t r;
	uint8_t a;
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 24433 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 24437 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 24440 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 24444 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 24447 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 24452 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 24456 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 24459 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 24467 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 24470 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdstclrh_w : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 24475 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdstclrh_w(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t rs;
	uint8_t r;
	uint8_t a;
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 24488 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 24492 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 24495 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 24499 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 24502 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 24507 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 24511 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 24514 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 24522 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 24525 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdsteor_w : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 24530 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdsteor_w(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t rs;
	uint8_t r;
	uint8_t a;
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 24543 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 24547 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 24550 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 24554 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 24557 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 24562 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 24566 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 24569 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 24577 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 24580 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdsteor_x : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 24585 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdsteor_x(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t rs;
	uint8_t r;
	uint8_t a;
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 24598 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 24602 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 24605 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 24609 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 24612 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 24617 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 24621 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 24624 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 24632 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 24635 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdsteorb_w : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 24640 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdsteorb_w(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t rs;
	uint8_t r;
	uint8_t a;
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 24653 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 24657 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 24660 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 24664 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 24667 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 24672 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 24676 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 24679 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 24687 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 24690 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdsteorh_w : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 24695 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdsteorh_w(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t rs;
	uint8_t r;
	uint8_t a;
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 24708 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 24712 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 24715 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 24719 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 24722 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 24727 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 24731 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 24734 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 24742 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 24745 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdstset_w : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 24750 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdstset_w(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t rs;
	uint8_t r;
	uint8_t a;
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 24763 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 24767 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 24770 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 24774 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 24777 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 24782 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 24786 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 24789 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 24797 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 24800 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdstset_x : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 24805 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdstset_x(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t rs;
	uint8_t r;
	uint8_t a;
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 24818 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 24822 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 24825 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 24829 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 24832 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 24837 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 24841 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 24844 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 24852 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 24855 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdstsetb_w : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 24860 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdstsetb_w(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t rs;
	uint8_t r;
	uint8_t a;
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 24873 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 24877 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 24880 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 24884 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 24887 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 24892 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 24896 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 24899 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 24907 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 24910 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdstseth_w : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 24915 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdstseth_w(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t rs;
	uint8_t r;
	uint8_t a;
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 24928 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 24932 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 24935 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 24939 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 24942 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 24947 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 24951 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 24954 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 24962 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 24965 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdstsmax_w : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 24970 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdstsmax_w(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t rs;
	uint8_t r;
	uint8_t a;
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 24983 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 24987 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 24990 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 24994 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 24997 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 25002 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 25006 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 25009 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 25017 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 25020 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdstsmax_x : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 25025 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdstsmax_x(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t rs;
	uint8_t r;
	uint8_t a;
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 25038 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 25042 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 25045 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 25049 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 25052 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 25057 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 25061 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 25064 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 25072 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 25075 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdstsmaxb_w : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 25080 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdstsmaxb_w(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t rs;
	uint8_t r;
	uint8_t a;
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 25093 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 25097 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 25100 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 25104 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 25107 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 25112 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 25116 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 25119 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 25127 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 25130 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdstsmaxh_w : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 25135 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdstsmaxh_w(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t rs;
	uint8_t r;
	uint8_t a;
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 25148 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 25152 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 25155 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 25159 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 25162 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 25167 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 25171 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 25174 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 25182 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 25185 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdstsmin_w : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 25190 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdstsmin_w(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t rs;
	uint8_t r;
	uint8_t a;
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 25203 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 25207 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 25210 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 25214 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 25217 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 25222 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 25226 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 25229 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 25237 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 25240 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdstsmin_x : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 25245 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdstsmin_x(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t rs;
	uint8_t r;
	uint8_t a;
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 25258 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 25262 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 25265 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 25269 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 25272 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 25277 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 25281 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 25284 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 25292 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 25295 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdstsminb_w : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 25300 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdstsminb_w(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t rs;
	uint8_t r;
	uint8_t a;
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 25313 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 25317 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 25320 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 25324 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 25327 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 25332 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 25336 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 25339 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 25347 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 25350 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdstsminh_w : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 25355 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdstsminh_w(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t rs;
	uint8_t r;
	uint8_t a;
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 25368 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 25372 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 25375 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 25379 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 25382 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 25387 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 25391 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 25394 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 25402 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 25405 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdstumax_w : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 25410 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdstumax_w(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t rs;
	uint8_t r;
	uint8_t a;
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 25423 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 25427 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 25430 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 25434 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 25437 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 25442 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 25446 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 25449 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 25457 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 25460 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdstumax_x : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 25465 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdstumax_x(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t rs;
	uint8_t r;
	uint8_t a;
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 25478 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 25482 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 25485 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 25489 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 25492 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 25497 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 25501 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 25504 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 25512 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 25515 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdstumaxb_w : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 25520 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdstumaxb_w(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t rs;
	uint8_t r;
	uint8_t a;
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 25533 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 25537 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 25540 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 25544 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 25547 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 25552 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 25556 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 25559 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 25567 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 25570 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdstumaxh_w : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 25575 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdstumaxh_w(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t rs;
	uint8_t r;
	uint8_t a;
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 25588 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 25592 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 25595 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 25599 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 25602 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 25607 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 25611 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 25614 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 25622 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 25625 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdstumin_w : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 25630 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdstumin_w(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t rs;
	uint8_t r;
	uint8_t a;
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 25643 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 25647 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 25650 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 25654 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 25657 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 25662 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 25666 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 25669 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 25677 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 25680 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdstumin_x : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 25685 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdstumin_x(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t rs;
	uint8_t r;
	uint8_t a;
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 25698 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 25702 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 25705 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 25709 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 25712 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 25717 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 25721 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 25724 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 25732 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 25735 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdstuminb_w : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 25740 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdstuminb_w(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t rs;
	uint8_t r;
	uint8_t a;
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 25753 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 25757 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 25760 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 25764 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 25767 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 25772 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 25776 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 25779 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 25787 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 25790 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
class OpLdstuminh_w : public Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 25795 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
{
public:
	OpLdstuminh_w(CodeType code, uint64_t addr);
	uint8_t rt;
	uint8_t rn;
	uint8_t rs;
	uint8_t r;
	uint8_t a;
	virtual
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 25808 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 25812 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 25815 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	std::ostream&
#line 25819 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	sink
#line 25822 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
	virtual
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	void
#line 25827 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH &
#line 25831 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	cpu
#line 25834 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	);
private:
};

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 25842 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 25845 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 25849 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpMsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 25853 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 25857 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 25860 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 25864 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 25867 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4917 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sysreg->DisasmWrite(op0, op1, crn, crm, op2, rt, sink);
	}
#line 25874 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 25879 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 25882 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 25886 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpMsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 25890 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 25894 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 25897 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4921 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		cpu.CheckSystemAccess(op1);

		sysreg->Write(op0, op1, crn, crm, op2, cpu, cpu.GetGZR(rt));
	}
#line 25906 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 25912 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 25915 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 25920 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpMsr(CodeType code, uint64_t addr)
{
	return new OpMsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 25926 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 25933 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 25936 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 25940 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdc_www<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 25944 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 25948 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 25951 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 25955 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 25958 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 44 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "adc\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmGZWR(rm);
	}
#line 25965 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 25970 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 25973 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 25977 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdc_www<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 25981 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 25985 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 25988 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 48 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;

		U32 op1( cpu.GetGZR(rn) ), op2( cpu.GetGZR(rm) ), res = op1 + op2 + U32(cpu.GetCarry());
		cpu.SetGZR(rd, res);
	}
#line 25998 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 26004 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 26007 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 26012 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpAdc_www(CodeType code, uint64_t addr)
{
	return new OpAdc_www<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 26018 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 26025 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 26028 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 26032 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdc_xxx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 26036 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 26040 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 26043 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 26047 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 26050 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 58 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "adc\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmGZXR(rm);
	}
#line 26057 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 26062 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 26065 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 26069 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdc_xxx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 26073 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 26077 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 26080 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 62 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		U64 op1( cpu.GetGZR(rn) ), op2( cpu.GetGZR(rm) ), res = op1 + op2 + U64(cpu.GetCarry());
		cpu.SetGZR(rd, res);
	}
#line 26090 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 26096 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 26099 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 26104 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpAdc_xxx(CodeType code, uint64_t addr)
{
	return new OpAdc_xxx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 26110 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 26117 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 26120 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 26124 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdcs_www<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 26128 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 26132 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 26135 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 26139 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 26142 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 82 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "adcs\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmGZWR(rm);
	}
#line 26149 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 26154 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 26157 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 26161 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdcs_www<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 26165 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 26169 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 26172 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 86 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::S32 S32;
		typedef typename ARCH::BOOL BOOL;

		BOOL carry( cpu.GetCarry() );
		U32 op1( cpu.GetGZR(rn) ), op2( cpu.GetGZR(rm) ), res = op1 + op2 + U32(carry);
		cpu.SetGZR(rd, res);

		BOOL n = S32(res) < S32(0), z = res == U32(0);
		if (cpu.Test(carry))
		cpu.SetNZCV( n, z, op1 >= ~op2, n xor (S32(op1) <  S32(~op2)) );
		else
		cpu.SetNZCV( n, z, op1 >  ~op2, n xor (S32(op1) <= S32(~op2)) );
	}
#line 26191 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 26197 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 26200 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 26205 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpAdcs_www(CodeType code, uint64_t addr)
{
	return new OpAdcs_www<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 26211 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 26218 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 26221 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 26225 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdcs_xxx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 26229 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 26233 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 26236 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 26240 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 26243 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 105 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "adcs\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmGZXR(rm);
	}
#line 26250 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 26255 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 26258 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 26262 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdcs_xxx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 26266 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 26270 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 26273 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 109 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;
		typedef typename ARCH::S64 S64;
		typedef typename ARCH::BOOL BOOL;

		BOOL carry( cpu.GetCarry() );
		U64 op1( cpu.GetGZR(rn) ), op2( cpu.GetGZR(rm) ), res = op1 + op2 + U64(carry);
		cpu.SetGZR(rd, res);

		BOOL n = S64(res) < S64(0), z = res == U64(0);
		if (cpu.Test(carry))
		cpu.SetNZCV( n, z, op1 >= ~op2, n xor (S64(op1) <  S64(~op2)) );
		else
		cpu.SetNZCV( n, z, op1 >  ~op2, n xor (S64(op1) <= S64(~op2)) );
	}
#line 26292 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 26298 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 26301 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 26306 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpAdcs_xxx(CodeType code, uint64_t addr)
{
	return new OpAdcs_xxx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 26312 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 26319 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 26322 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 26326 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdd_wsxtb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 26330 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 26334 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 26337 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 26341 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 26344 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 138 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "add\t" << DisasmGSWR(rd) << ", " << DisasmGSWR(rn) << ", " << DisasmGZWR(rm) << ", sxtb" << DisasmINZ(" ", imm);
	}
#line 26351 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 26356 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 26359 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 26363 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdd_wsxtb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 26367 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 26371 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 26374 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 142 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S8 S8;
		typedef typename ARCH::S32 S32;
		typedef typename ARCH::U32 U32;

		U32 op1( cpu.GetGSR(rn) ), op2( S32(S8(cpu.GetGZR(rm))) << imm ), res = op1 + op2;
		cpu.SetGSR(rd, res);
	}
#line 26386 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 26392 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 26395 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 26400 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpAdd_wsxtb(CodeType code, uint64_t addr)
{
	return new OpAdd_wsxtb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 26406 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 26413 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 26416 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 26420 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdd_wsxth<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 26424 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 26428 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 26431 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 26435 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 26438 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 154 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "add\t" << DisasmGSWR(rd) << ", " << DisasmGSWR(rn) << ", " << DisasmGZWR(rm) << ", sxth" << DisasmINZ(" ", imm);
	}
#line 26445 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 26450 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 26453 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 26457 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdd_wsxth<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 26461 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 26465 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 26468 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 158 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S16 S16;
		typedef typename ARCH::S32 S32;
		typedef typename ARCH::U32 U32;

		U32 op1( cpu.GetGSR(rn) ), op2( S32(S16(cpu.GetGZR(rm))) << imm ), res = op1 + op2;
		cpu.SetGSR(rd, res);
	}
#line 26480 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 26486 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 26489 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 26494 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpAdd_wsxth(CodeType code, uint64_t addr)
{
	return new OpAdd_wsxth<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 26500 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 26507 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 26510 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 26514 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdd_wsxtw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 26518 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 26522 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 26525 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 26529 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 26532 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 170 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "add\t" << DisasmGSWR(rd) << ", " << DisasmGSWR(rn) << ", " << DisasmGZWR(rm) << ", sxtw" << DisasmINZ(" ", imm);
	}
#line 26539 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 26544 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 26547 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 26551 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdd_wsxtw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 26555 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 26559 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 26562 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 174 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S32 S32;
		typedef typename ARCH::U32 U32;

		U32 op1( cpu.GetGSR(rn) ), op2( S32(S32(cpu.GetGZR(rm))) << imm ), res = op1 + op2;
		cpu.SetGSR(rd, res);
	}
#line 26573 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 26579 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 26582 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 26587 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpAdd_wsxtw(CodeType code, uint64_t addr)
{
	return new OpAdd_wsxtw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 26593 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 26600 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 26603 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 26607 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdd_wsxtx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 26611 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 26615 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 26618 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 26622 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 26625 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 185 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "add\t" << DisasmGSWR(rd) << ", " << DisasmGSWR(rn) << ", " << DisasmGZWR(rm) << ", sxtx" << DisasmINZ(" ", imm);
	}
#line 26632 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 26637 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 26640 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 26644 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdd_wsxtx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 26648 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 26652 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 26655 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 189 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S64 S64;
		typedef typename ARCH::S32 S32;
		typedef typename ARCH::U32 U32;

		U32 op1( cpu.GetGSR(rn) ), op2( S32(S64(cpu.GetGZR(rm))) << imm ), res = op1 + op2;
		cpu.SetGSR(rd, res);
	}
#line 26667 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 26673 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 26676 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 26681 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpAdd_wsxtx(CodeType code, uint64_t addr)
{
	return new OpAdd_wsxtx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 26687 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 26694 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 26697 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 26701 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdd_wuxtb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 26705 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 26709 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 26712 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 26716 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 26719 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 201 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "add\t" << DisasmGSWR(rd) << ", " << DisasmGSWR(rn) << ", " << DisasmGZWR(rm) << ", uxtb" << DisasmINZ(" ", imm);
	}
#line 26726 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 26731 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 26734 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 26738 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdd_wuxtb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 26742 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 26746 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 26749 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 205 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U8 U8;
		typedef typename ARCH::U32 U32;

		U32 op1( cpu.GetGSR(rn) ), op2( U32(U8(cpu.GetGZR(rm))) << imm ), res = op1 + op2;
		cpu.SetGSR(rd, res);
	}
#line 26760 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 26766 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 26769 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 26774 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpAdd_wuxtb(CodeType code, uint64_t addr)
{
	return new OpAdd_wuxtb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 26780 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 26787 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 26790 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 26794 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdd_wuxth<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 26798 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 26802 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 26805 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 26809 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 26812 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 216 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "add\t" << DisasmGSWR(rd) << ", " << DisasmGSWR(rn) << ", " << DisasmGZWR(rm) << ", uxth" << DisasmINZ(" ", imm);
	}
#line 26819 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 26824 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 26827 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 26831 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdd_wuxth<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 26835 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 26839 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 26842 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 220 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U16 U16;
		typedef typename ARCH::U32 U32;

		U32 op1( cpu.GetGSR(rn) ), op2( U32(U16(cpu.GetGZR(rm))) << imm ), res = op1 + op2;
		cpu.SetGSR(rd, res);
	}
#line 26853 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 26859 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 26862 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 26867 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpAdd_wuxth(CodeType code, uint64_t addr)
{
	return new OpAdd_wuxth<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 26873 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 26880 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 26883 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 26887 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdd_wuxtw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 26891 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 26895 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 26898 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 26902 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 26905 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 231 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "add\t" << DisasmGSWR(rd) << ", " << DisasmGSWR(rn) << ", " << DisasmGZWR(rm) << ", uxtw" << DisasmINZ(" ", imm);
	}
#line 26912 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 26917 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 26920 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 26924 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdd_wuxtw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 26928 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 26932 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 26935 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 235 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;

		U32 op1( cpu.GetGSR(rn) ), op2( U32(U32(cpu.GetGZR(rm))) << imm ), res = op1 + op2;
		cpu.SetGSR(rd, res);
	}
#line 26945 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 26951 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 26954 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 26959 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpAdd_wuxtw(CodeType code, uint64_t addr)
{
	return new OpAdd_wuxtw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 26965 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 26972 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 26975 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 26979 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdd_wuxtx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 26983 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 26987 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 26990 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 26994 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 26997 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 245 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "add\t" << DisasmGSWR(rd) << ", " << DisasmGSWR(rn) << ", " << DisasmGZWR(rm) << ", uxtx" << DisasmINZ(" ", imm);
	}
#line 27004 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 27009 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 27012 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 27016 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdd_wuxtx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 27020 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 27024 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 27027 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 249 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;
		typedef typename ARCH::U32 U32;

		U32 op1( cpu.GetGSR(rn) ), op2( U32(U64(cpu.GetGZR(rm))) << imm ), res = op1 + op2;
		cpu.SetGSR(rd, res);
	}
#line 27038 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 27044 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 27047 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 27052 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpAdd_wuxtx(CodeType code, uint64_t addr)
{
	return new OpAdd_wuxtx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 27058 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 27065 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 27068 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 27072 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdd_xsxtb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 27076 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 27080 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 27083 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 27087 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 27090 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 260 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "add\t" << DisasmGSXR(rd) << ", " << DisasmGSXR(rn) << ", " << DisasmGZWR(rm) << ", sxtb" << DisasmINZ(" ", imm);
	}
#line 27097 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 27102 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 27105 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 27109 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdd_xsxtb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 27113 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 27117 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 27120 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 264 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S8 S8;
		typedef typename ARCH::S64 S64;
		typedef typename ARCH::U64 U64;

		U64 op1( cpu.GetGSR(rn) ), op2( S64(S8(cpu.GetGZR(rm))) << imm ), res = op1 + op2;
		cpu.SetGSR(rd, res);
	}
#line 27132 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 27138 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 27141 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 27146 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpAdd_xsxtb(CodeType code, uint64_t addr)
{
	return new OpAdd_xsxtb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 27152 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 27159 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 27162 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 27166 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdd_xsxth<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 27170 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 27174 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 27177 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 27181 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 27184 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 276 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "add\t" << DisasmGSXR(rd) << ", " << DisasmGSXR(rn) << ", " << DisasmGZWR(rm) << ", sxth" << DisasmINZ(" ", imm);
	}
#line 27191 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 27196 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 27199 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 27203 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdd_xsxth<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 27207 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 27211 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 27214 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 280 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S16 S16;
		typedef typename ARCH::S64 S64;
		typedef typename ARCH::U64 U64;

		U64 op1( cpu.GetGSR(rn) ), op2( S64(S16(cpu.GetGZR(rm))) << imm ), res = op1 + op2;
		cpu.SetGSR(rd, res);
	}
#line 27226 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 27232 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 27235 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 27240 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpAdd_xsxth(CodeType code, uint64_t addr)
{
	return new OpAdd_xsxth<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 27246 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 27253 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 27256 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 27260 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdd_xsxtw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 27264 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 27268 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 27271 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 27275 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 27278 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 292 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "add\t" << DisasmGSXR(rd) << ", " << DisasmGSXR(rn) << ", " << DisasmGZWR(rm) << ", sxtw" << DisasmINZ(" ", imm);
	}
#line 27285 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 27290 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 27293 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 27297 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdd_xsxtw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 27301 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 27305 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 27308 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 296 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S32 S32;
		typedef typename ARCH::S64 S64;
		typedef typename ARCH::U64 U64;

		U64 op1( cpu.GetGSR(rn) ), op2( S64(S32(cpu.GetGZR(rm))) << imm ), res = op1 + op2;
		cpu.SetGSR(rd, res);
	}
#line 27320 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 27326 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 27329 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 27334 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpAdd_xsxtw(CodeType code, uint64_t addr)
{
	return new OpAdd_xsxtw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 27340 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 27347 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 27350 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 27354 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdd_xsxtx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 27358 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 27362 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 27365 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 27369 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 27372 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 308 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "add\t" << DisasmGSXR(rd) << ", " << DisasmGSXR(rn) << ", " << DisasmGZXR(rm) << ", sxtx" << DisasmINZ(" ", imm);
	}
#line 27379 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 27384 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 27387 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 27391 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdd_xsxtx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 27395 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 27399 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 27402 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 312 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S64 S64;
		typedef typename ARCH::U64 U64;

		U64 op1( cpu.GetGSR(rn) ), op2( S64(S64(cpu.GetGZR(rm))) << imm ), res = op1 + op2;
		cpu.SetGSR(rd, res);
	}
#line 27413 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 27419 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 27422 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 27427 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpAdd_xsxtx(CodeType code, uint64_t addr)
{
	return new OpAdd_xsxtx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 27433 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 27440 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 27443 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 27447 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdd_xuxtb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 27451 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 27455 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 27458 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 27462 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 27465 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 323 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "add\t" << DisasmGSXR(rd) << ", " << DisasmGSXR(rn) << ", " << DisasmGZWR(rm) << ", uxtb" << DisasmINZ(" ", imm);
	}
#line 27472 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 27477 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 27480 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 27484 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdd_xuxtb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 27488 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 27492 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 27495 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 327 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U8 U8;
		typedef typename ARCH::U64 U64;

		U64 op1( cpu.GetGSR(rn) ), op2( U64(U8(cpu.GetGZR(rm))) << imm ), res = op1 + op2;
		cpu.SetGSR(rd, res);
	}
#line 27506 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 27512 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 27515 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 27520 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpAdd_xuxtb(CodeType code, uint64_t addr)
{
	return new OpAdd_xuxtb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 27526 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 27533 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 27536 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 27540 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdd_xuxth<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 27544 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 27548 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 27551 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 27555 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 27558 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 338 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "add\t" << DisasmGSXR(rd) << ", " << DisasmGSXR(rn) << ", " << DisasmGZWR(rm) << ", uxth" << DisasmINZ(" ", imm);
	}
#line 27565 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 27570 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 27573 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 27577 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdd_xuxth<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 27581 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 27585 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 27588 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 342 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U16 U16;
		typedef typename ARCH::U64 U64;

		U64 op1( cpu.GetGSR(rn) ), op2( U64(U16(cpu.GetGZR(rm))) << imm ), res = op1 + op2;
		cpu.SetGSR(rd, res);
	}
#line 27599 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 27605 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 27608 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 27613 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpAdd_xuxth(CodeType code, uint64_t addr)
{
	return new OpAdd_xuxth<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 27619 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 27626 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 27629 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 27633 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdd_xuxtw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 27637 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 27641 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 27644 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 27648 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 27651 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 353 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "add\t" << DisasmGSXR(rd) << ", " << DisasmGSXR(rn) << ", " << DisasmGZWR(rm) << ", uxtw" << DisasmINZ(" ", imm);
	}
#line 27658 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 27663 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 27666 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 27670 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdd_xuxtw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 27674 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 27678 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 27681 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 357 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::U64 U64;

		U64 op1( cpu.GetGSR(rn) ), op2( U64(U32(cpu.GetGZR(rm))) << imm ), res = op1 + op2;
		cpu.SetGSR(rd, res);
	}
#line 27692 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 27698 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 27701 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 27706 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpAdd_xuxtw(CodeType code, uint64_t addr)
{
	return new OpAdd_xuxtw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 27712 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 27719 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 27722 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 27726 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdd_xuxtx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 27730 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 27734 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 27737 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 27741 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 27744 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 368 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "add\t" << DisasmGSXR(rd) << ", " << DisasmGSXR(rn) << ", " << DisasmGZXR(rm) << ", uxtx" << DisasmINZ(" ", imm);
	}
#line 27751 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 27756 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 27759 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 27763 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdd_xuxtx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 27767 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 27771 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 27774 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 372 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		U64 op1( cpu.GetGSR(rn) ), op2( U64(U64(cpu.GetGZR(rm))) << imm ), res = op1 + op2;
		cpu.SetGSR(rd, res);
	}
#line 27784 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 27790 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 27793 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 27798 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpAdd_xuxtx(CodeType code, uint64_t addr)
{
	return new OpAdd_xuxtx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 27804 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 27811 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 27814 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 27818 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdd_wi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 27822 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 27826 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 27829 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 27833 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 27836 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 392 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "add\t" << DisasmGSWR(rd) << ", " << DisasmGSWR(rn) << ", " << DisasmI(imm,16/*?*/);
	}
#line 27843 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 27848 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 27851 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 27855 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdd_wi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 27859 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 27863 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 27866 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 396 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;

		U32 op1(cpu.GetGSR(rn)), op2(imm), res = op1 + op2;
		cpu.SetGSR(rd, res);
	}
#line 27876 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 27882 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 27885 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 27890 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpAdd_wi(CodeType code, uint64_t addr)
{
	return new OpAdd_wi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 27896 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 27903 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 27906 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 27910 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdd_xi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 27914 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 27918 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 27921 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 27925 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 27928 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 406 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "add\t" << DisasmGSXR(rd) << ", " << DisasmGSXR(rn) << ", " << DisasmI(imm,16/*?*/);
	}
#line 27935 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 27940 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 27943 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 27947 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdd_xi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 27951 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 27955 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 27958 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 410 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		U64 op1(cpu.GetGSR(rn)), op2(imm), res = op1 + op2;
		cpu.SetGSR(rd, res);
	}
#line 27968 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 27974 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 27977 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 27982 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpAdd_xi(CodeType code, uint64_t addr)
{
	return new OpAdd_xi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 27988 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 27995 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 27998 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 28002 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdd_wlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 28006 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 28010 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 28013 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 28017 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 28020 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 430 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "add\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmGZWR(rm) << DisasmINZ(", lsl ",imm);
	}
#line 28027 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 28032 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 28035 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 28039 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdd_wlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 28043 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 28047 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 28050 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 434 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;

		U32 op1( cpu.GetGZR(rn) ), op2( cpu.GetGZR(rm) << imm ), res = op1 + op2;
		cpu.SetGZR(rd, res);
	}
#line 28060 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 28066 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 28069 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 28074 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpAdd_wlsl(CodeType code, uint64_t addr)
{
	return new OpAdd_wlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 28080 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 28087 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 28090 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 28094 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdd_wlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 28098 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 28102 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 28105 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 28109 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 28112 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 444 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "add\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmGZWR(rm) << ", lsr " << DisasmI(imm);
	}
#line 28119 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 28124 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 28127 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 28131 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdd_wlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 28135 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 28139 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 28142 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 448 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;

		U32 op1( cpu.GetGZR(rn) ), op2( U32(cpu.GetGZR(rm)) >> imm ), res = op1 + op2;
		cpu.SetGZR(rd, res);
	}
#line 28152 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 28158 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 28161 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 28166 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpAdd_wlsr(CodeType code, uint64_t addr)
{
	return new OpAdd_wlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 28172 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 28179 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 28182 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 28186 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdd_wasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 28190 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 28194 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 28197 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 28201 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 28204 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 458 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "add\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmGZWR(rm) << ", asr " << DisasmI(imm);
	}
#line 28211 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 28216 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 28219 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 28223 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdd_wasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 28227 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 28231 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 28234 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 462 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::S32 S32;

		U32 op1( cpu.GetGZR(rn) ), op2( S32(cpu.GetGZR(rm)) >> imm ), res = op1 + op2;
		cpu.SetGZR(rd, res);
	}
#line 28245 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 28251 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 28254 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 28259 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpAdd_wasr(CodeType code, uint64_t addr)
{
	return new OpAdd_wasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 28265 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 28272 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 28275 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 28279 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdd_xlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 28283 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 28287 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 28290 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 28294 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 28297 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 473 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "add\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmGZXR(rm) << DisasmINZ(", lsl ",imm);
	}
#line 28304 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 28309 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 28312 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 28316 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdd_xlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 28320 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 28324 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 28327 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 477 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		U64 op1( cpu.GetGZR(rn) ), op2( cpu.GetGZR(rm) << imm ), res = op1 + op2;
		cpu.SetGZR(rd, res);
	}
#line 28337 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 28343 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 28346 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 28351 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpAdd_xlsl(CodeType code, uint64_t addr)
{
	return new OpAdd_xlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 28357 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 28364 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 28367 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 28371 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdd_xlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 28375 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 28379 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 28382 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 28386 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 28389 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 487 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "add\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmGZXR(rm) << ", lsr " << DisasmI(imm);
	}
#line 28396 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 28401 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 28404 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 28408 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdd_xlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 28412 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 28416 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 28419 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 491 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		U64 op1( cpu.GetGZR(rn) ), op2( cpu.GetGZR(rm) >> imm ), res = op1 + op2;
		cpu.SetGZR(rd, res);
	}
#line 28429 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 28435 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 28438 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 28443 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpAdd_xlsr(CodeType code, uint64_t addr)
{
	return new OpAdd_xlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 28449 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 28456 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 28459 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 28463 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdd_xasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 28467 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 28471 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 28474 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 28478 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 28481 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 501 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "add\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmGZXR(rm) << ", asr " << DisasmI(imm);
	}
#line 28488 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 28493 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 28496 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 28500 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdd_xasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 28504 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 28508 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 28511 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 505 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;
		typedef typename ARCH::S64 S64;

		U64 op1( cpu.GetGZR(rn) ), op2( S64(cpu.GetGZR(rm)) >> imm ), res = op1 + op2;
		cpu.SetGZR(rd, res);
	}
#line 28522 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 28528 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 28531 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 28536 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpAdd_xasr(CodeType code, uint64_t addr)
{
	return new OpAdd_xasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 28542 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 28549 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 28552 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 28556 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdds_wsxtb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 28560 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 28564 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 28567 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 28571 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 28574 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 526 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rd == 31)
		sink << "cmn\t" << DisasmGSWR(rn) << ", " << DisasmGZWR(rm) << ", sxtb" << DisasmINZ(" ", imm);
		else
		sink << "adds\t" << DisasmGZWR(rd) << ", " << DisasmGSWR(rn) << ", " << DisasmGZWR(rm) << ", sxtb" << DisasmINZ(" ", imm);
	}
#line 28584 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 28589 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 28592 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 28596 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdds_wsxtb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 28600 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 28604 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 28607 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 533 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S8 S8;
		typedef typename ARCH::S32 S32;
		typedef typename ARCH::U32 U32;

		U32 op1( cpu.GetGSR(rn) ), op2( S32(S8(cpu.GetGZR(rm))) << imm ), res = op1 + op2;
		cpu.SetGZR(rd, res);
		cpu.SetNZCV( S32(res) < S32(0), res == U32(0), op1 > ~op2, (S32(res) < S32(0)) xor (S32(op1) <= S32(~op2)) );
	}
#line 28620 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 28626 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 28629 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 28634 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpAdds_wsxtb(CodeType code, uint64_t addr)
{
	return new OpAdds_wsxtb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 28640 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 28647 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 28650 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 28654 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdds_wsxth<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 28658 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 28662 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 28665 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 28669 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 28672 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 546 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rd == 31)
		sink << "cmn\t" << DisasmGSWR(rn) << ", " << DisasmGZWR(rm) << ", sxth" << DisasmINZ(" ", imm);
		else
		sink << "adds\t" << DisasmGZWR(rd) << ", " << DisasmGSWR(rn) << ", " << DisasmGZWR(rm) << ", sxth" << DisasmINZ(" ", imm);
	}
#line 28682 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 28687 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 28690 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 28694 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdds_wsxth<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 28698 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 28702 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 28705 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 553 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S16 S16;
		typedef typename ARCH::S32 S32;
		typedef typename ARCH::U32 U32;

		U32 op1( cpu.GetGSR(rn) ), op2( S32(S16(cpu.GetGZR(rm))) << imm ), res = op1 + op2;
		cpu.SetGZR(rd, res);
		cpu.SetNZCV( S32(res) < S32(0), res == U32(0), op1 > ~op2, (S32(res) < S32(0)) xor (S32(op1) <= S32(~op2)) );
	}
#line 28718 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 28724 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 28727 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 28732 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpAdds_wsxth(CodeType code, uint64_t addr)
{
	return new OpAdds_wsxth<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 28738 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 28745 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 28748 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 28752 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdds_wsxtw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 28756 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 28760 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 28763 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 28767 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 28770 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 566 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rd == 31)
		sink << "cmn\t" << DisasmGSWR(rn) << ", " << DisasmGZWR(rm) << ", sxtw" << DisasmINZ(" ", imm);
		else
		sink << "adds\t" << DisasmGZWR(rd) << ", " << DisasmGSWR(rn) << ", " << DisasmGZWR(rm) << ", sxtw" << DisasmINZ(" ", imm);
	}
#line 28780 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 28785 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 28788 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 28792 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdds_wsxtw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 28796 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 28800 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 28803 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 573 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S32 S32;
		typedef typename ARCH::U32 U32;

		U32 op1( cpu.GetGSR(rn) ), op2( S32(S32(cpu.GetGZR(rm))) << imm ), res = op1 + op2;
		cpu.SetGZR(rd, res);
		cpu.SetNZCV( S32(res) < S32(0), res == U32(0), op1 > ~op2, (S32(res) < S32(0)) xor (S32(op1) <= S32(~op2)) );
	}
#line 28815 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 28821 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 28824 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 28829 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpAdds_wsxtw(CodeType code, uint64_t addr)
{
	return new OpAdds_wsxtw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 28835 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 28842 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 28845 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 28849 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdds_wsxtx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 28853 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 28857 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 28860 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 28864 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 28867 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 585 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rd == 31)
		sink << "cmn\t" << DisasmGSWR(rn) << ", " << DisasmGZWR(rm) << ", sxtx" << DisasmINZ(" ", imm);
		else
		sink << "adds\t" << DisasmGZWR(rd) << ", " << DisasmGSWR(rn) << ", " << DisasmGZWR(rm) << ", sxtx" << DisasmINZ(" ", imm);
	}
#line 28877 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 28882 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 28885 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 28889 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdds_wsxtx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 28893 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 28897 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 28900 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 592 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S64 S64;
		typedef typename ARCH::S32 S32;
		typedef typename ARCH::U32 U32;

		U32 op1( cpu.GetGSR(rn) ), op2( S32(S64(cpu.GetGZR(rm))) << imm ), res = op1 + op2;
		cpu.SetGZR(rd, res);
		cpu.SetNZCV( S32(res) < S32(0), res == U32(0), op1 > ~op2, (S32(res) < S32(0)) xor (S32(op1) <= S32(~op2)) );
	}
#line 28913 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 28919 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 28922 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 28927 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpAdds_wsxtx(CodeType code, uint64_t addr)
{
	return new OpAdds_wsxtx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 28933 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 28940 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 28943 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 28947 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdds_wuxtb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 28951 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 28955 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 28958 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 28962 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 28965 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 605 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rd == 31)
		sink << "cmn\t" << DisasmGSWR(rn) << ", " << DisasmGZWR(rm) << ", uxtb" << DisasmINZ(" ", imm);
		else
		sink << "adds\t" << DisasmGZWR(rd) << ", " << DisasmGSWR(rn) << ", " << DisasmGZWR(rm) << ", uxtb" << DisasmINZ(" ", imm);
	}
#line 28975 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 28980 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 28983 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 28987 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdds_wuxtb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 28991 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 28995 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 28998 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 612 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U8 U8;
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::S32 S32;

		U32 op1( cpu.GetGSR(rn) ), op2( U32(U8(cpu.GetGZR(rm))) << imm ), res = op1 + op2;
		cpu.SetGZR(rd, res);
		cpu.SetNZCV( S32(res) < S32(0), res == U32(0), op1 > ~op2, (S32(res) < S32(0)) xor (S32(op1) <= S32(~op2)) );
	}
#line 29011 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 29017 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 29020 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 29025 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpAdds_wuxtb(CodeType code, uint64_t addr)
{
	return new OpAdds_wuxtb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 29031 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 29038 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 29041 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 29045 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdds_wuxth<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 29049 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 29053 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 29056 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 29060 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 29063 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 625 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rd == 31)
		sink << "cmn\t" << DisasmGSWR(rn) << ", " << DisasmGZWR(rm) << ", uxth" << DisasmINZ(" ", imm);
		else
		sink << "adds\t" << DisasmGZWR(rd) << ", " << DisasmGSWR(rn) << ", " << DisasmGZWR(rm) << ", uxth" << DisasmINZ(" ", imm);
	}
#line 29073 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 29078 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 29081 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 29085 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdds_wuxth<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 29089 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 29093 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 29096 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 632 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U16 U16;
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::S32 S32;

		U32 op1( cpu.GetGSR(rn) ), op2( U32(U16(cpu.GetGZR(rm))) << imm ), res = op1 + op2;
		cpu.SetGZR(rd, res);
		cpu.SetNZCV( S32(res) < S32(0), res == U32(0), op1 > ~op2, (S32(res) < S32(0)) xor (S32(op1) <= S32(~op2)) );
	}
#line 29109 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 29115 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 29118 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 29123 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpAdds_wuxth(CodeType code, uint64_t addr)
{
	return new OpAdds_wuxth<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 29129 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 29136 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 29139 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 29143 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdds_wuxtw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 29147 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 29151 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 29154 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 29158 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 29161 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 645 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rd == 31)
		sink << "cmn\t" << DisasmGSWR(rn) << ", " << DisasmGZWR(rm) << ", uxtw" << DisasmINZ(" ", imm);
		else
		sink << "adds\t" << DisasmGZWR(rd) << ", " << DisasmGSWR(rn) << ", " << DisasmGZWR(rm) << ", uxtw" << DisasmINZ(" ", imm);
	}
#line 29171 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 29176 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 29179 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 29183 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdds_wuxtw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 29187 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 29191 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 29194 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 652 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::S32 S32;

		U32 op1( cpu.GetGSR(rn) ), op2( U32(U32(cpu.GetGZR(rm))) << imm ), res = op1 + op2;
		cpu.SetGZR(rd, res);
		cpu.SetNZCV( S32(res) < S32(0), res == U32(0), op1 > ~op2, (S32(res) < S32(0)) xor (S32(op1) <= S32(~op2)) );
	}
#line 29206 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 29212 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 29215 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 29220 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpAdds_wuxtw(CodeType code, uint64_t addr)
{
	return new OpAdds_wuxtw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 29226 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 29233 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 29236 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 29240 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdds_wuxtx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 29244 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 29248 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 29251 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 29255 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 29258 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 664 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rd == 31)
		sink << "cmn\t" << DisasmGSWR(rn) << ", " << DisasmGZWR(rm) << ", uxtx" << DisasmINZ(" ", imm);
		else
		sink << "adds\t" << DisasmGZWR(rd) << ", " << DisasmGSWR(rn) << ", " << DisasmGZWR(rm) << ", uxtx" << DisasmINZ(" ", imm);
	}
#line 29268 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 29273 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 29276 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 29280 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdds_wuxtx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 29284 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 29288 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 29291 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 671 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::S32 S32;

		U32 op1( cpu.GetGSR(rn) ), op2( U32(U64(cpu.GetGZR(rm))) << imm ), res = op1 + op2;
		cpu.SetGZR(rd, res);
		cpu.SetNZCV( S32(res) < S32(0), res == U32(0), op1 > ~op2, (S32(res) < S32(0)) xor (S32(op1) <= S32(~op2)) );
	}
#line 29304 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 29310 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 29313 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 29318 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpAdds_wuxtx(CodeType code, uint64_t addr)
{
	return new OpAdds_wuxtx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 29324 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 29331 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 29334 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 29338 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdds_xsxtb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 29342 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 29346 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 29349 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 29353 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 29356 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 684 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rd == 31)
		sink << "cmn\t" << DisasmGSXR(rn) << ", " << DisasmGZWR(rm) << ", sxtb" << DisasmINZ(" ", imm);
		else
		sink << "adds\t" << DisasmGZXR(rd) << ", " << DisasmGSXR(rn) << ", " << DisasmGZWR(rm) << ", sxtb" << DisasmINZ(" ", imm);
	}
#line 29366 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 29371 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 29374 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 29378 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdds_xsxtb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 29382 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 29386 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 29389 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 691 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S8 S8;
		typedef typename ARCH::S64 S64;
		typedef typename ARCH::U64 U64;

		U64 op1( cpu.GetGSR(rn) ), op2( S64(S8(cpu.GetGZR(rm))) << imm ), res = op1 + op2;
		cpu.SetGZR(rd, res);
		cpu.SetNZCV( S64(res) < S64(0), res == U64(0), op1 > ~op2, (S64(res) < S64(0)) xor (S64(op1) <= S64(~op2)) );
	}
#line 29402 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 29408 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 29411 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 29416 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpAdds_xsxtb(CodeType code, uint64_t addr)
{
	return new OpAdds_xsxtb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 29422 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 29429 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 29432 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 29436 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdds_xsxth<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 29440 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 29444 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 29447 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 29451 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 29454 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 704 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rd == 31)
		sink << "cmn\t" << DisasmGSXR(rn) << ", " << DisasmGZWR(rm) << ", sxth" << DisasmINZ(" ", imm);
		else
		sink << "adds\t" << DisasmGZXR(rd) << ", " << DisasmGSXR(rn) << ", " << DisasmGZWR(rm) << ", sxth" << DisasmINZ(" ", imm);
	}
#line 29464 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 29469 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 29472 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 29476 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdds_xsxth<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 29480 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 29484 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 29487 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 711 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S16 S16;
		typedef typename ARCH::S64 S64;
		typedef typename ARCH::U64 U64;

		U64 op1( cpu.GetGSR(rn) ), op2( S64(S16(cpu.GetGZR(rm))) << imm ), res = op1 + op2;
		cpu.SetGZR(rd, res);
		cpu.SetNZCV( S64(res) < S64(0), res == U64(0), op1 > ~op2, (S64(res) < S64(0)) xor (S64(op1) <= S64(~op2)) );
	}
#line 29500 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 29506 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 29509 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 29514 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpAdds_xsxth(CodeType code, uint64_t addr)
{
	return new OpAdds_xsxth<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 29520 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 29527 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 29530 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 29534 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdds_xsxtw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 29538 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 29542 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 29545 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 29549 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 29552 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 724 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rd == 31)
		sink << "cmn\t" << DisasmGSXR(rn) << ", " << DisasmGZWR(rm) << ", sxtw" << DisasmINZ(" ", imm);
		else
		sink << "adds\t" << DisasmGZXR(rd) << ", " << DisasmGSXR(rn) << ", " << DisasmGZWR(rm) << ", sxtw" << DisasmINZ(" ", imm);
	}
#line 29562 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 29567 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 29570 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 29574 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdds_xsxtw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 29578 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 29582 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 29585 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 731 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S32 S32;
		typedef typename ARCH::S64 S64;
		typedef typename ARCH::U64 U64;

		U64 op1( cpu.GetGSR(rn) ), op2( S64(S32(cpu.GetGZR(rm))) << imm ), res = op1 + op2;
		cpu.SetGZR(rd, res);
		cpu.SetNZCV( S64(res) < S64(0), res == U64(0), op1 > ~op2, (S64(res) < S64(0)) xor (S64(op1) <= S64(~op2)) );
	}
#line 29598 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 29604 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 29607 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 29612 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpAdds_xsxtw(CodeType code, uint64_t addr)
{
	return new OpAdds_xsxtw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 29618 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 29625 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 29628 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 29632 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdds_xsxtx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 29636 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 29640 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 29643 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 29647 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 29650 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 744 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rd == 31)
		sink << "cmn\t" << DisasmGSXR(rn) << ", " << DisasmGZXR(rm) << ", sxtx" << DisasmINZ(" ", imm);
		else
		sink << "adds\t" << DisasmGZXR(rd) << ", " << DisasmGSXR(rn) << ", " << DisasmGZXR(rm) << ", sxtx" << DisasmINZ(" ", imm);
	}
#line 29660 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 29665 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 29668 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 29672 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdds_xsxtx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 29676 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 29680 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 29683 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 751 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S64 S64;
		typedef typename ARCH::U64 U64;

		U64 op1( cpu.GetGSR(rn) ), op2( S64(S64(cpu.GetGZR(rm))) << imm ), res = op1 + op2;
		cpu.SetGZR(rd, res);
		cpu.SetNZCV( S64(res) < S64(0), res == U64(0), op1 > ~op2, (S64(res) < S64(0)) xor (S64(op1) <= S64(~op2)) );
	}
#line 29695 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 29701 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 29704 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 29709 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpAdds_xsxtx(CodeType code, uint64_t addr)
{
	return new OpAdds_xsxtx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 29715 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 29722 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 29725 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 29729 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdds_xuxtb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 29733 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 29737 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 29740 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 29744 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 29747 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 763 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rd == 31)
		sink << "cmn\t" << DisasmGSXR(rn) << ", " << DisasmGZWR(rm) << ", uxtb" << DisasmINZ(" ", imm);
		else
		sink << "adds\t" << DisasmGZXR(rd) << ", " << DisasmGSXR(rn) << ", " << DisasmGZWR(rm) << ", uxtb" << DisasmINZ(" ", imm);
	}
#line 29757 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 29762 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 29765 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 29769 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdds_xuxtb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 29773 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 29777 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 29780 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 770 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U8 U8;
		typedef typename ARCH::U64 U64;
		typedef typename ARCH::S64 S64;

		U64 op1( cpu.GetGSR(rn) ), op2( U64(U8(cpu.GetGZR(rm))) << imm ), res = op1 + op2;
		cpu.SetGZR(rd, res);
		cpu.SetNZCV( S64(res) < S64(0), res == U64(0), op1 > ~op2, (S64(res) < S64(0)) xor (S64(op1) <= S64(~op2)) );
	}
#line 29793 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 29799 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 29802 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 29807 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpAdds_xuxtb(CodeType code, uint64_t addr)
{
	return new OpAdds_xuxtb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 29813 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 29820 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 29823 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 29827 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdds_xuxth<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 29831 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 29835 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 29838 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 29842 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 29845 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 783 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rd == 31)
		sink << "cmn\t" << DisasmGSXR(rn) << ", " << DisasmGZWR(rm) << ", uxth" << DisasmINZ(" ", imm);
		else
		sink << "adds\t" << DisasmGZXR(rd) << ", " << DisasmGSXR(rn) << ", " << DisasmGZWR(rm) << ", uxth" << DisasmINZ(" ", imm);
	}
#line 29855 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 29860 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 29863 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 29867 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdds_xuxth<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 29871 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 29875 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 29878 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 790 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U16 U16;
		typedef typename ARCH::U64 U64;
		typedef typename ARCH::S64 S64;

		U64 op1( cpu.GetGSR(rn) ), op2( U64(U16(cpu.GetGZR(rm))) << imm ), res = op1 + op2;
		cpu.SetGZR(rd, res);
		cpu.SetNZCV( S64(res) < S64(0), res == U64(0), op1 > ~op2, (S64(res) < S64(0)) xor (S64(op1) <= S64(~op2)) );
	}
#line 29891 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 29897 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 29900 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 29905 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpAdds_xuxth(CodeType code, uint64_t addr)
{
	return new OpAdds_xuxth<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 29911 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 29918 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 29921 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 29925 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdds_xuxtw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 29929 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 29933 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 29936 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 29940 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 29943 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 803 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rd == 31)
		sink << "cmn\t" << DisasmGSXR(rn) << ", " << DisasmGZWR(rm) << ", uxtw" << DisasmINZ(" ", imm);
		else
		sink << "adds\t" << DisasmGZXR(rd) << ", " << DisasmGSXR(rn) << ", " << DisasmGZWR(rm) << ", uxtw" << DisasmINZ(" ", imm);
	}
#line 29953 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 29958 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 29961 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 29965 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdds_xuxtw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 29969 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 29973 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 29976 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 810 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::U64 U64;
		typedef typename ARCH::S64 S64;

		U64 op1( cpu.GetGSR(rn) ), op2( U64(U32(cpu.GetGZR(rm))) << imm ), res = op1 + op2;
		cpu.SetGZR(rd, res);
		cpu.SetNZCV( S64(res) < S64(0), res == U64(0), op1 > ~op2, (S64(res) < S64(0)) xor (S64(op1) <= S64(~op2)) );
	}
#line 29989 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 29995 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 29998 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 30003 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpAdds_xuxtw(CodeType code, uint64_t addr)
{
	return new OpAdds_xuxtw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 30009 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 30016 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 30019 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 30023 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdds_xuxtx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 30027 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 30031 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 30034 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 30038 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 30041 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 823 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rd == 31)
		sink << "cmn\t" << DisasmGSXR(rn) << ", " << DisasmGZXR(rm) << ", uxtx" << DisasmINZ(" ", imm);
		else
		sink << "adds\t" << DisasmGZXR(rd) << ", " << DisasmGSXR(rn) << ", " << DisasmGZXR(rm) << ", uxtx" << DisasmINZ(" ", imm);
	}
#line 30051 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 30056 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 30059 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 30063 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdds_xuxtx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 30067 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 30071 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 30074 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 830 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;
		typedef typename ARCH::S64 S64;

		U64 op1( cpu.GetGSR(rn) ), op2( U64(U64(cpu.GetGZR(rm))) << imm ), res = op1 + op2;
		cpu.SetGZR(rd, res);
		cpu.SetNZCV( S64(res) < S64(0), res == U64(0), op1 > ~op2, (S64(res) < S64(0)) xor (S64(op1) <= S64(~op2)) );
	}
#line 30086 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 30092 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 30095 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 30100 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpAdds_xuxtx(CodeType code, uint64_t addr)
{
	return new OpAdds_xuxtx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 30106 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 30113 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 30116 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 30120 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdds_wi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 30124 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 30128 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 30131 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 30135 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 30138 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 852 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rd == 31)
		sink << "cmn\t" << DisasmGSWR(rn) << ", " << DisasmI(imm,16/*?*/);
		else
		sink << "adds\t" << DisasmGZWR(rd) << ", " << DisasmGSWR(rn) << ", " << DisasmI(imm,16/*?*/);
	}
#line 30148 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 30153 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 30156 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 30160 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdds_wi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 30164 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 30168 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 30171 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 859 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S32 S32;
		typedef typename ARCH::U32 U32;

		U32 op1(cpu.GetGSR(rn)), op2(imm), res = op1 + op2;
		cpu.SetGZR(rd, res);
		cpu.SetNZCV( S32(res) < S32(0), res == U32(0), op1 > ~op2, (S32(res) < S32(0)) xor (S32(op1) <= S32(~op2)) );
	}
#line 30183 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 30189 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 30192 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 30197 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpAdds_wi(CodeType code, uint64_t addr)
{
	return new OpAdds_wi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 30203 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 30210 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 30213 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 30217 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdds_xi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 30221 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 30225 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 30228 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 30232 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 30235 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 871 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rd == 31)
		sink << "cmn\t" << DisasmGSXR(rn) << ", " << DisasmI(imm,16/*?*/);
		else
		sink << "adds\t" << DisasmGZXR(rd) << ", " << DisasmGSXR(rn) << ", " << DisasmI(imm,16/*?*/);
	}
#line 30245 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 30250 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 30253 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 30257 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdds_xi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 30261 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 30265 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 30268 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 878 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S64 S64;
		typedef typename ARCH::U64 U64;

		U64 op1(cpu.GetGSR(rn)), op2(imm), res = op1 + op2;
		cpu.SetGZR(rd, res);
		cpu.SetNZCV( S64(res) < S64(0), res == U64(0), op1 > ~op2, (S64(res) < S64(0)) xor (S64(op1) <= S64(~op2)) );
	}
#line 30280 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 30286 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 30289 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 30294 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpAdds_xi(CodeType code, uint64_t addr)
{
	return new OpAdds_xi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 30300 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 30307 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 30310 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 30314 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdds_wlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 30318 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 30322 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 30325 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 30329 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 30332 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 900 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rd == 31)
		sink << "cmn\t" << DisasmGZWR(rn) << ", " << DisasmGZWR(rm) << DisasmINZ(", lsl ",imm);
		else
		sink << "adds\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmGZWR(rm) << DisasmINZ(", lsl ",imm);
	}
#line 30342 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 30347 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 30350 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 30354 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdds_wlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 30358 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 30362 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 30365 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 907 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::S32 S32;

		U32 op1( cpu.GetGZR(rn) ), op2( cpu.GetGZR(rm) << imm ), res = op1 + op2;
		cpu.SetGZR(rd, res);
		cpu.SetNZCV( S32(res) < S32(0), res == U32(0), op1 > ~op2, (S32(res) < S32(0)) xor (S32(op1) <= S32(~op2)) );
	}
#line 30377 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 30383 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 30386 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 30391 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpAdds_wlsl(CodeType code, uint64_t addr)
{
	return new OpAdds_wlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 30397 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 30404 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 30407 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 30411 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdds_wlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 30415 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 30419 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 30422 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 30426 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 30429 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 919 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rd == 31)
		sink << "cmn\t" << DisasmGZWR(rn) << ", " << DisasmGZWR(rm) << ", lsr " << DisasmI(imm);
		else
		sink << "adds\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmGZWR(rm) << ", lsr " << DisasmI(imm);
	}
#line 30439 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 30444 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 30447 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 30451 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdds_wlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 30455 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 30459 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 30462 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 926 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::S32 S32;

		U32 op1( cpu.GetGZR(rn) ), op2( U32(cpu.GetGZR(rm)) >> imm ), res = op1 + op2;
		cpu.SetGZR(rd, res);
		cpu.SetNZCV( S32(res) < S32(0), res == U32(0), op1 > ~op2, (S32(res) < S32(0)) xor (S32(op1) <= S32(~op2)) );
	}
#line 30474 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 30480 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 30483 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 30488 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpAdds_wlsr(CodeType code, uint64_t addr)
{
	return new OpAdds_wlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 30494 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 30501 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 30504 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 30508 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdds_wasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 30512 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 30516 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 30519 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 30523 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 30526 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 938 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rd == 31)
		sink << "cmn\t" << DisasmGZWR(rn) << ", " << DisasmGZWR(rm) << ", asr " << DisasmI(imm);
		else
		sink << "adds\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmGZWR(rm) << ", asr " << DisasmI(imm);
	}
#line 30536 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 30541 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 30544 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 30548 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdds_wasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 30552 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 30556 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 30559 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 945 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::S32 S32;

		U32 op1( cpu.GetGZR(rn) ), op2( S32(cpu.GetGZR(rm)) >> imm ), res = op1 + op2;
		cpu.SetGZR(rd, res);
		cpu.SetNZCV( S32(res) < S32(0), res == U32(0), op1 > ~op2, (S32(res) < S32(0)) xor (S32(op1) <= S32(~op2)) );
	}
#line 30571 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 30577 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 30580 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 30585 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpAdds_wasr(CodeType code, uint64_t addr)
{
	return new OpAdds_wasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 30591 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 30598 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 30601 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 30605 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdds_xlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 30609 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 30613 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 30616 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 30620 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 30623 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 957 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rd == 31)
		sink << "cmn\t" << DisasmGZXR(rn) << ", " << DisasmGZXR(rm) << DisasmINZ(", lsl ",imm);
		else
		sink << "adds\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmGZXR(rm) << DisasmINZ(", lsl ",imm);
	}
#line 30633 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 30638 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 30641 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 30645 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdds_xlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 30649 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 30653 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 30656 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 964 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;
		typedef typename ARCH::S64 S64;

		U64 op1( cpu.GetGZR(rn) ), op2( cpu.GetGZR(rm) << imm ), res = op1 + op2;
		cpu.SetGZR(rd, res);
		cpu.SetNZCV( S64(res) < S64(0), res == U64(0), op1 > ~op2, (S64(res) < S64(0)) xor (S64(op1) <= S64(~op2)) );
	}
#line 30668 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 30674 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 30677 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 30682 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpAdds_xlsl(CodeType code, uint64_t addr)
{
	return new OpAdds_xlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 30688 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 30695 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 30698 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 30702 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdds_xlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 30706 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 30710 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 30713 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 30717 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 30720 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 976 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rd == 31)
		sink << "cmn\t" << DisasmGZXR(rn) << ", " << DisasmGZXR(rm) << ", lsr " << DisasmI(imm);
		else
		sink << "adds\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmGZXR(rm) << ", lsr " << DisasmI(imm);
	}
#line 30730 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 30735 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 30738 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 30742 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdds_xlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 30746 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 30750 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 30753 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 983 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;
		typedef typename ARCH::S64 S64;

		U64 op1( cpu.GetGZR(rn) ), op2( cpu.GetGZR(rm) >> imm ), res = op1 + op2;
		cpu.SetGZR(rd, res);
		cpu.SetNZCV( S64(res) < S64(0), res == U64(0), op1 > ~op2, (S64(res) < S64(0)) xor (S64(op1) <= S64(~op2)) );
	}
#line 30765 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 30771 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 30774 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 30779 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpAdds_xlsr(CodeType code, uint64_t addr)
{
	return new OpAdds_xlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 30785 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 30792 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 30795 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 30799 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdds_xasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 30803 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 30807 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 30810 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 30814 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 30817 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 995 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rd == 31)
		sink << "cmn\t" << DisasmGZXR(rn) << ", " << DisasmGZXR(rm) << ", asr " << DisasmI(imm);
		else
		sink << "adds\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmGZXR(rm) << ", asr " << DisasmI(imm);
	}
#line 30827 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 30832 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 30835 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 30839 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdds_xasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 30843 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 30847 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 30850 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1002 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;
		typedef typename ARCH::S64 S64;

		U64 op1( cpu.GetGZR(rn) ), op2( S64(cpu.GetGZR(rm)) >> imm ), res = op1 + op2;
		cpu.SetGZR(rd, res);
		cpu.SetNZCV( S64(res) < S64(0), res == U64(0), op1 > ~op2, (S64(res) < S64(0)) xor (S64(op1) <= S64(~op2)) );
	}
#line 30862 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 30868 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 30871 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 30876 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpAdds_xasr(CodeType code, uint64_t addr)
{
	return new OpAdds_xasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 30882 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 30889 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 30892 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 30896 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 30900 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 30904 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 30907 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 30911 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 30914 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1024 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "adr\t" << DisasmGZXR(rd) << ", 0x" << std::hex << (this->GetAddr()+imm);
	}
#line 30921 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 30926 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 30929 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 30933 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 30937 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 30941 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 30944 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1028 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		cpu.SetGZR(rd, cpu.GetPC() + U64(imm));
	}
#line 30953 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 30959 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 30962 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 30967 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpAdr(CodeType code, uint64_t addr)
{
	return new OpAdr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 30973 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 30980 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 30983 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 30987 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdrp<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 30991 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 30995 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 30998 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 31002 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 31005 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1047 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "adrp\t" << DisasmGZXR(rd) << ", 0x" << std::hex << ((this->GetAddr() + (uint64_t(imm)<<12)) & uint64_t(-1<<12));
	}
#line 31012 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 31017 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 31020 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 31024 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAdrp<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 31028 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 31032 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 31035 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1051 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		cpu.SetGZR(rd, (cpu.GetPC() + (U64(imm)<<12)) & U64(-1<<12));
	}
#line 31044 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 31050 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 31053 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 31058 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpAdrp(CodeType code, uint64_t addr)
{
	return new OpAdrp<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 31064 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 31071 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 31074 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 31078 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAnd_wi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 31082 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 31086 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 31089 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 31093 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 31096 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1070 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "and\t" << DisasmGSWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmI(imm,16);
	}
#line 31103 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 31108 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 31111 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 31115 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAnd_wi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 31119 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 31123 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 31126 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1074 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;

		U32 op1(cpu.GetGZR(rn)), op2(imm), res = op1 & op2;
		cpu.SetGSR(rd, res);
	}
#line 31136 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 31142 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 31145 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 31150 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpAnd_wi(CodeType code, uint64_t addr)
{
	return new OpAnd_wi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 31156 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 31163 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 31166 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 31170 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAnd_xi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 31174 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 31178 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 31181 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 31185 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 31188 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1084 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "and\t" << DisasmGSXR(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmI(imm,16);
	}
#line 31195 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 31200 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 31203 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 31207 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAnd_xi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 31211 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 31215 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 31218 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1088 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		U64 op1(cpu.GetGZR(rn)), op2(imm), res = op1 & op2;
		cpu.SetGSR(rd, res);
	}
#line 31228 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 31234 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 31237 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 31242 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpAnd_xi(CodeType code, uint64_t addr)
{
	return new OpAnd_xi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 31248 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 31255 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 31258 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 31262 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAnd_wlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 31266 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 31270 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 31273 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 31277 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 31280 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1108 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "and\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmGZWR(rm) << DisasmINZ(", lsl ",imm);
	}
#line 31287 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 31292 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 31295 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 31299 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAnd_wlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 31303 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 31307 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 31310 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1112 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;

		U32 op1( cpu.GetGZR(rn) ), op2( cpu.GetGZR(rm) << imm ), res = op1 & op2;
		cpu.SetGZR(rd, res);
	}
#line 31320 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 31326 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 31329 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 31334 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpAnd_wlsl(CodeType code, uint64_t addr)
{
	return new OpAnd_wlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 31340 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 31347 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 31350 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 31354 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAnd_wlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 31358 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 31362 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 31365 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 31369 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 31372 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1122 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "and\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmGZWR(rm) << ", lsr " << DisasmI(imm);
	}
#line 31379 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 31384 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 31387 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 31391 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAnd_wlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 31395 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 31399 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 31402 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1126 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;

		U32 op1( cpu.GetGZR(rn) ), op2( U32(cpu.GetGZR(rm)) >> imm ), res = op1 & op2;
		cpu.SetGZR(rd, res);
	}
#line 31412 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 31418 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 31421 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 31426 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpAnd_wlsr(CodeType code, uint64_t addr)
{
	return new OpAnd_wlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 31432 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 31439 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 31442 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 31446 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAnd_wasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 31450 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 31454 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 31457 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 31461 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 31464 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1136 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "and\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmGZWR(rm) << ", asr " << DisasmI(imm);
	}
#line 31471 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 31476 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 31479 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 31483 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAnd_wasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 31487 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 31491 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 31494 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1140 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::S32 S32;

		U32 op1( cpu.GetGZR(rn) ), op2( S32(cpu.GetGZR(rm)) >> imm ), res = op1 & op2;
		cpu.SetGZR(rd, res);
	}
#line 31505 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 31511 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 31514 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 31519 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpAnd_wasr(CodeType code, uint64_t addr)
{
	return new OpAnd_wasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 31525 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 31532 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 31535 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 31539 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAnd_wror<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 31543 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 31547 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 31550 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 31554 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 31557 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1151 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "and\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmGZWR(rm) << ", ror " << DisasmI(imm);
	}
#line 31564 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 31569 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 31572 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 31576 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAnd_wror<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 31580 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 31584 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 31587 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1155 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;

		U32 op1( cpu.GetGZR(rn) ), op2( RotateRight(U32(cpu.GetGZR(rm)), imm) ), res = op1 & op2;
		cpu.SetGZR(rd, res);
	}
#line 31597 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 31603 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 31606 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 31611 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpAnd_wror(CodeType code, uint64_t addr)
{
	return new OpAnd_wror<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 31617 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 31624 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 31627 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 31631 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAnd_xlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 31635 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 31639 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 31642 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 31646 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 31649 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1165 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "and\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmGZXR(rm) << DisasmINZ(", lsl ",imm);
	}
#line 31656 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 31661 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 31664 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 31668 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAnd_xlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 31672 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 31676 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 31679 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1169 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		U64 op1( cpu.GetGZR(rn) ), op2( cpu.GetGZR(rm) << imm ), res = op1 & op2;
		cpu.SetGZR(rd, res);
	}
#line 31689 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 31695 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 31698 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 31703 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpAnd_xlsl(CodeType code, uint64_t addr)
{
	return new OpAnd_xlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 31709 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 31716 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 31719 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 31723 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAnd_xlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 31727 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 31731 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 31734 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 31738 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 31741 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1179 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "and\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmGZXR(rm) << ", lsr " << DisasmI(imm);
	}
#line 31748 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 31753 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 31756 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 31760 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAnd_xlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 31764 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 31768 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 31771 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1183 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		U64 op1( cpu.GetGZR(rn) ), op2( cpu.GetGZR(rm) >> imm ), res = op1 & op2;
		cpu.SetGZR(rd, res);
	}
#line 31781 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 31787 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 31790 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 31795 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpAnd_xlsr(CodeType code, uint64_t addr)
{
	return new OpAnd_xlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 31801 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 31808 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 31811 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 31815 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAnd_xasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 31819 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 31823 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 31826 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 31830 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 31833 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1193 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "and\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmGZXR(rm) << ", asr " << DisasmI(imm);
	}
#line 31840 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 31845 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 31848 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 31852 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAnd_xasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 31856 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 31860 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 31863 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1197 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;
		typedef typename ARCH::S64 S64;

		U64 op1( cpu.GetGZR(rn) ), op2( S64(cpu.GetGZR(rm)) >> imm ), res = op1 & op2;
		cpu.SetGZR(rd, res);
	}
#line 31874 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 31880 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 31883 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 31888 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpAnd_xasr(CodeType code, uint64_t addr)
{
	return new OpAnd_xasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 31894 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 31901 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 31904 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 31908 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAnd_xror<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 31912 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 31916 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 31919 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 31923 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 31926 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1208 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "and\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmGZXR(rm) << ", ror " << DisasmI(imm);
	}
#line 31933 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 31938 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 31941 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 31945 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAnd_xror<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 31949 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 31953 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 31956 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1212 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		U64 op1( cpu.GetGZR(rn) ), op2( RotateRight(U64(cpu.GetGZR(rm)), imm) ), res = op1 & op2;
		cpu.SetGZR(rd, res);
	}
#line 31966 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 31972 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 31975 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 31980 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpAnd_xror(CodeType code, uint64_t addr)
{
	return new OpAnd_xror<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 31986 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 31993 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 31996 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 32000 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAnds_wi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 32004 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 32008 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 32011 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 32015 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 32018 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1232 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rd == 31)
		sink << "tst\t" << DisasmGZWR(rn) << ", " << DisasmI(imm,16);
		else
		sink << "ands\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmI(imm,16);
	}
#line 32028 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 32033 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 32036 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 32040 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAnds_wi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 32044 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 32048 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 32051 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1239 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::S32 S32;
		typedef typename ARCH::BOOL BOOL;

		U32 op1(cpu.GetGZR(rn)), op2(imm), res = op1 & op2;
		cpu.SetGZR(rd, res);
		cpu.SetNZCV( S32(res) < S32(0), res == U32(0), BOOL(false), BOOL(false) );
	}
#line 32064 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 32070 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 32073 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 32078 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpAnds_wi(CodeType code, uint64_t addr)
{
	return new OpAnds_wi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 32084 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 32091 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 32094 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 32098 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAnds_xi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 32102 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 32106 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 32109 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 32113 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 32116 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1252 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rd == 31)
		sink << "tst\t" << DisasmGZXR(rn) << ", " << DisasmI(imm,16);
		else
		sink << "ands\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmI(imm,16);
	}
#line 32126 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 32131 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 32134 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 32138 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAnds_xi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 32142 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 32146 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 32149 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1259 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;
		typedef typename ARCH::S64 S64;
		typedef typename ARCH::BOOL BOOL;

		U64 op1(cpu.GetGZR(rn)), op2(imm), res = op1 & op2;
		cpu.SetGZR(rd, res);
		cpu.SetNZCV( S64(res) < S64(0), res == U64(0), BOOL(false), BOOL(false) );
	}
#line 32162 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 32168 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 32171 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 32176 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpAnds_xi(CodeType code, uint64_t addr)
{
	return new OpAnds_xi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 32182 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 32189 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 32192 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 32196 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAnds_wlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 32200 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 32204 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 32207 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 32211 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 32214 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1282 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rd == 31)
		sink << "tst\t" << DisasmGZWR(rn) << ", " << DisasmGZWR(rm) << DisasmINZ(", lsl ",imm);
		else
		sink << "ands\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmGZWR(rm) << DisasmINZ(", lsl ",imm);
	}
#line 32224 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 32229 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 32232 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 32236 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAnds_wlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 32240 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 32244 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 32247 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1289 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::S32 S32;
		typedef typename ARCH::BOOL BOOL;

		U32 op1( cpu.GetGZR(rn) ), op2( cpu.GetGZR(rm) << imm ), res = op1 & op2;
		cpu.SetGZR(rd, res);
		cpu.SetNZCV( S32(res) < S32(0), res == U32(0), BOOL(false), BOOL(false) );
	}
#line 32260 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 32266 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 32269 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 32274 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpAnds_wlsl(CodeType code, uint64_t addr)
{
	return new OpAnds_wlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 32280 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 32287 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 32290 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 32294 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAnds_wlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 32298 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 32302 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 32305 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 32309 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 32312 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1302 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rd == 31)
		sink << "tst\t" << DisasmGZWR(rn) << ", " << DisasmGZWR(rm) << ", lsr " << DisasmI(imm);
		else
		sink << "ands\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmGZWR(rm) << ", lsr " << DisasmI(imm);
	}
#line 32322 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 32327 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 32330 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 32334 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAnds_wlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 32338 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 32342 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 32345 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1309 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::S32 S32;
		typedef typename ARCH::BOOL BOOL;

		U32 op1( cpu.GetGZR(rn) ), op2( U32(cpu.GetGZR(rm)) >> imm ), res = op1 & op2;
		cpu.SetGZR(rd, res);
		cpu.SetNZCV( S32(res) < S32(0), res == U32(0), BOOL(false), BOOL(false) );
	}
#line 32358 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 32364 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 32367 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 32372 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpAnds_wlsr(CodeType code, uint64_t addr)
{
	return new OpAnds_wlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 32378 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 32385 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 32388 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 32392 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAnds_wasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 32396 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 32400 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 32403 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 32407 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 32410 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1322 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rd == 31)
		sink << "tst\t" << DisasmGZWR(rn) << ", " << DisasmGZWR(rm) << ", asr " << DisasmI(imm);
		else
		sink << "ands\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmGZWR(rm) << ", asr " << DisasmI(imm);
	}
#line 32420 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 32425 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 32428 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 32432 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAnds_wasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 32436 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 32440 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 32443 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1329 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::S32 S32;
		typedef typename ARCH::BOOL BOOL;

		U32 op1( cpu.GetGZR(rn) ), op2( S32(cpu.GetGZR(rm)) >> imm ), res = op1 & op2;
		cpu.SetGZR(rd, res);
		cpu.SetNZCV( S32(res) < S32(0), res == U32(0), BOOL(false), BOOL(false) );
	}
#line 32456 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 32462 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 32465 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 32470 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpAnds_wasr(CodeType code, uint64_t addr)
{
	return new OpAnds_wasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 32476 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 32483 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 32486 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 32490 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAnds_wror<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 32494 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 32498 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 32501 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 32505 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 32508 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1342 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rd == 31)
		sink << "tst\t" << DisasmGZWR(rn) << ", " << DisasmGZWR(rm) << ", ror " << DisasmI(imm);
		else
		sink << "ands\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmGZWR(rm) << ", ror " << DisasmI(imm);
	}
#line 32518 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 32523 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 32526 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 32530 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAnds_wror<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 32534 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 32538 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 32541 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1349 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::S32 S32;
		typedef typename ARCH::BOOL BOOL;

		U32 op1( cpu.GetGZR(rn) ), op2( RotateRight(U32(cpu.GetGZR(rm)), imm) ), res = op1 & op2;
		cpu.SetGZR(rd, res);
		cpu.SetNZCV( S32(res) < S32(0), res == U32(0), BOOL(false), BOOL(false) );
	}
#line 32554 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 32560 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 32563 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 32568 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpAnds_wror(CodeType code, uint64_t addr)
{
	return new OpAnds_wror<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 32574 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 32581 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 32584 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 32588 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAnds_xlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 32592 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 32596 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 32599 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 32603 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 32606 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1362 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rd == 31)
		sink << "tst\t" << DisasmGZXR(rn) << ", " << DisasmGZXR(rm) << DisasmINZ(", lsl ",imm);
		else
		sink << "ands\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmGZXR(rm) << DisasmINZ(", lsl ",imm);
	}
#line 32616 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 32621 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 32624 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 32628 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAnds_xlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 32632 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 32636 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 32639 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1369 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;
		typedef typename ARCH::S64 S64;
		typedef typename ARCH::BOOL BOOL;

		U64 op1( cpu.GetGZR(rn) ), op2( cpu.GetGZR(rm) << imm ), res = op1 & op2;
		cpu.SetGZR(rd, res);
		cpu.SetNZCV( S64(res) < S64(0), res == U64(0), BOOL(false), BOOL(false) );
	}
#line 32652 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 32658 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 32661 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 32666 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpAnds_xlsl(CodeType code, uint64_t addr)
{
	return new OpAnds_xlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 32672 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 32679 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 32682 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 32686 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAnds_xlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 32690 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 32694 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 32697 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 32701 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 32704 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1382 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rd == 31)
		sink << "tst\t" << DisasmGZXR(rn) << ", " << DisasmGZXR(rm) << ", lsr " << DisasmI(imm);
		else
		sink << "ands\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmGZXR(rm) << ", lsr " << DisasmI(imm);
	}
#line 32714 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 32719 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 32722 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 32726 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAnds_xlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 32730 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 32734 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 32737 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1389 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;
		typedef typename ARCH::S64 S64;
		typedef typename ARCH::BOOL BOOL;

		U64 op1( cpu.GetGZR(rn) ), op2( cpu.GetGZR(rm) >> imm ), res = op1 & op2;
		cpu.SetGZR(rd, res);
		cpu.SetNZCV( S64(res) < S64(0), res == U64(0), BOOL(false), BOOL(false) );
	}
#line 32750 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 32756 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 32759 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 32764 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpAnds_xlsr(CodeType code, uint64_t addr)
{
	return new OpAnds_xlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 32770 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 32777 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 32780 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 32784 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAnds_xasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 32788 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 32792 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 32795 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 32799 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 32802 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1402 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rd == 31)
		sink << "tst\t" << DisasmGZXR(rn) << ", " << DisasmGZXR(rm) << ", asr " << DisasmI(imm);
		else
		sink << "ands\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmGZXR(rm) << ", asr " << DisasmI(imm);
	}
#line 32812 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 32817 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 32820 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 32824 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAnds_xasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 32828 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 32832 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 32835 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1409 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;
		typedef typename ARCH::S64 S64;
		typedef typename ARCH::BOOL BOOL;

		U64 op1( cpu.GetGZR(rn) ), op2( S64(cpu.GetGZR(rm)) >> imm ), res = op1 & op2;
		cpu.SetGZR(rd, res);
		cpu.SetNZCV( S64(res) < S64(0), res == U64(0), BOOL(false), BOOL(false) );
	}
#line 32848 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 32854 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 32857 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 32862 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpAnds_xasr(CodeType code, uint64_t addr)
{
	return new OpAnds_xasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 32868 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 32875 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 32878 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 32882 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAnds_xror<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 32886 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 32890 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 32893 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 32897 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 32900 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1422 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rd == 31)
		sink << "tst\t" << DisasmGZXR(rn) << ", " << DisasmGZXR(rm) << ", ror " << DisasmI(imm);
		else
		sink << "ands\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmGZXR(rm) << ", ror " << DisasmI(imm);
	}
#line 32910 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 32915 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 32918 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 32922 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAnds_xror<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 32926 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 32930 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 32933 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1429 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;
		typedef typename ARCH::S64 S64;
		typedef typename ARCH::BOOL BOOL;

		U64 op1( cpu.GetGZR(rn) ), op2( RotateRight(U64(cpu.GetGZR(rm)), imm) ), res = op1 & op2;
		cpu.SetGZR(rd, res);
		cpu.SetNZCV( S64(res) < S64(0), res == U64(0), BOOL(false), BOOL(false) );
	}
#line 32946 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 32952 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 32955 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 32960 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpAnds_xror(CodeType code, uint64_t addr)
{
	return new OpAnds_xror<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 32966 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 32973 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 32976 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 32980 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAsr_www<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 32984 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 32988 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 32991 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 32995 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 32998 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1452 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "asr\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmGZWR(rm);
	}
#line 33005 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 33010 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 33013 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 33017 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAsr_www<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 33021 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 33025 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 33028 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1456 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::S32 S32;

		U32 op1( cpu.GetGZR(rn) ), op2( cpu.GetGZR(rm) ), res( S32(op1) >> (op2 & U32(0b11111)) );
		cpu.SetGZR(rd, res);
	}
#line 33039 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 33045 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 33048 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 33053 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpAsr_www(CodeType code, uint64_t addr)
{
	return new OpAsr_www<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 33059 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 33066 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 33069 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 33073 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAsr_xxx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 33077 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 33081 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 33084 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 33088 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 33091 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1467 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "asr\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmGZXR(rm);
	}
#line 33098 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 33103 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 33106 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 33110 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpAsr_xxx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 33114 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 33118 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 33121 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1471 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;
		typedef typename ARCH::S64 S64;

		U64 op1( cpu.GetGZR(rn) ), op2( cpu.GetGZR(rm) ), res( S64(op1) >> (op2 & U64(0b111111)) );
		cpu.SetGZR(rd, res);
	}
#line 33132 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 33138 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 33141 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 33146 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpAsr_xxx(CodeType code, uint64_t addr)
{
	return new OpAsr_xxx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 33152 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 33159 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 33162 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 33166 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpB<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 33170 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 33174 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 33177 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 33181 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 33184 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1493 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "b\t0x" << std::hex << (this->GetAddr()+imm);
	}
#line 33191 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 33196 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 33199 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 33203 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpB<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 33207 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 33211 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 33214 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1497 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;
		typedef typename ARCH::S64 S64;

		cpu.BranchTo( cpu.GetPC() + U64(S64(imm)), ARCH::B_JMP );
	}
#line 33224 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 33230 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 33233 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 33238 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpB(CodeType code, uint64_t addr)
{
	return new OpB<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 33244 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 33251 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 33254 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 33258 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpB_cond<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 33262 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 33266 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 33269 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 33273 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 33276 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1517 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "b." << DisasmCond(cond) << "\t0x" << std::hex << (this->GetAddr()+imm);
	}
#line 33283 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 33288 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 33291 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 33295 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpB_cond<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 33299 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 33303 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 33306 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1521 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;
		typedef typename ARCH::S64 S64;

		if (CheckCondition(cpu, cond))
		cpu.BranchTo( cpu.GetPC() + U64(S64(imm)), ARCH::B_JMP );
	}
#line 33317 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 33323 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 33326 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 33331 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpB_cond(CodeType code, uint64_t addr)
{
	return new OpB_cond<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 33337 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 33344 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 33347 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 33351 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpBfm_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 33355 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 33359 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 33362 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 33366 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 33369 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1542 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (imms < immr)
		sink << "bfi\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmI(-immr&31) << ", " << DisasmI(imms+1);
		else
		sink << "bfxil\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmI(immr) << ", " << DisasmI(imms+1-immr);
	}
#line 33379 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 33384 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 33387 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 33391 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpBfm_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 33395 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 33399 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 33402 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1549 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;
		unsigned l = (imms ^ 31), r = (l + immr) & 31;
		uint32_t mask = (uint32_t(int32_t(-1)) << l) >> r;

		U32 src( cpu.GetGZR(rn) ), bf( (src << l) >> r ), dst( cpu.GetGZR(rd) ), res( (dst & U32(~mask)) | bf );
		cpu.SetGZR(rd, res);
	}
#line 33414 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 33420 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 33423 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 33428 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpBfm_w(CodeType code, uint64_t addr)
{
	return new OpBfm_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 33434 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 33441 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 33444 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 33448 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpBfm_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 33452 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 33456 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 33459 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 33463 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 33466 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1561 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (imms < immr)
		sink << "bfi\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmI(-immr&63) << ", " << DisasmI(imms+1);
		else
		sink << "bfxil\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmI(immr) << ", " << DisasmI(imms+1-immr);
	}
#line 33476 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 33481 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 33484 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 33488 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpBfm_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 33492 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 33496 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 33499 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1568 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;
		unsigned l = (imms ^ 63), r = (l + immr) & 63;
		uint64_t mask = (uint64_t(int64_t(-1)) << l) >> r;

		U64 src( cpu.GetGZR(rn) ), bf( (src << l) >> r ), res( (cpu.GetGZR(rd) & U64(~mask)) | bf );
		cpu.SetGZR(rd, res);
	}
#line 33511 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 33517 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 33520 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 33525 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpBfm_x(CodeType code, uint64_t addr)
{
	return new OpBfm_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 33531 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 33538 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 33541 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 33545 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpBic_wlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 33549 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 33553 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 33556 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 33560 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 33563 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1590 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "bic\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmGZWR(rm) << DisasmINZ(", lsl ",imm);
	}
#line 33570 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 33575 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 33578 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 33582 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpBic_wlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 33586 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 33590 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 33593 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1594 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;

		U32 op1( cpu.GetGZR(rn) ), op2( cpu.GetGZR(rm) << imm ), res = op1 & ~op2;
		cpu.SetGZR(rd, res);
	}
#line 33603 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 33609 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 33612 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 33617 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpBic_wlsl(CodeType code, uint64_t addr)
{
	return new OpBic_wlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 33623 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 33630 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 33633 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 33637 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpBic_wlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 33641 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 33645 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 33648 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 33652 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 33655 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1604 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "bic\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmGZWR(rm) << ", lsr " << DisasmI(imm);
	}
#line 33662 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 33667 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 33670 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 33674 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpBic_wlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 33678 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 33682 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 33685 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1608 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;

		U32 op1( cpu.GetGZR(rn) ), op2( U32(cpu.GetGZR(rm)) >> imm ), res = op1 & ~op2;
		cpu.SetGZR(rd, res);
	}
#line 33695 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 33701 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 33704 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 33709 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpBic_wlsr(CodeType code, uint64_t addr)
{
	return new OpBic_wlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 33715 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 33722 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 33725 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 33729 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpBic_wasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 33733 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 33737 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 33740 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 33744 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 33747 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1618 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "bic\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmGZWR(rm) << ", asr " << DisasmI(imm);
	}
#line 33754 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 33759 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 33762 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 33766 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpBic_wasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 33770 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 33774 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 33777 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1622 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::S32 S32;

		U32 op1( cpu.GetGZR(rn) ), op2( S32(cpu.GetGZR(rm)) >> imm ), res = op1 & ~op2;
		cpu.SetGZR(rd, res);
	}
#line 33788 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 33794 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 33797 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 33802 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpBic_wasr(CodeType code, uint64_t addr)
{
	return new OpBic_wasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 33808 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 33815 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 33818 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 33822 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpBic_wror<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 33826 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 33830 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 33833 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 33837 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 33840 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1633 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "bic\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmGZWR(rm) << ", ror " << DisasmI(imm);
	}
#line 33847 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 33852 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 33855 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 33859 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpBic_wror<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 33863 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 33867 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 33870 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1637 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;

		U32 op1( cpu.GetGZR(rn) ), op2( RotateRight(U32(cpu.GetGZR(rm)), imm) ), res = op1 & ~op2;
		cpu.SetGZR(rd, res);
	}
#line 33880 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 33886 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 33889 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 33894 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpBic_wror(CodeType code, uint64_t addr)
{
	return new OpBic_wror<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 33900 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 33907 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 33910 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 33914 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpBic_xlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 33918 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 33922 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 33925 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 33929 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 33932 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1647 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "bic\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmGZXR(rm) << DisasmINZ(", lsl ",imm);
	}
#line 33939 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 33944 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 33947 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 33951 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpBic_xlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 33955 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 33959 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 33962 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1651 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		U64 op1( cpu.GetGZR(rn) ), op2( cpu.GetGZR(rm) << imm ), res = op1 & ~op2;
		cpu.SetGZR(rd, res);
	}
#line 33972 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 33978 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 33981 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 33986 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpBic_xlsl(CodeType code, uint64_t addr)
{
	return new OpBic_xlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 33992 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 33999 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 34002 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 34006 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpBic_xlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 34010 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 34014 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 34017 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 34021 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 34024 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1661 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "bic\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmGZXR(rm) << ", lsr " << DisasmI(imm);
	}
#line 34031 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 34036 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 34039 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 34043 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpBic_xlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 34047 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 34051 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 34054 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1665 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		U64 op1( cpu.GetGZR(rn) ), op2( cpu.GetGZR(rm) >> imm ), res = op1 & ~op2;
		cpu.SetGZR(rd, res);
	}
#line 34064 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 34070 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 34073 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 34078 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpBic_xlsr(CodeType code, uint64_t addr)
{
	return new OpBic_xlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 34084 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 34091 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 34094 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 34098 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpBic_xasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 34102 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 34106 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 34109 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 34113 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 34116 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1675 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "bic\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmGZXR(rm) << ", asr " << DisasmI(imm);
	}
#line 34123 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 34128 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 34131 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 34135 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpBic_xasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 34139 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 34143 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 34146 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1679 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;
		typedef typename ARCH::S64 S64;

		U64 op1( cpu.GetGZR(rn) ), op2( S64(cpu.GetGZR(rm)) >> imm ), res = op1 & ~op2;
		cpu.SetGZR(rd, res);
	}
#line 34157 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 34163 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 34166 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 34171 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpBic_xasr(CodeType code, uint64_t addr)
{
	return new OpBic_xasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 34177 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 34184 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 34187 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 34191 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpBic_xror<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 34195 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 34199 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 34202 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 34206 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 34209 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1690 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "bic\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmGZXR(rm) << ", ror " << DisasmI(imm);
	}
#line 34216 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 34221 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 34224 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 34228 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpBic_xror<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 34232 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 34236 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 34239 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1694 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		U64 op1( cpu.GetGZR(rn) ), op2( RotateRight(U64(cpu.GetGZR(rm)), imm) ), res = op1 & ~op2;
		cpu.SetGZR(rd, res);
	}
#line 34249 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 34255 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 34258 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 34263 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpBic_xror(CodeType code, uint64_t addr)
{
	return new OpBic_xror<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 34269 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 34276 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 34279 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 34283 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpBics_wlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 34287 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 34291 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 34294 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 34298 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 34301 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1714 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "bics\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmGZWR(rm) << DisasmINZ(", lsl ",imm);
	}
#line 34308 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 34313 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 34316 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 34320 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpBics_wlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 34324 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 34328 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 34331 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1718 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::S32 S32;
		typedef typename ARCH::BOOL BOOL;

		U32 op1( cpu.GetGZR(rn) ), op2( cpu.GetGZR(rm) << imm ), res = op1 & ~op2;
		cpu.SetGZR(rd, res);
		cpu.SetNZCV( S32(res) < S32(0), res == U32(0), BOOL(false), BOOL(false) );
	}
#line 34344 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 34350 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 34353 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 34358 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpBics_wlsl(CodeType code, uint64_t addr)
{
	return new OpBics_wlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 34364 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 34371 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 34374 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 34378 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpBics_wlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 34382 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 34386 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 34389 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 34393 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 34396 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1731 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "bics\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmGZWR(rm) << ", lsr " << DisasmI(imm);
	}
#line 34403 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 34408 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 34411 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 34415 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpBics_wlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 34419 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 34423 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 34426 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1735 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::S32 S32;
		typedef typename ARCH::BOOL BOOL;

		U32 op1( cpu.GetGZR(rn) ), op2( U32(cpu.GetGZR(rm)) >> imm ), res = op1 & ~op2;
		cpu.SetGZR(rd, res);
		cpu.SetNZCV( S32(res) < S32(0), res == U32(0), BOOL(false), BOOL(false) );
	}
#line 34439 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 34445 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 34448 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 34453 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpBics_wlsr(CodeType code, uint64_t addr)
{
	return new OpBics_wlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 34459 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 34466 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 34469 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 34473 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpBics_wasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 34477 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 34481 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 34484 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 34488 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 34491 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1748 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "bics\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmGZWR(rm) << ", asr " << DisasmI(imm);
	}
#line 34498 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 34503 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 34506 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 34510 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpBics_wasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 34514 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 34518 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 34521 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1752 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::S32 S32;
		typedef typename ARCH::BOOL BOOL;

		U32 op1( cpu.GetGZR(rn) ), op2( S32(cpu.GetGZR(rm)) >> imm ), res = op1 & ~op2;
		cpu.SetGZR(rd, res);
		cpu.SetNZCV( S32(res) < S32(0), res == U32(0), BOOL(false), BOOL(false) );
	}
#line 34534 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 34540 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 34543 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 34548 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpBics_wasr(CodeType code, uint64_t addr)
{
	return new OpBics_wasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 34554 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 34561 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 34564 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 34568 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpBics_wror<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 34572 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 34576 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 34579 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 34583 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 34586 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1765 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "bics\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmGZWR(rm) << ", ror " << DisasmI(imm);
	}
#line 34593 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 34598 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 34601 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 34605 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpBics_wror<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 34609 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 34613 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 34616 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1769 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::S32 S32;
		typedef typename ARCH::BOOL BOOL;

		U32 op1( cpu.GetGZR(rn) ), op2( RotateRight(U32(cpu.GetGZR(rm)), imm) ), res = op1 & ~op2;
		cpu.SetGZR(rd, res);
		cpu.SetNZCV( S32(res) < S32(0), res == U32(0), BOOL(false), BOOL(false) );
	}
#line 34629 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 34635 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 34638 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 34643 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpBics_wror(CodeType code, uint64_t addr)
{
	return new OpBics_wror<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 34649 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 34656 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 34659 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 34663 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpBics_xlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 34667 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 34671 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 34674 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 34678 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 34681 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1782 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "bics\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmGZXR(rm) << DisasmINZ(", lsl ",imm);
	}
#line 34688 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 34693 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 34696 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 34700 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpBics_xlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 34704 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 34708 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 34711 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1786 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;
		typedef typename ARCH::S64 S64;
		typedef typename ARCH::BOOL BOOL;

		U64 op1( cpu.GetGZR(rn) ), op2( cpu.GetGZR(rm) << imm ), res = op1 & ~op2;
		cpu.SetGZR(rd, res);
		cpu.SetNZCV( S64(res) < S64(0), res == U64(0), BOOL(false), BOOL(false) );
	}
#line 34724 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 34730 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 34733 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 34738 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpBics_xlsl(CodeType code, uint64_t addr)
{
	return new OpBics_xlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 34744 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 34751 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 34754 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 34758 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpBics_xlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 34762 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 34766 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 34769 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 34773 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 34776 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1799 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "bics\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmGZXR(rm) << ", lsr " << DisasmI(imm);
	}
#line 34783 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 34788 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 34791 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 34795 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpBics_xlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 34799 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 34803 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 34806 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1803 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;
		typedef typename ARCH::S64 S64;
		typedef typename ARCH::BOOL BOOL;

		U64 op1( cpu.GetGZR(rn) ), op2( cpu.GetGZR(rm) >> imm ), res = op1 & ~op2;
		cpu.SetGZR(rd, res);
		cpu.SetNZCV( S64(res) < S64(0), res == U64(0), BOOL(false), BOOL(false) );
	}
#line 34819 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 34825 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 34828 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 34833 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpBics_xlsr(CodeType code, uint64_t addr)
{
	return new OpBics_xlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 34839 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 34846 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 34849 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 34853 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpBics_xasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 34857 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 34861 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 34864 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 34868 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 34871 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1816 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "bics\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmGZXR(rm) << ", asr " << DisasmI(imm);
	}
#line 34878 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 34883 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 34886 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 34890 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpBics_xasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 34894 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 34898 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 34901 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1820 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;
		typedef typename ARCH::S64 S64;
		typedef typename ARCH::BOOL BOOL;

		U64 op1( cpu.GetGZR(rn) ), op2( S64(cpu.GetGZR(rm)) >> imm ), res = op1 & ~op2;
		cpu.SetGZR(rd, res);
		cpu.SetNZCV( S64(res) < S64(0), res == U64(0), BOOL(false), BOOL(false) );
	}
#line 34914 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 34920 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 34923 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 34928 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpBics_xasr(CodeType code, uint64_t addr)
{
	return new OpBics_xasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 34934 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 34941 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 34944 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 34948 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpBics_xror<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 34952 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 34956 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 34959 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 34963 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 34966 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1833 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "bics\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmGZXR(rm) << ", ror " << DisasmI(imm);
	}
#line 34973 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 34978 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 34981 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 34985 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpBics_xror<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 34989 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 34993 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 34996 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1837 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;
		typedef typename ARCH::S64 S64;
		typedef typename ARCH::BOOL BOOL;

		U64 op1( cpu.GetGZR(rn) ), op2( RotateRight(U64(cpu.GetGZR(rm)), imm) ), res = op1 & ~op2;
		cpu.SetGZR(rd, res);
		cpu.SetNZCV( S64(res) < S64(0), res == U64(0), BOOL(false), BOOL(false) );
	}
#line 35009 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 35015 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 35018 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 35023 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpBics_xror(CodeType code, uint64_t addr)
{
	return new OpBics_xror<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 35029 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 35036 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 35039 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 35043 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpBl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 35047 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 35051 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 35054 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 35058 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 35061 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1860 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "bl\t0x" << std::hex << (this->GetAddr()+int64_t(imm));
	}
#line 35068 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 35073 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 35076 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 35080 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpBl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 35084 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 35088 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 35091 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1864 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;
		typedef typename ARCH::S64 S64;

		U64 target_addr( cpu.GetPC() + U64(S64(imm)) );
		U64 return_addr( cpu.GetNPC() );
		cpu.SetGZR(30, return_addr);
		cpu.BranchTo( target_addr, ARCH::B_CALL );
	}
#line 35104 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 35110 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 35113 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 35118 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpBl(CodeType code, uint64_t addr)
{
	return new OpBl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 35124 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 35131 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 35134 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 35138 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpBlr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 35142 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 35146 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 35149 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 35153 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 35156 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1887 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "blr\t" << DisasmGZXR(rn);
	}
#line 35163 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 35168 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 35171 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 35175 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpBlr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 35179 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 35183 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 35186 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1891 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		U64 target_addr( cpu.GetGZR(rn) );
		U64 return_addr( cpu.GetNPC() );
		cpu.SetGZR(30, return_addr);
		cpu.BranchTo( target_addr, ARCH::B_CALL );
	}
#line 35198 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 35204 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 35207 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 35212 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpBlr(CodeType code, uint64_t addr)
{
	return new OpBlr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 35218 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 35225 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 35228 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 35232 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpBr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 35236 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 35240 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 35243 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 35247 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 35250 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1913 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "br\t" << DisasmGZXR(rn);
	}
#line 35257 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 35262 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 35265 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 35269 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpBr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 35273 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 35277 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 35280 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1917 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		U64 target_addr( cpu.GetGZR(rn) );
		cpu.BranchTo( target_addr, ARCH::B_JMP );
	}
#line 35290 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 35296 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 35299 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 35304 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpBr(CodeType code, uint64_t addr)
{
	return new OpBr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 35310 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 35317 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 35320 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 35324 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpBrk<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 35328 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 35332 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 35335 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 35339 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 35342 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1931 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "brk\t" << DisasmI(imm,16);
	}
#line 35349 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 35355 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 35358 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 35363 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpBrk(CodeType code, uint64_t addr)
{
	return new OpBrk<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 35369 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 35376 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 35379 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 35383 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpCbnz_wlit<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 35387 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 35391 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 35394 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 35398 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 35401 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1946 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "cbnz\t" << DisasmGZWR(rt) << ", 0x" << std::hex << (this->GetAddr()+imm);
	}
#line 35408 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 35413 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 35416 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 35420 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpCbnz_wlit<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 35424 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 35428 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 35431 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1950 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::U64 U64;
		typedef typename ARCH::S64 S64;

		U32 op1( cpu.GetGZR(rt) );

		if (cpu.Test( op1 != U32(0) ))
		cpu.BranchTo( cpu.GetPC() + U64(S64(imm)), ARCH::B_JMP );
	}
#line 35445 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 35451 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 35454 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 35459 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpCbnz_wlit(CodeType code, uint64_t addr)
{
	return new OpCbnz_wlit<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 35465 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 35472 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 35475 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 35479 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpCbnz_xlit<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 35483 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 35487 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 35490 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 35494 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 35497 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1964 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "cbnz\t" << DisasmGZXR(rt) << ", 0x" << std::hex << (this->GetAddr()+imm);
	}
#line 35504 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 35509 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 35512 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 35516 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpCbnz_xlit<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 35520 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 35524 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 35527 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1968 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;
		typedef typename ARCH::S64 S64;

		U64 op1( cpu.GetGZR(rt) );

		if (cpu.Test( op1 != U64(0) ))
		cpu.BranchTo( cpu.GetPC() + U64(S64(imm)), ARCH::B_JMP );
	}
#line 35540 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 35546 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 35549 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 35554 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpCbnz_xlit(CodeType code, uint64_t addr)
{
	return new OpCbnz_xlit<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 35560 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 35567 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 35570 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 35574 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpCbz_wlit<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 35578 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 35582 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 35585 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 35589 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 35592 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1993 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "cbz\t" << DisasmGZWR(rt) << ", 0x" << std::hex << (this->GetAddr()+imm);
	}
#line 35599 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 35604 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 35607 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 35611 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpCbz_wlit<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 35615 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 35619 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 35622 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 1997 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::U64 U64;
		typedef typename ARCH::S64 S64;

		U32 op1( cpu.GetGZR(rt) );

		if (cpu.Test( op1 == U32(0) ))
		cpu.BranchTo( cpu.GetPC() + U64(S64(imm)), ARCH::B_JMP );
	}
#line 35636 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 35642 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 35645 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 35650 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpCbz_wlit(CodeType code, uint64_t addr)
{
	return new OpCbz_wlit<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 35656 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 35663 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 35666 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 35670 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpCbz_xlit<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 35674 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 35678 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 35681 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 35685 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 35688 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2011 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "cbz\t" << DisasmGZXR(rt) << ", 0x" << std::hex << (this->GetAddr()+imm);
	}
#line 35695 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 35700 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 35703 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 35707 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpCbz_xlit<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 35711 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 35715 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 35718 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2015 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;
		typedef typename ARCH::S64 S64;

		U64 op1( cpu.GetGZR(rt) );

		if (cpu.Test( op1 == U64(0) ))
		cpu.BranchTo( cpu.GetPC() + U64(S64(imm)), ARCH::B_JMP );
	}
#line 35731 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 35737 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 35740 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 35745 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpCbz_xlit(CodeType code, uint64_t addr)
{
	return new OpCbz_xlit<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 35751 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 35758 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 35761 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 35765 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpCcmn_wi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 35769 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 35773 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 35776 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 35780 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 35783 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2041 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ccmn\t" << DisasmGZWR(rn) << ", " << DisasmI(imm,16) << ", " << DisasmI((n<<3)|(z<<2)|(c<<1)|(v<<0),16) << ", " << DisasmCond(cond);
	}
#line 35790 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 35795 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 35798 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 35802 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpCcmn_wi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 35806 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 35810 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 35813 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2045 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S32 S32;
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::BOOL BOOL;

		if (CheckCondition(cpu, cond))
		{
			U32 op1( cpu.GetGZR(rn) ), op2( imm ), res = op1 + op2;
			cpu.SetNZCV( S32(res) < S32(0), res == U32(0), op1 > ~op2, (S32(res) < S32(0)) xor (S32(op1) <= S32(~op2)) );
		}
		else
		cpu.SetNZCV( BOOL(n==1), BOOL(z==1), BOOL(c==1), BOOL(v==1) );
	}
#line 35830 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 35836 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 35839 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 35844 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpCcmn_wi(CodeType code, uint64_t addr)
{
	return new OpCcmn_wi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 35850 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 35857 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 35860 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 35864 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpCcmn_xi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 35868 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 35872 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 35875 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 35879 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 35882 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2062 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ccmn\t" << DisasmGZXR(rn) << ", " << DisasmI(imm,16) << ", " << DisasmI((n<<3)|(z<<2)|(c<<1)|(v<<0),16) << ", " << DisasmCond(cond);
	}
#line 35889 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 35894 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 35897 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 35901 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpCcmn_xi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 35905 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 35909 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 35912 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2066 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S64 S64;
		typedef typename ARCH::U64 U64;
		typedef typename ARCH::BOOL BOOL;

		if (CheckCondition(cpu, cond))
		{
			U64 op1( cpu.GetGZR(rn) ), op2( imm ), res = op1 + op2;
			cpu.SetNZCV( S64(res) < S64(0), res == U64(0), op1 > ~op2, (S64(res) < S64(0)) xor (S64(op1) <= S64(~op2)) );
		}
		else
		cpu.SetNZCV( BOOL(n==1), BOOL(z==1), BOOL(c==1), BOOL(v==1) );
	}
#line 35929 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 35935 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 35938 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 35943 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpCcmn_xi(CodeType code, uint64_t addr)
{
	return new OpCcmn_xi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 35949 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 35956 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 35959 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 35963 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpCcmn_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 35967 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 35971 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 35974 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 35978 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 35981 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2096 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ccmn\t" << DisasmGZWR(rn) << ", " << DisasmGZWR(rm) << ", " << DisasmI((n<<3)|(z<<2)|(c<<1)|(v<<0),16) << ", " << DisasmCond(cond);
	}
#line 35988 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 35993 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 35996 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 36000 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpCcmn_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 36004 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 36008 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 36011 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2100 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S32 S32;
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::BOOL BOOL;

		if (CheckCondition(cpu, cond))
		{
			U32 op1( cpu.GetGZR(rn) ), op2( cpu.GetGZR(rm) ), res = op1 + op2;
			cpu.SetNZCV( S32(res) < S32(0), res == U32(0), op1 > ~op2, (S32(res) < S32(0)) xor (S32(op1) <= S32(~op2)) );
		}
		else
		cpu.SetNZCV( BOOL(n==1), BOOL(z==1), BOOL(c==1), BOOL(v==1) );
	}
#line 36028 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 36034 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 36037 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 36042 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpCcmn_w(CodeType code, uint64_t addr)
{
	return new OpCcmn_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 36048 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 36055 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 36058 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 36062 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpCcmn_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 36066 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 36070 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 36073 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 36077 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 36080 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2117 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ccmn\t" << DisasmGZXR(rn) << ", " << DisasmGZXR(rm) << ", " << DisasmI((n<<3)|(z<<2)|(c<<1)|(v<<0),16) << ", " << DisasmCond(cond);
	}
#line 36087 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 36092 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 36095 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 36099 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpCcmn_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 36103 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 36107 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 36110 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2121 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S64 S64;
		typedef typename ARCH::U64 U64;
		typedef typename ARCH::BOOL BOOL;

		if (CheckCondition(cpu, cond))
		{
			U64 op1( cpu.GetGZR(rn) ), op2( cpu.GetGZR(rm) ), res = op1 + op2;
			cpu.SetNZCV( S64(res) < S64(0), res == U64(0), op1 > ~op2, (S64(res) < S64(0)) xor (S64(op1) <= S64(~op2)) );
		}
		else
		cpu.SetNZCV( BOOL(n==1), BOOL(z==1), BOOL(c==1), BOOL(v==1) );
	}
#line 36127 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 36133 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 36136 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 36141 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpCcmn_x(CodeType code, uint64_t addr)
{
	return new OpCcmn_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 36147 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 36154 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 36157 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 36161 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpCcmp_wi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 36165 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 36169 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 36172 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 36176 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 36179 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2151 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ccmp\t" << DisasmGZWR(rn) << ", " << DisasmI(imm,16) << ", " << DisasmI((n<<3)|(z<<2)|(c<<1)|(v<<0),16) << ", " << DisasmCond(cond);
	}
#line 36186 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 36191 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 36194 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 36198 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpCcmp_wi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 36202 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 36206 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 36209 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2155 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::S32 S32;
		typedef typename ARCH::BOOL BOOL;

		if (CheckCondition(cpu, cond))
		{
			U32 op1( cpu.GetGZR(rn) ), op2( imm ), res = op1 - op2;
			cpu.SetNZCV( S32(res) < S32(0), op1 == op2, op1 >= op2, (S32(res) < S32(0)) xor (S32(op1) < S32(op2)) );
		}
		else
		cpu.SetNZCV( BOOL(n==1), BOOL(z==1), BOOL(c==1), BOOL(v==1) );
	}
#line 36226 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 36232 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 36235 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 36240 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpCcmp_wi(CodeType code, uint64_t addr)
{
	return new OpCcmp_wi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 36246 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 36253 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 36256 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 36260 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpCcmp_xi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 36264 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 36268 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 36271 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 36275 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 36278 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2172 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ccmp\t" << DisasmGZXR(rn) << ", " << DisasmI(imm,16) << ", " << DisasmI((n<<3)|(z<<2)|(c<<1)|(v<<0),16) << ", " << DisasmCond(cond);
	}
#line 36285 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 36290 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 36293 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 36297 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpCcmp_xi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 36301 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 36305 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 36308 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2176 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;
		typedef typename ARCH::S64 S64;
		typedef typename ARCH::BOOL BOOL;

		if (CheckCondition(cpu, cond))
		{
			U64 op1( cpu.GetGZR(rn) ), op2( imm ), res = op1 - op2;
			cpu.SetNZCV( S64(res) < S64(0), op1 == op2, op1 >= op2, (S64(res) < S64(0)) xor (S64(op1) < S64(op2)) );
		}
		else
		cpu.SetNZCV( BOOL(n==1), BOOL(z==1), BOOL(c==1), BOOL(v==1) );
	}
#line 36325 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 36331 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 36334 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 36339 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpCcmp_xi(CodeType code, uint64_t addr)
{
	return new OpCcmp_xi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 36345 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 36352 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 36355 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 36359 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpCcmp_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 36363 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 36367 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 36370 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 36374 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 36377 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2206 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ccmp\t" << DisasmGZWR(rn) << ", " << DisasmGZWR(rm) << ", " << DisasmI((n<<3)|(z<<2)|(c<<1)|(v<<0),16) << ", " << DisasmCond(cond);
	}
#line 36384 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 36389 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 36392 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 36396 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpCcmp_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 36400 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 36404 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 36407 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2210 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::S32 S32;
		typedef typename ARCH::BOOL BOOL;

		if (CheckCondition(cpu, cond))
		{
			U32 op1( cpu.GetGZR(rn) ), op2( cpu.GetGZR(rm) ), res = op1 - op2;
			cpu.SetNZCV( S32(res) < S32(0), op1 == op2, op1 >= op2, (S32(res) < S32(0)) xor (S32(op1) < S32(op2)) );
		}
		else
		cpu.SetNZCV( BOOL(n==1), BOOL(z==1), BOOL(c==1), BOOL(v==1) );
	}
#line 36424 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 36430 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 36433 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 36438 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpCcmp_w(CodeType code, uint64_t addr)
{
	return new OpCcmp_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 36444 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 36451 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 36454 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 36458 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpCcmp_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 36462 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 36466 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 36469 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 36473 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 36476 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2227 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ccmp\t" << DisasmGZXR(rn) << ", " << DisasmGZXR(rm) << ", " << DisasmI((n<<3)|(z<<2)|(c<<1)|(v<<0),16) << ", " << DisasmCond(cond);
	}
#line 36483 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 36488 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 36491 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 36495 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpCcmp_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 36499 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 36503 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 36506 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2231 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;
		typedef typename ARCH::S64 S64;
		typedef typename ARCH::BOOL BOOL;

		if (CheckCondition(cpu, cond))
		{
			U64 op1( cpu.GetGZR(rn) ), op2( cpu.GetGZR(rm) ), res = op1 - op2;
			cpu.SetNZCV( S64(res) < S64(0), op1 == op2, op1 >= op2, (S64(res) < S64(0)) xor (S64(op1) < S64(op2)) );
		}
		else
		cpu.SetNZCV( BOOL(n==1), BOOL(z==1), BOOL(c==1), BOOL(v==1) );
	}
#line 36523 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 36529 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 36532 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 36537 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpCcmp_x(CodeType code, uint64_t addr)
{
	return new OpCcmp_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 36543 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 36550 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 36553 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 36557 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpClrex<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 36561 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 36565 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 36568 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 36572 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 36575 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2258 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "clrex\t" << DisasmI(imm,16);
	}
#line 36582 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 36587 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 36590 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 36594 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpClrex<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 36598 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 36602 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 36605 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2262 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		cpu.ClearExclusiveLocal();
	}
#line 36612 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 36618 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 36621 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 36626 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpClrex(CodeType code, uint64_t addr)
{
	return new OpClrex<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 36632 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 36639 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 36642 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 36646 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpCls_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 36650 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 36654 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 36657 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 36661 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 36664 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2279 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "cls\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn);
	}
#line 36671 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 36676 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 36679 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 36683 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpCls_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 36687 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 36691 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 36694 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2283 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::S32 S32;

		U32 val( cpu.GetGZR(rn) );
		val = val ^ U32(S32(val) >> 1);

		if (cpu.Test( val == U32(0) ))
		val = U32(31);
		else
		val = U32(30) - BitScanReverse( val );

		cpu.SetGZR(rd, val);
	}
#line 36712 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 36718 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 36721 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 36726 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpCls_w(CodeType code, uint64_t addr)
{
	return new OpCls_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 36732 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 36739 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 36742 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 36746 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpCls_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 36750 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 36754 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 36757 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 36761 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 36764 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2301 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "cls\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn);
	}
#line 36771 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 36776 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 36779 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 36783 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpCls_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 36787 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 36791 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 36794 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2305 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S64 S64;
		typedef typename ARCH::U64 U64;

		U64 val( cpu.GetGZR(rn) );
		val = val ^ U64(S64(val) >> 1);

		if (cpu.Test( val == U64(0) ))
		val = U64(63);
		else
		val = U64(62) - BitScanReverse( val );

		cpu.SetGZR(rd, val);
	}
#line 36812 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 36818 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 36821 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 36826 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpCls_x(CodeType code, uint64_t addr)
{
	return new OpCls_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 36832 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 36839 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 36842 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 36846 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpClz_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 36850 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 36854 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 36857 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 36861 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 36864 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2333 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "clz\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn);
	}
#line 36871 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 36876 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 36879 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 36883 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpClz_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 36887 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 36891 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 36894 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2337 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;

		U32 val( cpu.GetGZR(rn) );
		if (cpu.Test( val == U32(0) ))
		val = U32(32);
		else
		val = U32(31) - BitScanReverse( val );

		cpu.SetGZR(rd, val);
	}
#line 36909 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 36915 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 36918 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 36923 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpClz_w(CodeType code, uint64_t addr)
{
	return new OpClz_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 36929 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 36936 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 36939 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 36943 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpClz_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 36947 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 36951 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 36954 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 36958 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 36961 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2352 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "clz\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn);
	}
#line 36968 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 36973 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 36976 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 36980 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpClz_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 36984 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 36988 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 36991 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2356 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		U64 val( cpu.GetGZR(rn) );
		if (cpu.Test( val == U64(0) ))
		val = U64(64);
		else
		val = U64(63) - BitScanReverse( val );

		cpu.SetGZR(rd, val);
	}
#line 37006 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 37012 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 37015 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 37020 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpClz_x(CodeType code, uint64_t addr)
{
	return new OpClz_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 37026 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 37033 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 37036 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 37040 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpCsel_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 37044 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 37048 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 37051 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 37055 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 37058 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2381 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "csel\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmGZWR(rm) << ", " << DisasmCond(cond);
	}
#line 37065 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 37070 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 37073 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 37077 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpCsel_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 37081 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 37085 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 37088 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2385 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;

		U32 res;
		if (CheckCondition(cpu, cond))
		res = U32(cpu.GetGZR(rn));
		else
		res = U32(cpu.GetGZR(rm));
		cpu.SetGZR(rd, res);
	}
#line 37102 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 37108 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 37111 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 37116 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpCsel_w(CodeType code, uint64_t addr)
{
	return new OpCsel_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 37122 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 37129 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 37132 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 37136 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpCsel_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 37140 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 37144 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 37147 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 37151 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 37154 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2399 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "csel\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmGZXR(rm) << ", " << DisasmCond(cond);
	}
#line 37161 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 37166 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 37169 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 37173 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpCsel_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 37177 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 37181 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 37184 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2403 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		U64 res;
		if (CheckCondition(cpu, cond))
		res = cpu.GetGZR(rn);
		else
		res = cpu.GetGZR(rm);
		cpu.SetGZR(rd, res);
	}
#line 37198 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 37204 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 37207 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 37212 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpCsel_x(CodeType code, uint64_t addr)
{
	return new OpCsel_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 37218 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 37225 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 37228 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 37232 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpCsinc_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 37236 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 37240 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 37243 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 37247 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 37250 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2428 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if ((rn == rm) and (cond < 0b1110))
		if (rn != 31)
		sink << "cinc\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmCond(cond^1);
		else
		sink << "cset\t" << DisasmGZWR(rd) << ", " << DisasmCond(cond^1);
		else
		sink << "csinc\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmGZWR(rm) << ", " << DisasmCond(cond);
	}
#line 37263 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 37268 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 37271 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 37275 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpCsinc_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 37279 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 37283 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 37286 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2438 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;

		U32 res;
		if (CheckCondition(cpu, cond))
		res = U32(cpu.GetGZR(rn));
		else
		res = U32(cpu.GetGZR(rm)) + U32(1);
		cpu.SetGZR(rd, res);
	}
#line 37300 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 37306 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 37309 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 37314 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpCsinc_w(CodeType code, uint64_t addr)
{
	return new OpCsinc_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 37320 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 37327 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 37330 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 37334 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpCsinc_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 37338 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 37342 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 37345 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 37349 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 37352 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2452 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if ((rn == rm) and (cond < 0b1110))
		if (rn != 31)
		sink << "cinc\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmCond(cond^1);
		else
		sink << "cset\t" << DisasmGZXR(rd) << ", " << DisasmCond(cond^1);
		else
		sink << "csinc\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmGZXR(rm) << ", " << DisasmCond(cond);
	}
#line 37365 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 37370 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 37373 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 37377 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpCsinc_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 37381 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 37385 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 37388 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2462 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		U64 res;
		if (CheckCondition(cpu, cond))
		res = cpu.GetGZR(rn);
		else
		res = cpu.GetGZR(rm) + U64(1);
		cpu.SetGZR(rd, res);
	}
#line 37402 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 37408 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 37411 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 37416 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpCsinc_x(CodeType code, uint64_t addr)
{
	return new OpCsinc_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 37422 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 37429 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 37432 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 37436 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpCsinv_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 37440 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 37444 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 37447 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 37451 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 37454 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2487 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if ((rn == rm) and (cond < 0b1110))
		if (rn != 31)
		sink << "cinv\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmCond(cond^1);
		else
		sink << "csetm\t" << DisasmGZWR(rd) << ", " << DisasmCond(cond^1);
		else
		sink << "csinv\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmGZWR(rm) << ", " << DisasmCond(cond);
	}
#line 37467 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 37472 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 37475 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 37479 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpCsinv_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 37483 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 37487 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 37490 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2497 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;

		U32 res;
		if (CheckCondition(cpu, cond))
		res = U32(cpu.GetGZR(rn));
		else
		res = ~U32(cpu.GetGZR(rm));
		cpu.SetGZR(rd, res);
	}
#line 37504 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 37510 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 37513 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 37518 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpCsinv_w(CodeType code, uint64_t addr)
{
	return new OpCsinv_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 37524 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 37531 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 37534 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 37538 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpCsinv_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 37542 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 37546 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 37549 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 37553 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 37556 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2511 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if ((rn == rm) and (cond < 0b1110))
		if (rn != 31)
		sink << "cinv\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmCond(cond^1);
		else
		sink << "csetm\t" << DisasmGZXR(rd) << ", " << DisasmCond(cond^1);
		else
		sink << "csinv\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmGZXR(rm) << ", " << DisasmCond(cond);
	}
#line 37569 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 37574 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 37577 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 37581 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpCsinv_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 37585 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 37589 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 37592 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2521 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		U64 res;
		if (CheckCondition(cpu, cond))
		res = cpu.GetGZR(rn);
		else
		res = ~(cpu.GetGZR(rm));
		cpu.SetGZR(rd, res);
	}
#line 37606 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 37612 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 37615 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 37620 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpCsinv_x(CodeType code, uint64_t addr)
{
	return new OpCsinv_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 37626 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 37633 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 37636 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 37640 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpCsneg_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 37644 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 37648 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 37651 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 37655 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 37658 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2546 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if ((rn == rm) and (cond < 0b1110))
		sink << "cneg\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmCond(cond^1);
		else
		sink << "csneg\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmGZWR(rm) << ", " << DisasmCond(cond);
	}
#line 37668 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 37673 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 37676 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 37680 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpCsneg_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 37684 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 37688 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 37691 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2553 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;

		U32 res;
		if (CheckCondition(cpu, cond))
		res = U32(cpu.GetGZR(rn));
		else
		res = -U32(cpu.GetGZR(rm));
		cpu.SetGZR(rd, res);
	}
#line 37705 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 37711 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 37714 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 37719 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpCsneg_w(CodeType code, uint64_t addr)
{
	return new OpCsneg_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 37725 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 37732 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 37735 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 37739 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpCsneg_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 37743 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 37747 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 37750 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 37754 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 37757 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2567 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if ((rn == rm) and (cond < 0b1110))
		sink << "cneg\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmCond(cond^1);
		else
		sink << "csneg\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmGZXR(rm) << ", " << DisasmCond(cond);
	}
#line 37767 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 37772 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 37775 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 37779 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpCsneg_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 37783 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 37787 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 37790 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2574 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		U64 res;
		if (CheckCondition(cpu, cond))
		res = cpu.GetGZR(rn);
		else
		res = -(cpu.GetGZR(rm));
		cpu.SetGZR(rd, res);
	}
#line 37804 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 37810 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 37813 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 37818 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpCsneg_x(CodeType code, uint64_t addr)
{
	return new OpCsneg_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 37824 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 37831 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 37834 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 37838 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpDcps1<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 37842 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 37846 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 37849 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 37853 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 37856 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2598 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "dcps1\t" << DisasmI(imm,16);
	}
#line 37863 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 37869 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 37872 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 37877 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpDcps1(CodeType code, uint64_t addr)
{
	return new OpDcps1<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 37883 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 37890 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 37893 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 37897 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpDcps2<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 37901 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 37905 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 37908 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 37912 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 37915 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2615 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "dcps2\t" << DisasmI(imm,16);
	}
#line 37922 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 37928 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 37931 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 37936 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpDcps2(CodeType code, uint64_t addr)
{
	return new OpDcps2<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 37942 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 37949 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 37952 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 37956 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpDcps3<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 37960 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 37964 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 37967 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 37971 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 37974 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2632 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "dcps3\t" << DisasmI(imm,16);
	}
#line 37981 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 37987 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 37990 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 37995 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpDcps3(CodeType code, uint64_t addr)
{
	return new OpDcps3<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 38001 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 38008 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 38011 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 38015 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpDrps<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 38019 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 38023 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 38026 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 38030 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 38033 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2649 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "drps";
	}
#line 38040 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 38046 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 38049 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 38054 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpDrps(CodeType code, uint64_t addr)
{
	return new OpDrps<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 38060 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 38067 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 38070 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 38074 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpEon_wlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 38078 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 38082 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 38085 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 38089 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 38092 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2666 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "eon\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmGZWR(rm) << DisasmINZ(", lsl ",imm);
	}
#line 38099 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 38104 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 38107 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 38111 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpEon_wlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 38115 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 38119 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 38122 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2670 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;

		U32 op1( cpu.GetGZR(rn) ), op2( cpu.GetGZR(rm) << imm ), res = op1 ^ ~op2;
		cpu.SetGZR(rd, res);
	}
#line 38132 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 38138 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 38141 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 38146 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpEon_wlsl(CodeType code, uint64_t addr)
{
	return new OpEon_wlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 38152 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 38159 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 38162 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 38166 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpEon_wlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 38170 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 38174 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 38177 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 38181 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 38184 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2680 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "eon\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmGZWR(rm) << ", lsr " << DisasmI(imm);
	}
#line 38191 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 38196 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 38199 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 38203 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpEon_wlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 38207 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 38211 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 38214 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2684 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;

		U32 op1( cpu.GetGZR(rn) ), op2( U32(cpu.GetGZR(rm)) >> imm ), res = op1 ^ ~op2;
		cpu.SetGZR(rd, res);
	}
#line 38224 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 38230 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 38233 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 38238 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpEon_wlsr(CodeType code, uint64_t addr)
{
	return new OpEon_wlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 38244 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 38251 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 38254 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 38258 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpEon_wasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 38262 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 38266 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 38269 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 38273 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 38276 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2694 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "eon\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmGZWR(rm) << ", asr " << DisasmI(imm);
	}
#line 38283 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 38288 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 38291 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 38295 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpEon_wasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 38299 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 38303 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 38306 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2698 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::S32 S32;

		U32 op1( cpu.GetGZR(rn) ), op2( S32(cpu.GetGZR(rm)) >> imm ), res = op1 ^ ~op2;
		cpu.SetGZR(rd, res);
	}
#line 38317 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 38323 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 38326 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 38331 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpEon_wasr(CodeType code, uint64_t addr)
{
	return new OpEon_wasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 38337 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 38344 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 38347 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 38351 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpEon_wror<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 38355 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 38359 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 38362 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 38366 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 38369 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2709 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "eon\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmGZWR(rm) << ", ror " << DisasmI(imm);
	}
#line 38376 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 38381 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 38384 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 38388 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpEon_wror<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 38392 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 38396 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 38399 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2713 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;

		U32 op1( cpu.GetGZR(rn) ), op2( RotateRight(U32(cpu.GetGZR(rm)), imm) ), res = op1 ^ ~op2;
		cpu.SetGZR(rd, res);
	}
#line 38409 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 38415 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 38418 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 38423 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpEon_wror(CodeType code, uint64_t addr)
{
	return new OpEon_wror<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 38429 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 38436 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 38439 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 38443 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpEon_xlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 38447 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 38451 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 38454 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 38458 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 38461 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2723 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "eon\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmGZXR(rm) << DisasmINZ(", lsl ",imm);
	}
#line 38468 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 38473 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 38476 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 38480 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpEon_xlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 38484 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 38488 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 38491 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2727 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		U64 op1( cpu.GetGZR(rn) ), op2( cpu.GetGZR(rm) << imm ), res = op1 ^ ~op2;
		cpu.SetGZR(rd, res);
	}
#line 38501 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 38507 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 38510 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 38515 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpEon_xlsl(CodeType code, uint64_t addr)
{
	return new OpEon_xlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 38521 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 38528 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 38531 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 38535 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpEon_xlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 38539 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 38543 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 38546 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 38550 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 38553 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2737 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "eon\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmGZXR(rm) << ", lsr " << DisasmI(imm);
	}
#line 38560 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 38565 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 38568 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 38572 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpEon_xlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 38576 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 38580 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 38583 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2741 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		U64 op1( cpu.GetGZR(rn) ), op2( cpu.GetGZR(rm) >> imm ), res = op1 ^ ~op2;
		cpu.SetGZR(rd, res);
	}
#line 38593 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 38599 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 38602 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 38607 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpEon_xlsr(CodeType code, uint64_t addr)
{
	return new OpEon_xlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 38613 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 38620 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 38623 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 38627 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpEon_xasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 38631 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 38635 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 38638 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 38642 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 38645 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2751 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "eon\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmGZXR(rm) << ", asr " << DisasmI(imm);
	}
#line 38652 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 38657 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 38660 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 38664 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpEon_xasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 38668 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 38672 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 38675 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2755 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;
		typedef typename ARCH::S64 S64;

		U64 op1( cpu.GetGZR(rn) ), op2( S64(cpu.GetGZR(rm)) >> imm ), res = op1 ^ ~op2;
		cpu.SetGZR(rd, res);
	}
#line 38686 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 38692 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 38695 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 38700 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpEon_xasr(CodeType code, uint64_t addr)
{
	return new OpEon_xasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 38706 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 38713 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 38716 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 38720 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpEon_xror<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 38724 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 38728 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 38731 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 38735 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 38738 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2766 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "eon\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmGZXR(rm) << ", ror " << DisasmI(imm);
	}
#line 38745 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 38750 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 38753 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 38757 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpEon_xror<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 38761 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 38765 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 38768 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2770 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		U64 op1( cpu.GetGZR(rn) ), op2( RotateRight(U64(cpu.GetGZR(rm)), imm) ), res = op1 ^ ~op2;
		cpu.SetGZR(rd, res);
	}
#line 38778 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 38784 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 38787 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 38792 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpEon_xror(CodeType code, uint64_t addr)
{
	return new OpEon_xror<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 38798 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 38805 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 38808 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 38812 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpEor_wi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 38816 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 38820 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 38823 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 38827 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 38830 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2790 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "eor\t" << DisasmGSWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmI(imm,16);
	}
#line 38837 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 38842 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 38845 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 38849 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpEor_wi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 38853 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 38857 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 38860 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2794 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;

		U32 op1(cpu.GetGZR(rn)), op2(imm), res = op1 ^ op2;
		cpu.SetGSR(rd, res);
	}
#line 38870 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 38876 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 38879 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 38884 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpEor_wi(CodeType code, uint64_t addr)
{
	return new OpEor_wi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 38890 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 38897 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 38900 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 38904 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpEor_xi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 38908 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 38912 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 38915 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 38919 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 38922 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2804 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "eor\t" << DisasmGSXR(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmI(imm,16);
	}
#line 38929 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 38934 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 38937 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 38941 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpEor_xi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 38945 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 38949 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 38952 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2808 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		U64 op1(cpu.GetGZR(rn)), op2(imm), res = op1 ^ op2;
		cpu.SetGSR(rd, res);
	}
#line 38962 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 38968 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 38971 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 38976 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpEor_xi(CodeType code, uint64_t addr)
{
	return new OpEor_xi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 38982 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 38989 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 38992 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 38996 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpEor_wlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 39000 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 39004 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 39007 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 39011 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 39014 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2828 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "eor\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmGZWR(rm) << DisasmINZ(", lsl ",imm);
	}
#line 39021 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 39026 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 39029 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 39033 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpEor_wlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 39037 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 39041 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 39044 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2832 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;

		U32 op1( cpu.GetGZR(rn) ), op2( cpu.GetGZR(rm) << imm ), res = op1 ^ op2;
		cpu.SetGZR(rd, res);
	}
#line 39054 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 39060 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 39063 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 39068 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpEor_wlsl(CodeType code, uint64_t addr)
{
	return new OpEor_wlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 39074 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 39081 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 39084 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 39088 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpEor_wlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 39092 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 39096 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 39099 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 39103 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 39106 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2842 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "eor\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmGZWR(rm) << ", lsr " << DisasmI(imm);
	}
#line 39113 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 39118 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 39121 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 39125 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpEor_wlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 39129 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 39133 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 39136 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2846 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;

		U32 op1( cpu.GetGZR(rn) ), op2( U32(cpu.GetGZR(rm)) >> imm ), res = op1 ^ op2;
		cpu.SetGZR(rd, res);
	}
#line 39146 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 39152 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 39155 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 39160 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpEor_wlsr(CodeType code, uint64_t addr)
{
	return new OpEor_wlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 39166 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 39173 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 39176 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 39180 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpEor_wasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 39184 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 39188 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 39191 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 39195 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 39198 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2856 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "eor\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmGZWR(rm) << ", asr " << DisasmI(imm);
	}
#line 39205 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 39210 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 39213 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 39217 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpEor_wasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 39221 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 39225 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 39228 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2860 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::S32 S32;

		U32 op1( cpu.GetGZR(rn) ), op2( S32(cpu.GetGZR(rm)) >> imm ), res = op1 ^ op2;
		cpu.SetGZR(rd, res);
	}
#line 39239 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 39245 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 39248 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 39253 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpEor_wasr(CodeType code, uint64_t addr)
{
	return new OpEor_wasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 39259 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 39266 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 39269 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 39273 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpEor_wror<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 39277 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 39281 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 39284 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 39288 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 39291 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2871 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "eor\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmGZWR(rm) << ", ror " << DisasmI(imm);
	}
#line 39298 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 39303 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 39306 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 39310 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpEor_wror<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 39314 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 39318 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 39321 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2875 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;

		U32 op1( cpu.GetGZR(rn) ), op2( RotateRight(U32(cpu.GetGZR(rm)), imm) ), res = op1 ^ op2;
		cpu.SetGZR(rd, res);
	}
#line 39331 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 39337 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 39340 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 39345 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpEor_wror(CodeType code, uint64_t addr)
{
	return new OpEor_wror<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 39351 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 39358 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 39361 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 39365 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpEor_xlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 39369 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 39373 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 39376 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 39380 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 39383 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2885 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "eor\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmGZXR(rm) << DisasmINZ(", lsl ",imm);
	}
#line 39390 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 39395 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 39398 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 39402 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpEor_xlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 39406 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 39410 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 39413 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2889 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		U64 op1( cpu.GetGZR(rn) ), op2( cpu.GetGZR(rm) << imm ), res = op1 ^ op2;
		cpu.SetGZR(rd, res);
	}
#line 39423 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 39429 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 39432 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 39437 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpEor_xlsl(CodeType code, uint64_t addr)
{
	return new OpEor_xlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 39443 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 39450 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 39453 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 39457 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpEor_xlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 39461 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 39465 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 39468 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 39472 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 39475 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2899 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "eor\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmGZXR(rm) << ", lsr " << DisasmI(imm);
	}
#line 39482 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 39487 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 39490 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 39494 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpEor_xlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 39498 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 39502 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 39505 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2903 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		U64 op1( cpu.GetGZR(rn) ), op2( cpu.GetGZR(rm) >> imm ), res = op1 ^ op2;
		cpu.SetGZR(rd, res);
	}
#line 39515 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 39521 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 39524 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 39529 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpEor_xlsr(CodeType code, uint64_t addr)
{
	return new OpEor_xlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 39535 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 39542 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 39545 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 39549 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpEor_xasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 39553 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 39557 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 39560 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 39564 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 39567 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2913 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "eor\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmGZXR(rm) << ", asr " << DisasmI(imm);
	}
#line 39574 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 39579 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 39582 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 39586 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpEor_xasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 39590 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 39594 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 39597 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2917 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;
		typedef typename ARCH::S64 S64;

		U64 op1( cpu.GetGZR(rn) ), op2( S64(cpu.GetGZR(rm)) >> imm ), res = op1 ^ op2;
		cpu.SetGZR(rd, res);
	}
#line 39608 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 39614 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 39617 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 39622 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpEor_xasr(CodeType code, uint64_t addr)
{
	return new OpEor_xasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 39628 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 39635 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 39638 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 39642 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpEor_xror<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 39646 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 39650 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 39653 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 39657 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 39660 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2928 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "eor\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmGZXR(rm) << ", ror " << DisasmI(imm);
	}
#line 39667 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 39672 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 39675 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 39679 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpEor_xror<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 39683 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 39687 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 39690 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2932 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		U64 op1( cpu.GetGZR(rn) ), op2( RotateRight(U64(cpu.GetGZR(rm)), imm) ), res = op1 ^ op2;
		cpu.SetGZR(rd, res);
	}
#line 39700 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 39706 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 39709 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 39714 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpEor_xror(CodeType code, uint64_t addr)
{
	return new OpEor_xror<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 39720 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 39727 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 39730 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 39734 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpEret<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 39738 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 39742 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 39745 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 39749 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 39752 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2952 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "eret";
	}
#line 39759 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 39764 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 39767 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 39771 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpEret<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 39775 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 39779 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 39782 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2956 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		cpu.ExceptionReturn();
	}
#line 39789 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 39795 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 39798 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 39803 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpEret(CodeType code, uint64_t addr)
{
	return new OpEret<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 39809 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 39816 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 39819 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 39823 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpExtr_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 39827 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 39831 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 39834 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 39838 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 39841 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2973 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rn == rm)
		sink << "ror\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmI(imms);
		else
		sink << "extr\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmGZWR(rm) << ", " << DisasmI(imms);
	}
#line 39851 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 39856 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 39859 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 39863 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpExtr_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 39867 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 39871 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 39874 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2980 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;

		U32 op1( cpu.GetGZR(rn) ), op2( cpu.GetGZR(rm) ), res( ((op1 << 1) << (imms ^ 31)) | (op2 >> imms) );
		cpu.SetGZR(rd, res);
	}
#line 39884 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 39890 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 39893 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 39898 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpExtr_w(CodeType code, uint64_t addr)
{
	return new OpExtr_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 39904 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 39911 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 39914 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 39918 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpExtr_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 39922 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 39926 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 39929 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 39933 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 39936 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2990 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rn == rm)
		sink << "ror\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmI(imms);
		else
		sink << "extr\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmGZXR(rm) << ", " << DisasmI(imms);
	}
#line 39946 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 39951 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 39954 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 39958 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpExtr_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 39962 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 39966 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 39969 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 2997 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		U64 op1( cpu.GetGZR(rn) ), op2( cpu.GetGZR(rm) ), res( ((op1 << 1) << (imms ^ 63)) | (op2 >> imms) );
		cpu.SetGZR(rd, res);
	}
#line 39979 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 39985 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 39988 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 39993 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpExtr_x(CodeType code, uint64_t addr)
{
	return new OpExtr_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 39999 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 40006 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 40009 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 40013 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpHlt<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 40017 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 40021 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 40024 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 40028 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 40031 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3017 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "hlt\t" << DisasmI(imm,16);
	}
#line 40038 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 40044 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 40047 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 40052 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpHlt(CodeType code, uint64_t addr)
{
	return new OpHlt<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 40058 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 40065 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 40068 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 40072 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpHvc<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 40076 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 40080 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 40083 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 40087 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 40090 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3034 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "hvc\t" << DisasmI(imm,16);
	}
#line 40097 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 40102 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 40105 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 40109 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpHvc<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 40113 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 40117 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 40120 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3038 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		cpu.CallHypervisor( imm );
	}
#line 40127 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 40133 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 40136 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 40141 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpHvc(CodeType code, uint64_t addr)
{
	return new OpHvc<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 40147 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 40154 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 40157 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 40161 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdar_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 40165 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 40169 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 40172 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 40176 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 40179 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3056 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ldar\t" << DisasmGZWR(rt) << ", [" << DisasmGSXR(rn) << "]";
	}
#line 40186 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 40191 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 40194 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 40198 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdar_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 40202 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 40206 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 40209 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3060 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) );
		U32 data( cpu.MemRead32(addr) );
		cpu.SetGZR(rt, data);
	}
#line 40221 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 40227 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 40230 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 40235 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdar_w(CodeType code, uint64_t addr)
{
	return new OpLdar_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 40241 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 40248 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 40251 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 40255 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdar_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 40259 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 40263 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 40266 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 40270 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 40273 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3073 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ldar\t" << DisasmGZXR(rt) << ", [" << DisasmGSXR(rn) << "]";
	}
#line 40280 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 40285 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 40288 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 40292 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdar_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 40296 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 40300 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 40303 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3077 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) );
		U64 data( cpu.MemRead64(addr) );
		cpu.SetGZR(rt, data);
	}
#line 40314 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 40320 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 40323 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 40328 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdar_x(CodeType code, uint64_t addr)
{
	return new OpLdar_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 40334 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 40341 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 40344 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 40348 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdarb_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 40352 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 40356 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 40359 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 40363 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 40366 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3098 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ldarb\t" << DisasmGZWR(rt) << ", [" << DisasmGSXR(rn) << "]";
	}
#line 40373 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 40378 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 40381 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 40385 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdarb_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 40389 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 40393 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 40396 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3102 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U8 U8;
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) );
		U8 data( cpu.MemRead8(addr) );
		cpu.SetGZR(rt, data);
	}
#line 40408 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 40414 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 40417 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 40422 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdarb_w(CodeType code, uint64_t addr)
{
	return new OpLdarb_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 40428 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 40435 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 40438 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 40442 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdarh_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 40446 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 40450 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 40453 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 40457 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 40460 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3123 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ldarh\t" << DisasmGZWR(rt) << ", [" << DisasmGSXR(rn) << "]";
	}
#line 40467 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 40472 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 40475 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 40479 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdarh_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 40483 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 40487 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 40490 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3127 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U16 U16;
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) );
		U16 data( cpu.MemRead16(addr) );
		cpu.SetGZR(rt, data);
	}
#line 40502 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 40508 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 40511 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 40516 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdarh_w(CodeType code, uint64_t addr)
{
	return new OpLdarh_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 40522 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 40529 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 40532 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 40536 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdaxp_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 40540 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 40544 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 40547 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 40551 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 40554 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3149 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ldaxp\t" << DisasmGZWR(rt) << ", " << DisasmGZWR(rt2) << ", [" << DisasmGSXR(rn) << "]";
	}
#line 40561 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 40566 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 40569 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 40573 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdaxp_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 40577 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 40581 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 40584 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3153 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) );
		cpu.SetExclusiveMonitors( addr, 8 );
		U32 data0( cpu.MemRead32( addr + U64(0) ) ),
		data1( cpu.MemRead32( addr + U64(4) ) );
		cpu.SetGZR(rt,  data0);
		cpu.SetGZR(rt2, data1);
	}
#line 40599 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 40605 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 40608 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 40613 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdaxp_w(CodeType code, uint64_t addr)
{
	return new OpLdaxp_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 40619 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 40626 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 40629 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 40633 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdaxp_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 40637 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 40641 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 40644 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 40648 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 40651 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3168 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ldaxp\t" << DisasmGZXR(rt) << ", " << DisasmGZXR(rt2) << ", [" << DisasmGSXR(rn) << "]";
	}
#line 40658 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 40663 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 40666 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 40670 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdaxp_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 40674 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 40678 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 40681 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3172 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) );
		cpu.SetExclusiveMonitors( addr, 16 );
		U64 data0( cpu.MemRead64( addr + U64(0) ) ),
		data1( cpu.MemRead64( addr + U64(8) ) );
		cpu.SetGZR(rt,  data0);
		cpu.SetGZR(rt2, data1);
	}
#line 40695 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 40701 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 40704 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 40709 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdaxp_x(CodeType code, uint64_t addr)
{
	return new OpLdaxp_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 40715 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 40722 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 40725 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 40729 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdaxr_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 40733 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 40737 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 40740 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 40744 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 40747 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3196 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ldaxr\t" << DisasmGZWR(rt) << ", [" << DisasmGSXR(rn) << "]";
	}
#line 40754 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 40759 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 40762 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 40766 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdaxr_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 40770 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 40774 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 40777 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3200 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		U64 addr = cpu.GetGSR(rn);
		cpu.SetExclusiveMonitors( addr, 4 );
		cpu.SetGZR(rt, cpu.MemRead32( addr ));
	}
#line 40788 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 40794 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 40797 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 40802 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdaxr_w(CodeType code, uint64_t addr)
{
	return new OpLdaxr_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 40808 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 40815 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 40818 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 40822 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdaxr_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 40826 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 40830 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 40833 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 40837 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 40840 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3211 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ldaxr\t" << DisasmGZXR(rt) << ", [" << DisasmGSXR(rn) << "]";
	}
#line 40847 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 40852 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 40855 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 40859 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdaxr_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 40863 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 40867 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 40870 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3215 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		U64 addr = cpu.GetGSR(rn);
		cpu.SetExclusiveMonitors( addr, 8 );
		cpu.SetGZR(rt, cpu.MemRead64( addr ));
	}
#line 40881 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 40887 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 40890 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 40895 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdaxr_x(CodeType code, uint64_t addr)
{
	return new OpLdaxr_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 40901 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 40908 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 40911 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 40915 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdaxrb_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 40919 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 40923 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 40926 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 40930 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 40933 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3236 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ldaxrb\t" << DisasmGZWR(rt) << ", [" << DisasmGSXR(rn) << "]";
	}
#line 40940 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 40945 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 40948 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 40952 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdaxrb_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 40956 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 40960 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 40963 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3240 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		U64 addr = cpu.GetGSR(rn);
		cpu.SetExclusiveMonitors( addr, 1 );
		cpu.SetGZR(rt, U64(cpu.MemRead8( addr )));
	}
#line 40974 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 40980 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 40983 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 40988 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdaxrb_w(CodeType code, uint64_t addr)
{
	return new OpLdaxrb_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 40994 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 41001 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 41004 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 41008 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdaxrh_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 41012 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 41016 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 41019 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 41023 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 41026 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3261 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ldaxrh\t" << DisasmGZWR(rt) << ", [" << DisasmGSXR(rn) << "]";
	}
#line 41033 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 41038 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 41041 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 41045 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdaxrh_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 41049 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 41053 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 41056 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3265 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		U64 addr = cpu.GetGSR(rn);
		cpu.SetExclusiveMonitors( addr, 2 );
		cpu.SetGZR(rt, U64(cpu.MemRead16( addr )));
	}
#line 41067 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 41073 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 41076 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 41081 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdaxrh_w(CodeType code, uint64_t addr)
{
	return new OpLdaxrh_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 41087 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 41094 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 41097 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 41101 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdp_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 41105 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 41109 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 41112 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 41116 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 41119 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3286 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ld" << (am ? "" : "n") << "p\t" << DisasmGZWR(rt) << ", " << DisasmGZWR(rt2) << ", " << DisasmMemoryRI(rn,imm,am);
	}
#line 41126 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 41131 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 41134 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 41138 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdp_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 41142 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 41146 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 41149 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3290 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		/* TODO: catch Non-temporal hint (am == 0) */
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) ), oaddr( addr + U64(imm) );
		addr = (am == 1 ? addr : oaddr);
		U32 data0( cpu.MemRead32( addr + U64(0) ) ),
		data1( cpu.MemRead32( addr + U64(4) ) );
		cpu.SetGZR(rt,  data0);
		cpu.SetGZR(rt2, data1);
		if (am & 1)
		cpu.SetGSR(rn, oaddr );
	}
#line 41167 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 41173 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 41176 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 41181 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdp_w(CodeType code, uint64_t addr)
{
	return new OpLdp_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 41187 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 41194 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 41197 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 41201 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdp_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 41205 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 41209 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 41212 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 41216 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 41219 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3308 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ld" << (am ? "" : "n") << "p\t" << DisasmGZXR(rt) << ", " << DisasmGZXR(rt2) << ", " << DisasmMemoryRI(rn,imm,am);
	}
#line 41226 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 41231 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 41234 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 41238 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdp_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 41242 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 41246 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 41249 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3312 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		/* TODO: catch Non-temporal hint (am == 0) */
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) ), oaddr( addr + U64(imm) );
		addr = (am == 1 ? addr : oaddr);
		U64 data0( cpu.MemRead64( addr + U64(0) ) ),
		data1( cpu.MemRead64( addr + U64(8) ) );
		cpu.SetGZR(rt,  data0);
		cpu.SetGZR(rt2, data1);
		if (am & 1)
		cpu.SetGSR(rn, oaddr );
	}
#line 41266 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 41272 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 41275 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 41280 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdp_x(CodeType code, uint64_t addr)
{
	return new OpLdp_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 41286 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 41293 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 41296 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 41300 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdpsw_xxi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 41304 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 41308 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 41311 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 41315 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 41318 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3339 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ldpsw\t" << DisasmGZXR(rt) << ", " << DisasmGZXR(rt2) << ", " << DisasmMemoryRI(rn,imm,am);
	}
#line 41325 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 41330 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 41333 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 41337 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdpsw_xxi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 41341 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 41345 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 41348 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3343 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S32 S32;
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) ), oaddr( addr + U64(imm) );
		addr = (am == 1 ? addr : oaddr);
		S32 data0( cpu.MemRead32( addr + U64(0) ) ),
		data1( cpu.MemRead32( addr + U64(4) ) );
		cpu.SetGZR(rt,  U64(data0));
		cpu.SetGZR(rt2, U64(data1));
		if (am & 1)
		cpu.SetGSR(rn, oaddr );
	}
#line 41365 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 41371 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 41374 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 41379 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdpsw_xxi(CodeType code, uint64_t addr)
{
	return new OpLdpsw_xxi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 41385 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 41392 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 41395 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 41399 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdr_wxi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 41403 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 41407 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 41410 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 41414 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 41417 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3370 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ld" << (am ? "" : "u") << "r\t" << DisasmGZWR(rt) << ", " << DisasmMemoryRI(rn,imm,am);
	}
#line 41424 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 41429 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 41432 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 41436 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdr_wxi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 41440 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 41444 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 41447 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3374 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) ), oaddr( addr + U64(imm) );
		addr = (am == 1 ? addr : oaddr);
		U32 data( cpu.MemRead32(addr) );
		cpu.SetGZR(rt, data);
		if (am & 1)
		cpu.SetGSR(rn, oaddr );
	}
#line 41462 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 41468 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 41471 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 41476 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdr_wxi(CodeType code, uint64_t addr)
{
	return new OpLdr_wxi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 41482 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 41489 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 41492 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 41496 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdr_wuo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 41500 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 41504 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 41507 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 41511 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 41514 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3389 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ldr\t" << DisasmGZWR(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmI(imm) << "]";
	}
#line 41521 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 41526 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 41529 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 41533 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdr_wuo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 41537 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 41541 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 41544 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3393 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) + U64(imm) );
		U32 data( cpu.MemRead32(addr) );
		cpu.SetGZR(rt, data);
	}
#line 41556 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 41562 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 41565 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 41570 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdr_wuo(CodeType code, uint64_t addr)
{
	return new OpLdr_wuo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 41576 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 41583 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 41586 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 41590 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdr_xxi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 41594 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 41598 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 41601 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 41605 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 41608 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3405 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ld" << (am ? "" : "u") << "r\t" << DisasmGZXR(rt) << ", " << DisasmMemoryRI(rn,imm,am);
	}
#line 41615 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 41620 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 41623 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 41627 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdr_xxi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 41631 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 41635 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 41638 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3409 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) ), oaddr( addr + U64(imm) );
		addr = (am == 1 ? addr : oaddr);
		U64 data( cpu.MemRead64(addr) );
		cpu.SetGZR(rt, data);
		if (am & 1)
		cpu.SetGSR(rn, oaddr );
	}
#line 41652 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 41658 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 41661 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 41666 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdr_xxi(CodeType code, uint64_t addr)
{
	return new OpLdr_xxi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 41672 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 41679 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 41682 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 41686 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdr_xuo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 41690 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 41694 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 41697 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 41701 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 41704 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3423 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ldr\t" << DisasmGZXR(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmI(imm) << "]";
	}
#line 41711 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 41716 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 41719 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 41723 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdr_xuo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 41727 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 41731 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 41734 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3427 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) + U64(imm) );
		U64 data( cpu.MemRead64(addr) );
		cpu.SetGZR(rt, data);
	}
#line 41745 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 41751 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 41754 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 41759 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdr_xuo(CodeType code, uint64_t addr)
{
	return new OpLdr_xuo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 41765 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 41772 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 41775 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 41779 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdr_wlit<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 41783 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 41787 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 41790 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 41794 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 41797 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3448 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ldr\t" << DisasmGZWR(rt) << ", 0x" << std::hex << (this->GetAddr()+imm);
	}
#line 41804 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 41809 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 41812 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 41816 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdr_wlit<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 41820 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 41824 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 41827 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3452 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::U64 U64;
		typedef typename ARCH::S64 S64;

		U64 addr( cpu.GetPC() + U64(S64(imm)) );
		U32 data( cpu.MemRead32(addr) );
		cpu.SetGZR(rt, data);
	}
#line 41840 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 41846 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 41849 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 41854 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdr_wlit(CodeType code, uint64_t addr)
{
	return new OpLdr_wlit<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 41860 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 41867 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 41870 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 41874 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdr_xlit<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 41878 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 41882 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 41885 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 41889 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 41892 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3465 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ldr\t" << DisasmGZXR(rt) << ", 0x" << std::hex << (this->GetAddr()+imm);
	}
#line 41899 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 41904 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 41907 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 41911 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdr_xlit<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 41915 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 41919 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 41922 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3469 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;
		typedef typename ARCH::S64 S64;

		U64 addr( cpu.GetPC() + U64(S64(imm)) );
		U64 data( cpu.MemRead64(addr) );
		cpu.SetGZR(rt, data);
	}
#line 41934 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 41940 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 41943 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 41948 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdr_xlit(CodeType code, uint64_t addr)
{
	return new OpLdr_xlit<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 41954 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 41961 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 41964 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 41968 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdr_wxwu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 41972 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 41976 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 41979 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 41983 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 41986 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3491 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ldr\t" << DisasmGZWR(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZWR(rm) << ",uxtw" << DisasmINZ(" ", shift) << "]";
	}
#line 41993 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 41998 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 42001 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 42005 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdr_wxwu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 42009 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 42013 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 42016 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3495 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::U64 U64;

		U64 offset( U64(U32(cpu.GetGZR(rm))) << shift ), addr( cpu.GetGSR(rn) + offset );
		U32 data( cpu.MemRead32(addr) );
		cpu.SetGZR(rt, data);
	}
#line 42028 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 42034 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 42037 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 42042 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdr_wxwu(CodeType code, uint64_t addr)
{
	return new OpLdr_wxwu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 42048 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 42055 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 42058 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 42062 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdr_wxxu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 42066 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 42070 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 42073 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 42077 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 42080 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3507 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ldr\t" << DisasmGZWR(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZXR(rm) << DisasmINZ(",lsl ",shift) << "]";
	}
#line 42087 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 42092 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 42095 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 42099 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdr_wxxu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 42103 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 42107 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 42110 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3511 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::U64 U64;

		U64 offset( U64(U64(cpu.GetGZR(rm))) << shift ), addr( cpu.GetGSR(rn) + offset );
		U32 data( cpu.MemRead32(addr) );
		cpu.SetGZR(rt, data);
	}
#line 42122 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 42128 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 42131 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 42136 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdr_wxxu(CodeType code, uint64_t addr)
{
	return new OpLdr_wxxu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 42142 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 42149 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 42152 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 42156 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdr_wxws<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 42160 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 42164 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 42167 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 42171 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 42174 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3523 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ldr\t" << DisasmGZWR(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZWR(rm) << ",sxtw" << DisasmINZ(" ", shift) << "]";
	}
#line 42181 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 42186 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 42189 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 42193 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdr_wxws<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 42197 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 42201 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 42204 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3527 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S32 S32;
		typedef typename ARCH::S64 S64;
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::U64 U64;

		U64 offset( S64(S32(cpu.GetGZR(rm))) << shift ), addr( cpu.GetGSR(rn) + offset );
		U32 data( cpu.MemRead32(addr) );
		cpu.SetGZR(rt, data);
	}
#line 42218 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 42224 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 42227 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 42232 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdr_wxws(CodeType code, uint64_t addr)
{
	return new OpLdr_wxws<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 42238 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 42245 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 42248 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 42252 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdr_wxxs<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 42256 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 42260 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 42263 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 42267 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 42270 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3541 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ldr\t" << DisasmGZWR(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZXR(rm) << ",sxtx" << DisasmINZ(" ", shift) << "]";
	}
#line 42277 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 42282 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 42285 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 42289 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdr_wxxs<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 42293 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 42297 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 42300 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3545 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S64 S64;
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::U64 U64;

		U64 offset( S64(S64(cpu.GetGZR(rm))) << shift ), addr( cpu.GetGSR(rn) + offset );
		U32 data( cpu.MemRead32(addr) );
		cpu.SetGZR(rt, data);
	}
#line 42313 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 42319 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 42322 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 42327 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdr_wxxs(CodeType code, uint64_t addr)
{
	return new OpLdr_wxxs<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 42333 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 42340 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 42343 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 42347 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdr_xxwu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 42351 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 42355 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 42358 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 42362 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 42365 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3558 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ldr\t" << DisasmGZXR(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZWR(rm) << ",uxtw" << DisasmINZ(" ", shift) << "]";
	}
#line 42372 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 42377 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 42380 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 42384 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdr_xxwu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 42388 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 42392 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 42395 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3562 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::U64 U64;

		U64 offset( U64(U32(cpu.GetGZR(rm))) << shift ), addr( cpu.GetGSR(rn) + offset );
		U64 data( cpu.MemRead64(addr) );
		cpu.SetGZR(rt, data);
	}
#line 42407 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 42413 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 42416 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 42421 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdr_xxwu(CodeType code, uint64_t addr)
{
	return new OpLdr_xxwu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 42427 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 42434 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 42437 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 42441 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdr_xxxu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 42445 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 42449 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 42452 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 42456 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 42459 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3574 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ldr\t" << DisasmGZXR(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZXR(rm) << DisasmINZ(",lsl ",shift) << "]";
	}
#line 42466 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 42471 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 42474 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 42478 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdr_xxxu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 42482 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 42486 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 42489 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3578 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		U64 offset( U64(U64(cpu.GetGZR(rm))) << shift ), addr( cpu.GetGSR(rn) + offset );
		U64 data( cpu.MemRead64(addr) );
		cpu.SetGZR(rt, data);
	}
#line 42500 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 42506 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 42509 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 42514 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdr_xxxu(CodeType code, uint64_t addr)
{
	return new OpLdr_xxxu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 42520 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 42527 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 42530 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 42534 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdr_xxws<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 42538 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 42542 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 42545 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 42549 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 42552 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3589 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ldr\t" << DisasmGZXR(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZWR(rm) << ",sxtw" << DisasmINZ(" ", shift) << "]";
	}
#line 42559 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 42564 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 42567 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 42571 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdr_xxws<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 42575 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 42579 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 42582 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3593 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S32 S32;
		typedef typename ARCH::S64 S64;
		typedef typename ARCH::U64 U64;

		U64 offset( S64(S32(cpu.GetGZR(rm))) << shift ), addr( cpu.GetGSR(rn) + offset );
		U64 data( cpu.MemRead64(addr) );
		cpu.SetGZR(rt, data);
	}
#line 42595 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 42601 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 42604 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 42609 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdr_xxws(CodeType code, uint64_t addr)
{
	return new OpLdr_xxws<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 42615 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 42622 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 42625 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 42629 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdr_xxxs<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 42633 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 42637 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 42640 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 42644 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 42647 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3606 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ldr\t" << DisasmGZXR(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZXR(rm) << ",sxtx" << DisasmINZ(" ", shift) << "]";
	}
#line 42654 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 42659 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 42662 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 42666 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdr_xxxs<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 42670 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 42674 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 42677 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3610 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S64 S64;
		typedef typename ARCH::U64 U64;

		U64 offset( S64(S64(cpu.GetGZR(rm))) << shift ), addr( cpu.GetGSR(rn) + offset );
		U64 data( cpu.MemRead64(addr) );
		cpu.SetGZR(rt, data);
	}
#line 42689 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 42695 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 42698 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 42703 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdr_xxxs(CodeType code, uint64_t addr)
{
	return new OpLdr_xxxs<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 42709 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 42716 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 42719 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 42723 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrb_wxi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 42727 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 42731 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 42734 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 42738 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 42741 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3632 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ld" << (am ? "" : "u") << "rb\t" << DisasmGZWR(rt) << ", " << DisasmMemoryRI(rn,imm,am);
	}
#line 42748 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 42753 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 42756 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 42760 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrb_wxi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 42764 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 42768 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 42771 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3636 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U8 U8;
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) ), oaddr( addr + U64(imm) );
		addr = (am == 1 ? addr : oaddr);
		U8 data( cpu.MemRead8(addr) );
		cpu.SetGZR(rt, data);
		if (am & 1)
		cpu.SetGSR(rn, oaddr);
	}
#line 42786 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 42792 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 42795 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 42800 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdrb_wxi(CodeType code, uint64_t addr)
{
	return new OpLdrb_wxi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 42806 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 42813 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 42816 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 42820 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrb_wuo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 42824 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 42828 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 42831 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 42835 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 42838 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3651 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ldrb\t" << DisasmGZWR(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmI(imm) << "]";
	}
#line 42845 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 42850 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 42853 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 42857 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrb_wuo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 42861 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 42865 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 42868 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3655 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U8 U8;
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) + U64(imm) );
		U8 data( cpu.MemRead8(addr) );
		cpu.SetGZR(rt, data);
	}
#line 42880 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 42886 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 42889 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 42894 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdrb_wuo(CodeType code, uint64_t addr)
{
	return new OpLdrb_wuo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 42900 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 42907 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 42910 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 42914 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrb_wxwu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 42918 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 42922 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 42925 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 42929 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 42932 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3677 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ldrb\t" << DisasmGZWR(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZWR(rm) << ",uxtw" << DisasmINZ(" ", shift) << "]";
	}
#line 42939 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 42944 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 42947 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 42951 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrb_wxwu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 42955 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 42959 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 42962 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3681 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::U64 U64;

		U64 offset( U64(U32(cpu.GetGZR(rm))) << shift ), addr( cpu.GetGSR(rn) + offset );
		U32 data( cpu.MemRead8(addr) );
		cpu.SetGZR(rt, data);
	}
#line 42974 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 42980 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 42983 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 42988 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdrb_wxwu(CodeType code, uint64_t addr)
{
	return new OpLdrb_wxwu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 42994 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 43001 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 43004 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 43008 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrb_wxxu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 43012 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 43016 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 43019 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 43023 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 43026 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3693 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ldrb\t" << DisasmGZWR(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZXR(rm) << DisasmINZ(",lsl ",shift) << "]";
	}
#line 43033 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 43038 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 43041 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 43045 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrb_wxxu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 43049 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 43053 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 43056 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3697 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::U64 U64;

		U64 offset( U64(U64(cpu.GetGZR(rm))) << shift ), addr( cpu.GetGSR(rn) + offset );
		U32 data( cpu.MemRead8(addr) );
		cpu.SetGZR(rt, data);
	}
#line 43068 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 43074 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 43077 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 43082 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdrb_wxxu(CodeType code, uint64_t addr)
{
	return new OpLdrb_wxxu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 43088 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 43095 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 43098 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 43102 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrb_wxws<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 43106 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 43110 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 43113 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 43117 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 43120 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3709 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ldrb\t" << DisasmGZWR(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZWR(rm) << ",sxtw" << DisasmINZ(" ", shift) << "]";
	}
#line 43127 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 43132 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 43135 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 43139 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrb_wxws<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 43143 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 43147 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 43150 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3713 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S32 S32;
		typedef typename ARCH::S64 S64;
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::U64 U64;

		U64 offset( S64(S32(cpu.GetGZR(rm))) << shift ), addr( cpu.GetGSR(rn) + offset );
		U32 data( cpu.MemRead8(addr) );
		cpu.SetGZR(rt, data);
	}
#line 43164 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 43170 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 43173 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 43178 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdrb_wxws(CodeType code, uint64_t addr)
{
	return new OpLdrb_wxws<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 43184 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 43191 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 43194 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 43198 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrb_wxxs<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 43202 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 43206 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 43209 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 43213 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 43216 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3727 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ldrb\t" << DisasmGZWR(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZXR(rm) << ",sxtx" << DisasmINZ(" ", shift) << "]";
	}
#line 43223 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 43228 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 43231 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 43235 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrb_wxxs<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 43239 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 43243 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 43246 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3731 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S64 S64;
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::U64 U64;

		U64 offset( S64(S64(cpu.GetGZR(rm))) << shift ), addr( cpu.GetGSR(rn) + offset );
		U32 data( cpu.MemRead8(addr) );
		cpu.SetGZR(rt, data);
	}
#line 43259 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 43265 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 43268 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 43273 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdrb_wxxs(CodeType code, uint64_t addr)
{
	return new OpLdrb_wxxs<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 43279 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 43286 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 43289 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 43293 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrh_wxi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 43297 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 43301 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 43304 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 43308 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 43311 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3754 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ld" << (am ? "" : "u") << "rh\t" << DisasmGZWR(rt) << ", " << DisasmMemoryRI(rn,imm,am);
	}
#line 43318 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 43323 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 43326 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 43330 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrh_wxi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 43334 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 43338 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 43341 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3758 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U16 U16;
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) ), oaddr( addr + U64(imm) );
		addr = (am == 1 ? addr : oaddr);
		U16 data( cpu.MemRead16(addr) );
		cpu.SetGZR(rt, data);
		if (am & 1)
		cpu.SetGSR(rn, oaddr );
	}
#line 43356 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 43362 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 43365 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 43370 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdrh_wxi(CodeType code, uint64_t addr)
{
	return new OpLdrh_wxi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 43376 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 43383 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 43386 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 43390 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrh_wuo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 43394 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 43398 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 43401 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 43405 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 43408 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3773 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ldrh\t" << DisasmGZWR(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmI(imm) << "]";
	}
#line 43415 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 43420 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 43423 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 43427 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrh_wuo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 43431 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 43435 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 43438 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3777 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U16 U16;
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) + U64(imm) );
		U16 data( cpu.MemRead16(addr) );
		cpu.SetGZR(rt, data);
	}
#line 43450 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 43456 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 43459 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 43464 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdrh_wuo(CodeType code, uint64_t addr)
{
	return new OpLdrh_wuo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 43470 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 43477 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 43480 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 43484 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrh_wxwu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 43488 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 43492 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 43495 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 43499 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 43502 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3799 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ldrh\t" << DisasmGZWR(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZWR(rm) << ",uxtw" << DisasmINZ(" ", shift) << "]";
	}
#line 43509 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 43514 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 43517 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 43521 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrh_wxwu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 43525 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 43529 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 43532 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3803 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::U64 U64;

		U64 offset( U64(U32(cpu.GetGZR(rm))) << shift ), addr( cpu.GetGSR(rn) + offset );
		U32 data( cpu.MemRead16(addr) );
		cpu.SetGZR(rt, data);
	}
#line 43544 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 43550 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 43553 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 43558 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdrh_wxwu(CodeType code, uint64_t addr)
{
	return new OpLdrh_wxwu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 43564 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 43571 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 43574 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 43578 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrh_wxxu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 43582 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 43586 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 43589 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 43593 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 43596 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3815 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ldrh\t" << DisasmGZWR(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZXR(rm) << DisasmINZ(",lsl ",shift) << "]";
	}
#line 43603 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 43608 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 43611 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 43615 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrh_wxxu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 43619 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 43623 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 43626 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3819 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::U64 U64;

		U64 offset( U64(U64(cpu.GetGZR(rm))) << shift ), addr( cpu.GetGSR(rn) + offset );
		U32 data( cpu.MemRead16(addr) );
		cpu.SetGZR(rt, data);
	}
#line 43638 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 43644 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 43647 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 43652 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdrh_wxxu(CodeType code, uint64_t addr)
{
	return new OpLdrh_wxxu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 43658 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 43665 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 43668 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 43672 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrh_wxws<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 43676 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 43680 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 43683 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 43687 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 43690 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3831 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ldrh\t" << DisasmGZWR(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZWR(rm) << ",sxtw" << DisasmINZ(" ", shift) << "]";
	}
#line 43697 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 43702 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 43705 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 43709 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrh_wxws<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 43713 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 43717 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 43720 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3835 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S32 S32;
		typedef typename ARCH::S64 S64;
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::U64 U64;

		U64 offset( S64(S32(cpu.GetGZR(rm))) << shift ), addr( cpu.GetGSR(rn) + offset );
		U32 data( cpu.MemRead16(addr) );
		cpu.SetGZR(rt, data);
	}
#line 43734 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 43740 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 43743 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 43748 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdrh_wxws(CodeType code, uint64_t addr)
{
	return new OpLdrh_wxws<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 43754 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 43761 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 43764 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 43768 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrh_wxxs<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 43772 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 43776 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 43779 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 43783 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 43786 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3849 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ldrh\t" << DisasmGZWR(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZXR(rm) << ",sxtx" << DisasmINZ(" ", shift) << "]";
	}
#line 43793 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 43798 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 43801 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 43805 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrh_wxxs<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 43809 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 43813 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 43816 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3853 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S64 S64;
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::U64 U64;

		U64 offset( S64(S64(cpu.GetGZR(rm))) << shift ), addr( cpu.GetGSR(rn) + offset );
		U32 data( cpu.MemRead16(addr) );
		cpu.SetGZR(rt, data);
	}
#line 43829 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 43835 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 43838 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 43843 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdrh_wxxs(CodeType code, uint64_t addr)
{
	return new OpLdrh_wxxs<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 43849 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 43856 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 43859 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 43863 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrsb_wxi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 43867 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 43871 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 43874 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 43878 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 43881 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3876 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ld" << (am ? "" : "u") << "rsb\t" << DisasmGZWR(rt) << ", " << DisasmMemoryRI(rn,imm,am);
	}
#line 43888 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 43893 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 43896 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 43900 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrsb_wxi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 43904 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 43908 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 43911 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3880 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S8  S8;
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) ), oaddr( addr + U64(imm) );
		addr = (am == 1 ? addr : oaddr);
		S8 data( cpu.MemRead8(addr) );
		cpu.SetGZR(rt, U32(data));
		if (am & 1)
		cpu.SetGSR(rn, oaddr);
	}
#line 43927 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 43933 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 43936 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 43941 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdrsb_wxi(CodeType code, uint64_t addr)
{
	return new OpLdrsb_wxi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 43947 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 43954 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 43957 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 43961 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrsb_wuo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 43965 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 43969 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 43972 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 43976 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 43979 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3896 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ldrsb\t" << DisasmGZWR(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmI(imm) << "]";
	}
#line 43986 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 43991 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 43994 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 43998 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrsb_wuo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 44002 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 44006 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 44009 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3900 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S8  S8;
		typedef typename ARCH::S32 S32;
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) + U64(imm) );
		S8 data( cpu.MemRead8(addr) );
		cpu.SetGZR(rt, U32(S32(data)));
	}
#line 44023 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 44029 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 44032 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 44037 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdrsb_wuo(CodeType code, uint64_t addr)
{
	return new OpLdrsb_wuo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 44043 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 44050 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 44053 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 44057 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrsb_xxi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 44061 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 44065 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 44068 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 44072 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 44075 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3914 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ld" << (am ? "" : "u") << "rsb\t" << DisasmGZXR(rt) << ", " << DisasmMemoryRI(rn,imm,am);
	}
#line 44082 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 44087 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 44090 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 44094 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrsb_xxi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 44098 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 44102 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 44105 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3918 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S8  S8;
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) ), oaddr( addr + U64(imm) );
		addr = (am == 1 ? addr : oaddr);
		S8 data( cpu.MemRead8(addr) );
		cpu.SetGZR(rt, U64(data));
		if (am & 1)
		cpu.SetGSR(rn, oaddr);
	}
#line 44120 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 44126 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 44129 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 44134 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdrsb_xxi(CodeType code, uint64_t addr)
{
	return new OpLdrsb_xxi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 44140 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 44147 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 44150 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 44154 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrsb_xuo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 44158 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 44162 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 44165 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 44169 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 44172 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3933 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ldrsb\t" << DisasmGZXR(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmI(imm) << "]";
	}
#line 44179 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 44184 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 44187 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 44191 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrsb_xuo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 44195 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 44199 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 44202 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3937 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S8  S8;
		typedef typename ARCH::S64 S64;
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) + U64(imm) );
		S8 data( cpu.MemRead8(addr) );
		cpu.SetGZR(rt, U64(S64(data)));
	}
#line 44215 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 44221 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 44224 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 44229 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdrsb_xuo(CodeType code, uint64_t addr)
{
	return new OpLdrsb_xuo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 44235 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 44242 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 44245 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 44249 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrsb_wxwu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 44253 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 44257 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 44260 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 44264 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 44267 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3960 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ldrsb\t" << DisasmGZWR(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZWR(rm) << ",uxtw" << DisasmINZ(" ", shift) << "]";
	}
#line 44274 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 44279 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 44282 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 44286 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrsb_wxwu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 44290 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 44294 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 44297 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3964 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S32 S32;
		typedef typename ARCH::S8 S8;
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::U64 U64;

		U64 offset( U64(U32(cpu.GetGZR(rm))) << shift ), addr( cpu.GetGSR(rn) + offset );
		U32 data( S32(S8(cpu.MemRead8(addr))) );
		cpu.SetGZR(rt, data);
	}
#line 44311 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 44317 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 44320 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 44325 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdrsb_wxwu(CodeType code, uint64_t addr)
{
	return new OpLdrsb_wxwu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 44331 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 44338 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 44341 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 44345 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrsb_wxxu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 44349 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 44353 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 44356 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 44360 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 44363 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3978 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ldrsb\t" << DisasmGZWR(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZXR(rm) << DisasmINZ(",lsl ",shift) << "]";
	}
#line 44370 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 44375 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 44378 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 44382 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrsb_wxxu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 44386 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 44390 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 44393 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3982 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S32 S32;
		typedef typename ARCH::S8 S8;
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::U64 U64;

		U64 offset( U64(U64(cpu.GetGZR(rm))) << shift ), addr( cpu.GetGSR(rn) + offset );
		U32 data( S32(S8(cpu.MemRead8(addr))) );
		cpu.SetGZR(rt, data);
	}
#line 44407 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 44413 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 44416 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 44421 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdrsb_wxxu(CodeType code, uint64_t addr)
{
	return new OpLdrsb_wxxu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 44427 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 44434 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 44437 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 44441 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrsb_wxws<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 44445 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 44449 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 44452 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 44456 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 44459 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 3996 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ldrsb\t" << DisasmGZWR(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZWR(rm) << ",sxtw" << DisasmINZ(" ", shift) << "]";
	}
#line 44466 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 44471 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 44474 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 44478 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrsb_wxws<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 44482 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 44486 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 44489 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4000 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S32 S32;
		typedef typename ARCH::S64 S64;
		typedef typename ARCH::S8 S8;
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::U64 U64;

		U64 offset( S64(S32(cpu.GetGZR(rm))) << shift ), addr( cpu.GetGSR(rn) + offset );
		U32 data( S32(S8(cpu.MemRead8(addr))) );
		cpu.SetGZR(rt, data);
	}
#line 44504 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 44510 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 44513 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 44518 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdrsb_wxws(CodeType code, uint64_t addr)
{
	return new OpLdrsb_wxws<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 44524 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 44531 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 44534 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 44538 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrsb_wxxs<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 44542 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 44546 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 44549 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 44553 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 44556 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4015 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ldrsb\t" << DisasmGZWR(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZXR(rm) << ",sxtx" << DisasmINZ(" ", shift) << "]";
	}
#line 44563 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 44568 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 44571 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 44575 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrsb_wxxs<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 44579 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 44583 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 44586 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4019 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S32 S32;
		typedef typename ARCH::S64 S64;
		typedef typename ARCH::S8 S8;
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::U64 U64;

		U64 offset( S64(S64(cpu.GetGZR(rm))) << shift ), addr( cpu.GetGSR(rn) + offset );
		U32 data( S32(S8(cpu.MemRead8(addr))) );
		cpu.SetGZR(rt, data);
	}
#line 44601 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 44607 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 44610 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 44615 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdrsb_wxxs(CodeType code, uint64_t addr)
{
	return new OpLdrsb_wxxs<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 44621 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 44628 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 44631 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 44635 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrsb_xxwu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 44639 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 44643 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 44646 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 44650 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 44653 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4034 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ldrsb\t" << DisasmGZXR(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZWR(rm) << ",uxtw" << DisasmINZ(" ", shift) << "]";
	}
#line 44660 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 44665 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 44668 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 44672 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrsb_xxwu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 44676 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 44680 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 44683 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4038 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S64 S64;
		typedef typename ARCH::S8 S8;
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::U64 U64;

		U64 offset( U64(U32(cpu.GetGZR(rm))) << shift ), addr( cpu.GetGSR(rn) + offset );
		U64 data( S64(S8(cpu.MemRead8(addr))) );
		cpu.SetGZR(rt, data);
	}
#line 44697 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 44703 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 44706 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 44711 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdrsb_xxwu(CodeType code, uint64_t addr)
{
	return new OpLdrsb_xxwu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 44717 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 44724 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 44727 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 44731 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrsb_xxxu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 44735 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 44739 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 44742 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 44746 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 44749 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4052 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ldrsb\t" << DisasmGZXR(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZXR(rm) << DisasmINZ(",lsl ",shift) << "]";
	}
#line 44756 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 44761 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 44764 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 44768 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrsb_xxxu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 44772 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 44776 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 44779 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4056 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S64 S64;
		typedef typename ARCH::S8 S8;
		typedef typename ARCH::U64 U64;

		U64 offset( U64(U64(cpu.GetGZR(rm))) << shift ), addr( cpu.GetGSR(rn) + offset );
		U64 data( S64(S8(cpu.MemRead8(addr))) );
		cpu.SetGZR(rt, data);
	}
#line 44792 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 44798 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 44801 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 44806 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdrsb_xxxu(CodeType code, uint64_t addr)
{
	return new OpLdrsb_xxxu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 44812 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 44819 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 44822 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 44826 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrsb_xxws<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 44830 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 44834 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 44837 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 44841 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 44844 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4069 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ldrsb\t" << DisasmGZXR(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZWR(rm) << ",sxtw" << DisasmINZ(" ", shift) << "]";
	}
#line 44851 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 44856 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 44859 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 44863 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrsb_xxws<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 44867 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 44871 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 44874 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4073 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S32 S32;
		typedef typename ARCH::S64 S64;
		typedef typename ARCH::S8 S8;
		typedef typename ARCH::U64 U64;

		U64 offset( S64(S32(cpu.GetGZR(rm))) << shift ), addr( cpu.GetGSR(rn) + offset );
		U64 data( S64(S8(cpu.MemRead8(addr))) );
		cpu.SetGZR(rt, data);
	}
#line 44888 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 44894 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 44897 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 44902 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdrsb_xxws(CodeType code, uint64_t addr)
{
	return new OpLdrsb_xxws<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 44908 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 44915 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 44918 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 44922 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrsb_xxxs<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 44926 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 44930 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 44933 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 44937 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 44940 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4087 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ldrsb\t" << DisasmGZXR(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZXR(rm) << ",sxtx" << DisasmINZ(" ", shift) << "]";
	}
#line 44947 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 44952 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 44955 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 44959 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrsb_xxxs<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 44963 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 44967 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 44970 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4091 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S64 S64;
		typedef typename ARCH::S8 S8;
		typedef typename ARCH::U64 U64;

		U64 offset( S64(S64(cpu.GetGZR(rm))) << shift ), addr( cpu.GetGSR(rn) + offset );
		U64 data( S64(S8(cpu.MemRead8(addr))) );
		cpu.SetGZR(rt, data);
	}
#line 44983 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 44989 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 44992 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 44997 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdrsb_xxxs(CodeType code, uint64_t addr)
{
	return new OpLdrsb_xxxs<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 45003 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 45010 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 45013 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 45017 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrsh_wxi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 45021 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 45025 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 45028 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 45032 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 45035 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4114 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ld" << (am ? "" : "u") << "rsh\t" << DisasmGZWR(rt) << ", " << DisasmMemoryRI(rn,imm,am);
	}
#line 45042 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 45047 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 45050 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 45054 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrsh_wxi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 45058 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 45062 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 45065 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4118 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S16 S16;
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) ), oaddr( addr + U64(imm) );
		addr = (am == 1 ? addr : oaddr);
		S16 data( cpu.MemRead16(addr) );
		cpu.SetGZR(rt, U32(data));
		if (am & 1)
		cpu.SetGSR(rn, oaddr );
	}
#line 45081 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 45087 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 45090 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 45095 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdrsh_wxi(CodeType code, uint64_t addr)
{
	return new OpLdrsh_wxi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 45101 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 45108 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 45111 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 45115 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrsh_wuo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 45119 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 45123 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 45126 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 45130 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 45133 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4134 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ldrsh\t" << DisasmGZWR(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmI(imm) << "]";
	}
#line 45140 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 45145 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 45148 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 45152 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrsh_wuo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 45156 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 45160 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 45163 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4138 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S16 S16;
		typedef typename ARCH::S32 S32;
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) + U64(imm) );
		S16 data( cpu.MemRead16(addr) );
		cpu.SetGZR(rt, U32(S32(data)));
	}
#line 45177 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 45183 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 45186 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 45191 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdrsh_wuo(CodeType code, uint64_t addr)
{
	return new OpLdrsh_wuo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 45197 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 45204 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 45207 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 45211 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrsh_xxi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 45215 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 45219 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 45222 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 45226 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 45229 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4152 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ld" << (am ? "" : "u") << "rsh\t" << DisasmGZXR(rt) << ", " << DisasmMemoryRI(rn,imm,am);
	}
#line 45236 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 45241 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 45244 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 45248 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrsh_xxi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 45252 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 45256 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 45259 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4156 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S16 S16;
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) ), oaddr( addr + U64(imm) );
		addr = (am == 1 ? addr : oaddr);
		S16 data( cpu.MemRead16(addr) );
		cpu.SetGZR(rt, U64(data));
		if (am & 1)
		cpu.SetGSR(rn, oaddr);
	}
#line 45274 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 45280 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 45283 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 45288 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdrsh_xxi(CodeType code, uint64_t addr)
{
	return new OpLdrsh_xxi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 45294 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 45301 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 45304 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 45308 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrsh_xuo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 45312 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 45316 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 45319 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 45323 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 45326 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4171 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ldrsh\t" << DisasmGZXR(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmI(imm) << "]";
	}
#line 45333 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 45338 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 45341 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 45345 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrsh_xuo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 45349 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 45353 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 45356 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4175 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S16 S16;
		typedef typename ARCH::S64 S64;
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) + U64(imm) );
		S16 data( cpu.MemRead16(addr) );
		cpu.SetGZR(rt, U64(S64(data)));
	}
#line 45369 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 45375 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 45378 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 45383 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdrsh_xuo(CodeType code, uint64_t addr)
{
	return new OpLdrsh_xuo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 45389 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 45396 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 45399 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 45403 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrsh_wxwu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 45407 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 45411 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 45414 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 45418 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 45421 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4198 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ldrsh\t" << DisasmGZWR(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZWR(rm) << ",uxtw" << DisasmINZ(" ", shift) << "]";
	}
#line 45428 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 45433 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 45436 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 45440 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrsh_wxwu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 45444 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 45448 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 45451 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4202 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S16 S16;
		typedef typename ARCH::S32 S32;
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::U64 U64;

		U64 offset( U64(U32(cpu.GetGZR(rm))) << shift ), addr( cpu.GetGSR(rn) + offset );
		U32 data( S32(S16(cpu.MemRead16(addr))) );
		cpu.SetGZR(rt, data);
	}
#line 45465 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 45471 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 45474 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 45479 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdrsh_wxwu(CodeType code, uint64_t addr)
{
	return new OpLdrsh_wxwu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 45485 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 45492 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 45495 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 45499 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrsh_wxxu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 45503 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 45507 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 45510 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 45514 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 45517 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4216 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ldrsh\t" << DisasmGZWR(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZXR(rm) << DisasmINZ(",lsl ",shift) << "]";
	}
#line 45524 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 45529 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 45532 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 45536 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrsh_wxxu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 45540 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 45544 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 45547 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4220 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S16 S16;
		typedef typename ARCH::S32 S32;
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::U64 U64;

		U64 offset( U64(U64(cpu.GetGZR(rm))) << shift ), addr( cpu.GetGSR(rn) + offset );
		U32 data( S32(S16(cpu.MemRead16(addr))) );
		cpu.SetGZR(rt, data);
	}
#line 45561 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 45567 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 45570 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 45575 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdrsh_wxxu(CodeType code, uint64_t addr)
{
	return new OpLdrsh_wxxu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 45581 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 45588 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 45591 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 45595 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrsh_wxws<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 45599 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 45603 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 45606 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 45610 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 45613 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4234 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ldrsh\t" << DisasmGZWR(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZWR(rm) << ",sxtw" << DisasmINZ(" ", shift) << "]";
	}
#line 45620 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 45625 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 45628 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 45632 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrsh_wxws<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 45636 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 45640 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 45643 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4238 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S16 S16;
		typedef typename ARCH::S32 S32;
		typedef typename ARCH::S64 S64;
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::U64 U64;

		U64 offset( S64(S32(cpu.GetGZR(rm))) << shift ), addr( cpu.GetGSR(rn) + offset );
		U32 data( S32(S16(cpu.MemRead16(addr))) );
		cpu.SetGZR(rt, data);
	}
#line 45658 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 45664 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 45667 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 45672 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdrsh_wxws(CodeType code, uint64_t addr)
{
	return new OpLdrsh_wxws<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 45678 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 45685 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 45688 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 45692 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrsh_wxxs<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 45696 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 45700 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 45703 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 45707 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 45710 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4253 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ldrsh\t" << DisasmGZWR(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZXR(rm) << ",sxtx" << DisasmINZ(" ", shift) << "]";
	}
#line 45717 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 45722 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 45725 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 45729 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrsh_wxxs<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 45733 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 45737 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 45740 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4257 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S16 S16;
		typedef typename ARCH::S32 S32;
		typedef typename ARCH::S64 S64;
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::U64 U64;

		U64 offset( S64(S64(cpu.GetGZR(rm))) << shift ), addr( cpu.GetGSR(rn) + offset );
		U32 data( S32(S16(cpu.MemRead16(addr))) );
		cpu.SetGZR(rt, data);
	}
#line 45755 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 45761 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 45764 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 45769 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdrsh_wxxs(CodeType code, uint64_t addr)
{
	return new OpLdrsh_wxxs<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 45775 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 45782 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 45785 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 45789 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrsh_xxwu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 45793 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 45797 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 45800 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 45804 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 45807 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4272 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ldrsh\t" << DisasmGZXR(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZWR(rm) << ",uxtw" << DisasmINZ(" ", shift) << "]";
	}
#line 45814 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 45819 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 45822 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 45826 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrsh_xxwu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 45830 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 45834 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 45837 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4276 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S16 S16;
		typedef typename ARCH::S64 S64;
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::U64 U64;

		U64 offset( U64(U32(cpu.GetGZR(rm))) << shift ), addr( cpu.GetGSR(rn) + offset );
		U64 data( S64(S16(cpu.MemRead16(addr))) );
		cpu.SetGZR(rt, data);
	}
#line 45851 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 45857 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 45860 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 45865 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdrsh_xxwu(CodeType code, uint64_t addr)
{
	return new OpLdrsh_xxwu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 45871 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 45878 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 45881 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 45885 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrsh_xxxu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 45889 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 45893 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 45896 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 45900 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 45903 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4290 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ldrsh\t" << DisasmGZXR(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZXR(rm) << DisasmINZ(",lsl ",shift) << "]";
	}
#line 45910 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 45915 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 45918 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 45922 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrsh_xxxu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 45926 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 45930 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 45933 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4294 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S16 S16;
		typedef typename ARCH::S64 S64;
		typedef typename ARCH::U64 U64;

		U64 offset( U64(U64(cpu.GetGZR(rm))) << shift ), addr( cpu.GetGSR(rn) + offset );
		U64 data( S64(S16(cpu.MemRead16(addr))) );
		cpu.SetGZR(rt, data);
	}
#line 45946 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 45952 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 45955 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 45960 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdrsh_xxxu(CodeType code, uint64_t addr)
{
	return new OpLdrsh_xxxu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 45966 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 45973 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 45976 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 45980 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrsh_xxws<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 45984 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 45988 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 45991 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 45995 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 45998 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4307 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ldrsh\t" << DisasmGZXR(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZWR(rm) << ",sxtw" << DisasmINZ(" ", shift) << "]";
	}
#line 46005 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 46010 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 46013 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 46017 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrsh_xxws<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 46021 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 46025 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 46028 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4311 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S16 S16;
		typedef typename ARCH::S32 S32;
		typedef typename ARCH::S64 S64;
		typedef typename ARCH::U64 U64;

		U64 offset( S64(S32(cpu.GetGZR(rm))) << shift ), addr( cpu.GetGSR(rn) + offset );
		U64 data( S64(S16(cpu.MemRead16(addr))) );
		cpu.SetGZR(rt, data);
	}
#line 46042 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 46048 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 46051 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 46056 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdrsh_xxws(CodeType code, uint64_t addr)
{
	return new OpLdrsh_xxws<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 46062 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 46069 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 46072 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 46076 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrsh_xxxs<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 46080 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 46084 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 46087 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 46091 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 46094 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4325 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ldrsh\t" << DisasmGZXR(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZXR(rm) << ",sxtx" << DisasmINZ(" ", shift) << "]";
	}
#line 46101 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 46106 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 46109 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 46113 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrsh_xxxs<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 46117 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 46121 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 46124 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4329 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S16 S16;
		typedef typename ARCH::S64 S64;
		typedef typename ARCH::U64 U64;

		U64 offset( S64(S64(cpu.GetGZR(rm))) << shift ), addr( cpu.GetGSR(rn) + offset );
		U64 data( S64(S16(cpu.MemRead16(addr))) );
		cpu.SetGZR(rt, data);
	}
#line 46137 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 46143 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 46146 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 46151 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdrsh_xxxs(CodeType code, uint64_t addr)
{
	return new OpLdrsh_xxxs<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 46157 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 46164 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 46167 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 46171 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrsw_xlit<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 46175 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 46179 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 46182 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 46186 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 46189 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4352 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ldrsw\t" << DisasmGZXR(rt) << ", 0x" << std::hex << (this->GetAddr()+imm);
	}
#line 46196 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 46201 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 46204 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 46208 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrsw_xlit<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 46212 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 46216 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 46219 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4356 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;
		typedef typename ARCH::S32 S32;
		typedef typename ARCH::S64 S64;

		U64 addr( cpu.GetPC() + U64(S64(imm)) );
		U64 data( S64(S32( cpu.MemRead32(addr))) );
		cpu.SetGZR(rt, data);
	}
#line 46232 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 46238 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 46241 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 46246 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdrsw_xlit(CodeType code, uint64_t addr)
{
	return new OpLdrsw_xlit<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 46252 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 46259 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 46262 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 46266 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrsw_xxi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 46270 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 46274 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 46277 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 46281 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 46284 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4379 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ld" << (am ? "" : "u") << "rsw\t" << DisasmGZXR(rt) << ", " << DisasmMemoryRI(rn,imm,am);
	}
#line 46291 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 46296 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 46299 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 46303 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrsw_xxi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 46307 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 46311 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 46314 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4383 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S32  S32;
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) ), oaddr( addr + U64(imm) );
		addr = (am == 1 ? addr : oaddr);
		S32 data( cpu.MemRead32(addr) );
		cpu.SetGZR(rt, U64(data));
		if (am & 1)
		cpu.SetGSR(rn, oaddr);
	}
#line 46329 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 46335 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 46338 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 46343 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdrsw_xxi(CodeType code, uint64_t addr)
{
	return new OpLdrsw_xxi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 46349 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 46356 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 46359 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 46363 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrsw_xuo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 46367 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 46371 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 46374 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 46378 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 46381 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4398 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ldrsw\t" << DisasmGZXR(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmI(imm) << "]";
	}
#line 46388 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 46393 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 46396 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 46400 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrsw_xuo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 46404 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 46408 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 46411 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4402 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S32  S32;
		typedef typename ARCH::S64 S64;
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) + U64(imm) );
		S32 data( cpu.MemRead32(addr) );
		cpu.SetGZR(rt, U64(S64(data)));
	}
#line 46424 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 46430 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 46433 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 46438 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdrsw_xuo(CodeType code, uint64_t addr)
{
	return new OpLdrsw_xuo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 46444 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 46451 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 46454 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 46458 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrsw_xxwu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 46462 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 46466 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 46469 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 46473 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 46476 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4425 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ldrsw\t" << DisasmGZXR(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZWR(rm) << ",uxtw" << DisasmINZ(" ", shift) << "]";
	}
#line 46483 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 46488 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 46491 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 46495 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrsw_xxwu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 46499 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 46503 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 46506 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4429 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S32 S32;
		typedef typename ARCH::S64 S64;
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::U64 U64;

		U64 offset( U64(U32(cpu.GetGZR(rm))) << shift ), addr( cpu.GetGSR(rn) + offset );
		U64 data( S64(S32(cpu.MemRead32(addr))) );
		cpu.SetGZR(rt, data);
	}
#line 46520 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 46526 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 46529 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 46534 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdrsw_xxwu(CodeType code, uint64_t addr)
{
	return new OpLdrsw_xxwu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 46540 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 46547 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 46550 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 46554 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrsw_xxxu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 46558 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 46562 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 46565 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 46569 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 46572 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4443 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ldrsw\t" << DisasmGZXR(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZXR(rm) << DisasmINZ(",lsl ",shift) << "]";
	}
#line 46579 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 46584 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 46587 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 46591 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrsw_xxxu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 46595 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 46599 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 46602 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4447 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S32 S32;
		typedef typename ARCH::S64 S64;
		typedef typename ARCH::U64 U64;

		U64 offset( U64(U64(cpu.GetGZR(rm))) << shift ), addr( cpu.GetGSR(rn) + offset );
		U64 data( S64(S32(cpu.MemRead32(addr))) );
		cpu.SetGZR(rt, data);
	}
#line 46615 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 46621 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 46624 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 46629 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdrsw_xxxu(CodeType code, uint64_t addr)
{
	return new OpLdrsw_xxxu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 46635 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 46642 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 46645 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 46649 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrsw_xxws<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 46653 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 46657 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 46660 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 46664 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 46667 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4460 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ldrsw\t" << DisasmGZXR(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZWR(rm) << ",sxtw" << DisasmINZ(" ", shift) << "]";
	}
#line 46674 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 46679 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 46682 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 46686 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrsw_xxws<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 46690 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 46694 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 46697 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4464 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S32 S32;
		typedef typename ARCH::S64 S64;
		typedef typename ARCH::U64 U64;

		U64 offset( S64(S32(cpu.GetGZR(rm))) << shift ), addr( cpu.GetGSR(rn) + offset );
		U64 data( S64(S32(cpu.MemRead32(addr))) );
		cpu.SetGZR(rt, data);
	}
#line 46710 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 46716 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 46719 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 46724 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdrsw_xxws(CodeType code, uint64_t addr)
{
	return new OpLdrsw_xxws<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 46730 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 46737 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 46740 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 46744 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrsw_xxxs<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 46748 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 46752 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 46755 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 46759 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 46762 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4477 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ldrsw\t" << DisasmGZXR(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZXR(rm) << ",sxtx" << DisasmINZ(" ", shift) << "]";
	}
#line 46769 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 46774 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 46777 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 46781 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdrsw_xxxs<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 46785 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 46789 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 46792 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4481 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S32 S32;
		typedef typename ARCH::S64 S64;
		typedef typename ARCH::U64 U64;

		U64 offset( S64(S64(cpu.GetGZR(rm))) << shift ), addr( cpu.GetGSR(rn) + offset );
		U64 data( S64(S32(cpu.MemRead32(addr))) );
		cpu.SetGZR(rt, data);
	}
#line 46805 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 46811 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 46814 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 46819 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdrsw_xxxs(CodeType code, uint64_t addr)
{
	return new OpLdrsw_xxxs<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 46825 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 46832 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 46835 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 46839 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdtr_wbo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 46843 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 46847 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 46850 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 46854 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 46857 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4498 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ldtr\t" << DisasmGZWR(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmI(imm) << "]";
	}
#line 46864 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 46870 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 46873 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 46878 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdtr_wbo(CodeType code, uint64_t addr)
{
	return new OpLdtr_wbo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 46884 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 46891 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 46894 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 46898 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdtr_xbo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 46902 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 46906 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 46909 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 46913 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 46916 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4505 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ldtr\t" << DisasmGZXR(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmI(imm) << "]";
	}
#line 46923 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 46929 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 46932 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 46937 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdtr_xbo(CodeType code, uint64_t addr)
{
	return new OpLdtr_xbo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 46943 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 46950 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 46953 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 46957 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdtrb_wbo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 46961 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 46965 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 46968 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 46972 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 46975 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4512 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ldtrb\t" << DisasmGZWR(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmI(imm) << "]";
	}
#line 46982 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 46988 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 46991 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 46996 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdtrb_wbo(CodeType code, uint64_t addr)
{
	return new OpLdtrb_wbo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 47002 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 47009 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 47012 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 47016 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdtrh_wbo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 47020 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 47024 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 47027 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 47031 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 47034 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4519 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ldtrh\t" << DisasmGZWR(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmI(imm) << "]";
	}
#line 47041 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 47047 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 47050 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 47055 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdtrh_wbo(CodeType code, uint64_t addr)
{
	return new OpLdtrh_wbo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 47061 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 47068 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 47071 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 47075 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdtrsb_wbo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 47079 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 47083 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 47086 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 47090 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 47093 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4526 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ldtrsb\t" << DisasmGZWR(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmI(imm) << "]";
	}
#line 47100 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 47106 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 47109 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 47114 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdtrsb_wbo(CodeType code, uint64_t addr)
{
	return new OpLdtrsb_wbo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 47120 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 47127 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 47130 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 47134 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdtrsb_xbo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 47138 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 47142 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 47145 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 47149 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 47152 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4533 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ldtrsb\t" << DisasmGZXR(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmI(imm) << "]";
	}
#line 47159 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 47165 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 47168 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 47173 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdtrsb_xbo(CodeType code, uint64_t addr)
{
	return new OpLdtrsb_xbo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 47179 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 47186 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 47189 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 47193 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdtrsh_wbo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 47197 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 47201 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 47204 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 47208 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 47211 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4540 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ldtrsh\t" << DisasmGZWR(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmI(imm) << "]";
	}
#line 47218 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 47224 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 47227 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 47232 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdtrsh_wbo(CodeType code, uint64_t addr)
{
	return new OpLdtrsh_wbo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 47238 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 47245 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 47248 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 47252 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdtrsh_xbo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 47256 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 47260 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 47263 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 47267 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 47270 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4547 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ldtrsh\t" << DisasmGZXR(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmI(imm) << "]";
	}
#line 47277 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 47283 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 47286 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 47291 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdtrsh_xbo(CodeType code, uint64_t addr)
{
	return new OpLdtrsh_xbo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 47297 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 47304 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 47307 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 47311 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdtrsw_xbo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 47315 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 47319 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 47322 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 47326 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 47329 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4554 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ldtrsw\t" << DisasmGZXR(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmI(imm) << "]";
	}
#line 47336 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 47342 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 47345 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 47350 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdtrsw_xbo(CodeType code, uint64_t addr)
{
	return new OpLdtrsw_xbo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 47356 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 47363 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 47366 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 47370 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdxp_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 47374 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 47378 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 47381 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 47385 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 47388 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4567 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ldxp\t" << DisasmGZWR(rt) << ", " << DisasmGZWR(rt2) << ", [" << DisasmGSXR(rn) << "]";
	}
#line 47395 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 47400 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 47403 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 47407 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdxp_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 47411 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 47415 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 47418 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4571 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) );
		cpu.SetExclusiveMonitors( addr, 8 );
		U32 data0( cpu.MemRead32( addr + U64(0) ) ),
		data1( cpu.MemRead32( addr + U64(4) ) );
		cpu.SetGZR(rt,  data0);
		cpu.SetGZR(rt2, data1);
	}
#line 47433 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 47439 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 47442 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 47447 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdxp_w(CodeType code, uint64_t addr)
{
	return new OpLdxp_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 47453 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 47460 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 47463 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 47467 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdxp_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 47471 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 47475 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 47478 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 47482 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 47485 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4586 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ldxp\t" << DisasmGZXR(rt) << ", " << DisasmGZXR(rt2) << ", [" << DisasmGSXR(rn) << "]";
	}
#line 47492 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 47497 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 47500 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 47504 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdxp_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 47508 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 47512 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 47515 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4590 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) );
		cpu.SetExclusiveMonitors( addr, 16 );
		U64 data0( cpu.MemRead64( addr + U64(0) ) ),
		data1( cpu.MemRead64( addr + U64(8) ) );
		cpu.SetGZR(rt,  data0);
		cpu.SetGZR(rt2, data1);
	}
#line 47529 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 47535 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 47538 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 47543 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdxp_x(CodeType code, uint64_t addr)
{
	return new OpLdxp_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 47549 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 47556 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 47559 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 47563 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdxr_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 47567 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 47571 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 47574 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 47578 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 47581 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4614 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ldxr\t" << DisasmGZWR(rt) << ", [" << DisasmGSXR(rn) << "]";
	}
#line 47588 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 47593 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 47596 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 47600 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdxr_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 47604 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 47608 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 47611 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4618 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		U64 addr = cpu.GetGSR(rn);
		cpu.SetExclusiveMonitors( addr, 4 );
		cpu.SetGZR(rt, cpu.MemRead32( addr ));
	}
#line 47622 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 47628 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 47631 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 47636 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdxr_w(CodeType code, uint64_t addr)
{
	return new OpLdxr_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 47642 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 47649 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 47652 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 47656 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdxr_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 47660 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 47664 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 47667 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 47671 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 47674 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4629 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ldxr\t" << DisasmGZXR(rt) << ", [" << DisasmGSXR(rn) << "]";
	}
#line 47681 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 47686 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 47689 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 47693 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdxr_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 47697 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 47701 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 47704 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4633 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		U64 addr = cpu.GetGSR(rn);
		cpu.SetExclusiveMonitors( addr, 8 );
		cpu.SetGZR(rt, cpu.MemRead64( addr ));
	}
#line 47715 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 47721 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 47724 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 47729 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdxr_x(CodeType code, uint64_t addr)
{
	return new OpLdxr_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 47735 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 47742 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 47745 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 47749 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdxrb_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 47753 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 47757 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 47760 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 47764 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 47767 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4653 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ldxrb\t" << DisasmGZWR(rt) << ", [" << DisasmGSXR(rn) << "]";
	}
#line 47774 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 47779 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 47782 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 47786 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdxrb_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 47790 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 47794 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 47797 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4657 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		U64 addr = cpu.GetGSR(rn);
		cpu.SetExclusiveMonitors( addr, 1 );
		cpu.SetGZR(rt, U64(cpu.MemRead8( addr )));
	}
#line 47808 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 47814 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 47817 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 47822 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdxrb_w(CodeType code, uint64_t addr)
{
	return new OpLdxrb_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 47828 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 47835 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 47838 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 47842 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdxrh_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 47846 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 47850 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 47853 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 47857 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 47860 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4678 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ldxrh\t" << DisasmGZWR(rt) << ", [" << DisasmGSXR(rn) << "]";
	}
#line 47867 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 47872 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 47875 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 47879 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdxrh_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 47883 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 47887 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 47890 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4682 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		U64 addr = cpu.GetGSR(rn);
		cpu.SetExclusiveMonitors( addr, 2 );
		cpu.SetGZR(rt, U64(cpu.MemRead16( addr )));
	}
#line 47901 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 47907 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 47910 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 47915 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdxrh_w(CodeType code, uint64_t addr)
{
	return new OpLdxrh_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 47921 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 47928 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 47931 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 47935 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLsl_www<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 47939 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 47943 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 47946 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 47950 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 47953 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4703 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "lsl\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmGZWR(rm);
	}
#line 47960 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 47965 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 47968 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 47972 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLsl_www<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 47976 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 47980 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 47983 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4707 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;

		U32 op1( cpu.GetGZR(rn) ), op2( cpu.GetGZR(rm) ), res( op1 << (op2 & U32(0b11111)) );
		cpu.SetGZR(rd, res);
	}
#line 47993 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 47999 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 48002 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 48007 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLsl_www(CodeType code, uint64_t addr)
{
	return new OpLsl_www<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 48013 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 48020 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 48023 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 48027 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLsl_xxx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 48031 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 48035 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 48038 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 48042 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 48045 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4717 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "lsl\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmGZXR(rm);
	}
#line 48052 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 48057 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 48060 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 48064 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLsl_xxx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 48068 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 48072 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 48075 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4721 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		U64 op1( cpu.GetGZR(rn) ), op2( cpu.GetGZR(rm) ), res( op1 << (op2 & U64(0b111111)) );
		cpu.SetGZR(rd, res);
	}
#line 48085 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 48091 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 48094 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 48099 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLsl_xxx(CodeType code, uint64_t addr)
{
	return new OpLsl_xxx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 48105 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 48112 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 48115 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 48119 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLsr_www<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 48123 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 48127 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 48130 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 48134 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 48137 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4741 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "lsr\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmGZWR(rm);
	}
#line 48144 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 48149 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 48152 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 48156 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLsr_www<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 48160 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 48164 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 48167 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4745 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;

		U32 op1( cpu.GetGZR(rn) ), op2( cpu.GetGZR(rm) ), res( op1 >> (op2 & U32(0b11111)) );
		cpu.SetGZR(rd, res);
	}
#line 48177 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 48183 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 48186 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 48191 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLsr_www(CodeType code, uint64_t addr)
{
	return new OpLsr_www<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 48197 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 48204 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 48207 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 48211 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLsr_xxx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 48215 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 48219 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 48222 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 48226 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 48229 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4755 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "lsr\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmGZXR(rm);
	}
#line 48236 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 48241 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 48244 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 48248 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLsr_xxx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 48252 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 48256 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 48259 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4759 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		U64 op1( cpu.GetGZR(rn) ), op2( cpu.GetGZR(rm) ), res( op1 >> (op2 & U64(0b111111)) );
		cpu.SetGZR(rd, res);
	}
#line 48269 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 48275 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 48278 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 48283 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLsr_xxx(CodeType code, uint64_t addr)
{
	return new OpLsr_xxx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 48289 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 48296 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 48299 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 48303 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpMadd_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 48307 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 48311 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 48314 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 48318 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 48321 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4779 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (ra == 31)
		sink << "mul\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmGZWR(rm);
		else
		sink << "madd\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmGZWR(rm) << ", " << DisasmGZWR(ra);
	}
#line 48331 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 48336 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 48339 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 48343 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpMadd_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 48347 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 48351 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 48354 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4786 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;

		U32 op1( cpu.GetGZR(rn) ), op2( cpu.GetGZR(rm) ), acc( cpu.GetGZR(ra) ), res( acc + op1*op2 );
		cpu.SetGZR(rd, res);
	}
#line 48364 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 48370 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 48373 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 48378 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpMadd_w(CodeType code, uint64_t addr)
{
	return new OpMadd_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 48384 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 48391 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 48394 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 48398 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpMadd_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 48402 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 48406 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 48409 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 48413 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 48416 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4796 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (ra == 31)
		sink << "mul\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmGZXR(rm);
		else
		sink << "madd\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmGZXR(rm) << ", " << DisasmGZXR(ra);
	}
#line 48426 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 48431 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 48434 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 48438 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpMadd_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 48442 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 48446 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 48449 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4803 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		U64 op1( cpu.GetGZR(rn) ), op2( cpu.GetGZR(rm) ), res( cpu.GetGZR(ra) + op1*op2 );
		cpu.SetGZR(rd, res);
	}
#line 48459 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 48465 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 48468 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 48473 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpMadd_x(CodeType code, uint64_t addr)
{
	return new OpMadd_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 48479 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 48486 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 48489 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 48493 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpMov_wi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 48497 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 48501 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 48504 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 48508 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 48511 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4824 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "mov\t" << DisasmGZWR(rd) << ", " << DisasmI(imm,16);
	}
#line 48518 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 48523 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 48526 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 48530 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpMov_wi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 48534 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 48538 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 48541 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4828 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		cpu.SetGZR(rd, typename ARCH::U64(imm));
	}
#line 48548 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 48554 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 48557 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 48562 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpMov_wi(CodeType code, uint64_t addr)
{
	return new OpMov_wi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 48568 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 48575 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 48578 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 48582 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpMov_xi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 48586 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 48590 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 48593 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 48597 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 48600 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4835 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "mov\t" << DisasmGZXR(rd) << ", " << DisasmI(imm,16);
	}
#line 48607 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 48612 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 48615 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 48619 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpMov_xi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 48623 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 48627 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 48630 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4839 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		cpu.SetGZR(rd, typename ARCH::U64(imm));
	}
#line 48637 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 48643 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 48646 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 48651 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpMov_xi(CodeType code, uint64_t addr)
{
	return new OpMov_xi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 48657 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 48664 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 48667 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 48671 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpMovk_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 48675 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 48679 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 48682 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 48686 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 48689 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4856 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "movk\t" << DisasmGZWR(rd) << ", " << DisasmI(imm,16) << DisasmINZ(", lsl ",shift);
	}
#line 48696 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 48701 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 48704 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 48708 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpMovk_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 48712 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 48716 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 48719 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4860 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;

		U32 src( cpu.GetGZR(rd) ), mask( ~(uint32_t(0xffff) << shift) ), res( (src & mask) | (U32(imm) << shift) );
		cpu.SetGZR(rd, res);
	}
#line 48729 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 48735 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 48738 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 48743 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpMovk_w(CodeType code, uint64_t addr)
{
	return new OpMovk_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 48749 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 48756 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 48759 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 48763 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpMovk_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 48767 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 48771 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 48774 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 48778 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 48781 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4870 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "movk\t" << DisasmGZXR(rd) << ", " << DisasmI(imm,16) << DisasmINZ(", lsl ",shift);
	}
#line 48788 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 48793 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 48796 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 48800 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpMovk_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 48804 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 48808 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 48811 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4874 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		U64 src( cpu.GetGZR(rd) ), mask( ~(uint64_t(0xffff) << shift) ), res( (src & mask) | (U64(imm) << shift) );
		cpu.SetGZR(rd, res);
	}
#line 48821 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 48827 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 48830 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 48835 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpMovk_x(CodeType code, uint64_t addr)
{
	return new OpMovk_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 48841 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 48848 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 48851 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 48855 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpMrs<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 48859 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 48863 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 48866 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 48870 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 48873 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4894 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sysreg->DisasmRead(op0, op1, crn, crm, op2, rt, sink);
	}
#line 48880 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 48885 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 48888 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 48892 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpMrs<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 48896 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 48900 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 48903 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4898 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		cpu.CheckSystemAccess(op1);

		cpu.SetGZR(rt, sysreg->Read(op0, op1, crn, crm, op2, cpu));
	}
#line 48912 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 48918 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 48921 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 48926 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpMrs(CodeType code, uint64_t addr)
{
	return new OpMrs<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 48932 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 48939 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 48942 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 48946 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpMsub_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 48950 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 48954 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 48957 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 48961 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 48964 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4940 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (ra == 31)
		sink << "mneg\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmGZWR(rm);
		else
		sink << "msub\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmGZWR(rm) << ", " << DisasmGZWR(ra);
	}
#line 48974 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 48979 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 48982 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 48986 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpMsub_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 48990 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 48994 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 48997 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4947 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;

		U32 op1( cpu.GetGZR(rn) ), op2( cpu.GetGZR(rm) ), acc( cpu.GetGZR(ra) ), res( acc - op1*op2 );
		cpu.SetGZR(rd, res);
	}
#line 49007 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 49013 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 49016 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 49021 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpMsub_w(CodeType code, uint64_t addr)
{
	return new OpMsub_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 49027 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 49034 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 49037 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 49041 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpMsub_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 49045 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 49049 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 49052 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 49056 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 49059 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4957 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (ra == 31)
		sink << "mneg\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmGZXR(rm);
		else
		sink << "msub\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmGZXR(rm) << ", " << DisasmGZXR(ra);
	}
#line 49069 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 49074 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 49077 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 49081 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpMsub_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 49085 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 49089 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 49092 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4964 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		U64 op1( cpu.GetGZR(rn) ), op2( cpu.GetGZR(rm) ), res( cpu.GetGZR(ra) - op1*op2 );
		cpu.SetGZR(rd, res);
	}
#line 49102 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 49108 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 49111 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 49116 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpMsub_x(CodeType code, uint64_t addr)
{
	return new OpMsub_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 49122 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 49129 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 49132 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 49136 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpNop<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 49140 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 49144 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 49147 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 49151 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 49154 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4984 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "nop";
	}
#line 49161 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 49166 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 49169 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 49173 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpNop<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 49177 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 49181 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 49184 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 4988 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
	}
#line 49190 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 49196 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 49199 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 49204 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpNop(CodeType code, uint64_t addr)
{
	return new OpNop<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 49210 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 49217 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 49220 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 49224 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpOrn_wlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 49228 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 49232 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 49235 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 49239 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 49242 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5004 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rn == 31)
		sink << "mvn\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rm) << DisasmINZ(", lsl ",imm);
		else
		sink << "orn\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmGZWR(rm) << DisasmINZ(", lsl ",imm);
	}
#line 49252 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 49257 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 49260 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 49264 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpOrn_wlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 49268 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 49272 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 49275 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5011 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;

		U32 op1( cpu.GetGZR(rn) ), op2( cpu.GetGZR(rm) << imm ), res = op1 | ~op2;
		cpu.SetGZR(rd, res);
	}
#line 49285 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 49291 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 49294 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 49299 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpOrn_wlsl(CodeType code, uint64_t addr)
{
	return new OpOrn_wlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 49305 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 49312 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 49315 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 49319 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpOrn_wlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 49323 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 49327 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 49330 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 49334 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 49337 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5021 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rn == 31)
		sink << "mvn\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rm) << ", lsr " << DisasmI(imm);
		else
		sink << "orn\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmGZWR(rm) << ", lsr " << DisasmI(imm);
	}
#line 49347 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 49352 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 49355 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 49359 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpOrn_wlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 49363 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 49367 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 49370 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5028 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;

		U32 op1( cpu.GetGZR(rn) ), op2( U32(cpu.GetGZR(rm)) >> imm ), res = op1 | ~op2;
		cpu.SetGZR(rd, res);
	}
#line 49380 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 49386 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 49389 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 49394 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpOrn_wlsr(CodeType code, uint64_t addr)
{
	return new OpOrn_wlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 49400 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 49407 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 49410 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 49414 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpOrn_wasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 49418 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 49422 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 49425 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 49429 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 49432 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5038 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rn == 31)
		sink << "mvn\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rm) << ", asr " << DisasmI(imm);
		else
		sink << "orn\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmGZWR(rm) << ", asr " << DisasmI(imm);
	}
#line 49442 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 49447 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 49450 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 49454 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpOrn_wasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 49458 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 49462 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 49465 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5045 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::S32 S32;

		U32 op1( cpu.GetGZR(rn) ), op2( S32(cpu.GetGZR(rm)) >> imm ), res = op1 | ~op2;
		cpu.SetGZR(rd, res);
	}
#line 49476 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 49482 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 49485 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 49490 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpOrn_wasr(CodeType code, uint64_t addr)
{
	return new OpOrn_wasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 49496 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 49503 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 49506 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 49510 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpOrn_wror<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 49514 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 49518 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 49521 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 49525 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 49528 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5056 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rn == 31)
		sink << "mvn\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rm) << ", ror " << DisasmI(imm);
		else
		sink << "orn\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmGZWR(rm) << ", ror " << DisasmI(imm);
	}
#line 49538 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 49543 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 49546 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 49550 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpOrn_wror<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 49554 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 49558 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 49561 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5063 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;

		U32 op1( cpu.GetGZR(rn) ), op2( RotateRight(U32(cpu.GetGZR(rm)), imm) ), res = op1 | ~op2;
		cpu.SetGZR(rd, res);
	}
#line 49571 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 49577 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 49580 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 49585 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpOrn_wror(CodeType code, uint64_t addr)
{
	return new OpOrn_wror<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 49591 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 49598 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 49601 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 49605 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpOrn_xlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 49609 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 49613 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 49616 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 49620 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 49623 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5073 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rn == 31)
		sink << "mvn\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rm) << DisasmINZ(", lsl ",imm);
		else
		sink << "orn\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmGZXR(rm) << DisasmINZ(", lsl ",imm);
	}
#line 49633 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 49638 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 49641 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 49645 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpOrn_xlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 49649 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 49653 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 49656 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5080 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		U64 op1( cpu.GetGZR(rn) ), op2( cpu.GetGZR(rm) << imm ), res = op1 | ~op2;
		cpu.SetGZR(rd, res);
	}
#line 49666 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 49672 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 49675 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 49680 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpOrn_xlsl(CodeType code, uint64_t addr)
{
	return new OpOrn_xlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 49686 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 49693 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 49696 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 49700 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpOrn_xlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 49704 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 49708 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 49711 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 49715 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 49718 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5090 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rn == 31)
		sink << "mvn\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rm) << ", lsr " << DisasmI(imm);
		else
		sink << "orn\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmGZXR(rm) << ", lsr " << DisasmI(imm);
	}
#line 49728 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 49733 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 49736 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 49740 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpOrn_xlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 49744 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 49748 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 49751 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5097 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		U64 op1( cpu.GetGZR(rn) ), op2( cpu.GetGZR(rm) >> imm ), res = op1 | ~op2;
		cpu.SetGZR(rd, res);
	}
#line 49761 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 49767 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 49770 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 49775 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpOrn_xlsr(CodeType code, uint64_t addr)
{
	return new OpOrn_xlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 49781 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 49788 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 49791 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 49795 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpOrn_xasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 49799 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 49803 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 49806 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 49810 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 49813 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5107 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rn == 31)
		sink << "mvn\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rm) << ", asr " << DisasmI(imm);
		else
		sink << "orn\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmGZXR(rm) << ", asr " << DisasmI(imm);
	}
#line 49823 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 49828 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 49831 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 49835 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpOrn_xasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 49839 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 49843 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 49846 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5114 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;
		typedef typename ARCH::S64 S64;

		U64 op1( cpu.GetGZR(rn) ), op2( S64(cpu.GetGZR(rm)) >> imm ), res = op1 | ~op2;
		cpu.SetGZR(rd, res);
	}
#line 49857 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 49863 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 49866 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 49871 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpOrn_xasr(CodeType code, uint64_t addr)
{
	return new OpOrn_xasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 49877 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 49884 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 49887 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 49891 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpOrn_xror<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 49895 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 49899 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 49902 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 49906 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 49909 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5125 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rn == 31)
		sink << "mvn\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rm) << ", ror " << DisasmI(imm);
		else
		sink << "orn\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmGZXR(rm) << ", ror " << DisasmI(imm);
	}
#line 49919 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 49924 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 49927 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 49931 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpOrn_xror<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 49935 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 49939 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 49942 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5132 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		U64 op1( cpu.GetGZR(rn) ), op2( RotateRight(U64(cpu.GetGZR(rm)), imm) ), res = op1 | ~op2;
		cpu.SetGZR(rd, res);
	}
#line 49952 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 49958 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 49961 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 49966 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpOrn_xror(CodeType code, uint64_t addr)
{
	return new OpOrn_xror<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 49972 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 49979 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 49982 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 49986 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpOrr_wi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 49990 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 49994 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 49997 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 50001 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 50004 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5152 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rn == 31)
		sink << "mov\t" << DisasmGSWR(rd) << ", " << DisasmI(imm,16);
		else
		sink << "orr\t" << DisasmGSWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmI(imm,16);
	}
#line 50014 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 50019 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 50022 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 50026 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpOrr_wi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 50030 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 50034 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 50037 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5159 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;

		U32 op1(cpu.GetGZR(rn)), op2(imm), res = op1 | op2;
		cpu.SetGSR(rd, res);
	}
#line 50047 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 50053 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 50056 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 50061 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpOrr_wi(CodeType code, uint64_t addr)
{
	return new OpOrr_wi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 50067 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 50074 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 50077 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 50081 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpOrr_xi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 50085 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 50089 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 50092 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 50096 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 50099 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5169 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rn == 31)
		sink << "mov\t" << DisasmGSXR(rd) << ", " << DisasmI(imm,16);
		else
		sink << "orr\t" << DisasmGSXR(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmI(imm,16);
	}
#line 50109 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 50114 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 50117 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 50121 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpOrr_xi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 50125 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 50129 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 50132 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5176 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		U64 op1(cpu.GetGZR(rn)), op2(imm), res = op1 | op2;
		cpu.SetGSR(rd, res);
	}
#line 50142 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 50148 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 50151 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 50156 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpOrr_xi(CodeType code, uint64_t addr)
{
	return new OpOrr_xi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 50162 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 50169 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 50172 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 50176 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpOrr_wlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 50180 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 50184 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 50187 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 50191 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 50194 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5196 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rn == 31)
		sink << "mov\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rm) << DisasmINZ(", lsl ",imm);
		else
		sink << "orr\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmGZWR(rm) << DisasmINZ(", lsl ",imm);
	}
#line 50204 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 50209 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 50212 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 50216 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpOrr_wlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 50220 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 50224 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 50227 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5203 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;

		U32 op1( cpu.GetGZR(rn) ), op2( cpu.GetGZR(rm) << imm ), res = op1 | op2;
		cpu.SetGZR(rd, res);
	}
#line 50237 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 50243 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 50246 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 50251 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpOrr_wlsl(CodeType code, uint64_t addr)
{
	return new OpOrr_wlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 50257 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 50264 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 50267 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 50271 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpOrr_xlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 50275 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 50279 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 50282 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 50286 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 50289 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5213 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rn == 31)
		sink << "mov\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rm) << DisasmINZ(", lsl ",imm);
		else
		sink << "orr\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmGZXR(rm) << DisasmINZ(", lsl ",imm);
	}
#line 50299 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 50304 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 50307 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 50311 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpOrr_xlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 50315 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 50319 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 50322 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5220 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		U64 op1( cpu.GetGZR(rn) ), op2( cpu.GetGZR(rm) << imm ), res = op1 | op2;
		cpu.SetGZR(rd, res);
	}
#line 50332 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 50338 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 50341 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 50346 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpOrr_xlsl(CodeType code, uint64_t addr)
{
	return new OpOrr_xlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 50352 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 50359 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 50362 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 50366 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpOrr_wlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 50370 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 50374 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 50377 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 50381 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 50384 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5230 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rn == 31)
		sink << "mov\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rm) << ", lsr " << DisasmI(imm);
		else
		sink << "orr\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmGZWR(rm) << ", lsr " << DisasmI(imm);
	}
#line 50394 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 50399 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 50402 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 50406 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpOrr_wlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 50410 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 50414 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 50417 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5237 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;

		U32 op1( cpu.GetGZR(rn) ), op2( U32(cpu.GetGZR(rm)) >> imm ), res = op1 | op2;
		cpu.SetGZR(rd, res);
	}
#line 50427 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 50433 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 50436 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 50441 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpOrr_wlsr(CodeType code, uint64_t addr)
{
	return new OpOrr_wlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 50447 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 50454 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 50457 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 50461 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpOrr_xlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 50465 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 50469 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 50472 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 50476 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 50479 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5247 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rn == 31)
		sink << "mov\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rm) << ", lsr " << DisasmI(imm);
		else
		sink << "orr\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmGZXR(rm) << ", lsr " << DisasmI(imm);
	}
#line 50489 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 50494 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 50497 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 50501 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpOrr_xlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 50505 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 50509 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 50512 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5254 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		U64 op1( cpu.GetGZR(rn) ), op2( cpu.GetGZR(rm) >> imm ), res = op1 | op2;
		cpu.SetGZR(rd, res);
	}
#line 50522 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 50528 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 50531 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 50536 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpOrr_xlsr(CodeType code, uint64_t addr)
{
	return new OpOrr_xlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 50542 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 50549 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 50552 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 50556 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpOrr_wasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 50560 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 50564 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 50567 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 50571 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 50574 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5264 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rn == 31)
		sink << "mov\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rm) << ", asr " << DisasmI(imm);
		else
		sink << "orr\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmGZWR(rm) << ", asr " << DisasmI(imm);
	}
#line 50584 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 50589 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 50592 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 50596 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpOrr_wasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 50600 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 50604 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 50607 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5271 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::S32 S32;

		U32 op1( cpu.GetGZR(rn) ), op2( S32(cpu.GetGZR(rm)) >> imm ), res = op1 | op2;
		cpu.SetGZR(rd, res);
	}
#line 50618 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 50624 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 50627 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 50632 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpOrr_wasr(CodeType code, uint64_t addr)
{
	return new OpOrr_wasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 50638 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 50645 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 50648 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 50652 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpOrr_xasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 50656 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 50660 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 50663 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 50667 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 50670 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5282 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rn == 31)
		sink << "mov\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rm) << ", asr " << DisasmI(imm);
		else
		sink << "orr\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmGZXR(rm) << ", asr " << DisasmI(imm);
	}
#line 50680 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 50685 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 50688 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 50692 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpOrr_xasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 50696 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 50700 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 50703 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5289 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;
		typedef typename ARCH::S64 S64;

		U64 op1( cpu.GetGZR(rn) ), op2( S64(cpu.GetGZR(rm)) >> imm ), res = op1 | op2;
		cpu.SetGZR(rd, res);
	}
#line 50714 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 50720 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 50723 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 50728 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpOrr_xasr(CodeType code, uint64_t addr)
{
	return new OpOrr_xasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 50734 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 50741 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 50744 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 50748 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpOrr_wror<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 50752 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 50756 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 50759 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 50763 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 50766 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5300 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rn == 31)
		sink << "mov\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rm) << ", ror " << DisasmI(imm);
		else
		sink << "orr\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmGZWR(rm) << ", ror " << DisasmI(imm);
	}
#line 50776 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 50781 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 50784 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 50788 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpOrr_wror<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 50792 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 50796 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 50799 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5307 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;

		U32 op1( cpu.GetGZR(rn) ), op2( RotateRight(U32(cpu.GetGZR(rm)), imm) ), res = op1 | op2;
		cpu.SetGZR(rd, res);
	}
#line 50809 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 50815 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 50818 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 50823 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpOrr_wror(CodeType code, uint64_t addr)
{
	return new OpOrr_wror<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 50829 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 50836 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 50839 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 50843 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpOrr_xror<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 50847 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 50851 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 50854 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 50858 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 50861 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5317 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rn == 31)
		sink << "mov\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rm) << ", ror " << DisasmI(imm);
		else
		sink << "orr\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmGZXR(rm) << ", ror " << DisasmI(imm);
	}
#line 50871 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 50876 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 50879 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 50883 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpOrr_xror<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 50887 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 50891 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 50894 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5324 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		U64 op1( cpu.GetGZR(rn) ), op2( RotateRight(U64(cpu.GetGZR(rm)), imm) ), res = op1 | op2;
		cpu.SetGZR(rd, res);
	}
#line 50904 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 50910 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 50913 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 50918 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpOrr_xror(CodeType code, uint64_t addr)
{
	return new OpOrr_xror<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 50924 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 50931 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 50934 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 50938 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpPrfm_lit<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 50942 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 50946 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 50949 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 50953 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 50956 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5338 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "prfm\t" << DisasmI(rt,16) << ", 0x" << std::hex << (this->GetAddr()+imm);
	}
#line 50963 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 50968 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 50971 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 50975 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpPrfm_lit<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 50979 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 50983 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 50986 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5342 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;
		typedef typename ARCH::S64 S64;

		cpu.PrefetchMemory( rt, cpu.GetPC() + U64(S64(imm)) );
	}
#line 50996 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 51002 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 51005 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 51010 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpPrfm_lit(CodeType code, uint64_t addr)
{
	return new OpPrfm_lit<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 51016 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 51023 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 51026 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 51030 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpPrefetchMemory_xi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 51034 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 51038 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 51041 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 51045 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 51048 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5352 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "PrefetchMemory\t" << DisasmI(rt,16) << ", [" << DisasmGSXR(rn) << "," << DisasmI(imm) << "]";
	}
#line 51055 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 51060 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 51063 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 51067 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpPrefetchMemory_xi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 51071 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 51075 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 51078 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5356 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		cpu.PrefetchMemory( rt, cpu.GetGSR(rn) + U64(imm) );
	}
#line 51087 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 51093 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 51096 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 51101 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpPrefetchMemory_xi(CodeType code, uint64_t addr)
{
	return new OpPrefetchMemory_xi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 51107 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 51114 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 51117 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 51121 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpPrefetchMemory_xws<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 51125 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 51129 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 51132 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 51136 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 51139 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5365 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "PrefetchMemory\t" << DisasmI(rt,16) << ", [" << DisasmGSXR(rn) << "," << DisasmGZWR(rm) << ",sxtw" << DisasmINZ(" ", shift) << "]";
	}
#line 51146 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 51151 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 51154 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 51158 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpPrefetchMemory_xws<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 51162 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 51166 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 51169 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5369 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S32 S32;
		typedef typename ARCH::S64 S64;
		typedef typename ARCH::U64 U64;

		cpu.PrefetchMemory( rt, cpu.GetGSR(rn) + U64(S64(S32(cpu.GetGZR(rm))) << shift));
	}
#line 51180 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 51186 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 51189 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 51194 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpPrefetchMemory_xws(CodeType code, uint64_t addr)
{
	return new OpPrefetchMemory_xws<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 51200 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 51207 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 51210 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 51214 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpPrefetchMemory_xwu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 51218 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 51222 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 51225 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 51229 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 51232 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5381 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "PrefetchMemory\t" << DisasmI(rt,16) << ", [" << DisasmGSXR(rn) << "," << DisasmGZWR(rm) << ",uxtw" << DisasmINZ(" ", shift) << "]";
	}
#line 51239 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 51244 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 51247 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 51251 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpPrefetchMemory_xwu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 51255 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 51259 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 51262 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5385 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::U64 U64;

		cpu.PrefetchMemory( rt, cpu.GetGSR(rn) + (U64(U32(cpu.GetGZR(rm))) << shift) );
	}
#line 51272 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 51278 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 51281 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 51286 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpPrefetchMemory_xwu(CodeType code, uint64_t addr)
{
	return new OpPrefetchMemory_xwu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 51292 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 51299 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 51302 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 51306 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpPrefetchMemory_xx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 51310 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 51314 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 51317 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 51321 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 51324 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5395 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "PrefetchMemory\t" << DisasmI(rt,16) << ", [" << DisasmGSXR(rn) << "," << DisasmGZXR(rm);
		if (opt) sink << ",sxtx" << DisasmINZ(" ", shift) << "]";
		else     sink << DisasmINZ(",lsl ",shift) << "]";
	}
#line 51333 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 51338 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 51341 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 51345 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpPrefetchMemory_xx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 51349 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 51353 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 51356 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5401 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		cpu.PrefetchMemory( rt, cpu.GetGSR(rn) + (cpu.GetGZR(rm) << shift) );
	}
#line 51363 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 51369 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 51372 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 51377 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpPrefetchMemory_xx(CodeType code, uint64_t addr)
{
	return new OpPrefetchMemory_xx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 51383 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 51390 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 51393 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 51397 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpPrfum<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 51401 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 51405 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 51408 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 51412 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 51415 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5408 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "prfum\t" << DisasmI(rt,16) << ", [" << DisasmGSXR(rn) << "," << DisasmI(imm) << "]";
	}
#line 51422 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 51427 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 51430 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 51434 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpPrfum<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 51438 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 51442 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 51445 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5412 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		cpu.PrefetchMemory( rt, cpu.GetGSR(rn) + U64(imm) );
	}
#line 51454 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 51460 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 51463 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 51468 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpPrfum(CodeType code, uint64_t addr)
{
	return new OpPrfum<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 51474 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 51481 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 51484 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 51488 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpRbit_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 51492 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 51496 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 51499 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 51503 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 51506 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5427 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "rbit\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn);
	}
#line 51513 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 51518 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 51521 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 51525 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpRbit_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 51529 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 51533 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 51536 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5431 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;

		U32 res( cpu.GetGZR(rn) );
		uint32_t const masks[] = {0x55555555, 0x33333333, 0x0f0f0f0f, 0x00ff00ff, 0x0000ffff};

		for (unsigned i = 0; i < 5; ++i) {
			unsigned shift = (1<<i);
			U32 mask = U32(masks[i]);
			res = ((res >> shift) & mask) | ((res & mask) << shift);
		}

		cpu.SetGZR(rd, res);
	}
#line 51554 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 51560 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 51563 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 51568 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpRbit_w(CodeType code, uint64_t addr)
{
	return new OpRbit_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 51574 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 51581 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 51584 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 51588 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpRbit_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 51592 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 51596 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 51599 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 51603 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 51606 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5449 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "rbit\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn);
	}
#line 51613 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 51618 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 51621 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 51625 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpRbit_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 51629 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 51633 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 51636 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5453 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		U64 res( cpu.GetGZR(rn) );
		uint64_t const masks[] = {0x5555555555555555ull, 0x3333333333333333ull, 0x0f0f0f0f0f0f0f0full, 0x00ff00ff00ff00ffull, 0x0000ffff0000ffffull, 0x00000000ffffffffull};

		for (unsigned i = 0; i < 6; ++i) {
			unsigned shift = (1<<i);
			U64 mask = U64(masks[i]);
			res = ((res >> shift) & mask) | ((res & mask) << shift);
		}

		cpu.SetGZR(rd, res);
	}
#line 51654 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 51660 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 51663 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 51668 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpRbit_x(CodeType code, uint64_t addr)
{
	return new OpRbit_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 51674 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 51681 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 51684 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 51688 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpRet<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 51692 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 51696 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 51699 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 51703 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 51706 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5482 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rn == 30)
		sink << "ret";
		else
		sink << "ret\t" << DisasmGZXR(rn);
	}
#line 51716 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 51721 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 51724 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 51728 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpRet<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 51732 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 51736 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 51739 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5489 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		cpu.BranchTo( cpu.GetGZR(rn), ARCH::B_RET );
	}
#line 51746 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 51752 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 51755 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 51760 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpRet(CodeType code, uint64_t addr)
{
	return new OpRet<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 51766 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 51773 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 51776 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 51780 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpRev_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 51784 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 51788 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 51791 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 51795 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 51798 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5506 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "rev\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn);
	}
#line 51805 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 51810 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 51813 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 51817 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpRev_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 51821 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 51825 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 51828 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5510 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;

		U32 const msk( 0xff );
		U32 src( cpu.GetGZR(rn) ), res( ((src << 24) & (msk << 24)) | ((src << 8) & (msk << 16)) | ((src >> 8) & (msk << 8)) | ((src >> 24) & (msk << 0)) );
		cpu.SetGZR(rd, res);
	}
#line 51839 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 51845 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 51848 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 51853 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpRev_w(CodeType code, uint64_t addr)
{
	return new OpRev_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 51859 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 51866 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 51869 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 51873 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpRev_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 51877 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 51881 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 51884 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 51888 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 51891 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5521 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "rev\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn);
	}
#line 51898 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 51903 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 51906 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 51910 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpRev_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 51914 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 51918 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 51921 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5525 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		U64 const msk( 0xff );
		U64 src( cpu.GetGZR(rn) ), res( ((src << 56) & (msk << 56)) | ((src << 40) & (msk << 48)) | ((src << 24) & (msk << 40)) | ((src << 8) & (msk << 32)) | ((src >> 8) & (msk << 24)) | ((src >> 24) & (msk << 16)) | ((src >> 40) & (msk << 8)) | ((src >> 56) & (msk << 0)) );
		cpu.SetGZR(rd, res);
	}
#line 51932 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 51938 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 51941 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 51946 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpRev_x(CodeType code, uint64_t addr)
{
	return new OpRev_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 51952 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 51959 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 51962 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 51966 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpRev16_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 51970 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 51974 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 51977 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 51981 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 51984 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5546 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "rev16\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn);
	}
#line 51991 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 51996 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 51999 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 52003 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpRev16_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 52007 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 52011 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 52014 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5550 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;

		U32 res( cpu.GetGZR(rn) );
		uint32_t const masks[] = {0x00ff00ff};

		for (unsigned i = 0; i < 1; ++i) {
			unsigned shift = (8<<i);
			U32 mask = U32(masks[i]);
			res = ((res >> shift) & mask) | ((res & mask) << shift);
		}

		cpu.SetGZR(rd, res);
	}
#line 52032 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 52038 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 52041 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 52046 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpRev16_w(CodeType code, uint64_t addr)
{
	return new OpRev16_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 52052 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 52059 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 52062 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 52066 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpRev16_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 52070 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 52074 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 52077 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 52081 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 52084 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5568 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "rev16\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn);
	}
#line 52091 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 52096 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 52099 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 52103 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpRev16_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 52107 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 52111 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 52114 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5572 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		U64 res( cpu.GetGZR(rn) );
		uint64_t const masks[] = {0x00ff00ff00ff00ffull};

		for (unsigned i = 0; i < 1; ++i) {
			unsigned shift = (8<<i);
			U64 mask = U64(masks[i]);
			res = ((res >> shift) & mask) | ((res & mask) << shift);
		}

		cpu.SetGZR(rd, res);
	}
#line 52132 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 52138 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 52141 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 52146 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpRev16_x(CodeType code, uint64_t addr)
{
	return new OpRev16_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 52152 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 52159 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 52162 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 52166 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpRev32_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 52170 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 52174 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 52177 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 52181 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 52184 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5600 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "rev32\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn);
	}
#line 52191 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 52196 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 52199 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 52203 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpRev32_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 52207 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 52211 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 52214 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5604 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		U64 res( cpu.GetGZR(rn) );
		uint64_t const masks[] = {0x00ff00ff00ff00ffull, 0x0000ffff0000ffffull};

		for (unsigned i = 0; i < 2; ++i) {
			unsigned shift = (8<<i);
			U64 mask = U64(masks[i]);
			res = ((res >> shift) & mask) | ((res & mask) << shift);
		}

		cpu.SetGZR(rd, res);
	}
#line 52232 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 52238 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 52241 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 52246 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpRev32_x(CodeType code, uint64_t addr)
{
	return new OpRev32_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 52252 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 52259 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 52262 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 52266 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpRor_www<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 52270 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 52274 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 52277 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 52281 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 52284 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5632 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ror\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmGZWR(rm);
	}
#line 52291 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 52296 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 52299 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 52303 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpRor_www<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 52307 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 52311 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 52314 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5636 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;

		U32 op1( cpu.GetGZR(rn) ), op2( cpu.GetGZR(rm) ), res( RotateRight(op1, op2 & U32(0b11111)) );
		cpu.SetGZR(rd, res);
	}
#line 52324 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 52330 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 52333 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 52338 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpRor_www(CodeType code, uint64_t addr)
{
	return new OpRor_www<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 52344 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 52351 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 52354 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 52358 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpRor_xxx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 52362 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 52366 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 52369 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 52373 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 52376 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5646 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "ror\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmGZXR(rm);
	}
#line 52383 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 52388 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 52391 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 52395 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpRor_xxx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 52399 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 52403 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 52406 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5650 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		U64 op1( cpu.GetGZR(rn) ), op2( cpu.GetGZR(rm) ), res( RotateRight(op1, op2 & U64(0b111111)) );
		cpu.SetGZR(rd, res);
	}
#line 52416 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 52422 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 52425 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 52430 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpRor_xxx(CodeType code, uint64_t addr)
{
	return new OpRor_xxx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 52436 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 52443 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 52446 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 52450 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSbc_www<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 52454 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 52458 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 52461 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 52465 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 52468 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5670 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rn == 31)
		sink << "ngc\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rm);
		else
		sink << "sbc\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmGZWR(rm);
	}
#line 52478 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 52483 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 52486 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 52490 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSbc_www<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 52494 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 52498 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 52501 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5677 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::BOOL BOOL;
		typedef typename ARCH::U32 U32;

		U32 op1( cpu.GetGZR(rn) ), op2( cpu.GetGZR(rm) ), res = op1 - op2 - U32(not BOOL(cpu.GetCarry()));
		cpu.SetGZR(rd, res);
	}
#line 52512 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 52518 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 52521 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 52526 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpSbc_www(CodeType code, uint64_t addr)
{
	return new OpSbc_www<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 52532 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 52539 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 52542 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 52546 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSbc_xxx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 52550 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 52554 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 52557 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 52561 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 52564 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5688 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rn == 31)
		sink << "ngc\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rm);
		else
		sink << "sbc\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmGZXR(rm);
	}
#line 52574 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 52579 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 52582 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 52586 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSbc_xxx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 52590 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 52594 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 52597 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5695 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::BOOL BOOL;
		typedef typename ARCH::U64 U64;

		U64 op1( cpu.GetGZR(rn) ), op2( cpu.GetGZR(rm) ), res = op1 - op2 - U64(not BOOL(cpu.GetCarry()));
		cpu.SetGZR(rd, res);
	}
#line 52608 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 52614 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 52617 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 52622 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpSbc_xxx(CodeType code, uint64_t addr)
{
	return new OpSbc_xxx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 52628 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 52635 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 52638 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 52642 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSbcs_www<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 52646 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 52650 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 52653 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 52657 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 52660 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5716 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rn == 31)
		sink << "ngcs\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rm);
		else
		sink << "sbcs\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmGZWR(rm);
	}
#line 52670 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 52675 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 52678 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 52682 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSbcs_www<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 52686 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 52690 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 52693 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5723 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::S32 S32;
		typedef typename ARCH::BOOL BOOL;

		BOOL borrow( not BOOL(cpu.GetCarry()) );
		U32 op1( cpu.GetGZR(rn) ), op2( cpu.GetGZR(rm) ), res = op1 - op2 - U32(borrow);
		cpu.SetGZR(rd, res);

		BOOL n = S32(res) < S32(0), z = res == U32(0);
		if (cpu.Test(borrow))
		cpu.SetNZCV( n, z, op1 >  op2, n xor (S32(op1) <= S32(op2)) );
		else
		cpu.SetNZCV( n, z, op1 >= op2, n xor (S32(op1) <  S32(op2)) );
	}
#line 52712 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 52718 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 52721 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 52726 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpSbcs_www(CodeType code, uint64_t addr)
{
	return new OpSbcs_www<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 52732 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 52739 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 52742 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 52746 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSbcs_xxx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 52750 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 52754 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 52757 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 52761 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 52764 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5742 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rn == 31)
		sink << "ngcs\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rm);
		else
		sink << "sbcs\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmGZXR(rm);
	}
#line 52774 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 52779 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 52782 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 52786 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSbcs_xxx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 52790 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 52794 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 52797 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5749 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;
		typedef typename ARCH::S64 S64;
		typedef typename ARCH::BOOL BOOL;

		BOOL borrow( not BOOL(cpu.GetCarry()) );
		U64 op1( cpu.GetGZR(rn) ), op2( cpu.GetGZR(rm) ), res = op1 - op2 - U64(borrow);
		cpu.SetGZR(rd, res);

		BOOL n = S64(res) < S64(0), z = res == U64(0);
		if (cpu.Test(borrow))
		cpu.SetNZCV( n, z, op1 >  op2, n xor (S64(op1) <= S64(op2)) );
		else
		cpu.SetNZCV( n, z, op1 >= op2, n xor (S64(op1) <  S64(op2)) );
	}
#line 52816 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 52822 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 52825 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 52830 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpSbcs_xxx(CodeType code, uint64_t addr)
{
	return new OpSbcs_xxx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 52836 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 52843 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 52846 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 52850 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSbfm_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 52854 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 52858 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 52861 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 52865 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 52868 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5778 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (imms == 0b11111)
		sink << "asr\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmI(immr);
		else if (imms < immr)
		sink << "sbfiz\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmI(-immr&31) << ", " << DisasmI(imms+1);
		else if ((immr == 0) and (imms == 0b00111))
		sink << "sxtb\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn);
		else if ((immr == 0) and (imms == 0b01111))
		sink << "sxth\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn);
		else
		sink << "sbfx\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmI(immr) << ", " << DisasmI(imms+1-immr);
	}
#line 52884 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 52889 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 52892 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 52896 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSbfm_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 52900 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 52904 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 52907 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5791 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::S32 S32;
		unsigned l = (imms ^ 31), r = (l + immr) & 31;

		U32 src( cpu.GetGZR(rn) ), res( S32(src << l) >> r );
		cpu.SetGZR(rd, res);
	}
#line 52919 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 52925 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 52928 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 52933 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpSbfm_w(CodeType code, uint64_t addr)
{
	return new OpSbfm_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 52939 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 52946 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 52949 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 52953 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSbfm_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 52957 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 52961 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 52964 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 52968 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 52971 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5804 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (imms == 0b111111)
		sink << "asr\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmI(immr);
		else if (imms < immr)
		sink << "sbfiz\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmI(-immr&63) << ", " << DisasmI(imms+1);
		else if ((immr == 0) and (imms == 0b000111))
		sink << "sxtb\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn);
		else if ((immr == 0) and (imms == 0b001111))
		sink << "sxth\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn);
		else if ((immr == 0) and (imms == 0b011111))
		sink << "sxtw\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn);
		else
		sink << "sbfx\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmI(immr) << ", " << DisasmI(imms+1-immr);
	}
#line 52989 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 52994 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 52997 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 53001 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSbfm_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 53005 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 53009 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 53012 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5819 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;
		typedef typename ARCH::S64 S64;
		unsigned l = (imms ^ 63), r = (l + immr) & 63;

		U64 src( cpu.GetGZR(rn) ), res( S64(src << l) >> r );
		cpu.SetGZR(rd, res);
	}
#line 53024 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 53030 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 53033 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 53038 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpSbfm_x(CodeType code, uint64_t addr)
{
	return new OpSbfm_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 53044 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 53051 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 53054 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 53058 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSdiv_www<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 53062 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 53066 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 53069 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 53073 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 53076 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5841 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "sdiv\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmGZWR(rm);
	}
#line 53083 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 53088 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 53091 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 53095 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSdiv_www<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 53099 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 53103 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 53106 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5845 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S32 S32;
		typedef typename ARCH::U32 U32;

		S32 const zero(0);
		S32 op1( cpu.GetGZR(rn) ), op2( cpu.GetGZR(rm) ), res = cpu.Test(op2 == zero) ? zero : (op1 / op2);
		cpu.SetGZR(rd, U32(res));
	}
#line 53118 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 53124 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 53127 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 53132 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpSdiv_www(CodeType code, uint64_t addr)
{
	return new OpSdiv_www<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 53138 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 53145 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 53148 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 53152 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSdiv_xxx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 53156 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 53160 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 53163 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 53167 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 53170 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5857 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "sdiv\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmGZXR(rm);
	}
#line 53177 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 53182 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 53185 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 53189 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSdiv_xxx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 53193 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 53197 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 53200 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5861 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S64 S64;
		typedef typename ARCH::U64 U64;

		S64 const zero(0);
		S64 op1( cpu.GetGZR(rn) ), op2( cpu.GetGZR(rm) ), res = cpu.Test(op2 == zero) ? zero : (op1 / op2);
		cpu.SetGZR(rd, U64(res));
	}
#line 53212 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 53218 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 53221 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 53226 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpSdiv_xxx(CodeType code, uint64_t addr)
{
	return new OpSdiv_xxx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 53232 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 53239 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 53242 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 53246 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSev<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 53250 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 53254 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 53257 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 53261 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 53264 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5877 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "sev";
	}
#line 53271 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 53277 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 53280 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 53285 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpSev(CodeType code, uint64_t addr)
{
	return new OpSev<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 53291 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 53298 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 53301 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 53305 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSevl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 53309 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 53313 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 53316 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 53320 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 53323 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5884 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "sevl";
	}
#line 53330 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 53336 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 53339 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 53344 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpSevl(CodeType code, uint64_t addr)
{
	return new OpSevl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 53350 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 53357 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 53360 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 53364 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSmaddl_xw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 53368 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 53372 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 53375 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 53379 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 53382 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5891 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (ra == 31)
		sink << "smull\t" << DisasmGZXR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmGZWR(rm);
		else
		sink << "smaddl\t" << DisasmGZXR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmGZWR(rm) << ", " << DisasmGZXR(ra);
	}
#line 53392 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 53397 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 53400 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 53404 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSmaddl_xw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 53408 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 53412 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 53415 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5898 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S32 S32;
		typedef typename ARCH::S64 S64;
		typedef typename ARCH::U64 U64;

		S64 op1( S32( cpu.GetGZR(rn) ) ), op2( S32( cpu.GetGZR(rm) ) ), op3( cpu.GetGZR(ra ) ), res( op3 + (op1 * op2) );
		cpu.SetGZR(rd, U64(res));
	}
#line 53427 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 53433 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 53436 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 53441 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpSmaddl_xw(CodeType code, uint64_t addr)
{
	return new OpSmaddl_xw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 53447 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 53454 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 53457 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 53461 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSmc<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 53465 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 53469 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 53472 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 53476 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 53479 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5910 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "smc\t" << DisasmI(imm,16);
	}
#line 53486 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 53492 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 53495 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 53500 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpSmc(CodeType code, uint64_t addr)
{
	return new OpSmc<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 53506 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 53513 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 53516 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 53520 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSmsubl_xw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 53524 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 53528 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 53531 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 53535 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 53538 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5917 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (ra == 31)
		sink << "smnegl\t" << DisasmGZXR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmGZWR(rm);
		else
		sink << "smsubl\t" << DisasmGZXR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmGZWR(rm) << ", " << DisasmGZXR(ra);
	}
#line 53548 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 53553 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 53556 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 53560 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSmsubl_xw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 53564 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 53568 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 53571 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5924 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S32 S32;
		typedef typename ARCH::S64 S64;
		typedef typename ARCH::U64 U64;

		S64 op1( S32( cpu.GetGZR(rn) ) ), op2( S32( cpu.GetGZR(rm) ) ), op3( cpu.GetGZR(ra ) ), res( op3 - (op1 * op2) );
		cpu.SetGZR(rd, U64(res));
	}
#line 53583 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 53589 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 53592 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 53597 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpSmsubl_xw(CodeType code, uint64_t addr)
{
	return new OpSmsubl_xw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 53603 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 53610 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 53613 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 53617 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSmulh<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 53621 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 53625 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 53628 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 53632 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 53635 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5936 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "smulh\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmGZXR(rm);
	}
#line 53642 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 53647 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 53650 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 53654 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSmulh<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 53658 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 53662 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 53665 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5940 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;
		typedef typename ARCH::S64 S64;

		S64 op1( cpu.GetGZR(rn) ), op2( cpu.GetGZR(rm) ), res( SignedMultiplyHigh64( cpu, op1, op2 ) );

		cpu.SetGZR(rd, U64(res));
	}
#line 53677 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 53683 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 53686 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 53691 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpSmulh(CodeType code, uint64_t addr)
{
	return new OpSmulh<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 53697 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 53704 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 53707 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 53711 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpStlr_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 53715 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 53719 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 53722 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 53726 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 53729 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5958 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "stlr\t" << DisasmGZWR(rt) << ", [" << DisasmGSXR(rn) << "]";
	}
#line 53736 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 53741 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 53744 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 53748 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpStlr_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 53752 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 53756 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 53759 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5962 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) );
		U32 data( cpu.GetGZR(rt) );
		cpu.MemWrite32(addr, data);
	}
#line 53771 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 53777 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 53780 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 53785 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpStlr_w(CodeType code, uint64_t addr)
{
	return new OpStlr_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 53791 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 53798 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 53801 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 53805 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpStlr_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 53809 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 53813 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 53816 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 53820 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 53823 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5974 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "stlr\t" << DisasmGZXR(rt) << ", [" << DisasmGSXR(rn) << "]";
	}
#line 53830 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 53835 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 53838 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 53842 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpStlr_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 53846 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 53850 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 53853 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5978 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) );
		U64 data( cpu.GetGZR(rt) );
		cpu.MemWrite64(addr, data);
	}
#line 53864 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 53870 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 53873 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 53878 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpStlr_x(CodeType code, uint64_t addr)
{
	return new OpStlr_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 53884 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 53891 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 53894 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 53898 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpStlrb_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 53902 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 53906 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 53909 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 53913 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 53916 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 5999 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "stlrb\t" << DisasmGZWR(rt) << ", [" << DisasmGSXR(rn) << "]";
	}
#line 53923 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 53928 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 53931 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 53935 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpStlrb_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 53939 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 53943 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 53946 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6003 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U8 U8;
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) );
		U8 data( cpu.GetGZR(rt) );
		cpu.MemWrite8(addr, data);
	}
#line 53958 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 53964 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 53967 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 53972 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpStlrb_w(CodeType code, uint64_t addr)
{
	return new OpStlrb_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 53978 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 53985 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 53988 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 53992 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpStlrh_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 53996 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 54000 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 54003 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 54007 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 54010 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6025 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "stlrh\t" << DisasmGZWR(rt) << ", [" << DisasmGSXR(rn) << "]";
	}
#line 54017 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 54022 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 54025 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 54029 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpStlrh_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 54033 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 54037 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 54040 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6029 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U16 U16;
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) );
		U16 data( cpu.GetGZR(rt) );
		cpu.MemWrite16(addr, data);
	}
#line 54052 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 54058 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 54061 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 54066 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpStlrh_w(CodeType code, uint64_t addr)
{
	return new OpStlrh_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 54072 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 54079 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 54082 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 54086 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpStlxp_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 54090 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 54094 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 54097 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 54101 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 54104 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6051 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "stlxp\t" << DisasmGZWR(rs) << ", " << DisasmGZWR(rt) << ", " << DisasmGZWR(rt2) << ", [" << DisasmGSXR(rn) << "]";
	}
#line 54111 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 54116 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 54119 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 54123 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpStlxp_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 54127 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 54131 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 54134 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6055 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) );
		U32 data0( cpu.GetGZR(rt) ), data1( cpu.GetGZR(rt2) );
		if (cpu.ExclusiveMonitorsPass(addr, 8)) {
			cpu.MemWrite32( addr + U64(0), data0 );
			cpu.MemWrite32( addr + U64(4), data1 );
			cpu.SetGZR(rs, U64(0));
			} else {
			cpu.SetGZR(rs, U64(1));
		}
	}
#line 54152 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 54158 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 54161 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 54166 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpStlxp_w(CodeType code, uint64_t addr)
{
	return new OpStlxp_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 54172 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 54179 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 54182 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 54186 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpStlxp_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 54190 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 54194 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 54197 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 54201 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 54204 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6073 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "stlxp\t" << DisasmGZWR(rs) << ", " << DisasmGZXR(rt) << ", " << DisasmGZXR(rt2) << ", [" << DisasmGSXR(rn) << "]";
	}
#line 54211 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 54216 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 54219 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 54223 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpStlxp_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 54227 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 54231 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 54234 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6077 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) );
		U64 data0( cpu.GetGZR(rt) ), data1( cpu.GetGZR(rt2) );
		if (cpu.ExclusiveMonitorsPass(addr, 16)) {
			cpu.MemWrite64( addr + U64(0), data0 );
			cpu.MemWrite64( addr + U64(8), data1 );
			cpu.SetGZR(rs, U64(0));
			} else {
			cpu.SetGZR(rs, U64(1));
		}
	}
#line 54251 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 54257 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 54260 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 54265 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpStlxp_x(CodeType code, uint64_t addr)
{
	return new OpStlxp_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 54271 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 54278 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 54281 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 54285 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpStlxr_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 54289 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 54293 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 54296 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 54300 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 54303 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6104 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "stlxr\t" << DisasmGZWR(rs) << ", " << DisasmGZWR(rt) << ", [" << DisasmGSXR(rn) << "]";
	}
#line 54310 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 54315 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 54318 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 54322 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpStlxr_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 54326 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 54330 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 54333 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6108 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::U64 U64;

		U64 addr = cpu.GetGSR(rn);
		if (cpu.ExclusiveMonitorsPass(addr, 4)) {
			cpu.MemWrite32( addr, U32(cpu.GetGZR(rt)) );
			cpu.SetGZR(rs, U64(0));
			} else {
			cpu.SetGZR(rs, U64(1));
		}
	}
#line 54349 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 54355 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 54358 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 54363 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpStlxr_w(CodeType code, uint64_t addr)
{
	return new OpStlxr_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 54369 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 54376 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 54379 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 54383 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpStlxr_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 54387 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 54391 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 54394 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 54398 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 54401 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6124 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "stlxr\t" << DisasmGZWR(rs) << ", " << DisasmGZXR(rt) << ", [" << DisasmGSXR(rn) << "]";
	}
#line 54408 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 54413 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 54416 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 54420 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpStlxr_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 54424 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 54428 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 54431 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6128 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		U64 addr = cpu.GetGSR(rn);
		if (cpu.ExclusiveMonitorsPass(addr, 8)) {
			cpu.MemWrite64( addr, cpu.GetGZR(rt) );
			cpu.SetGZR(rs, U64(0));
			} else {
			cpu.SetGZR(rs, U64(1));
		}
	}
#line 54446 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 54452 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 54455 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 54460 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpStlxr_x(CodeType code, uint64_t addr)
{
	return new OpStlxr_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 54466 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 54473 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 54476 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 54480 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpStlxrb_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 54484 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 54488 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 54491 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 54495 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 54498 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6153 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "stlxrb\t" << DisasmGZWR(rs) << ", " << DisasmGZWR(rt) << ", [" << DisasmGSXR(rn) << "]";
	}
#line 54505 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 54510 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 54513 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 54517 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpStlxrb_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 54521 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 54525 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 54528 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6157 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U8  U8;
		typedef typename ARCH::U64 U64;

		U64 addr = cpu.GetGSR(rn);
		if (cpu.ExclusiveMonitorsPass(addr, 1)) {
			cpu.MemWrite8( addr, U8(cpu.GetGZR(rt)) );
			cpu.SetGZR(rs, U64(0));
			} else {
			cpu.SetGZR(rs, U64(1));
		}
	}
#line 54544 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 54550 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 54553 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 54558 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpStlxrb_w(CodeType code, uint64_t addr)
{
	return new OpStlxrb_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 54564 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 54571 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 54574 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 54578 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpStlxrh_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 54582 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 54586 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 54589 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 54593 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 54596 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6183 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "stlxrh\t" << DisasmGZWR(rs) << ", " << DisasmGZWR(rt) << ", [" << DisasmGSXR(rn) << "]";
	}
#line 54603 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 54608 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 54611 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 54615 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpStlxrh_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 54619 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 54623 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 54626 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6187 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U16 U16;
		typedef typename ARCH::U64 U64;

		U64 addr = cpu.GetGSR(rn);
		if (cpu.ExclusiveMonitorsPass(addr, 2)) {
			cpu.MemWrite16( addr, U16(cpu.GetGZR(rt)) );
			cpu.SetGZR(rs, U64(0));
			} else {
			cpu.SetGZR(rs, U64(1));
		}
	}
#line 54642 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 54648 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 54651 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 54656 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpStlxrh_w(CodeType code, uint64_t addr)
{
	return new OpStlxrh_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 54662 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 54669 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 54672 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 54676 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpStp_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 54680 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 54684 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 54687 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 54691 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 54694 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6223 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "st" << (am ? "" : "n") << "p\t" << DisasmGZWR(rt) << ", " << DisasmGZWR(rt2) << ", " << DisasmMemoryRI(rn,imm,am);
	}
#line 54701 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 54706 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 54709 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 54713 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpStp_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 54717 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 54721 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 54724 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6227 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		/* TODO: catch Non-temporal hint (am == 0) */
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) ), oaddr( addr + U64(imm) );
		addr = (am == 1 ? addr : oaddr);
		U32 data0( cpu.GetGZR(rt) ), data1( cpu.GetGZR(rt2) );
		cpu.MemWrite32( addr + U64(0), data0 );
		cpu.MemWrite32( addr + U64(4), data1 );
		if (am & 1)
		cpu.SetGSR(rn, oaddr);
	}
#line 54741 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 54747 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 54750 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 54755 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpStp_w(CodeType code, uint64_t addr)
{
	return new OpStp_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 54761 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 54768 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 54771 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 54775 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpStp_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 54779 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 54783 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 54786 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 54790 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 54793 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6244 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "st" << (am ? "" : "n") << "p\t" << DisasmGZXR(rt) << ", " << DisasmGZXR(rt2) << ", " << DisasmMemoryRI(rn,imm,am);
	}
#line 54800 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 54805 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 54808 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 54812 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpStp_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 54816 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 54820 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 54823 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6248 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		/* TODO: catch Non-temporal hint (am == 0) */
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) ), oaddr( addr + U64(imm) );
		addr = (am == 1 ? addr : oaddr);
		U64 data0( cpu.GetGZR(rt) ), data1( cpu.GetGZR(rt2) );
		cpu.MemWrite64( addr + U64(0), data0 );
		cpu.MemWrite64( addr + U64(8), data1 );
		if (am & 1)
		cpu.SetGSR(rn, oaddr);
	}
#line 54839 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 54845 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 54848 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 54853 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpStp_x(CodeType code, uint64_t addr)
{
	return new OpStp_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 54859 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 54866 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 54869 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 54873 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpStr_wxi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 54877 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 54881 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 54884 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 54888 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 54891 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6274 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "st" << (am ? "" : "u") << "r\t" << DisasmGZWR(rt) << ", " << DisasmMemoryRI(rn,imm,am);
	}
#line 54898 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 54903 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 54906 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 54910 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpStr_wxi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 54914 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 54918 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 54921 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6278 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) ), oaddr( addr + U64(imm) );
		addr = (am == 1 ? addr : oaddr);
		U32 data( cpu.GetGZR(rt) );
		cpu.MemWrite32(addr, data);
		if (am & 1)
		cpu.SetGSR(rn, oaddr);
	}
#line 54936 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 54942 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 54945 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 54950 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpStr_wxi(CodeType code, uint64_t addr)
{
	return new OpStr_wxi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 54956 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 54963 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 54966 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 54970 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpStr_wuo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 54974 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 54978 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 54981 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 54985 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 54988 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6293 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "str\t" << DisasmGZWR(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmI(imm) << "]";
	}
#line 54995 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 55000 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 55003 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 55007 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpStr_wuo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 55011 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 55015 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 55018 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6297 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) + U64(imm) );
		U32 data( cpu.GetGZR(rt) );
		cpu.MemWrite32(addr, data);
	}
#line 55030 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 55036 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 55039 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 55044 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpStr_wuo(CodeType code, uint64_t addr)
{
	return new OpStr_wuo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 55050 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 55057 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 55060 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 55064 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpStr_xxi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 55068 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 55072 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 55075 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 55079 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 55082 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6309 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "st" << (am ? "" : "u") << "r\t" << DisasmGZXR(rt) << ", " << DisasmMemoryRI(rn,imm,am);
	}
#line 55089 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 55094 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 55097 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 55101 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpStr_xxi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 55105 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 55109 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 55112 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6313 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) ), oaddr( addr + U64(imm) );
		addr = (am == 1 ? addr : oaddr);
		U64 data( cpu.GetGZR(rt) );
		cpu.MemWrite64(addr, data);
		if (am & 1)
		cpu.SetGSR(rn, oaddr);
	}
#line 55126 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 55132 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 55135 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 55140 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpStr_xxi(CodeType code, uint64_t addr)
{
	return new OpStr_xxi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 55146 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 55153 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 55156 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 55160 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpStr_xuo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 55164 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 55168 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 55171 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 55175 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 55178 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6327 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "str\t" << DisasmGZXR(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmI(imm) << "]";
	}
#line 55185 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 55190 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 55193 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 55197 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpStr_xuo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 55201 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 55205 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 55208 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6331 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) + U64(imm) );
		U64 data( cpu.GetGZR(rt) );
		cpu.MemWrite64(addr, data);
	}
#line 55219 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 55225 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 55228 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 55233 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpStr_xuo(CodeType code, uint64_t addr)
{
	return new OpStr_xuo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 55239 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 55246 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 55249 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 55253 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpStr_wxwu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 55257 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 55261 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 55264 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 55268 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 55271 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6352 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "str\t" << DisasmGZWR(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZWR(rm) << ",uxtw" << DisasmINZ(" ", shift) << "]";
	}
#line 55278 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 55283 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 55286 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 55290 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpStr_wxwu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 55294 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 55298 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 55301 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6356 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::U64 U64;

		U64 offset( U64(U32(cpu.GetGZR(rm))) << shift ), addr( cpu.GetGSR(rn) + offset );
		U32 data( cpu.GetGZR(rt) );
		cpu.MemWrite32(addr, data);
	}
#line 55313 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 55319 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 55322 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 55327 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpStr_wxwu(CodeType code, uint64_t addr)
{
	return new OpStr_wxwu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 55333 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 55340 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 55343 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 55347 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpStr_wxxu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 55351 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 55355 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 55358 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 55362 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 55365 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6368 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "str\t" << DisasmGZWR(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZXR(rm) << DisasmINZ(",lsl ",shift) << "]";
	}
#line 55372 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 55377 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 55380 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 55384 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpStr_wxxu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 55388 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 55392 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 55395 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6372 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::U64 U64;

		U64 offset( U64(U64(cpu.GetGZR(rm))) << shift ), addr( cpu.GetGSR(rn) + offset );
		U32 data( cpu.GetGZR(rt) );
		cpu.MemWrite32(addr, data);
	}
#line 55407 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 55413 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 55416 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 55421 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpStr_wxxu(CodeType code, uint64_t addr)
{
	return new OpStr_wxxu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 55427 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 55434 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 55437 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 55441 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpStr_wxws<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 55445 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 55449 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 55452 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 55456 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 55459 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6384 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "str\t" << DisasmGZWR(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZWR(rm) << ",sxtw" << DisasmINZ(" ", shift) << "]";
	}
#line 55466 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 55471 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 55474 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 55478 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpStr_wxws<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 55482 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 55486 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 55489 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6388 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S32 S32;
		typedef typename ARCH::S64 S64;
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::U64 U64;

		U64 offset( S64(S32(cpu.GetGZR(rm))) << shift ), addr( cpu.GetGSR(rn) + offset );
		U32 data( cpu.GetGZR(rt) );
		cpu.MemWrite32(addr, data);
	}
#line 55503 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 55509 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 55512 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 55517 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpStr_wxws(CodeType code, uint64_t addr)
{
	return new OpStr_wxws<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 55523 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 55530 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 55533 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 55537 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpStr_wxxs<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 55541 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 55545 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 55548 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 55552 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 55555 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6402 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "str\t" << DisasmGZWR(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZXR(rm) << ",sxtx" << DisasmINZ(" ", shift) << "]";
	}
#line 55562 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 55567 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 55570 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 55574 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpStr_wxxs<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 55578 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 55582 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 55585 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6406 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S64 S64;
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::U64 U64;

		U64 offset( S64(S64(cpu.GetGZR(rm))) << shift ), addr( cpu.GetGSR(rn) + offset );
		U32 data( cpu.GetGZR(rt) );
		cpu.MemWrite32(addr, data);
	}
#line 55598 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 55604 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 55607 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 55612 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpStr_wxxs(CodeType code, uint64_t addr)
{
	return new OpStr_wxxs<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 55618 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 55625 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 55628 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 55632 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpStr_xxwu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 55636 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 55640 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 55643 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 55647 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 55650 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6419 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "str\t" << DisasmGZXR(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZWR(rm) << ",uxtw" << DisasmINZ(" ", shift) << "]";
	}
#line 55657 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 55662 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 55665 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 55669 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpStr_xxwu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 55673 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 55677 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 55680 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6423 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::U64 U64;

		U64 offset( U64(U32(cpu.GetGZR(rm))) << shift ), addr( cpu.GetGSR(rn) + offset );
		U64 data( cpu.GetGZR(rt) );
		cpu.MemWrite64(addr, data);
	}
#line 55692 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 55698 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 55701 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 55706 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpStr_xxwu(CodeType code, uint64_t addr)
{
	return new OpStr_xxwu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 55712 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 55719 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 55722 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 55726 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpStr_xxxu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 55730 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 55734 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 55737 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 55741 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 55744 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6435 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "str\t" << DisasmGZXR(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZXR(rm) << DisasmINZ(",lsl ",shift) << "]";
	}
#line 55751 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 55756 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 55759 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 55763 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpStr_xxxu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 55767 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 55771 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 55774 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6439 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		U64 offset( U64(U64(cpu.GetGZR(rm))) << shift ), addr( cpu.GetGSR(rn) + offset );
		U64 data( cpu.GetGZR(rt) );
		cpu.MemWrite64(addr, data);
	}
#line 55785 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 55791 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 55794 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 55799 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpStr_xxxu(CodeType code, uint64_t addr)
{
	return new OpStr_xxxu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 55805 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 55812 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 55815 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 55819 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpStr_xxws<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 55823 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 55827 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 55830 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 55834 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 55837 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6450 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "str\t" << DisasmGZXR(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZWR(rm) << ",sxtw" << DisasmINZ(" ", shift) << "]";
	}
#line 55844 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 55849 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 55852 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 55856 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpStr_xxws<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 55860 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 55864 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 55867 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6454 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S32 S32;
		typedef typename ARCH::S64 S64;
		typedef typename ARCH::U64 U64;

		U64 offset( S64(S32(cpu.GetGZR(rm))) << shift ), addr( cpu.GetGSR(rn) + offset );
		U64 data( cpu.GetGZR(rt) );
		cpu.MemWrite64(addr, data);
	}
#line 55880 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 55886 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 55889 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 55894 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpStr_xxws(CodeType code, uint64_t addr)
{
	return new OpStr_xxws<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 55900 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 55907 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 55910 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 55914 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpStr_xxxs<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 55918 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 55922 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 55925 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 55929 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 55932 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6467 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "str\t" << DisasmGZXR(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZXR(rm) << ",sxtx" << DisasmINZ(" ", shift) << "]";
	}
#line 55939 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 55944 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 55947 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 55951 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpStr_xxxs<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 55955 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 55959 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 55962 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6471 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S64 S64;
		typedef typename ARCH::U64 U64;

		U64 offset( S64(S64(cpu.GetGZR(rm))) << shift ), addr( cpu.GetGSR(rn) + offset );
		U64 data( cpu.GetGZR(rt) );
		cpu.MemWrite64(addr, data);
	}
#line 55974 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 55980 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 55983 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 55988 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpStr_xxxs(CodeType code, uint64_t addr)
{
	return new OpStr_xxxs<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 55994 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 56001 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 56004 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 56008 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpStrb_wxi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 56012 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 56016 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 56019 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 56023 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 56026 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6493 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "st" << (am ? "" : "u") << "rb\t" << DisasmGZWR(rt) << ", " << DisasmMemoryRI(rn,imm,am);
	}
#line 56033 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 56038 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 56041 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 56045 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpStrb_wxi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 56049 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 56053 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 56056 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6497 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U8 U8;
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) ), oaddr( addr + U64(imm) );
		addr = (am == 1 ? addr : oaddr);
		U8 data( cpu.GetGZR(rt) );
		cpu.MemWrite8(addr, data);
		if (am & 1)
		cpu.SetGSR(rn, oaddr);
	}
#line 56071 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 56077 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 56080 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 56085 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpStrb_wxi(CodeType code, uint64_t addr)
{
	return new OpStrb_wxi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 56091 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 56098 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 56101 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 56105 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpStrb_wuo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 56109 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 56113 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 56116 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 56120 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 56123 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6512 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "strb\t" << DisasmGZWR(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmI(imm) << "]";
	}
#line 56130 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 56135 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 56138 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 56142 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpStrb_wuo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 56146 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 56150 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 56153 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6516 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U8 U8;
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) + U64(imm) );
		U8 data( cpu.GetGZR(rt) );
		cpu.MemWrite8(addr, data);
	}
#line 56165 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 56171 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 56174 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 56179 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpStrb_wuo(CodeType code, uint64_t addr)
{
	return new OpStrb_wuo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 56185 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 56192 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 56195 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 56199 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpStrb_wxwu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 56203 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 56207 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 56210 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 56214 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 56217 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6538 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "strb\t" << DisasmGZWR(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZWR(rm) << ",uxtw" << DisasmINZ(" ", shift) << "]";
	}
#line 56224 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 56229 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 56232 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 56236 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpStrb_wxwu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 56240 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 56244 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 56247 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6542 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::U64 U64;
		typedef typename ARCH::U8 U8;

		U64 offset( U64(U32(cpu.GetGZR(rm))) << shift ), addr( cpu.GetGSR(rn) + offset );
		U8 data( cpu.GetGZR(rt) );
		cpu.MemWrite8(addr, data);
	}
#line 56260 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 56266 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 56269 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 56274 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpStrb_wxwu(CodeType code, uint64_t addr)
{
	return new OpStrb_wxwu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 56280 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 56287 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 56290 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 56294 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpStrb_wxxu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 56298 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 56302 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 56305 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 56309 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 56312 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6555 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "strb\t" << DisasmGZWR(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZXR(rm) << DisasmINZ(",lsl ",shift) << "]";
	}
#line 56319 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 56324 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 56327 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 56331 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpStrb_wxxu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 56335 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 56339 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 56342 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6559 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;
		typedef typename ARCH::U8 U8;

		U64 offset( U64(U64(cpu.GetGZR(rm))) << shift ), addr( cpu.GetGSR(rn) + offset );
		U8 data( cpu.GetGZR(rt) );
		cpu.MemWrite8(addr, data);
	}
#line 56354 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 56360 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 56363 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 56368 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpStrb_wxxu(CodeType code, uint64_t addr)
{
	return new OpStrb_wxxu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 56374 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 56381 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 56384 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 56388 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpStrb_wxws<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 56392 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 56396 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 56399 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 56403 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 56406 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6571 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "strb\t" << DisasmGZWR(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZWR(rm) << ",sxtw" << DisasmINZ(" ", shift) << "]";
	}
#line 56413 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 56418 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 56421 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 56425 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpStrb_wxws<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 56429 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 56433 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 56436 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6575 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S32 S32;
		typedef typename ARCH::S64 S64;
		typedef typename ARCH::U64 U64;
		typedef typename ARCH::U8 U8;

		U64 offset( S64(S32(cpu.GetGZR(rm))) << shift ), addr( cpu.GetGSR(rn) + offset );
		U8 data( cpu.GetGZR(rt) );
		cpu.MemWrite8(addr, data);
	}
#line 56450 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 56456 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 56459 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 56464 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpStrb_wxws(CodeType code, uint64_t addr)
{
	return new OpStrb_wxws<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 56470 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 56477 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 56480 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 56484 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpStrb_wxxs<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 56488 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 56492 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 56495 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 56499 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 56502 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6589 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "strb\t" << DisasmGZWR(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZXR(rm) << ",sxtx" << DisasmINZ(" ", shift) << "]";
	}
#line 56509 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 56514 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 56517 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 56521 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpStrb_wxxs<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 56525 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 56529 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 56532 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6593 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S64 S64;
		typedef typename ARCH::U64 U64;
		typedef typename ARCH::U8 U8;

		U64 offset( S64(S64(cpu.GetGZR(rm))) << shift ), addr( cpu.GetGSR(rn) + offset );
		U8 data( cpu.GetGZR(rt) );
		cpu.MemWrite8(addr, data);
	}
#line 56545 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 56551 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 56554 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 56559 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpStrb_wxxs(CodeType code, uint64_t addr)
{
	return new OpStrb_wxxs<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 56565 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 56572 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 56575 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 56579 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpStrh_wxi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 56583 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 56587 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 56590 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 56594 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 56597 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6616 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "st" << (am ? "" : "u") << "rh\t" << DisasmGZWR(rt) << ", " << DisasmMemoryRI(rn,imm,am);
	}
#line 56604 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 56609 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 56612 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 56616 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpStrh_wxi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 56620 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 56624 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 56627 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6620 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U16 U16;
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) ), oaddr( addr + U64(imm) );
		addr = (am == 1 ? addr : oaddr);
		U16 data( cpu.GetGZR(rt) );
		cpu.MemWrite16(addr, data);
		if (am & 1)
		cpu.SetGSR(rn, oaddr);
	}
#line 56642 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 56648 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 56651 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 56656 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpStrh_wxi(CodeType code, uint64_t addr)
{
	return new OpStrh_wxi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 56662 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 56669 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 56672 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 56676 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpStrh_wuo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 56680 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 56684 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 56687 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 56691 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 56694 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6635 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "strh\t" << DisasmGZWR(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmI(imm) << "]";
	}
#line 56701 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 56706 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 56709 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 56713 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpStrh_wuo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 56717 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 56721 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 56724 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6639 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U16 U16;
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) + U64(imm) );
		U16 data( cpu.GetGZR(rt) );
		cpu.MemWrite16(addr, data);
	}
#line 56736 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 56742 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 56745 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 56750 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpStrh_wuo(CodeType code, uint64_t addr)
{
	return new OpStrh_wuo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 56756 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 56763 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 56766 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 56770 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpStrh_wxwu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 56774 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 56778 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 56781 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 56785 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 56788 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6661 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "strh\t" << DisasmGZWR(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZWR(rm) << ",uxtw" << DisasmINZ(" ", shift) << "]";
	}
#line 56795 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 56800 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 56803 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 56807 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpStrh_wxwu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 56811 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 56815 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 56818 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6665 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U16 U16;
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::U64 U64;

		U64 offset( U64(U32(cpu.GetGZR(rm))) << shift ), addr( cpu.GetGSR(rn) + offset );
		U16 data( cpu.GetGZR(rt) );
		cpu.MemWrite16(addr, data);
	}
#line 56831 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 56837 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 56840 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 56845 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpStrh_wxwu(CodeType code, uint64_t addr)
{
	return new OpStrh_wxwu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 56851 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 56858 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 56861 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 56865 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpStrh_wxxu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 56869 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 56873 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 56876 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 56880 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 56883 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6678 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "strh\t" << DisasmGZWR(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZXR(rm) << DisasmINZ(",lsl ",shift) << "]";
	}
#line 56890 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 56895 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 56898 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 56902 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpStrh_wxxu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 56906 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 56910 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 56913 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6682 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U16 U16;
		typedef typename ARCH::U64 U64;

		U64 offset( U64(U64(cpu.GetGZR(rm))) << shift ), addr( cpu.GetGSR(rn) + offset );
		U16 data( cpu.GetGZR(rt) );
		cpu.MemWrite16(addr, data);
	}
#line 56925 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 56931 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 56934 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 56939 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpStrh_wxxu(CodeType code, uint64_t addr)
{
	return new OpStrh_wxxu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 56945 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 56952 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 56955 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 56959 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpStrh_wxws<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 56963 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 56967 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 56970 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 56974 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 56977 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6694 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "strh\t" << DisasmGZWR(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZWR(rm) << ",sxtw" << DisasmINZ(" ", shift) << "]";
	}
#line 56984 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 56989 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 56992 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 56996 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpStrh_wxws<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 57000 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 57004 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 57007 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6698 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S32 S32;
		typedef typename ARCH::S64 S64;
		typedef typename ARCH::U16 U16;
		typedef typename ARCH::U64 U64;

		U64 offset( S64(S32(cpu.GetGZR(rm))) << shift ), addr( cpu.GetGSR(rn) + offset );
		U16 data( cpu.GetGZR(rt) );
		cpu.MemWrite16(addr, data);
	}
#line 57021 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 57027 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 57030 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 57035 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpStrh_wxws(CodeType code, uint64_t addr)
{
	return new OpStrh_wxws<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 57041 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 57048 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 57051 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 57055 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpStrh_wxxs<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 57059 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 57063 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 57066 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 57070 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 57073 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6712 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "strh\t" << DisasmGZWR(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmGZXR(rm) << ",sxtx" << DisasmINZ(" ", shift) << "]";
	}
#line 57080 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 57085 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 57088 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 57092 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpStrh_wxxs<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 57096 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 57100 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 57103 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6716 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S64 S64;
		typedef typename ARCH::U16 U16;
		typedef typename ARCH::U64 U64;

		U64 offset( S64(S64(cpu.GetGZR(rm))) << shift ), addr( cpu.GetGSR(rn) + offset );
		U16 data( cpu.GetGZR(rt) );
		cpu.MemWrite16(addr, data);
	}
#line 57116 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 57122 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 57125 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 57130 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpStrh_wxxs(CodeType code, uint64_t addr)
{
	return new OpStrh_wxxs<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 57136 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 57143 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 57146 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 57150 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSttr_wbo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 57154 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 57158 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 57161 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 57165 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 57168 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6733 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "sttr\t" << DisasmGZWR(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmI(imm) << "]";
	}
#line 57175 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 57181 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 57184 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 57189 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpSttr_wbo(CodeType code, uint64_t addr)
{
	return new OpSttr_wbo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 57195 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 57202 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 57205 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 57209 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSttr_xbo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 57213 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 57217 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 57220 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 57224 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 57227 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6740 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "sttr\t" << DisasmGZXR(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmI(imm) << "]";
	}
#line 57234 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 57240 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 57243 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 57248 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpSttr_xbo(CodeType code, uint64_t addr)
{
	return new OpSttr_xbo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 57254 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 57261 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 57264 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 57268 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSttrb_wbo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 57272 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 57276 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 57279 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 57283 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 57286 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6747 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "sttrb\t" << DisasmGZWR(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmI(imm) << "]";
	}
#line 57293 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 57299 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 57302 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 57307 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpSttrb_wbo(CodeType code, uint64_t addr)
{
	return new OpSttrb_wbo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 57313 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 57320 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 57323 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 57327 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSttrh_wbo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 57331 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 57335 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 57338 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 57342 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 57345 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6754 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "sttrh\t" << DisasmGZWR(rt) << ", [" << DisasmGSXR(rn) << "," << DisasmI(imm) << "]";
	}
#line 57352 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 57358 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 57361 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 57366 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpSttrh_wbo(CodeType code, uint64_t addr)
{
	return new OpSttrh_wbo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 57372 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 57379 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 57382 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 57386 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpStxp_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 57390 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 57394 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 57397 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 57401 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 57404 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6767 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "stxp\t" << DisasmGZWR(rs) << ", " << DisasmGZWR(rt) << ", " << DisasmGZWR(rt2) << ", [" << DisasmGSXR(rn) << "]";
	}
#line 57411 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 57416 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 57419 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 57423 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpStxp_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 57427 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 57431 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 57434 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6771 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) );
		U32 data0( cpu.GetGZR(rt) ), data1( cpu.GetGZR(rt2) );
		if (cpu.ExclusiveMonitorsPass(addr, 8)) {
			cpu.MemWrite32( addr + U64(0), data0 );
			cpu.MemWrite32( addr + U64(4), data1 );
			cpu.SetGZR(rs, U64(0));
			} else {
			cpu.SetGZR(rs, U64(1));
		}
	}
#line 57452 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 57458 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 57461 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 57466 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpStxp_w(CodeType code, uint64_t addr)
{
	return new OpStxp_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 57472 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 57479 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 57482 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 57486 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpStxp_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 57490 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 57494 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 57497 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 57501 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 57504 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6789 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "stxp\t" << DisasmGZWR(rs) << ", " << DisasmGZXR(rt) << ", " << DisasmGZXR(rt2) << ", [" << DisasmGSXR(rn) << "]";
	}
#line 57511 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 57516 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 57519 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 57523 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpStxp_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 57527 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 57531 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 57534 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6793 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) );
		U64 data0( cpu.GetGZR(rt) ), data1( cpu.GetGZR(rt2) );
		if (cpu.ExclusiveMonitorsPass(addr, 16)) {
			cpu.MemWrite64( addr + U64(0), data0 );
			cpu.MemWrite64( addr + U64(8), data1 );
			cpu.SetGZR(rs, U64(0));
			} else {
			cpu.SetGZR(rs, U64(1));
		}
	}
#line 57551 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 57557 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 57560 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 57565 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpStxp_x(CodeType code, uint64_t addr)
{
	return new OpStxp_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 57571 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 57578 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 57581 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 57585 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpStxr_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 57589 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 57593 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 57596 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 57600 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 57603 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6820 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "stxr\t" << DisasmGZWR(rs) << ", " << DisasmGZWR(rt) << ", [" << DisasmGSXR(rn) << "]";
	}
#line 57610 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 57615 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 57618 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 57622 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpStxr_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 57626 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 57630 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 57633 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6824 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::U64 U64;

		U64 addr = cpu.GetGSR(rn);
		if (cpu.ExclusiveMonitorsPass(addr, 4)) {
			cpu.MemWrite32( addr, U32(cpu.GetGZR(rt)) );
			cpu.SetGZR(rs, U64(0));
			} else {
			cpu.SetGZR(rs, U64(1));
		}
	}
#line 57649 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 57655 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 57658 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 57663 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpStxr_w(CodeType code, uint64_t addr)
{
	return new OpStxr_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 57669 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 57676 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 57679 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 57683 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpStxr_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 57687 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 57691 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 57694 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 57698 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 57701 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6840 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "stxr\t" << DisasmGZWR(rs) << ", " << DisasmGZXR(rt) << ", [" << DisasmGSXR(rn) << "]";
	}
#line 57708 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 57713 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 57716 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 57720 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpStxr_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 57724 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 57728 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 57731 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6844 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		U64 addr = cpu.GetGSR(rn);
		if (cpu.ExclusiveMonitorsPass(addr, 8)) {
			cpu.MemWrite64( addr, cpu.GetGZR(rt) );
			cpu.SetGZR(rs, U64(0));
			} else {
			cpu.SetGZR(rs, U64(1));
		}
	}
#line 57746 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 57752 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 57755 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 57760 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpStxr_x(CodeType code, uint64_t addr)
{
	return new OpStxr_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 57766 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 57773 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 57776 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 57780 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpStxrb_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 57784 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 57788 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 57791 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 57795 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 57798 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6869 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "stxrb\t" << DisasmGZWR(rs) << ", " << DisasmGZWR(rt) << ", [" << DisasmGSXR(rn) << "]";
	}
#line 57805 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 57810 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 57813 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 57817 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpStxrb_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 57821 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 57825 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 57828 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6873 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U8  U8;
		typedef typename ARCH::U64 U64;

		U64 addr = cpu.GetGSR(rn);
		if (cpu.ExclusiveMonitorsPass(addr, 1)) {
			cpu.MemWrite8( addr, U8(cpu.GetGZR(rt)) );
			cpu.SetGZR(rs, U64(0));
			} else {
			cpu.SetGZR(rs, U64(1));
		}
	}
#line 57844 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 57850 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 57853 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 57858 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpStxrb_w(CodeType code, uint64_t addr)
{
	return new OpStxrb_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 57864 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 57871 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 57874 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 57878 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpStxrh_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 57882 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 57886 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 57889 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 57893 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 57896 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6899 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "stxrh\t" << DisasmGZWR(rs) << ", " << DisasmGZWR(rt) << ", [" << DisasmGSXR(rn) << "]";
	}
#line 57903 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 57908 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 57911 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 57915 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpStxrh_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 57919 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 57923 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 57926 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6903 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U16 U16;
		typedef typename ARCH::U64 U64;

		U64 addr = cpu.GetGSR(rn);
		if (cpu.ExclusiveMonitorsPass(addr, 2)) {
			cpu.MemWrite16( addr, U16(cpu.GetGZR(rt)) );
			cpu.SetGZR(rs, U64(0));
			} else {
			cpu.SetGZR(rs, U64(1));
		}
	}
#line 57942 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 57948 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 57951 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 57956 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpStxrh_w(CodeType code, uint64_t addr)
{
	return new OpStxrh_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 57962 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 57969 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 57972 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 57976 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSub_wsxtb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 57980 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 57984 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 57987 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 57991 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 57994 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6928 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "sub\t" << DisasmGSWR(rd) << ", " << DisasmGSWR(rn) << ", " << DisasmGZWR(rm) << ", sxtb" << DisasmINZ(" ", imm);
	}
#line 58001 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 58006 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 58009 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 58013 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSub_wsxtb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 58017 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 58021 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 58024 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6932 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S8 S8;
		typedef typename ARCH::S32 S32;
		typedef typename ARCH::U32 U32;

		U32 op1( cpu.GetGSR(rn) ), op2( S32(S8(cpu.GetGZR(rm))) << imm ), res = op1 - op2;
		cpu.SetGSR(rd, res);
	}
#line 58036 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 58042 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 58045 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 58050 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpSub_wsxtb(CodeType code, uint64_t addr)
{
	return new OpSub_wsxtb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 58056 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 58063 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 58066 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 58070 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSub_wsxth<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 58074 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 58078 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 58081 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 58085 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 58088 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6944 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "sub\t" << DisasmGSWR(rd) << ", " << DisasmGSWR(rn) << ", " << DisasmGZWR(rm) << ", sxth" << DisasmINZ(" ", imm);
	}
#line 58095 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 58100 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 58103 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 58107 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSub_wsxth<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 58111 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 58115 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 58118 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6948 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S16 S16;
		typedef typename ARCH::S32 S32;
		typedef typename ARCH::U32 U32;

		U32 op1( cpu.GetGSR(rn) ), op2( S32(S16(cpu.GetGZR(rm))) << imm ), res = op1 - op2;
		cpu.SetGSR(rd, res);
	}
#line 58130 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 58136 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 58139 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 58144 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpSub_wsxth(CodeType code, uint64_t addr)
{
	return new OpSub_wsxth<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 58150 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 58157 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 58160 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 58164 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSub_wsxtw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 58168 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 58172 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 58175 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 58179 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 58182 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6960 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "sub\t" << DisasmGSWR(rd) << ", " << DisasmGSWR(rn) << ", " << DisasmGZWR(rm) << ", sxtw" << DisasmINZ(" ", imm);
	}
#line 58189 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 58194 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 58197 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 58201 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSub_wsxtw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 58205 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 58209 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 58212 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6964 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S32 S32;
		typedef typename ARCH::U32 U32;

		U32 op1( cpu.GetGSR(rn) ), op2( S32(S32(cpu.GetGZR(rm))) << imm ), res = op1 - op2;
		cpu.SetGSR(rd, res);
	}
#line 58223 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 58229 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 58232 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 58237 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpSub_wsxtw(CodeType code, uint64_t addr)
{
	return new OpSub_wsxtw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 58243 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 58250 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 58253 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 58257 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSub_wsxtx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 58261 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 58265 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 58268 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 58272 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 58275 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6975 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "sub\t" << DisasmGSWR(rd) << ", " << DisasmGSWR(rn) << ", " << DisasmGZWR(rm) << ", sxtx" << DisasmINZ(" ", imm);
	}
#line 58282 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 58287 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 58290 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 58294 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSub_wsxtx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 58298 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 58302 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 58305 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6979 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S64 S64;
		typedef typename ARCH::S32 S32;
		typedef typename ARCH::U32 U32;

		U32 op1( cpu.GetGSR(rn) ), op2( S32(S64(cpu.GetGZR(rm))) << imm ), res = op1 - op2;
		cpu.SetGSR(rd, res);
	}
#line 58317 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 58323 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 58326 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 58331 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpSub_wsxtx(CodeType code, uint64_t addr)
{
	return new OpSub_wsxtx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 58337 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 58344 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 58347 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 58351 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSub_wuxtb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 58355 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 58359 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 58362 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 58366 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 58369 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6991 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "sub\t" << DisasmGSWR(rd) << ", " << DisasmGSWR(rn) << ", " << DisasmGZWR(rm) << ", uxtb" << DisasmINZ(" ", imm);
	}
#line 58376 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 58381 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 58384 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 58388 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSub_wuxtb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 58392 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 58396 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 58399 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 6995 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U8 U8;
		typedef typename ARCH::U32 U32;

		U32 op1( cpu.GetGSR(rn) ), op2( U32(U8(cpu.GetGZR(rm))) << imm ), res = op1 - op2;
		cpu.SetGSR(rd, res);
	}
#line 58410 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 58416 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 58419 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 58424 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpSub_wuxtb(CodeType code, uint64_t addr)
{
	return new OpSub_wuxtb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 58430 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 58437 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 58440 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 58444 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSub_wuxth<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 58448 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 58452 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 58455 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 58459 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 58462 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7006 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "sub\t" << DisasmGSWR(rd) << ", " << DisasmGSWR(rn) << ", " << DisasmGZWR(rm) << ", uxth" << DisasmINZ(" ", imm);
	}
#line 58469 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 58474 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 58477 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 58481 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSub_wuxth<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 58485 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 58489 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 58492 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7010 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U16 U16;
		typedef typename ARCH::U32 U32;

		U32 op1( cpu.GetGSR(rn) ), op2( U32(U16(cpu.GetGZR(rm))) << imm ), res = op1 - op2;
		cpu.SetGSR(rd, res);
	}
#line 58503 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 58509 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 58512 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 58517 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpSub_wuxth(CodeType code, uint64_t addr)
{
	return new OpSub_wuxth<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 58523 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 58530 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 58533 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 58537 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSub_wuxtw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 58541 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 58545 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 58548 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 58552 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 58555 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7021 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "sub\t" << DisasmGSWR(rd) << ", " << DisasmGSWR(rn) << ", " << DisasmGZWR(rm) << ", uxtw" << DisasmINZ(" ", imm);
	}
#line 58562 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 58567 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 58570 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 58574 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSub_wuxtw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 58578 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 58582 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 58585 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7025 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;

		U32 op1( cpu.GetGSR(rn) ), op2( U32(U32(cpu.GetGZR(rm))) << imm ), res = op1 - op2;
		cpu.SetGSR(rd, res);
	}
#line 58595 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 58601 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 58604 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 58609 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpSub_wuxtw(CodeType code, uint64_t addr)
{
	return new OpSub_wuxtw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 58615 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 58622 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 58625 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 58629 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSub_wuxtx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 58633 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 58637 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 58640 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 58644 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 58647 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7035 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "sub\t" << DisasmGSWR(rd) << ", " << DisasmGSWR(rn) << ", " << DisasmGZWR(rm) << ", uxtx" << DisasmINZ(" ", imm);
	}
#line 58654 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 58659 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 58662 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 58666 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSub_wuxtx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 58670 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 58674 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 58677 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7039 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;
		typedef typename ARCH::U32 U32;

		U32 op1( cpu.GetGSR(rn) ), op2( U32(U64(cpu.GetGZR(rm))) << imm ), res = op1 - op2;
		cpu.SetGSR(rd, res);
	}
#line 58688 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 58694 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 58697 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 58702 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpSub_wuxtx(CodeType code, uint64_t addr)
{
	return new OpSub_wuxtx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 58708 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 58715 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 58718 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 58722 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSub_xsxtb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 58726 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 58730 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 58733 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 58737 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 58740 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7050 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "sub\t" << DisasmGSXR(rd) << ", " << DisasmGSXR(rn) << ", " << DisasmGZWR(rm) << ", sxtb" << DisasmINZ(" ", imm);
	}
#line 58747 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 58752 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 58755 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 58759 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSub_xsxtb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 58763 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 58767 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 58770 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7054 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S8 S8;
		typedef typename ARCH::S64 S64;
		typedef typename ARCH::U64 U64;

		U64 op1( cpu.GetGSR(rn) ), op2( S64(S8(cpu.GetGZR(rm))) << imm ), res = op1 - op2;
		cpu.SetGSR(rd, res);
	}
#line 58782 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 58788 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 58791 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 58796 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpSub_xsxtb(CodeType code, uint64_t addr)
{
	return new OpSub_xsxtb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 58802 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 58809 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 58812 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 58816 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSub_xsxth<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 58820 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 58824 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 58827 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 58831 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 58834 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7066 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "sub\t" << DisasmGSXR(rd) << ", " << DisasmGSXR(rn) << ", " << DisasmGZWR(rm) << ", sxth" << DisasmINZ(" ", imm);
	}
#line 58841 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 58846 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 58849 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 58853 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSub_xsxth<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 58857 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 58861 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 58864 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7070 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S16 S16;
		typedef typename ARCH::S64 S64;
		typedef typename ARCH::U64 U64;

		U64 op1( cpu.GetGSR(rn) ), op2( S64(S16(cpu.GetGZR(rm))) << imm ), res = op1 - op2;
		cpu.SetGSR(rd, res);
	}
#line 58876 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 58882 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 58885 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 58890 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpSub_xsxth(CodeType code, uint64_t addr)
{
	return new OpSub_xsxth<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 58896 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 58903 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 58906 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 58910 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSub_xsxtw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 58914 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 58918 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 58921 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 58925 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 58928 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7082 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "sub\t" << DisasmGSXR(rd) << ", " << DisasmGSXR(rn) << ", " << DisasmGZWR(rm) << ", sxtw" << DisasmINZ(" ", imm);
	}
#line 58935 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 58940 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 58943 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 58947 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSub_xsxtw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 58951 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 58955 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 58958 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7086 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S32 S32;
		typedef typename ARCH::S64 S64;
		typedef typename ARCH::U64 U64;

		U64 op1( cpu.GetGSR(rn) ), op2( S64(S32(cpu.GetGZR(rm))) << imm ), res = op1 - op2;
		cpu.SetGSR(rd, res);
	}
#line 58970 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 58976 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 58979 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 58984 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpSub_xsxtw(CodeType code, uint64_t addr)
{
	return new OpSub_xsxtw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 58990 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 58997 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 59000 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 59004 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSub_xsxtx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 59008 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 59012 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 59015 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 59019 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 59022 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7098 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "sub\t" << DisasmGSXR(rd) << ", " << DisasmGSXR(rn) << ", " << DisasmGZXR(rm) << ", sxtx" << DisasmINZ(" ", imm);
	}
#line 59029 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 59034 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 59037 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 59041 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSub_xsxtx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 59045 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 59049 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 59052 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7102 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S64 S64;
		typedef typename ARCH::U64 U64;

		U64 op1( cpu.GetGSR(rn) ), op2( S64(S64(cpu.GetGZR(rm))) << imm ), res = op1 - op2;
		cpu.SetGSR(rd, res);
	}
#line 59063 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 59069 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 59072 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 59077 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpSub_xsxtx(CodeType code, uint64_t addr)
{
	return new OpSub_xsxtx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 59083 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 59090 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 59093 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 59097 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSub_xuxtb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 59101 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 59105 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 59108 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 59112 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 59115 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7113 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "sub\t" << DisasmGSXR(rd) << ", " << DisasmGSXR(rn) << ", " << DisasmGZWR(rm) << ", uxtb" << DisasmINZ(" ", imm);
	}
#line 59122 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 59127 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 59130 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 59134 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSub_xuxtb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 59138 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 59142 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 59145 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7117 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U8 U8;
		typedef typename ARCH::U64 U64;

		U64 op1( cpu.GetGSR(rn) ), op2( U64(U8(cpu.GetGZR(rm))) << imm ), res = op1 - op2;
		cpu.SetGSR(rd, res);
	}
#line 59156 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 59162 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 59165 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 59170 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpSub_xuxtb(CodeType code, uint64_t addr)
{
	return new OpSub_xuxtb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 59176 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 59183 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 59186 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 59190 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSub_xuxth<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 59194 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 59198 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 59201 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 59205 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 59208 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7128 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "sub\t" << DisasmGSXR(rd) << ", " << DisasmGSXR(rn) << ", " << DisasmGZWR(rm) << ", uxth" << DisasmINZ(" ", imm);
	}
#line 59215 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 59220 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 59223 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 59227 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSub_xuxth<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 59231 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 59235 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 59238 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7132 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U16 U16;
		typedef typename ARCH::U64 U64;

		U64 op1( cpu.GetGSR(rn) ), op2( U64(U16(cpu.GetGZR(rm))) << imm ), res = op1 - op2;
		cpu.SetGSR(rd, res);
	}
#line 59249 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 59255 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 59258 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 59263 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpSub_xuxth(CodeType code, uint64_t addr)
{
	return new OpSub_xuxth<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 59269 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 59276 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 59279 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 59283 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSub_xuxtw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 59287 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 59291 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 59294 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 59298 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 59301 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7143 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "sub\t" << DisasmGSXR(rd) << ", " << DisasmGSXR(rn) << ", " << DisasmGZWR(rm) << ", uxtw" << DisasmINZ(" ", imm);
	}
#line 59308 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 59313 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 59316 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 59320 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSub_xuxtw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 59324 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 59328 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 59331 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7147 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::U64 U64;

		U64 op1( cpu.GetGSR(rn) ), op2( U64(U32(cpu.GetGZR(rm))) << imm ), res = op1 - op2;
		cpu.SetGSR(rd, res);
	}
#line 59342 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 59348 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 59351 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 59356 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpSub_xuxtw(CodeType code, uint64_t addr)
{
	return new OpSub_xuxtw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 59362 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 59369 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 59372 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 59376 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSub_xuxtx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 59380 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 59384 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 59387 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 59391 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 59394 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7158 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "sub\t" << DisasmGSXR(rd) << ", " << DisasmGSXR(rn) << ", " << DisasmGZXR(rm) << ", uxtx" << DisasmINZ(" ", imm);
	}
#line 59401 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 59406 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 59409 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 59413 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSub_xuxtx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 59417 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 59421 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 59424 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7162 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		U64 op1( cpu.GetGSR(rn) ), op2( U64(U64(cpu.GetGZR(rm))) << imm ), res = op1 - op2;
		cpu.SetGSR(rd, res);
	}
#line 59434 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 59440 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 59443 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 59448 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpSub_xuxtx(CodeType code, uint64_t addr)
{
	return new OpSub_xuxtx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 59454 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 59461 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 59464 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 59468 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSub_wi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 59472 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 59476 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 59479 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 59483 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 59486 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7182 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "sub\t" << DisasmGSWR(rd) << ", " << DisasmGSWR(rn) << ", " << DisasmI(imm,16/*?*/);
	}
#line 59493 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 59498 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 59501 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 59505 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSub_wi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 59509 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 59513 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 59516 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7186 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;

		U32 op1(cpu.GetGSR(rn)), op2(imm), res = op1 - op2;
		cpu.SetGSR(rd, res);
	}
#line 59526 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 59532 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 59535 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 59540 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpSub_wi(CodeType code, uint64_t addr)
{
	return new OpSub_wi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 59546 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 59553 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 59556 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 59560 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSub_xi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 59564 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 59568 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 59571 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 59575 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 59578 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7196 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "sub\t" << DisasmGSXR(rd) << ", " << DisasmGSXR(rn) << ", " << DisasmI(imm,16/*?*/);
	}
#line 59585 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 59590 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 59593 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 59597 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSub_xi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 59601 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 59605 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 59608 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7200 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		U64 op1(cpu.GetGSR(rn)), op2(imm), res = op1 - op2;
		cpu.SetGSR(rd, res);
	}
#line 59618 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 59624 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 59627 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 59632 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpSub_xi(CodeType code, uint64_t addr)
{
	return new OpSub_xi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 59638 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 59645 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 59648 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 59652 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSub_wlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 59656 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 59660 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 59663 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 59667 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 59670 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7220 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rn == 31)
		sink << "neg\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rm) << DisasmINZ(", lsl ",imm);
		else
		sink << "sub\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmGZWR(rm) << DisasmINZ(", lsl ",imm);
	}
#line 59680 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 59685 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 59688 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 59692 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSub_wlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 59696 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 59700 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 59703 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7227 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;

		U32 op1( cpu.GetGZR(rn) ), op2( cpu.GetGZR(rm) << imm ), res = op1 - op2;
		cpu.SetGZR(rd, res);
	}
#line 59713 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 59719 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 59722 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 59727 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpSub_wlsl(CodeType code, uint64_t addr)
{
	return new OpSub_wlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 59733 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 59740 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 59743 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 59747 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSub_wlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 59751 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 59755 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 59758 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 59762 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 59765 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7237 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rn == 31)
		sink << "neg\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rm) << ", lsr " << DisasmI(imm);
		else
		sink << "sub\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmGZWR(rm) << ", lsr " << DisasmI(imm);
	}
#line 59775 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 59780 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 59783 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 59787 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSub_wlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 59791 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 59795 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 59798 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7244 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;

		U32 op1( cpu.GetGZR(rn) ), op2( U32(cpu.GetGZR(rm)) >> imm ), res = op1 - op2;
		cpu.SetGZR(rd, res);
	}
#line 59808 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 59814 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 59817 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 59822 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpSub_wlsr(CodeType code, uint64_t addr)
{
	return new OpSub_wlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 59828 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 59835 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 59838 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 59842 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSub_wasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 59846 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 59850 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 59853 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 59857 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 59860 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7254 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rn == 31)
		sink << "neg\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rm) << ", asr " << DisasmI(imm);
		else
		sink << "sub\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmGZWR(rm) << ", asr " << DisasmI(imm);
	}
#line 59870 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 59875 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 59878 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 59882 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSub_wasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 59886 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 59890 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 59893 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7261 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::S32 S32;

		U32 op1( cpu.GetGZR(rn) ), op2( S32(cpu.GetGZR(rm)) >> imm ), res = op1 - op2;
		cpu.SetGZR(rd, res);
	}
#line 59904 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 59910 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 59913 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 59918 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpSub_wasr(CodeType code, uint64_t addr)
{
	return new OpSub_wasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 59924 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 59931 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 59934 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 59938 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSub_xlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 59942 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 59946 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 59949 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 59953 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 59956 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7272 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rn == 31)
		sink << "neg\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rm) << DisasmINZ(", lsl ",imm);
		else
		sink << "sub\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmGZXR(rm) << DisasmINZ(", lsl ",imm);
	}
#line 59966 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 59971 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 59974 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 59978 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSub_xlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 59982 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 59986 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 59989 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7279 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		U64 op1( cpu.GetGZR(rn) ), op2( cpu.GetGZR(rm) << imm ), res = op1 - op2;
		cpu.SetGZR(rd, res);
	}
#line 59999 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 60005 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 60008 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 60013 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpSub_xlsl(CodeType code, uint64_t addr)
{
	return new OpSub_xlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 60019 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 60026 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 60029 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 60033 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSub_xlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 60037 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 60041 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 60044 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 60048 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 60051 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7289 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rn == 31)
		sink << "neg\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rm) << ", lsr " << DisasmI(imm);
		else
		sink << "sub\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmGZXR(rm) << ", lsr " << DisasmI(imm);
	}
#line 60061 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 60066 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 60069 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 60073 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSub_xlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 60077 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 60081 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 60084 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7296 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		U64 op1( cpu.GetGZR(rn) ), op2( cpu.GetGZR(rm) >> imm ), res = op1 - op2;
		cpu.SetGZR(rd, res);
	}
#line 60094 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 60100 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 60103 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 60108 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpSub_xlsr(CodeType code, uint64_t addr)
{
	return new OpSub_xlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 60114 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 60121 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 60124 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 60128 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSub_xasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 60132 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 60136 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 60139 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 60143 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 60146 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7306 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rn == 31)
		sink << "neg\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rm) << ", asr " << DisasmI(imm);
		else
		sink << "sub\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmGZXR(rm) << ", asr " << DisasmI(imm);
	}
#line 60156 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 60161 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 60164 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 60168 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSub_xasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 60172 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 60176 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 60179 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7313 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;
		typedef typename ARCH::S64 S64;

		U64 op1( cpu.GetGZR(rn) ), op2( S64(cpu.GetGZR(rm)) >> imm ), res = op1 - op2;
		cpu.SetGZR(rd, res);
	}
#line 60190 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 60196 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 60199 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 60204 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpSub_xasr(CodeType code, uint64_t addr)
{
	return new OpSub_xasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 60210 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 60217 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 60220 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 60224 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSubs_wuxtb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 60228 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 60232 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 60235 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 60239 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 60242 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7334 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rd == 31)
		sink << "cmp\t" << DisasmGSWR(rn) << ", " << DisasmGZWR(rm) << ", uxtb" << DisasmINZ(" ", imm);
		else
		sink << "subs\t" << DisasmGZWR(rd) << ", " << DisasmGSWR(rn) << ", " << DisasmGZWR(rm) << ", uxtb" << DisasmINZ(" ", imm);
	}
#line 60252 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 60257 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 60260 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 60264 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSubs_wuxtb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 60268 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 60272 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 60275 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7341 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U8 U8;
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::S32 S32;

		U32 op1( cpu.GetGSR(rn) ), op2( U32(U8(cpu.GetGZR(rm))) << imm ), res = op1 - op2;
		cpu.SetGZR(rd, res);
		cpu.SetNZCV( S32(res) < S32(0), op1 == op2, op1 >= op2, (S32(res) < S32(0)) xor (S32(op1) < S32(op2)) );
	}
#line 60288 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 60294 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 60297 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 60302 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpSubs_wuxtb(CodeType code, uint64_t addr)
{
	return new OpSubs_wuxtb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 60308 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 60315 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 60318 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 60322 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSubs_wuxth<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 60326 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 60330 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 60333 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 60337 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 60340 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7354 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rd == 31)
		sink << "cmp\t" << DisasmGSWR(rn) << ", " << DisasmGZWR(rm) << ", uxth" << DisasmINZ(" ", imm);
		else
		sink << "subs\t" << DisasmGZWR(rd) << ", " << DisasmGSWR(rn) << ", " << DisasmGZWR(rm) << ", uxth" << DisasmINZ(" ", imm);
	}
#line 60350 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 60355 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 60358 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 60362 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSubs_wuxth<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 60366 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 60370 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 60373 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7361 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U16 U16;
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::S32 S32;

		U32 op1( cpu.GetGSR(rn) ), op2( U32(U16(cpu.GetGZR(rm))) << imm ), res = op1 - op2;
		cpu.SetGZR(rd, res);
		cpu.SetNZCV( S32(res) < S32(0), op1 == op2, op1 >= op2, (S32(res) < S32(0)) xor (S32(op1) < S32(op2)) );
	}
#line 60386 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 60392 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 60395 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 60400 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpSubs_wuxth(CodeType code, uint64_t addr)
{
	return new OpSubs_wuxth<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 60406 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 60413 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 60416 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 60420 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSubs_wuxtw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 60424 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 60428 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 60431 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 60435 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 60438 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7374 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rd == 31)
		sink << "cmp\t" << DisasmGSWR(rn) << ", " << DisasmGZWR(rm) << ", uxtw" << DisasmINZ(" ", imm);
		else
		sink << "subs\t" << DisasmGZWR(rd) << ", " << DisasmGSWR(rn) << ", " << DisasmGZWR(rm) << ", uxtw" << DisasmINZ(" ", imm);
	}
#line 60448 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 60453 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 60456 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 60460 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSubs_wuxtw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 60464 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 60468 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 60471 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7381 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::S32 S32;

		U32 op1( cpu.GetGSR(rn) ), op2( U32(U32(cpu.GetGZR(rm))) << imm ), res = op1 - op2;
		cpu.SetGZR(rd, res);
		cpu.SetNZCV( S32(res) < S32(0), op1 == op2, op1 >= op2, (S32(res) < S32(0)) xor (S32(op1) < S32(op2)) );
	}
#line 60483 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 60489 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 60492 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 60497 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpSubs_wuxtw(CodeType code, uint64_t addr)
{
	return new OpSubs_wuxtw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 60503 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 60510 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 60513 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 60517 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSubs_wuxtx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 60521 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 60525 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 60528 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 60532 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 60535 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7393 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rd == 31)
		sink << "cmp\t" << DisasmGSWR(rn) << ", " << DisasmGZWR(rm) << ", uxtx" << DisasmINZ(" ", imm);
		else
		sink << "subs\t" << DisasmGZWR(rd) << ", " << DisasmGSWR(rn) << ", " << DisasmGZWR(rm) << ", uxtx" << DisasmINZ(" ", imm);
	}
#line 60545 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 60550 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 60553 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 60557 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSubs_wuxtx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 60561 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 60565 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 60568 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7400 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::S32 S32;

		U32 op1( cpu.GetGSR(rn) ), op2( U32(U64(cpu.GetGZR(rm))) << imm ), res = op1 - op2;
		cpu.SetGZR(rd, res);
		cpu.SetNZCV( S32(res) < S32(0), op1 == op2, op1 >= op2, (S32(res) < S32(0)) xor (S32(op1) < S32(op2)) );
	}
#line 60581 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 60587 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 60590 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 60595 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpSubs_wuxtx(CodeType code, uint64_t addr)
{
	return new OpSubs_wuxtx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 60601 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 60608 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 60611 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 60615 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSubs_wsxtb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 60619 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 60623 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 60626 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 60630 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 60633 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7413 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rd == 31)
		sink << "cmp\t" << DisasmGSWR(rn) << ", " << DisasmGZWR(rm) << ", sxtb" << DisasmINZ(" ", imm);
		else
		sink << "subs\t" << DisasmGZWR(rd) << ", " << DisasmGSWR(rn) << ", " << DisasmGZWR(rm) << ", sxtb" << DisasmINZ(" ", imm);
	}
#line 60643 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 60648 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 60651 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 60655 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSubs_wsxtb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 60659 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 60663 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 60666 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7420 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S8 S8;
		typedef typename ARCH::S32 S32;
		typedef typename ARCH::U32 U32;

		U32 op1( cpu.GetGSR(rn) ), op2( S32(S8(cpu.GetGZR(rm))) << imm ), res = op1 - op2;
		cpu.SetGZR(rd, res);
		cpu.SetNZCV( S32(res) < S32(0), op1 == op2, op1 >= op2, (S32(res) < S32(0)) xor (S32(op1) < S32(op2)) );
	}
#line 60679 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 60685 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 60688 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 60693 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpSubs_wsxtb(CodeType code, uint64_t addr)
{
	return new OpSubs_wsxtb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 60699 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 60706 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 60709 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 60713 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSubs_wsxth<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 60717 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 60721 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 60724 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 60728 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 60731 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7433 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rd == 31)
		sink << "cmp\t" << DisasmGSWR(rn) << ", " << DisasmGZWR(rm) << ", sxth" << DisasmINZ(" ", imm);
		else
		sink << "subs\t" << DisasmGZWR(rd) << ", " << DisasmGSWR(rn) << ", " << DisasmGZWR(rm) << ", sxth" << DisasmINZ(" ", imm);
	}
#line 60741 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 60746 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 60749 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 60753 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSubs_wsxth<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 60757 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 60761 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 60764 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7440 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S16 S16;
		typedef typename ARCH::S32 S32;
		typedef typename ARCH::U32 U32;

		U32 op1( cpu.GetGSR(rn) ), op2( S32(S16(cpu.GetGZR(rm))) << imm ), res = op1 - op2;
		cpu.SetGZR(rd, res);
		cpu.SetNZCV( S32(res) < S32(0), op1 == op2, op1 >= op2, (S32(res) < S32(0)) xor (S32(op1) < S32(op2)) );
	}
#line 60777 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 60783 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 60786 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 60791 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpSubs_wsxth(CodeType code, uint64_t addr)
{
	return new OpSubs_wsxth<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 60797 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 60804 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 60807 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 60811 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSubs_wsxtw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 60815 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 60819 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 60822 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 60826 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 60829 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7453 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rd == 31)
		sink << "cmp\t" << DisasmGSWR(rn) << ", " << DisasmGZWR(rm) << ", sxtw" << DisasmINZ(" ", imm);
		else
		sink << "subs\t" << DisasmGZWR(rd) << ", " << DisasmGSWR(rn) << ", " << DisasmGZWR(rm) << ", sxtw" << DisasmINZ(" ", imm);
	}
#line 60839 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 60844 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 60847 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 60851 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSubs_wsxtw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 60855 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 60859 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 60862 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7460 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S32 S32;
		typedef typename ARCH::U32 U32;

		U32 op1( cpu.GetGSR(rn) ), op2( S32(S32(cpu.GetGZR(rm))) << imm ), res = op1 - op2;
		cpu.SetGZR(rd, res);
		cpu.SetNZCV( S32(res) < S32(0), op1 == op2, op1 >= op2, (S32(res) < S32(0)) xor (S32(op1) < S32(op2)) );
	}
#line 60874 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 60880 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 60883 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 60888 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpSubs_wsxtw(CodeType code, uint64_t addr)
{
	return new OpSubs_wsxtw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 60894 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 60901 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 60904 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 60908 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSubs_wsxtx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 60912 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 60916 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 60919 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 60923 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 60926 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7472 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rd == 31)
		sink << "cmp\t" << DisasmGSWR(rn) << ", " << DisasmGZWR(rm) << ", sxtx" << DisasmINZ(" ", imm);
		else
		sink << "subs\t" << DisasmGZWR(rd) << ", " << DisasmGSWR(rn) << ", " << DisasmGZWR(rm) << ", sxtx" << DisasmINZ(" ", imm);
	}
#line 60936 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 60941 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 60944 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 60948 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSubs_wsxtx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 60952 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 60956 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 60959 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7479 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S64 S64;
		typedef typename ARCH::S32 S32;
		typedef typename ARCH::U32 U32;

		U32 op1( cpu.GetGSR(rn) ), op2( S32(S64(cpu.GetGZR(rm))) << imm ), res = op1 - op2;
		cpu.SetGZR(rd, res);
		cpu.SetNZCV( S32(res) < S32(0), op1 == op2, op1 >= op2, (S32(res) < S32(0)) xor (S32(op1) < S32(op2)) );
	}
#line 60972 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 60978 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 60981 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 60986 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpSubs_wsxtx(CodeType code, uint64_t addr)
{
	return new OpSubs_wsxtx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 60992 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 60999 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 61002 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 61006 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSubs_xuxtb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 61010 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 61014 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 61017 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 61021 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 61024 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7492 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rd == 31)
		sink << "cmp\t" << DisasmGSXR(rn) << ", " << DisasmGZWR(rm) << ", uxtb" << DisasmINZ(" ", imm);
		else
		sink << "subs\t" << DisasmGZXR(rd) << ", " << DisasmGSXR(rn) << ", " << DisasmGZWR(rm) << ", uxtb" << DisasmINZ(" ", imm);
	}
#line 61034 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 61039 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 61042 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 61046 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSubs_xuxtb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 61050 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 61054 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 61057 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7499 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U8 U8;
		typedef typename ARCH::U64 U64;
		typedef typename ARCH::S64 S64;

		U64 op1( cpu.GetGSR(rn) ), op2( U64(U8(cpu.GetGZR(rm))) << imm ), res = op1 - op2;
		cpu.SetGZR(rd, res);
		cpu.SetNZCV( S64(res) < S64(0), op1 == op2, op1 >= op2, (S64(res) < S64(0)) xor (S64(op1) < S64(op2)) );
	}
#line 61070 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 61076 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 61079 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 61084 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpSubs_xuxtb(CodeType code, uint64_t addr)
{
	return new OpSubs_xuxtb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 61090 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 61097 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 61100 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 61104 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSubs_xuxth<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 61108 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 61112 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 61115 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 61119 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 61122 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7512 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rd == 31)
		sink << "cmp\t" << DisasmGSXR(rn) << ", " << DisasmGZWR(rm) << ", uxth" << DisasmINZ(" ", imm);
		else
		sink << "subs\t" << DisasmGZXR(rd) << ", " << DisasmGSXR(rn) << ", " << DisasmGZWR(rm) << ", uxth" << DisasmINZ(" ", imm);
	}
#line 61132 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 61137 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 61140 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 61144 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSubs_xuxth<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 61148 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 61152 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 61155 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7519 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U16 U16;
		typedef typename ARCH::U64 U64;
		typedef typename ARCH::S64 S64;

		U64 op1( cpu.GetGSR(rn) ), op2( U64(U16(cpu.GetGZR(rm))) << imm ), res = op1 - op2;
		cpu.SetGZR(rd, res);
		cpu.SetNZCV( S64(res) < S64(0), op1 == op2, op1 >= op2, (S64(res) < S64(0)) xor (S64(op1) < S64(op2)) );
	}
#line 61168 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 61174 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 61177 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 61182 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpSubs_xuxth(CodeType code, uint64_t addr)
{
	return new OpSubs_xuxth<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 61188 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 61195 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 61198 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 61202 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSubs_xuxtw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 61206 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 61210 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 61213 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 61217 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 61220 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7532 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rd == 31)
		sink << "cmp\t" << DisasmGSXR(rn) << ", " << DisasmGZWR(rm) << ", uxtw" << DisasmINZ(" ", imm);
		else
		sink << "subs\t" << DisasmGZXR(rd) << ", " << DisasmGSXR(rn) << ", " << DisasmGZWR(rm) << ", uxtw" << DisasmINZ(" ", imm);
	}
#line 61230 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 61235 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 61238 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 61242 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSubs_xuxtw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 61246 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 61250 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 61253 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7539 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::U64 U64;
		typedef typename ARCH::S64 S64;

		U64 op1( cpu.GetGSR(rn) ), op2( U64(U32(cpu.GetGZR(rm))) << imm ), res = op1 - op2;
		cpu.SetGZR(rd, res);
		cpu.SetNZCV( S64(res) < S64(0), op1 == op2, op1 >= op2, (S64(res) < S64(0)) xor (S64(op1) < S64(op2)) );
	}
#line 61266 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 61272 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 61275 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 61280 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpSubs_xuxtw(CodeType code, uint64_t addr)
{
	return new OpSubs_xuxtw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 61286 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 61293 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 61296 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 61300 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSubs_xuxtx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 61304 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 61308 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 61311 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 61315 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 61318 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7552 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rd == 31)
		sink << "cmp\t" << DisasmGSXR(rn) << ", " << DisasmGZXR(rm) << ", uxtx" << DisasmINZ(" ", imm);
		else
		sink << "subs\t" << DisasmGZXR(rd) << ", " << DisasmGSXR(rn) << ", " << DisasmGZXR(rm) << ", uxtx" << DisasmINZ(" ", imm);
	}
#line 61328 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 61333 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 61336 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 61340 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSubs_xuxtx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 61344 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 61348 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 61351 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7559 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;
		typedef typename ARCH::S64 S64;

		U64 op1( cpu.GetGSR(rn) ), op2( U64(U64(cpu.GetGZR(rm))) << imm ), res = op1 - op2;
		cpu.SetGZR(rd, res);
		cpu.SetNZCV( S64(res) < S64(0), op1 == op2, op1 >= op2, (S64(res) < S64(0)) xor (S64(op1) < S64(op2)) );
	}
#line 61363 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 61369 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 61372 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 61377 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpSubs_xuxtx(CodeType code, uint64_t addr)
{
	return new OpSubs_xuxtx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 61383 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 61390 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 61393 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 61397 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSubs_xsxtb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 61401 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 61405 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 61408 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 61412 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 61415 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7571 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rd == 31)
		sink << "cmp\t" << DisasmGSXR(rn) << ", " << DisasmGZWR(rm) << ", sxtb" << DisasmINZ(" ", imm);
		else
		sink << "subs\t" << DisasmGZXR(rd) << ", " << DisasmGSXR(rn) << ", " << DisasmGZWR(rm) << ", sxtb" << DisasmINZ(" ", imm);
	}
#line 61425 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 61430 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 61433 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 61437 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSubs_xsxtb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 61441 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 61445 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 61448 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7578 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S8 S8;
		typedef typename ARCH::S64 S64;
		typedef typename ARCH::U64 U64;

		U64 op1( cpu.GetGSR(rn) ), op2( S64(S8(cpu.GetGZR(rm))) << imm ), res = op1 - op2;
		cpu.SetGZR(rd, res);
		cpu.SetNZCV( S64(res) < S64(0), op1 == op2, op1 >= op2, (S64(res) < S64(0)) xor (S64(op1) < S64(op2)) );
	}
#line 61461 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 61467 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 61470 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 61475 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpSubs_xsxtb(CodeType code, uint64_t addr)
{
	return new OpSubs_xsxtb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 61481 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 61488 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 61491 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 61495 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSubs_xsxth<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 61499 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 61503 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 61506 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 61510 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 61513 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7591 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rd == 31)
		sink << "cmp\t" << DisasmGSXR(rn) << ", " << DisasmGZWR(rm) << ", sxth" << DisasmINZ(" ", imm);
		else
		sink << "subs\t" << DisasmGZXR(rd) << ", " << DisasmGSXR(rn) << ", " << DisasmGZWR(rm) << ", sxth" << DisasmINZ(" ", imm);
	}
#line 61523 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 61528 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 61531 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 61535 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSubs_xsxth<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 61539 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 61543 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 61546 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7598 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S16 S16;
		typedef typename ARCH::S64 S64;
		typedef typename ARCH::U64 U64;

		U64 op1( cpu.GetGSR(rn) ), op2( S64(S16(cpu.GetGZR(rm))) << imm ), res = op1 - op2;
		cpu.SetGZR(rd, res);
		cpu.SetNZCV( S64(res) < S64(0), op1 == op2, op1 >= op2, (S64(res) < S64(0)) xor (S64(op1) < S64(op2)) );
	}
#line 61559 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 61565 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 61568 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 61573 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpSubs_xsxth(CodeType code, uint64_t addr)
{
	return new OpSubs_xsxth<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 61579 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 61586 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 61589 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 61593 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSubs_xsxtw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 61597 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 61601 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 61604 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 61608 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 61611 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7611 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rd == 31)
		sink << "cmp\t" << DisasmGSXR(rn) << ", " << DisasmGZWR(rm) << ", sxtw" << DisasmINZ(" ", imm);
		else
		sink << "subs\t" << DisasmGZXR(rd) << ", " << DisasmGSXR(rn) << ", " << DisasmGZWR(rm) << ", sxtw" << DisasmINZ(" ", imm);
	}
#line 61621 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 61626 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 61629 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 61633 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSubs_xsxtw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 61637 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 61641 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 61644 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7618 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S32 S32;
		typedef typename ARCH::S64 S64;
		typedef typename ARCH::U64 U64;

		U64 op1( cpu.GetGSR(rn) ), op2( S64(S32(cpu.GetGZR(rm))) << imm ), res = op1 - op2;
		cpu.SetGZR(rd, res);
		cpu.SetNZCV( S64(res) < S64(0), op1 == op2, op1 >= op2, (S64(res) < S64(0)) xor (S64(op1) < S64(op2)) );
	}
#line 61657 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 61663 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 61666 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 61671 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpSubs_xsxtw(CodeType code, uint64_t addr)
{
	return new OpSubs_xsxtw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 61677 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 61684 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 61687 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 61691 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSubs_xsxtx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 61695 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 61699 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 61702 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 61706 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 61709 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7631 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rd == 31)
		sink << "cmp\t" << DisasmGSXR(rn) << ", " << DisasmGZXR(rm) << ", sxtx" << DisasmINZ(" ", imm);
		else
		sink << "subs\t" << DisasmGZXR(rd) << ", " << DisasmGSXR(rn) << ", " << DisasmGZXR(rm) << ", sxtx" << DisasmINZ(" ", imm);
	}
#line 61719 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 61724 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 61727 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 61731 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSubs_xsxtx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 61735 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 61739 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 61742 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7638 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S64 S64;
		typedef typename ARCH::U64 U64;

		U64 op1( cpu.GetGSR(rn) ), op2( S64(S64(cpu.GetGZR(rm))) << imm ), res = op1 - op2;
		cpu.SetGZR(rd, res);
		cpu.SetNZCV( S64(res) < S64(0), op1 == op2, op1 >= op2, (S64(res) < S64(0)) xor (S64(op1) < S64(op2)) );
	}
#line 61754 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 61760 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 61763 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 61768 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpSubs_xsxtx(CodeType code, uint64_t addr)
{
	return new OpSubs_xsxtx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 61774 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 61781 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 61784 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 61788 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSubs_wi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 61792 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 61796 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 61799 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 61803 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 61806 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7660 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rd == 31)
		sink << "cmp\t" << DisasmGSWR(rn) << ", " << DisasmI(imm,16/*?*/);
		else
		sink << "subs\t" << DisasmGZWR(rd) << ", " << DisasmGSWR(rn) << ", " << DisasmI(imm,16/*?*/);
	}
#line 61816 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 61821 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 61824 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 61828 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSubs_wi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 61832 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 61836 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 61839 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7667 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S32 S32;
		typedef typename ARCH::U32 U32;

		U32 op1(cpu.GetGSR(rn)), op2(imm), res = op1 - op2;
		cpu.SetGZR(rd, res);
		cpu.SetNZCV( S32(res) < S32(0), op1 == op2, op1 >= op2, (S32(res) < S32(0)) xor (S32(op1) < S32(op2)) );
	}
#line 61851 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 61857 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 61860 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 61865 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpSubs_wi(CodeType code, uint64_t addr)
{
	return new OpSubs_wi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 61871 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 61878 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 61881 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 61885 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSubs_xi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 61889 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 61893 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 61896 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 61900 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 61903 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7679 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rd == 31)
		sink << "cmp\t" << DisasmGSXR(rn) << ", " << DisasmI(imm,16/*?*/);
		else
		sink << "subs\t" << DisasmGZXR(rd) << ", " << DisasmGSXR(rn) << ", " << DisasmI(imm,16/*?*/);
	}
#line 61913 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 61918 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 61921 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 61925 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSubs_xi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 61929 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 61933 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 61936 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7686 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S64 S64;
		typedef typename ARCH::U64 U64;

		U64 op1(cpu.GetGSR(rn)), op2(imm), res = op1 - op2;
		cpu.SetGZR(rd, res);
		cpu.SetNZCV( S64(res) < S64(0), op1 == op2, op1 >= op2, (S64(res) < S64(0)) xor (S64(op1) < S64(op2)) );
	}
#line 61948 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 61954 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 61957 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 61962 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpSubs_xi(CodeType code, uint64_t addr)
{
	return new OpSubs_xi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 61968 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 61975 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 61978 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 61982 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSubs_wlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 61986 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 61990 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 61993 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 61997 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 62000 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7708 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rd == 31)
		sink << "cmp\t" << DisasmGZWR(rn) << ", " << DisasmGZWR(rm) << DisasmINZ(", lsl ",imm);
		else if (rn == 31)
		sink << "negs\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rm) << DisasmINZ(", lsl ",imm);
		else
		sink << "subs\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmGZWR(rm) << DisasmINZ(", lsl ",imm);
	}
#line 62012 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 62017 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 62020 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 62024 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSubs_wlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 62028 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 62032 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 62035 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7717 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::S32 S32;

		U32 op1( cpu.GetGZR(rn) ), op2( cpu.GetGZR(rm) << imm ), res = op1 - op2;
		cpu.SetGZR(rd, res);
		cpu.SetNZCV( S32(res) < S32(0), op1 == op2, op1 >= op2, (S32(res) < S32(0)) xor (S32(op1) < S32(op2)) );
	}
#line 62047 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 62053 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 62056 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 62061 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpSubs_wlsl(CodeType code, uint64_t addr)
{
	return new OpSubs_wlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 62067 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 62074 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 62077 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 62081 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSubs_wlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 62085 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 62089 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 62092 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 62096 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 62099 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7729 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rd == 31)
		sink << "cmp\t" << DisasmGZWR(rn) << ", " << DisasmGZWR(rm) << ", lsr " << DisasmI(imm);
		else if (rn == 31)
		sink << "negs\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rm) << ", lsr " << DisasmI(imm);
		else
		sink << "subs\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmGZWR(rm) << ", lsr " << DisasmI(imm);
	}
#line 62111 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 62116 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 62119 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 62123 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSubs_wlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 62127 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 62131 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 62134 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7738 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::S32 S32;

		U32 op1( cpu.GetGZR(rn) ), op2( U32(cpu.GetGZR(rm)) >> imm ), res = op1 - op2;
		cpu.SetGZR(rd, res);
		cpu.SetNZCV( S32(res) < S32(0), op1 == op2, op1 >= op2, (S32(res) < S32(0)) xor (S32(op1) < S32(op2)) );
	}
#line 62146 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 62152 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 62155 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 62160 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpSubs_wlsr(CodeType code, uint64_t addr)
{
	return new OpSubs_wlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 62166 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 62173 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 62176 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 62180 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSubs_wasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 62184 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 62188 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 62191 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 62195 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 62198 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7750 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rd == 31)
		sink << "cmp\t" << DisasmGZWR(rn) << ", " << DisasmGZWR(rm) << ", asr " << DisasmI(imm);
		else if (rn == 31)
		sink << "negs\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rm) << ", asr " << DisasmI(imm);
		else
		sink << "subs\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmGZWR(rm) << ", asr " << DisasmI(imm);
	}
#line 62210 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 62215 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 62218 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 62222 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSubs_wasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 62226 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 62230 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 62233 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7759 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::S32 S32;

		U32 op1( cpu.GetGZR(rn) ), op2( S32(cpu.GetGZR(rm)) >> imm ), res = op1 - op2;
		cpu.SetGZR(rd, res);
		cpu.SetNZCV( S32(res) < S32(0), op1 == op2, op1 >= op2, (S32(res) < S32(0)) xor (S32(op1) < S32(op2)) );
	}
#line 62245 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 62251 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 62254 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 62259 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpSubs_wasr(CodeType code, uint64_t addr)
{
	return new OpSubs_wasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 62265 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 62272 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 62275 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 62279 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSubs_xlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 62283 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 62287 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 62290 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 62294 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 62297 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7771 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rd == 31)
		sink << "cmp\t" << DisasmGZXR(rn) << ", " << DisasmGZXR(rm) << DisasmINZ(", lsl ",imm);
		else if (rn == 31)
		sink << "negs\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rm) << DisasmINZ(", lsl ",imm);
		else
		sink << "subs\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmGZXR(rm) << DisasmINZ(", lsl ",imm);
	}
#line 62309 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 62314 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 62317 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 62321 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSubs_xlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 62325 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 62329 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 62332 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7780 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;
		typedef typename ARCH::S64 S64;

		U64 op1( cpu.GetGZR(rn) ), op2( cpu.GetGZR(rm) << imm ), res = op1 - op2;
		cpu.SetGZR(rd, res);
		cpu.SetNZCV( S64(res) < S64(0), op1 == op2, op1 >= op2, (S64(res) < S64(0)) xor (S64(op1) < S64(op2)) );
	}
#line 62344 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 62350 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 62353 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 62358 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpSubs_xlsl(CodeType code, uint64_t addr)
{
	return new OpSubs_xlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 62364 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 62371 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 62374 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 62378 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSubs_xlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 62382 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 62386 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 62389 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 62393 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 62396 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7792 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rd == 31)
		sink << "cmp\t" << DisasmGZXR(rn) << ", " << DisasmGZXR(rm) << ", lsr " << DisasmI(imm);
		else if (rn == 31)
		sink << "negs\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rm) << ", lsr " << DisasmI(imm);
		else
		sink << "subs\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmGZXR(rm) << ", lsr " << DisasmI(imm);
	}
#line 62408 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 62413 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 62416 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 62420 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSubs_xlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 62424 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 62428 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 62431 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7801 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;
		typedef typename ARCH::S64 S64;

		U64 op1( cpu.GetGZR(rn) ), op2( cpu.GetGZR(rm) >> imm ), res = op1 - op2;
		cpu.SetGZR(rd, res);
		cpu.SetNZCV( S64(res) < S64(0), op1 == op2, op1 >= op2, (S64(res) < S64(0)) xor (S64(op1) < S64(op2)) );
	}
#line 62443 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 62449 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 62452 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 62457 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpSubs_xlsr(CodeType code, uint64_t addr)
{
	return new OpSubs_xlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 62463 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 62470 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 62473 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 62477 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSubs_xasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 62481 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 62485 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 62488 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 62492 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 62495 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7813 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (rd == 31)
		sink << "cmp\t" << DisasmGZXR(rn) << ", " << DisasmGZXR(rm) << ", asr " << DisasmI(imm);
		else if (rn == 31)
		sink << "negs\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rm) << ", asr " << DisasmI(imm);
		else
		sink << "subs\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmGZXR(rm) << ", asr " << DisasmI(imm);
	}
#line 62507 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 62512 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 62515 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 62519 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSubs_xasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 62523 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 62527 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 62530 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7822 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;
		typedef typename ARCH::S64 S64;

		U64 op1( cpu.GetGZR(rn) ), op2( S64(cpu.GetGZR(rm)) >> imm ), res = op1 - op2;
		cpu.SetGZR(rd, res);
		cpu.SetNZCV( S64(res) < S64(0), op1 == op2, op1 >= op2, (S64(res) < S64(0)) xor (S64(op1) < S64(op2)) );
	}
#line 62542 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 62548 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 62551 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 62556 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpSubs_xasr(CodeType code, uint64_t addr)
{
	return new OpSubs_xasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 62562 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 62569 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 62572 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 62576 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSvc<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 62580 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 62584 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 62587 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 62591 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 62594 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7844 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "svc\t" << DisasmI(imm,16);
	}
#line 62601 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 62606 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 62609 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 62613 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSvc<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 62617 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 62621 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 62624 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7848 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		cpu.CallSupervisor( imm );
	}
#line 62631 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 62637 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 62640 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 62645 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpSvc(CodeType code, uint64_t addr)
{
	return new OpSvc<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 62651 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 62658 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 62661 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 62665 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpTb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 62669 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 62673 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 62676 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 62680 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 62683 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7867 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "tb" << (bitval?"nz\t":"z\t");
		if (not pos1)  sink << DisasmGZWR(rt);
		else           sink << DisasmGZXR(rt);
		sink << ", " << DisasmI(pos) << ", 0x" << std::hex << (this->GetAddr()+imm);
	}
#line 62693 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 62698 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 62701 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 62705 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpTb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 62709 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 62713 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 62716 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7874 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;
		typedef typename ARCH::S64 S64;

		U64 operand( cpu.GetGZR(rt) );
		if (cpu.Test( ((operand >> pos) & U64(1)) == U64(bitval) ))
		cpu.BranchTo( cpu.GetPC() + U64(S64(imm)), ARCH::B_JMP );
	}
#line 62728 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 62734 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 62737 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 62742 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpTb(CodeType code, uint64_t addr)
{
	return new OpTb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 62748 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 62755 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 62758 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 62762 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpUbfm_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 62766 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 62770 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 62773 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 62777 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 62780 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7897 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (imms == 0b11111)
		sink << "lsr\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmI(immr);
		else if (immr == (imms+1))
		sink << "lsl\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmI(31-imms);
		else if (imms < immr)
		sink << "ubfiz\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmI(-immr&31) << ", " << DisasmI(imms+1);
		else if ((immr == 0) and (imms == 0b111))
		sink << "uxtb\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn);
		else if ((immr == 0) and (imms == 0b1111))
		sink << "uxth\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn);
		else
		sink << "ubfx\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmI(immr) << ", " << DisasmI(imms+1-immr);
	}
#line 62798 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 62803 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 62806 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 62810 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpUbfm_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 62814 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 62818 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 62821 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7912 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;
		unsigned l = (imms ^ 31), r = (l + immr) & 31;

		U32 src( cpu.GetGZR(rn) ), res( (src << l) >> r );
		cpu.SetGZR(rd, res);
	}
#line 62832 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 62838 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 62841 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 62846 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpUbfm_w(CodeType code, uint64_t addr)
{
	return new OpUbfm_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 62852 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 62859 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 62862 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 62866 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpUbfm_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 62870 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 62874 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 62877 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 62881 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 62884 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7923 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (imms == 0b111111)
		sink << "lsr\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmI(immr);
		else if (immr == (imms+1))
		sink << "lsl\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmI(63-imms);
		else if (imms < immr)
		sink << "ubfiz\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmI(-immr&63) << ", " << DisasmI(imms+1);
		// else if ((immr == 0) and (imms == 0b111))
		//   sink << "uxtb\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn);
		// else if ((immr == 0) and (imms == 0b1111))
		//   sink << "uxth\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn);
		else
		sink << "ubfx\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmI(immr) << ", " << DisasmI(imms+1-immr);
	}
#line 62902 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 62907 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 62910 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 62914 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpUbfm_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 62918 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 62922 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 62925 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7938 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;
		unsigned l = (imms ^ 63), r = (l + immr) & 63;

		U64 src( cpu.GetGZR(rn) ), res( (src << l) >> r );
		cpu.SetGZR(rd, res);
	}
#line 62936 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 62942 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 62945 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 62950 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpUbfm_x(CodeType code, uint64_t addr)
{
	return new OpUbfm_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 62956 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 62963 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 62966 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 62970 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpUdiv_www<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 62974 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 62978 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 62981 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 62985 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 62988 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7959 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "udiv\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmGZWR(rm);
	}
#line 62995 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 63000 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 63003 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 63007 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpUdiv_www<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 63011 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 63015 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 63018 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7963 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;

		U32 const zero(0);
		U32 op1( cpu.GetGZR(rn) ), op2( cpu.GetGZR(rm) ), res = cpu.Test(op2 == zero) ? zero : (op1 / op2);
		cpu.SetGZR(rd, res);
	}
#line 63029 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 63035 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 63038 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 63043 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpUdiv_www(CodeType code, uint64_t addr)
{
	return new OpUdiv_www<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 63049 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 63056 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 63059 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 63063 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpUdiv_xxx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 63067 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 63071 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 63074 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 63078 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 63081 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7974 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "udiv\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmGZXR(rm);
	}
#line 63088 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 63093 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 63096 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 63100 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpUdiv_xxx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 63104 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 63108 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 63111 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7978 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		U64 const zero(0);
		U64 op1( cpu.GetGZR(rn) ), op2( cpu.GetGZR(rm) ), res = cpu.Test(op2 == zero) ? zero : (op1 / op2);
		cpu.SetGZR(rd, res);
	}
#line 63122 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 63128 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 63131 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 63136 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpUdiv_xxx(CodeType code, uint64_t addr)
{
	return new OpUdiv_xxx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 63142 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 63149 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 63152 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 63156 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpUmaddl_xw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 63160 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 63164 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 63167 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 63171 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 63174 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 7999 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (ra == 31)
		sink << "umull\t" << DisasmGZXR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmGZWR(rm);
		else
		sink << "umaddl\t" << DisasmGZXR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmGZWR(rm) << ", " << DisasmGZXR(ra);
	}
#line 63184 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 63189 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 63192 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 63196 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpUmaddl_xw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 63200 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 63204 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 63207 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8006 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;
		typedef typename ARCH::U32 U32;

		U64 op1( U32(cpu.GetGZR(rn)) ), op2( U32(cpu.GetGZR(rm)) ), res( cpu.GetGZR(ra) + op1*op2 );
		cpu.SetGZR(rd, res);
	}
#line 63218 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 63224 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 63227 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 63232 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpUmaddl_xw(CodeType code, uint64_t addr)
{
	return new OpUmaddl_xw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 63238 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 63245 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 63248 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 63252 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpUmsubl_xw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 63256 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 63260 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 63263 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 63267 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 63270 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8027 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		if (ra == 31)
		sink << "umnegl\t" << DisasmGZXR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmGZWR(rm);
		else
		sink << "umsubl\t" << DisasmGZXR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmGZWR(rm) << ", " << DisasmGZXR(ra);
	}
#line 63280 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 63285 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 63288 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 63292 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpUmsubl_xw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 63296 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 63300 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 63303 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8034 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;
		typedef typename ARCH::U32 U32;

		U64 op1( U32(cpu.GetGZR(rn)) ), op2( U32(cpu.GetGZR(rm)) ), res( cpu.GetGZR(ra) - op1*op2 );
		cpu.SetGZR(rd, res);
	}
#line 63314 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 63320 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 63323 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 63328 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpUmsubl_xw(CodeType code, uint64_t addr)
{
	return new OpUmsubl_xw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 63334 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 63341 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 63344 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 63348 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpUmulh<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 63352 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 63356 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 63359 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 63363 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 63366 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8055 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "umulh\t" << DisasmGZXR(rd) << ", " << DisasmGZXR(rn) << ", " << DisasmGZXR(rm);
	}
#line 63373 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 63378 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 63381 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 63385 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpUmulh<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 63389 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 63393 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 63396 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8059 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		U64 op1( cpu.GetGZR(rn) ), op2( cpu.GetGZR(rm) ), res( UnsignedMultiplyHigh64( cpu, op1, op2 ) );

		cpu.SetGZR(rd, res);
	}
#line 63407 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 63413 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 63416 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 63421 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpUmulh(CodeType code, uint64_t addr)
{
	return new OpUmulh<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 63427 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 63434 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 63437 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 63441 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpCrc32b<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 63445 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 63449 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 63452 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 63456 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 63459 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8079 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "crc32b\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmGZWR(rm);
	}
#line 63466 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 63471 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 63474 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 63478 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpCrc32b<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 63482 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 63486 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 63489 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8086 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U8 U8;
		typedef typename ARCH::U32 U32;

		U32 op1( cpu.GetGZR(rn) ), op2( U8(cpu.GetGZR(rm)) ), res( PolyMod2<U32,8>(op1 ^ op2, 0xedb88320) );

		cpu.SetGZR(rd, res);
	}
#line 63501 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 63507 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 63510 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 63515 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpCrc32b(CodeType code, uint64_t addr)
{
	return new OpCrc32b<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 63521 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 63528 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 63531 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 63535 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpCrc32h<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 63539 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 63543 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 63546 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 63550 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 63553 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8097 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "crc32h\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmGZWR(rm);
	}
#line 63560 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 63565 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 63568 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 63572 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpCrc32h<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 63576 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 63580 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 63583 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8101 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U16 U16;
		typedef typename ARCH::U32 U32;

		U32 op1( cpu.GetGZR(rn) ), op2( U16(cpu.GetGZR(rm)) ), res( PolyMod2<U32,16>(op1 ^ op2, 0xedb88320) );

		cpu.SetGZR(rd, res);
	}
#line 63595 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 63601 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 63604 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 63609 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpCrc32h(CodeType code, uint64_t addr)
{
	return new OpCrc32h<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 63615 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 63622 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 63625 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 63629 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpCrc32w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 63633 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 63637 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 63640 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 63644 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 63647 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8112 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "crc32w\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmGZWR(rm);
	}
#line 63654 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 63659 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 63662 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 63666 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpCrc32w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 63670 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 63674 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 63677 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8116 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;

		U32 op1( cpu.GetGZR(rn) ), op2( cpu.GetGZR(rm) ), res( PolyMod2<U32,32>(op1 ^ op2, 0xedb88320) );

		cpu.SetGZR(rd, res);
	}
#line 63688 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 63694 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 63697 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 63702 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpCrc32w(CodeType code, uint64_t addr)
{
	return new OpCrc32w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 63708 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 63715 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 63718 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 63722 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpCrc32x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 63726 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 63730 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 63733 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 63737 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 63740 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8126 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "crc32x\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmGZXR(rm);
	}
#line 63747 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 63752 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 63755 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 63759 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpCrc32x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 63763 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 63767 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 63770 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8131 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::U64 U64;

		U64 op1( U32(cpu.GetGZR(rn)) ), op2( cpu.GetGZR(rm) ), res( PolyMod2<U32,64>(op1 ^ op2, 0xedb88320) );

		cpu.SetGZR(rd, res);
	}
#line 63782 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 63788 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 63791 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 63796 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpCrc32x(CodeType code, uint64_t addr)
{
	return new OpCrc32x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 63802 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 63809 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 63812 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 63816 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpCrc32cb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 63820 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 63824 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 63827 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 63831 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 63834 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8152 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "crc32cb\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmGZWR(rm);
	}
#line 63841 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 63846 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 63849 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 63853 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpCrc32cb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 63857 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 63861 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 63864 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8156 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U8 U8;
		typedef typename ARCH::U32 U32;

		U32 op1( cpu.GetGZR(rn) ), op2( U8(cpu.GetGZR(rm)) ), res( PolyMod2<U32,8>(op1 ^ op2, 0x82f63b78) );

		cpu.SetGZR(rd, res);
	}
#line 63876 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 63882 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 63885 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 63890 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpCrc32cb(CodeType code, uint64_t addr)
{
	return new OpCrc32cb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 63896 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 63903 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 63906 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 63910 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpCrc32ch<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 63914 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 63918 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 63921 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 63925 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 63928 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8167 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "crc32ch\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmGZWR(rm);
	}
#line 63935 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 63940 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 63943 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 63947 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpCrc32ch<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 63951 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 63955 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 63958 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8171 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U16 U16;
		typedef typename ARCH::U32 U32;

		U32 op1( cpu.GetGZR(rn) ), op2( U16(cpu.GetGZR(rm)) ), res( PolyMod2<U32,16>(op1 ^ op2, 0x82f63b78) );

		cpu.SetGZR(rd, res);
	}
#line 63970 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 63976 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 63979 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 63984 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpCrc32ch(CodeType code, uint64_t addr)
{
	return new OpCrc32ch<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 63990 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 63997 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 64000 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 64004 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpCrc32cw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 64008 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 64012 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 64015 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 64019 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 64022 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8182 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "crc32cw\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmGZWR(rm);
	}
#line 64029 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 64034 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 64037 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 64041 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpCrc32cw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 64045 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 64049 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 64052 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8186 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;

		U32 op1( cpu.GetGZR(rn) ), op2( cpu.GetGZR(rm) ), res( PolyMod2<U32,32>(op1 ^ op2, 0x82f63b78) );

		cpu.SetGZR(rd, res);
	}
#line 64063 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 64069 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 64072 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 64077 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpCrc32cw(CodeType code, uint64_t addr)
{
	return new OpCrc32cw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 64083 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 64090 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 64093 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 64097 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpCrc32cx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 64101 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 64105 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 64108 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 64112 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 64115 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8196 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "crc32cx\t" << DisasmGZWR(rd) << ", " << DisasmGZWR(rn) << ", " << DisasmGZXR(rm);
	}
#line 64122 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 64127 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 64130 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 64134 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpCrc32cx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 64138 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 64142 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 64145 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8200 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::U64 U64;

		U64 op1( U32(cpu.GetGZR(rn)) ), op2( cpu.GetGZR(rm) ), res( PolyMod2<U32,64>(op1 ^ op2, 0x82f63b78) );

		cpu.SetGZR(rd, res);
	}
#line 64157 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 64163 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 64166 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 64171 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpCrc32cx(CodeType code, uint64_t addr)
{
	return new OpCrc32cx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 64177 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 64184 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 64187 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 64191 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpCas_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 64195 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 64199 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 64202 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 64206 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 64209 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8216 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "cas" << (&"a"[!a]) << (&"l"[!l]) << "\t" << DisasmGZWR(rs) << ", " << DisasmGZWR(rt) << ", [" << DisasmGSXR(rn) << "]";
	}
#line 64216 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 64221 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 64224 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 64228 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpCas_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 64232 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 64236 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 64239 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8220 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) );
		U32 comparevalue( cpu.GetGZR(rs) );

		/*BEG ATOMIC*/
		U32 data( cpu.MemRead32(addr) );

		if (cpu.Test(data == comparevalue))
		cpu.MemWrite32(addr, U32(cpu.GetGZR(rt)));
		cpu.SetGZR(rs, data);
		/*END ATOMIC*/
	}
#line 64258 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 64264 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 64267 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 64272 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpCas_w(CodeType code, uint64_t addr)
{
	return new OpCas_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 64278 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 64285 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 64288 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 64292 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpCas_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 64296 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 64300 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 64303 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 64307 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 64310 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8238 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "cas" << (&"a"[!a]) << (&"l"[!l]) << "\t" << DisasmGZXR(rs) << ", " << DisasmGZXR(rt) << ", [" << DisasmGSXR(rn) << "]";
	}
#line 64317 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 64322 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 64325 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 64329 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpCas_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 64333 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 64337 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 64340 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8242 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) );
		U64 comparevalue( cpu.GetGZR(rs) );

		/*BEG ATOMIC*/
		U64 data( cpu.MemRead64(addr) );

		if (cpu.Test(data == comparevalue))
		cpu.MemWrite64(addr, cpu.GetGZR(rt));
		cpu.SetGZR(rs, data);
		/*END ATOMIC*/
	}
#line 64358 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 64364 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 64367 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 64372 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpCas_x(CodeType code, uint64_t addr)
{
	return new OpCas_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 64378 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 64385 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 64388 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 64392 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpCasb_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 64396 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 64400 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 64403 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 64407 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 64410 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8259 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "cas" << (&"a"[!a]) << (&"l"[!l]) << "b\t" << DisasmGZWR(rs) << ", " << DisasmGZWR(rt) << ", [" << DisasmGSXR(rn) << "]";
	}
#line 64417 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 64422 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 64425 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 64429 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpCasb_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 64433 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 64437 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 64440 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8263 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U8 U8;
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) );
		U8 comparevalue( cpu.GetGZR(rs) );

		/*BEG ATOMIC*/
		U8 data( cpu.MemRead8(addr) );

		if (cpu.Test(data == comparevalue))
		cpu.MemWrite8(addr, U8(cpu.GetGZR(rt)));
		cpu.SetGZR(rs, data);
		/*END ATOMIC*/
	}
#line 64459 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 64465 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 64468 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 64473 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpCasb_w(CodeType code, uint64_t addr)
{
	return new OpCasb_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 64479 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 64486 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 64489 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 64493 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpCash_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 64497 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 64501 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 64504 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 64508 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 64511 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8281 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "cas" << (&"a"[!a]) << (&"l"[!l]) << "h\t" << DisasmGZWR(rs) << ", " << DisasmGZWR(rt) << ", [" << DisasmGSXR(rn) << "]";
	}
#line 64518 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 64523 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 64526 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 64530 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpCash_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 64534 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 64538 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 64541 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8285 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U16 U16;
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) );
		U16 comparevalue( cpu.GetGZR(rs) );

		/*BEG ATOMIC*/
		U16 data( cpu.MemRead16(addr) );

		if (cpu.Test(data == comparevalue))
		cpu.MemWrite16(addr, U16(cpu.GetGZR(rt)));
		cpu.SetGZR(rs, data);
		/*END ATOMIC*/
	}
#line 64560 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 64566 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 64569 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 64574 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpCash_w(CodeType code, uint64_t addr)
{
	return new OpCash_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 64580 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 64587 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 64590 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 64594 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpCasp_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 64598 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 64602 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 64605 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 64609 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 64612 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8303 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "casp" << (&"a"[!a]) << (&"l"[!l]) << "\t" << DisasmGZWR(rs) << ", " << DisasmGZWR(rs|1) << ", " << DisasmGZWR(rt) << ", " << DisasmGZWR(rt|1) << ", [" << DisasmGSXR(rn) << "]";
	}
#line 64619 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 64624 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 64627 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 64631 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpCasp_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 64635 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 64639 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 64642 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8307 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) );
		U32 comparevalue0( cpu.GetGZR(rs+0) ),
		comparevalue1( cpu.GetGZR(rs+1) );

		/*BEG ATOMIC*/
		U32 data0( cpu.MemRead32(addr+U64(0)) ),
		data1( cpu.MemRead32(addr+U64(4)) );

		if (cpu.Test(data0 == comparevalue0 and data1 == comparevalue1))
		{
			cpu.MemWrite32(addr+U64(0), U32(cpu.GetGZR(rt+0)));
			cpu.MemWrite32(addr+U64(4), U32(cpu.GetGZR(rt+1)));
		}
		cpu.SetGZR(rs+0, data0);
		cpu.SetGZR(rs+1, data1);
		/*END ATOMIC*/
	}
#line 64667 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 64673 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 64676 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 64681 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpCasp_w(CodeType code, uint64_t addr)
{
	return new OpCasp_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 64687 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 64694 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 64697 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 64701 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpCasp_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 64705 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 64709 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 64712 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 64716 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 64719 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8332 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "casp" << (&"a"[!a]) << (&"l"[!l]) << "\t" << DisasmGZXR(rs) << ", " << DisasmGZXR(rs|1) << ", " << DisasmGZXR(rt) << ", " << DisasmGZXR(rt|1) << ", [" << DisasmGSXR(rn) << "]";
	}
#line 64726 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 64731 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 64734 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 64738 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpCasp_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 64742 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 64746 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 64749 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8336 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) );
		U64 comparevalue0( cpu.GetGZR(rs+0) ),
		comparevalue1( cpu.GetGZR(rs+1) );

		/*BEG ATOMIC*/
		U64 data0( cpu.MemRead64(addr+U64(0)) ),
		data1( cpu.MemRead64(addr+U64(8)) );

		if (cpu.Test(data0 == comparevalue0 and data1 == comparevalue1))
		{
			cpu.MemWrite64(addr+U64(0), cpu.GetGZR(rt+0));
			cpu.MemWrite64(addr+U64(8), cpu.GetGZR(rt+1));
		}
		cpu.SetGZR(rs+0, data0);
		cpu.SetGZR(rs+1, data1);
		/*END ATOMIC*/
	}
#line 64773 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 64779 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 64782 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 64787 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpCasp_x(CodeType code, uint64_t addr)
{
	return new OpCasp_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 64793 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 64800 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 64803 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 64807 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSwp_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 64811 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 64815 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 64818 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 64822 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 64825 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8359 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "swp" << (&"a"[!a]) << (&"l"[!l]) << "\t" << DisasmGZWR(rs) << ", " << DisasmGZWR(rt) << ", [" << DisasmGSXR(rn) << "]";
	}
#line 64832 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 64837 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 64840 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 64844 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSwp_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 64848 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 64852 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 64855 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8363 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) );

		/*BEG ATOMIC*/
		U32 data( cpu.MemRead32(addr) );
		cpu.MemWrite32(addr, U32(cpu.GetGZR(rs)));
		cpu.SetGZR(rt, data);
		/*END ATOMIC*/
	}
#line 64871 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 64877 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 64880 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 64885 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpSwp_w(CodeType code, uint64_t addr)
{
	return new OpSwp_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 64891 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 64898 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 64901 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 64905 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSwp_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 64909 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 64913 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 64916 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 64920 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 64923 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8378 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "swp" << (&"a"[!a]) << (&"l"[!l]) << "\t" << DisasmGZXR(rs) << ", " << DisasmGZXR(rt) << ", [" << DisasmGSXR(rn) << "]";
	}
#line 64930 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 64935 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 64938 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 64942 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSwp_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 64946 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 64950 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 64953 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8382 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) );

		/*BEG ATOMIC*/
		U64 data( cpu.MemRead64(addr) );
		cpu.MemWrite64(addr, cpu.GetGZR(rs));
		cpu.SetGZR(rt, data);
		/*END ATOMIC*/
	}
#line 64968 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 64974 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 64977 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 64982 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpSwp_x(CodeType code, uint64_t addr)
{
	return new OpSwp_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 64988 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 64995 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 64998 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 65002 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSwpb_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 65006 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 65010 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 65013 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 65017 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 65020 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8396 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "swp" << (&"a"[!a]) << (&"l"[!l]) << "b\t" << DisasmGZWR(rs) << ", " << DisasmGZWR(rt) << ", [" << DisasmGSXR(rn) << "]";
	}
#line 65027 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 65033 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 65036 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 65041 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpSwpb_w(CodeType code, uint64_t addr)
{
	return new OpSwpb_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 65047 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 65054 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 65057 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 65061 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpSwph_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 65065 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 65069 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 65072 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 65076 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 65079 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8402 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		sink << "swp" << (&"a"[!a]) << (&"l"[!l]) << "h\t" << DisasmGZWR(rs) << ", " << DisasmGZWR(rt) << ", [" << DisasmGSXR(rn) << "]";
	}
#line 65086 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 65092 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 65095 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 65100 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpSwph_w(CodeType code, uint64_t addr)
{
	return new OpSwph_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 65106 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 65113 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 65116 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 65120 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdstadd_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 65124 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 65128 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 65131 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 65135 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 65138 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8408 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		bool ld = rt != 31 or a;
		sink << (ld ? "ld" : "st") << "add" << (&"a"[!a]) << (&"l"[!r]) << "\t" << DisasmGZWR(rs);
		if (ld)
		sink << ", " << DisasmGZWR(rt);
		sink << ", [" << DisasmGSXR(rn) << "]";
	}
#line 65149 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 65154 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 65157 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 65161 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdstadd_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 65165 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 65169 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 65172 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8416 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) );

		/*BEG ATOMIC*/
		U32 oldval( cpu.MemRead32(addr) ), newval( oldval + U32(cpu.GetGZR(rs)) );
		cpu.MemWrite32(addr, newval);
		cpu.SetGZR(rt, oldval);
		/*END ATOMIC*/;
	}
#line 65188 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 65194 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 65197 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 65202 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdstadd_w(CodeType code, uint64_t addr)
{
	return new OpLdstadd_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 65208 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 65215 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 65218 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 65222 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdstadd_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 65226 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 65230 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 65233 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 65237 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 65240 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8431 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		bool ld = rt != 31 or a;
		sink << (ld ? "ld" : "st") << "add" << (&"a"[!a]) << (&"l"[!r]) << "\t" << DisasmGZXR(rs);
		if (ld)
		sink << ", " << DisasmGZXR(rt);
		sink << ", [" << DisasmGSXR(rn) << "]";
	}
#line 65251 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 65256 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 65259 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 65263 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdstadd_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 65267 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 65271 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 65274 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8439 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) );

		/*BEG ATOMIC*/
		U64 oldval( cpu.MemRead64(addr) ), newval( oldval + U64(cpu.GetGZR(rs)) );
		cpu.MemWrite64(addr, newval);
		cpu.SetGZR(rt, oldval);
		/*END ATOMIC*/;
	}
#line 65289 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 65295 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 65298 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 65303 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdstadd_x(CodeType code, uint64_t addr)
{
	return new OpLdstadd_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 65309 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 65316 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 65319 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 65323 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdstaddb_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 65327 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 65331 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 65334 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 65338 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 65341 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8453 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		bool ld = rt != 31 or a;
		sink << (ld ? "ld" : "st") << "add" << (&"a"[!a]) << (&"l"[!r]) << "b\t" << DisasmGZWR(rs);
		if (ld)
		sink << ", " << DisasmGZWR(rt);
		sink << ", [" << DisasmGSXR(rn) << "]";
	}
#line 65352 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 65357 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 65360 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 65364 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdstaddb_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 65368 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 65372 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 65375 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8461 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U8 U8;
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) );

		/*BEG ATOMIC*/
		U8 oldval( cpu.MemRead8(addr) ), newval( oldval + U8(cpu.GetGZR(rs)) );
		cpu.MemWrite8(addr, newval);
		cpu.SetGZR(rt, oldval);
		/*END ATOMIC*/;
	}
#line 65391 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 65397 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 65400 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 65405 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdstaddb_w(CodeType code, uint64_t addr)
{
	return new OpLdstaddb_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 65411 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 65418 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 65421 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 65425 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdstaddh_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 65429 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 65433 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 65436 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 65440 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 65443 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8476 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		bool ld = rt != 31 or a;
		sink << (ld ? "ld" : "st") << "add" << (&"a"[!a]) << (&"l"[!r]) << "h\t" << DisasmGZWR(rs);
		if (ld)
		sink << ", " << DisasmGZWR(rt);
		sink << ", [" << DisasmGSXR(rn) << "]";
	}
#line 65454 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 65459 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 65462 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 65466 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdstaddh_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 65470 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 65474 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 65477 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8484 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U16 U16;
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) );

		/*BEG ATOMIC*/
		U16 oldval( cpu.MemRead16(addr) ), newval( oldval + U16(cpu.GetGZR(rs)) );
		cpu.MemWrite16(addr, newval);
		cpu.SetGZR(rt, oldval);
		/*END ATOMIC*/;
	}
#line 65493 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 65499 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 65502 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 65507 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdstaddh_w(CodeType code, uint64_t addr)
{
	return new OpLdstaddh_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 65513 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 65520 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 65523 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 65527 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdstclr_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 65531 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 65535 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 65538 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 65542 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 65545 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8499 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		bool ld = rt != 31 or a;
		sink << (ld ? "ld" : "st") << "clr" << (&"a"[!a]) << (&"l"[!r]) << "\t" << DisasmGZWR(rs);
		if (ld)
		sink << ", " << DisasmGZWR(rt);
		sink << ", [" << DisasmGSXR(rn) << "]";
	}
#line 65556 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 65561 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 65564 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 65568 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdstclr_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 65572 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 65576 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 65579 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8507 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) );

		/*BEG ATOMIC*/
		U32 oldval( cpu.MemRead32(addr) ), newval( oldval & ~U32(cpu.GetGZR(rs)) );
		cpu.MemWrite32(addr, newval);
		cpu.SetGZR(rt, oldval);
		/*END ATOMIC*/;
	}
#line 65595 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 65601 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 65604 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 65609 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdstclr_w(CodeType code, uint64_t addr)
{
	return new OpLdstclr_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 65615 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 65622 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 65625 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 65629 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdstclr_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 65633 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 65637 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 65640 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 65644 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 65647 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8522 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		bool ld = rt != 31 or a;
		sink << (ld ? "ld" : "st") << "clr" << (&"a"[!a]) << (&"l"[!r]) << "\t" << DisasmGZXR(rs);
		if (ld)
		sink << ", " << DisasmGZXR(rt);
		sink << ", [" << DisasmGSXR(rn) << "]";
	}
#line 65658 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 65663 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 65666 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 65670 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdstclr_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 65674 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 65678 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 65681 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8530 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) );

		/*BEG ATOMIC*/
		U64 oldval( cpu.MemRead64(addr) ), newval( oldval & ~U64(cpu.GetGZR(rs)) );
		cpu.MemWrite64(addr, newval);
		cpu.SetGZR(rt, oldval);
		/*END ATOMIC*/;
	}
#line 65696 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 65702 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 65705 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 65710 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdstclr_x(CodeType code, uint64_t addr)
{
	return new OpLdstclr_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 65716 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 65723 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 65726 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 65730 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdstclrb_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 65734 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 65738 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 65741 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 65745 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 65748 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8544 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		bool ld = rt != 31 or a;
		sink << (ld ? "ld" : "st") << "clr" << (&"a"[!a]) << (&"l"[!r]) << "b\t" << DisasmGZWR(rs);
		if (ld)
		sink << ", " << DisasmGZWR(rt);
		sink << ", [" << DisasmGSXR(rn) << "]";
	}
#line 65759 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 65764 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 65767 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 65771 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdstclrb_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 65775 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 65779 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 65782 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8552 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U8 U8;
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) );

		/*BEG ATOMIC*/
		U8 oldval( cpu.MemRead8(addr) ), newval( oldval & ~U8(cpu.GetGZR(rs)) );
		cpu.MemWrite8(addr, newval);
		cpu.SetGZR(rt, oldval);
		/*END ATOMIC*/;
	}
#line 65798 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 65804 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 65807 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 65812 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdstclrb_w(CodeType code, uint64_t addr)
{
	return new OpLdstclrb_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 65818 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 65825 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 65828 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 65832 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdstclrh_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 65836 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 65840 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 65843 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 65847 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 65850 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8567 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		bool ld = rt != 31 or a;
		sink << (ld ? "ld" : "st") << "clr" << (&"a"[!a]) << (&"l"[!r]) << "\t" << DisasmGZWR(rs);
		if (ld)
		sink << ", " << DisasmGZWR(rt);
		sink << ", [" << DisasmGSXR(rn) << "]";
	}
#line 65861 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 65866 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 65869 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 65873 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdstclrh_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 65877 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 65881 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 65884 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8575 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U16 U16;
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) );

		/*BEG ATOMIC*/
		U16 oldval( cpu.MemRead16(addr) ), newval( oldval & ~U16(cpu.GetGZR(rs)) );
		cpu.MemWrite16(addr, newval);
		cpu.SetGZR(rt, oldval);
		/*END ATOMIC*/;
	}
#line 65900 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 65906 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 65909 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 65914 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdstclrh_w(CodeType code, uint64_t addr)
{
	return new OpLdstclrh_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 65920 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 65927 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 65930 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 65934 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdsteor_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 65938 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 65942 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 65945 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 65949 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 65952 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8590 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		bool ld = rt != 31 or a;
		sink << (ld ? "ld" : "st") << "eor" << (&"a"[!a]) << (&"l"[!r]) << "h\t" << DisasmGZWR(rs);
		if (ld)
		sink << ", " << DisasmGZWR(rt);
		sink << ", [" << DisasmGSXR(rn) << "]";
	}
#line 65963 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 65968 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 65971 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 65975 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdsteor_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 65979 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 65983 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 65986 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8598 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) );

		/*BEG ATOMIC*/
		U32 oldval( cpu.MemRead32(addr) ), newval( oldval ^ U32(cpu.GetGZR(rs)) );
		cpu.MemWrite32(addr, newval);
		cpu.SetGZR(rt, oldval);
		/*END ATOMIC*/;
	}
#line 66002 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 66008 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 66011 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 66016 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdsteor_w(CodeType code, uint64_t addr)
{
	return new OpLdsteor_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 66022 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 66029 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 66032 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 66036 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdsteor_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 66040 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 66044 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 66047 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 66051 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 66054 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8613 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		bool ld = rt != 31 or a;
		sink << (ld ? "ld" : "st") << "eor" << (&"a"[!a]) << (&"l"[!r]) << "\t" << DisasmGZXR(rs);
		if (ld)
		sink << ", " << DisasmGZXR(rt);
		sink << ", [" << DisasmGSXR(rn) << "]";
	}
#line 66065 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 66070 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 66073 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 66077 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdsteor_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 66081 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 66085 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 66088 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8621 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) );

		/*BEG ATOMIC*/
		U64 oldval( cpu.MemRead64(addr) ), newval( oldval ^ U64(cpu.GetGZR(rs)) );
		cpu.MemWrite64(addr, newval);
		cpu.SetGZR(rt, oldval);
		/*END ATOMIC*/;
	}
#line 66103 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 66109 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 66112 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 66117 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdsteor_x(CodeType code, uint64_t addr)
{
	return new OpLdsteor_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 66123 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 66130 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 66133 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 66137 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdsteorb_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 66141 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 66145 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 66148 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 66152 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 66155 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8635 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		bool ld = rt != 31 or a;
		sink << (ld ? "ld" : "st") << "eor" << (&"a"[!a]) << (&"l"[!r]) << "b\t" << DisasmGZWR(rs);
		if (ld)
		sink << ", " << DisasmGZWR(rt);
		sink << ", [" << DisasmGSXR(rn) << "]";
	}
#line 66166 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 66171 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 66174 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 66178 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdsteorb_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 66182 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 66186 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 66189 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8643 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U8 U8;
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) );

		/*BEG ATOMIC*/
		U8 oldval( cpu.MemRead8(addr) ), newval( oldval ^ U8(cpu.GetGZR(rs)) );
		cpu.MemWrite8(addr, newval);
		cpu.SetGZR(rt, oldval);
		/*END ATOMIC*/;
	}
#line 66205 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 66211 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 66214 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 66219 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdsteorb_w(CodeType code, uint64_t addr)
{
	return new OpLdsteorb_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 66225 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 66232 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 66235 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 66239 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdsteorh_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 66243 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 66247 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 66250 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 66254 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 66257 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8658 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		bool ld = rt != 31 or a;
		sink << (ld ? "ld" : "st") << "eor" << (&"a"[!a]) << (&"l"[!r]) << "h\t" << DisasmGZWR(rs);
		if (ld)
		sink << ", " << DisasmGZWR(rt);
		sink << ", [" << DisasmGSXR(rn) << "]";
	}
#line 66268 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 66273 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 66276 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 66280 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdsteorh_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 66284 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 66288 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 66291 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8666 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U16 U16;
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) );

		/*BEG ATOMIC*/
		U16 oldval( cpu.MemRead16(addr) ), newval( oldval ^ U16(cpu.GetGZR(rs)) );
		cpu.MemWrite16(addr, newval);
		cpu.SetGZR(rt, oldval);
		/*END ATOMIC*/;
	}
#line 66307 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 66313 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 66316 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 66321 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdsteorh_w(CodeType code, uint64_t addr)
{
	return new OpLdsteorh_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 66327 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 66334 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 66337 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 66341 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdstset_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 66345 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 66349 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 66352 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 66356 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 66359 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8681 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		bool ld = rt != 31 or a;
		sink << (ld ? "ld" : "st") << "set" << (&"a"[!a]) << (&"l"[!r]) << "\t" << DisasmGZWR(rs);
		if (ld)
		sink << ", " << DisasmGZWR(rt);
		sink << ", [" << DisasmGSXR(rn) << "]";
	}
#line 66370 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 66375 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 66378 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 66382 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdstset_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 66386 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 66390 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 66393 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8689 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) );

		/*BEG ATOMIC*/
		U32 oldval( cpu.MemRead32(addr) ), newval( oldval | U32(cpu.GetGZR(rs)) );
		cpu.MemWrite32(addr, newval);
		cpu.SetGZR(rt, oldval);
		/*END ATOMIC*/;
	}
#line 66409 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 66415 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 66418 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 66423 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdstset_w(CodeType code, uint64_t addr)
{
	return new OpLdstset_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 66429 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 66436 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 66439 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 66443 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdstset_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 66447 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 66451 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 66454 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 66458 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 66461 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8704 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		bool ld = rt != 31 or a;
		sink << (ld ? "ld" : "st") << "set" << (&"a"[!a]) << (&"l"[!r]) << "\t" << DisasmGZXR(rs);
		if (ld)
		sink << ", " << DisasmGZXR(rt);
		sink << ", [" << DisasmGSXR(rn) << "]";
	}
#line 66472 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 66477 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 66480 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 66484 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdstset_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 66488 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 66492 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 66495 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8712 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) );

		/*BEG ATOMIC*/
		U64 oldval( cpu.MemRead64(addr) ), newval( oldval | U64(cpu.GetGZR(rs)) );
		cpu.MemWrite64(addr, newval);
		cpu.SetGZR(rt, oldval);
		/*END ATOMIC*/;
	}
#line 66510 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 66516 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 66519 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 66524 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdstset_x(CodeType code, uint64_t addr)
{
	return new OpLdstset_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 66530 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 66537 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 66540 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 66544 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdstsetb_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 66548 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 66552 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 66555 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 66559 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 66562 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8726 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		bool ld = rt != 31 or a;
		sink << (ld ? "ld" : "st") << "set" << (&"a"[!a]) << (&"l"[!r]) << "b\t" << DisasmGZWR(rs);
		if (ld)
		sink << ", " << DisasmGZWR(rt);
		sink << ", [" << DisasmGSXR(rn) << "]";
	}
#line 66573 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 66578 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 66581 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 66585 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdstsetb_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 66589 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 66593 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 66596 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8734 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U8 U8;
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) );

		/*BEG ATOMIC*/
		U8 oldval( cpu.MemRead8(addr) ), newval( oldval | U8(cpu.GetGZR(rs)) );
		cpu.MemWrite8(addr, newval);
		cpu.SetGZR(rt, oldval);
		/*END ATOMIC*/;
	}
#line 66612 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 66618 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 66621 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 66626 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdstsetb_w(CodeType code, uint64_t addr)
{
	return new OpLdstsetb_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 66632 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 66639 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 66642 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 66646 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdstseth_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 66650 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 66654 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 66657 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 66661 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 66664 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8749 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		bool ld = rt != 31 or a;
		sink << (ld ? "ld" : "st") << "set" << (&"a"[!a]) << (&"l"[!r]) << "h\t" << DisasmGZWR(rs);
		if (ld)
		sink << ", " << DisasmGZWR(rt);
		sink << ", [" << DisasmGSXR(rn) << "]";
	}
#line 66675 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 66680 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 66683 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 66687 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdstseth_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 66691 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 66695 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 66698 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8757 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U16 U16;
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) );

		/*BEG ATOMIC*/
		U16 oldval( cpu.MemRead16(addr) ), newval( oldval | U16(cpu.GetGZR(rs)) );
		cpu.MemWrite16(addr, newval);
		cpu.SetGZR(rt, oldval);
		/*END ATOMIC*/;
	}
#line 66714 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 66720 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 66723 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 66728 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdstseth_w(CodeType code, uint64_t addr)
{
	return new OpLdstseth_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 66734 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 66741 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 66744 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 66748 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdstsmax_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 66752 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 66756 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 66759 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 66763 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 66766 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8772 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		bool ld = rt != 31 or a;
		sink << (ld ? "ld" : "st") << "smax" << (&"a"[!a]) << (&"l"[!r]) << "\t" << DisasmGZWR(rs);
		if (ld)
		sink << ", " << DisasmGZWR(rt);
		sink << ", [" << DisasmGSXR(rn) << "]";
	}
#line 66777 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 66782 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 66785 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 66789 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdstsmax_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 66793 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 66797 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 66800 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8780 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::S32 S32;
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) );

		/*BEG ATOMIC*/
		U32 oldval( cpu.MemRead32(addr) ), newval( U32(Maximum(S32(oldval), S32(cpu.GetGZR(rs)))) );
		cpu.MemWrite32(addr, newval);
		cpu.SetGZR(rt, oldval);
		/*END ATOMIC*/;
	}
#line 66817 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 66823 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 66826 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 66831 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdstsmax_w(CodeType code, uint64_t addr)
{
	return new OpLdstsmax_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 66837 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 66844 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 66847 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 66851 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdstsmax_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 66855 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 66859 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 66862 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 66866 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 66869 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8796 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		bool ld = rt != 31 or a;
		sink << (ld ? "ld" : "st") << "smax" << (&"a"[!a]) << (&"l"[!r]) << "\t" << DisasmGZXR(rs);
		if (ld)
		sink << ", " << DisasmGZXR(rt);
		sink << ", [" << DisasmGSXR(rn) << "]";
	}
#line 66880 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 66885 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 66888 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 66892 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdstsmax_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 66896 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 66900 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 66903 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8804 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S64 S64;
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) );

		/*BEG ATOMIC*/
		U64 oldval( cpu.MemRead64(addr) ), newval( U64(Maximum(S64(oldval), S64(cpu.GetGZR(rs)))) );
		cpu.MemWrite64(addr, newval);
		cpu.SetGZR(rt, oldval);
		/*END ATOMIC*/;
	}
#line 66919 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 66925 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 66928 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 66933 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdstsmax_x(CodeType code, uint64_t addr)
{
	return new OpLdstsmax_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 66939 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 66946 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 66949 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 66953 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdstsmaxb_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 66957 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 66961 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 66964 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 66968 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 66971 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8819 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		bool ld = rt != 31 or a;
		sink << (ld ? "ld" : "st") << "smax" << (&"a"[!a]) << (&"l"[!r]) << "b\t" << DisasmGZWR(rs);
		if (ld)
		sink << ", " << DisasmGZWR(rt);
		sink << ", [" << DisasmGSXR(rn) << "]";
	}
#line 66982 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 66987 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 66990 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 66994 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdstsmaxb_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 66998 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 67002 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 67005 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8827 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U8 U8;
		typedef typename ARCH::S8 S8;
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) );

		/*BEG ATOMIC*/
		U8 oldval( cpu.MemRead8(addr) ), newval( U8(Maximum(S8(oldval), S8(cpu.GetGZR(rs)))) );
		cpu.MemWrite8(addr, newval);
		cpu.SetGZR(rt, oldval);
		/*END ATOMIC*/;
	}
#line 67022 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 67028 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 67031 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 67036 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdstsmaxb_w(CodeType code, uint64_t addr)
{
	return new OpLdstsmaxb_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 67042 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 67049 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 67052 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 67056 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdstsmaxh_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 67060 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 67064 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 67067 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 67071 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 67074 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8843 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		bool ld = rt != 31 or a;
		sink << (ld ? "ld" : "st") << "smax" << (&"a"[!a]) << (&"l"[!r]) << "h\t" << DisasmGZWR(rs);
		if (ld)
		sink << ", " << DisasmGZWR(rt);
		sink << ", [" << DisasmGSXR(rn) << "]";
	}
#line 67085 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 67090 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 67093 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 67097 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdstsmaxh_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 67101 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 67105 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 67108 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8851 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U16 U16;
		typedef typename ARCH::S16 S16;
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) );

		/*BEG ATOMIC*/
		U16 oldval( cpu.MemRead16(addr) ), newval( U16(Maximum(S16(oldval), S16(cpu.GetGZR(rs)))) );
		cpu.MemWrite16(addr, newval);
		cpu.SetGZR(rt, oldval);
		/*END ATOMIC*/;
	}
#line 67125 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 67131 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 67134 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 67139 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdstsmaxh_w(CodeType code, uint64_t addr)
{
	return new OpLdstsmaxh_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 67145 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 67152 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 67155 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 67159 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdstsmin_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 67163 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 67167 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 67170 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 67174 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 67177 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8867 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		bool ld = rt != 31 or a;
		sink << (ld ? "ld" : "st") << "smin" << (&"a"[!a]) << (&"l"[!r]) << "\t" << DisasmGZWR(rs);
		if (ld)
		sink << ", " << DisasmGZWR(rt);
		sink << ", [" << DisasmGSXR(rn) << "]";
	}
#line 67188 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 67193 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 67196 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 67200 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdstsmin_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 67204 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 67208 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 67211 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8875 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::S32 S32;
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) );

		/*BEG ATOMIC*/
		U32 oldval( cpu.MemRead32(addr) ), newval( U32(Minimum(S32(oldval), S32(cpu.GetGZR(rs)))) );
		cpu.MemWrite32(addr, newval);
		cpu.SetGZR(rt, oldval);
		/*END ATOMIC*/;
	}
#line 67228 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 67234 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 67237 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 67242 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdstsmin_w(CodeType code, uint64_t addr)
{
	return new OpLdstsmin_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 67248 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 67255 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 67258 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 67262 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdstsmin_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 67266 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 67270 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 67273 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 67277 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 67280 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8891 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		bool ld = rt != 31 or a;
		sink << (ld ? "ld" : "st") << "smin" << (&"a"[!a]) << (&"l"[!r]) << "\t" << DisasmGZXR(rs);
		if (ld)
		sink << ", " << DisasmGZXR(rt);
		sink << ", [" << DisasmGSXR(rn) << "]";
	}
#line 67291 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 67296 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 67299 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 67303 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdstsmin_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 67307 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 67311 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 67314 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8899 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::S64 S64;
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) );

		/*BEG ATOMIC*/
		U64 oldval( cpu.MemRead64(addr) ), newval( U64(Minimum(S64(oldval), S64(cpu.GetGZR(rs)))) );
		cpu.MemWrite64(addr, newval);
		cpu.SetGZR(rt, oldval);
		/*END ATOMIC*/;
	}
#line 67330 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 67336 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 67339 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 67344 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdstsmin_x(CodeType code, uint64_t addr)
{
	return new OpLdstsmin_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 67350 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 67357 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 67360 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 67364 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdstsminb_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 67368 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 67372 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 67375 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 67379 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 67382 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8914 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		bool ld = rt != 31 or a;
		sink << (ld ? "ld" : "st") << "smin" << (&"a"[!a]) << (&"l"[!r]) << "b\t" << DisasmGZWR(rs);
		if (ld)
		sink << ", " << DisasmGZWR(rt);
		sink << ", [" << DisasmGSXR(rn) << "]";
	}
#line 67393 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 67398 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 67401 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 67405 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdstsminb_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 67409 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 67413 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 67416 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8922 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U8 U8;
		typedef typename ARCH::S8 S8;
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) );

		/*BEG ATOMIC*/
		U8 oldval( cpu.MemRead8(addr) ), newval( U8(Minimum(S8(oldval), S8(cpu.GetGZR(rs)))) );
		cpu.MemWrite8(addr, newval);
		cpu.SetGZR(rt, oldval);
		/*END ATOMIC*/;
	}
#line 67433 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 67439 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 67442 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 67447 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdstsminb_w(CodeType code, uint64_t addr)
{
	return new OpLdstsminb_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 67453 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 67460 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 67463 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 67467 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdstsminh_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 67471 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 67475 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 67478 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 67482 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 67485 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8938 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		bool ld = rt != 31 or a;
		sink << (ld ? "ld" : "st") << "smin" << (&"a"[!a]) << (&"l"[!r]) << "h\t" << DisasmGZWR(rs);
		if (ld)
		sink << ", " << DisasmGZWR(rt);
		sink << ", [" << DisasmGSXR(rn) << "]";
	}
#line 67496 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 67501 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 67504 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 67508 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdstsminh_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 67512 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 67516 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 67519 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8946 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U16 U16;
		typedef typename ARCH::S16 S16;
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) );

		/*BEG ATOMIC*/
		U16 oldval( cpu.MemRead16(addr) ), newval( U16(Minimum(S16(oldval), S16(cpu.GetGZR(rs)))) );
		cpu.MemWrite16(addr, newval);
		cpu.SetGZR(rt, oldval);
		/*END ATOMIC*/;
	}
#line 67536 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 67542 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 67545 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 67550 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdstsminh_w(CodeType code, uint64_t addr)
{
	return new OpLdstsminh_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 67556 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 67563 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 67566 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 67570 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdstumax_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 67574 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 67578 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 67581 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 67585 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 67588 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8962 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		bool ld = rt != 31 or a;
		sink << (ld ? "ld" : "st") << "umax" << (&"a"[!a]) << (&"l"[!r]) << "\t" << DisasmGZWR(rs);
		if (ld)
		sink << ", " << DisasmGZWR(rt);
		sink << ", [" << DisasmGSXR(rn) << "]";
	}
#line 67599 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 67604 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 67607 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 67611 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdstumax_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 67615 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 67619 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 67622 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8970 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) );

		/*BEG ATOMIC*/
		U32 oldval( cpu.MemRead32(addr) ), newval( Maximum(oldval, U32(cpu.GetGZR(rs))) );
		cpu.MemWrite32(addr, newval);
		cpu.SetGZR(rt, oldval);
		/*END ATOMIC*/;
	}
#line 67638 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 67644 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 67647 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 67652 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdstumax_w(CodeType code, uint64_t addr)
{
	return new OpLdstumax_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 67658 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 67665 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 67668 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 67672 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdstumax_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 67676 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 67680 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 67683 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 67687 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 67690 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8985 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		bool ld = rt != 31 or a;
		sink << (ld ? "ld" : "st") << "umax" << (&"a"[!a]) << (&"l"[!r]) << "\t" << DisasmGZXR(rs);
		if (ld)
		sink << ", " << DisasmGZXR(rt);
		sink << ", [" << DisasmGSXR(rn) << "]";
	}
#line 67701 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 67706 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 67709 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 67713 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdstumax_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 67717 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 67721 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 67724 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 8993 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) );

		/*BEG ATOMIC*/
		U64 oldval( cpu.MemRead64(addr) ), newval( Maximum(oldval, U64(cpu.GetGZR(rs))) );
		cpu.MemWrite64(addr, newval);
		cpu.SetGZR(rt, oldval);
		/*END ATOMIC*/;
	}
#line 67739 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 67745 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 67748 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 67753 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdstumax_x(CodeType code, uint64_t addr)
{
	return new OpLdstumax_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 67759 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 67766 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 67769 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 67773 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdstumaxb_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 67777 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 67781 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 67784 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 67788 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 67791 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 9007 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		bool ld = rt != 31 or a;
		sink << (ld ? "ld" : "st") << "umax" << (&"a"[!a]) << (&"l"[!r]) << "b\t" << DisasmGZWR(rs);
		if (ld)
		sink << ", " << DisasmGZWR(rt);
		sink << ", [" << DisasmGSXR(rn) << "]";
	}
#line 67802 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 67807 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 67810 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 67814 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdstumaxb_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 67818 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 67822 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 67825 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 9015 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U8 U8;
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) );

		/*BEG ATOMIC*/
		U8 oldval( cpu.MemRead8(addr) ), newval( Maximum(oldval, U8(cpu.GetGZR(rs))) );
		cpu.MemWrite8(addr, newval);
		cpu.SetGZR(rt, oldval);
		/*END ATOMIC*/;
	}
#line 67841 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 67847 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 67850 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 67855 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdstumaxb_w(CodeType code, uint64_t addr)
{
	return new OpLdstumaxb_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 67861 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 67868 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 67871 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 67875 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdstumaxh_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 67879 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 67883 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 67886 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 67890 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 67893 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 9030 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		bool ld = rt != 31 or a;
		sink << (ld ? "ld" : "st") << "umax" << (&"a"[!a]) << (&"l"[!r]) << "h\t" << DisasmGZWR(rs);
		if (ld)
		sink << ", " << DisasmGZWR(rt);
		sink << ", [" << DisasmGSXR(rn) << "]";
	}
#line 67904 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 67909 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 67912 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 67916 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdstumaxh_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 67920 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 67924 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 67927 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 9038 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U16 U16;
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) );

		/*BEG ATOMIC*/
		U16 oldval( cpu.MemRead16(addr) ), newval( Maximum(oldval, U16(cpu.GetGZR(rs))) );
		cpu.MemWrite16(addr, newval);
		cpu.SetGZR(rt, oldval);
		/*END ATOMIC*/;
	}
#line 67943 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 67949 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 67952 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 67957 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdstumaxh_w(CodeType code, uint64_t addr)
{
	return new OpLdstumaxh_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 67963 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 67970 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 67973 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 67977 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdstumin_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 67981 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 67985 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 67988 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 67992 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 67995 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 9053 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		bool ld = rt != 31 or a;
		sink << (ld ? "ld" : "st") << "umin" << (&"a"[!a]) << (&"l"[!r]) << "\t" << DisasmGZWR(rs);
		if (ld)
		sink << ", " << DisasmGZWR(rt);
		sink << ", [" << DisasmGSXR(rn) << "]";
	}
#line 68006 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 68011 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 68014 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 68018 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdstumin_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 68022 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 68026 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 68029 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 9061 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U32 U32;
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) );

		/*BEG ATOMIC*/
		U32 oldval( cpu.MemRead32(addr) ), newval( Minimum(oldval, U32(cpu.GetGZR(rs))) );
		cpu.MemWrite32(addr, newval);
		cpu.SetGZR(rt, oldval);
		/*END ATOMIC*/;
	}
#line 68045 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 68051 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 68054 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 68059 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdstumin_w(CodeType code, uint64_t addr)
{
	return new OpLdstumin_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 68065 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 68072 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 68075 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 68079 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdstumin_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 68083 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 68087 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 68090 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 68094 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 68097 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 9076 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		bool ld = rt != 31 or a;
		sink << (ld ? "ld" : "st") << "umin" << (&"a"[!a]) << (&"l"[!r]) << "\t" << DisasmGZXR(rs);
		if (ld)
		sink << ", " << DisasmGZXR(rt);
		sink << ", [" << DisasmGSXR(rn) << "]";
	}
#line 68108 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 68113 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 68116 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 68120 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdstumin_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 68124 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 68128 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 68131 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 9084 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) );

		/*BEG ATOMIC*/
		U64 oldval( cpu.MemRead64(addr) ), newval( Minimum(oldval, U64(cpu.GetGZR(rs))) );
		cpu.MemWrite64(addr, newval);
		cpu.SetGZR(rt, oldval);
		/*END ATOMIC*/;
	}
#line 68146 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 68152 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 68155 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 68160 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdstumin_x(CodeType code, uint64_t addr)
{
	return new OpLdstumin_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 68166 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 68173 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 68176 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 68180 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdstuminb_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 68184 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 68188 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 68191 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 68195 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 68198 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 9098 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		bool ld = rt != 31 or a;
		sink << (ld ? "ld" : "st") << "umin" << (&"a"[!a]) << (&"l"[!r]) << "b\t" << DisasmGZWR(rs);
		if (ld)
		sink << ", " << DisasmGZWR(rt);
		sink << ", [" << DisasmGSXR(rn) << "]";
	}
#line 68209 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 68214 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 68217 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 68221 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdstuminb_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 68225 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 68229 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 68232 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 9106 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U8 U8;
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) );

		/*BEG ATOMIC*/
		U8 oldval( cpu.MemRead8(addr) ), newval( Minimum(oldval, U8(cpu.GetGZR(rs))) );
		cpu.MemWrite8(addr, newval);
		cpu.SetGZR(rt, oldval);
		/*END ATOMIC*/;
	}
#line 68248 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 68254 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 68257 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 68262 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdstuminb_w(CodeType code, uint64_t addr)
{
	return new OpLdstuminb_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 68268 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 68275 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 68278 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 68282 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdstuminh_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 68286 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::disasm(
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 68290 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 68293 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
,
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
std::ostream&
#line 68297 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 67 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
sink
#line 68300 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 9121 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		bool ld = rt != 31 or a;
		sink << (ld ? "ld" : "st") << "umin" << (&"a"[!a]) << (&"l"[!r]) << "h\t" << DisasmGZWR(rs);
		if (ld)
		sink << ", " << DisasmGZWR(rt);
		sink << ", [" << DisasmGSXR(rn) << "]";
	}
#line 68311 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}
template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 68316 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 68319 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
void
#line 68323 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
OpLdstuminh_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 68327 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::execute(
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH &
#line 68331 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 65 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
cpu
#line 68334 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
)
{
#line 9129 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	{
		typedef typename ARCH::U16 U16;
		typedef typename ARCH::U64 U64;

		U64 addr( cpu.GetGSR(rn) );

		/*BEG ATOMIC*/
		U16 oldval( cpu.MemRead16(addr) ), newval( Minimum(oldval, U16(cpu.GetGZR(rs))) );
		cpu.MemWrite16(addr, newval);
		cpu.SetGZR(rt, oldval);
		/*END ATOMIC*/;
	}
#line 68350 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 68356 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 68359 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
static Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 68364 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *DecodeOpLdstuminh_w(CodeType code, uint64_t addr)
{
	return new OpLdstuminh_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 68370 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 68377 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 68380 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpMsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 68385 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpMsr(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 68389 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "msr")
{
	rt = uint8_t(code & 0x1f);
	op2 = uint8_t((code >> 5) & 0x7);
	crm = uint8_t((code >> 8) & 0xf);
	crn = uint8_t((code >> 12) & 0xf);
	op1 = uint8_t((code >> 16) & 0x7);
	op0 = uint8_t((code >> 19) & 0x3);
	sysreg =
#line 4915 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	ARCH::GetSystemRegister(op0, op1, crn, crm, op2)
#line 68401 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 68408 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 68411 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpAdc_www<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 68416 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpAdc_www(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 68420 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "adc_www")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 42 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,1458"
#line 68429 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 68436 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 68439 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpAdc_xxx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 68444 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpAdc_xxx(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 68448 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "adc_xxx")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 56 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,1612"
#line 68457 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 68464 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 68467 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpAdcs_www<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 68472 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpAdcs_www(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 68476 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "adcs_www")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 80 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,1459"
#line 68485 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 68492 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 68495 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpAdcs_xxx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 68500 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpAdcs_xxx(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 68504 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "adcs_xxx")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 103 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,1613"
#line 68513 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 68520 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 68523 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpAdd_wsxtb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 68528 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpAdd_wsxtb(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 68532 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "add_wsxtb")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x7);
	rm = uint8_t((code >> 16) & 0x1f);
	reject =
#line 136 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	imm >= 5
#line 68542 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 136 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,375"
#line 68547 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 68554 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 68557 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpAdd_wsxth<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 68562 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpAdd_wsxth(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 68566 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "add_wsxth")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x7);
	rm = uint8_t((code >> 16) & 0x1f);
	reject =
#line 152 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	imm >= 5
#line 68576 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 152 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,379"
#line 68581 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 68588 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 68591 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpAdd_wsxtw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 68596 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpAdd_wsxtw(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 68600 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "add_wsxtw")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x7);
	rm = uint8_t((code >> 16) & 0x1f);
	reject =
#line 168 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	imm >= 5
#line 68610 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 168 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,383"
#line 68615 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 68622 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 68625 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpAdd_wsxtx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 68630 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpAdd_wsxtx(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 68634 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "add_wsxtx")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x7);
	rm = uint8_t((code >> 16) & 0x1f);
	reject =
#line 183 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	imm >= 5
#line 68644 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 183 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,387"
#line 68649 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 68656 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 68659 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpAdd_wuxtb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 68664 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpAdd_wuxtb(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 68668 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "add_wuxtb")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x7);
	rm = uint8_t((code >> 16) & 0x1f);
	reject =
#line 199 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	imm >= 5
#line 68678 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 199 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,391"
#line 68683 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 68690 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 68693 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpAdd_wuxth<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 68698 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpAdd_wuxth(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 68702 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "add_wuxth")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x7);
	rm = uint8_t((code >> 16) & 0x1f);
	reject =
#line 214 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	imm >= 5
#line 68712 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 214 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,395"
#line 68717 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 68724 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 68727 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpAdd_wuxtw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 68732 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpAdd_wuxtw(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 68736 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "add_wuxtw")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x7);
	rm = uint8_t((code >> 16) & 0x1f);
	reject =
#line 229 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	imm >= 5
#line 68746 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 229 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,399"
#line 68751 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 68758 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 68761 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpAdd_wuxtx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 68766 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpAdd_wuxtx(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 68770 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "add_wuxtx")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x7);
	rm = uint8_t((code >> 16) & 0x1f);
	reject =
#line 243 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	imm >= 5
#line 68780 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 243 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,403"
#line 68785 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 68792 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 68795 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpAdd_xsxtb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 68800 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpAdd_xsxtb(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 68804 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "add_xsxtb")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x7);
	rm = uint8_t((code >> 16) & 0x1f);
	reject =
#line 258 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	imm >= 5
#line 68814 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 258 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,407"
#line 68819 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 68826 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 68829 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpAdd_xsxth<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 68834 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpAdd_xsxth(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 68838 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "add_xsxth")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x7);
	rm = uint8_t((code >> 16) & 0x1f);
	reject =
#line 274 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	imm >= 5
#line 68848 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 274 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,411"
#line 68853 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 68860 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 68863 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpAdd_xsxtw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 68868 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpAdd_xsxtw(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 68872 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "add_xsxtw")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x7);
	rm = uint8_t((code >> 16) & 0x1f);
	reject =
#line 290 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	imm >= 5
#line 68882 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 290 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,415"
#line 68887 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 68894 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 68897 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpAdd_xsxtx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 68902 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpAdd_xsxtx(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 68906 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "add_xsxtx")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x7);
	rm = uint8_t((code >> 16) & 0x1f);
	reject =
#line 306 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	imm >= 5
#line 68916 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 306 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,431"
#line 68921 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 68928 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 68931 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpAdd_xuxtb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 68936 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpAdd_xuxtb(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 68940 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "add_xuxtb")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x7);
	rm = uint8_t((code >> 16) & 0x1f);
	reject =
#line 321 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	imm >= 5
#line 68950 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 321 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,419"
#line 68955 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 68962 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 68965 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpAdd_xuxth<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 68970 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpAdd_xuxth(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 68974 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "add_xuxth")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x7);
	rm = uint8_t((code >> 16) & 0x1f);
	reject =
#line 336 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	imm >= 5
#line 68984 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 336 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,423"
#line 68989 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 68996 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 68999 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpAdd_xuxtw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69004 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpAdd_xuxtw(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69008 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "add_xuxtw")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x7);
	rm = uint8_t((code >> 16) & 0x1f);
	reject =
#line 351 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	imm >= 5
#line 69018 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 351 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,427"
#line 69023 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 69030 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69033 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpAdd_xuxtx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69038 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpAdd_xuxtx(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69042 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "add_xuxtx")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x7);
	rm = uint8_t((code >> 16) & 0x1f);
	reject =
#line 366 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	imm >= 5
#line 69052 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 366 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,438"
#line 69057 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 69064 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69067 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpAdd_wi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69072 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpAdd_wi(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69076 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "add_wi")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm0 = uint16_t((code >> 10) & 0xfff);
	shl12 = uint8_t((code >> 22) & 0x1);
	imm =
#line 390 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	shl12 ? (imm0 << 12) : imm0
#line 69086 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 390 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,24"
#line 69091 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 69098 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69101 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpAdd_xi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69106 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpAdd_xi(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69110 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "add_xi")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm0 = uint16_t((code >> 10) & 0xfff);
	shl12 = uint8_t((code >> 22) & 0x1);
	imm =
#line 404 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	shl12 ? (imm0 << 12) : imm0
#line 69120 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 404 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,33"
#line 69125 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 69132 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69135 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpAdd_wlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69140 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpAdd_wlsl(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69144 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "add_wlsl")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x1f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 428 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,182"
#line 69154 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 69161 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69164 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpAdd_wlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69169 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpAdd_wlsr(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69173 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "add_wlsr")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x1f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 442 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,194"
#line 69183 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 69190 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69193 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpAdd_wasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69198 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpAdd_wasr(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69202 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "add_wasr")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x1f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 456 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,170"
#line 69212 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 69219 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69222 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpAdd_xlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69227 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpAdd_xlsl(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69231 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "add_xlsl")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x3f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 471 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,122"
#line 69241 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 69248 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69251 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpAdd_xlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69256 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpAdd_xlsr(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69260 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "add_xlsr")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x3f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 485 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,134"
#line 69270 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 69277 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69280 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpAdd_xasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69285 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpAdd_xasr(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69289 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "add_xasr")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x3f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 499 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,110"
#line 69299 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 69306 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69309 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpAdds_wsxtb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69314 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpAdds_wsxtb(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69318 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "adds_wsxtb")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x7);
	rm = uint8_t((code >> 16) & 0x1f);
	reject =
#line 524 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	imm >= 5
#line 69328 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 524 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,376"
#line 69333 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 69340 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69343 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpAdds_wsxth<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69348 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpAdds_wsxth(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69352 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "adds_wsxth")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x7);
	rm = uint8_t((code >> 16) & 0x1f);
	reject =
#line 544 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	imm >= 5
#line 69362 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 544 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,380"
#line 69367 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 69374 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69377 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpAdds_wsxtw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69382 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpAdds_wsxtw(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69386 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "adds_wsxtw")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x7);
	rm = uint8_t((code >> 16) & 0x1f);
	reject =
#line 564 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	imm >= 5
#line 69396 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 564 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,384"
#line 69401 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 69408 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69411 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpAdds_wsxtx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69416 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpAdds_wsxtx(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69420 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "adds_wsxtx")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x7);
	rm = uint8_t((code >> 16) & 0x1f);
	reject =
#line 583 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	imm >= 5
#line 69430 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 583 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,388"
#line 69435 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 69442 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69445 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpAdds_wuxtb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69450 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpAdds_wuxtb(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69454 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "adds_wuxtb")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x7);
	rm = uint8_t((code >> 16) & 0x1f);
	reject =
#line 603 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	imm >= 5
#line 69464 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 603 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,392"
#line 69469 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 69476 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69479 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpAdds_wuxth<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69484 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpAdds_wuxth(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69488 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "adds_wuxth")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x7);
	rm = uint8_t((code >> 16) & 0x1f);
	reject =
#line 623 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	imm >= 5
#line 69498 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 623 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,396"
#line 69503 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 69510 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69513 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpAdds_wuxtw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69518 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpAdds_wuxtw(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69522 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "adds_wuxtw")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x7);
	rm = uint8_t((code >> 16) & 0x1f);
	reject =
#line 643 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	imm >= 5
#line 69532 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 643 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,400"
#line 69537 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 69544 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69547 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpAdds_wuxtx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69552 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpAdds_wuxtx(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69556 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "adds_wuxtx")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x7);
	rm = uint8_t((code >> 16) & 0x1f);
	reject =
#line 662 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	imm >= 5
#line 69566 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 662 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,404"
#line 69571 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 69578 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69581 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpAdds_xsxtb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69586 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpAdds_xsxtb(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69590 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "adds_xsxtb")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x7);
	rm = uint8_t((code >> 16) & 0x1f);
	reject =
#line 682 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	imm >= 5
#line 69600 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 682 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,408"
#line 69605 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 69612 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69615 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpAdds_xsxth<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69620 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpAdds_xsxth(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69624 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "adds_xsxth")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x7);
	rm = uint8_t((code >> 16) & 0x1f);
	reject =
#line 702 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	imm >= 5
#line 69634 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 702 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,412"
#line 69639 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 69646 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69649 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpAdds_xsxtw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69654 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpAdds_xsxtw(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69658 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "adds_xsxtw")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x7);
	rm = uint8_t((code >> 16) & 0x1f);
	reject =
#line 722 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	imm >= 5
#line 69668 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 722 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,416"
#line 69673 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 69680 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69683 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpAdds_xsxtx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69688 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpAdds_xsxtx(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69692 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "adds_xsxtx")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x7);
	rm = uint8_t((code >> 16) & 0x1f);
	reject =
#line 742 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	imm >= 5
#line 69702 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 742 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,432"
#line 69707 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 69714 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69717 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpAdds_xuxtb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69722 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpAdds_xuxtb(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69726 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "adds_xuxtb")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x7);
	rm = uint8_t((code >> 16) & 0x1f);
	reject =
#line 761 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	imm >= 5
#line 69736 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 761 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,420"
#line 69741 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 69748 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69751 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpAdds_xuxth<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69756 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpAdds_xuxth(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69760 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "adds_xuxth")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x7);
	rm = uint8_t((code >> 16) & 0x1f);
	reject =
#line 781 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	imm >= 5
#line 69770 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 781 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,424"
#line 69775 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 69782 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69785 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpAdds_xuxtw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69790 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpAdds_xuxtw(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69794 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "adds_xuxtw")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x7);
	rm = uint8_t((code >> 16) & 0x1f);
	reject =
#line 801 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	imm >= 5
#line 69804 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 801 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,428"
#line 69809 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 69816 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69819 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpAdds_xuxtx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69824 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpAdds_xuxtx(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69828 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "adds_xuxtx")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x7);
	rm = uint8_t((code >> 16) & 0x1f);
	reject =
#line 821 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	imm >= 5
#line 69838 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 821 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,436"
#line 69843 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 69850 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69853 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpAdds_wi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69858 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpAdds_wi(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69862 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "adds_wi")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm0 = uint16_t((code >> 10) & 0xfff);
	shl12 = uint8_t((code >> 22) & 0x1);
	imm =
#line 850 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	shl12 ? (imm0 << 12) : imm0
#line 69872 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 850 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,23"
#line 69877 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 69884 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69887 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpAdds_xi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69892 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpAdds_xi(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69896 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "adds_xi")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm0 = uint16_t((code >> 10) & 0xfff);
	shl12 = uint8_t((code >> 22) & 0x1);
	imm =
#line 869 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	shl12 ? (imm0 << 12) : imm0
#line 69906 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 869 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,32"
#line 69911 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 69918 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69921 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpAdds_wlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69926 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpAdds_wlsl(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69930 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "adds_wlsl")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x1f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 898 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,183"
#line 69940 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 69947 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69950 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpAdds_wlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69955 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpAdds_wlsr(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69959 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "adds_wlsr")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x1f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 917 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,204"
#line 69969 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 69976 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69979 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpAdds_wasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69984 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpAdds_wasr(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 69988 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "adds_wasr")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x1f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 936 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,180"
#line 69998 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 70005 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70008 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpAdds_xlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70013 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpAdds_xlsl(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70017 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "adds_xlsl")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x3f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 955 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,128"
#line 70027 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 70034 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70037 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpAdds_xlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70042 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpAdds_xlsr(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70046 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "adds_xlsr")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x3f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 974 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,144"
#line 70056 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 70063 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70066 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpAdds_xasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70071 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpAdds_xasr(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70075 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "adds_xasr")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x3f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 993 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,120"
#line 70085 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 70092 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70095 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpAdr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70100 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpAdr(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70104 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "adr")
{
	rd = uint8_t(code & 0x1f);
	imm1 = ((int32_t)(((code >> 5) & 0x7ffff) << 13) >> 13) << 2;
	imm0 = uint8_t((code >> 29) & 0x3);
	imm =
#line 1022 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	imm1|imm0
#line 70113 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 1022 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,2"
#line 70118 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 70125 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70128 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpAdrp<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70133 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpAdrp(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70137 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "adrp")
{
	rd = uint8_t(code & 0x1f);
	imm1 = ((int32_t)(((code >> 5) & 0x7ffff) << 13) >> 13) << 2;
	imm0 = uint8_t((code >> 29) & 0x3);
	imm =
#line 1045 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	imm1|imm0
#line 70146 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 1045 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,1"
#line 70151 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 70158 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70161 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpAnd_wi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70166 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpAnd_wi(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70170 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "and_wi")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imms = uint8_t((code >> 10) & 0x3f);
	immr = uint8_t((code >> 16) & 0x3f);
	imm =
#line 1068 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	DecodeBitMasks(0,imms,immr).wmask
#line 70180 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 1068 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,71"
#line 70185 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 70192 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70195 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpAnd_xi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70200 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpAnd_xi(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70204 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "and_xi")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imms = uint8_t((code >> 10) & 0x3f);
	immr = uint8_t((code >> 16) & 0x3f);
	n = uint8_t((code >> 22) & 0x1);
	imm =
#line 1082 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	DecodeBitMasks(n,imms,immr).wmask
#line 70215 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 1082 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,26"
#line 70220 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 70227 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70230 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpAnd_wlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70235 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpAnd_wlsl(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70239 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "and_wlsl")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x1f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 1106 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,187"
#line 70249 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 70256 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70259 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpAnd_wlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70264 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpAnd_wlsr(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70268 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "and_wlsr")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x1f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 1120 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,195"
#line 70278 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 70285 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70288 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpAnd_wasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70293 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpAnd_wasr(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70297 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "and_wasr")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x1f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 1134 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,171"
#line 70307 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 70314 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70317 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpAnd_wror<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70322 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpAnd_wror(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70326 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "and_wror")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x1f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 1149 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,206"
#line 70336 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 70343 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70346 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpAnd_xlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70351 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpAnd_xlsl(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70355 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "and_xlsl")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x3f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 1163 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,123"
#line 70365 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 70372 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70375 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpAnd_xlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70380 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpAnd_xlsr(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70384 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "and_xlsr")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x3f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 1177 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,135"
#line 70394 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 70401 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70404 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpAnd_xasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70409 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpAnd_xasr(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70413 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "and_xasr")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x3f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 1191 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,111"
#line 70423 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 70430 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70433 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpAnd_xror<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70438 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpAnd_xror(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70442 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "and_xror")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x3f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 1206 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,146"
#line 70452 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 70459 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70462 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpAnds_wi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70467 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpAnds_wi(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70471 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ands_wi")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imms = uint8_t((code >> 10) & 0x3f);
	immr = uint8_t((code >> 16) & 0x3f);
	imm =
#line 1230 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	DecodeBitMasks(0,imms,immr).wmask
#line 70481 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 1230 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,73"
#line 70486 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 70493 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70496 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpAnds_xi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70501 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpAnds_xi(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70505 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ands_xi")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imms = uint8_t((code >> 10) & 0x3f);
	immr = uint8_t((code >> 16) & 0x3f);
	n = uint8_t((code >> 22) & 0x1);
	imm =
#line 1250 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	DecodeBitMasks(n,imms,immr).wmask
#line 70516 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 1250 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,29"
#line 70521 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 70528 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70531 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpAnds_wlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70536 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpAnds_wlsl(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70540 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ands_wlsl")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x1f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 1280 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,184"
#line 70550 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 70557 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70560 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpAnds_wlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70565 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpAnds_wlsr(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70569 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ands_wlsr")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x1f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 1300 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,205"
#line 70579 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 70586 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70589 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpAnds_wasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70594 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpAnds_wasr(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70598 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ands_wasr")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x1f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 1320 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,181"
#line 70608 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 70615 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70618 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpAnds_wror<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70623 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpAnds_wror(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70627 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ands_wror")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x1f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 1340 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,213"
#line 70637 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 70644 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70647 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpAnds_xlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70652 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpAnds_xlsl(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70656 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ands_xlsl")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x3f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 1360 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,130"
#line 70666 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 70673 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70676 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpAnds_xlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70681 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpAnds_xlsr(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70685 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ands_xlsr")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x3f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 1380 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,145"
#line 70695 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 70702 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70705 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpAnds_xasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70710 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpAnds_xasr(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70714 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ands_xasr")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x3f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 1400 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,121"
#line 70724 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 70731 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70734 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpAnds_xror<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70739 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpAnds_xror(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70743 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ands_xror")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x3f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 1420 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,153"
#line 70753 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 70760 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70763 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpAsr_www<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70768 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpAsr_www(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70772 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "asr_www")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 1450 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,1460"
#line 70781 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 70788 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70791 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpAsr_xxx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70796 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpAsr_xxx(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70800 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "asr_xxx")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 1465 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,1614"
#line 70809 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 70816 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70819 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpB<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70824 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpB(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70828 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "b")
{
	imm = ((int32_t)((code & 0x3ffffff) << 6) >> 6) << 2;
	format =
#line 1491 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,3"
#line 70835 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 70842 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70845 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpB_cond<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70850 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpB_cond(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70854 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "b_cond")
{
	cond = uint8_t(code & 0xf);
	imm = ((int32_t)(((code >> 5) & 0x7ffff) << 13) >> 13) << 2;
	format =
#line 1515 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,20"
#line 70862 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 70869 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70872 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpBfm_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70877 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpBfm_w(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70881 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "bfm_w")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imms = uint8_t((code >> 10) & 0x1f);
	immr = uint8_t((code >> 16) & 0x1f);
	format =
#line 1540 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,162"
#line 70891 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 70898 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70901 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpBfm_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70906 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpBfm_x(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70910 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "bfm_x")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imms = uint8_t((code >> 10) & 0x3f);
	immr = uint8_t((code >> 16) & 0x3f);
	format =
#line 1559 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,90"
#line 70920 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 70927 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70930 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpBic_wlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70935 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpBic_wlsl(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70939 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "bic_wlsl")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x1f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 1588 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,188"
#line 70949 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 70956 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70959 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpBic_wlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70964 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpBic_wlsr(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70968 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "bic_wlsr")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x1f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 1602 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,196"
#line 70978 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 70985 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70988 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpBic_wasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70993 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpBic_wasr(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 70997 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "bic_wasr")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x1f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 1616 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,172"
#line 71007 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 71014 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71017 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpBic_wror<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71022 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpBic_wror(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71026 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "bic_wror")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x1f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 1631 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,207"
#line 71036 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 71043 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71046 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpBic_xlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71051 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpBic_xlsl(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71055 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "bic_xlsl")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x3f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 1645 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,124"
#line 71065 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 71072 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71075 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpBic_xlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71080 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpBic_xlsr(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71084 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "bic_xlsr")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x3f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 1659 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,136"
#line 71094 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 71101 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71104 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpBic_xasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71109 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpBic_xasr(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71113 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "bic_xasr")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x3f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 1673 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,112"
#line 71123 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 71130 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71133 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpBic_xror<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71138 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpBic_xror(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71142 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "bic_xror")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x3f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 1688 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,147"
#line 71152 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 71159 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71162 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpBics_wlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71167 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpBics_wlsl(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71171 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "bics_wlsl")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x1f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 1712 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,189"
#line 71181 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 71188 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71191 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpBics_wlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71196 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpBics_wlsr(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71200 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "bics_wlsr")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x1f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 1729 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,197"
#line 71210 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 71217 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71220 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpBics_wasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71225 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpBics_wasr(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71229 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "bics_wasr")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x1f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 1746 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,173"
#line 71239 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 71246 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71249 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpBics_wror<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71254 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpBics_wror(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71258 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "bics_wror")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x1f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 1763 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,208"
#line 71268 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 71275 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71278 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpBics_xlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71283 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpBics_xlsl(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71287 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "bics_xlsl")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x3f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 1780 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,125"
#line 71297 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 71304 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71307 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpBics_xlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71312 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpBics_xlsr(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71316 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "bics_xlsr")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x3f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 1797 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,137"
#line 71326 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 71333 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71336 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpBics_xasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71341 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpBics_xasr(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71345 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "bics_xasr")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x3f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 1814 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,113"
#line 71355 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 71362 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71365 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpBics_xror<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71370 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpBics_xror(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71374 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "bics_xror")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x3f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 1831 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,148"
#line 71384 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 71391 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71394 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpBl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71399 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpBl(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71403 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "bl")
{
	imm = ((int32_t)((code & 0x3ffffff) << 6) >> 6) << 2;
	format =
#line 1858 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,4"
#line 71410 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 71417 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71420 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpBlr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71425 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpBlr(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71429 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "blr")
{
	rn = uint8_t((code >> 5) & 0x1f);
	format =
#line 1885 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,2886"
#line 71436 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 71443 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71446 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpBr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71451 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpBr(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71455 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "br")
{
	rn = uint8_t((code >> 5) & 0x1f);
	format =
#line 1911 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,2887"
#line 71462 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 71469 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71472 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpBrk<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71477 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpBrk(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71481 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "brk")
{
	imm = uint16_t((code >> 5) & 0xffff);
	format =
#line 1929 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,573"
#line 71488 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 71495 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71498 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpCbnz_wlit<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71503 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpCbnz_wlit(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71507 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "cbnz_wlit")
{
	rt = uint8_t(code & 0x1f);
	imm = ((int32_t)(((code >> 5) & 0x7ffff) << 13) >> 13) << 2;
	format =
#line 1944 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,12"
#line 71515 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 71522 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71525 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpCbnz_xlit<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71530 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpCbnz_xlit(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71534 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "cbnz_xlit")
{
	rt = uint8_t(code & 0x1f);
	imm = ((int32_t)(((code >> 5) & 0x7ffff) << 13) >> 13) << 2;
	format =
#line 1962 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,15"
#line 71542 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 71549 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71552 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpCbz_wlit<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71557 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpCbz_wlit(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71561 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "cbz_wlit")
{
	rt = uint8_t(code & 0x1f);
	imm = ((int32_t)(((code >> 5) & 0x7ffff) << 13) >> 13) << 2;
	format =
#line 1991 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,13"
#line 71569 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 71576 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71579 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpCbz_xlit<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71584 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpCbz_xlit(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71588 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "cbz_xlit")
{
	rt = uint8_t(code & 0x1f);
	imm = ((int32_t)(((code >> 5) & 0x7ffff) << 13) >> 13) << 2;
	format =
#line 2009 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,16"
#line 71596 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 71603 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71606 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpCcmn_wi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71611 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpCcmn_wi(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71615 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ccmn_wi")
{
	v = uint8_t(code & 0x1);
	c = uint8_t((code >> 1) & 0x1);
	z = uint8_t((code >> 2) & 0x1);
	n = uint8_t((code >> 3) & 0x1);
	rn = uint8_t((code >> 5) & 0x1f);
	cond = uint8_t((code >> 12) & 0xf);
	imm = uint8_t((code >> 16) & 0x1f);
	format =
#line 2039 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,366"
#line 71628 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 71635 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71638 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpCcmn_xi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71643 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpCcmn_xi(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71647 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ccmn_xi")
{
	v = uint8_t(code & 0x1);
	c = uint8_t((code >> 1) & 0x1);
	z = uint8_t((code >> 2) & 0x1);
	n = uint8_t((code >> 3) & 0x1);
	rn = uint8_t((code >> 5) & 0x1f);
	cond = uint8_t((code >> 12) & 0xf);
	imm = uint8_t((code >> 16) & 0x1f);
	format =
#line 2060 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,370"
#line 71660 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 71667 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71670 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpCcmn_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71675 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpCcmn_w(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71679 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ccmn_w")
{
	v = uint8_t(code & 0x1);
	c = uint8_t((code >> 1) & 0x1);
	z = uint8_t((code >> 2) & 0x1);
	n = uint8_t((code >> 3) & 0x1);
	rn = uint8_t((code >> 5) & 0x1f);
	cond = uint8_t((code >> 12) & 0xf);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 2094 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,368"
#line 71692 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 71699 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71702 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpCcmn_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71707 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpCcmn_x(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71711 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ccmn_x")
{
	v = uint8_t(code & 0x1);
	c = uint8_t((code >> 1) & 0x1);
	z = uint8_t((code >> 2) & 0x1);
	n = uint8_t((code >> 3) & 0x1);
	rn = uint8_t((code >> 5) & 0x1f);
	cond = uint8_t((code >> 12) & 0xf);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 2115 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,372"
#line 71724 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 71731 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71734 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpCcmp_wi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71739 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpCcmp_wi(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71743 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ccmp_wi")
{
	v = uint8_t(code & 0x1);
	c = uint8_t((code >> 1) & 0x1);
	z = uint8_t((code >> 2) & 0x1);
	n = uint8_t((code >> 3) & 0x1);
	rn = uint8_t((code >> 5) & 0x1f);
	cond = uint8_t((code >> 12) & 0xf);
	imm = uint8_t((code >> 16) & 0x1f);
	format =
#line 2149 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,367"
#line 71756 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 71763 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71766 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpCcmp_xi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71771 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpCcmp_xi(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71775 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ccmp_xi")
{
	v = uint8_t(code & 0x1);
	c = uint8_t((code >> 1) & 0x1);
	z = uint8_t((code >> 2) & 0x1);
	n = uint8_t((code >> 3) & 0x1);
	rn = uint8_t((code >> 5) & 0x1f);
	cond = uint8_t((code >> 12) & 0xf);
	imm = uint8_t((code >> 16) & 0x1f);
	format =
#line 2170 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,371"
#line 71788 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 71795 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71798 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpCcmp_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71803 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpCcmp_w(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71807 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ccmp_w")
{
	v = uint8_t(code & 0x1);
	c = uint8_t((code >> 1) & 0x1);
	z = uint8_t((code >> 2) & 0x1);
	n = uint8_t((code >> 3) & 0x1);
	rn = uint8_t((code >> 5) & 0x1f);
	cond = uint8_t((code >> 12) & 0xf);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 2204 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,369"
#line 71820 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 71827 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71830 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpCcmp_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71835 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpCcmp_x(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71839 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ccmp_x")
{
	v = uint8_t(code & 0x1);
	c = uint8_t((code >> 1) & 0x1);
	z = uint8_t((code >> 2) & 0x1);
	n = uint8_t((code >> 3) & 0x1);
	rn = uint8_t((code >> 5) & 0x1f);
	cond = uint8_t((code >> 12) & 0xf);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 2225 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,373"
#line 71852 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 71859 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71862 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpClrex<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71867 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpClrex(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71871 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "clrex")
{
	imm = uint8_t((code >> 8) & 0xf);
	format =
#line 2256 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,2942"
#line 71878 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 71885 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71888 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpCls_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71893 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpCls_w(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71897 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "cls_w")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	format =
#line 2277 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,2615"
#line 71905 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 71912 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71915 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpCls_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71920 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpCls_x(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71924 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "cls_x")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	format =
#line 2299 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,2655"
#line 71932 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 71939 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71942 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpClz_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71947 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpClz_w(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71951 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "clz_w")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	format =
#line 2331 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,2616"
#line 71959 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 71966 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71969 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpClz_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71974 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpClz_x(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71978 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "clz_x")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	format =
#line 2350 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,2654"
#line 71986 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 71993 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 71996 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpCsel_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72001 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpCsel_w(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72005 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "csel_w")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	cond = uint8_t((code >> 12) & 0xf);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 2379 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,291"
#line 72015 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 72022 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72025 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpCsel_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72030 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpCsel_x(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72034 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "csel_x")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	cond = uint8_t((code >> 12) & 0xf);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 2397 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,327"
#line 72044 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 72051 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72054 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpCsinc_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72059 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpCsinc_w(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72063 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "csinc_w")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	cond = uint8_t((code >> 12) & 0xf);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 2426 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,292"
#line 72073 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 72080 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72083 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpCsinc_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72088 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpCsinc_x(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72092 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "csinc_x")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	cond = uint8_t((code >> 12) & 0xf);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 2450 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,328"
#line 72102 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 72109 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72112 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpCsinv_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72117 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpCsinv_w(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72121 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "csinv_w")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	cond = uint8_t((code >> 12) & 0xf);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 2485 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,293"
#line 72131 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 72138 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72141 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpCsinv_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72146 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpCsinv_x(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72150 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "csinv_x")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	cond = uint8_t((code >> 12) & 0xf);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 2509 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,329"
#line 72160 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 72167 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72170 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpCsneg_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72175 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpCsneg_w(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72179 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "csneg_w")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	cond = uint8_t((code >> 12) & 0xf);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 2544 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,294"
#line 72189 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 72196 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72199 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpCsneg_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72204 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpCsneg_x(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72208 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "csneg_x")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	cond = uint8_t((code >> 12) & 0xf);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 2565 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,330"
#line 72218 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 72225 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72228 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpDcps1<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72233 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpDcps1(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72237 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "dcps1")
{
	imm = uint16_t((code >> 5) & 0xffff);
	format =
#line 2596 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,578"
#line 72244 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 72251 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72254 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpDcps2<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72259 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpDcps2(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72263 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "dcps2")
{
	imm = uint16_t((code >> 5) & 0xffff);
	format =
#line 2613 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,579"
#line 72270 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 72277 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72280 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpDcps3<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72285 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpDcps3(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72289 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "dcps3")
{
	imm = uint16_t((code >> 5) & 0xffff);
	format =
#line 2630 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,580"
#line 72296 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 72303 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72306 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpDrps<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72311 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpDrps(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72315 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "drps")
{
	format =
#line 2647 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,2946"
#line 72321 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 72328 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72331 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpEon_wlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72336 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpEon_wlsl(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72340 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "eon_wlsl")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x1f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 2664 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,190"
#line 72350 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 72357 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72360 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpEon_wlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72365 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpEon_wlsr(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72369 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "eon_wlsr")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x1f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 2678 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,198"
#line 72379 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 72386 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72389 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpEon_wasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72394 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpEon_wasr(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72398 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "eon_wasr")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x1f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 2692 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,174"
#line 72408 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 72415 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72418 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpEon_wror<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72423 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpEon_wror(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72427 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "eon_wror")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x1f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 2707 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,209"
#line 72437 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 72444 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72447 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpEon_xlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72452 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpEon_xlsl(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72456 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "eon_xlsl")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x3f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 2721 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,126"
#line 72466 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 72473 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72476 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpEon_xlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72481 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpEon_xlsr(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72485 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "eon_xlsr")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x3f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 2735 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,138"
#line 72495 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 72502 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72505 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpEon_xasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72510 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpEon_xasr(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72514 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "eon_xasr")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x3f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 2749 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,114"
#line 72524 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 72531 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72534 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpEon_xror<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72539 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpEon_xror(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72543 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "eon_xror")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x3f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 2764 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,149"
#line 72553 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 72560 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72563 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpEor_wi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72568 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpEor_wi(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72572 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "eor_wi")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imms = uint8_t((code >> 10) & 0x3f);
	immr = uint8_t((code >> 16) & 0x3f);
	imm =
#line 2788 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	DecodeBitMasks(0,imms,immr).wmask
#line 72582 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 2788 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,72"
#line 72587 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 72594 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72597 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpEor_xi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72602 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpEor_xi(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72606 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "eor_xi")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imms = uint8_t((code >> 10) & 0x3f);
	immr = uint8_t((code >> 16) & 0x3f);
	n = uint8_t((code >> 22) & 0x1);
	imm =
#line 2802 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	DecodeBitMasks(n,imms,immr).wmask
#line 72617 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 2802 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,27"
#line 72622 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 72629 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72632 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpEor_wlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72637 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpEor_wlsl(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72641 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "eor_wlsl")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x1f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 2826 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,191"
#line 72651 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 72658 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72661 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpEor_wlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72666 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpEor_wlsr(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72670 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "eor_wlsr")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x1f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 2840 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,199"
#line 72680 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 72687 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72690 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpEor_wasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72695 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpEor_wasr(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72699 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "eor_wasr")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x1f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 2854 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,175"
#line 72709 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 72716 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72719 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpEor_wror<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72724 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpEor_wror(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72728 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "eor_wror")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x1f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 2869 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,210"
#line 72738 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 72745 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72748 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpEor_xlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72753 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpEor_xlsl(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72757 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "eor_xlsl")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x3f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 2883 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,127"
#line 72767 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 72774 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72777 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpEor_xlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72782 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpEor_xlsr(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72786 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "eor_xlsr")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x3f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 2897 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,139"
#line 72796 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 72803 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72806 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpEor_xasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72811 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpEor_xasr(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72815 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "eor_xasr")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x3f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 2911 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,115"
#line 72825 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 72832 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72835 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpEor_xror<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72840 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpEor_xror(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72844 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "eor_xror")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x3f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 2926 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,150"
#line 72854 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 72861 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72864 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpEret<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72869 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpEret(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72873 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "eret")
{
	format =
#line 2950 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,2947"
#line 72879 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 72886 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72889 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpExtr_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72894 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpExtr_w(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72898 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "extr_w")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imms = uint8_t((code >> 10) & 0x1f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 2971 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,165"
#line 72908 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 72915 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72918 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpExtr_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72923 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpExtr_x(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72927 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "extr_x")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imms = uint8_t((code >> 10) & 0x3f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 2988 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,109"
#line 72937 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 72944 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72947 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpHlt<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72952 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpHlt(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72956 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "hlt")
{
	imm = uint16_t((code >> 5) & 0xffff);
	format =
#line 3015 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,574"
#line 72963 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 72970 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72973 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpHvc<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72978 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpHvc(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72982 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "hvc")
{
	imm = uint16_t((code >> 5) & 0xffff);
	format =
#line 3032 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,575"
#line 72989 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 72996 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 72999 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdar_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73004 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdar_w(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73008 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldar_w")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	format =
#line 3054 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,2622"
#line 73016 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 73023 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73026 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdar_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73031 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdar_x(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73035 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldar_x")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	format =
#line 3071 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,2656"
#line 73043 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 73050 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73053 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdarb_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73058 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdarb_w(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73062 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldarb_w")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	format =
#line 3096 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,2623"
#line 73070 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 73077 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73080 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdarh_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73085 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdarh_w(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73089 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldarh_w")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	format =
#line 3121 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,2624"
#line 73097 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 73104 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73107 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdaxp_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73112 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdaxp_w(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73116 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldaxp_w")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rt2 = uint8_t((code >> 10) & 0x1f);
	rs = uint8_t((code >> 16) & 0x1f);
	format =
#line 3147 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,220"
#line 73126 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 73133 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73136 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdaxp_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73141 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdaxp_x(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73145 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldaxp_x")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rt2 = uint8_t((code >> 10) & 0x1f);
	rs = uint8_t((code >> 16) & 0x1f);
	format =
#line 3166 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,243"
#line 73155 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 73162 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73165 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdaxr_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73170 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdaxr_w(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73174 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldaxr_w")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rt2 = uint8_t((code >> 10) & 0x1f);
	rs = uint8_t((code >> 16) & 0x1f);
	format =
#line 3194 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,226"
#line 73184 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 73191 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73194 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdaxr_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73199 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdaxr_x(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73203 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldaxr_x")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rt2 = uint8_t((code >> 10) & 0x1f);
	rs = uint8_t((code >> 16) & 0x1f);
	format =
#line 3209 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,245"
#line 73213 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 73220 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73223 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdaxrb_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73228 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdaxrb_w(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73232 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldaxrb_w")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rt2 = uint8_t((code >> 10) & 0x1f);
	rs = uint8_t((code >> 16) & 0x1f);
	format =
#line 3234 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,227"
#line 73242 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 73249 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73252 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdaxrh_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73257 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdaxrh_w(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73261 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldaxrh_w")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rt2 = uint8_t((code >> 10) & 0x1f);
	rs = uint8_t((code >> 16) & 0x1f);
	format =
#line 3259 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,228"
#line 73271 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 73278 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73281 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdp_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73286 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdp_w(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73290 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldp_w")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rt2 = uint8_t((code >> 10) & 0x1f);
	imm = ((int16_t)(((code >> 15) & 0x7f) << 9) >> 9) << 2;
	am = uint8_t((code >> 23) & 0x3);
	reject =
#line 3284 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	(rt == rt2) or (am & 1 and (rt == rn or rt2 == rn) and rn != 31)
#line 73301 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 73308 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73311 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdp_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73316 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdp_x(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73320 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldp_x")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rt2 = uint8_t((code >> 10) & 0x1f);
	imm = ((int16_t)(((code >> 15) & 0x7f) << 9) >> 9) << 3;
	am = uint8_t((code >> 23) & 0x3);
	reject =
#line 3306 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	(rt == rt2) or (am & 1 and (rt == rn or rt2 == rn) and rn != 31)
#line 73331 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 73338 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73341 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdpsw_xxi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73346 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdpsw_xxi(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73350 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldpsw_xxi")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rt2 = uint8_t((code >> 10) & 0x1f);
	imm = ((int16_t)(((code >> 15) & 0x7f) << 9) >> 9) << 2;
	am = uint8_t((code >> 23) & 0x3);
	reject =
#line 3337 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	(rt == rt2) or (am == 0) or (am & 1 and (rt == rn or rt2 == rn) and rn != 31)
#line 73361 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 73368 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73371 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdr_wxi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73376 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdr_wxi(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73380 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldr_wxi")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	am = uint8_t((code >> 10) & 0x3);
	imm = ((int16_t)(((code >> 12) & 0x1ff) << 7) >> 7);
	reject =
#line 3368 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	am == 2 or (am & 1 and rn == rt and rn != 31)
#line 73390 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 73397 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73400 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdr_wuo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73405 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdr_wuo(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73409 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldr_wuo")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint16_t((code >> 10) & 0xfff) << 2;
	format =
#line 3387 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,82"
#line 73418 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 73425 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73428 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdr_xxi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73433 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdr_xxi(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73437 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldr_xxi")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	am = uint8_t((code >> 10) & 0x3);
	imm = ((int16_t)(((code >> 12) & 0x1ff) << 7) >> 7);
	reject =
#line 3403 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	am == 2 or (am & 1 and rn == rt and rn != 31)
#line 73447 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 73454 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73457 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdr_xuo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73462 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdr_xuo(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73466 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldr_xuo")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint16_t((code >> 10) & 0xfff) << 3;
	format =
#line 3421 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,104"
#line 73475 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 73482 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73485 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdr_wlit<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73490 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdr_wlit(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73494 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldr_wlit")
{
	rt = uint8_t(code & 0x1f);
	imm = ((int32_t)(((code >> 5) & 0x7ffff) << 13) >> 13) << 2;
	format =
#line 3446 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,14"
#line 73502 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 73509 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73512 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdr_xlit<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73517 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdr_xlit(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73521 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldr_xlit")
{
	rt = uint8_t(code & 0x1f);
	imm = ((int32_t)(((code >> 5) & 0x7ffff) << 13) >> 13) << 2;
	format =
#line 3463 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,17"
#line 73529 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 73536 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73539 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdr_wxwu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73544 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdr_wxwu(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73548 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldr_wxwu")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	s = uint8_t((code >> 12) & 0x1);
	rm = uint8_t((code >> 16) & 0x1f);
	shift =
#line 3489 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	s*2
#line 73558 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 3489 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,623"
#line 73563 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 73570 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73573 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdr_wxxu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73578 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdr_wxxu(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73582 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldr_wxxu")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	s = uint8_t((code >> 12) & 0x1);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 3505 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,1596"
#line 73592 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	shift =
#line 3505 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	s*2
#line 73597 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 73604 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73607 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdr_wxws<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73612 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdr_wxws(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73616 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldr_wxws")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	s = uint8_t((code >> 12) & 0x1);
	rm = uint8_t((code >> 16) & 0x1f);
	shift =
#line 3521 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	s*2
#line 73626 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 3521 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,615"
#line 73631 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 73638 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73641 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdr_wxxs<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73646 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdr_wxxs(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73650 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldr_wxxs")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	s = uint8_t((code >> 12) & 0x1);
	rm = uint8_t((code >> 16) & 0x1f);
	shift =
#line 3539 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	s*2
#line 73660 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 3539 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,631"
#line 73665 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 73672 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73675 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdr_xxwu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73680 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdr_xxwu(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73684 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldr_xxwu")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	s = uint8_t((code >> 12) & 0x1);
	rm = uint8_t((code >> 16) & 0x1f);
	shift =
#line 3556 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	s*3
#line 73694 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 3556 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,644"
#line 73699 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 73706 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73709 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdr_xxxu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73714 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdr_xxxu(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73718 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldr_xxxu")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	s = uint8_t((code >> 12) & 0x1);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 3572 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,1661"
#line 73728 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	shift =
#line 3572 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	s*3
#line 73733 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 73740 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73743 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdr_xxws<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73748 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdr_xxws(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73752 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldr_xxws")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	s = uint8_t((code >> 12) & 0x1);
	rm = uint8_t((code >> 16) & 0x1f);
	shift =
#line 3587 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	s*3
#line 73762 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 3587 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,639"
#line 73767 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 73774 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73777 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdr_xxxs<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73782 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdr_xxxs(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73786 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldr_xxxs")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	s = uint8_t((code >> 12) & 0x1);
	rm = uint8_t((code >> 16) & 0x1f);
	shift =
#line 3604 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	s*3
#line 73796 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 3604 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,649"
#line 73801 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 73808 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73811 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdrb_wxi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73816 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdrb_wxi(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73820 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldrb_wxi")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	am = uint8_t((code >> 10) & 0x3);
	imm = ((int16_t)(((code >> 12) & 0x1ff) << 7) >> 7);
	reject =
#line 3630 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	am == 2 or (am & 1 and rn == rt and rn != 31)
#line 73830 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 73837 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73840 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdrb_wuo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73845 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdrb_wuo(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73849 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldrb_wuo")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint16_t((code >> 10) & 0xfff);
	format =
#line 3649 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,83"
#line 73858 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 73865 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73868 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdrb_wxwu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73873 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdrb_wxwu(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73877 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldrb_wxwu")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	s = uint8_t((code >> 12) & 0x1);
	rm = uint8_t((code >> 16) & 0x1f);
	shift =
#line 3675 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	s*0
#line 73887 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 3675 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,624"
#line 73892 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 73899 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73902 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdrb_wxxu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73907 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdrb_wxxu(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73911 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldrb_wxxu")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	s = uint8_t((code >> 12) & 0x1);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 3691 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,1597"
#line 73921 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	shift =
#line 3691 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	s*0
#line 73926 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 73933 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73936 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdrb_wxws<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73941 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdrb_wxws(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73945 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldrb_wxws")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	s = uint8_t((code >> 12) & 0x1);
	rm = uint8_t((code >> 16) & 0x1f);
	shift =
#line 3707 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	s*0
#line 73955 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 3707 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,616"
#line 73960 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 73967 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73970 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdrb_wxxs<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73975 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdrb_wxxs(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 73979 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldrb_wxxs")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	s = uint8_t((code >> 12) & 0x1);
	rm = uint8_t((code >> 16) & 0x1f);
	shift =
#line 3725 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	s*0
#line 73989 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 3725 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,632"
#line 73994 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 74001 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74004 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdrh_wxi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74009 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdrh_wxi(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74013 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldrh_wxi")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	am = uint8_t((code >> 10) & 0x3);
	imm = ((int16_t)(((code >> 12) & 0x1ff) << 7) >> 7);
	reject =
#line 3752 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	am == 2 or (am & 1 and rn == rt and rn != 31)
#line 74023 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 74030 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74033 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdrh_wuo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74038 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdrh_wuo(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74042 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldrh_wuo")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint16_t((code >> 10) & 0xfff) << 1;
	format =
#line 3771 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,84"
#line 74051 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 74058 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74061 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdrh_wxwu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74066 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdrh_wxwu(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74070 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldrh_wxwu")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	s = uint8_t((code >> 12) & 0x1);
	rm = uint8_t((code >> 16) & 0x1f);
	shift =
#line 3797 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	s*1
#line 74080 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 3797 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,625"
#line 74085 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 74092 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74095 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdrh_wxxu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74100 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdrh_wxxu(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74104 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldrh_wxxu")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	s = uint8_t((code >> 12) & 0x1);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 3813 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,1598"
#line 74114 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	shift =
#line 3813 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	s*1
#line 74119 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 74126 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74129 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdrh_wxws<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74134 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdrh_wxws(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74138 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldrh_wxws")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	s = uint8_t((code >> 12) & 0x1);
	rm = uint8_t((code >> 16) & 0x1f);
	shift =
#line 3829 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	s*1
#line 74148 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 3829 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,617"
#line 74153 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 74160 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74163 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdrh_wxxs<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74168 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdrh_wxxs(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74172 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldrh_wxxs")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	s = uint8_t((code >> 12) & 0x1);
	rm = uint8_t((code >> 16) & 0x1f);
	shift =
#line 3847 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	s*1
#line 74182 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 3847 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,633"
#line 74187 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 74194 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74197 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdrsb_wxi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74202 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdrsb_wxi(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74206 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldrsb_wxi")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	am = uint8_t((code >> 10) & 0x3);
	imm = ((int16_t)(((code >> 12) & 0x1ff) << 7) >> 7);
	reject =
#line 3874 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	am == 2 or (am & 1 and rn == rt and rn != 31)
#line 74216 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 74223 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74226 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdrsb_wuo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74231 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdrsb_wuo(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74235 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldrsb_wuo")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint16_t((code >> 10) & 0xfff);
	format =
#line 3894 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,85"
#line 74244 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 74251 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74254 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdrsb_xxi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74259 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdrsb_xxi(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74263 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldrsb_xxi")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	am = uint8_t((code >> 10) & 0x3);
	imm = ((int16_t)(((code >> 12) & 0x1ff) << 7) >> 7);
	reject =
#line 3912 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	am == 2 or (am & 1 and rn == rt and rn != 31)
#line 74273 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 74280 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74283 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdrsb_xuo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74288 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdrsb_xuo(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74292 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldrsb_xuo")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint16_t((code >> 10) & 0xfff);
	format =
#line 3931 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,105"
#line 74301 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 74308 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74311 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdrsb_wxwu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74316 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdrsb_wxwu(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74320 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldrsb_wxwu")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	s = uint8_t((code >> 12) & 0x1);
	rm = uint8_t((code >> 16) & 0x1f);
	shift =
#line 3958 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	s*0
#line 74330 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 3958 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,626"
#line 74335 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 74342 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74345 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdrsb_wxxu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74350 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdrsb_wxxu(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74354 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldrsb_wxxu")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	s = uint8_t((code >> 12) & 0x1);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 3976 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,1599"
#line 74364 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	shift =
#line 3976 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	s*0
#line 74369 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 74376 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74379 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdrsb_wxws<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74384 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdrsb_wxws(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74388 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldrsb_wxws")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	s = uint8_t((code >> 12) & 0x1);
	rm = uint8_t((code >> 16) & 0x1f);
	shift =
#line 3994 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	s*0
#line 74398 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 3994 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,618"
#line 74403 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 74410 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74413 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdrsb_wxxs<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74418 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdrsb_wxxs(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74422 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldrsb_wxxs")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	s = uint8_t((code >> 12) & 0x1);
	rm = uint8_t((code >> 16) & 0x1f);
	shift =
#line 4013 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	s*0
#line 74432 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 4013 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,634"
#line 74437 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 74444 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74447 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdrsb_xxwu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74452 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdrsb_xxwu(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74456 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldrsb_xxwu")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	s = uint8_t((code >> 12) & 0x1);
	rm = uint8_t((code >> 16) & 0x1f);
	shift =
#line 4032 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	s*0
#line 74466 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 4032 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,645"
#line 74471 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 74478 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74481 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdrsb_xxxu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74486 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdrsb_xxxu(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74490 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldrsb_xxxu")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	s = uint8_t((code >> 12) & 0x1);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 4050 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,1662"
#line 74500 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	shift =
#line 4050 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	s*0
#line 74505 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 74512 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74515 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdrsb_xxws<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74520 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdrsb_xxws(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74524 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldrsb_xxws")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	s = uint8_t((code >> 12) & 0x1);
	rm = uint8_t((code >> 16) & 0x1f);
	shift =
#line 4067 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	s*0
#line 74534 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 4067 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,640"
#line 74539 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 74546 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74549 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdrsb_xxxs<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74554 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdrsb_xxxs(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74558 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldrsb_xxxs")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	s = uint8_t((code >> 12) & 0x1);
	rm = uint8_t((code >> 16) & 0x1f);
	shift =
#line 4085 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	s*0
#line 74568 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 4085 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,650"
#line 74573 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 74580 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74583 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdrsh_wxi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74588 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdrsh_wxi(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74592 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldrsh_wxi")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	am = uint8_t((code >> 10) & 0x3);
	imm = ((int16_t)(((code >> 12) & 0x1ff) << 7) >> 7);
	reject =
#line 4112 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	am == 2 or (am & 1 and rn == rt and rn != 31)
#line 74602 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 74609 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74612 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdrsh_wuo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74617 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdrsh_wuo(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74621 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldrsh_wuo")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint16_t((code >> 10) & 0xfff) << 1;
	format =
#line 4132 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,86"
#line 74630 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 74637 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74640 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdrsh_xxi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74645 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdrsh_xxi(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74649 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldrsh_xxi")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	am = uint8_t((code >> 10) & 0x3);
	imm = ((int16_t)(((code >> 12) & 0x1ff) << 7) >> 7);
	reject =
#line 4150 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	am == 2 or (am & 1 and rn == rt and rn != 31)
#line 74659 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 74666 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74669 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdrsh_xuo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74674 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdrsh_xuo(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74678 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldrsh_xuo")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint16_t((code >> 10) & 0xfff) << 1;
	format =
#line 4169 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,106"
#line 74687 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 74694 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74697 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdrsh_wxwu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74702 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdrsh_wxwu(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74706 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldrsh_wxwu")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	s = uint8_t((code >> 12) & 0x1);
	rm = uint8_t((code >> 16) & 0x1f);
	shift =
#line 4196 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	s*1
#line 74716 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 4196 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,627"
#line 74721 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 74728 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74731 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdrsh_wxxu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74736 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdrsh_wxxu(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74740 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldrsh_wxxu")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	s = uint8_t((code >> 12) & 0x1);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 4214 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,1600"
#line 74750 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	shift =
#line 4214 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	s*1
#line 74755 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 74762 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74765 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdrsh_wxws<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74770 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdrsh_wxws(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74774 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldrsh_wxws")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	s = uint8_t((code >> 12) & 0x1);
	rm = uint8_t((code >> 16) & 0x1f);
	shift =
#line 4232 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	s*1
#line 74784 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 4232 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,619"
#line 74789 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 74796 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74799 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdrsh_wxxs<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74804 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdrsh_wxxs(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74808 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldrsh_wxxs")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	s = uint8_t((code >> 12) & 0x1);
	rm = uint8_t((code >> 16) & 0x1f);
	shift =
#line 4251 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	s*1
#line 74818 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 4251 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,635"
#line 74823 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 74830 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74833 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdrsh_xxwu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74838 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdrsh_xxwu(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74842 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldrsh_xxwu")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	s = uint8_t((code >> 12) & 0x1);
	rm = uint8_t((code >> 16) & 0x1f);
	shift =
#line 4270 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	s*1
#line 74852 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 4270 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,646"
#line 74857 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 74864 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74867 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdrsh_xxxu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74872 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdrsh_xxxu(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74876 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldrsh_xxxu")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	s = uint8_t((code >> 12) & 0x1);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 4288 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,1663"
#line 74886 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	shift =
#line 4288 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	s*1
#line 74891 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 74898 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74901 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdrsh_xxws<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74906 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdrsh_xxws(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74910 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldrsh_xxws")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	s = uint8_t((code >> 12) & 0x1);
	rm = uint8_t((code >> 16) & 0x1f);
	shift =
#line 4305 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	s*1
#line 74920 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 4305 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,641"
#line 74925 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 74932 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74935 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdrsh_xxxs<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74940 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdrsh_xxxs(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74944 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldrsh_xxxs")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	s = uint8_t((code >> 12) & 0x1);
	rm = uint8_t((code >> 16) & 0x1f);
	shift =
#line 4323 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	s*1
#line 74954 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 4323 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,651"
#line 74959 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 74966 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74969 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdrsw_xlit<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74974 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdrsw_xlit(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74978 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldrsw_xlit")
{
	rt = uint8_t(code & 0x1f);
	imm = ((int32_t)(((code >> 5) & 0x7ffff) << 13) >> 13) << 2;
	format =
#line 4350 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,18"
#line 74986 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 74993 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 74996 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdrsw_xxi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75001 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdrsw_xxi(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75005 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldrsw_xxi")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	am = uint8_t((code >> 10) & 0x3);
	imm = ((int16_t)(((code >> 12) & 0x1ff) << 7) >> 7);
	reject =
#line 4377 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	am == 2 or (am & 1 and rn == rt and rn != 31)
#line 75015 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 75022 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75025 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdrsw_xuo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75030 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdrsw_xuo(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75034 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldrsw_xuo")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint16_t((code >> 10) & 0xfff) << 2;
	format =
#line 4396 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,107"
#line 75043 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 75050 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75053 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdrsw_xxwu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75058 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdrsw_xxwu(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75062 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldrsw_xxwu")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	s = uint8_t((code >> 12) & 0x1);
	rm = uint8_t((code >> 16) & 0x1f);
	shift =
#line 4423 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	s*2
#line 75072 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 4423 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,647"
#line 75077 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 75084 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75087 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdrsw_xxxu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75092 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdrsw_xxxu(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75096 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldrsw_xxxu")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	s = uint8_t((code >> 12) & 0x1);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 4441 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,1664"
#line 75106 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	shift =
#line 4441 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	s*2
#line 75111 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 75118 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75121 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdrsw_xxws<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75126 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdrsw_xxws(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75130 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldrsw_xxws")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	s = uint8_t((code >> 12) & 0x1);
	rm = uint8_t((code >> 16) & 0x1f);
	shift =
#line 4458 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	s*2
#line 75140 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 4458 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,642"
#line 75145 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 75152 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75155 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdrsw_xxxs<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75160 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdrsw_xxxs(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75164 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldrsw_xxxs")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	s = uint8_t((code >> 12) & 0x1);
	rm = uint8_t((code >> 16) & 0x1f);
	shift =
#line 4475 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	s*2
#line 75174 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 4475 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,652"
#line 75179 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 75186 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75189 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdtr_wbo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75194 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdtr_wbo(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75198 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldtr_wbo")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = ((int16_t)(((code >> 12) & 0x1ff) << 7) >> 7);
	format =
#line 4496 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,297"
#line 75207 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 75214 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75217 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdtr_xbo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75222 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdtr_xbo(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75226 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldtr_xbo")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = ((int16_t)(((code >> 12) & 0x1ff) << 7) >> 7);
	format =
#line 4503 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,334"
#line 75235 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 75242 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75245 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdtrb_wbo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75250 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdtrb_wbo(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75254 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldtrb_wbo")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = ((int16_t)(((code >> 12) & 0x1ff) << 7) >> 7);
	format =
#line 4510 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,298"
#line 75263 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 75270 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75273 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdtrh_wbo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75278 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdtrh_wbo(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75282 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldtrh_wbo")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = ((int16_t)(((code >> 12) & 0x1ff) << 7) >> 7);
	format =
#line 4517 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,299"
#line 75291 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 75298 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75301 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdtrsb_wbo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75306 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdtrsb_wbo(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75310 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldtrsb_wbo")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = ((int16_t)(((code >> 12) & 0x1ff) << 7) >> 7);
	format =
#line 4524 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,300"
#line 75319 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 75326 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75329 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdtrsb_xbo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75334 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdtrsb_xbo(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75338 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldtrsb_xbo")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = ((int16_t)(((code >> 12) & 0x1ff) << 7) >> 7);
	format =
#line 4531 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,335"
#line 75347 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 75354 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75357 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdtrsh_wbo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75362 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdtrsh_wbo(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75366 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldtrsh_wbo")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = ((int16_t)(((code >> 12) & 0x1ff) << 7) >> 7);
	format =
#line 4538 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,301"
#line 75375 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 75382 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75385 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdtrsh_xbo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75390 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdtrsh_xbo(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75394 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldtrsh_xbo")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = ((int16_t)(((code >> 12) & 0x1ff) << 7) >> 7);
	format =
#line 4545 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,336"
#line 75403 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 75410 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75413 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdtrsw_xbo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75418 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdtrsw_xbo(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75422 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldtrsw_xbo")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = ((int16_t)(((code >> 12) & 0x1ff) << 7) >> 7);
	format =
#line 4552 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,337"
#line 75431 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 75438 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75441 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdxp_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75446 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdxp_w(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75450 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldxp_w")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rt2 = uint8_t((code >> 10) & 0x1f);
	rs = uint8_t((code >> 16) & 0x1f);
	format =
#line 4565 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,221"
#line 75460 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 75467 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75470 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdxp_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75475 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdxp_x(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75479 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldxp_x")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rt2 = uint8_t((code >> 10) & 0x1f);
	rs = uint8_t((code >> 16) & 0x1f);
	format =
#line 4584 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,244"
#line 75489 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 75496 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75499 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdxr_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75504 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdxr_w(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75508 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldxr_w")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rt2 = uint8_t((code >> 10) & 0x1f);
	rs = uint8_t((code >> 16) & 0x1f);
	format =
#line 4612 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,229"
#line 75518 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 75525 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75528 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdxr_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75533 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdxr_x(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75537 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldxr_x")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rt2 = uint8_t((code >> 10) & 0x1f);
	rs = uint8_t((code >> 16) & 0x1f);
	format =
#line 4627 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,246"
#line 75547 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 75554 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75557 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdxrb_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75562 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdxrb_w(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75566 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldxrb_w")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rt2 = uint8_t((code >> 10) & 0x1f);
	rs = uint8_t((code >> 16) & 0x1f);
	format =
#line 4651 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,230"
#line 75576 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 75583 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75586 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdxrh_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75591 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdxrh_w(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75595 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldxrh_w")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rt2 = uint8_t((code >> 10) & 0x1f);
	rs = uint8_t((code >> 16) & 0x1f);
	format =
#line 4676 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,231"
#line 75605 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 75612 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75615 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLsl_www<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75620 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLsl_www(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75624 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "lsl_www")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 4701 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,1467"
#line 75633 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 75640 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75643 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLsl_xxx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75648 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLsl_xxx(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75652 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "lsl_xxx")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 4715 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,1615"
#line 75661 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 75668 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75671 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLsr_www<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75676 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLsr_www(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75680 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "lsr_www")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 4739 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,1468"
#line 75689 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 75696 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75699 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLsr_xxx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75704 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLsr_xxx(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75708 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "lsr_xxx")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 4753 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,1616"
#line 75717 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 75724 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75727 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpMadd_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75732 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpMadd_w(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75736 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "madd_w")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	ra = uint8_t((code >> 10) & 0x1f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 4777 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,166"
#line 75746 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 75753 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75756 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpMadd_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75761 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpMadd_x(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75765 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "madd_x")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	ra = uint8_t((code >> 10) & 0x1f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 4794 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,241"
#line 75775 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 75782 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75785 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpMov_wi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75790 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpMov_wi(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75794 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "mov_wi")
{
	rd = uint8_t(code & 0x1f);
	imm0 = uint16_t((code >> 5) & 0xffff);
	shift = uint8_t((code >> 21) & 0x1) << 4;
	n = ((int8_t)(((code >> 30) & 0x1) << 7) >> 7);
	imm =
#line 4822 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	(uint32_t(imm0) << shift)^~int32_t(n)
#line 75804 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 4822 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,19"
#line 75809 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 75816 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75819 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpMov_xi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75824 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpMov_xi(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75828 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "mov_xi")
{
	rd = uint8_t(code & 0x1f);
	imm0 = uint16_t((code >> 5) & 0xffff);
	shift = uint8_t((code >> 21) & 0x3) << 4;
	n = ((int8_t)(((code >> 30) & 0x1) << 7) >> 7);
	imm =
#line 4833 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	(uint64_t(imm0) << shift)^~int64_t(n)
#line 75838 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 4833 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,7"
#line 75843 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 75850 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75853 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpMovk_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75858 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpMovk_w(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75862 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "movk_w")
{
	rd = uint8_t(code & 0x1f);
	imm = uint16_t((code >> 5) & 0xffff);
	shift = uint8_t((code >> 21) & 0x1) << 4;
	format =
#line 4854 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,69"
#line 75871 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 75878 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75881 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpMovk_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75886 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpMovk_x(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75890 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "movk_x")
{
	rd = uint8_t(code & 0x1f);
	imm = uint16_t((code >> 5) & 0xffff);
	shift = uint8_t((code >> 21) & 0x3) << 4;
	format =
#line 4868 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,25"
#line 75899 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 75906 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75909 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpMrs<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75914 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpMrs(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75918 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "mrs")
{
	rt = uint8_t(code & 0x1f);
	op2 = uint8_t((code >> 5) & 0x7);
	crm = uint8_t((code >> 8) & 0xf);
	crn = uint8_t((code >> 12) & 0xf);
	op1 = uint8_t((code >> 16) & 0x7);
	op0 = uint8_t((code >> 19) & 0x3);
	sysreg =
#line 4892 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	ARCH::GetSystemRegister(op0, op1, crn, crm, op2)
#line 75930 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 75937 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75940 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpMsub_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75945 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpMsub_w(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75949 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "msub_w")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	ra = uint8_t((code >> 10) & 0x1f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 4938 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,167"
#line 75959 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 75966 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75969 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpMsub_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75974 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpMsub_x(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75978 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "msub_x")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	ra = uint8_t((code >> 10) & 0x1f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 4955 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,242"
#line 75988 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 75995 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 75998 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpNop<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76003 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpNop(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76007 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "nop")
{
	format =
#line 4982 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,2948"
#line 76013 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 76020 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76023 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpOrn_wlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76028 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpOrn_wlsl(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76032 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "orn_wlsl")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x1f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 5002 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,185"
#line 76042 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 76049 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76052 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpOrn_wlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76057 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpOrn_wlsr(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76061 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "orn_wlsr")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x1f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 5019 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,200"
#line 76071 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 76078 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76081 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpOrn_wasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76086 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpOrn_wasr(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76090 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "orn_wasr")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x1f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 5036 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,176"
#line 76100 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 76107 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76110 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpOrn_wror<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76115 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpOrn_wror(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76119 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "orn_wror")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x1f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 5054 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,211"
#line 76129 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 76136 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76139 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpOrn_xlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76144 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpOrn_xlsl(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76148 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "orn_xlsl")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x3f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 5071 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,131"
#line 76158 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 76165 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76168 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpOrn_xlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76173 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpOrn_xlsr(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76177 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "orn_xlsr")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x3f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 5088 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,140"
#line 76187 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 76194 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76197 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpOrn_xasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76202 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpOrn_xasr(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76206 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "orn_xasr")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x3f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 5105 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,116"
#line 76216 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 76223 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76226 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpOrn_xror<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76231 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpOrn_xror(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76235 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "orn_xror")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x3f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 5123 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,151"
#line 76245 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 76252 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76255 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpOrr_wi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76260 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpOrr_wi(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76264 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "orr_wi")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imms = uint8_t((code >> 10) & 0x3f);
	immr = uint8_t((code >> 16) & 0x3f);
	imm =
#line 5150 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	DecodeBitMasks(0,imms,immr).wmask
#line 76274 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 5150 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,70"
#line 76279 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 76286 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76289 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpOrr_xi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76294 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpOrr_xi(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76298 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "orr_xi")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imms = uint8_t((code >> 10) & 0x3f);
	immr = uint8_t((code >> 16) & 0x3f);
	n = uint8_t((code >> 22) & 0x1);
	imm =
#line 5167 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	DecodeBitMasks(n,imms,immr).wmask
#line 76309 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 5167 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,28"
#line 76314 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 76321 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76324 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpOrr_wlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76329 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpOrr_wlsl(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76333 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "orr_wlsl")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x1f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 5194 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,193"
#line 76343 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 76350 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76353 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpOrr_xlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76358 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpOrr_xlsl(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76362 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "orr_xlsl")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x3f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 5211 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,132"
#line 76372 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 76379 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76382 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpOrr_wlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76387 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpOrr_wlsr(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76391 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "orr_wlsr")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x1f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 5228 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,203"
#line 76401 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 76408 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76411 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpOrr_xlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76416 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpOrr_xlsr(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76420 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "orr_xlsr")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x3f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 5245 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,143"
#line 76430 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 76437 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76440 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpOrr_wasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76445 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpOrr_wasr(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76449 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "orr_wasr")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x1f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 5262 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,179"
#line 76459 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 76466 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76469 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpOrr_xasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76474 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpOrr_xasr(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76478 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "orr_xasr")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x3f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 5280 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,119"
#line 76488 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 76495 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76498 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpOrr_wror<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76503 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpOrr_wror(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76507 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "orr_wror")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x1f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 5298 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,212"
#line 76517 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 76524 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76527 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpOrr_xror<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76532 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpOrr_xror(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76536 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "orr_xror")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x3f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 5315 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,152"
#line 76546 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 76553 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76556 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpPrfm_lit<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76561 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpPrfm_lit(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76565 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "prfm_lit")
{
	rt = uint8_t(code & 0x1f);
	imm = ((int32_t)(((code >> 5) & 0x7ffff) << 13) >> 13) << 2;
	format =
#line 5336 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,8"
#line 76573 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 76580 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76583 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpPrefetchMemory_xi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76588 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpPrefetchMemory_xi(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76592 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "PrefetchMemory_xi")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint16_t((code >> 10) & 0xfff) << 3;
	format =
#line 5350 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,34"
#line 76601 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 76608 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76611 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpPrefetchMemory_xws<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76616 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpPrefetchMemory_xws(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76620 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "PrefetchMemory_xws")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	s = uint8_t((code >> 12) & 0x1);
	rm = uint8_t((code >> 16) & 0x1f);
	shift =
#line 5363 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	s*3
#line 76630 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 5363 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,581"
#line 76635 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 76642 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76645 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpPrefetchMemory_xwu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76650 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpPrefetchMemory_xwu(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76654 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "PrefetchMemory_xwu")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	s = uint8_t((code >> 12) & 0x1);
	rm = uint8_t((code >> 16) & 0x1f);
	shift =
#line 5379 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	s*3
#line 76664 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 5379 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,582"
#line 76669 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 76676 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76679 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpPrefetchMemory_xx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76684 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpPrefetchMemory_xx(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76688 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "PrefetchMemory_xx")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	s = uint8_t((code >> 12) & 0x1);
	opt = uint8_t((code >> 15) & 0x1);
	rm = uint8_t((code >> 16) & 0x1f);
	shift =
#line 5393 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	s*3
#line 76699 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 5393 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,583"
#line 76704 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 76711 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76714 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpPrfum<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76719 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpPrfum(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76723 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "prfum")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = ((int16_t)(((code >> 12) & 0x1ff) << 7) >> 7);
	format =
#line 5406 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,258"
#line 76732 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 76739 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76742 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpRbit_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76747 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpRbit_w(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76751 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "rbit_w")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	format =
#line 5425 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,2617"
#line 76759 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 76766 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76769 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpRbit_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76774 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpRbit_x(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76778 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "rbit_x")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	format =
#line 5447 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,2617"
#line 76786 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 76793 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76796 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpRet<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76801 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpRet(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76805 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ret")
{
	rn = uint8_t((code >> 5) & 0x1f);
	format =
#line 5480 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,2888"
#line 76812 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 76819 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76822 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpRev_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76827 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpRev_w(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76831 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "rev_w")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	format =
#line 5504 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,2618"
#line 76839 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 76846 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76849 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpRev_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76854 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpRev_x(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76858 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "rev_x")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	format =
#line 5519 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,2653"
#line 76866 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 76873 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76876 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpRev16_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76881 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpRev16_w(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76885 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "rev16_w")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	format =
#line 5544 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,2619"
#line 76893 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 76900 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76903 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpRev16_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76908 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpRev16_x(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76912 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "rev16_x")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	format =
#line 5566 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,2651"
#line 76920 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 76927 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76930 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpRev32_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76935 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpRev32_x(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76939 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "rev32_x")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	format =
#line 5598 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,2652"
#line 76947 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 76954 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76957 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpRor_www<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76962 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpRor_www(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76966 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ror_www")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 5630 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,1469"
#line 76975 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 76982 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76985 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpRor_xxx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76990 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpRor_xxx(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 76994 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ror_xxx")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 5644 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,1617"
#line 77003 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 77010 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77013 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpSbc_www<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77018 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpSbc_www(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77022 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "sbc_www")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 5668 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,1472"
#line 77031 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 77038 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77041 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpSbc_xxx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77046 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpSbc_xxx(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77050 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "sbc_xxx")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 5686 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,1620"
#line 77059 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 77066 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77069 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpSbcs_www<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77074 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpSbcs_www(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77078 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "sbcs_www")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 5714 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,1473"
#line 77087 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 77094 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77097 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpSbcs_xxx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77102 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpSbcs_xxx(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77106 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "sbcs_xxx")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 5740 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,1619"
#line 77115 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 77122 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77125 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpSbfm_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77130 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpSbfm_w(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77134 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "sbfm_w")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imms = uint8_t((code >> 10) & 0x1f);
	immr = uint8_t((code >> 16) & 0x1f);
	format =
#line 5776 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,163"
#line 77144 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 77151 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77154 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpSbfm_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77159 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpSbfm_x(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77163 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "sbfm_x")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imms = uint8_t((code >> 10) & 0x3f);
	immr = uint8_t((code >> 16) & 0x3f);
	format =
#line 5802 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,91"
#line 77173 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 77180 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77183 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpSdiv_www<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77188 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpSdiv_www(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77192 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "sdiv_www")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 5839 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,1470"
#line 77201 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 77208 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77211 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpSdiv_xxx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77216 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpSdiv_xxx(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77220 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "sdiv_xxx")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 5855 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,1470"
#line 77229 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 77236 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77239 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpSev<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77244 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpSev(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77248 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "sev")
{
	format =
#line 5875 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,2949"
#line 77254 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 77261 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77264 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpSevl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77269 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpSevl(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77273 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "sevl")
{
	format =
#line 5882 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,2950"
#line 77279 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 77286 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77289 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpSmaddl_xw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77294 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpSmaddl_xw(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77298 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "smaddl_xw")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	ra = uint8_t((code >> 10) & 0x1f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 5889 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,235"
#line 77308 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 77315 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77318 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpSmc<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77323 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpSmc(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77327 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "smc")
{
	imm = uint16_t((code >> 5) & 0xffff);
	format =
#line 5908 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,576"
#line 77334 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 77341 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77344 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpSmsubl_xw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77349 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpSmsubl_xw(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77353 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "smsubl_xw")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	ra = uint8_t((code >> 10) & 0x1f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 5915 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,236"
#line 77363 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 77370 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77373 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpSmulh<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77378 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpSmulh(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77382 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "smulh")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	ra = uint8_t((code >> 10) & 0x1f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 5934 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,239"
#line 77392 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 77399 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77402 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpStlr_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77407 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpStlr_w(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77411 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "stlr_w")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rt2 = uint8_t((code >> 10) & 0x1f);
	rs = uint8_t((code >> 16) & 0x1f);
	format =
#line 5956 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,232"
#line 77421 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 77428 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77431 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpStlr_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77436 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpStlr_x(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77440 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "stlr_x")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rt2 = uint8_t((code >> 10) & 0x1f);
	rs = uint8_t((code >> 16) & 0x1f);
	format =
#line 5972 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,247"
#line 77450 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 77457 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77460 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpStlrb_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77465 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpStlrb_w(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77469 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "stlrb_w")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rt2 = uint8_t((code >> 10) & 0x1f);
	rs = uint8_t((code >> 16) & 0x1f);
	format =
#line 5997 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,233"
#line 77479 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 77486 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77489 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpStlrh_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77494 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpStlrh_w(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77498 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "stlrh_w")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rt2 = uint8_t((code >> 10) & 0x1f);
	rs = uint8_t((code >> 16) & 0x1f);
	format =
#line 6023 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,234"
#line 77508 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 77515 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77518 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpStlxp_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77523 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpStlxp_w(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77527 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "stlxp_w")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rt2 = uint8_t((code >> 10) & 0x1f);
	rs = uint8_t((code >> 16) & 0x1f);
	format =
#line 6049 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,168"
#line 77537 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 77544 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77547 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpStlxp_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77552 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpStlxp_x(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77556 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "stlxp_x")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rt2 = uint8_t((code >> 10) & 0x1f);
	rs = uint8_t((code >> 16) & 0x1f);
	format =
#line 6071 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,222"
#line 77566 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 77573 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77576 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpStlxr_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77581 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpStlxr_w(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77585 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "stlxr_w")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rt2 = uint8_t((code >> 10) & 0x1f);
	rs = uint8_t((code >> 16) & 0x1f);
	format =
#line 6102 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,214"
#line 77595 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 77602 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77605 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpStlxr_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77610 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpStlxr_x(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77614 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "stlxr_x")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rt2 = uint8_t((code >> 10) & 0x1f);
	rs = uint8_t((code >> 16) & 0x1f);
	format =
#line 6122 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,224"
#line 77624 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 77631 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77634 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpStlxrb_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77639 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpStlxrb_w(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77643 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "stlxrb_w")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rt2 = uint8_t((code >> 10) & 0x1f);
	rs = uint8_t((code >> 16) & 0x1f);
	format =
#line 6151 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,215"
#line 77653 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 77660 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77663 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpStlxrh_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77668 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpStlxrh_w(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77672 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "stlxrh_w")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rt2 = uint8_t((code >> 10) & 0x1f);
	rs = uint8_t((code >> 16) & 0x1f);
	format =
#line 6181 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,216"
#line 77682 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 77689 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77692 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpStp_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77697 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpStp_w(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77701 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "stp_w")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rt2 = uint8_t((code >> 10) & 0x1f);
	imm = ((int16_t)(((code >> 15) & 0x7f) << 9) >> 9) << 2;
	am = uint8_t((code >> 23) & 0x3);
	reject =
#line 6221 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	am & 1 and (rt == rn or rt2 == rn) and rn != 31
#line 77712 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 77719 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77722 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpStp_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77727 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpStp_x(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77731 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "stp_x")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rt2 = uint8_t((code >> 10) & 0x1f);
	imm = ((int16_t)(((code >> 15) & 0x7f) << 9) >> 9) << 3;
	am = uint8_t((code >> 23) & 0x3);
	reject =
#line 6242 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	am & 1 and (rt == rn or rt2 == rn) and rn != 31
#line 77742 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 77749 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77752 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpStr_wxi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77757 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpStr_wxi(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77761 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "str_wxi")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	am = uint8_t((code >> 10) & 0x3);
	imm = ((int16_t)(((code >> 12) & 0x1ff) << 7) >> 7);
	reject =
#line 6272 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	am == 2 or (am & 1 and rn == rt and rn != 31)
#line 77771 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 77778 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77781 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpStr_wuo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77786 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpStr_wuo(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77790 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "str_wuo")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint16_t((code >> 10) & 0xfff) << 2;
	format =
#line 6291 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,87"
#line 77799 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 77806 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77809 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpStr_xxi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77814 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpStr_xxi(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77818 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "str_xxi")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	am = uint8_t((code >> 10) & 0x3);
	imm = ((int16_t)(((code >> 12) & 0x1ff) << 7) >> 7);
	reject =
#line 6307 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	am == 2 or (am & 1 and rn == rt and rn != 31)
#line 77828 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 77835 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77838 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpStr_xuo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77843 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpStr_xuo(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77847 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "str_xuo")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint16_t((code >> 10) & 0xfff) << 3;
	format =
#line 6325 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,108"
#line 77856 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 77863 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77866 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpStr_wxwu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77871 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpStr_wxwu(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77875 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "str_wxwu")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	s = uint8_t((code >> 12) & 0x1);
	rm = uint8_t((code >> 16) & 0x1f);
	shift =
#line 6350 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	s*2
#line 77885 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 6350 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,628"
#line 77890 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 77897 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77900 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpStr_wxxu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77905 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpStr_wxxu(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77909 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "str_wxxu")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	s = uint8_t((code >> 12) & 0x1);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 6366 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,1601"
#line 77919 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	shift =
#line 6366 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	s*2
#line 77924 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 77931 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77934 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpStr_wxws<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77939 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpStr_wxws(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77943 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "str_wxws")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	s = uint8_t((code >> 12) & 0x1);
	rm = uint8_t((code >> 16) & 0x1f);
	shift =
#line 6382 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	s*2
#line 77953 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 6382 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,620"
#line 77958 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 77965 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77968 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpStr_wxxs<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77973 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpStr_wxxs(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 77977 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "str_wxxs")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	s = uint8_t((code >> 12) & 0x1);
	rm = uint8_t((code >> 16) & 0x1f);
	shift =
#line 6400 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	s*2
#line 77987 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 6400 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,636"
#line 77992 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 77999 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78002 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpStr_xxwu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78007 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpStr_xxwu(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78011 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "str_xxwu")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	s = uint8_t((code >> 12) & 0x1);
	rm = uint8_t((code >> 16) & 0x1f);
	shift =
#line 6417 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	s*3
#line 78021 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 6417 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,648"
#line 78026 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 78033 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78036 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpStr_xxxu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78041 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpStr_xxxu(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78045 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "str_xxxu")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	s = uint8_t((code >> 12) & 0x1);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 6433 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,1665"
#line 78055 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	shift =
#line 6433 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	s*3
#line 78060 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 78067 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78070 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpStr_xxws<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78075 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpStr_xxws(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78079 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "str_xxws")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	s = uint8_t((code >> 12) & 0x1);
	rm = uint8_t((code >> 16) & 0x1f);
	shift =
#line 6448 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	s*3
#line 78089 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 6448 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,643"
#line 78094 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 78101 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78104 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpStr_xxxs<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78109 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpStr_xxxs(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78113 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "str_xxxs")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	s = uint8_t((code >> 12) & 0x1);
	rm = uint8_t((code >> 16) & 0x1f);
	shift =
#line 6465 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	s*3
#line 78123 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 6465 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,653"
#line 78128 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 78135 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78138 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpStrb_wxi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78143 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpStrb_wxi(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78147 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "strb_wxi")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	am = uint8_t((code >> 10) & 0x3);
	imm = ((int16_t)(((code >> 12) & 0x1ff) << 7) >> 7);
	reject =
#line 6491 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	am == 2 or (am & 1 and rn == rt and rn != 31)
#line 78157 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 78164 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78167 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpStrb_wuo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78172 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpStrb_wuo(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78176 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "strb_wuo")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint16_t((code >> 10) & 0xfff);
	format =
#line 6510 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,88"
#line 78185 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 78192 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78195 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpStrb_wxwu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78200 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpStrb_wxwu(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78204 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "strb_wxwu")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	s = uint8_t((code >> 12) & 0x1);
	rm = uint8_t((code >> 16) & 0x1f);
	shift =
#line 6536 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	s*0
#line 78214 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 6536 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,629"
#line 78219 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 78226 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78229 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpStrb_wxxu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78234 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpStrb_wxxu(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78238 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "strb_wxxu")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	s = uint8_t((code >> 12) & 0x1);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 6553 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,1602"
#line 78248 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	shift =
#line 6553 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	s*0
#line 78253 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 78260 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78263 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpStrb_wxws<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78268 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpStrb_wxws(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78272 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "strb_wxws")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	s = uint8_t((code >> 12) & 0x1);
	rm = uint8_t((code >> 16) & 0x1f);
	shift =
#line 6569 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	s*0
#line 78282 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 6569 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,621"
#line 78287 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 78294 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78297 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpStrb_wxxs<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78302 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpStrb_wxxs(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78306 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "strb_wxxs")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	s = uint8_t((code >> 12) & 0x1);
	rm = uint8_t((code >> 16) & 0x1f);
	shift =
#line 6587 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	s*0
#line 78316 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 6587 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,637"
#line 78321 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 78328 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78331 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpStrh_wxi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78336 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpStrh_wxi(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78340 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "strh_wxi")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	am = uint8_t((code >> 10) & 0x3);
	imm = ((int16_t)(((code >> 12) & 0x1ff) << 7) >> 7);
	reject =
#line 6614 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	am == 2 or (am & 1 and rn == rt and rn != 31)
#line 78350 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 78357 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78360 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpStrh_wuo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78365 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpStrh_wuo(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78369 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "strh_wuo")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint16_t((code >> 10) & 0xfff) << 1;
	format =
#line 6633 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,89"
#line 78378 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 78385 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78388 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpStrh_wxwu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78393 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpStrh_wxwu(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78397 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "strh_wxwu")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	s = uint8_t((code >> 12) & 0x1);
	rm = uint8_t((code >> 16) & 0x1f);
	shift =
#line 6659 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	s*1
#line 78407 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 6659 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,630"
#line 78412 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 78419 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78422 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpStrh_wxxu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78427 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpStrh_wxxu(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78431 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "strh_wxxu")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	s = uint8_t((code >> 12) & 0x1);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 6676 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,1603"
#line 78441 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	shift =
#line 6676 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	s*1
#line 78446 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 78453 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78456 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpStrh_wxws<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78461 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpStrh_wxws(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78465 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "strh_wxws")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	s = uint8_t((code >> 12) & 0x1);
	rm = uint8_t((code >> 16) & 0x1f);
	shift =
#line 6692 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	s*1
#line 78475 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 6692 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,622"
#line 78480 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 78487 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78490 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpStrh_wxxs<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78495 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpStrh_wxxs(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78499 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "strh_wxxs")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	s = uint8_t((code >> 12) & 0x1);
	rm = uint8_t((code >> 16) & 0x1f);
	shift =
#line 6710 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	s*1
#line 78509 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 6710 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,638"
#line 78514 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 78521 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78524 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpSttr_wbo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78529 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpSttr_wbo(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78533 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "sttr_wbo")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = ((int16_t)(((code >> 12) & 0x1ff) << 7) >> 7);
	format =
#line 6731 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,302"
#line 78542 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 78549 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78552 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpSttr_xbo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78557 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpSttr_xbo(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78561 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "sttr_xbo")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = ((int16_t)(((code >> 12) & 0x1ff) << 7) >> 7);
	format =
#line 6738 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,338"
#line 78570 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 78577 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78580 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpSttrb_wbo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78585 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpSttrb_wbo(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78589 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "sttrb_wbo")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = ((int16_t)(((code >> 12) & 0x1ff) << 7) >> 7);
	format =
#line 6745 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,303"
#line 78598 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 78605 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78608 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpSttrh_wbo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78613 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpSttrh_wbo(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78617 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "sttrh_wbo")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = ((int16_t)(((code >> 12) & 0x1ff) << 7) >> 7);
	format =
#line 6752 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,304"
#line 78626 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 78633 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78636 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpStxp_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78641 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpStxp_w(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78645 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "stxp_w")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rt2 = uint8_t((code >> 10) & 0x1f);
	rs = uint8_t((code >> 16) & 0x1f);
	format =
#line 6765 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,169"
#line 78655 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 78662 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78665 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpStxp_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78670 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpStxp_x(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78674 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "stxp_x")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rt2 = uint8_t((code >> 10) & 0x1f);
	rs = uint8_t((code >> 16) & 0x1f);
	format =
#line 6787 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,223"
#line 78684 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 78691 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78694 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpStxr_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78699 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpStxr_w(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78703 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "stxr_w")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rt2 = uint8_t((code >> 10) & 0x1f);
	rs = uint8_t((code >> 16) & 0x1f);
	format =
#line 6818 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,217"
#line 78713 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 78720 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78723 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpStxr_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78728 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpStxr_x(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78732 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "stxr_x")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rt2 = uint8_t((code >> 10) & 0x1f);
	rs = uint8_t((code >> 16) & 0x1f);
	format =
#line 6838 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,225"
#line 78742 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 78749 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78752 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpStxrb_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78757 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpStxrb_w(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78761 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "stxrb_w")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rt2 = uint8_t((code >> 10) & 0x1f);
	rs = uint8_t((code >> 16) & 0x1f);
	format =
#line 6867 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,218"
#line 78771 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 78778 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78781 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpStxrh_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78786 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpStxrh_w(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78790 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "stxrh_w")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rt2 = uint8_t((code >> 10) & 0x1f);
	rs = uint8_t((code >> 16) & 0x1f);
	format =
#line 6897 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,219"
#line 78800 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 78807 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78810 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpSub_wsxtb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78815 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpSub_wsxtb(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78819 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "sub_wsxtb")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x7);
	rm = uint8_t((code >> 16) & 0x1f);
	reject =
#line 6926 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	imm >= 5
#line 78829 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 6926 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,377"
#line 78834 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 78841 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78844 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpSub_wsxth<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78849 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpSub_wsxth(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78853 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "sub_wsxth")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x7);
	rm = uint8_t((code >> 16) & 0x1f);
	reject =
#line 6942 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	imm >= 5
#line 78863 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 6942 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,381"
#line 78868 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 78875 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78878 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpSub_wsxtw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78883 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpSub_wsxtw(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78887 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "sub_wsxtw")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x7);
	rm = uint8_t((code >> 16) & 0x1f);
	reject =
#line 6958 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	imm >= 5
#line 78897 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 6958 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,385"
#line 78902 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 78909 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78912 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpSub_wsxtx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78917 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpSub_wsxtx(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78921 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "sub_wsxtx")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x7);
	rm = uint8_t((code >> 16) & 0x1f);
	reject =
#line 6973 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	imm >= 5
#line 78931 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 6973 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,389"
#line 78936 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 78943 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78946 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpSub_wuxtb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78951 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpSub_wuxtb(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78955 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "sub_wuxtb")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x7);
	rm = uint8_t((code >> 16) & 0x1f);
	reject =
#line 6989 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	imm >= 5
#line 78965 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 6989 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,393"
#line 78970 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 78977 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78980 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpSub_wuxth<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78985 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpSub_wuxth(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 78989 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "sub_wuxth")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x7);
	rm = uint8_t((code >> 16) & 0x1f);
	reject =
#line 7004 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	imm >= 5
#line 78999 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 7004 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,397"
#line 79004 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 79011 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79014 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpSub_wuxtw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79019 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpSub_wuxtw(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79023 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "sub_wuxtw")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x7);
	rm = uint8_t((code >> 16) & 0x1f);
	reject =
#line 7019 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	imm >= 5
#line 79033 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 7019 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,402"
#line 79038 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 79045 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79048 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpSub_wuxtx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79053 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpSub_wuxtx(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79057 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "sub_wuxtx")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x7);
	rm = uint8_t((code >> 16) & 0x1f);
	reject =
#line 7033 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	imm >= 5
#line 79067 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 7033 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,405"
#line 79072 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 79079 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79082 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpSub_xsxtb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79087 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpSub_xsxtb(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79091 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "sub_xsxtb")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x7);
	rm = uint8_t((code >> 16) & 0x1f);
	reject =
#line 7048 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	imm >= 5
#line 79101 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 7048 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,409"
#line 79106 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 79113 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79116 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpSub_xsxth<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79121 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpSub_xsxth(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79125 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "sub_xsxth")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x7);
	rm = uint8_t((code >> 16) & 0x1f);
	reject =
#line 7064 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	imm >= 5
#line 79135 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 7064 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,413"
#line 79140 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 79147 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79150 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpSub_xsxtw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79155 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpSub_xsxtw(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79159 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "sub_xsxtw")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x7);
	rm = uint8_t((code >> 16) & 0x1f);
	reject =
#line 7080 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	imm >= 5
#line 79169 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 7080 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,417"
#line 79174 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 79181 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79184 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpSub_xsxtx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79189 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpSub_xsxtx(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79193 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "sub_xsxtx")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x7);
	rm = uint8_t((code >> 16) & 0x1f);
	reject =
#line 7096 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	imm >= 5
#line 79203 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 7096 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,433"
#line 79208 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 79215 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79218 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpSub_xuxtb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79223 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpSub_xuxtb(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79227 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "sub_xuxtb")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x7);
	rm = uint8_t((code >> 16) & 0x1f);
	reject =
#line 7111 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	imm >= 5
#line 79237 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 7111 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,421"
#line 79242 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 79249 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79252 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpSub_xuxth<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79257 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpSub_xuxth(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79261 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "sub_xuxth")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x7);
	rm = uint8_t((code >> 16) & 0x1f);
	reject =
#line 7126 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	imm >= 5
#line 79271 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 7126 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,425"
#line 79276 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 79283 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79286 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpSub_xuxtw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79291 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpSub_xuxtw(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79295 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "sub_xuxtw")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x7);
	rm = uint8_t((code >> 16) & 0x1f);
	reject =
#line 7141 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	imm >= 5
#line 79305 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 7141 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,429"
#line 79310 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 79317 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79320 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpSub_xuxtx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79325 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpSub_xuxtx(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79329 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "sub_xuxtx")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x7);
	rm = uint8_t((code >> 16) & 0x1f);
	reject =
#line 7156 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	imm >= 5
#line 79339 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 7156 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,435"
#line 79344 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 79351 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79354 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpSub_wi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79359 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpSub_wi(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79363 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "sub_wi")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm0 = uint16_t((code >> 10) & 0xfff);
	shl12 = uint8_t((code >> 22) & 0x1);
	imm =
#line 7180 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	shl12 ? (imm0 << 12) : imm0
#line 79373 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 7180 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,21"
#line 79378 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 79385 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79388 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpSub_xi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79393 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpSub_xi(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79397 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "sub_xi")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm0 = uint16_t((code >> 10) & 0xfff);
	shl12 = uint8_t((code >> 22) & 0x1);
	imm =
#line 7194 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	shl12 ? (imm0 << 12) : imm0
#line 79407 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 7194 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,30"
#line 79412 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 79419 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79422 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpSub_wlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79427 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpSub_wlsl(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79431 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "sub_wlsl")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x1f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 7218 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,186"
#line 79441 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 79448 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79451 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpSub_wlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79456 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpSub_wlsr(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79460 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "sub_wlsr")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x1f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 7235 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,201"
#line 79470 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 79477 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79480 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpSub_wasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79485 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpSub_wasr(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79489 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "sub_wasr")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x1f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 7252 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,177"
#line 79499 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 79506 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79509 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpSub_xlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79514 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpSub_xlsl(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79518 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "sub_xlsl")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x3f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 7270 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,129"
#line 79528 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 79535 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79538 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpSub_xlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79543 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpSub_xlsr(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79547 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "sub_xlsr")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x3f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 7287 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,141"
#line 79557 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 79564 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79567 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpSub_xasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79572 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpSub_xasr(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79576 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "sub_xasr")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x3f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 7304 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,117"
#line 79586 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 79593 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79596 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpSubs_wuxtb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79601 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpSubs_wuxtb(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79605 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "subs_wuxtb")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x7);
	rm = uint8_t((code >> 16) & 0x1f);
	reject =
#line 7332 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	imm >= 5
#line 79615 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 7332 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,394"
#line 79620 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 79627 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79630 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpSubs_wuxth<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79635 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpSubs_wuxth(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79639 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "subs_wuxth")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x7);
	rm = uint8_t((code >> 16) & 0x1f);
	reject =
#line 7352 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	imm >= 5
#line 79649 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 7352 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,398"
#line 79654 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 79661 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79664 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpSubs_wuxtw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79669 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpSubs_wuxtw(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79673 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "subs_wuxtw")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x7);
	rm = uint8_t((code >> 16) & 0x1f);
	reject =
#line 7372 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	imm >= 5
#line 79683 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 7372 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,401"
#line 79688 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 79695 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79698 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpSubs_wuxtx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79703 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpSubs_wuxtx(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79707 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "subs_wuxtx")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x7);
	rm = uint8_t((code >> 16) & 0x1f);
	reject =
#line 7391 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	imm >= 5
#line 79717 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 7391 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,406"
#line 79722 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 79729 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79732 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpSubs_wsxtb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79737 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpSubs_wsxtb(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79741 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "subs_wsxtb")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x7);
	rm = uint8_t((code >> 16) & 0x1f);
	reject =
#line 7411 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	imm >= 5
#line 79751 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 7411 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,378"
#line 79756 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 79763 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79766 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpSubs_wsxth<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79771 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpSubs_wsxth(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79775 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "subs_wsxth")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x7);
	rm = uint8_t((code >> 16) & 0x1f);
	reject =
#line 7431 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	imm >= 5
#line 79785 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 7431 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,382"
#line 79790 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 79797 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79800 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpSubs_wsxtw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79805 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpSubs_wsxtw(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79809 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "subs_wsxtw")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x7);
	rm = uint8_t((code >> 16) & 0x1f);
	reject =
#line 7451 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	imm >= 5
#line 79819 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 7451 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,386"
#line 79824 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 79831 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79834 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpSubs_wsxtx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79839 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpSubs_wsxtx(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79843 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "subs_wsxtx")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x7);
	rm = uint8_t((code >> 16) & 0x1f);
	reject =
#line 7470 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	imm >= 5
#line 79853 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 7470 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,390"
#line 79858 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 79865 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79868 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpSubs_xuxtb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79873 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpSubs_xuxtb(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79877 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "subs_xuxtb")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x7);
	rm = uint8_t((code >> 16) & 0x1f);
	reject =
#line 7490 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	imm >= 5
#line 79887 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 7490 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,422"
#line 79892 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 79899 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79902 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpSubs_xuxth<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79907 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpSubs_xuxth(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79911 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "subs_xuxth")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x7);
	rm = uint8_t((code >> 16) & 0x1f);
	reject =
#line 7510 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	imm >= 5
#line 79921 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 7510 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,426"
#line 79926 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 79933 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79936 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpSubs_xuxtw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79941 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpSubs_xuxtw(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79945 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "subs_xuxtw")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x7);
	rm = uint8_t((code >> 16) & 0x1f);
	reject =
#line 7530 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	imm >= 5
#line 79955 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 7530 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,430"
#line 79960 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 79967 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79970 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpSubs_xuxtx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79975 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpSubs_xuxtx(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 79979 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "subs_xuxtx")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x7);
	rm = uint8_t((code >> 16) & 0x1f);
	reject =
#line 7550 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	imm >= 5
#line 79989 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 7550 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,437"
#line 79994 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 80001 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80004 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpSubs_xsxtb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80009 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpSubs_xsxtb(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80013 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "subs_xsxtb")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x7);
	rm = uint8_t((code >> 16) & 0x1f);
	reject =
#line 7569 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	imm >= 5
#line 80023 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 7569 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,410"
#line 80028 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 80035 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80038 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpSubs_xsxth<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80043 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpSubs_xsxth(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80047 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "subs_xsxth")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x7);
	rm = uint8_t((code >> 16) & 0x1f);
	reject =
#line 7589 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	imm >= 5
#line 80057 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 7589 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,414"
#line 80062 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 80069 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80072 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpSubs_xsxtw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80077 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpSubs_xsxtw(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80081 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "subs_xsxtw")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x7);
	rm = uint8_t((code >> 16) & 0x1f);
	reject =
#line 7609 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	imm >= 5
#line 80091 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 7609 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,418"
#line 80096 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 80103 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80106 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpSubs_xsxtx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80111 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpSubs_xsxtx(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80115 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "subs_xsxtx")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x7);
	rm = uint8_t((code >> 16) & 0x1f);
	reject =
#line 7629 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	imm >= 5
#line 80125 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 7629 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,434"
#line 80130 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 80137 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80140 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpSubs_wi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80145 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpSubs_wi(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80149 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "subs_wi")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm0 = uint16_t((code >> 10) & 0xfff);
	shl12 = uint8_t((code >> 22) & 0x1);
	imm =
#line 7658 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	shl12 ? (imm0 << 12) : imm0
#line 80159 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 7658 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,22"
#line 80164 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 80171 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80174 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpSubs_xi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80179 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpSubs_xi(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80183 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "subs_xi")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm0 = uint16_t((code >> 10) & 0xfff);
	shl12 = uint8_t((code >> 22) & 0x1);
	imm =
#line 7677 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	shl12 ? (imm0 << 12) : imm0
#line 80193 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 7677 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,31"
#line 80198 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 80205 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80208 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpSubs_wlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80213 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpSubs_wlsl(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80217 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "subs_wlsl")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x1f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 7706 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,192"
#line 80227 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 80234 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80237 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpSubs_wlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80242 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpSubs_wlsr(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80246 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "subs_wlsr")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x1f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 7727 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,202"
#line 80256 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 80263 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80266 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpSubs_wasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80271 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpSubs_wasr(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80275 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "subs_wasr")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x1f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 7748 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,178"
#line 80285 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 80292 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80295 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpSubs_xlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80300 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpSubs_xlsl(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80304 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "subs_xlsl")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x3f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 7769 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,133"
#line 80314 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 80321 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80324 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpSubs_xlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80329 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpSubs_xlsr(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80333 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "subs_xlsr")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x3f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 7790 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,142"
#line 80343 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 80350 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80353 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpSubs_xasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80358 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpSubs_xasr(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80362 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "subs_xasr")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imm = uint8_t((code >> 10) & 0x3f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 7811 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,118"
#line 80372 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 80379 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80382 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpSvc<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80387 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpSvc(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80391 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "svc")
{
	imm = uint16_t((code >> 5) & 0xffff);
	format =
#line 7842 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,577"
#line 80398 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 80405 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80408 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpTb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80413 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpTb(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80417 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "tb")
{
	rt = uint8_t(code & 0x1f);
	imm = ((int16_t)(((code >> 5) & 0x3fff) << 2) >> 2) << 2;
	pos0 = uint8_t((code >> 19) & 0x1f);
	bitval = uint8_t((code >> 24) & 0x1);
	pos1 = uint8_t((code >> 31) & 0x1) << 5;
	pos =
#line 7865 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	pos1|pos0
#line 80428 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
	format =
#line 7865 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,5"
#line 80433 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 80440 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80443 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpUbfm_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80448 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpUbfm_w(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80452 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ubfm_w")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imms = uint8_t((code >> 10) & 0x1f);
	immr = uint8_t((code >> 16) & 0x1f);
	format =
#line 7895 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,164"
#line 80462 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 80469 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80472 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpUbfm_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80477 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpUbfm_x(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80481 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ubfm_x")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	imms = uint8_t((code >> 10) & 0x3f);
	immr = uint8_t((code >> 16) & 0x3f);
	format =
#line 7921 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,92"
#line 80491 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 80498 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80501 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpUdiv_www<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80506 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpUdiv_www(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80510 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "udiv_www")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 7957 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,1471"
#line 80519 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 80526 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80529 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpUdiv_xxx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80534 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpUdiv_xxx(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80538 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "udiv_xxx")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 7972 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,1618"
#line 80547 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 80554 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80557 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpUmaddl_xw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80562 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpUmaddl_xw(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80566 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "umaddl_xw")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	ra = uint8_t((code >> 10) & 0x1f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 7997 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,237"
#line 80576 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 80583 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80586 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpUmsubl_xw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80591 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpUmsubl_xw(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80595 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "umsubl_xw")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	ra = uint8_t((code >> 10) & 0x1f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 8025 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,238"
#line 80605 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 80612 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80615 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpUmulh<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80620 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpUmulh(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80624 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "umulh")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	ra = uint8_t((code >> 10) & 0x1f);
	rm = uint8_t((code >> 16) & 0x1f);
	format =
#line 8053 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,240"
#line 80634 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 80641 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80644 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpCrc32b<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80649 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpCrc32b(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80653 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "crc32b")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rm = uint8_t((code >> 16) & 0x1f);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 80664 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80667 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpCrc32h<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80672 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpCrc32h(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80676 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "crc32h")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rm = uint8_t((code >> 16) & 0x1f);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 80687 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80690 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpCrc32w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80695 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpCrc32w(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80699 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "crc32w")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rm = uint8_t((code >> 16) & 0x1f);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 80710 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80713 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpCrc32x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80718 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpCrc32x(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80722 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "crc32x")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rm = uint8_t((code >> 16) & 0x1f);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 80733 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80736 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpCrc32cb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80741 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpCrc32cb(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80745 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "crc32cb")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rm = uint8_t((code >> 16) & 0x1f);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 80756 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80759 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpCrc32ch<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80764 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpCrc32ch(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80768 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "crc32ch")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rm = uint8_t((code >> 16) & 0x1f);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 80779 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80782 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpCrc32cw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80787 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpCrc32cw(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80791 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "crc32cw")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rm = uint8_t((code >> 16) & 0x1f);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 80802 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80805 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpCrc32cx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80810 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpCrc32cx(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80814 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "crc32cx")
{
	rd = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rm = uint8_t((code >> 16) & 0x1f);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 80825 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80828 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpCas_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80833 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpCas_w(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80837 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "cas_w")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	l = uint8_t((code >> 15) & 0x1);
	rs = uint8_t((code >> 16) & 0x1f);
	a = uint8_t((code >> 22) & 0x1);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 80850 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80853 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpCas_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80858 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpCas_x(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80862 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "cas_x")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	l = uint8_t((code >> 15) & 0x1);
	rs = uint8_t((code >> 16) & 0x1f);
	a = uint8_t((code >> 22) & 0x1);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 80875 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80878 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpCasb_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80883 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpCasb_w(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80887 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "casb_w")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	l = uint8_t((code >> 15) & 0x1);
	rs = uint8_t((code >> 16) & 0x1f);
	a = uint8_t((code >> 22) & 0x1);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 80900 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80903 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpCash_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80908 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpCash_w(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80912 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "cash_w")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	l = uint8_t((code >> 15) & 0x1);
	rs = uint8_t((code >> 16) & 0x1f);
	a = uint8_t((code >> 22) & 0x1);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 80925 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80928 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpCasp_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80933 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpCasp_w(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80937 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "casp_w")
{
	rt = uint8_t((code >> 1) & 0xf) << 1;
	rn = uint8_t((code >> 5) & 0x1f);
	l = uint8_t((code >> 15) & 0x1);
	rs = uint8_t((code >> 17) & 0xf) << 1;
	a = uint8_t((code >> 22) & 0x1);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 80950 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80953 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpCasp_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80958 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpCasp_x(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80962 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "casp_x")
{
	rt = uint8_t((code >> 1) & 0xf) << 1;
	rn = uint8_t((code >> 5) & 0x1f);
	l = uint8_t((code >> 15) & 0x1);
	rs = uint8_t((code >> 17) & 0xf) << 1;
	a = uint8_t((code >> 22) & 0x1);
	format =
#line 8330 "/home/fr251746/workspace/binsec/unisim/./unisim/component/cxx/processor/arm/isa/arm64/base.isa"
	"base,1919"
#line 80973 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 80980 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80983 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpSwp_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80988 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpSwp_w(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 80992 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "swp_w")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rs = uint8_t((code >> 16) & 0x1f);
	l = uint8_t((code >> 22) & 0x1);
	a = uint8_t((code >> 23) & 0x1);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 81005 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81008 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpSwp_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81013 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpSwp_x(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81017 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "swp_x")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rs = uint8_t((code >> 16) & 0x1f);
	l = uint8_t((code >> 22) & 0x1);
	a = uint8_t((code >> 23) & 0x1);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 81030 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81033 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpSwpb_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81038 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpSwpb_w(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81042 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "swpb_w")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rs = uint8_t((code >> 16) & 0x1f);
	l = uint8_t((code >> 22) & 0x1);
	a = uint8_t((code >> 23) & 0x1);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 81055 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81058 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpSwph_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81063 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpSwph_w(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81067 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "swph_w")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rs = uint8_t((code >> 16) & 0x1f);
	l = uint8_t((code >> 22) & 0x1);
	a = uint8_t((code >> 23) & 0x1);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 81080 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81083 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdstadd_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81088 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdstadd_w(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81092 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldstadd_w")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rs = uint8_t((code >> 16) & 0x1f);
	r = uint8_t((code >> 22) & 0x1);
	a = uint8_t((code >> 23) & 0x1);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 81105 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81108 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdstadd_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81113 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdstadd_x(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81117 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldstadd_x")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rs = uint8_t((code >> 16) & 0x1f);
	r = uint8_t((code >> 22) & 0x1);
	a = uint8_t((code >> 23) & 0x1);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 81130 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81133 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdstaddb_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81138 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdstaddb_w(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81142 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldstaddb_w")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rs = uint8_t((code >> 16) & 0x1f);
	r = uint8_t((code >> 22) & 0x1);
	a = uint8_t((code >> 23) & 0x1);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 81155 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81158 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdstaddh_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81163 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdstaddh_w(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81167 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldstaddh_w")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rs = uint8_t((code >> 16) & 0x1f);
	r = uint8_t((code >> 22) & 0x1);
	a = uint8_t((code >> 23) & 0x1);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 81180 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81183 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdstclr_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81188 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdstclr_w(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81192 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldstclr_w")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rs = uint8_t((code >> 16) & 0x1f);
	r = uint8_t((code >> 22) & 0x1);
	a = uint8_t((code >> 23) & 0x1);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 81205 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81208 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdstclr_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81213 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdstclr_x(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81217 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldstclr_x")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rs = uint8_t((code >> 16) & 0x1f);
	r = uint8_t((code >> 22) & 0x1);
	a = uint8_t((code >> 23) & 0x1);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 81230 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81233 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdstclrb_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81238 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdstclrb_w(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81242 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldstclrb_w")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rs = uint8_t((code >> 16) & 0x1f);
	r = uint8_t((code >> 22) & 0x1);
	a = uint8_t((code >> 23) & 0x1);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 81255 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81258 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdstclrh_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81263 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdstclrh_w(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81267 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldstclrh_w")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rs = uint8_t((code >> 16) & 0x1f);
	r = uint8_t((code >> 22) & 0x1);
	a = uint8_t((code >> 23) & 0x1);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 81280 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81283 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdsteor_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81288 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdsteor_w(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81292 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldsteor_w")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rs = uint8_t((code >> 16) & 0x1f);
	r = uint8_t((code >> 22) & 0x1);
	a = uint8_t((code >> 23) & 0x1);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 81305 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81308 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdsteor_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81313 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdsteor_x(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81317 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldsteor_x")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rs = uint8_t((code >> 16) & 0x1f);
	r = uint8_t((code >> 22) & 0x1);
	a = uint8_t((code >> 23) & 0x1);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 81330 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81333 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdsteorb_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81338 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdsteorb_w(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81342 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldsteorb_w")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rs = uint8_t((code >> 16) & 0x1f);
	r = uint8_t((code >> 22) & 0x1);
	a = uint8_t((code >> 23) & 0x1);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 81355 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81358 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdsteorh_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81363 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdsteorh_w(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81367 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldsteorh_w")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rs = uint8_t((code >> 16) & 0x1f);
	r = uint8_t((code >> 22) & 0x1);
	a = uint8_t((code >> 23) & 0x1);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 81380 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81383 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdstset_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81388 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdstset_w(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81392 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldstset_w")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rs = uint8_t((code >> 16) & 0x1f);
	r = uint8_t((code >> 22) & 0x1);
	a = uint8_t((code >> 23) & 0x1);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 81405 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81408 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdstset_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81413 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdstset_x(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81417 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldstset_x")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rs = uint8_t((code >> 16) & 0x1f);
	r = uint8_t((code >> 22) & 0x1);
	a = uint8_t((code >> 23) & 0x1);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 81430 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81433 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdstsetb_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81438 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdstsetb_w(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81442 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldstsetb_w")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rs = uint8_t((code >> 16) & 0x1f);
	r = uint8_t((code >> 22) & 0x1);
	a = uint8_t((code >> 23) & 0x1);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 81455 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81458 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdstseth_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81463 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdstseth_w(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81467 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldstseth_w")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rs = uint8_t((code >> 16) & 0x1f);
	r = uint8_t((code >> 22) & 0x1);
	a = uint8_t((code >> 23) & 0x1);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 81480 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81483 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdstsmax_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81488 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdstsmax_w(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81492 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldstsmax_w")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rs = uint8_t((code >> 16) & 0x1f);
	r = uint8_t((code >> 22) & 0x1);
	a = uint8_t((code >> 23) & 0x1);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 81505 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81508 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdstsmax_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81513 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdstsmax_x(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81517 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldstsmax_x")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rs = uint8_t((code >> 16) & 0x1f);
	r = uint8_t((code >> 22) & 0x1);
	a = uint8_t((code >> 23) & 0x1);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 81530 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81533 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdstsmaxb_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81538 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdstsmaxb_w(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81542 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldstsmaxb_w")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rs = uint8_t((code >> 16) & 0x1f);
	r = uint8_t((code >> 22) & 0x1);
	a = uint8_t((code >> 23) & 0x1);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 81555 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81558 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdstsmaxh_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81563 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdstsmaxh_w(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81567 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldstsmaxh_w")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rs = uint8_t((code >> 16) & 0x1f);
	r = uint8_t((code >> 22) & 0x1);
	a = uint8_t((code >> 23) & 0x1);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 81580 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81583 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdstsmin_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81588 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdstsmin_w(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81592 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldstsmin_w")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rs = uint8_t((code >> 16) & 0x1f);
	r = uint8_t((code >> 22) & 0x1);
	a = uint8_t((code >> 23) & 0x1);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 81605 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81608 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdstsmin_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81613 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdstsmin_x(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81617 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldstsmin_x")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rs = uint8_t((code >> 16) & 0x1f);
	r = uint8_t((code >> 22) & 0x1);
	a = uint8_t((code >> 23) & 0x1);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 81630 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81633 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdstsminb_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81638 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdstsminb_w(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81642 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldstsminb_w")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rs = uint8_t((code >> 16) & 0x1f);
	r = uint8_t((code >> 22) & 0x1);
	a = uint8_t((code >> 23) & 0x1);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 81655 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81658 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdstsminh_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81663 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdstsminh_w(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81667 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldstsminh_w")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rs = uint8_t((code >> 16) & 0x1f);
	r = uint8_t((code >> 22) & 0x1);
	a = uint8_t((code >> 23) & 0x1);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 81680 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81683 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdstumax_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81688 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdstumax_w(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81692 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldstumax_w")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rs = uint8_t((code >> 16) & 0x1f);
	r = uint8_t((code >> 22) & 0x1);
	a = uint8_t((code >> 23) & 0x1);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 81705 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81708 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdstumax_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81713 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdstumax_x(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81717 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldstumax_x")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rs = uint8_t((code >> 16) & 0x1f);
	r = uint8_t((code >> 22) & 0x1);
	a = uint8_t((code >> 23) & 0x1);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 81730 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81733 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdstumaxb_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81738 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdstumaxb_w(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81742 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldstumaxb_w")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rs = uint8_t((code >> 16) & 0x1f);
	r = uint8_t((code >> 22) & 0x1);
	a = uint8_t((code >> 23) & 0x1);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 81755 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81758 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdstumaxh_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81763 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdstumaxh_w(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81767 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldstumaxh_w")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rs = uint8_t((code >> 16) & 0x1f);
	r = uint8_t((code >> 22) & 0x1);
	a = uint8_t((code >> 23) & 0x1);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 81780 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81783 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdstumin_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81788 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdstumin_w(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81792 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldstumin_w")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rs = uint8_t((code >> 16) & 0x1f);
	r = uint8_t((code >> 22) & 0x1);
	a = uint8_t((code >> 23) & 0x1);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 81805 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81808 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdstumin_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81813 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdstumin_x(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81817 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldstumin_x")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rs = uint8_t((code >> 16) & 0x1f);
	r = uint8_t((code >> 22) & 0x1);
	a = uint8_t((code >> 23) & 0x1);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 81830 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81833 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdstuminb_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81838 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdstuminb_w(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81842 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldstuminb_w")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rs = uint8_t((code >> 16) & 0x1f);
	r = uint8_t((code >> 22) & 0x1);
	a = uint8_t((code >> 23) & 0x1);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 81855 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81858 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
OpLdstuminh_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81863 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::OpLdstuminh_w(CodeType code, uint64_t addr) : Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81867 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>(code, addr, "ldstuminh_w")
{
	rt = uint8_t(code & 0x1f);
	rn = uint8_t((code >> 5) & 0x1f);
	rs = uint8_t((code >> 16) & 0x1f);
	r = uint8_t((code >> 22) & 0x1);
	a = uint8_t((code >> 23) & 0x1);
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 81880 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81883 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
DecodeMapPage<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81888 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::DecodeMapPage(uint64_t key)
{
	this->key = key;
	memset(operation, 0, sizeof(operation));
	next = 0;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 81899 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81902 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
DecodeMapPage<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81907 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::~DecodeMapPage()
{
	unsigned int idx;
	for(idx = 0; idx < NUM_OPERATIONS_PER_PAGE; idx++)
	delete operation[idx];
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 81918 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81921 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81926 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::DecodeTableEntry(CodeType opcode, CodeType opcode_mask, Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81930 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *(*decode)(CodeType, uint64_t))
{
	this->opcode = opcode;
	this->opcode_mask = opcode_mask;
	this->decode = decode;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 81941 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81944 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
Decoder<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 81949 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::Decoder()
: mru_page( 0 )
{
	memset(decode_hash_table, 0, sizeof(decode_hash_table));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 81957 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x78207000UL, 0xff20fc00UL, DecodeOpLdstuminh_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 81961 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 81966 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x38207000UL, 0xff20fc00UL, DecodeOpLdstuminb_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 81970 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 81975 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xf8207000UL, 0xff20fc00UL, DecodeOpLdstumin_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 81979 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 81984 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xb8207000UL, 0xff20fc00UL, DecodeOpLdstumin_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 81988 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 81993 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x78206000UL, 0xff20fc00UL, DecodeOpLdstumaxh_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 81997 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82002 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x38206000UL, 0xff20fc00UL, DecodeOpLdstumaxb_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82006 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82011 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xf8206000UL, 0xff20fc00UL, DecodeOpLdstumax_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82015 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82020 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xb8206000UL, 0xff20fc00UL, DecodeOpLdstumax_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82024 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82029 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x78205000UL, 0xff20fc00UL, DecodeOpLdstsminh_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82033 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82038 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x38205000UL, 0xff20fc00UL, DecodeOpLdstsminb_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82042 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82047 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xf8205000UL, 0xff20fc00UL, DecodeOpLdstsmin_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82051 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82056 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xb8205000UL, 0xff20fc00UL, DecodeOpLdstsmin_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82060 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82065 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x78204000UL, 0xff20fc00UL, DecodeOpLdstsmaxh_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82069 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82074 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x38204000UL, 0xff20fc00UL, DecodeOpLdstsmaxb_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82078 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82083 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xf8204000UL, 0xff20fc00UL, DecodeOpLdstsmax_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82087 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82092 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xb8204000UL, 0xff20fc00UL, DecodeOpLdstsmax_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82096 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82101 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x78203000UL, 0xff20fc00UL, DecodeOpLdstseth_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82105 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82110 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x38203000UL, 0xff20fc00UL, DecodeOpLdstsetb_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82114 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82119 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xf8203000UL, 0xff20fc00UL, DecodeOpLdstset_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82123 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82128 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xb8203000UL, 0xff20fc00UL, DecodeOpLdstset_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82132 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82137 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x78202000UL, 0xff20fc00UL, DecodeOpLdsteorh_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82141 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82146 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x38202000UL, 0xff20fc00UL, DecodeOpLdsteorb_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82150 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82155 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xf8202000UL, 0xff20fc00UL, DecodeOpLdsteor_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82159 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82164 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xb8202000UL, 0xff20fc00UL, DecodeOpLdsteor_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82168 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82173 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x78201000UL, 0xff20fc00UL, DecodeOpLdstclrh_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82177 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82182 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x38201000UL, 0xff20fc00UL, DecodeOpLdstclrb_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82186 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82191 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xf8201000UL, 0xff20fc00UL, DecodeOpLdstclr_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82195 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82200 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xb8201000UL, 0xff20fc00UL, DecodeOpLdstclr_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82204 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82209 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x78200000UL, 0xff20fc00UL, DecodeOpLdstaddh_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82213 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82218 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x38200000UL, 0xff20fc00UL, DecodeOpLdstaddb_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82222 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82227 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xf8200000UL, 0xff20fc00UL, DecodeOpLdstadd_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82231 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82236 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xb8200000UL, 0xff20fc00UL, DecodeOpLdstadd_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82240 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82245 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x78208000UL, 0xff20fc00UL, DecodeOpSwph_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82249 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82254 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x38208000UL, 0xff20fc00UL, DecodeOpSwpb_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82258 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82263 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xf8208000UL, 0xff20fc00UL, DecodeOpSwp_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82267 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82272 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xb8208000UL, 0xff20fc00UL, DecodeOpSwp_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82276 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82281 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x48207c00UL, 0xffa17c01UL, DecodeOpCasp_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82285 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82290 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x8207c00UL, 0xffa17c01UL, DecodeOpCasp_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82294 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82299 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x48a07c00UL, 0xffa07c00UL, DecodeOpCash_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82303 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82308 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x8a07c00UL, 0xffa07c00UL, DecodeOpCasb_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82312 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82317 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xc8a07c00UL, 0xffa07c00UL, DecodeOpCas_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82321 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82326 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x88a07c00UL, 0xffa07c00UL, DecodeOpCas_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82330 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82335 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x9ac05c00UL, 0xffe0fc00UL, DecodeOpCrc32cx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82339 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82344 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x1ac05800UL, 0xffe0fc00UL, DecodeOpCrc32cw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82348 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82353 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x1ac05400UL, 0xffe0fc00UL, DecodeOpCrc32ch<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82357 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82362 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x1ac05000UL, 0xffe0fc00UL, DecodeOpCrc32cb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82366 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82371 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x9ac04c00UL, 0xffe0fc00UL, DecodeOpCrc32x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82375 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82380 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x1ac04800UL, 0xffe0fc00UL, DecodeOpCrc32w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82384 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82389 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x1ac04400UL, 0xffe0fc00UL, DecodeOpCrc32h<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82393 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82398 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x1ac04000UL, 0xffe0fc00UL, DecodeOpCrc32b<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82402 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82407 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x9bc00000UL, 0xffe08000UL, DecodeOpUmulh<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82411 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82416 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x9ba08000UL, 0xffe08000UL, DecodeOpUmsubl_xw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82420 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82425 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x9ba00000UL, 0xffe08000UL, DecodeOpUmaddl_xw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82429 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82434 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x9ac00800UL, 0xffe0fc00UL, DecodeOpUdiv_xxx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82438 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82443 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x1ac00800UL, 0xffe0fc00UL, DecodeOpUdiv_www<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82447 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82452 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xd3400000UL, 0xffc00000UL, DecodeOpUbfm_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82456 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82461 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x53000000UL, 0xffe08000UL, DecodeOpUbfm_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82465 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82470 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x36000000UL, 0x7e000000UL, DecodeOpTb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82474 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82479 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xd4000001UL, 0xffe0001fUL, DecodeOpSvc<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82483 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82488 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xeb800000UL, 0xffe00000UL, DecodeOpSubs_xasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82492 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82497 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xeb400000UL, 0xffe00000UL, DecodeOpSubs_xlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82501 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82506 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xeb000000UL, 0xffe00000UL, DecodeOpSubs_xlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82510 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82515 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x6b800000UL, 0xffe08000UL, DecodeOpSubs_wasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82519 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82524 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x6b400000UL, 0xffe08000UL, DecodeOpSubs_wlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82528 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82533 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x6b000000UL, 0xffe08000UL, DecodeOpSubs_wlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82537 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82542 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xf1000000UL, 0xff800000UL, DecodeOpSubs_xi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82546 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82551 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x71000000UL, 0xff800000UL, DecodeOpSubs_wi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82555 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82560 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xeb20e000UL, 0xffe0e000UL, DecodeOpSubs_xsxtx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82564 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82569 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xeb20c000UL, 0xffe0e000UL, DecodeOpSubs_xsxtw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82573 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82578 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xeb20a000UL, 0xffe0e000UL, DecodeOpSubs_xsxth<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82582 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82587 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xeb208000UL, 0xffe0e000UL, DecodeOpSubs_xsxtb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82591 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82596 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xeb206000UL, 0xffe0e000UL, DecodeOpSubs_xuxtx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82600 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82605 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xeb204000UL, 0xffe0e000UL, DecodeOpSubs_xuxtw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82609 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82614 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xeb202000UL, 0xffe0e000UL, DecodeOpSubs_xuxth<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82618 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82623 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xeb200000UL, 0xffe0e000UL, DecodeOpSubs_xuxtb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82627 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82632 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x6b20e000UL, 0xffe0e000UL, DecodeOpSubs_wsxtx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82636 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82641 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x6b20c000UL, 0xffe0e000UL, DecodeOpSubs_wsxtw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82645 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82650 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x6b20a000UL, 0xffe0e000UL, DecodeOpSubs_wsxth<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82654 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82659 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x6b208000UL, 0xffe0e000UL, DecodeOpSubs_wsxtb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82663 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82668 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x6b206000UL, 0xffe0e000UL, DecodeOpSubs_wuxtx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82672 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82677 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x6b204000UL, 0xffe0e000UL, DecodeOpSubs_wuxtw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82681 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82686 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x6b202000UL, 0xffe0e000UL, DecodeOpSubs_wuxth<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82690 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82695 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x6b200000UL, 0xffe0e000UL, DecodeOpSubs_wuxtb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82699 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82704 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xcb800000UL, 0xffe00000UL, DecodeOpSub_xasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82708 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82713 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xcb400000UL, 0xffe00000UL, DecodeOpSub_xlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82717 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82722 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xcb000000UL, 0xffe00000UL, DecodeOpSub_xlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82726 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82731 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x4b800000UL, 0xffe08000UL, DecodeOpSub_wasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82735 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82740 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x4b400000UL, 0xffe08000UL, DecodeOpSub_wlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82744 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82749 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x4b000000UL, 0xffe08000UL, DecodeOpSub_wlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82753 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82758 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xd1000000UL, 0xff800000UL, DecodeOpSub_xi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82762 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82767 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x51000000UL, 0xff800000UL, DecodeOpSub_wi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82771 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82776 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xcb206000UL, 0xffe0e000UL, DecodeOpSub_xuxtx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82780 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82785 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xcb204000UL, 0xffe0e000UL, DecodeOpSub_xuxtw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82789 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82794 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xcb202000UL, 0xffe0e000UL, DecodeOpSub_xuxth<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82798 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82803 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xcb200000UL, 0xffe0e000UL, DecodeOpSub_xuxtb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82807 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82812 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xcb20e000UL, 0xffe0e000UL, DecodeOpSub_xsxtx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82816 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82821 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xcb20c000UL, 0xffe0e000UL, DecodeOpSub_xsxtw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82825 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82830 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xcb20a000UL, 0xffe0e000UL, DecodeOpSub_xsxth<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82834 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82839 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xcb208000UL, 0xffe0e000UL, DecodeOpSub_xsxtb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82843 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82848 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x4b206000UL, 0xffe0e000UL, DecodeOpSub_wuxtx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82852 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82857 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x4b204000UL, 0xffe0e000UL, DecodeOpSub_wuxtw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82861 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82866 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x4b202000UL, 0xffe0e000UL, DecodeOpSub_wuxth<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82870 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82875 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x4b200000UL, 0xffe0e000UL, DecodeOpSub_wuxtb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82879 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82884 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x4b20e000UL, 0xffe0e000UL, DecodeOpSub_wsxtx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82888 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82893 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x4b20c000UL, 0xffe0e000UL, DecodeOpSub_wsxtw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82897 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82902 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x4b20a000UL, 0xffe0e000UL, DecodeOpSub_wsxth<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82906 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82911 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x4b208000UL, 0xffe0e000UL, DecodeOpSub_wsxtb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82915 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82920 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x48000000UL, 0xffe08000UL, DecodeOpStxrh_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82924 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82929 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x8000000UL, 0xffe08000UL, DecodeOpStxrb_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82933 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82938 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xc8000000UL, 0xffe08000UL, DecodeOpStxr_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82942 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82947 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x88000000UL, 0xffe08000UL, DecodeOpStxr_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82951 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82956 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xc8200000UL, 0xffe08000UL, DecodeOpStxp_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82960 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82965 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x88200000UL, 0xffe08000UL, DecodeOpStxp_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82969 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82974 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x78000800UL, 0xffe00c00UL, DecodeOpSttrh_wbo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82978 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82983 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x38000800UL, 0xffe00c00UL, DecodeOpSttrb_wbo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82987 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82992 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xf8000800UL, 0xffe00c00UL, DecodeOpSttr_xbo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 82996 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83001 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xb8000800UL, 0xffe00c00UL, DecodeOpSttr_wbo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83005 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83010 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x7820e800UL, 0xffe0ec00UL, DecodeOpStrh_wxxs<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83014 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83019 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x7820c800UL, 0xffe0ec00UL, DecodeOpStrh_wxws<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83023 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83028 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x78206800UL, 0xffe0ec00UL, DecodeOpStrh_wxxu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83032 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83037 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x78204800UL, 0xffe0ec00UL, DecodeOpStrh_wxwu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83041 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83046 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x79000000UL, 0xffc00000UL, DecodeOpStrh_wuo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83050 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83055 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x78000000UL, 0xffe00000UL, DecodeOpStrh_wxi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83059 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83064 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x3820e800UL, 0xffe0ec00UL, DecodeOpStrb_wxxs<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83068 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83073 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x3820c800UL, 0xffe0ec00UL, DecodeOpStrb_wxws<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83077 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83082 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x38206800UL, 0xffe0ec00UL, DecodeOpStrb_wxxu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83086 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83091 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x38204800UL, 0xffe0ec00UL, DecodeOpStrb_wxwu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83095 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83100 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x39000000UL, 0xffc00000UL, DecodeOpStrb_wuo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83104 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83109 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x38000000UL, 0xffe00000UL, DecodeOpStrb_wxi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83113 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83118 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xf820e800UL, 0xffe0ec00UL, DecodeOpStr_xxxs<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83122 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83127 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xf820c800UL, 0xffe0ec00UL, DecodeOpStr_xxws<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83131 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83136 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xf8206800UL, 0xffe0ec00UL, DecodeOpStr_xxxu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83140 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83145 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xf8204800UL, 0xffe0ec00UL, DecodeOpStr_xxwu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83149 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83154 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xb820e800UL, 0xffe0ec00UL, DecodeOpStr_wxxs<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83158 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83163 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xb820c800UL, 0xffe0ec00UL, DecodeOpStr_wxws<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83167 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83172 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xb8206800UL, 0xffe0ec00UL, DecodeOpStr_wxxu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83176 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83181 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xb8204800UL, 0xffe0ec00UL, DecodeOpStr_wxwu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83185 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83190 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xf9000000UL, 0xffc00000UL, DecodeOpStr_xuo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83194 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83199 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xf8000000UL, 0xffe00000UL, DecodeOpStr_xxi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83203 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83208 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xb9000000UL, 0xffc00000UL, DecodeOpStr_wuo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83212 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83217 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xb8000000UL, 0xffe00000UL, DecodeOpStr_wxi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83221 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83226 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xa8000000UL, 0xfe400000UL, DecodeOpStp_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83230 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83235 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x28000000UL, 0xfe400000UL, DecodeOpStp_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83239 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83244 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x48008000UL, 0xffe08000UL, DecodeOpStlxrh_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83248 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83253 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x8008000UL, 0xffe08000UL, DecodeOpStlxrb_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83257 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83262 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xc8008000UL, 0xffe08000UL, DecodeOpStlxr_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83266 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83271 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x88008000UL, 0xffe08000UL, DecodeOpStlxr_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83275 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83280 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xc8208000UL, 0xffe08000UL, DecodeOpStlxp_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83284 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83289 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x88208000UL, 0xffe08000UL, DecodeOpStlxp_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83293 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83298 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x48808000UL, 0xffe08000UL, DecodeOpStlrh_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83302 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83307 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x8808000UL, 0xffe08000UL, DecodeOpStlrb_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83311 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83316 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xc8808000UL, 0xffe08000UL, DecodeOpStlr_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83320 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83325 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x88808000UL, 0xffe08000UL, DecodeOpStlr_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83329 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83334 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x9b400000UL, 0xffe08000UL, DecodeOpSmulh<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83338 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83343 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x9b208000UL, 0xffe08000UL, DecodeOpSmsubl_xw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83347 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83352 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xd4000003UL, 0xffe0001fUL, DecodeOpSmc<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83356 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83361 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x9b200000UL, 0xffe08000UL, DecodeOpSmaddl_xw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83365 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83370 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xd50320bfUL, 0xffffffffUL, DecodeOpSevl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83374 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83379 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xd503209fUL, 0xffffffffUL, DecodeOpSev<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83383 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83388 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x9ac00c00UL, 0xffe0fc00UL, DecodeOpSdiv_xxx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83392 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83397 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x1ac00c00UL, 0xffe0fc00UL, DecodeOpSdiv_www<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83401 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83406 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x93400000UL, 0xffc00000UL, DecodeOpSbfm_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83410 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83415 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x13000000UL, 0xffe08000UL, DecodeOpSbfm_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83419 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83424 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xfa000000UL, 0xffe0fc00UL, DecodeOpSbcs_xxx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83428 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83433 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x7a000000UL, 0xffe0fc00UL, DecodeOpSbcs_www<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83437 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83442 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xda000000UL, 0xffe0fc00UL, DecodeOpSbc_xxx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83446 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83451 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x5a000000UL, 0xffe0fc00UL, DecodeOpSbc_www<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83455 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83460 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x9ac02c00UL, 0xffe0fc00UL, DecodeOpRor_xxx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83464 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83469 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x1ac02c00UL, 0xffe0fc00UL, DecodeOpRor_www<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83473 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83478 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xdac00800UL, 0xfffffc00UL, DecodeOpRev32_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83482 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83487 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xdac00400UL, 0xfffffc00UL, DecodeOpRev16_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83491 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83496 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x5ac00400UL, 0xfffffc00UL, DecodeOpRev16_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83500 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83505 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xdac00c00UL, 0xfffffc00UL, DecodeOpRev_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83509 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83514 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x5ac00800UL, 0xfffffc00UL, DecodeOpRev_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83518 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83523 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xd65f0000UL, 0xfffffc1fUL, DecodeOpRet<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83527 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83532 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xdac00000UL, 0xfffffc00UL, DecodeOpRbit_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83536 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83541 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x5ac00000UL, 0xfffffc00UL, DecodeOpRbit_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83545 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83550 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xf8800000UL, 0xffe00c00UL, DecodeOpPrfum<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83554 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83559 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xf8a06800UL, 0xffe06c00UL, DecodeOpPrefetchMemory_xx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83563 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83568 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xf8a04800UL, 0xffe0ec00UL, DecodeOpPrefetchMemory_xwu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83572 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83577 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xf8a0c800UL, 0xffe0ec00UL, DecodeOpPrefetchMemory_xws<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83581 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83586 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xf9800000UL, 0xffc00000UL, DecodeOpPrefetchMemory_xi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83590 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83595 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xd8000000UL, 0xff000000UL, DecodeOpPrfm_lit<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83599 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83604 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xaac00000UL, 0xffe00000UL, DecodeOpOrr_xror<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83608 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83613 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x2ac00000UL, 0xffe08000UL, DecodeOpOrr_wror<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83617 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83622 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xaa800000UL, 0xffe00000UL, DecodeOpOrr_xasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83626 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83631 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x2a800000UL, 0xffe08000UL, DecodeOpOrr_wasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83635 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83640 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xaa400000UL, 0xffe00000UL, DecodeOpOrr_xlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83644 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83649 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x2a400000UL, 0xffe08000UL, DecodeOpOrr_wlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83653 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83658 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xaa000000UL, 0xffe00000UL, DecodeOpOrr_xlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83662 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83667 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x2a000000UL, 0xffe08000UL, DecodeOpOrr_wlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83671 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83676 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xb2000000UL, 0xff800000UL, DecodeOpOrr_xi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83680 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83685 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x32000000UL, 0xffc00000UL, DecodeOpOrr_wi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83689 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83694 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xaae00000UL, 0xffe00000UL, DecodeOpOrn_xror<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83698 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83703 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xaaa00000UL, 0xffe00000UL, DecodeOpOrn_xasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83707 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83712 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xaa600000UL, 0xffe00000UL, DecodeOpOrn_xlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83716 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83721 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xaa200000UL, 0xffe00000UL, DecodeOpOrn_xlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83725 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83730 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x2ae00000UL, 0xffe08000UL, DecodeOpOrn_wror<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83734 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83739 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x2aa00000UL, 0xffe08000UL, DecodeOpOrn_wasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83743 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83748 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x2a600000UL, 0xffe08000UL, DecodeOpOrn_wlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83752 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83757 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x2a200000UL, 0xffe08000UL, DecodeOpOrn_wlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83761 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83766 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xd503201fUL, 0xffffffffUL, DecodeOpNop<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83770 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83775 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x9b008000UL, 0xffe08000UL, DecodeOpMsub_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83779 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83784 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x1b008000UL, 0xffe08000UL, DecodeOpMsub_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83788 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83793 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xd5200000UL, 0xffe00000UL, DecodeOpMrs<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83797 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83802 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xf2800000UL, 0xff800000UL, DecodeOpMovk_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83806 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83811 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x72800000UL, 0xffc00000UL, DecodeOpMovk_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83815 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83820 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x92800000UL, 0xbf800000UL, DecodeOpMov_xi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83824 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83829 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x12800000UL, 0xbfc00000UL, DecodeOpMov_wi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83833 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83838 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x9b000000UL, 0xffe08000UL, DecodeOpMadd_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83842 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83847 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x1b000000UL, 0xffe08000UL, DecodeOpMadd_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83851 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83856 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x9ac02400UL, 0xffe0fc00UL, DecodeOpLsr_xxx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83860 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83865 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x1ac02400UL, 0xffe0fc00UL, DecodeOpLsr_www<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83869 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83874 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x9ac02000UL, 0xffe0fc00UL, DecodeOpLsl_xxx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83878 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83883 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x1ac02000UL, 0xffe0fc00UL, DecodeOpLsl_www<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83887 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83892 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x48400000UL, 0xffe08000UL, DecodeOpLdxrh_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83896 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83901 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x8400000UL, 0xffe08000UL, DecodeOpLdxrb_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83905 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83910 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xc8400000UL, 0xffe08000UL, DecodeOpLdxr_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83914 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83919 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x88400000UL, 0xffe08000UL, DecodeOpLdxr_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83923 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83928 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xc8600000UL, 0xffe08000UL, DecodeOpLdxp_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83932 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83937 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x88600000UL, 0xffe08000UL, DecodeOpLdxp_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83941 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83946 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xb8800800UL, 0xffe00c00UL, DecodeOpLdtrsw_xbo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83950 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83955 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x78800800UL, 0xffe00c00UL, DecodeOpLdtrsh_xbo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83959 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83964 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x78c00800UL, 0xffe00c00UL, DecodeOpLdtrsh_wbo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83968 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83973 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x38800800UL, 0xffe00c00UL, DecodeOpLdtrsb_xbo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83977 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83982 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x38c00800UL, 0xffe00c00UL, DecodeOpLdtrsb_wbo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83986 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83991 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x78400800UL, 0xffe00c00UL, DecodeOpLdtrh_wbo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 83995 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84000 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x38400800UL, 0xffe00c00UL, DecodeOpLdtrb_wbo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84004 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84009 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xf8400800UL, 0xffe00c00UL, DecodeOpLdtr_xbo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84013 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84018 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xb8400800UL, 0xffe00c00UL, DecodeOpLdtr_wbo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84022 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84027 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xb8a0e800UL, 0xffe0ec00UL, DecodeOpLdrsw_xxxs<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84031 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84036 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xb8a0c800UL, 0xffe0ec00UL, DecodeOpLdrsw_xxws<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84040 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84045 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xb8a06800UL, 0xffe0ec00UL, DecodeOpLdrsw_xxxu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84049 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84054 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xb8a04800UL, 0xffe0ec00UL, DecodeOpLdrsw_xxwu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84058 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84063 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xb9800000UL, 0xffc00000UL, DecodeOpLdrsw_xuo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84067 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84072 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xb8800000UL, 0xffe00000UL, DecodeOpLdrsw_xxi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84076 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84081 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x98000000UL, 0xff000000UL, DecodeOpLdrsw_xlit<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84085 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84090 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x78a0e800UL, 0xffe0ec00UL, DecodeOpLdrsh_xxxs<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84094 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84099 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x78a0c800UL, 0xffe0ec00UL, DecodeOpLdrsh_xxws<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84103 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84108 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x78a06800UL, 0xffe0ec00UL, DecodeOpLdrsh_xxxu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84112 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84117 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x78a04800UL, 0xffe0ec00UL, DecodeOpLdrsh_xxwu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84121 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84126 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x78e0e800UL, 0xffe0ec00UL, DecodeOpLdrsh_wxxs<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84130 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84135 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x78e0c800UL, 0xffe0ec00UL, DecodeOpLdrsh_wxws<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84139 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84144 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x78e06800UL, 0xffe0ec00UL, DecodeOpLdrsh_wxxu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84148 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84153 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x78e04800UL, 0xffe0ec00UL, DecodeOpLdrsh_wxwu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84157 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84162 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x79800000UL, 0xffc00000UL, DecodeOpLdrsh_xuo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84166 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84171 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x78800000UL, 0xffe00000UL, DecodeOpLdrsh_xxi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84175 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84180 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x79c00000UL, 0xffc00000UL, DecodeOpLdrsh_wuo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84184 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84189 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x78c00000UL, 0xffe00000UL, DecodeOpLdrsh_wxi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84193 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84198 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x38a0e800UL, 0xffe0ec00UL, DecodeOpLdrsb_xxxs<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84202 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84207 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x38a0c800UL, 0xffe0ec00UL, DecodeOpLdrsb_xxws<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84211 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84216 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x38a06800UL, 0xffe0ec00UL, DecodeOpLdrsb_xxxu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84220 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84225 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x38a04800UL, 0xffe0ec00UL, DecodeOpLdrsb_xxwu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84229 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84234 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x38e0e800UL, 0xffe0ec00UL, DecodeOpLdrsb_wxxs<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84238 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84243 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x38e0c800UL, 0xffe0ec00UL, DecodeOpLdrsb_wxws<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84247 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84252 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x38e06800UL, 0xffe0ec00UL, DecodeOpLdrsb_wxxu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84256 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84261 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x38e04800UL, 0xffe0ec00UL, DecodeOpLdrsb_wxwu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84265 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84270 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x39800000UL, 0xffc00000UL, DecodeOpLdrsb_xuo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84274 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84279 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x38800000UL, 0xffe00000UL, DecodeOpLdrsb_xxi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84283 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84288 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x39c00000UL, 0xffc00000UL, DecodeOpLdrsb_wuo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84292 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84297 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x38c00000UL, 0xffe00000UL, DecodeOpLdrsb_wxi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84301 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84306 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x7860e800UL, 0xffe0ec00UL, DecodeOpLdrh_wxxs<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84310 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84315 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x7860c800UL, 0xffe0ec00UL, DecodeOpLdrh_wxws<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84319 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84324 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x78606800UL, 0xffe0ec00UL, DecodeOpLdrh_wxxu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84328 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84333 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x78604800UL, 0xffe0ec00UL, DecodeOpLdrh_wxwu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84337 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84342 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x79400000UL, 0xffc00000UL, DecodeOpLdrh_wuo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84346 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84351 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x78400000UL, 0xffe00000UL, DecodeOpLdrh_wxi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84355 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84360 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x3860e800UL, 0xffe0ec00UL, DecodeOpLdrb_wxxs<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84364 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84369 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x3860c800UL, 0xffe0ec00UL, DecodeOpLdrb_wxws<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84373 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84378 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x38606800UL, 0xffe0ec00UL, DecodeOpLdrb_wxxu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84382 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84387 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x38604800UL, 0xffe0ec00UL, DecodeOpLdrb_wxwu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84391 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84396 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x39400000UL, 0xffc00000UL, DecodeOpLdrb_wuo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84400 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84405 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x38400000UL, 0xffe00000UL, DecodeOpLdrb_wxi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84409 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84414 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xf860e800UL, 0xffe0ec00UL, DecodeOpLdr_xxxs<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84418 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84423 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xf860c800UL, 0xffe0ec00UL, DecodeOpLdr_xxws<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84427 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84432 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xf8606800UL, 0xffe0ec00UL, DecodeOpLdr_xxxu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84436 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84441 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xf8604800UL, 0xffe0ec00UL, DecodeOpLdr_xxwu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84445 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84450 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xb860e800UL, 0xffe0ec00UL, DecodeOpLdr_wxxs<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84454 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84459 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xb860c800UL, 0xffe0ec00UL, DecodeOpLdr_wxws<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84463 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84468 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xb8606800UL, 0xffe0ec00UL, DecodeOpLdr_wxxu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84472 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84477 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xb8604800UL, 0xffe0ec00UL, DecodeOpLdr_wxwu<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84481 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84486 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x58000000UL, 0xff000000UL, DecodeOpLdr_xlit<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84490 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84495 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x18000000UL, 0xff000000UL, DecodeOpLdr_wlit<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84499 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84504 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xf9400000UL, 0xffc00000UL, DecodeOpLdr_xuo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84508 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84513 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xf8400000UL, 0xffe00000UL, DecodeOpLdr_xxi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84517 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84522 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xb9400000UL, 0xffc00000UL, DecodeOpLdr_wuo<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84526 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84531 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xb8400000UL, 0xffe00000UL, DecodeOpLdr_wxi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84535 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84540 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x68400000UL, 0xfe400000UL, DecodeOpLdpsw_xxi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84544 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84549 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xa8400000UL, 0xfe400000UL, DecodeOpLdp_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84553 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84558 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x28400000UL, 0xfe400000UL, DecodeOpLdp_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84562 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84567 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x48408000UL, 0xffe08000UL, DecodeOpLdaxrh_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84571 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84576 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x8408000UL, 0xffe08000UL, DecodeOpLdaxrb_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84580 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84585 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xc8408000UL, 0xffe08000UL, DecodeOpLdaxr_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84589 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84594 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x88408000UL, 0xffe08000UL, DecodeOpLdaxr_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84598 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84603 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xc8608000UL, 0xffe08000UL, DecodeOpLdaxp_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84607 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84612 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x88608000UL, 0xffe08000UL, DecodeOpLdaxp_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84616 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84621 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x48dffc00UL, 0xfffffc00UL, DecodeOpLdarh_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84625 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84630 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x8dffc00UL, 0xfffffc00UL, DecodeOpLdarb_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84634 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84639 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xc8dffc00UL, 0xfffffc00UL, DecodeOpLdar_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84643 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84648 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x88dffc00UL, 0xfffffc00UL, DecodeOpLdar_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84652 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84657 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xd4000002UL, 0xffe0001fUL, DecodeOpHvc<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84661 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84666 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xd4400000UL, 0xffe0001fUL, DecodeOpHlt<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84670 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84675 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x93c00000UL, 0xffe00000UL, DecodeOpExtr_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84679 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84684 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x13800000UL, 0xffe08000UL, DecodeOpExtr_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84688 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84693 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xd69f03e0UL, 0xffffffffUL, DecodeOpEret<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84697 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84702 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xcac00000UL, 0xffe00000UL, DecodeOpEor_xror<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84706 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84711 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xca800000UL, 0xffe00000UL, DecodeOpEor_xasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84715 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84720 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xca400000UL, 0xffe00000UL, DecodeOpEor_xlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84724 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84729 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xca000000UL, 0xffe00000UL, DecodeOpEor_xlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84733 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84738 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x4ac00000UL, 0xffe08000UL, DecodeOpEor_wror<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84742 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84747 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x4a800000UL, 0xffe08000UL, DecodeOpEor_wasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84751 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84756 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x4a400000UL, 0xffe08000UL, DecodeOpEor_wlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84760 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84765 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x4a000000UL, 0xffe08000UL, DecodeOpEor_wlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84769 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84774 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xd2000000UL, 0xff800000UL, DecodeOpEor_xi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84778 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84783 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x52000000UL, 0xffc00000UL, DecodeOpEor_wi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84787 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84792 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xcae00000UL, 0xffe00000UL, DecodeOpEon_xror<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84796 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84801 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xcaa00000UL, 0xffe00000UL, DecodeOpEon_xasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84805 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84810 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xca600000UL, 0xffe00000UL, DecodeOpEon_xlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84814 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84819 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xca200000UL, 0xffe00000UL, DecodeOpEon_xlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84823 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84828 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x4ae00000UL, 0xffe08000UL, DecodeOpEon_wror<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84832 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84837 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x4aa00000UL, 0xffe08000UL, DecodeOpEon_wasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84841 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84846 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x4a600000UL, 0xffe08000UL, DecodeOpEon_wlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84850 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84855 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x4a200000UL, 0xffe08000UL, DecodeOpEon_wlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84859 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84864 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xd6bf03e0UL, 0xffffffffUL, DecodeOpDrps<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84868 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84873 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xd4a00003UL, 0xffe0001fUL, DecodeOpDcps3<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84877 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84882 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xd4a00002UL, 0xffe0001fUL, DecodeOpDcps2<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84886 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84891 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xd4a00001UL, 0xffe0001fUL, DecodeOpDcps1<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84895 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84900 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xda800400UL, 0xffe00c00UL, DecodeOpCsneg_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84904 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84909 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x5a800400UL, 0xffe00c00UL, DecodeOpCsneg_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84913 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84918 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xda800000UL, 0xffe00c00UL, DecodeOpCsinv_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84922 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84927 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x5a800000UL, 0xffe00c00UL, DecodeOpCsinv_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84931 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84936 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x9a800400UL, 0xffe00c00UL, DecodeOpCsinc_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84940 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84945 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x1a800400UL, 0xffe00c00UL, DecodeOpCsinc_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84949 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84954 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x9a800000UL, 0xffe00c00UL, DecodeOpCsel_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84958 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84963 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x1a800000UL, 0xffe00c00UL, DecodeOpCsel_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84967 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84972 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xdac01000UL, 0xfffffc00UL, DecodeOpClz_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84976 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84981 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x5ac01000UL, 0xfffffc00UL, DecodeOpClz_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84985 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84990 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xdac01400UL, 0xfffffc00UL, DecodeOpCls_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84994 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 84999 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x5ac01400UL, 0xfffffc00UL, DecodeOpCls_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85003 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85008 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xd503305fUL, 0xfffff0ffUL, DecodeOpClrex<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85012 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85017 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xfa400000UL, 0xffe00c10UL, DecodeOpCcmp_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85021 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85026 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x7a400000UL, 0xffe00c10UL, DecodeOpCcmp_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85030 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85035 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xfa400800UL, 0xffe00c10UL, DecodeOpCcmp_xi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85039 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85044 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x7a400800UL, 0xffe00c10UL, DecodeOpCcmp_wi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85048 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85053 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xba400000UL, 0xffe00c10UL, DecodeOpCcmn_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85057 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85062 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x3a400000UL, 0xffe00c10UL, DecodeOpCcmn_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85066 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85071 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xba400800UL, 0xffe00c10UL, DecodeOpCcmn_xi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85075 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85080 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x3a400800UL, 0xffe00c10UL, DecodeOpCcmn_wi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85084 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85089 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xb4000000UL, 0xff000000UL, DecodeOpCbz_xlit<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85093 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85098 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x34000000UL, 0xff000000UL, DecodeOpCbz_wlit<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85102 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85107 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xb5000000UL, 0xff000000UL, DecodeOpCbnz_xlit<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85111 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85116 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x35000000UL, 0xff000000UL, DecodeOpCbnz_wlit<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85120 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85125 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xd4200000UL, 0xffe0001fUL, DecodeOpBrk<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85129 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85134 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xd61f0000UL, 0xfffffc1fUL, DecodeOpBr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85138 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85143 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xd63f0000UL, 0xfffffc1fUL, DecodeOpBlr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85147 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85152 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x94000000UL, 0xfc000000UL, DecodeOpBl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85156 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85161 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xeae00000UL, 0xffe00000UL, DecodeOpBics_xror<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85165 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85170 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xeaa00000UL, 0xffe00000UL, DecodeOpBics_xasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85174 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85179 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xea600000UL, 0xffe00000UL, DecodeOpBics_xlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85183 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85188 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xea200000UL, 0xffe00000UL, DecodeOpBics_xlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85192 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85197 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x6ae00000UL, 0xffe08000UL, DecodeOpBics_wror<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85201 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85206 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x6aa00000UL, 0xffe08000UL, DecodeOpBics_wasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85210 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85215 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x6a600000UL, 0xffe08000UL, DecodeOpBics_wlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85219 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85224 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x6a200000UL, 0xffe08000UL, DecodeOpBics_wlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85228 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85233 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x8ae00000UL, 0xffe00000UL, DecodeOpBic_xror<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85237 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85242 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x8aa00000UL, 0xffe00000UL, DecodeOpBic_xasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85246 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85251 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x8a600000UL, 0xffe00000UL, DecodeOpBic_xlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85255 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85260 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x8a200000UL, 0xffe00000UL, DecodeOpBic_xlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85264 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85269 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xae00000UL, 0xffe08000UL, DecodeOpBic_wror<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85273 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85278 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xaa00000UL, 0xffe08000UL, DecodeOpBic_wasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85282 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85287 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xa600000UL, 0xffe08000UL, DecodeOpBic_wlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85291 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85296 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xa200000UL, 0xffe08000UL, DecodeOpBic_wlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85300 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85305 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xb3400000UL, 0xffc00000UL, DecodeOpBfm_x<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85309 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85314 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x33000000UL, 0xffe08000UL, DecodeOpBfm_w<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85318 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85323 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x54000000UL, 0xff000010UL, DecodeOpB_cond<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85327 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85332 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x14000000UL, 0xfc000000UL, DecodeOpB<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85336 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85341 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x9ac02800UL, 0xffe0fc00UL, DecodeOpAsr_xxx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85345 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85350 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x1ac02800UL, 0xffe0fc00UL, DecodeOpAsr_www<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85354 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85359 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xeac00000UL, 0xffe00000UL, DecodeOpAnds_xror<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85363 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85368 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xea800000UL, 0xffe00000UL, DecodeOpAnds_xasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85372 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85377 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xea400000UL, 0xffe00000UL, DecodeOpAnds_xlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85381 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85386 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xea000000UL, 0xffe00000UL, DecodeOpAnds_xlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85390 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85395 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x6ac00000UL, 0xffe08000UL, DecodeOpAnds_wror<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85399 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85404 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x6a800000UL, 0xffe08000UL, DecodeOpAnds_wasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85408 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85413 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x6a400000UL, 0xffe08000UL, DecodeOpAnds_wlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85417 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85422 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x6a000000UL, 0xffe08000UL, DecodeOpAnds_wlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85426 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85431 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xf2000000UL, 0xff800000UL, DecodeOpAnds_xi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85435 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85440 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x72000000UL, 0xffc00000UL, DecodeOpAnds_wi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85444 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85449 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x8ac00000UL, 0xffe00000UL, DecodeOpAnd_xror<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85453 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85458 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x8a800000UL, 0xffe00000UL, DecodeOpAnd_xasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85462 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85467 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x8a400000UL, 0xffe00000UL, DecodeOpAnd_xlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85471 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85476 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x8a000000UL, 0xffe00000UL, DecodeOpAnd_xlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85480 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85485 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xac00000UL, 0xffe08000UL, DecodeOpAnd_wror<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85489 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85494 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xa800000UL, 0xffe08000UL, DecodeOpAnd_wasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85498 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85503 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xa400000UL, 0xffe08000UL, DecodeOpAnd_wlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85507 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85512 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xa000000UL, 0xffe08000UL, DecodeOpAnd_wlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85516 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85521 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x92000000UL, 0xff800000UL, DecodeOpAnd_xi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85525 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85530 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x12000000UL, 0xffc00000UL, DecodeOpAnd_wi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85534 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85539 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x90000000UL, 0x9f000000UL, DecodeOpAdrp<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85543 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85548 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x10000000UL, 0x9f000000UL, DecodeOpAdr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85552 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85557 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xab800000UL, 0xffe00000UL, DecodeOpAdds_xasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85561 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85566 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xab400000UL, 0xffe00000UL, DecodeOpAdds_xlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85570 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85575 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xab000000UL, 0xffe00000UL, DecodeOpAdds_xlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85579 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85584 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x2b800000UL, 0xffe08000UL, DecodeOpAdds_wasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85588 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85593 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x2b400000UL, 0xffe08000UL, DecodeOpAdds_wlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85597 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85602 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x2b000000UL, 0xffe08000UL, DecodeOpAdds_wlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85606 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85611 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xb1000000UL, 0xff800000UL, DecodeOpAdds_xi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85615 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85620 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x31000000UL, 0xff800000UL, DecodeOpAdds_wi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85624 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85629 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xab206000UL, 0xffe0e000UL, DecodeOpAdds_xuxtx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85633 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85638 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xab204000UL, 0xffe0e000UL, DecodeOpAdds_xuxtw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85642 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85647 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xab202000UL, 0xffe0e000UL, DecodeOpAdds_xuxth<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85651 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85656 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xab200000UL, 0xffe0e000UL, DecodeOpAdds_xuxtb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85660 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85665 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xab20e000UL, 0xffe0e000UL, DecodeOpAdds_xsxtx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85669 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85674 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xab20c000UL, 0xffe0e000UL, DecodeOpAdds_xsxtw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85678 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85683 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xab20a000UL, 0xffe0e000UL, DecodeOpAdds_xsxth<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85687 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85692 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xab208000UL, 0xffe0e000UL, DecodeOpAdds_xsxtb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85696 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85701 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x2b206000UL, 0xffe0e000UL, DecodeOpAdds_wuxtx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85705 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85710 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x2b204000UL, 0xffe0e000UL, DecodeOpAdds_wuxtw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85714 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85719 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x2b202000UL, 0xffe0e000UL, DecodeOpAdds_wuxth<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85723 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85728 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x2b200000UL, 0xffe0e000UL, DecodeOpAdds_wuxtb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85732 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85737 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x2b20e000UL, 0xffe0e000UL, DecodeOpAdds_wsxtx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85741 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85746 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x2b20c000UL, 0xffe0e000UL, DecodeOpAdds_wsxtw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85750 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85755 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x2b20a000UL, 0xffe0e000UL, DecodeOpAdds_wsxth<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85759 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85764 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x2b208000UL, 0xffe0e000UL, DecodeOpAdds_wsxtb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85768 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85773 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x8b800000UL, 0xffe00000UL, DecodeOpAdd_xasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85777 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85782 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x8b400000UL, 0xffe00000UL, DecodeOpAdd_xlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85786 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85791 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x8b000000UL, 0xffe00000UL, DecodeOpAdd_xlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85795 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85800 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xb800000UL, 0xffe08000UL, DecodeOpAdd_wasr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85804 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85809 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xb400000UL, 0xffe08000UL, DecodeOpAdd_wlsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85813 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85818 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xb000000UL, 0xffe08000UL, DecodeOpAdd_wlsl<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85822 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85827 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x91000000UL, 0xff800000UL, DecodeOpAdd_xi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85831 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85836 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x11000000UL, 0xff800000UL, DecodeOpAdd_wi<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85840 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85845 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x8b206000UL, 0xffe0e000UL, DecodeOpAdd_xuxtx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85849 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85854 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x8b204000UL, 0xffe0e000UL, DecodeOpAdd_xuxtw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85858 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85863 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x8b202000UL, 0xffe0e000UL, DecodeOpAdd_xuxth<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85867 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85872 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x8b200000UL, 0xffe0e000UL, DecodeOpAdd_xuxtb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85876 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85881 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x8b20e000UL, 0xffe0e000UL, DecodeOpAdd_xsxtx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85885 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85890 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x8b20c000UL, 0xffe0e000UL, DecodeOpAdd_xsxtw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85894 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85899 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x8b20a000UL, 0xffe0e000UL, DecodeOpAdd_xsxth<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85903 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85908 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x8b208000UL, 0xffe0e000UL, DecodeOpAdd_xsxtb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85912 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85917 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xb206000UL, 0xffe0e000UL, DecodeOpAdd_wuxtx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85921 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85926 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xb204000UL, 0xffe0e000UL, DecodeOpAdd_wuxtw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85930 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85935 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xb202000UL, 0xffe0e000UL, DecodeOpAdd_wuxth<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85939 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85944 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xb200000UL, 0xffe0e000UL, DecodeOpAdd_wuxtb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85948 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85953 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xb20e000UL, 0xffe0e000UL, DecodeOpAdd_wsxtx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85957 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85962 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xb20c000UL, 0xffe0e000UL, DecodeOpAdd_wsxtw<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85966 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85971 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xb20a000UL, 0xffe0e000UL, DecodeOpAdd_wsxth<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85975 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85980 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xb208000UL, 0xffe0e000UL, DecodeOpAdd_wsxtb<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85984 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85989 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xba000000UL, 0xffe0fc00UL, DecodeOpAdcs_xxx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85993 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 85998 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x3a000000UL, 0xffe0fc00UL, DecodeOpAdcs_www<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 86002 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 86007 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x9a000000UL, 0xffe0fc00UL, DecodeOpAdc_xxx<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 86011 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 86016 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0x1a000000UL, 0xffe0fc00UL, DecodeOpAdc_www<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 86020 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
	decode_table.push_back(DecodeTableEntry<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 86025 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(0xd5000000UL, 0xffe00000UL, DecodeOpMsr<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 86029 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>));
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 86036 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 86039 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
Decoder<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 86044 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::~Decoder()
{
	InvalidateDecodingCache();
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 86053 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 86056 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 86061 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *Decoder<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 86065 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::NCDecode(uint64_t addr, CodeType code)
{
	Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 86071 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	> *operation;
	unsigned int count = decode_table.size();
	unsigned int idx;
	for(idx = 0; idx < count; idx++)
	{
		if((code & decode_table[idx].opcode_mask) == decode_table[idx].opcode)
		{
			operation = decode_table[idx].decode(code, addr);
			return operation;
		}
	}
	operation = new Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 86086 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	>(code, addr, "???");
	return operation;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 86094 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 86097 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
void Decoder<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 86102 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::InvalidateDecodingCache()
{
	uint32_t index;
	mru_page = 0;
	for(index = 0; index < NUM_DECODE_HASH_TABLE_ENTRIES; index++)
	{
		DecodeMapPage<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
		ARCH
#line 86112 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
		> *page, *next_page;
		page = decode_hash_table[index];
		if(page)
		{
			do
			{
				next_page = page->next;
				delete page;
				page = next_page;
			} while(page);
			decode_hash_table[index] = 0;
		}
	}
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 86131 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 86134 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
void Decoder<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 86139 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::InvalidateDecodingCacheEntry(uint64_t addr)
{
	uint64_t page_key = addr / 4 / NUM_OPERATIONS_PER_PAGE;
	if(mru_page && mru_page->key == page_key) mru_page = 0;
	uint32_t index = page_key % NUM_DECODE_HASH_TABLE_ENTRIES; // hash the key
	DecodeMapPage<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 86148 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	> *prev, *cur;
	cur = decode_hash_table[index];
	if(cur)
	{
		if(cur->key == page_key)
		{
			decode_hash_table[index] = cur->next;
			delete cur;
			return;
		}
		prev = cur;
		cur = cur->next;
		if(cur)
		{
			do
			{
				if(cur->key == page_key)
				{
					prev->next = cur->next;
					cur->next = 0;
					delete cur;
					return;
				}
				prev = cur;
			} while((cur = cur->next) != 0);
		}
	}
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 86181 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 86184 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
inline DecodeMapPage<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 86189 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *Decoder<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 86193 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::FindPage(uint64_t page_key)
{
	if(mru_page && mru_page->key == page_key) return mru_page;
	uint32_t index = page_key % NUM_DECODE_HASH_TABLE_ENTRIES; // hash the key
	DecodeMapPage<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 86201 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	> *prev, *cur;
	cur = decode_hash_table[index];
	if(cur)
	{
		if(cur->key == page_key)
		{
			mru_page = cur;
			return cur;
		}
		prev = cur;
		cur = cur->next;
		if(cur)
		{
			do
			{
				if(cur->key == page_key)
				{
					prev->next = cur->next;
					cur->next= decode_hash_table[index];
					decode_hash_table[index] = cur;
					mru_page = cur;
					return cur;
				}
				prev = cur;
			} while((cur = cur->next) != 0);
		}
	}
	return 0;
}

template <
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
typename
#line 86235 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 86238 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>
Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 86243 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
> *Decoder<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
ARCH
#line 86247 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
>::Decode(uint64_t addr, CodeType insn)
{
	Operation<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 86253 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	> *operation;
	uint64_t page_key = addr / 4 / NUM_OPERATIONS_PER_PAGE;
	DecodeMapPage<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
	ARCH
#line 86259 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
	> *page;
	page = FindPage(page_key);
	if(!page)
	{
		page = new DecodeMapPage<
#line 44 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.isa"
		ARCH
#line 86267 "unisim/component/cxx/processor/arm/isa/arm64/aarch64dec.tcc"
		> (page_key);
		uint32_t index = page_key % NUM_DECODE_HASH_TABLE_ENTRIES; // hash the key
		page->next = decode_hash_table[index];
		decode_hash_table[index] = page;
		mru_page = page;
	}
	operation = page->operation[(addr / 4) & (NUM_OPERATIONS_PER_PAGE - 1)];
	if(operation)
	{
		if(operation->GetEncoding() == insn && operation->GetAddr() == addr)
		return operation;
		delete operation;
	}
	operation = NCDecode(addr, insn);
	page->operation[(addr / 4) & (NUM_OPERATIONS_PER_PAGE - 1)] = operation;
	return operation;
}

} } } } } } }
