// Seed: 701319926
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1 = id_4;
endmodule
module module_1 (
    input supply1 id_0,
    input supply1 id_1,
    input wire id_2,
    input supply0 id_3,
    output wor id_4,
    input wire id_5,
    input supply1 id_6,
    input wor id_7,
    input supply0 id_8,
    output uwire id_9,
    input uwire id_10,
    input tri id_11,
    input tri id_12,
    output tri0 id_13,
    input tri1 id_14,
    input tri0 id_15
);
  wire id_17;
  module_0(
      id_17, id_17, id_17, id_17
  );
endmodule
