<?xml version="1.0" encoding="UTF-8"?>
<rootTag>
<Award>
<AwardTitle>Collaborative Research:  III-V Nanopillars Grown on Si Substrates</AwardTitle>
<AwardEffectiveDate>08/15/2008</AwardEffectiveDate>
<AwardExpirationDate>07/31/2011</AwardExpirationDate>
<AwardTotalIntnAmount>180000.00</AwardTotalIntnAmount>
<AwardAmount>180000</AwardAmount>
<AwardInstrument>
<Value>Standard Grant</Value>
</AwardInstrument>
<Organization>
<Code>07010000</Code>
<Directorate>
<Abbreviation>ENG</Abbreviation>
<LongName>Directorate For Engineering</LongName>
</Directorate>
<Division>
<Abbreviation>ECCS</Abbreviation>
<LongName>Div Of Electrical, Commun &amp; Cyber Sys</LongName>
</Division>
</Organization>
<ProgramOfficer>
<SignBlockName>Usha Varshney</SignBlockName>
</ProgramOfficer>
<AbstractNarration>Abstract&lt;br/&gt;&lt;br/&gt;The program objective is to explore the growth, structure, optical and electronic transport properties of III-V patterned nanopillars formed on silicon substrate for potential novel electronic and optoelectronic applications. The pillar formation involves a hybrid approach which combines a lithographically patterned substrate and a catalyst layer using either molecular beam or metal organic vapour phase epitaxial techniques. The introduction of the catalyst enables highly crystalline pillar formation despite the 13% lattice-mismatch to the silicon substrate. This is a promising approach to integration of direct bandgap, high mobility III-V nanostructures into the CMOS platform.&lt;br/&gt;&lt;br/&gt;The Intellectual merit of this proposal is the novel approach that will enable patterned selective growth of III-V nanopillars within a masked Si substrate, by manipulating the diffusion process of catalytic seeds on the substrates. In the end, a III-V vertical pillar based LED and photodetector on the same Si substrate will be fabricated, as a demonstration of the transformative concept of this heterogeneous integration of on-chip optical interconnect. The scientific outcomes will have applications in future high speed, low power electronic devices and on-chip opto-electronics.&lt;br/&gt;&lt;br/&gt;The Broader impacts of this activity combines expertise and infrastructure from two universities in complementary areas of nanomaterials growth, characterization, patterning, device fabrication and modeling.  The exposure and training of the next generation of scientists and engineers occurs through substantial involvement of graduate, undergraduate students, targeted toward the participation of underrepresented groups.  Specific involvement of high school students during summer programs is planned for each year at UCLA and ASU.&lt;br/&gt;&lt;br/&gt;</AbstractNarration>
<MinAmdLetterDate>08/04/2008</MinAmdLetterDate>
<MaxAmdLetterDate>08/04/2008</MaxAmdLetterDate>
<ARRAAmount/>
<AwardID>0824258</AwardID>
<Investigator>
<FirstName>Richard</FirstName>
<LastName>Akis</LastName>
<EmailAddress>Richard.Akis@asu.edu</EmailAddress>
<StartDate>08/04/2008</StartDate>
<EndDate/>
<RoleCode>Co-Principal Investigator</RoleCode>
</Investigator>
<Investigator>
<FirstName>Hongbin</FirstName>
<LastName>Yu</LastName>
<EmailAddress>hongbin.yu@asu.edu</EmailAddress>
<StartDate>08/04/2008</StartDate>
<EndDate/>
<RoleCode>Principal Investigator</RoleCode>
</Investigator>
<Institution>
<Name>Arizona State University</Name>
<CityName>TEMPE</CityName>
<ZipCode>852816011</ZipCode>
<PhoneNumber>4809655479</PhoneNumber>
<StreetAddress>ORSPA</StreetAddress>
<CountryName>United States</CountryName>
<StateName>Arizona</StateName>
<StateCode>AZ</StateCode>
</Institution>
<FoaInformation>
<Code>0206000</Code>
<Name>Telecommunications</Name>
</FoaInformation>
<ProgramElement>
<Code>1517</Code>
<Text>EPMD-ElectrnPhoton&amp;MagnDevices</Text>
</ProgramElement>
<ProgramReference>
<Code>0000</Code>
<Text>UNASSIGNED</Text>
</ProgramReference>
<ProgramReference>
<Code>101E</Code>
<Text>Printed and flexible electronics</Text>
</ProgramReference>
<ProgramReference>
<Code>OTHR</Code>
<Text>OTHER RESEARCH OR EDUCATION</Text>
</ProgramReference>
</Award>
</rootTag>
