// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Slow Corner delays for the design using part EP4CE115F29C7,
// with speed grade 7, core voltage 1.2VmV, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "skeleton")
  (DATE "11/26/2018 14:44:19")
  (VENDOR "Altera")
  (PROGRAM "Quartus Prime")
  (VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE lcd_data\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4704:4704:4704) (4629:4629:4629))
        (IOPATH i o (2568:2568:2568) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE lcd_data\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4302:4302:4302) (3958:3958:3958))
        (IOPATH i o (2588:2588:2588) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE lcd_data\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4698:4698:4698) (4291:4291:4291))
        (IOPATH i o (2588:2588:2588) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE lcd_data\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3656:3656:3656) (3541:3541:3541))
        (IOPATH i o (2548:2548:2548) (2514:2514:2514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE lcd_data\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3435:3435:3435) (3356:3356:3356))
        (IOPATH i o (2588:2588:2588) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE lcd_data\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3864:3864:3864) (3842:3842:3842))
        (IOPATH i o (2588:2588:2588) (2554:2554:2554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE lcd_data\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4096:4096:4096) (4045:4045:4045))
        (IOPATH i o (2568:2568:2568) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE lcd_data\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (5978:5978:5978) (5376:5376:5376))
        (IOPATH i o (3639:3639:3639) (3684:3684:3684))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE lcd_en\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3238:3238:3238) (3213:3213:3213))
        (IOPATH i o (2558:2558:2558) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE lcd_rs\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2785:2785:2785) (2717:2717:2717))
        (IOPATH i o (2578:2578:2578) (2544:2544:2544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg1\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2132:2132:2132) (2043:2043:2043))
        (IOPATH i o (2560:2560:2560) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg1\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3041:3041:3041) (2923:2923:2923))
        (IOPATH i o (3713:3713:3713) (3750:3750:3750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg1\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2034:2034:2034) (1942:1942:1942))
        (IOPATH i o (2530:2530:2530) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg1\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1908:1908:1908) (1754:1754:1754))
        (IOPATH i o (2452:2452:2452) (2441:2441:2441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg1\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1868:1868:1868) (1800:1800:1800))
        (IOPATH i o (2452:2452:2452) (2441:2441:2441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg1\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3349:3349:3349) (3086:3086:3086))
        (IOPATH i o (3629:3629:3629) (3674:3674:3674))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg1\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3009:3009:3009) (3271:3271:3271))
        (IOPATH i o (2431:2431:2431) (2442:2442:2442))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg2\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1076:1076:1076) (974:974:974))
        (IOPATH i o (2442:2442:2442) (2431:2431:2431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg2\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2222:2222:2222) (2039:2039:2039))
        (IOPATH i o (2548:2548:2548) (2514:2514:2514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg2\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2717:2717:2717) (2485:2485:2485))
        (IOPATH i o (2538:2538:2538) (2504:2504:2504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg2\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2372:2372:2372) (2157:2157:2157))
        (IOPATH i o (2558:2558:2558) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg2\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1673:1673:1673) (1639:1639:1639))
        (IOPATH i o (2558:2558:2558) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg2\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2945:2945:2945) (2700:2700:2700))
        (IOPATH i o (3629:3629:3629) (3674:3674:3674))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg2\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1726:1726:1726) (1889:1889:1889))
        (IOPATH i o (3684:3684:3684) (3639:3639:3639))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_CLK\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1678:1678:1678) (1650:1650:1650))
        (IOPATH i o (2550:2550:2550) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_HS\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4805:4805:4805) (4590:4590:4590))
        (IOPATH i o (2500:2500:2500) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_VS\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3700:3700:3700) (3530:3530:3530))
        (IOPATH i o (2550:2550:2550) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_BLANK\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (4394:4394:4394) (4190:4190:4190))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (836:836:836) (744:744:744))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1060:1060:1060) (935:935:935))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (837:837:837) (743:743:743))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (799:799:799) (704:704:704))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1218:1218:1218) (1149:1149:1149))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (748:748:748) (639:639:639))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2141:2141:2141) (1942:1942:1942))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_R\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1451:1451:1451) (1360:1360:1360))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1601:1601:1601) (1443:1443:1443))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1254:1254:1254) (1087:1087:1087))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2058:2058:2058) (1815:1815:1815))
        (IOPATH i o (2530:2530:2530) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1176:1176:1176) (1007:1007:1007))
        (IOPATH i o (2500:2500:2500) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1631:1631:1631) (1479:1479:1479))
        (IOPATH i o (2550:2550:2550) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1700:1700:1700) (1461:1461:1461))
        (IOPATH i o (2560:2560:2560) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1496:1496:1496) (1292:1292:1292))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_G\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1465:1465:1465) (1253:1253:1253))
        (IOPATH i o (2550:2550:2550) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (771:771:771) (663:663:663))
        (IOPATH i o (2560:2560:2560) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (813:813:813) (722:722:722))
        (IOPATH i o (2570:2570:2570) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1489:1489:1489) (1272:1272:1272))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1035:1035:1035) (914:914:914))
        (IOPATH i o (2560:2560:2560) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1064:1064:1064) (935:935:935))
        (IOPATH i o (2560:2560:2560) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1482:1482:1482) (1390:1390:1390))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1207:1207:1207) (1043:1043:1043))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE VGA_B\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1651:1651:1651) (1529:1529:1529))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE CLOCK_50\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (704:704:704) (788:788:788))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE CLOCK_50\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (162:162:162) (156:156:156))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[0\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (263:263:263) (333:333:333))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE resetn\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (634:634:634) (718:718:718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[17\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (792:792:792) (807:807:807))
        (PORT datab (251:251:251) (282:282:282))
        (PORT datac (732:732:732) (743:743:743))
        (PORT datad (733:733:733) (751:751:751))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1897:1897:1897))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4265:4265:4265) (4021:4021:4021))
        (PORT sclr (1217:1217:1217) (1223:1223:1223))
        (PORT ena (1307:1307:1307) (1246:1246:1246))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[1\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (270:270:270) (342:342:342))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1897:1897:1897))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4265:4265:4265) (4021:4021:4021))
        (PORT sclr (1217:1217:1217) (1223:1223:1223))
        (PORT ena (1307:1307:1307) (1246:1246:1246))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[2\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (270:270:270) (344:344:344))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1897:1897:1897))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4265:4265:4265) (4021:4021:4021))
        (PORT sclr (1217:1217:1217) (1223:1223:1223))
        (PORT ena (1307:1307:1307) (1246:1246:1246))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[3\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1897:1897:1897))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4265:4265:4265) (4021:4021:4021))
        (PORT sclr (1217:1217:1217) (1223:1223:1223))
        (PORT ena (1307:1307:1307) (1246:1246:1246))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[4\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (348:348:348))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1897:1897:1897))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4265:4265:4265) (4021:4021:4021))
        (PORT sclr (1217:1217:1217) (1223:1223:1223))
        (PORT ena (1307:1307:1307) (1246:1246:1246))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[5\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (269:269:269) (341:341:341))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1897:1897:1897))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4265:4265:4265) (4021:4021:4021))
        (PORT sclr (1217:1217:1217) (1223:1223:1223))
        (PORT ena (1307:1307:1307) (1246:1246:1246))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[6\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (347:347:347))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1897:1897:1897))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4265:4265:4265) (4021:4021:4021))
        (PORT sclr (1217:1217:1217) (1223:1223:1223))
        (PORT ena (1307:1307:1307) (1246:1246:1246))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[7\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (268:268:268) (341:341:341))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1897:1897:1897))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4265:4265:4265) (4021:4021:4021))
        (PORT sclr (1217:1217:1217) (1223:1223:1223))
        (PORT ena (1307:1307:1307) (1246:1246:1246))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[8\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (349:349:349))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1897:1897:1897))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4265:4265:4265) (4021:4021:4021))
        (PORT sclr (1217:1217:1217) (1223:1223:1223))
        (PORT ena (1307:1307:1307) (1246:1246:1246))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[9\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (268:268:268) (340:340:340))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1885:1885:1885) (1898:1898:1898))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4248:4248:4248) (4005:4005:4005))
        (PORT sclr (931:931:931) (954:954:954))
        (PORT ena (1343:1343:1343) (1283:1283:1283))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[10\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (268:268:268) (341:341:341))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1885:1885:1885) (1898:1898:1898))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4248:4248:4248) (4005:4005:4005))
        (PORT sclr (931:931:931) (954:954:954))
        (PORT ena (1343:1343:1343) (1283:1283:1283))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[11\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (269:269:269) (341:341:341))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1885:1885:1885) (1898:1898:1898))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4248:4248:4248) (4005:4005:4005))
        (PORT sclr (931:931:931) (954:954:954))
        (PORT ena (1343:1343:1343) (1283:1283:1283))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[12\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (351:351:351))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1885:1885:1885) (1898:1898:1898))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4248:4248:4248) (4005:4005:4005))
        (PORT sclr (931:931:931) (954:954:954))
        (PORT ena (1343:1343:1343) (1283:1283:1283))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|LessThan4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (275:275:275) (354:354:354))
        (PORT datab (273:273:273) (347:347:347))
        (PORT datac (240:240:240) (315:315:315))
        (PORT datad (244:244:244) (310:310:310))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[13\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT datab (270:270:270) (343:343:343))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1885:1885:1885) (1898:1898:1898))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4248:4248:4248) (4005:4005:4005))
        (PORT sclr (931:931:931) (954:954:954))
        (PORT ena (1343:1343:1343) (1283:1283:1283))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[14\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (349:349:349))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1885:1885:1885) (1898:1898:1898))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4248:4248:4248) (4005:4005:4005))
        (PORT sclr (931:931:931) (954:954:954))
        (PORT ena (1343:1343:1343) (1283:1283:1283))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[15\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT datab (438:438:438) (470:470:470))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1885:1885:1885) (1898:1898:1898))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4248:4248:4248) (4005:4005:4005))
        (PORT sclr (931:931:931) (954:954:954))
        (PORT ena (1343:1343:1343) (1283:1283:1283))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[16\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT datab (272:272:272) (344:344:344))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1885:1885:1885) (1898:1898:1898))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4248:4248:4248) (4005:4005:4005))
        (PORT sclr (931:931:931) (954:954:954))
        (PORT ena (1343:1343:1343) (1283:1283:1283))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|LessThan4\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (438:438:438) (470:470:470))
        (PORT datac (238:238:238) (313:313:313))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|LessThan4\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (238:238:238) (313:313:313))
        (PORT datad (242:242:242) (309:309:309))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|delay\[17\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT datad (242:242:242) (308:308:308))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|delay\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1885:1885:1885) (1898:1898:1898))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4248:4248:4248) (4005:4005:4005))
        (PORT sclr (931:931:931) (954:954:954))
        (PORT ena (1343:1343:1343) (1283:1283:1283))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|LessThan4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (482:482:482))
        (PORT datab (271:271:271) (345:345:345))
        (PORT datac (239:239:239) (315:315:315))
        (PORT datad (241:241:241) (307:307:307))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|LessThan4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (275:275:275) (353:353:353))
        (PORT datab (271:271:271) (345:345:345))
        (PORT datac (239:239:239) (315:315:315))
        (PORT datad (241:241:241) (307:307:307))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|LessThan4\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (592:592:592) (545:545:545))
        (PORT datab (271:271:271) (344:344:344))
        (PORT datac (653:653:653) (628:628:628))
        (PORT datad (677:677:677) (644:644:644))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Selector0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (375:375:375))
        (PORT datab (294:294:294) (368:368:368))
        (PORT datad (448:448:448) (473:473:473))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|cstart)
    (DELAY
      (ABSOLUTE
        (PORT clk (1885:1885:1885) (1898:1898:1898))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4248:4248:4248) (4005:4005:4005))
        (PORT ena (1388:1388:1388) (1329:1329:1329))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|prestart\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (411:411:411) (434:434:434))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|prestart)
    (DELAY
      (ABSOLUTE
        (PORT clk (1887:1887:1887) (1900:1900:1900))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4211:4211:4211) (3979:3979:3979))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|mstart\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (352:352:352))
        (PORT datab (1183:1183:1183) (1076:1076:1076))
        (PORT datad (411:411:411) (434:434:434))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|mstart)
    (DELAY
      (ABSOLUTE
        (PORT clk (1887:1887:1887) (1900:1900:1900))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4211:4211:4211) (3979:3979:3979))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|state2\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (312:312:312) (397:397:397))
        (PORT datad (969:969:969) (949:949:949))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|state2\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1876:1876:1876) (1889:1889:1889))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4410:4410:4410) (4207:4207:4207))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Selector38\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (316:316:316) (401:401:401))
        (PORT datac (269:269:269) (358:358:358))
        (PORT datad (256:256:256) (327:327:327))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add5\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (318:318:318) (403:403:403))
        (PORT datac (271:271:271) (359:359:359))
        (PORT datad (258:258:258) (328:328:328))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (340:340:340))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Selector40\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (291:291:291))
        (PORT datab (239:239:239) (275:275:275))
        (PORT datad (191:191:191) (211:211:211))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1876:1876:1876) (1889:1889:1889))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4410:4410:4410) (4207:4207:4207))
        (PORT ena (1655:1655:1655) (1610:1610:1610))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add5\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (263:263:263) (332:332:332))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Selector39\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (293:293:293))
        (PORT datab (243:243:243) (279:279:279))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1876:1876:1876) (1889:1889:1889))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4410:4410:4410) (4207:4207:4207))
        (PORT ena (1655:1655:1655) (1610:1610:1610))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add5\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (266:266:266) (340:340:340))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Selector38\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (245:245:245) (291:291:291))
        (PORT datab (221:221:221) (248:248:248))
        (PORT datad (208:208:208) (238:238:238))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1876:1876:1876) (1889:1889:1889))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4410:4410:4410) (4207:4207:4207))
        (PORT ena (1655:1655:1655) (1610:1610:1610))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add5\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (263:263:263) (333:333:333))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Selector37\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (291:291:291))
        (PORT datab (240:240:240) (276:276:276))
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|count\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1876:1876:1876) (1889:1889:1889))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4410:4410:4410) (4207:4207:4207))
        (PORT ena (1655:1655:1655) (1610:1610:1610))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add5\~8)
    (DELAY
      (ABSOLUTE
        (PORT datad (256:256:256) (326:326:326))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Selector36\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (384:384:384))
        (PORT datab (300:300:300) (387:387:387))
        (PORT datad (281:281:281) (359:359:359))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|count\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1876:1876:1876) (1889:1889:1889))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4410:4410:4410) (4207:4207:4207))
        (PORT ena (1655:1655:1655) (1610:1610:1610))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Selector34\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (299:299:299) (386:386:386))
        (PORT datad (253:253:253) (323:323:323))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|state2\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1876:1876:1876) (1889:1889:1889))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4410:4410:4410) (4207:4207:4207))
        (PORT ena (1655:1655:1655) (1610:1610:1610))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|mstart\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (316:316:316) (401:401:401))
        (PORT datac (269:269:269) (357:357:357))
        (PORT datad (962:962:962) (941:941:941))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|cdone\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (358:358:358))
        (PORT datab (1186:1186:1186) (1079:1079:1079))
        (PORT datad (413:413:413) (436:436:436))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|cdone)
    (DELAY
      (ABSOLUTE
        (PORT clk (1887:1887:1887) (1900:1900:1900))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4211:4211:4211) (3979:3979:3979))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Selector32\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (376:376:376))
        (PORT datab (240:240:240) (266:266:266))
        (PORT datad (447:447:447) (472:472:472))
        (IOPATH dataa combout (369:369:369) (392:392:392))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|state1\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1885:1885:1885) (1898:1898:1898))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4248:4248:4248) (4005:4005:4005))
        (PORT ena (1388:1388:1388) (1329:1329:1329))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Selector31\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (294:294:294) (368:368:368))
        (PORT datad (448:448:448) (474:474:474))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|state1\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1885:1885:1885) (1898:1898:1898))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4248:4248:4248) (4005:4005:4005))
        (PORT ena (1388:1388:1388) (1329:1329:1329))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|buf_changed_ack\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (713:713:713) (691:691:691))
        (PORT datab (272:272:272) (345:345:345))
        (PORT datad (274:274:274) (345:345:345))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|buf_changed_ack)
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1897:1897:1897))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4246:4246:4246) (4006:4006:4006))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE ps2_data\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (654:654:654) (738:738:738))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|ps2_data_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (4489:4489:4489) (4733:4733:4733))
        (PORT datad (3622:3622:3622) (3788:3788:3788))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|ps2_data_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1867:1867:1867) (1881:1881:1881))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_shift_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (767:767:767) (770:770:770))
        (PORT datad (3987:3987:3987) (4154:4154:4154))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE ps2_clock\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (634:634:634) (718:718:718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|ps2_clk_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (4584:4584:4584) (4842:4842:4842))
        (PORT datad (3622:3622:3622) (3788:3788:3788))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|ps2_clk_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1867:1867:1867) (1881:1881:1881))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|last_ps2_clk\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (547:547:547) (584:584:584))
        (PORT datad (3654:3654:3654) (3830:3830:3830))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|last_ps2_clk)
    (DELAY
      (ABSOLUTE
        (PORT clk (1870:1870:1870) (1883:1883:1883))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_count\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (539:539:539) (573:573:573))
        (PORT datab (284:284:284) (366:366:366))
        (PORT datac (282:282:282) (375:375:375))
        (PORT datad (3652:3652:3652) (3827:3827:3827))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_count\~3)
    (DELAY
      (ABSOLUTE
        (PORT datad (406:406:406) (389:389:389))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_count\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (541:541:541) (576:576:576))
        (PORT datab (286:286:286) (368:368:368))
        (PORT datac (282:282:282) (376:376:376))
        (PORT datad (3652:3652:3652) (3827:3827:3827))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1885:1885:1885))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1035:1035:1035) (977:977:977))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_count\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (437:437:437))
        (PORT datad (248:248:248) (316:316:316))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1885:1885:1885))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1035:1035:1035) (977:977:977))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_count\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (277:277:277) (356:356:356))
        (PORT datab (653:653:653) (597:597:597))
        (PORT datad (250:250:250) (318:318:318))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1885:1885:1885))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1035:1035:1035) (977:977:977))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|always1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (275:275:275) (354:354:354))
        (PORT datab (264:264:264) (333:333:333))
        (PORT datad (248:248:248) (316:316:316))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_count\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (275:275:275))
        (PORT datad (390:390:390) (370:370:370))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_count\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1870:1870:1870) (1883:1883:1883))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (901:901:901) (895:895:895))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|always1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (538:538:538) (573:573:573))
        (PORT datab (265:265:265) (335:335:335))
        (PORT datac (283:283:283) (376:376:376))
        (PORT datad (390:390:390) (370:370:370))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|Selector1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (499:499:499))
        (PORT datac (278:278:278) (371:371:371))
        (PORT datad (489:489:489) (535:535:535))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|ps2_clk_posedge)
    (DELAY
      (ABSOLUTE
        (PORT dataa (547:547:547) (584:584:584))
        (PORT datac (276:276:276) (369:369:369))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|Selector3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (289:289:289) (372:372:372))
        (PORT datad (198:198:198) (221:221:221))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|s_ps2_receiver\.PS2_STATE_3_PARITY_IN)
    (DELAY
      (ABSOLUTE
        (PORT clk (1870:1870:1870) (1883:1883:1883))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (4363:4363:4363) (4236:4236:4236))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|Selector4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (317:317:317) (413:413:413))
        (PORT datab (428:428:428) (459:459:459))
        (PORT datad (488:488:488) (533:533:533))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|s_ps2_receiver\.PS2_STATE_4_STOP_IN)
    (DELAY
      (ABSOLUTE
        (PORT clk (1870:1870:1870) (1883:1883:1883))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (4363:4363:4363) (4236:4236:4236))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|always5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (534:534:534) (568:568:568))
        (PORT datac (285:285:285) (379:379:379))
        (PORT datad (256:256:256) (319:319:319))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data_en)
    (DELAY
      (ABSOLUTE
        (PORT clk (1870:1870:1870) (1883:1883:1883))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (4363:4363:4363) (4236:4236:4236))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|s_ps2_transceiver\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3706:3706:3706) (3873:3873:3873))
        (PORT datab (230:230:230) (261:261:261))
        (PORT datac (239:239:239) (313:313:313))
        (PORT datad (268:268:268) (335:335:335))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|s_ps2_transceiver\.PS2_STATE_0_IDLE)
    (DELAY
      (ABSOLUTE
        (PORT clk (1870:1870:1870) (1883:1883:1883))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|Selector1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (479:479:479) (492:492:492))
        (PORT datab (229:229:229) (260:260:260))
        (PORT datad (269:269:269) (336:336:336))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|s_ps2_transceiver\.PS2_STATE_1_DATA_IN)
    (DELAY
      (ABSOLUTE
        (PORT clk (1870:1870:1870) (1883:1883:1883))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (4363:4363:4363) (4236:4236:4236))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|Selector2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (239:239:239) (313:313:313))
        (PORT datad (268:268:268) (335:335:335))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|s_ps2_receiver\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (265:265:265))
        (PORT datab (630:630:630) (573:573:573))
        (PORT datad (3654:3654:3654) (3830:3830:3830))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|s_ps2_receiver\.PS2_STATE_0_IDLE)
    (DELAY
      (ABSOLUTE
        (PORT clk (1870:1870:1870) (1883:1883:1883))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|Selector2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (260:260:260))
        (PORT datab (268:268:268) (339:339:339))
        (PORT datad (196:196:196) (220:220:220))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|s_ps2_receiver\.PS2_STATE_2_DATA_IN)
    (DELAY
      (ABSOLUTE
        (PORT clk (1870:1870:1870) (1883:1883:1883))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (4363:4363:4363) (4236:4236:4236))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_shift_reg\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (543:543:543) (579:579:579))
        (PORT datab (287:287:287) (369:369:369))
        (PORT datac (279:279:279) (372:372:372))
        (PORT datad (3653:3653:3653) (3829:3829:3829))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_shift_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1893:1893:1893))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1367:1367:1367) (1308:1308:1308))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4047:4047:4047) (4205:4205:4205))
        (PORT datad (235:235:235) (298:298:298))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_shift_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1893:1893:1893))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1367:1367:1367) (1308:1308:1308))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4045:4045:4045) (4202:4202:4202))
        (PORT datad (235:235:235) (298:298:298))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_shift_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1893:1893:1893))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1367:1367:1367) (1308:1308:1308))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (266:266:266) (336:336:336))
        (PORT datad (3991:3991:3991) (4159:4159:4159))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (350:350:350) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (498:498:498) (511:511:511))
        (PORT datad (3622:3622:3622) (3788:3788:3788))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1893:1893:1893))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1314:1314:1314) (1254:1254:1254))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|last_data_received\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (469:469:469) (480:480:480))
        (PORT datac (3971:3971:3971) (4148:4148:4148))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|last_data_received\[7\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1330:1330:1330) (1297:1297:1297))
        (PORT datad (3703:3703:3703) (3882:3882:3882))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|last_data_received\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1880:1880:1880) (1895:1895:1895))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1529:1529:1529) (1434:1434:1434))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_shift_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1893:1893:1893))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1367:1367:1367) (1308:1308:1308))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (232:232:232) (303:303:303))
        (PORT datad (3990:3990:3990) (4158:4158:4158))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_shift_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1893:1893:1893))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1367:1367:1367) (1308:1308:1308))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4049:4049:4049) (4207:4207:4207))
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1893:1893:1893))
        (PORT asdata (560:560:560) (585:585:585))
        (PORT ena (1314:1314:1314) (1254:1254:1254))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|last_data_received\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (425:425:425) (460:460:460))
        (PORT datac (3974:3974:3974) (4151:4151:4151))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|last_data_received\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1880:1880:1880) (1895:1895:1895))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1529:1529:1529) (1434:1434:1434))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1893:1893:1893))
        (PORT asdata (725:725:725) (714:714:714))
        (PORT ena (1314:1314:1314) (1254:1254:1254))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|last_data_received\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (470:470:470) (482:482:482))
        (PORT datac (3971:3971:3971) (4147:4147:4147))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|last_data_received\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1880:1880:1880) (1895:1895:1895))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1529:1529:1529) (1434:1434:1434))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_shift_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1893:1893:1893))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1367:1367:1367) (1308:1308:1308))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4048:4048:4048) (4206:4206:4206))
        (PORT datad (402:402:402) (422:422:422))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_shift_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1893:1893:1893))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1367:1367:1367) (1308:1308:1308))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4045:4045:4045) (4203:4203:4203))
        (PORT datad (236:236:236) (298:298:298))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1893:1893:1893))
        (PORT asdata (729:729:729) (710:710:710))
        (PORT ena (1314:1314:1314) (1254:1254:1254))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|last_data_received\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (487:487:487))
        (PORT datac (3972:3972:3972) (4150:4150:4150))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|last_data_received\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1880:1880:1880) (1895:1895:1895))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1529:1529:1529) (1434:1434:1434))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1249:1249:1249) (1190:1190:1190))
        (PORT datab (1247:1247:1247) (1209:1209:1209))
        (PORT datac (1120:1120:1120) (1068:1068:1068))
        (PORT datad (1222:1222:1222) (1173:1173:1173))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1893:1893:1893))
        (PORT asdata (726:726:726) (704:704:704))
        (PORT ena (1314:1314:1314) (1254:1254:1254))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|last_data_received\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (423:423:423) (451:451:451))
        (PORT datac (3974:3974:3974) (4152:4152:4152))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|last_data_received\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1880:1880:1880) (1895:1895:1895))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1529:1529:1529) (1434:1434:1434))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (355:355:355) (335:335:335))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1893:1893:1893))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1314:1314:1314) (1254:1254:1254))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|last_data_received\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (489:489:489))
        (PORT datac (3975:3975:3975) (4153:4153:4153))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|last_data_received\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1880:1880:1880) (1895:1895:1895))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1529:1529:1529) (1434:1434:1434))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|data_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1893:1893:1893))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1367:1367:1367) (1308:1308:1308))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4046:4046:4046) (4204:4204:4204))
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1893:1893:1893))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1314:1314:1314) (1254:1254:1254))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|last_data_received\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (3973:3973:3973) (4150:4150:4150))
        (PORT datad (404:404:404) (419:419:419))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|last_data_received\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1880:1880:1880) (1895:1895:1895))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1529:1529:1529) (1434:1434:1434))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|PS2\|PS2_Data_In\|received_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1893:1893:1893))
        (PORT asdata (728:728:728) (707:707:707))
        (PORT ena (1314:1314:1314) (1254:1254:1254))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myps2\|last_data_received\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (485:485:485))
        (PORT datac (3972:3972:3972) (4149:4149:4149))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myps2\|last_data_received\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1880:1880:1880) (1895:1895:1895))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1529:1529:1529) (1434:1434:1434))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1289:1289:1289) (1253:1253:1253))
        (PORT datab (1286:1286:1286) (1239:1239:1239))
        (PORT datac (1041:1041:1041) (1030:1030:1030))
        (PORT datad (1211:1211:1211) (1163:1163:1163))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1272:1272:1272) (1249:1249:1249))
        (PORT datac (1197:1197:1197) (1176:1176:1176))
        (PORT datad (1310:1310:1310) (1283:1283:1283))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|ptr\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (253:253:253) (302:302:302))
        (PORT datab (248:248:248) (288:288:288))
        (PORT datac (426:426:426) (430:430:430))
        (PORT datad (1345:1345:1345) (1325:1325:1325))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|buf_changed\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (341:341:341))
        (PORT datad (1112:1112:1112) (1004:1004:1004))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|buf_changed)
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1897:1897:1897))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4246:4246:4246) (4006:4006:4006))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|index\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (333:333:333))
        (PORT datab (766:766:766) (784:784:784))
        (PORT datac (720:720:720) (729:729:729))
        (PORT datad (241:241:241) (307:307:307))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add4\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (353:353:353))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|index\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (345:345:345))
        (PORT datab (259:259:259) (304:304:304))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|index\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1897:1897:1897))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4246:4246:4246) (4006:4006:4006))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add4\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add4\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|index\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (344:344:344))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datad (228:228:228) (267:267:267))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|index\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1897:1897:1897))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4246:4246:4246) (4006:4006:4006))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add4\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|index\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (336:336:336))
        (PORT datab (250:250:250) (294:294:294))
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|index\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1897:1897:1897))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4246:4246:4246) (4006:4006:4006))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add4\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|index\[4\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (346:346:346))
        (PORT datab (260:260:260) (305:305:305))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|index\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1897:1897:1897))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4246:4246:4246) (4006:4006:4006))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|LessThan3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1256:1256:1256) (1219:1219:1219))
        (PORT datab (853:853:853) (874:874:874))
        (PORT datac (737:737:737) (756:756:756))
        (PORT datad (459:459:459) (491:491:491))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add4\~10)
    (DELAY
      (ABSOLUTE
        (PORT datad (272:272:272) (342:342:342))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|index\[5\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (713:713:713) (690:690:690))
        (PORT datab (221:221:221) (247:247:247))
        (PORT datad (227:227:227) (266:266:266))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|index\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1897:1897:1897))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4246:4246:4246) (4006:4006:4006))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|LessThan3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (303:303:303) (383:383:383))
        (PORT datac (678:678:678) (655:655:655))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|index\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (342:342:342))
        (PORT datab (257:257:257) (302:302:302))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|index\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1897:1897:1897))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4246:4246:4246) (4006:4006:4006))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Equal2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (761:761:761) (788:788:788))
        (PORT datab (850:850:850) (871:871:871))
        (PORT datac (738:738:738) (757:757:757))
        (PORT datad (456:456:456) (487:487:487))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|ptr\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (254:254:254) (303:303:303))
        (PORT datab (248:248:248) (289:289:289))
        (PORT datac (426:426:426) (431:431:431))
        (PORT datad (1345:1345:1345) (1324:1324:1324))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (214:214:214) (260:260:260))
        (PORT datad (213:213:213) (246:246:246))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|ptr\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1402:1402:1402) (1374:1374:1374))
        (PORT datab (467:467:467) (461:461:461))
        (PORT datad (216:216:216) (238:238:238))
        (IOPATH dataa combout (380:380:380) (365:365:365))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|ptr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3868:3868:3868) (3646:3646:3646))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|ptr\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (308:308:308) (390:390:390))
        (PORT datad (225:225:225) (249:249:249))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|ptr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3868:3868:3868) (3646:3646:3646))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (309:309:309) (392:392:392))
        (PORT datac (270:270:270) (348:348:348))
        (PORT datad (263:263:263) (329:329:329))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|ptr\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (239:239:239) (280:280:280))
        (PORT datab (224:224:224) (251:251:251))
        (PORT datad (226:226:226) (251:251:251))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|ptr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3868:3868:3868) (3646:3646:3646))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (498:498:498))
        (PORT datab (307:307:307) (390:390:390))
        (PORT datac (267:267:267) (345:345:345))
        (PORT datad (269:269:269) (336:336:336))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|ptr\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (278:278:278))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datad (225:225:225) (249:249:249))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|ptr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3868:3868:3868) (3646:3646:3646))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1250:1250:1250) (1222:1222:1222))
        (PORT datab (1343:1343:1343) (1321:1321:1321))
        (PORT datac (1239:1239:1239) (1219:1219:1219))
        (PORT datad (444:444:444) (465:465:465))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (736:736:736) (750:750:750))
        (PORT datab (804:804:804) (812:812:812))
        (PORT datac (768:768:768) (789:789:789))
        (PORT datad (648:648:648) (609:609:609))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1003:1003:1003) (990:990:990))
        (PORT datad (724:724:724) (698:698:698))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|always1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (684:684:684) (678:678:678))
        (PORT datab (290:290:290) (362:362:362))
        (PORT datac (263:263:263) (340:340:340))
        (PORT datad (267:267:267) (334:334:334))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|printed_crlf\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (255:255:255) (304:304:304))
        (PORT datab (467:467:467) (462:462:462))
        (PORT datad (219:219:219) (252:252:252))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|printed_crlf)
    (DELAY
      (ABSOLUTE
        (PORT clk (1902:1902:1902) (1916:1916:1916))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3868:3868:3868) (3646:3646:3646))
        (PORT ena (2045:2045:2045) (2002:2002:2002))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|always1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (262:262:262) (331:331:331))
        (PORT datac (426:426:426) (430:430:430))
        (PORT datad (220:220:220) (241:241:241))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[12\]\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1310:1310:1310) (1291:1291:1291))
        (PORT datab (985:985:985) (921:921:921))
        (PORT datad (728:728:728) (702:702:702))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[12\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1905:1905:1905))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4500:4500:4500) (4282:4282:4282))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add2\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (852:852:852) (872:872:872))
        (PORT datac (778:778:778) (809:809:809))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (683:683:683) (650:650:650))
        (PORT datab (826:826:826) (848:848:848))
        (PORT datac (776:776:776) (796:796:796))
        (PORT datad (698:698:698) (697:697:697))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~6)
    (DELAY
      (ABSOLUTE
        (PORT datac (1002:1002:1002) (990:990:990))
        (PORT datad (705:705:705) (686:686:686))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[4\]\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1309:1309:1309) (1291:1291:1291))
        (PORT datab (985:985:985) (920:920:920))
        (PORT datad (701:701:701) (682:682:682))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[4\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1905:1905:1905))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4500:4500:4500) (4282:4282:4282))
        (PORT ena (882:882:882) (881:881:881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (730:730:730) (743:743:743))
        (PORT datab (795:795:795) (800:800:800))
        (PORT datac (769:769:769) (789:789:789))
        (PORT datad (644:644:644) (605:605:605))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (743:743:743) (741:741:741))
        (PORT datac (724:724:724) (722:722:722))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[0\]\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (981:981:981) (986:986:986))
        (PORT datac (727:727:727) (725:725:725))
        (PORT datad (1370:1370:1370) (1253:1253:1253))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[0\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1901:1901:1901))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4451:4451:4451) (4242:4242:4242))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add2\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (773:773:773) (791:791:791))
        (PORT datac (781:781:781) (812:812:812))
        (PORT datad (796:796:796) (826:826:826))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (734:734:734) (747:747:747))
        (PORT datab (800:800:800) (807:807:807))
        (PORT datac (768:768:768) (789:789:789))
        (PORT datad (646:646:646) (607:607:607))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (743:743:743) (741:741:741))
        (PORT datac (756:756:756) (753:753:753))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[8\]\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (981:981:981) (986:986:986))
        (PORT datac (755:755:755) (752:752:752))
        (PORT datad (1370:1370:1370) (1252:1252:1252))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[8\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1901:1901:1901))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4451:4451:4451) (4242:4242:4242))
        (PORT ena (879:879:879) (872:872:872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (664:664:664) (644:644:644))
        (PORT datab (730:730:730) (743:743:743))
        (PORT datac (905:905:905) (848:848:848))
        (PORT datad (698:698:698) (703:703:703))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (662:662:662) (658:658:658))
        (PORT datab (717:717:717) (668:668:668))
        (PORT datac (906:906:906) (886:886:886))
        (PORT datad (623:623:623) (563:563:563))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (729:729:729) (733:733:733))
        (PORT datab (721:721:721) (730:730:730))
        (PORT datac (626:626:626) (590:590:590))
        (PORT datad (678:678:678) (635:635:635))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1027:1027:1027) (1026:1026:1026))
        (PORT datab (521:521:521) (535:535:535))
        (PORT datac (787:787:787) (808:808:808))
        (PORT datad (795:795:795) (810:810:810))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (805:805:805) (827:827:827))
        (PORT datab (796:796:796) (801:801:801))
        (PORT datac (695:695:695) (698:698:698))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (723:723:723) (733:733:733))
        (PORT datac (625:625:625) (589:589:589))
        (PORT datad (682:682:682) (640:640:640))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[1\]\[0\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (623:623:623) (581:581:581))
        (PORT datac (1293:1293:1293) (1270:1270:1270))
        (PORT datad (945:945:945) (878:878:878))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1893:1893:1893) (1907:1907:1907))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4042:4042:4042) (3855:3855:3855))
        (PORT ena (1279:1279:1279) (1207:1207:1207))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (307:307:307) (389:389:389))
        (PORT datad (268:268:268) (335:335:335))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (254:254:254) (303:303:303))
        (PORT datab (248:248:248) (288:288:288))
        (PORT datac (426:426:426) (430:430:430))
        (PORT datad (354:354:354) (335:335:335))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1358:1358:1358) (1301:1301:1301))
        (PORT datab (1332:1332:1332) (1312:1312:1312))
        (PORT datac (1099:1099:1099) (1134:1134:1134))
        (PORT datad (781:781:781) (801:801:801))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1369:1369:1369) (1314:1314:1314))
        (PORT datab (1319:1319:1319) (1297:1297:1297))
        (PORT datac (1108:1108:1108) (1146:1146:1146))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[9\]\[0\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (240:240:240) (266:266:266))
        (PORT datac (1166:1166:1166) (1079:1079:1079))
        (PORT datad (1056:1056:1056) (1057:1057:1057))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[9\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1899:1899:1899))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4492:4492:4492) (4275:4275:4275))
        (PORT ena (882:882:882) (881:881:881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (945:945:945) (931:931:931))
        (PORT datab (721:721:721) (672:672:672))
        (PORT datac (672:672:672) (644:644:644))
        (PORT datad (694:694:694) (704:704:704))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (773:773:773) (783:783:783))
        (PORT datab (1574:1574:1574) (1513:1513:1513))
        (PORT datac (1291:1291:1291) (1275:1275:1275))
        (PORT datad (1011:1011:1011) (1011:1011:1011))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (805:805:805) (827:827:827))
        (PORT datac (695:695:695) (698:698:698))
        (PORT datad (689:689:689) (693:693:693))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (803:803:803) (810:810:810))
        (PORT datac (625:625:625) (589:589:589))
        (PORT datad (683:683:683) (641:641:641))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[5\]\[0\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1144:1144:1144) (1145:1145:1145))
        (PORT datab (607:607:607) (565:565:565))
        (PORT datad (851:851:851) (784:784:784))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[5\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1905:1905:1905))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4507:4507:4507) (4291:4291:4291))
        (PORT ena (1337:1337:1337) (1277:1277:1277))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1372:1372:1372) (1318:1318:1318))
        (PORT datab (1318:1318:1318) (1296:1296:1296))
        (PORT datac (1111:1111:1111) (1150:1150:1150))
        (PORT datad (777:777:777) (797:797:797))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1366:1366:1366) (1312:1312:1312))
        (PORT datab (1321:1321:1321) (1299:1299:1299))
        (PORT datac (1106:1106:1106) (1143:1143:1143))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[13\]\[0\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (240:240:240) (267:267:267))
        (PORT datac (1165:1165:1165) (1078:1078:1078))
        (PORT datad (1059:1059:1059) (1060:1060:1060))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[13\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1899:1899:1899))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4492:4492:4492) (4275:4275:4275))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (250:250:250))
        (PORT datab (719:719:719) (670:670:670))
        (PORT datac (755:755:755) (763:763:763))
        (PORT datad (707:707:707) (715:715:715))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (734:734:734) (748:748:748))
        (PORT datab (801:801:801) (808:808:808))
        (PORT datac (768:768:768) (788:788:788))
        (PORT datad (647:647:647) (608:608:608))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (983:983:983) (928:928:928))
        (PORT datac (254:254:254) (326:326:326))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[10\]\[0\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1017:1017:1017) (986:986:986))
        (PORT datab (982:982:982) (927:927:927))
        (PORT datac (1166:1166:1166) (1077:1077:1077))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[10\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1880:1880:1880) (1895:1895:1895))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4771:4771:4771) (4553:4553:4553))
        (PORT ena (1050:1050:1050) (1002:1002:1002))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (684:684:684) (652:652:652))
        (PORT datab (831:831:831) (853:853:853))
        (PORT datac (788:788:788) (810:810:810))
        (PORT datad (700:700:700) (698:698:698))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1573:1573:1573) (1533:1533:1533))
        (PORT datac (1178:1178:1178) (1103:1103:1103))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[14\]\[0\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1873:1873:1873) (1796:1796:1796))
        (PORT datac (1175:1175:1175) (1100:1100:1100))
        (PORT datad (1163:1163:1163) (1075:1075:1075))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[14\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1899:1899:1899) (1913:1913:1913))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3913:3913:3913) (3686:3686:3686))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (687:687:687))
        (PORT datab (409:409:409) (405:405:405))
        (PORT datac (734:734:734) (746:746:746))
        (PORT datad (866:866:866) (823:823:823))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (682:682:682) (649:649:649))
        (PORT datab (826:826:826) (848:848:848))
        (PORT datac (774:774:774) (795:795:795))
        (PORT datad (698:698:698) (696:696:696))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (793:793:793) (794:794:794))
        (PORT datac (768:768:768) (771:771:771))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[2\]\[0\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1038:1038:1038) (1012:1012:1012))
        (PORT datac (769:769:769) (772:772:772))
        (PORT datad (941:941:941) (882:882:882))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[2\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1899:1899:1899))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4729:4729:4729) (4542:4542:4542))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (732:732:732) (745:745:745))
        (PORT datab (797:797:797) (803:803:803))
        (PORT datac (768:768:768) (789:789:789))
        (PORT datad (645:645:645) (606:606:606))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (1285:1285:1285) (1244:1244:1244))
        (PORT datac (650:650:650) (627:627:627))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[6\]\[0\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (688:688:688) (667:667:667))
        (PORT datac (1498:1498:1498) (1450:1450:1450))
        (PORT datad (379:379:379) (361:361:361))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[6\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1918:1918:1918))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3869:3869:3869) (3645:3645:3645))
        (PORT ena (866:866:866) (853:853:853))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (427:427:427) (401:401:401))
        (PORT datab (657:657:657) (636:636:636))
        (PORT datac (900:900:900) (877:877:877))
        (PORT datad (1190:1190:1190) (1130:1130:1130))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (770:770:770) (780:780:780))
        (PORT datab (1575:1575:1575) (1515:1515:1515))
        (PORT datac (1283:1283:1283) (1267:1267:1267))
        (PORT datad (1014:1014:1014) (1014:1014:1014))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (805:805:805) (827:827:827))
        (PORT datac (695:695:695) (698:698:698))
        (PORT datad (690:690:690) (695:695:695))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (384:384:384) (379:379:379))
        (PORT datab (801:801:801) (807:807:807))
        (PORT datac (625:625:625) (590:590:590))
        (PORT datad (681:681:681) (639:639:639))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[3\]\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (1339:1339:1339) (1320:1320:1320))
        (PORT datac (668:668:668) (637:637:637))
        (PORT datad (923:923:923) (863:863:863))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[3\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1905:1905:1905))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4507:4507:4507) (4291:4291:4291))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1027:1027:1027) (1026:1026:1026))
        (PORT datab (518:518:518) (531:531:531))
        (PORT datac (781:781:781) (803:803:803))
        (PORT datad (794:794:794) (808:808:808))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (805:805:805) (828:828:828))
        (PORT datab (793:793:793) (798:798:798))
        (PORT datac (695:695:695) (698:698:698))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (224:224:224) (256:256:256))
        (PORT datab (724:724:724) (734:734:734))
        (PORT datac (625:625:625) (589:589:589))
        (PORT datad (684:684:684) (642:642:642))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[7\]\[0\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (613:613:613) (566:566:566))
        (PORT datac (1294:1294:1294) (1271:1271:1271))
        (PORT datad (946:946:946) (879:879:879))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[7\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1893:1893:1893) (1907:1907:1907))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4042:4042:4042) (3855:3855:3855))
        (PORT ena (1286:1286:1286) (1206:1206:1206))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1430:1430:1430) (1411:1411:1411))
        (PORT datab (1345:1345:1345) (1317:1317:1317))
        (PORT datac (761:761:761) (792:792:792))
        (PORT datad (1089:1089:1089) (1100:1100:1100))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (1112:1112:1112) (1130:1130:1130))
        (PORT datac (1370:1370:1370) (1353:1353:1353))
        (PORT datad (1290:1290:1290) (1267:1267:1267))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[11\]\[0\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1574:1574:1574) (1520:1520:1520))
        (PORT datab (238:238:238) (264:264:264))
        (PORT datad (1194:1194:1194) (1107:1107:1107))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[11\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1901:1901:1901))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4533:4533:4533) (4314:4314:4314))
        (PORT ena (882:882:882) (881:881:881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1425:1425:1425) (1404:1404:1404))
        (PORT datab (1343:1343:1343) (1314:1314:1314))
        (PORT datac (761:761:761) (793:793:793))
        (PORT datad (1084:1084:1084) (1095:1095:1095))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Decoder0\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (1124:1124:1124) (1144:1144:1144))
        (PORT datac (1382:1382:1382) (1368:1368:1368))
        (PORT datad (1295:1295:1295) (1274:1274:1274))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\[15\]\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1573:1573:1573) (1519:1519:1519))
        (PORT datac (208:208:208) (236:236:236))
        (PORT datad (1193:1193:1193) (1105:1105:1105))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[15\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1901:1901:1901))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4533:4533:4533) (4314:4314:4314))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (721:721:721) (685:685:685))
        (PORT datab (410:410:410) (405:405:405))
        (PORT datac (696:696:696) (705:705:705))
        (PORT datad (735:735:735) (744:744:744))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (724:724:724) (690:690:690))
        (PORT datab (965:965:965) (945:945:945))
        (PORT datac (978:978:978) (946:946:946))
        (PORT datad (595:595:595) (541:541:541))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (1287:1287:1287) (1224:1224:1224))
        (PORT datac (971:971:971) (974:974:974))
        (PORT datad (191:191:191) (211:211:211))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (970:970:970) (972:972:972))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1254:1254:1254) (1218:1218:1218))
        (PORT datab (850:850:850) (871:871:871))
        (PORT datac (737:737:737) (757:757:757))
        (PORT datad (781:781:781) (801:801:801))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (994:994:994) (993:993:993))
        (PORT datad (975:975:975) (971:971:971))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Add1\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (851:851:851) (871:871:871))
        (PORT datac (779:779:779) (810:810:810))
        (PORT datad (781:781:781) (801:801:801))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[1\]\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1298:1298:1298) (1275:1275:1275))
        (PORT datad (950:950:950) (884:884:884))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[11\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1898:1898:1898))
        (PORT asdata (1071:1071:1071) (1078:1078:1078))
        (PORT clrn (4689:4689:4689) (4504:4504:4504))
        (PORT ena (1600:1600:1600) (1501:1501:1501))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[9\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (735:735:735) (742:742:742))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[9\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1898:1898:1898))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4689:4689:4689) (4504:4504:4504))
        (PORT ena (1600:1600:1600) (1501:1501:1501))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1278:1278:1278) (1218:1218:1218))
        (PORT datab (728:728:728) (695:695:695))
        (PORT datad (235:235:235) (298:298:298))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[13\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1898:1898:1898))
        (PORT asdata (1096:1096:1096) (1101:1101:1101))
        (PORT clrn (4689:4689:4689) (4504:4504:4504))
        (PORT ena (1600:1600:1600) (1501:1501:1501))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[15\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (737:737:737) (746:746:746))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[15\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1898:1898:1898))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4689:4689:4689) (4504:4504:4504))
        (PORT ena (1600:1600:1600) (1501:1501:1501))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (249:249:249))
        (PORT datab (728:728:728) (695:695:695))
        (PORT datad (235:235:235) (297:297:297))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[10\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1898:1898:1898))
        (PORT asdata (1108:1108:1108) (1118:1118:1118))
        (PORT clrn (4689:4689:4689) (4504:4504:4504))
        (PORT ena (1600:1600:1600) (1501:1501:1501))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[8\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (923:923:923) (905:905:905))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[8\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3894:3894:3894) (3670:3670:3670))
        (PORT ena (1864:1864:1864) (1753:1753:1753))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1282:1282:1282) (1222:1222:1222))
        (PORT datab (730:730:730) (697:697:697))
        (PORT datad (661:661:661) (655:655:655))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[12\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1898:1898:1898))
        (PORT asdata (1004:1004:1004) (995:995:995))
        (PORT clrn (4689:4689:4689) (4504:4504:4504))
        (PORT ena (1600:1600:1600) (1501:1501:1501))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[14\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (870:870:870) (827:827:827))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[14\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1898:1898:1898))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4689:4689:4689) (4504:4504:4504))
        (PORT ena (1600:1600:1600) (1501:1501:1501))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (731:731:731) (697:697:697))
        (PORT datad (234:234:234) (297:297:297))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (666:666:666) (638:638:638))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (1183:1183:1183) (1126:1126:1126))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[0\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (702:702:702) (709:709:709))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[0\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1904:1904:1904))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4427:4427:4427) (4217:4217:4217))
        (PORT ena (1842:1842:1842) (1723:1723:1723))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[2\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1900:1900:1900))
        (PORT asdata (1276:1276:1276) (1251:1251:1251))
        (PORT clrn (4144:4144:4144) (3937:3937:3937))
        (PORT ena (1582:1582:1582) (1496:1496:1496))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[6\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1191:1191:1191) (1131:1131:1131))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[6\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1900:1900:1900))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4144:4144:4144) (3937:3937:3937))
        (PORT ena (1582:1582:1582) (1496:1496:1496))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (676:676:676) (654:654:654))
        (PORT datab (777:777:777) (751:751:751))
        (PORT datad (397:397:397) (422:422:422))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[4\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1900:1900:1900))
        (PORT asdata (1277:1277:1277) (1255:1255:1255))
        (PORT clrn (4144:4144:4144) (3937:3937:3937))
        (PORT ena (1582:1582:1582) (1496:1496:1496))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (634:634:634) (634:634:634))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datad (731:731:731) (713:713:713))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[3\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1900:1900:1900))
        (PORT asdata (1305:1305:1305) (1285:1285:1285))
        (PORT clrn (4144:4144:4144) (3937:3937:3937))
        (PORT ena (1582:1582:1582) (1496:1496:1496))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[7\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1900:1900:1900))
        (PORT asdata (1350:1350:1350) (1315:1315:1315))
        (PORT clrn (4144:4144:4144) (3937:3937:3937))
        (PORT ena (1582:1582:1582) (1496:1496:1496))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (675:675:675) (654:654:654))
        (PORT datab (777:777:777) (751:751:751))
        (PORT datad (232:232:232) (294:294:294))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1900:1900:1900))
        (PORT asdata (1491:1491:1491) (1429:1429:1429))
        (PORT clrn (4144:4144:4144) (3937:3937:3937))
        (PORT ena (1582:1582:1582) (1496:1496:1496))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[5\]\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (716:716:716) (725:725:725))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[5\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1902:1902:1902))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4707:4707:4707) (4520:4520:4520))
        (PORT ena (1616:1616:1616) (1524:1524:1524))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (776:776:776) (750:750:750))
        (PORT datad (426:426:426) (445:445:445))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (371:371:371))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (600:600:600) (561:561:561))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|lcd_data\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (827:827:827) (839:839:839))
        (PORT datac (780:780:780) (811:811:811))
        (PORT datad (210:210:210) (229:229:229))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Equal6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (762:762:762) (790:790:790))
        (PORT datab (773:773:773) (790:790:790))
        (PORT datac (780:780:780) (812:812:812))
        (PORT datad (800:800:800) (831:831:831))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|lcd_data\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (969:969:969) (956:956:956))
        (PORT datab (491:491:491) (528:528:528))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (212:212:212) (231:231:231))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|lcd_data\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1085:1085:1085) (1081:1081:1081))
        (PORT datab (502:502:502) (500:500:500))
        (PORT datac (429:429:429) (419:419:419))
        (PORT datad (942:942:942) (918:918:918))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|LessThan2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (743:743:743) (770:770:770))
        (PORT datab (1038:1038:1038) (1036:1036:1036))
        (PORT datac (739:739:739) (747:747:747))
        (PORT datad (1028:1028:1028) (1033:1033:1033))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|LessThan2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (424:424:424) (397:397:397))
        (PORT datab (485:485:485) (522:522:522))
        (PORT datad (732:732:732) (749:749:749))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (252:252:252))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (631:631:631) (577:577:577))
        (PORT datad (606:606:606) (556:556:556))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1086:1086:1086) (1082:1082:1082))
        (PORT datab (503:503:503) (500:500:500))
        (PORT datac (1002:1002:1002) (1008:1008:1008))
        (PORT datad (596:596:596) (543:543:543))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|lcd_data\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (794:794:794) (809:809:809))
        (PORT datab (249:249:249) (280:280:280))
        (PORT datac (732:732:732) (744:744:744))
        (PORT datad (733:733:733) (751:751:751))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|lcd_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1880:1880:1880) (1894:1894:1894))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4304:4304:4304) (4056:4056:4056))
        (PORT ena (1016:1016:1016) (970:970:970))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (774:774:774) (784:784:784))
        (PORT datab (1573:1573:1573) (1513:1513:1513))
        (PORT datac (1292:1292:1292) (1277:1277:1277))
        (PORT datad (1473:1473:1473) (1409:1409:1409))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[5\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1905:1905:1905))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4507:4507:4507) (4291:4291:4291))
        (PORT ena (1337:1337:1337) (1277:1277:1277))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[5\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (408:408:408) (434:434:434))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[5\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1903:1903:1903))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4508:4508:4508) (4289:4289:4289))
        (PORT ena (1617:1617:1617) (1537:1537:1537))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1543:1543:1543) (1481:1481:1481))
        (PORT datab (519:519:519) (533:533:533))
        (PORT datac (784:784:784) (806:806:806))
        (PORT datad (795:795:795) (809:809:809))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[1\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1893:1893:1893) (1907:1907:1907))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4042:4042:4042) (3855:3855:3855))
        (PORT ena (1279:1279:1279) (1207:1207:1207))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[1\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1903:1903:1903))
        (PORT asdata (1599:1599:1599) (1549:1549:1549))
        (PORT clrn (4508:4508:4508) (4289:4289:4289))
        (PORT ena (1617:1617:1617) (1537:1537:1537))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1360:1360:1360) (1303:1303:1303))
        (PORT datab (1330:1330:1330) (1309:1309:1309))
        (PORT datac (1101:1101:1101) (1137:1137:1137))
        (PORT datad (1751:1751:1751) (1663:1663:1663))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[9\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1899:1899:1899))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4492:4492:4492) (4275:4275:4275))
        (PORT ena (882:882:882) (881:881:881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[9\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1903:1903:1903))
        (PORT asdata (1018:1018:1018) (1001:1001:1001))
        (PORT clrn (4508:4508:4508) (4289:4289:4289))
        (PORT ena (1617:1617:1617) (1537:1537:1537))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1359:1359:1359) (1302:1302:1302))
        (PORT datab (1331:1331:1331) (1311:1311:1311))
        (PORT datac (1101:1101:1101) (1136:1136:1136))
        (PORT datad (1751:1751:1751) (1663:1663:1663))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[13\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1899:1899:1899))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4492:4492:4492) (4275:4275:4275))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[13\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (611:611:611) (607:607:607))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[13\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1903:1903:1903))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4508:4508:4508) (4289:4289:4289))
        (PORT ena (1617:1617:1617) (1537:1537:1537))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1286:1286:1286) (1208:1208:1208))
        (PORT datab (988:988:988) (930:930:930))
        (PORT datad (400:400:400) (420:420:420))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (341:341:341))
        (PORT datab (989:989:989) (931:931:931))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (808:808:808) (800:800:800))
        (PORT datac (713:713:713) (735:735:735))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[2\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1899:1899:1899))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4729:4729:4729) (4542:4542:4542))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[2\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (718:718:718) (729:729:729))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[2\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1907:1907:1907))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4509:4509:4509) (4281:4281:4281))
        (PORT ena (1590:1590:1590) (1503:1503:1503))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1251:1251:1251) (1217:1217:1217))
        (PORT datac (647:647:647) (623:623:623))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[6\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1918:1918:1918))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3869:3869:3869) (3645:3645:3645))
        (PORT ena (866:866:866) (853:853:853))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[6\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1907:1907:1907))
        (PORT asdata (1336:1336:1336) (1311:1311:1311))
        (PORT clrn (4509:4509:4509) (4281:4281:4281))
        (PORT ena (1590:1590:1590) (1503:1503:1503))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (363:363:363))
        (PORT datac (938:938:938) (893:893:893))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[10\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1880:1880:1880) (1895:1895:1895))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4771:4771:4771) (4553:4553:4553))
        (PORT ena (1050:1050:1050) (1002:1002:1002))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[10\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1907:1907:1907))
        (PORT asdata (1340:1340:1340) (1320:1320:1320))
        (PORT clrn (4509:4509:4509) (4281:4281:4281))
        (PORT ena (1590:1590:1590) (1503:1503:1503))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~40)
    (DELAY
      (ABSOLUTE
        (PORT datac (1175:1175:1175) (1099:1099:1099))
        (PORT datad (1241:1241:1241) (1200:1200:1200))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[14\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1899:1899:1899) (1913:1913:1913))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3913:3913:3913) (3686:3686:3686))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[14\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (934:934:934) (915:915:915))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[14\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1907:1907:1907))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4509:4509:4509) (4281:4281:4281))
        (PORT ena (1590:1590:1590) (1503:1503:1503))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1000:1000:1000) (956:956:956))
        (PORT datab (1236:1236:1236) (1156:1156:1156))
        (PORT datad (397:397:397) (415:415:415))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1000:1000:1000) (956:956:956))
        (PORT datab (263:263:263) (333:333:333))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1519:1519:1519) (1444:1444:1444))
        (PORT datab (1344:1344:1344) (1316:1316:1316))
        (PORT datac (1379:1379:1379) (1364:1364:1364))
        (PORT datad (1087:1087:1087) (1098:1098:1098))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[11\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1901:1901:1901))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4533:4533:4533) (4314:4314:4314))
        (PORT ena (882:882:882) (881:881:881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[11\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1907:1907:1907))
        (PORT asdata (1068:1068:1068) (1060:1060:1060))
        (PORT clrn (4509:4509:4509) (4281:4281:4281))
        (PORT ena (1590:1590:1590) (1503:1503:1503))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1519:1519:1519) (1444:1444:1444))
        (PORT datab (1344:1344:1344) (1316:1316:1316))
        (PORT datac (1380:1380:1380) (1366:1366:1366))
        (PORT datad (1088:1088:1088) (1099:1099:1099))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[15\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1901:1901:1901))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4533:4533:4533) (4314:4314:4314))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[15\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (623:623:623) (620:620:620))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[15\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1907:1907:1907))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4509:4509:4509) (4281:4281:4281))
        (PORT ena (1590:1590:1590) (1503:1503:1503))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1001:1001:1001) (957:957:957))
        (PORT datab (1236:1236:1236) (1157:1157:1157))
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1543:1543:1543) (1482:1482:1482))
        (PORT datab (516:516:516) (529:529:529))
        (PORT datac (779:779:779) (800:800:800))
        (PORT datad (793:793:793) (807:807:807))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[7\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1893:1893:1893) (1907:1907:1907))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4042:4042:4042) (3855:3855:3855))
        (PORT ena (1286:1286:1286) (1206:1206:1206))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[7\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1907:1907:1907))
        (PORT asdata (1059:1059:1059) (1065:1065:1065))
        (PORT clrn (4509:4509:4509) (4281:4281:4281))
        (PORT ena (1590:1590:1590) (1503:1503:1503))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (771:771:771) (781:781:781))
        (PORT datab (1575:1575:1575) (1514:1514:1514))
        (PORT datac (1286:1286:1286) (1270:1270:1270))
        (PORT datad (1474:1474:1474) (1410:1410:1410))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[3\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1905:1905:1905))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4507:4507:4507) (4291:4291:4291))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[3\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (412:412:412) (431:431:431))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[3\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1907:1907:1907))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4509:4509:4509) (4281:4281:4281))
        (PORT ena (1590:1590:1590) (1503:1503:1503))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1003:1003:1003) (960:960:960))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1048:1048:1048) (1033:1033:1033))
        (PORT datab (1808:1808:1808) (1729:1729:1729))
        (PORT datac (189:189:189) (217:217:217))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (799:799:799) (785:785:785))
        (PORT datac (726:726:726) (724:724:724))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[8\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1901:1901:1901))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4451:4451:4451) (4242:4242:4242))
        (PORT ena (879:879:879) (872:872:872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[8\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1903:1903:1903))
        (PORT asdata (1063:1063:1063) (1084:1084:1084))
        (PORT clrn (4508:4508:4508) (4289:4289:4289))
        (PORT ena (1617:1617:1617) (1537:1537:1537))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (1234:1234:1234) (1200:1200:1200))
        (PORT datad (726:726:726) (700:700:700))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[12\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1905:1905:1905))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4500:4500:4500) (4282:4282:4282))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[12\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1903:1903:1903))
        (PORT asdata (819:819:819) (840:840:840))
        (PORT clrn (4508:4508:4508) (4289:4289:4289))
        (PORT ena (1617:1617:1617) (1537:1537:1537))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1288:1288:1288) (1210:1210:1210))
        (PORT datab (988:988:988) (930:930:930))
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (1231:1231:1231) (1197:1197:1197))
        (PORT datad (700:700:700) (681:681:681))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[4\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1905:1905:1905))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4500:4500:4500) (4282:4282:4282))
        (PORT ena (882:882:882) (881:881:881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[4\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1903:1903:1903))
        (PORT asdata (817:817:817) (841:841:841))
        (PORT clrn (4508:4508:4508) (4289:4289:4289))
        (PORT ena (1617:1617:1617) (1537:1537:1537))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (767:767:767) (754:754:754))
        (PORT datac (726:726:726) (724:724:724))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[0\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1901:1901:1901))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4451:4451:4451) (4242:4242:4242))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[0\]\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (727:727:727) (737:737:737))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[0\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1903:1903:1903))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4508:4508:4508) (4289:4289:4289))
        (PORT ena (1617:1617:1617) (1537:1537:1537))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1157:1157:1157) (1075:1075:1075))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (709:709:709) (686:686:686))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (671:671:671) (639:639:639))
        (PORT datad (350:350:350) (332:332:332))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (775:775:775) (778:778:778))
        (PORT datab (669:669:669) (637:637:637))
        (PORT datac (926:926:926) (882:882:882))
        (PORT datad (696:696:696) (711:711:711))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (959:959:959) (916:916:916))
        (PORT datab (484:484:484) (500:500:500))
        (PORT datac (447:447:447) (474:474:474))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (960:960:960) (916:916:916))
        (PORT datab (670:670:670) (637:637:637))
        (PORT datac (643:643:643) (629:629:629))
        (PORT datad (724:724:724) (720:720:720))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (639:639:639) (644:644:644))
        (PORT datab (439:439:439) (471:471:471))
        (PORT datac (925:925:925) (881:881:881))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1272:1272:1272) (1190:1190:1190))
        (PORT datab (746:746:746) (763:763:763))
        (PORT datac (964:964:964) (942:942:942))
        (PORT datad (933:933:933) (882:882:882))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1274:1274:1274) (1192:1192:1192))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (963:963:963) (945:945:945))
        (PORT datad (934:934:934) (914:914:914))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (964:964:964) (923:923:923))
        (PORT datab (732:732:732) (719:719:719))
        (PORT datac (1225:1225:1225) (1150:1150:1150))
        (PORT datad (621:621:621) (617:617:617))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (440:440:440) (469:469:469))
        (PORT datab (719:719:719) (726:726:726))
        (PORT datac (1228:1228:1228) (1153:1153:1153))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1046:1046:1046) (1031:1031:1031))
        (PORT datab (1809:1809:1809) (1730:1730:1730))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (652:652:652) (670:670:670))
        (PORT datad (662:662:662) (631:631:631))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (680:680:680) (636:636:636))
        (PORT datab (261:261:261) (296:296:296))
        (PORT datac (786:786:786) (700:700:700))
        (PORT datad (884:884:884) (817:817:817))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[1\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1084:1084:1084) (1080:1080:1080))
        (PORT datab (502:502:502) (499:499:499))
        (PORT datac (1001:1001:1001) (1008:1008:1008))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|lcd_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1880:1880:1880) (1894:1894:1894))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4304:4304:4304) (4056:4056:4056))
        (PORT ena (1016:1016:1016) (970:970:970))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1246:1246:1246) (1191:1191:1191))
        (PORT datac (1179:1179:1179) (1105:1105:1105))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[14\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1899:1899:1899) (1913:1913:1913))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3913:3913:3913) (3686:3686:3686))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[14\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1902:1902:1902))
        (PORT asdata (1019:1019:1019) (1013:1013:1013))
        (PORT clrn (4707:4707:4707) (4520:4520:4520))
        (PORT ena (1616:1616:1616) (1524:1524:1524))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1030:1030:1030) (1031:1031:1031))
        (PORT datad (210:210:210) (229:229:229))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[6\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1895:1895:1895) (1909:1909:1909))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4076:4076:4076) (3878:3878:3878))
        (PORT ena (1267:1267:1267) (1181:1181:1181))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[6\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (705:705:705) (717:717:717))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[6\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1902:1902:1902))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4707:4707:4707) (4520:4520:4520))
        (PORT ena (1616:1616:1616) (1524:1524:1524))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (775:775:775) (747:747:747))
        (PORT datab (701:701:701) (649:649:649))
        (PORT datad (231:231:231) (293:293:293))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~51)
    (DELAY
      (ABSOLUTE
        (PORT datac (1006:1006:1006) (993:993:993))
        (PORT datad (702:702:702) (683:683:683))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[4\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1905:1905:1905))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4500:4500:4500) (4282:4282:4282))
        (PORT ena (882:882:882) (881:881:881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[4\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1902:1902:1902))
        (PORT asdata (1552:1552:1552) (1481:1481:1481))
        (PORT clrn (4707:4707:4707) (4520:4520:4520))
        (PORT ena (1616:1616:1616) (1524:1524:1524))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~48)
    (DELAY
      (ABSOLUTE
        (PORT datac (1007:1007:1007) (994:994:994))
        (PORT datad (725:725:725) (699:699:699))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[12\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1905:1905:1905))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4500:4500:4500) (4282:4282:4282))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[12\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1902:1902:1902))
        (PORT asdata (1057:1057:1057) (1073:1073:1073))
        (PORT clrn (4707:4707:4707) (4520:4520:4520))
        (PORT ena (1616:1616:1616) (1524:1524:1524))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (775:775:775) (748:748:748))
        (PORT datab (379:379:379) (368:368:368))
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1035:1035:1035) (1031:1031:1031))
        (PORT datab (1115:1115:1115) (1134:1134:1134))
        (PORT datac (1372:1372:1372) (1356:1356:1356))
        (PORT datad (1291:1291:1291) (1269:1269:1269))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[15\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1901:1901:1901))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4533:4533:4533) (4314:4314:4314))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[15\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1899:1899:1899))
        (PORT asdata (1000:1000:1000) (985:985:985))
        (PORT clrn (4228:4228:4228) (3995:3995:3995))
        (PORT ena (1602:1602:1602) (1509:1509:1509))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1044:1044:1044) (1046:1046:1046))
        (PORT datab (522:522:522) (536:536:536))
        (PORT datac (788:788:788) (810:810:810))
        (PORT datad (796:796:796) (810:810:810))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[7\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1893:1893:1893) (1907:1907:1907))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4042:4042:4042) (3855:3855:3855))
        (PORT ena (1286:1286:1286) (1206:1206:1206))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[7\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1899:1899:1899))
        (PORT asdata (1304:1304:1304) (1278:1278:1278))
        (PORT clrn (4228:4228:4228) (3995:3995:3995))
        (PORT ena (1602:1602:1602) (1509:1509:1509))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1210:1210:1210) (1139:1139:1139))
        (PORT datab (1570:1570:1570) (1496:1496:1496))
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (768:768:768) (777:777:777))
        (PORT datab (1576:1576:1576) (1516:1516:1516))
        (PORT datac (1279:1279:1279) (1263:1263:1263))
        (PORT datad (1234:1234:1234) (1182:1182:1182))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[5\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1905:1905:1905))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4507:4507:4507) (4291:4291:4291))
        (PORT ena (1337:1337:1337) (1277:1277:1277))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[5\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (643:643:643) (630:630:630))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[5\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1899:1899:1899))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4228:4228:4228) (3995:3995:3995))
        (PORT ena (1602:1602:1602) (1509:1509:1509))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1361:1361:1361) (1305:1305:1305))
        (PORT datab (1329:1329:1329) (1308:1308:1308))
        (PORT datac (1102:1102:1102) (1138:1138:1138))
        (PORT datad (1244:1244:1244) (1191:1191:1191))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[13\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1899:1899:1899))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4492:4492:4492) (4275:4275:4275))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[13\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1899:1899:1899))
        (PORT asdata (1269:1269:1269) (1246:1246:1246))
        (PORT clrn (4228:4228:4228) (3995:3995:3995))
        (PORT ena (1602:1602:1602) (1509:1509:1509))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (424:424:424) (456:456:456))
        (PORT datad (1217:1217:1217) (1148:1148:1148))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1373:1373:1373) (1319:1319:1319))
        (PORT datab (1317:1317:1317) (1295:1295:1295))
        (PORT datac (1112:1112:1112) (1151:1151:1151))
        (PORT datad (1244:1244:1244) (1190:1190:1190))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[9\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1899:1899:1899))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4492:4492:4492) (4275:4275:4275))
        (PORT ena (882:882:882) (881:881:881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[9\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1899:1899:1899))
        (PORT asdata (1088:1088:1088) (1096:1096:1096))
        (PORT clrn (4228:4228:4228) (3995:3995:3995))
        (PORT ena (1602:1602:1602) (1509:1509:1509))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1032:1032:1032) (1028:1028:1028))
        (PORT datab (1128:1128:1128) (1148:1148:1148))
        (PORT datac (1385:1385:1385) (1373:1373:1373))
        (PORT datad (1297:1297:1297) (1276:1276:1276))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[11\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1901:1901:1901))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4533:4533:4533) (4314:4314:4314))
        (PORT ena (882:882:882) (881:881:881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[11\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1899:1899:1899))
        (PORT asdata (991:991:991) (977:977:977))
        (PORT clrn (4228:4228:4228) (3995:3995:3995))
        (PORT ena (1602:1602:1602) (1509:1509:1509))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1209:1209:1209) (1137:1137:1137))
        (PORT datab (264:264:264) (333:333:333))
        (PORT datad (1217:1217:1217) (1148:1148:1148))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1045:1045:1045) (1048:1048:1048))
        (PORT datab (516:516:516) (529:529:529))
        (PORT datac (780:780:780) (802:802:802))
        (PORT datad (793:793:793) (808:808:808))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[1\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1893:1893:1893) (1907:1907:1907))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4042:4042:4042) (3855:3855:3855))
        (PORT ena (1279:1279:1279) (1207:1207:1207))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[1\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1899:1899:1899))
        (PORT asdata (1303:1303:1303) (1273:1273:1273))
        (PORT clrn (4228:4228:4228) (3995:3995:3995))
        (PORT ena (1602:1602:1602) (1509:1509:1509))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (769:769:769) (778:778:778))
        (PORT datab (1576:1576:1576) (1516:1516:1516))
        (PORT datac (1280:1280:1280) (1263:1263:1263))
        (PORT datad (1233:1233:1233) (1181:1181:1181))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[3\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1905:1905:1905))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4507:4507:4507) (4291:4291:4291))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[3\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (640:640:640) (626:626:626))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[3\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1899:1899:1899))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4228:4228:4228) (3995:3995:3995))
        (PORT ena (1602:1602:1602) (1509:1509:1509))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1208:1208:1208) (1136:1136:1136))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datad (232:232:232) (294:294:294))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (366:366:366))
        (PORT datac (942:942:942) (898:898:898))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[10\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1880:1880:1880) (1895:1895:1895))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4771:4771:4771) (4553:4553:4553))
        (PORT ena (1050:1050:1050) (1002:1002:1002))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[10\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1902:1902:1902))
        (PORT asdata (1326:1326:1326) (1294:1294:1294))
        (PORT clrn (4707:4707:4707) (4520:4520:4520))
        (PORT ena (1616:1616:1616) (1524:1524:1524))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (718:718:718) (735:735:735))
        (PORT datac (758:758:758) (755:755:755))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[8\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1901:1901:1901))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4451:4451:4451) (4242:4242:4242))
        (PORT ena (879:879:879) (872:872:872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[8\]\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (723:723:723) (738:738:738))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[8\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1902:1902:1902))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4707:4707:4707) (4520:4520:4520))
        (PORT ena (1616:1616:1616) (1524:1524:1524))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (775:775:775) (747:747:747))
        (PORT datab (702:702:702) (650:650:650))
        (PORT datad (233:233:233) (296:296:296))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (717:717:717) (735:735:735))
        (PORT datac (718:718:718) (713:713:713))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[0\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1901:1901:1901))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4451:4451:4451) (4242:4242:4242))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[0\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1902:1902:1902))
        (PORT asdata (1096:1096:1096) (1107:1107:1107))
        (PORT clrn (4707:4707:4707) (4520:4520:4520))
        (PORT ena (1616:1616:1616) (1524:1524:1524))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (747:747:747) (776:776:776))
        (PORT datac (769:769:769) (771:771:771))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[2\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1899:1899:1899))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4729:4729:4729) (4542:4542:4542))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[2\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1902:1902:1902))
        (PORT asdata (1080:1080:1080) (1091:1091:1091))
        (PORT clrn (4707:4707:4707) (4520:4520:4520))
        (PORT ena (1616:1616:1616) (1524:1524:1524))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (702:702:702) (650:650:650))
        (PORT datad (232:232:232) (294:294:294))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (803:803:803) (815:815:815))
        (PORT datab (715:715:715) (680:680:680))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (907:907:907) (829:829:829))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (904:904:904) (843:843:843))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (668:668:668) (641:641:641))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (954:954:954) (946:946:946))
        (PORT datab (721:721:721) (671:671:671))
        (PORT datac (897:897:897) (839:839:839))
        (PORT datad (665:665:665) (660:660:660))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (933:933:933) (876:876:876))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (709:709:709) (723:723:723))
        (PORT datad (704:704:704) (716:716:716))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (445:445:445) (482:482:482))
        (PORT datab (1194:1194:1194) (1095:1095:1095))
        (PORT datac (625:625:625) (614:614:614))
        (PORT datad (728:728:728) (702:702:702))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (977:977:977) (947:947:947))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datac (662:662:662) (643:643:643))
        (PORT datad (640:640:640) (627:627:627))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1006:1006:1006) (987:987:987))
        (PORT datab (943:943:943) (881:881:881))
        (PORT datac (759:759:759) (778:778:778))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (781:781:781) (748:748:748))
        (PORT datab (753:753:753) (756:756:756))
        (PORT datac (929:929:929) (903:903:903))
        (PORT datad (935:935:935) (876:876:876))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (933:933:933) (914:914:914))
        (PORT datab (1190:1190:1190) (1092:1092:1092))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (645:645:645) (632:632:632))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (750:750:750) (775:775:775))
        (PORT datab (722:722:722) (672:672:672))
        (PORT datac (725:725:725) (740:740:740))
        (PORT datad (910:910:910) (848:848:848))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (923:923:923) (907:907:907))
        (PORT datab (720:720:720) (670:670:670))
        (PORT datac (684:684:684) (702:702:702))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1004:1004:1004) (984:984:984))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (905:905:905) (844:844:844))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (962:962:962) (893:893:893))
        (PORT datab (672:672:672) (649:649:649))
        (PORT datac (632:632:632) (598:598:598))
        (PORT datad (231:231:231) (260:260:260))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[2\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (502:502:502) (499:499:499))
        (PORT datac (1001:1001:1001) (1008:1008:1008))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|lcd_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1880:1880:1880) (1894:1894:1894))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4304:4304:4304) (4056:4056:4056))
        (PORT ena (1016:1016:1016) (970:970:970))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1083:1083:1083) (1079:1079:1079))
        (PORT datab (462:462:462) (442:442:442))
        (PORT datac (460:460:460) (467:467:467))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~76)
    (DELAY
      (ABSOLUTE
        (PORT datab (1250:1250:1250) (1198:1198:1198))
        (PORT datac (1183:1183:1183) (1109:1109:1109))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[14\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1899:1899:1899) (1913:1913:1913))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3913:3913:3913) (3686:3686:3686))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[14\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1459:1459:1459) (1392:1392:1392))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[14\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1898:1898:1898))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4689:4689:4689) (4504:4504:4504))
        (PORT ena (1600:1600:1600) (1501:1501:1501))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1491:1491:1491) (1436:1436:1436))
        (PORT datad (730:730:730) (704:704:704))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[12\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1905:1905:1905))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4500:4500:4500) (4282:4282:4282))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[12\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1898:1898:1898))
        (PORT asdata (1380:1380:1380) (1353:1353:1353))
        (PORT clrn (4689:4689:4689) (4504:4504:4504))
        (PORT ena (1600:1600:1600) (1501:1501:1501))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~77)
    (DELAY
      (ABSOLUTE
        (PORT datab (287:287:287) (358:358:358))
        (PORT datac (942:942:942) (899:899:899))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[10\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1880:1880:1880) (1895:1895:1895))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4771:4771:4771) (4553:4553:4553))
        (PORT ena (1050:1050:1050) (1002:1002:1002))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[10\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1898:1898:1898))
        (PORT asdata (1087:1087:1087) (1089:1089:1089))
        (PORT clrn (4689:4689:4689) (4504:4504:4504))
        (PORT ena (1600:1600:1600) (1501:1501:1501))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~66)
    (DELAY
      (ABSOLUTE
        (PORT datab (707:707:707) (720:720:720))
        (PORT datac (759:759:759) (756:756:756))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[8\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1901:1901:1901))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4451:4451:4451) (4242:4242:4242))
        (PORT ena (879:879:879) (872:872:872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[8\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1898:1898:1898))
        (PORT asdata (992:992:992) (981:981:981))
        (PORT clrn (4689:4689:4689) (4504:4504:4504))
        (PORT ena (1600:1600:1600) (1501:1501:1501))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1280:1280:1280) (1220:1220:1220))
        (PORT datab (730:730:730) (696:696:696))
        (PORT datad (395:395:395) (420:420:420))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (339:339:339))
        (PORT datab (730:730:730) (696:696:696))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (998:998:998) (987:987:987))
        (PORT datab (1341:1341:1341) (1312:1312:1312))
        (PORT datac (1373:1373:1373) (1357:1357:1357))
        (PORT datad (1081:1081:1081) (1091:1091:1091))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[11\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1901:1901:1901))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4533:4533:4533) (4314:4314:4314))
        (PORT ena (882:882:882) (881:881:881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[11\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1901:1901:1901))
        (PORT asdata (1084:1084:1084) (1093:1093:1093))
        (PORT clrn (4474:4474:4474) (4262:4262:4262))
        (PORT ena (1608:1608:1608) (1527:1527:1527))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1364:1364:1364) (1309:1309:1309))
        (PORT datab (1325:1325:1325) (1304:1304:1304))
        (PORT datac (1105:1105:1105) (1142:1142:1142))
        (PORT datad (758:758:758) (769:769:769))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[9\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1899:1899:1899))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4492:4492:4492) (4275:4275:4275))
        (PORT ena (882:882:882) (881:881:881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[9\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (414:414:414) (434:434:434))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[9\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1901:1901:1901))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4474:4474:4474) (4262:4262:4262))
        (PORT ena (1608:1608:1608) (1527:1527:1527))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1055:1055:1055) (1012:1012:1012))
        (PORT datab (1214:1214:1214) (1152:1152:1152))
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1363:1363:1363) (1307:1307:1307))
        (PORT datab (1327:1327:1327) (1306:1306:1306))
        (PORT datac (1104:1104:1104) (1140:1140:1140))
        (PORT datad (758:758:758) (769:769:769))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[13\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1899:1899:1899))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4492:4492:4492) (4275:4275:4275))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[13\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1901:1901:1901))
        (PORT asdata (1020:1020:1020) (1006:1006:1006))
        (PORT clrn (4474:4474:4474) (4262:4262:4262))
        (PORT ena (1608:1608:1608) (1527:1527:1527))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (998:998:998) (986:986:986))
        (PORT datab (1346:1346:1346) (1319:1319:1319))
        (PORT datac (1384:1384:1384) (1371:1371:1371))
        (PORT datad (1092:1092:1092) (1103:1103:1103))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[15\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1901:1901:1901))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4533:4533:4533) (4314:4314:4314))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[15\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (703:703:703) (715:715:715))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[15\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1901:1901:1901))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4474:4474:4474) (4262:4262:4262))
        (PORT ena (1608:1608:1608) (1527:1527:1527))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1052:1052:1052) (1009:1009:1009))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (668:668:668) (639:639:639))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (1246:1246:1246) (1190:1190:1190))
        (PORT datad (657:657:657) (624:624:624))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~65)
    (DELAY
      (ABSOLUTE
        (PORT datab (710:710:710) (723:723:723))
        (PORT datac (723:723:723) (720:720:720))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[0\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1901:1901:1901))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4451:4451:4451) (4242:4242:4242))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[0\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1899:1899:1899))
        (PORT asdata (830:830:830) (846:846:846))
        (PORT clrn (4729:4729:4729) (4542:4542:4542))
        (PORT ena (1658:1658:1658) (1578:1578:1578))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1490:1490:1490) (1435:1435:1435))
        (PORT datad (702:702:702) (683:683:683))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[4\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1905:1905:1905))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4500:4500:4500) (4282:4282:4282))
        (PORT ena (882:882:882) (881:881:881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[4\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1899:1899:1899))
        (PORT asdata (1318:1318:1318) (1292:1292:1292))
        (PORT clrn (4729:4729:4729) (4542:4542:4542))
        (PORT ena (1658:1658:1658) (1578:1578:1578))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~78)
    (DELAY
      (ABSOLUTE
        (PORT datab (739:739:739) (763:763:763))
        (PORT datac (766:766:766) (768:768:768))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[2\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1899:1899:1899))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4729:4729:4729) (4542:4542:4542))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[2\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1899:1899:1899))
        (PORT asdata (623:623:623) (692:692:692))
        (PORT clrn (4729:4729:4729) (4542:4542:4542))
        (PORT ena (1658:1658:1658) (1578:1578:1578))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (682:682:682) (660:660:660))
        (PORT datac (1253:1253:1253) (1210:1210:1210))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[6\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1918:1918:1918))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3869:3869:3869) (3645:3645:3645))
        (PORT ena (866:866:866) (853:853:853))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[6\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1191:1191:1191) (1136:1136:1136))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[6\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1899:1899:1899))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4729:4729:4729) (4542:4542:4542))
        (PORT ena (1658:1658:1658) (1578:1578:1578))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (770:770:770) (741:741:741))
        (PORT datab (972:972:972) (911:911:911))
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (775:775:775) (746:746:746))
        (PORT datab (267:267:267) (337:337:337))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1319:1319:1319) (1308:1308:1308))
        (PORT datab (1576:1576:1576) (1516:1516:1516))
        (PORT datac (731:731:731) (736:736:736))
        (PORT datad (996:996:996) (983:983:983))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[5\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1905:1905:1905))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4507:4507:4507) (4291:4291:4291))
        (PORT ena (1337:1337:1337) (1277:1277:1277))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[5\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (917:917:917) (891:891:891))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[5\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1901:1901:1901))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4474:4474:4474) (4262:4262:4262))
        (PORT ena (1608:1608:1608) (1527:1527:1527))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1854:1854:1854) (1760:1760:1760))
        (PORT datab (515:515:515) (528:528:528))
        (PORT datac (778:778:778) (799:799:799))
        (PORT datad (792:792:792) (807:807:807))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[7\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1893:1893:1893) (1907:1907:1907))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4042:4042:4042) (3855:3855:3855))
        (PORT ena (1286:1286:1286) (1206:1206:1206))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[7\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1901:1901:1901))
        (PORT asdata (1100:1100:1100) (1109:1109:1109))
        (PORT clrn (4474:4474:4474) (4262:4262:4262))
        (PORT ena (1608:1608:1608) (1527:1527:1527))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1326:1326:1326) (1316:1316:1316))
        (PORT datab (1574:1574:1574) (1513:1513:1513))
        (PORT datac (734:734:734) (740:740:740))
        (PORT datad (1000:1000:1000) (987:987:987))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[3\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1905:1905:1905))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4507:4507:4507) (4291:4291:4291))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[3\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1901:1901:1901))
        (PORT asdata (1094:1094:1094) (1102:1102:1102))
        (PORT clrn (4474:4474:4474) (4262:4262:4262))
        (PORT ena (1608:1608:1608) (1527:1527:1527))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1854:1854:1854) (1760:1760:1760))
        (PORT datab (512:512:512) (524:524:524))
        (PORT datac (775:775:775) (795:795:795))
        (PORT datad (791:791:791) (806:806:806))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[1\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1893:1893:1893) (1907:1907:1907))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4042:4042:4042) (3855:3855:3855))
        (PORT ena (1279:1279:1279) (1207:1207:1207))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[1\]\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (731:731:731) (743:743:743))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[1\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1901:1901:1901))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4474:4474:4474) (4262:4262:4262))
        (PORT ena (1608:1608:1608) (1527:1527:1527))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1053:1053:1053) (1010:1010:1010))
        (PORT datab (1213:1213:1213) (1151:1151:1151))
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1052:1052:1052) (1008:1008:1008))
        (PORT datab (264:264:264) (334:334:334))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (600:600:600) (555:555:555))
        (PORT datab (702:702:702) (650:650:650))
        (PORT datac (384:384:384) (365:365:365))
        (PORT datad (570:570:570) (529:529:529))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (748:748:748) (769:769:769))
        (PORT datab (972:972:972) (890:890:890))
        (PORT datac (938:938:938) (879:879:879))
        (PORT datad (728:728:728) (734:734:734))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (253:253:253))
        (PORT datab (282:282:282) (352:352:352))
        (PORT datac (937:937:937) (878:878:878))
        (PORT datad (254:254:254) (316:316:316))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (994:994:994) (979:979:979))
        (PORT datab (983:983:983) (935:935:935))
        (PORT datac (661:661:661) (626:626:626))
        (PORT datad (1158:1158:1158) (1105:1105:1105))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1037:1037:1037) (1010:1010:1010))
        (PORT datab (697:697:697) (660:660:660))
        (PORT datac (933:933:933) (901:901:901))
        (PORT datad (189:189:189) (207:207:207))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (732:732:732) (753:753:753))
        (PORT datab (697:697:697) (660:660:660))
        (PORT datac (710:710:710) (721:721:721))
        (PORT datad (953:953:953) (899:899:899))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (997:997:997) (938:938:938))
        (PORT datab (759:759:759) (762:762:762))
        (PORT datac (729:729:729) (741:741:741))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (752:752:752) (747:747:747))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (1449:1449:1449) (1386:1386:1386))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (472:472:472))
        (PORT datab (775:775:775) (779:779:779))
        (PORT datac (658:658:658) (623:623:623))
        (PORT datad (954:954:954) (900:900:900))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (493:493:493))
        (PORT datab (984:984:984) (935:935:935))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (915:915:915) (889:889:889))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (598:598:598) (547:547:547))
        (PORT datab (751:751:751) (745:745:745))
        (PORT datac (188:188:188) (217:217:217))
        (PORT datad (189:189:189) (207:207:207))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (916:916:916) (858:858:858))
        (PORT datac (632:632:632) (598:598:598))
        (PORT datad (231:231:231) (260:260:260))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[3\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (680:680:680) (636:636:636))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (592:592:592) (539:539:539))
        (PORT datad (188:188:188) (208:208:208))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|lcd_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1880:1880:1880) (1894:1894:1894))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4304:4304:4304) (4056:4056:4056))
        (PORT ena (1016:1016:1016) (970:970:970))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (772:772:772) (782:782:782))
        (PORT datab (1574:1574:1574) (1514:1514:1514))
        (PORT datac (1287:1287:1287) (1271:1271:1271))
        (PORT datad (1261:1261:1261) (1232:1232:1232))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[5\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1905:1905:1905))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4507:4507:4507) (4291:4291:4291))
        (PORT ena (1337:1337:1337) (1277:1277:1277))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (838:838:838) (848:848:848))
        (PORT datab (1140:1140:1140) (1168:1168:1168))
        (PORT datac (1306:1306:1306) (1255:1255:1255))
        (PORT datad (1297:1297:1297) (1269:1269:1269))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[13\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1899:1899:1899))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4492:4492:4492) (4275:4275:4275))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (838:838:838) (849:849:849))
        (PORT datab (1150:1150:1150) (1181:1181:1181))
        (PORT datac (1318:1318:1318) (1270:1270:1270))
        (PORT datad (1286:1286:1286) (1256:1256:1256))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[9\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1899:1899:1899))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4492:4492:4492) (4275:4275:4275))
        (PORT ena (882:882:882) (881:881:881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1044:1044:1044) (1027:1027:1027))
        (PORT datab (524:524:524) (539:539:539))
        (PORT datac (791:791:791) (814:814:814))
        (PORT datad (797:797:797) (811:811:811))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[1\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1893:1893:1893) (1907:1907:1907))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4042:4042:4042) (3855:3855:3855))
        (PORT ena (1279:1279:1279) (1207:1207:1207))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~106)
    (DELAY
      (ABSOLUTE
        (PORT dataa (937:937:937) (882:882:882))
        (PORT datab (1026:1026:1026) (993:993:993))
        (PORT datac (715:715:715) (726:726:726))
        (PORT datad (636:636:636) (606:606:606))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~107)
    (DELAY
      (ABSOLUTE
        (PORT dataa (670:670:670) (651:651:651))
        (PORT datab (944:944:944) (935:935:935))
        (PORT datac (639:639:639) (633:633:633))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (689:689:689) (669:669:669))
        (PORT datac (1495:1495:1495) (1451:1451:1451))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[6\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1918:1918:1918))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3869:3869:3869) (3645:3645:3645))
        (PORT ena (866:866:866) (853:853:853))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~88)
    (DELAY
      (ABSOLUTE
        (PORT datab (759:759:759) (747:747:747))
        (PORT datac (764:764:764) (765:765:765))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[2\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1899:1899:1899))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4729:4729:4729) (4542:4542:4542))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~90)
    (DELAY
      (ABSOLUTE
        (PORT datab (980:980:980) (925:925:925))
        (PORT datac (254:254:254) (326:326:326))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[10\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1880:1880:1880) (1895:1895:1895))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4771:4771:4771) (4553:4553:4553))
        (PORT ena (1050:1050:1050) (1002:1002:1002))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~89)
    (DELAY
      (ABSOLUTE
        (PORT datac (1181:1181:1181) (1106:1106:1106))
        (PORT datad (1445:1445:1445) (1366:1366:1366))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[14\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1899:1899:1899) (1913:1913:1913))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3913:3913:3913) (3686:3686:3686))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~103)
    (DELAY
      (ABSOLUTE
        (PORT dataa (957:957:957) (902:902:902))
        (PORT datab (964:964:964) (955:955:955))
        (PORT datac (863:863:863) (792:792:792))
        (PORT datad (431:431:431) (454:454:454))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~104)
    (DELAY
      (ABSOLUTE
        (PORT dataa (759:759:759) (785:785:785))
        (PORT datab (962:962:962) (943:943:943))
        (PORT datac (915:915:915) (867:867:867))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (781:781:781) (802:802:802))
        (PORT datab (1114:1114:1114) (1132:1132:1132))
        (PORT datac (1371:1371:1371) (1354:1354:1354))
        (PORT datad (1291:1291:1291) (1268:1268:1268))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[11\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1901:1901:1901))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4533:4533:4533) (4314:4314:4314))
        (PORT ena (882:882:882) (881:881:881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (783:783:783) (805:805:805))
        (PORT datab (1129:1129:1129) (1150:1150:1150))
        (PORT datac (1386:1386:1386) (1374:1374:1374))
        (PORT datad (1298:1298:1298) (1277:1277:1277))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[15\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1901:1901:1901))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4533:4533:4533) (4314:4314:4314))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~101)
    (DELAY
      (ABSOLUTE
        (PORT dataa (956:956:956) (901:901:901))
        (PORT datab (901:901:901) (826:826:826))
        (PORT datac (973:973:973) (953:953:953))
        (PORT datad (952:952:952) (927:927:927))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1045:1045:1045) (1028:1028:1028))
        (PORT datab (525:525:525) (540:540:540))
        (PORT datac (792:792:792) (815:815:815))
        (PORT datad (797:797:797) (812:812:812))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[7\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1893:1893:1893) (1907:1907:1907))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4042:4042:4042) (3855:3855:3855))
        (PORT ena (1286:1286:1286) (1206:1206:1206))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (772:772:772) (782:782:782))
        (PORT datab (1574:1574:1574) (1514:1514:1514))
        (PORT datac (1288:1288:1288) (1272:1272:1272))
        (PORT datad (1261:1261:1261) (1232:1232:1232))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[3\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1905:1905:1905))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4507:4507:4507) (4291:4291:4291))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (956:956:956) (901:901:901))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (963:963:963) (948:948:948))
        (PORT datad (1001:1001:1001) (973:973:973))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~105)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1553:1553:1553) (1496:1496:1496))
        (PORT datab (392:392:392) (377:377:377))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (1233:1233:1233) (1198:1198:1198))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~80)
    (DELAY
      (ABSOLUTE
        (PORT datab (1549:1549:1549) (1492:1492:1492))
        (PORT datad (725:725:725) (698:698:698))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[12\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1905:1905:1905))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4500:4500:4500) (4282:4282:4282))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~83)
    (DELAY
      (ABSOLUTE
        (PORT datab (1549:1549:1549) (1492:1492:1492))
        (PORT datad (703:703:703) (684:684:684))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[4\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1905:1905:1905))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4500:4500:4500) (4282:4282:4282))
        (PORT ena (882:882:882) (881:881:881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~82)
    (DELAY
      (ABSOLUTE
        (PORT datab (799:799:799) (785:785:785))
        (PORT datac (690:690:690) (695:695:695))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[8\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1901:1901:1901))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4451:4451:4451) (4242:4242:4242))
        (PORT ena (879:879:879) (872:872:872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (768:768:768) (756:756:756))
        (PORT datac (690:690:690) (696:696:696))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[0\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1901:1901:1901))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4451:4451:4451) (4242:4242:4242))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~99)
    (DELAY
      (ABSOLUTE
        (PORT dataa (671:671:671) (651:651:651))
        (PORT datab (1225:1225:1225) (1129:1129:1129))
        (PORT datac (736:736:736) (742:742:742))
        (PORT datad (708:708:708) (716:716:716))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~100)
    (DELAY
      (ABSOLUTE
        (PORT dataa (745:745:745) (769:769:769))
        (PORT datab (757:757:757) (762:762:762))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (639:639:639) (610:610:610))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~108)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1046:1046:1046) (1026:1026:1026))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (598:598:598) (555:555:555))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[5\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1904:1904:1904))
        (PORT asdata (1282:1282:1282) (1273:1273:1273))
        (PORT clrn (4427:4427:4427) (4217:4217:4217))
        (PORT ena (1842:1842:1842) (1723:1723:1723))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[1\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1904:1904:1904))
        (PORT asdata (1090:1090:1090) (1100:1100:1100))
        (PORT clrn (4427:4427:4427) (4217:4217:4217))
        (PORT ena (1842:1842:1842) (1723:1723:1723))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[13\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1904:1904:1904))
        (PORT asdata (1014:1014:1014) (1006:1006:1006))
        (PORT clrn (4427:4427:4427) (4217:4217:4217))
        (PORT ena (1842:1842:1842) (1723:1723:1723))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[9\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1904:1904:1904))
        (PORT asdata (1361:1361:1361) (1333:1333:1333))
        (PORT clrn (4427:4427:4427) (4217:4217:4217))
        (PORT ena (1842:1842:1842) (1723:1723:1723))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (663:663:663) (645:645:645))
        (PORT datab (264:264:264) (333:333:333))
        (PORT datad (659:659:659) (624:624:624))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (667:667:667) (650:650:650))
        (PORT datab (263:263:263) (333:333:333))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[12\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (716:716:716) (730:730:730))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[12\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1904:1904:1904))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4427:4427:4427) (4217:4217:4217))
        (PORT ena (1842:1842:1842) (1723:1723:1723))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[8\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1904:1904:1904))
        (PORT asdata (1111:1111:1111) (1115:1115:1115))
        (PORT clrn (4427:4427:4427) (4217:4217:4217))
        (PORT ena (1842:1842:1842) (1723:1723:1723))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (338:338:338))
        (PORT datab (704:704:704) (660:660:660))
        (PORT datad (637:637:637) (610:610:610))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[4\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1904:1904:1904))
        (PORT asdata (1092:1092:1092) (1102:1102:1102))
        (PORT clrn (4427:4427:4427) (4217:4217:4217))
        (PORT ena (1842:1842:1842) (1723:1723:1723))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[0\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (706:706:706) (714:714:714))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[0\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1904:1904:1904))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4427:4427:4427) (4217:4217:4217))
        (PORT ena (1842:1842:1842) (1723:1723:1723))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~97)
    (DELAY
      (ABSOLUTE
        (PORT dataa (668:668:668) (651:651:651))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datad (234:234:234) (297:297:297))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[15\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (953:953:953) (928:928:928))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[15\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3894:3894:3894) (3670:3670:3670))
        (PORT ena (1864:1864:1864) (1753:1753:1753))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[11\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1911:1911:1911))
        (PORT asdata (1347:1347:1347) (1323:1323:1323))
        (PORT clrn (3894:3894:3894) (3670:3670:3670))
        (PORT ena (1864:1864:1864) (1753:1753:1753))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[7\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1911:1911:1911))
        (PORT asdata (1334:1334:1334) (1315:1315:1315))
        (PORT clrn (3894:3894:3894) (3670:3670:3670))
        (PORT ena (1864:1864:1864) (1753:1753:1753))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[3\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (998:998:998) (970:970:970))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[3\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3894:3894:3894) (3670:3670:3670))
        (PORT ena (1864:1864:1864) (1753:1753:1753))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (909:909:909) (865:865:865))
        (PORT datab (899:899:899) (832:832:832))
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (909:909:909) (865:865:865))
        (PORT datab (264:264:264) (334:334:334))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[10\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1911:1911:1911))
        (PORT asdata (1556:1556:1556) (1504:1504:1504))
        (PORT clrn (3894:3894:3894) (3670:3670:3670))
        (PORT ena (1864:1864:1864) (1753:1753:1753))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[14\]\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (436:436:436) (459:459:459))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[14\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1911:1911:1911))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3894:3894:3894) (3670:3670:3670))
        (PORT ena (1864:1864:1864) (1753:1753:1753))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (908:908:908) (864:864:864))
        (PORT datab (900:900:900) (832:832:832))
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[6\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1911:1911:1911))
        (PORT asdata (1102:1102:1102) (1110:1110:1110))
        (PORT clrn (3894:3894:3894) (3670:3670:3670))
        (PORT ena (1864:1864:1864) (1753:1753:1753))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[2\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1897:1897:1897) (1911:1911:1911))
        (PORT asdata (1304:1304:1304) (1284:1284:1284))
        (PORT clrn (3894:3894:3894) (3670:3670:3670))
        (PORT ena (1864:1864:1864) (1753:1753:1753))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (906:906:906) (861:861:861))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datad (234:234:234) (297:297:297))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1266:1266:1266) (1241:1241:1241))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (1519:1519:1519) (1460:1460:1460))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~98)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1247:1247:1247) (1186:1186:1186))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (610:610:610) (562:562:562))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (615:615:615) (572:572:572))
        (PORT datab (245:245:245) (275:275:275))
        (PORT datac (597:597:597) (540:540:540))
        (PORT datad (617:617:617) (553:553:553))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[4\]\~110)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1084:1084:1084) (1081:1081:1081))
        (PORT datab (502:502:502) (499:499:499))
        (PORT datac (1002:1002:1002) (1008:1008:1008))
        (PORT datad (361:361:361) (346:346:346))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|lcd_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1880:1880:1880) (1894:1894:1894))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4304:4304:4304) (4056:4056:4056))
        (PORT ena (1016:1016:1016) (970:970:970))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (905:905:905) (807:807:807))
        (PORT datab (1080:1080:1080) (1072:1072:1072))
        (PORT datad (948:948:948) (881:881:881))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[3\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1887:1887:1887) (1900:1900:1900))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4211:4211:4211) (3979:3979:3979))
        (PORT ena (1947:1947:1947) (1903:1903:1903))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[3\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (416:416:416) (437:437:437))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[3\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1903:1903:1903))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4802:4802:4802) (4597:4597:4597))
        (PORT ena (1007:1007:1007) (962:962:962))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~97)
    (DELAY
      (ABSOLUTE
        (PORT dataa (980:980:980) (928:928:928))
        (PORT datab (1078:1078:1078) (1070:1070:1070))
        (PORT datad (678:678:678) (642:642:642))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[11\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1887:1887:1887) (1900:1900:1900))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4211:4211:4211) (3979:3979:3979))
        (PORT ena (1947:1947:1947) (1903:1903:1903))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[11\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1903:1903:1903))
        (PORT asdata (1016:1016:1016) (1001:1001:1001))
        (PORT clrn (4802:4802:4802) (4597:4597:4597))
        (PORT ena (1007:1007:1007) (962:962:962))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~115)
    (DELAY
      (ABSOLUTE
        (PORT dataa (974:974:974) (935:935:935))
        (PORT datab (263:263:263) (333:333:333))
        (PORT datad (926:926:926) (877:877:877))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~108)
    (DELAY
      (ABSOLUTE
        (PORT dataa (622:622:622) (580:580:580))
        (PORT datab (1079:1079:1079) (1071:1071:1071))
        (PORT datad (947:947:947) (881:881:881))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[1\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1887:1887:1887) (1900:1900:1900))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4211:4211:4211) (3979:3979:3979))
        (PORT ena (1947:1947:1947) (1903:1903:1903))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[1\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1903:1903:1903))
        (PORT asdata (1008:1008:1008) (991:991:991))
        (PORT clrn (4802:4802:4802) (4597:4597:4597))
        (PORT ena (1007:1007:1007) (962:962:962))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (923:923:923) (859:859:859))
        (PORT datab (1074:1074:1074) (1065:1065:1065))
        (PORT datad (944:944:944) (877:877:877))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[9\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1887:1887:1887) (1900:1900:1900))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4211:4211:4211) (3979:3979:3979))
        (PORT ena (1947:1947:1947) (1903:1903:1903))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[9\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1903:1903:1903))
        (PORT asdata (803:803:803) (824:824:824))
        (PORT clrn (4802:4802:4802) (4597:4597:4597))
        (PORT ena (1007:1007:1007) (962:962:962))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~116)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1002:1002:1002) (933:933:933))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~101)
    (DELAY
      (ABSOLUTE
        (PORT dataa (663:663:663) (612:612:612))
        (PORT datab (1086:1086:1086) (1079:1079:1079))
        (PORT datad (952:952:952) (885:885:885))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[2\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1887:1887:1887) (1900:1900:1900))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4211:4211:4211) (3979:3979:3979))
        (PORT ena (1947:1947:1947) (1903:1903:1903))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[2\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (626:626:626) (620:620:620))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[2\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1891:1891:1891) (1905:1905:1905))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4789:4789:4789) (4595:4595:4595))
        (PORT ena (1257:1257:1257) (1180:1180:1180))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~105)
    (DELAY
      (ABSOLUTE
        (PORT dataa (646:646:646) (587:587:587))
        (PORT datab (1082:1082:1082) (1065:1065:1065))
        (PORT datad (852:852:852) (784:784:784))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[10\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1891:1891:1891) (1905:1905:1905))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4789:4789:4789) (4595:4595:4595))
        (PORT ena (1793:1793:1793) (1777:1777:1777))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[10\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1891:1891:1891) (1905:1905:1905))
        (PORT asdata (611:611:611) (683:683:683))
        (PORT clrn (4789:4789:4789) (4595:4595:4595))
        (PORT ena (1257:1257:1257) (1180:1180:1180))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~113)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1007:1007:1007) (976:976:976))
        (PORT datab (431:431:431) (462:462:462))
        (PORT datad (1010:1010:1010) (974:974:974))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~100)
    (DELAY
      (ABSOLUTE
        (PORT dataa (985:985:985) (933:933:933))
        (PORT datab (1085:1085:1085) (1078:1078:1078))
        (PORT datad (604:604:604) (551:551:551))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[0\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1887:1887:1887) (1900:1900:1900))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4211:4211:4211) (3979:3979:3979))
        (PORT ena (1947:1947:1947) (1903:1903:1903))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[0\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1891:1891:1891) (1905:1905:1905))
        (PORT asdata (982:982:982) (970:970:970))
        (PORT clrn (4789:4789:4789) (4595:4595:4595))
        (PORT ena (1257:1257:1257) (1180:1180:1180))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~104)
    (DELAY
      (ABSOLUTE
        (PORT dataa (614:614:614) (570:570:570))
        (PORT datab (1088:1088:1088) (1073:1073:1073))
        (PORT datad (855:855:855) (788:788:788))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[8\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1891:1891:1891) (1905:1905:1905))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4789:4789:4789) (4595:4595:4595))
        (PORT ena (1793:1793:1793) (1777:1777:1777))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[8\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1891:1891:1891) (1905:1905:1905))
        (PORT asdata (989:989:989) (994:994:994))
        (PORT clrn (4789:4789:4789) (4595:4595:4595))
        (PORT ena (1257:1257:1257) (1180:1180:1180))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~114)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1042:1042:1042) (1016:1016:1016))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datad (236:236:236) (298:298:298))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~117)
    (DELAY
      (ABSOLUTE
        (PORT dataa (992:992:992) (965:965:965))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (769:769:769) (786:786:786))
        (PORT datad (359:359:359) (340:340:340))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~111)
    (DELAY
      (ABSOLUTE
        (PORT dataa (700:700:700) (630:630:630))
        (PORT datab (1083:1083:1083) (1075:1075:1075))
        (PORT datad (950:950:950) (883:883:883))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[5\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1887:1887:1887) (1900:1900:1900))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4211:4211:4211) (3979:3979:3979))
        (PORT ena (1947:1947:1947) (1903:1903:1903))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[5\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (403:403:403) (427:427:427))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[5\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1903:1903:1903))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4802:4802:4802) (4597:4597:4597))
        (PORT ena (1007:1007:1007) (962:962:962))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~99)
    (DELAY
      (ABSOLUTE
        (PORT dataa (941:941:941) (864:864:864))
        (PORT datab (1077:1077:1077) (1068:1068:1068))
        (PORT datad (946:946:946) (879:879:879))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[13\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1887:1887:1887) (1900:1900:1900))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4211:4211:4211) (3979:3979:3979))
        (PORT ena (1947:1947:1947) (1903:1903:1903))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[13\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1903:1903:1903))
        (PORT asdata (777:777:777) (799:799:799))
        (PORT clrn (4802:4802:4802) (4597:4597:4597))
        (PORT ena (1007:1007:1007) (962:962:962))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~98)
    (DELAY
      (ABSOLUTE
        (PORT dataa (984:984:984) (932:932:932))
        (PORT datab (1083:1083:1083) (1076:1076:1076))
        (PORT datad (682:682:682) (649:649:649))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[15\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1887:1887:1887) (1900:1900:1900))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4211:4211:4211) (3979:3979:3979))
        (PORT ena (1947:1947:1947) (1903:1903:1903))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[15\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1903:1903:1903))
        (PORT asdata (981:981:981) (972:972:972))
        (PORT clrn (4802:4802:4802) (4597:4597:4597))
        (PORT ena (1007:1007:1007) (962:962:962))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~110)
    (DELAY
      (ABSOLUTE
        (PORT dataa (969:969:969) (954:954:954))
        (PORT datab (614:614:614) (567:567:567))
        (PORT datad (949:949:949) (883:883:883))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[7\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1887:1887:1887) (1900:1900:1900))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4211:4211:4211) (3979:3979:3979))
        (PORT ena (1947:1947:1947) (1903:1903:1903))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[7\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1903:1903:1903))
        (PORT asdata (780:780:780) (802:802:802))
        (PORT clrn (4802:4802:4802) (4597:4597:4597))
        (PORT ena (1007:1007:1007) (962:962:962))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~111)
    (DELAY
      (ABSOLUTE
        (PORT dataa (975:975:975) (936:936:936))
        (PORT datab (970:970:970) (913:913:913))
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~112)
    (DELAY
      (ABSOLUTE
        (PORT dataa (267:267:267) (341:341:341))
        (PORT datab (971:971:971) (914:914:914))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~107)
    (DELAY
      (ABSOLUTE
        (PORT dataa (686:686:686) (623:623:623))
        (PORT datab (1084:1084:1084) (1068:1068:1068))
        (PORT datad (853:853:853) (786:786:786))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[12\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1891:1891:1891) (1905:1905:1905))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4789:4789:4789) (4595:4595:4595))
        (PORT ena (1793:1793:1793) (1777:1777:1777))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[12\]\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (242:242:242) (309:309:309))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[12\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1891:1891:1891) (1905:1905:1905))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4789:4789:4789) (4595:4595:4595))
        (PORT ena (1257:1257:1257) (1180:1180:1180))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~106)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (441:441:441))
        (PORT datab (1090:1090:1090) (1075:1075:1075))
        (PORT datad (856:856:856) (789:789:789))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[14\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1891:1891:1891) (1905:1905:1905))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4789:4789:4789) (4595:4595:4595))
        (PORT ena (1793:1793:1793) (1777:1777:1777))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[14\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1891:1891:1891) (1905:1905:1905))
        (PORT asdata (610:610:610) (683:683:683))
        (PORT clrn (4789:4789:4789) (4595:4595:4595))
        (PORT ena (1257:1257:1257) (1180:1180:1180))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~118)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1006:1006:1006) (975:975:975))
        (PORT datab (263:263:263) (333:333:333))
        (PORT datad (1009:1009:1009) (973:973:973))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~103)
    (DELAY
      (ABSOLUTE
        (PORT dataa (884:884:884) (826:826:826))
        (PORT datab (1085:1085:1085) (1069:1069:1069))
        (PORT datad (579:579:579) (534:534:534))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[4\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1891:1891:1891) (1905:1905:1905))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4789:4789:4789) (4595:4595:4595))
        (PORT ena (1793:1793:1793) (1777:1777:1777))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[4\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1891:1891:1891) (1905:1905:1905))
        (PORT asdata (1021:1021:1021) (1008:1008:1008))
        (PORT clrn (4789:4789:4789) (4595:4595:4595))
        (PORT ena (1257:1257:1257) (1180:1180:1180))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (681:681:681) (659:659:659))
        (PORT datab (1280:1280:1280) (1258:1258:1258))
        (PORT datad (384:384:384) (366:366:366))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[6\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1918:1918:1918))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3869:3869:3869) (3645:3645:3645))
        (PORT ena (2194:2194:2194) (2110:2110:2110))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[6\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1899:1899:1899) (1913:1913:1913))
        (PORT asdata (1325:1325:1325) (1308:1308:1308))
        (PORT clrn (3893:3893:3893) (3669:3669:3669))
        (PORT ena (1881:1881:1881) (1761:1761:1761))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~119)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1009:1009:1009) (977:977:977))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datad (986:986:986) (958:958:958))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~120)
    (DELAY
      (ABSOLUTE
        (PORT dataa (993:993:993) (967:967:967))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (383:383:383) (361:361:361))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~121)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (496:496:496))
        (PORT datab (470:470:470) (486:486:486))
        (PORT datac (1007:1007:1007) (993:993:993))
        (PORT datad (779:779:779) (802:802:802))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~122)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (489:489:489))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (404:404:404) (429:429:429))
        (PORT datad (778:778:778) (800:800:800))
        (IOPATH dataa combout (312:312:312) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~128)
    (DELAY
      (ABSOLUTE
        (PORT dataa (444:444:444) (475:475:475))
        (PORT datab (1046:1046:1046) (1025:1025:1025))
        (PORT datac (407:407:407) (431:431:431))
        (PORT datad (779:779:779) (802:802:802))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~129)
    (DELAY
      (ABSOLUTE
        (PORT dataa (477:477:477) (495:495:495))
        (PORT datab (432:432:432) (461:461:461))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (779:779:779) (803:803:803))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~123)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1001:1001:1001) (998:998:998))
        (PORT datab (1005:1005:1005) (988:988:988))
        (PORT datac (708:708:708) (695:695:695))
        (PORT datad (625:625:625) (619:619:619))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~124)
    (DELAY
      (ABSOLUTE
        (PORT dataa (695:695:695) (678:678:678))
        (PORT datab (636:636:636) (637:637:637))
        (PORT datac (967:967:967) (964:964:964))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~125)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (346:346:346))
        (PORT datab (1009:1009:1009) (992:992:992))
        (PORT datac (239:239:239) (314:314:314))
        (PORT datad (984:984:984) (967:967:967))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~126)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (348:348:348))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (966:966:966) (962:962:962))
        (PORT datad (399:399:399) (426:426:426))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~127)
    (DELAY
      (ABSOLUTE
        (PORT dataa (393:393:393) (390:390:390))
        (PORT datab (722:722:722) (703:703:703))
        (PORT datac (771:771:771) (789:789:789))
        (PORT datad (385:385:385) (364:364:364))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~130)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (253:253:253))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (769:769:769) (786:786:786))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~131)
    (DELAY
      (ABSOLUTE
        (PORT dataa (708:708:708) (692:692:692))
        (PORT datab (249:249:249) (279:279:279))
        (PORT datac (581:581:581) (536:536:536))
        (PORT datad (675:675:675) (640:640:640))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[5\]\~132)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1086:1086:1086) (1083:1083:1083))
        (PORT datab (504:504:504) (501:501:501))
        (PORT datac (1002:1002:1002) (1008:1008:1008))
        (PORT datad (379:379:379) (356:356:356))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|lcd_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1880:1880:1880) (1894:1894:1894))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4304:4304:4304) (4056:4056:4056))
        (PORT ena (1016:1016:1016) (970:970:970))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|Equal6\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (827:827:827) (838:838:838))
        (PORT datad (452:452:452) (482:482:482))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~112)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1374:1374:1374) (1321:1321:1321))
        (PORT datab (1316:1316:1316) (1293:1293:1293))
        (PORT datac (1113:1113:1113) (1152:1152:1152))
        (PORT datad (772:772:772) (785:785:785))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[9\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1899:1899:1899))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4492:4492:4492) (4275:4275:4275))
        (PORT ena (882:882:882) (881:881:881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~114)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1423:1423:1423) (1402:1402:1402))
        (PORT datab (1342:1342:1342) (1313:1313:1313))
        (PORT datac (1235:1235:1235) (1189:1189:1189))
        (PORT datad (1082:1082:1082) (1092:1092:1092))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[11\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1901:1901:1901))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4533:4533:4533) (4314:4314:4314))
        (PORT ena (882:882:882) (881:881:881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~113)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1316:1316:1316) (1304:1304:1304))
        (PORT datab (1576:1576:1576) (1517:1517:1517))
        (PORT datac (730:730:730) (734:734:734))
        (PORT datad (1042:1042:1042) (1035:1035:1035))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[3\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1905:1905:1905))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4507:4507:4507) (4291:4291:4291))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~143)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1027:1027:1027) (970:970:970))
        (PORT datab (483:483:483) (495:495:495))
        (PORT datac (986:986:986) (984:984:984))
        (PORT datad (642:642:642) (630:630:630))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~115)
    (DELAY
      (ABSOLUTE
        (PORT dataa (824:824:824) (851:851:851))
        (PORT datab (520:520:520) (534:534:534))
        (PORT datac (1003:1003:1003) (995:995:995))
        (PORT datad (795:795:795) (809:809:809))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[1\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1893:1893:1893) (1907:1907:1907))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4042:4042:4042) (3855:3855:3855))
        (PORT ena (1279:1279:1279) (1207:1207:1207))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~144)
    (DELAY
      (ABSOLUTE
        (PORT dataa (710:710:710) (730:730:730))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datac (993:993:993) (992:992:992))
        (PORT datad (688:688:688) (698:698:698))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~124)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1375:1375:1375) (1322:1322:1322))
        (PORT datab (1315:1315:1315) (1292:1292:1292))
        (PORT datac (1114:1114:1114) (1153:1153:1153))
        (PORT datad (771:771:771) (785:785:785))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[13\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1899:1899:1899))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4492:4492:4492) (4275:4275:4275))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~126)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1432:1432:1432) (1413:1413:1413))
        (PORT datab (1346:1346:1346) (1318:1318:1318))
        (PORT datac (1237:1237:1237) (1192:1192:1192))
        (PORT datad (1091:1091:1091) (1102:1102:1102))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[15\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1901:1901:1901))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4533:4533:4533) (4314:4314:4314))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~125)
    (DELAY
      (ABSOLUTE
        (PORT dataa (828:828:828) (855:855:855))
        (PORT datab (523:523:523) (537:537:537))
        (PORT datac (1003:1003:1003) (996:996:996))
        (PORT datad (796:796:796) (811:811:811))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[7\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1893:1893:1893) (1907:1907:1907))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4042:4042:4042) (3855:3855:3855))
        (PORT ena (1286:1286:1286) (1206:1206:1206))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~150)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1026:1026:1026) (969:969:969))
        (PORT datab (436:436:436) (460:460:460))
        (PORT datac (992:992:992) (991:991:991))
        (PORT datad (750:750:750) (761:761:761))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~127)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1318:1318:1318) (1307:1307:1307))
        (PORT datab (1576:1576:1576) (1516:1516:1516))
        (PORT datac (731:731:731) (736:736:736))
        (PORT datad (1042:1042:1042) (1035:1035:1035))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[5\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1905:1905:1905))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4507:4507:4507) (4291:4291:4291))
        (PORT ena (1337:1337:1337) (1277:1277:1277))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~151)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1020:1020:1020) (1019:1019:1019))
        (PORT datab (682:682:682) (671:671:671))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (431:431:431) (454:454:454))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~123)
    (DELAY
      (ABSOLUTE
        (PORT datab (697:697:697) (712:712:712))
        (PORT datac (725:725:725) (722:722:722))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[0\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1901:1901:1901))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4451:4451:4451) (4242:4242:4242))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~120)
    (DELAY
      (ABSOLUTE
        (PORT datab (697:697:697) (712:712:712))
        (PORT datac (756:756:756) (752:752:752))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[8\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1901:1901:1901))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4451:4451:4451) (4242:4242:4242))
        (PORT ena (879:879:879) (872:872:872))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~122)
    (DELAY
      (ABSOLUTE
        (PORT datab (982:982:982) (927:927:927))
        (PORT datac (253:253:253) (325:325:325))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[10\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1880:1880:1880) (1895:1895:1895))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4771:4771:4771) (4553:4553:4553))
        (PORT ena (1050:1050:1050) (1002:1002:1002))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~121)
    (DELAY
      (ABSOLUTE
        (PORT dataa (812:812:812) (805:805:805))
        (PORT datac (659:659:659) (664:664:664))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[2\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1899:1899:1899))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4729:4729:4729) (4542:4542:4542))
        (PORT ena (849:849:849) (841:841:841))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~147)
    (DELAY
      (ABSOLUTE
        (PORT dataa (977:977:977) (968:968:968))
        (PORT datab (947:947:947) (936:936:936))
        (PORT datac (889:889:889) (828:828:828))
        (PORT datad (975:975:975) (953:953:953))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~148)
    (DELAY
      (ABSOLUTE
        (PORT dataa (977:977:977) (968:968:968))
        (PORT datab (1022:1022:1022) (999:999:999))
        (PORT datac (929:929:929) (910:910:910))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~116)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1322:1322:1322) (1276:1276:1276))
        (PORT datad (729:729:729) (703:703:703))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[12\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1905:1905:1905))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4500:4500:4500) (4282:4282:4282))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~119)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1319:1319:1319) (1272:1272:1272))
        (PORT datad (704:704:704) (684:684:684))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[4\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1905:1905:1905))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4500:4500:4500) (4282:4282:4282))
        (PORT ena (882:882:882) (881:881:881))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~118)
    (DELAY
      (ABSOLUTE
        (PORT datab (1225:1225:1225) (1194:1194:1194))
        (PORT datac (1179:1179:1179) (1104:1104:1104))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[14\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1899:1899:1899) (1913:1913:1913))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3913:3913:3913) (3686:3686:3686))
        (PORT ena (844:844:844) (831:831:831))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line2\~117)
    (DELAY
      (ABSOLUTE
        (PORT datab (1347:1347:1347) (1326:1326:1326))
        (PORT datac (652:652:652) (629:629:629))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line2\[6\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1904:1904:1904) (1918:1918:1918))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3869:3869:3869) (3645:3645:3645))
        (PORT ena (866:866:866) (853:853:853))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~145)
    (DELAY
      (ABSOLUTE
        (PORT dataa (977:977:977) (969:969:969))
        (PORT datab (923:923:923) (860:860:860))
        (PORT datac (719:719:719) (732:732:732))
        (PORT datad (724:724:724) (734:734:734))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~146)
    (DELAY
      (ABSOLUTE
        (PORT dataa (976:976:976) (966:966:966))
        (PORT datab (649:649:649) (652:652:652))
        (PORT datac (656:656:656) (647:647:647))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~149)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1159:1159:1159) (1080:1080:1080))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (1510:1510:1510) (1449:1449:1449))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~152)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (1021:1021:1021) (1008:1008:1008))
        (PORT datac (188:188:188) (215:215:215))
        (PORT datad (922:922:922) (851:851:851))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[9\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (682:682:682) (693:693:693))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[9\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1903:1903:1903))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4481:4481:4481) (4261:4261:4261))
        (PORT ena (1594:1594:1594) (1508:1508:1508))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[11\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1903:1903:1903))
        (PORT asdata (1002:1002:1002) (1003:1003:1003))
        (PORT clrn (4481:4481:4481) (4261:4261:4261))
        (PORT ena (1594:1594:1594) (1508:1508:1508))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~137)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1004:1004:1004) (964:964:964))
        (PORT datab (262:262:262) (332:332:332))
        (PORT datad (221:221:221) (243:243:243))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[13\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1903:1903:1903))
        (PORT asdata (1020:1020:1020) (1009:1009:1009))
        (PORT clrn (4481:4481:4481) (4261:4261:4261))
        (PORT ena (1594:1594:1594) (1508:1508:1508))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[15\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1903:1903:1903))
        (PORT asdata (777:777:777) (801:801:801))
        (PORT clrn (4481:4481:4481) (4261:4261:4261))
        (PORT ena (1594:1594:1594) (1508:1508:1508))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~138)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (1008:1008:1008) (980:980:980))
        (PORT datad (233:233:233) (294:294:294))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[1\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (691:691:691) (701:701:701))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[1\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1903:1903:1903))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4481:4481:4481) (4261:4261:4261))
        (PORT ena (1594:1594:1594) (1508:1508:1508))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[3\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1903:1903:1903))
        (PORT asdata (816:816:816) (837:837:837))
        (PORT clrn (4481:4481:4481) (4261:4261:4261))
        (PORT ena (1594:1594:1594) (1508:1508:1508))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~135)
    (DELAY
      (ABSOLUTE
        (PORT dataa (265:265:265) (339:339:339))
        (PORT datab (1008:1008:1008) (980:980:980))
        (PORT datad (219:219:219) (241:241:241))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[5\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1903:1903:1903))
        (PORT asdata (1012:1012:1012) (998:998:998))
        (PORT clrn (4481:4481:4481) (4261:4261:4261))
        (PORT ena (1594:1594:1594) (1508:1508:1508))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[7\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (752:752:752) (763:763:763))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[7\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1903:1903:1903))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4481:4481:4481) (4261:4261:4261))
        (PORT ena (1594:1594:1594) (1508:1508:1508))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~136)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (1008:1008:1008) (980:980:980))
        (PORT datad (234:234:234) (296:296:296))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~139)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (374:374:374))
        (PORT datab (1021:1021:1021) (1008:1008:1008))
        (PORT datac (903:903:903) (846:846:846))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[2\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1899:1899:1899) (1913:1913:1913))
        (PORT asdata (1356:1356:1356) (1331:1331:1331))
        (PORT clrn (3893:3893:3893) (3669:3669:3669))
        (PORT ena (1881:1881:1881) (1761:1761:1761))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[0\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (977:977:977) (963:963:963))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[0\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1899:1899:1899) (1913:1913:1913))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3893:3893:3893) (3669:3669:3669))
        (PORT ena (1881:1881:1881) (1761:1761:1761))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~140)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1308:1308:1308) (1236:1236:1236))
        (PORT datab (1008:1008:1008) (953:953:953))
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[4\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1899:1899:1899) (1913:1913:1913))
        (PORT asdata (1028:1028:1028) (1017:1017:1017))
        (PORT clrn (3893:3893:3893) (3669:3669:3669))
        (PORT ena (1881:1881:1881) (1761:1761:1761))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[6\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (729:729:729) (739:739:739))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[6\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1899:1899:1899) (1913:1913:1913))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3893:3893:3893) (3669:3669:3669))
        (PORT ena (1881:1881:1881) (1761:1761:1761))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~141)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1309:1309:1309) (1237:1237:1237))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datad (233:233:233) (295:295:295))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[10\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1899:1899:1899) (1913:1913:1913))
        (PORT asdata (1498:1498:1498) (1456:1456:1456))
        (PORT clrn (3893:3893:3893) (3669:3669:3669))
        (PORT ena (1881:1881:1881) (1761:1761:1761))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[8\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1899:1899:1899) (1913:1913:1913))
        (PORT asdata (1303:1303:1303) (1282:1282:1282))
        (PORT clrn (3893:3893:3893) (3669:3669:3669))
        (PORT ena (1881:1881:1881) (1761:1761:1761))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~133)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1313:1313:1313) (1242:1242:1242))
        (PORT datab (1008:1008:1008) (952:952:952))
        (PORT datad (234:234:234) (297:297:297))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|line1\[12\]\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (621:621:621) (618:618:618))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[12\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1899:1899:1899) (1913:1913:1913))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (3893:3893:3893) (3669:3669:3669))
        (PORT ena (1881:1881:1881) (1761:1761:1761))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|line1\[14\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1899:1899:1899) (1913:1913:1913))
        (PORT asdata (1092:1092:1092) (1102:1102:1102))
        (PORT clrn (3893:3893:3893) (3669:3669:3669))
        (PORT ena (1881:1881:1881) (1761:1761:1761))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~134)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (249:249:249))
        (PORT datab (265:265:265) (335:335:335))
        (PORT datad (1259:1259:1259) (1195:1195:1195))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~142)
    (DELAY
      (ABSOLUTE
        (PORT dataa (939:939:939) (871:871:871))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (1502:1502:1502) (1445:1445:1445))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~153)
    (DELAY
      (ABSOLUTE
        (PORT dataa (919:919:919) (853:853:853))
        (PORT datab (260:260:260) (295:295:295))
        (PORT datac (632:632:632) (598:598:598))
        (PORT datad (1122:1122:1122) (1028:1028:1028))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[0\]\~154)
    (DELAY
      (ABSOLUTE
        (PORT datab (469:469:469) (451:451:451))
        (PORT datac (462:462:462) (471:471:471))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|curbuf\[6\]\~155)
    (DELAY
      (ABSOLUTE
        (PORT dataa (678:678:678) (612:612:612))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (403:403:403) (381:381:381))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|lcd_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1880:1880:1880) (1894:1894:1894))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4304:4304:4304) (4056:4056:4056))
        (PORT ena (1016:1016:1016) (970:970:970))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|lcd_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1880:1880:1880) (1894:1894:1894))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4304:4304:4304) (4056:4056:4056))
        (PORT ena (1016:1016:1016) (970:970:970))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE mylcd\|lcd_en\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (525:525:525) (548:548:548))
        (PORT datab (299:299:299) (386:386:386))
        (PORT datad (970:970:970) (950:950:950))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|lcd_en)
    (DELAY
      (ABSOLUTE
        (PORT clk (1876:1876:1876) (1889:1889:1889))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4410:4410:4410) (4207:4207:4207))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE mylcd\|lcd_rs)
    (DELAY
      (ABSOLUTE
        (PORT clk (1880:1880:1880) (1894:1894:1894))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (4304:4304:4304) (4056:4056:4056))
        (PORT ena (1016:1016:1016) (970:970:970))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex1\|seven_seg_display\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (746:746:746) (774:774:774))
        (PORT datab (737:737:737) (759:759:759))
        (PORT datac (707:707:707) (727:727:727))
        (PORT datad (736:736:736) (745:745:745))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex1\|seven_seg_display\[1\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (748:748:748) (778:778:778))
        (PORT datab (732:732:732) (755:755:755))
        (PORT datac (709:709:709) (730:730:730))
        (PORT datad (737:737:737) (746:746:746))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex1\|seven_seg_display\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (748:748:748) (778:778:778))
        (PORT datab (733:733:733) (756:756:756))
        (PORT datac (709:709:709) (730:730:730))
        (PORT datad (737:737:737) (746:746:746))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex1\|seven_seg_display\[3\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1526:1526:1526) (1454:1454:1454))
        (PORT datab (1040:1040:1040) (1018:1018:1018))
        (PORT datac (1254:1254:1254) (1200:1200:1200))
        (PORT datad (1012:1012:1012) (1012:1012:1012))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex1\|seven_seg_display\[4\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1526:1526:1526) (1454:1454:1454))
        (PORT datab (1041:1041:1041) (1020:1020:1020))
        (PORT datac (1254:1254:1254) (1200:1200:1200))
        (PORT datad (1012:1012:1012) (1012:1012:1012))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex1\|seven_seg_display\[5\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (749:749:749) (778:778:778))
        (PORT datab (732:732:732) (754:754:754))
        (PORT datac (709:709:709) (731:731:731))
        (PORT datad (737:737:737) (746:746:746))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex1\|seven_seg_display\[6\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (743:743:743) (771:771:771))
        (PORT datab (739:739:739) (762:762:762))
        (PORT datac (705:705:705) (725:725:725))
        (PORT datad (735:735:735) (744:744:744))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex2\|seven_seg_display\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1525:1525:1525) (1482:1482:1482))
        (PORT datab (1279:1279:1279) (1257:1257:1257))
        (PORT datac (1204:1204:1204) (1185:1185:1185))
        (PORT datad (1308:1308:1308) (1281:1281:1281))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex2\|seven_seg_display\[1\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1527:1527:1527) (1484:1484:1484))
        (PORT datab (1274:1274:1274) (1251:1251:1251))
        (PORT datac (1199:1199:1199) (1179:1179:1179))
        (PORT datad (1309:1309:1309) (1282:1282:1282))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex2\|seven_seg_display\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1527:1527:1527) (1484:1484:1484))
        (PORT datab (1274:1274:1274) (1252:1252:1252))
        (PORT datac (1199:1199:1199) (1179:1179:1179))
        (PORT datad (1309:1309:1309) (1282:1282:1282))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex2\|seven_seg_display\[3\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1529:1529:1529) (1487:1487:1487))
        (PORT datab (1269:1269:1269) (1244:1244:1244))
        (PORT datac (1194:1194:1194) (1172:1172:1172))
        (PORT datad (1311:1311:1311) (1283:1283:1283))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex2\|seven_seg_display\[4\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1528:1528:1528) (1486:1486:1486))
        (PORT datab (1271:1271:1271) (1248:1248:1248))
        (PORT datac (1196:1196:1196) (1175:1175:1175))
        (PORT datad (1310:1310:1310) (1283:1283:1283))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex2\|seven_seg_display\[5\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1525:1525:1525) (1481:1481:1481))
        (PORT datab (1279:1279:1279) (1257:1257:1257))
        (PORT datac (1204:1204:1204) (1185:1185:1185))
        (PORT datad (1308:1308:1308) (1280:1280:1280))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE hex2\|seven_seg_display\[6\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1529:1529:1529) (1487:1487:1487))
        (PORT datab (1269:1269:1269) (1245:1245:1245))
        (PORT datac (1194:1194:1194) (1173:1173:1173))
        (PORT datad (1310:1310:1310) (1283:1283:1283))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[0\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT datab (734:734:734) (695:695:695))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[1\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (490:490:490) (529:529:529))
        (PORT datab (270:270:270) (342:342:342))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1321:1321:1321) (1321:1321:1321))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[2\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (270:270:270) (343:343:343))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1321:1321:1321) (1321:1321:1321))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[3\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1321:1321:1321) (1321:1321:1321))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[4\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (270:270:270) (342:342:342))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1321:1321:1321) (1321:1321:1321))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[5\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (348:348:348))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1321:1321:1321) (1321:1321:1321))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[6\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (268:268:268) (341:341:341))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1321:1321:1321) (1321:1321:1321))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[7\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (346:346:346))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1321:1321:1321) (1321:1321:1321))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[8\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1321:1321:1321) (1321:1321:1321))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[9\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (358:358:358))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1321:1321:1321) (1321:1321:1321))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[10\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (268:268:268) (340:340:340))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (889:889:889) (846:846:846))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[11\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (268:268:268) (341:341:341))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (889:889:889) (846:846:846))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[12\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (269:269:269) (341:341:341))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (889:889:889) (846:846:846))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[13\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (347:347:347))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (889:889:889) (846:846:846))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[14\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT datab (269:269:269) (343:343:343))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (889:889:889) (846:846:846))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[15\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (352:352:352))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (889:889:889) (846:846:846))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Equal0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (353:353:353))
        (PORT datab (271:271:271) (345:345:345))
        (PORT datac (239:239:239) (314:314:314))
        (PORT datad (243:243:243) (309:309:309))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Equal0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (998:998:998) (1038:1038:1038))
        (PORT datab (272:272:272) (345:345:345))
        (PORT datac (485:485:485) (522:522:522))
        (PORT datad (242:242:242) (308:308:308))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[16\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (352:352:352))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (889:889:889) (846:846:846))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[17\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT datab (272:272:272) (344:344:344))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (889:889:889) (846:846:846))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[18\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT datab (272:272:272) (344:344:344))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (889:889:889) (846:846:846))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Cont\[19\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT datad (242:242:242) (308:308:308))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|Cont\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (889:889:889) (846:846:846))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (275:275:275) (354:354:354))
        (PORT datab (271:271:271) (343:343:343))
        (PORT datac (239:239:239) (314:314:314))
        (PORT datad (241:241:241) (307:307:307))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (239:239:239) (314:314:314))
        (PORT datad (240:240:240) (306:306:306))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (486:486:486))
        (PORT datab (270:270:270) (344:344:344))
        (PORT datac (251:251:251) (322:322:322))
        (PORT datad (239:239:239) (305:305:305))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (271:271:271) (344:344:344))
        (PORT datac (239:239:239) (315:315:315))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|Equal0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (804:804:804) (803:803:803))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE r0\|oRESET\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (217:217:217) (238:238:238))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE r0\|oRESET)
    (DELAY
      (ABSOLUTE
        (PORT clk (1939:1939:1939) (1952:1952:1952))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_pll")
    (INSTANCE p1\|altpll_component\|pll)
    (DELAY
      (ABSOLUTE
        (PORT areset (6125:6125:6125) (6125:6125:6125))
        (PORT inclk[0] (1964:1964:1964) (1964:1964:1964))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE p1\|altpll_component\|_clk2\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1962:1962:1962) (1935:1935:1935))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (269:269:269) (340:340:340))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|h_cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2311:2311:2311) (2357:2357:2357))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (347:347:347))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|h_cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2311:2311:2311) (2357:2357:2357))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (269:269:269) (342:342:342))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|h_cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2311:2311:2311) (2357:2357:2357))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (273:273:273) (347:347:347))
        (PORT datac (241:241:241) (316:316:316))
        (PORT datad (244:244:244) (311:311:311))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (439:439:439) (463:463:463))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|h_cnt\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2311:2311:2311) (2357:2357:2357))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|h_cnt\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2311:2311:2311) (2357:2357:2357))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (363:363:363))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (292:292:292) (365:365:365))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add1\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (446:446:446) (483:483:483))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|h_cnt\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2311:2311:2311) (2357:2357:2357))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add1\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (286:286:286) (356:356:356))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|h_cnt\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (452:452:452))
        (PORT datab (259:259:259) (294:294:294))
        (PORT datac (229:229:229) (268:268:268))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|h_cnt\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2311:2311:2311) (2357:2357:2357))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (506:506:506) (524:524:524))
        (PORT datab (754:754:754) (744:744:744))
        (PORT datac (465:465:465) (494:494:494))
        (PORT datad (443:443:443) (466:466:466))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|h_cnt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (303:303:303))
        (PORT datab (260:260:260) (295:295:295))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (418:418:418) (405:405:405))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|h_cnt\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2311:2311:2311) (2357:2357:2357))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|h_cnt\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2311:2311:2311) (2357:2357:2357))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (500:500:500))
        (PORT datab (292:292:292) (365:365:365))
        (PORT datac (412:412:412) (448:448:448))
        (PORT datad (265:265:265) (331:331:331))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add1\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (361:361:361))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|h_cnt\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (256:256:256) (294:294:294))
        (PORT datab (253:253:253) (287:287:287))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (422:422:422) (409:409:409))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|h_cnt\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2311:2311:2311) (2357:2357:2357))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add1\~20)
    (DELAY
      (ABSOLUTE
        (PORT datad (275:275:275) (337:337:337))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|h_cnt\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1915:1915:1915) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2311:2311:2311) (2357:2357:2357))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (511:511:511) (532:532:532))
        (PORT datab (742:742:742) (731:731:731))
        (PORT datac (450:450:450) (473:473:473))
        (PORT datad (453:453:453) (478:478:478))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (512:512:512) (527:527:527))
        (PORT datac (187:187:187) (216:216:216))
        (PORT datad (409:409:409) (436:436:436))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|HS)
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|oHS\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1205:1205:1205) (1151:1151:1151))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|oHS)
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (270:270:270) (342:342:342))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (440:440:440) (477:477:477))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (439:439:439) (413:413:413))
        (PORT datac (208:208:208) (236:236:236))
        (PORT datad (366:366:366) (350:350:350))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|v_cnt\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2325:2325:2325) (2375:2375:2375))
        (PORT ena (1011:1011:1011) (952:952:952))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (349:349:349))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|v_cnt\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2325:2325:2325) (2375:2375:2375))
        (PORT ena (1011:1011:1011) (952:952:952))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (270:270:270) (342:342:342))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|v_cnt\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2325:2325:2325) (2375:2375:2375))
        (PORT ena (1011:1011:1011) (952:952:952))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (351:351:351))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|v_cnt\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2325:2325:2325) (2375:2375:2375))
        (PORT ena (1011:1011:1011) (952:952:952))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (287:287:287) (357:357:357))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|v_cnt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (472:472:472) (451:451:451))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datad (211:211:211) (237:237:237))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|v_cnt\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2325:2325:2325) (2375:2375:2375))
        (PORT ena (1011:1011:1011) (952:952:952))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (491:491:491) (510:510:510))
        (PORT datab (271:271:271) (344:344:344))
        (PORT datac (258:258:258) (333:333:333))
        (PORT datad (424:424:424) (448:448:448))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|v_cnt\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (450:450:450))
        (PORT datac (357:357:357) (342:342:342))
        (PORT datad (210:210:210) (237:237:237))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|v_cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2325:2325:2325) (2375:2375:2375))
        (PORT ena (1011:1011:1011) (952:952:952))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (360:360:360))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|v_cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2325:2325:2325) (2375:2375:2375))
        (PORT ena (1011:1011:1011) (952:952:952))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (363:363:363))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|v_cnt\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (450:450:450))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (210:210:210) (237:237:237))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|v_cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2325:2325:2325) (2375:2375:2375))
        (PORT ena (1011:1011:1011) (952:952:952))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (492:492:492) (511:511:511))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|v_cnt\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2325:2325:2325) (2375:2375:2375))
        (PORT ena (1011:1011:1011) (952:952:952))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|LessThan5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (350:350:350))
        (PORT datac (238:238:238) (314:314:314))
        (PORT datad (239:239:239) (305:305:305))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (667:667:667) (664:664:664))
        (PORT datab (503:503:503) (517:517:517))
        (PORT datac (402:402:402) (386:386:386))
        (PORT datad (929:929:929) (891:891:891))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|v_cnt\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (471:471:471) (450:450:450))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datad (210:210:210) (237:237:237))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|v_cnt\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1917:1917:1917) (1939:1939:1939))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (2325:2325:2325) (2375:2375:2375))
        (PORT ena (1011:1011:1011) (952:952:952))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|LessThan1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (467:467:467) (512:512:512))
        (PORT datab (251:251:251) (282:282:282))
        (PORT datac (478:478:478) (508:508:508))
        (PORT datad (469:469:469) (494:494:494))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|VS)
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|oVS\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (955:955:955) (920:920:920))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|oVS)
    (DELAY
      (ABSOLUTE
        (PORT clk (1925:1925:1925) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|cDEN\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (496:496:496) (513:513:513))
        (PORT datab (741:741:741) (731:731:731))
        (PORT datad (444:444:444) (467:467:467))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|cDEN\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (507:507:507) (524:524:524))
        (PORT datab (439:439:439) (472:472:472))
        (PORT datac (465:465:465) (494:494:494))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|cDEN\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (508:508:508))
        (PORT datab (249:249:249) (280:280:280))
        (PORT datac (475:475:475) (505:505:505))
        (PORT datad (466:466:466) (491:491:491))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|LessThan5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (464:464:464) (509:509:509))
        (PORT datab (504:504:504) (518:518:518))
        (PORT datac (631:631:631) (627:627:627))
        (PORT datad (467:467:467) (492:492:492))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|LessThan5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (446:446:446) (423:423:423))
        (PORT datab (221:221:221) (247:247:247))
        (PORT datac (474:474:474) (504:504:504))
        (PORT datad (929:929:929) (891:891:891))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|LTM_ins\|cDEN\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (254:254:254))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (686:686:686) (684:684:684))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|LTM_ins\|blank_n)
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1938:1938:1938))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|oBLANK_n)
    (DELAY
      (ABSOLUTE
        (PORT clk (1916:1916:1916) (1938:1938:1938))
        (PORT asdata (623:623:623) (692:692:692))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[0\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1244:1244:1244) (1185:1185:1185))
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1250:1250:1250) (1190:1190:1190))
        (PORT datad (1204:1204:1204) (1151:1151:1151))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1949:1949:1949))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1818:1818:1818) (1820:1820:1820))
        (PORT sclr (756:756:756) (821:821:821))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[1\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1949:1949:1949))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1818:1818:1818) (1820:1820:1820))
        (PORT sclr (756:756:756) (821:821:821))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[2\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1949:1949:1949))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1818:1818:1818) (1820:1820:1820))
        (PORT sclr (756:756:756) (821:821:821))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[3\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1949:1949:1949))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1818:1818:1818) (1820:1820:1820))
        (PORT sclr (756:756:756) (821:821:821))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[4\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1949:1949:1949))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1818:1818:1818) (1820:1820:1820))
        (PORT sclr (756:756:756) (821:821:821))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[5\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1949:1949:1949))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1818:1818:1818) (1820:1820:1820))
        (PORT sclr (756:756:756) (821:821:821))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[6\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1949:1949:1949))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1818:1818:1818) (1820:1820:1820))
        (PORT sclr (756:756:756) (821:821:821))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[7\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1949:1949:1949))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1818:1818:1818) (1820:1820:1820))
        (PORT sclr (756:756:756) (821:821:821))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[8\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (358:358:358))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1937:1937:1937) (1949:1949:1949))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1818:1818:1818) (1820:1820:1820))
        (PORT sclr (756:756:756) (821:821:821))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[9\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1835:1835:1835) (1826:1826:1826))
        (PORT sclr (1207:1207:1207) (1213:1213:1213))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[10\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (283:283:283) (352:352:352))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1835:1835:1835) (1826:1826:1826))
        (PORT sclr (1207:1207:1207) (1213:1213:1213))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[11\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (353:353:353))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1835:1835:1835) (1826:1826:1826))
        (PORT sclr (1207:1207:1207) (1213:1213:1213))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[12\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (360:360:360))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1835:1835:1835) (1826:1826:1826))
        (PORT sclr (1207:1207:1207) (1213:1213:1213))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[13\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (509:509:509))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1835:1835:1835) (1826:1826:1826))
        (PORT sclr (1207:1207:1207) (1213:1213:1213))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[14\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (361:361:361))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1835:1835:1835) (1826:1826:1826))
        (PORT sclr (1207:1207:1207) (1213:1213:1213))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[15\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (361:361:361))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1835:1835:1835) (1826:1826:1826))
        (PORT sclr (1207:1207:1207) (1213:1213:1213))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|address_reg_b\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1954:1954:1954))
        (PORT asdata (1127:1127:1127) (1142:1142:1142))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[16\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT datab (329:329:329) (417:417:417))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1835:1835:1835) (1826:1826:1826))
        (PORT sclr (1207:1207:1207) (1213:1213:1213))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|address_reg_b\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1954:1954:1954))
        (PORT asdata (1359:1359:1359) (1339:1339:1339))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|char_count\[0\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (365:365:365))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|typer_logic_inst\|char_count\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (962:962:962) (988:988:988))
        (PORT ena (871:871:871) (862:862:862))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|char_count\[1\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (365:365:365))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|typer_logic_inst\|char_count\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (962:962:962) (988:988:988))
        (PORT ena (871:871:871) (862:862:862))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|char_count\[2\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (284:284:284) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|typer_logic_inst\|char_count\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (962:962:962) (988:988:988))
        (PORT ena (871:871:871) (862:862:862))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|char_count\[3\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (297:297:297) (373:373:373))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|typer_logic_inst\|char_count\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (962:962:962) (988:988:988))
        (PORT ena (871:871:871) (862:862:862))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|char_count\[4\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (381:381:381))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|typer_logic_inst\|char_count\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (962:962:962) (988:988:988))
        (PORT ena (871:871:871) (862:862:862))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|char_count\[5\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (474:474:474) (510:510:510))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|typer_logic_inst\|char_count\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (962:962:962) (988:988:988))
        (PORT ena (871:871:871) (862:862:862))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|char_count\[6\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (382:382:382))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|typer_logic_inst\|char_count\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (962:962:962) (988:988:988))
        (PORT ena (871:871:871) (862:862:862))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|LessThan0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (386:386:386))
        (PORT datab (284:284:284) (354:354:354))
        (PORT datac (268:268:268) (349:349:349))
        (PORT datad (268:268:268) (339:339:339))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|char_count\[7\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (289:289:289) (361:361:361))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|typer_logic_inst\|char_count\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (962:962:962) (988:988:988))
        (PORT ena (871:871:871) (862:862:862))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|char_count\[8\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (367:367:367))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|typer_logic_inst\|char_count\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (962:962:962) (988:988:988))
        (PORT ena (871:871:871) (862:862:862))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|char_count\[9\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT datab (295:295:295) (370:370:370))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|typer_logic_inst\|char_count\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1926:1926:1926) (2053:2053:2053))
        (PORT ena (1332:1332:1332) (1267:1267:1267))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|char_count\[10\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (268:268:268) (340:340:340))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|typer_logic_inst\|char_count\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1926:1926:1926) (2053:2053:2053))
        (PORT ena (1332:1332:1332) (1267:1267:1267))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|char_count\[11\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT datab (269:269:269) (341:341:341))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|typer_logic_inst\|char_count\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1926:1926:1926) (2053:2053:2053))
        (PORT ena (1332:1332:1332) (1267:1267:1267))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|char_count\[12\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (350:350:350))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|typer_logic_inst\|char_count\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1926:1926:1926) (2053:2053:2053))
        (PORT ena (1332:1332:1332) (1267:1267:1267))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|char_count\[13\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT datab (270:270:270) (343:343:343))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|typer_logic_inst\|char_count\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1926:1926:1926) (2053:2053:2053))
        (PORT ena (1332:1332:1332) (1267:1267:1267))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|char_count\[14\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (272:272:272) (348:348:348))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|typer_logic_inst\|char_count\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1926:1926:1926) (2053:2053:2053))
        (PORT ena (1332:1332:1332) (1267:1267:1267))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|char_count\[15\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (274:274:274) (352:352:352))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|typer_logic_inst\|char_count\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1926:1926:1926) (2053:2053:2053))
        (PORT ena (1332:1332:1332) (1267:1267:1267))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|char_count\[16\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT datab (271:271:271) (344:344:344))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|typer_logic_inst\|char_count\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1926:1926:1926) (2053:2053:2053))
        (PORT ena (1332:1332:1332) (1267:1267:1267))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|char_count\[17\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT datab (271:271:271) (345:345:345))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|typer_logic_inst\|char_count\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1926:1926:1926) (2053:2053:2053))
        (PORT ena (1332:1332:1332) (1267:1267:1267))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (273:273:273) (351:351:351))
        (PORT datab (269:269:269) (342:342:342))
        (PORT datac (237:237:237) (312:312:312))
        (PORT datad (241:241:241) (308:308:308))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (275:275:275) (353:353:353))
        (PORT datab (271:271:271) (345:345:345))
        (PORT datac (239:239:239) (314:314:314))
        (PORT datad (243:243:243) (309:309:309))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|char_count\[18\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT datad (241:241:241) (306:306:306))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|typer_logic_inst\|char_count\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1926:1926:1926) (2053:2053:2053))
        (PORT ena (1332:1332:1332) (1267:1267:1267))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (239:239:239) (304:304:304))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (261:261:261) (337:337:337))
        (PORT datad (262:262:262) (328:328:328))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|mem_waddr_reg\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (459:459:459) (490:490:490))
        (PORT datac (707:707:707) (686:686:686))
        (PORT datad (366:366:366) (352:352:352))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|char_count\~19)
    (DELAY
      (ABSOLUTE
        (PORT datad (210:210:210) (228:228:228))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|typer_logic_inst\|busy)
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1945:1945:1945))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Add7\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (437:437:437) (468:468:468))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|character_pixel_index\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (711:711:711) (725:725:725))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Equal0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (388:388:388))
        (PORT datab (291:291:291) (364:364:364))
        (PORT datac (443:443:443) (478:478:478))
        (PORT datad (430:430:430) (456:456:456))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Equal0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (304:304:304) (386:386:386))
        (PORT datab (300:300:300) (377:377:377))
        (PORT datac (708:708:708) (686:686:686))
        (PORT datad (366:366:366) (351:351:351))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Equal0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (430:430:430) (406:406:406))
        (PORT datab (292:292:292) (366:366:366))
        (PORT datac (437:437:437) (482:482:482))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|character_pixel_index\[7\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (736:736:736) (687:687:687))
        (PORT datac (943:943:943) (945:945:945))
        (PORT datad (602:602:602) (567:567:567))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|typer_logic_inst\|character_pixel_index\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1069:1069:1069) (1024:1024:1024))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Add7\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (442:442:442) (465:465:465))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|character_pixel_index\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (742:742:742) (766:766:766))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|typer_logic_inst\|character_pixel_index\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1069:1069:1069) (1024:1024:1024))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Add7\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (271:271:271) (343:343:343))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|character_pixel_index\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (742:742:742) (766:766:766))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|typer_logic_inst\|character_pixel_index\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1069:1069:1069) (1024:1024:1024))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Add7\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|character_pixel_index\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (742:742:742) (766:766:766))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|typer_logic_inst\|character_pixel_index\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1069:1069:1069) (1024:1024:1024))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Add7\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (272:272:272) (344:344:344))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|character_pixel_index\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (710:710:710) (725:725:725))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|typer_logic_inst\|character_pixel_index\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1069:1069:1069) (1024:1024:1024))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Add7\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (361:361:361))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|character_pixel_index\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (743:743:743) (766:766:766))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|typer_logic_inst\|character_pixel_index\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1069:1069:1069) (1024:1024:1024))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Add7\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (286:286:286) (356:356:356))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|character_pixel_index\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (587:587:587) (536:536:536))
        (PORT datad (710:710:710) (725:725:725))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|typer_logic_inst\|character_pixel_index\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1069:1069:1069) (1024:1024:1024))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Add7\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (494:494:494))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|character_pixel_index\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (943:943:943) (946:946:946))
        (PORT datad (373:373:373) (355:355:355))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|typer_logic_inst\|character_pixel_index\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (900:900:900) (894:894:894))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Add7\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (751:751:751) (763:763:763))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Add6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (359:359:359))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Add6\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (686:686:686) (629:629:629))
        (PORT datab (992:992:992) (947:947:947))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|typer_logic_inst\|character_pixel_index\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT sload (1778:1778:1778) (1873:1873:1873))
        (PORT ena (1639:1639:1639) (1547:1547:1547))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Add6\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (303:303:303) (372:372:372))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Add7\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (505:505:505) (517:517:517))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Add6\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (430:430:430) (403:403:403))
        (PORT datad (947:947:947) (912:912:912))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|typer_logic_inst\|character_pixel_index\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT sload (1778:1778:1778) (1873:1873:1873))
        (PORT ena (1639:1639:1639) (1547:1547:1547))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Add6\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (500:500:500) (518:518:518))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Add7\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (362:362:362))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Add6\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (374:374:374))
        (PORT datab (1016:1016:1016) (966:966:966))
        (PORT datad (191:191:191) (211:211:211))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|typer_logic_inst\|character_pixel_index\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1671:1671:1671) (1779:1779:1779))
        (PORT ena (1612:1612:1612) (1524:1524:1524))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Add6\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (460:460:460) (500:500:500))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Add7\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Add6\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (654:654:654) (635:635:635))
        (PORT datac (187:187:187) (216:216:216))
        (PORT datad (970:970:970) (929:929:929))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|typer_logic_inst\|character_pixel_index\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1671:1671:1671) (1779:1779:1779))
        (PORT ena (1612:1612:1612) (1524:1524:1524))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Add7\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (362:362:362))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Add6\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (510:510:510) (529:529:529))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Add6\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (255:255:255))
        (PORT datab (1016:1016:1016) (965:965:965))
        (PORT datad (347:347:347) (331:331:331))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|typer_logic_inst\|character_pixel_index\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1671:1671:1671) (1779:1779:1779))
        (PORT ena (1612:1612:1612) (1524:1524:1524))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Add6\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (355:355:355))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Add7\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (448:448:448) (488:488:488))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Add6\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (425:425:425) (420:420:420))
        (PORT datab (429:429:429) (402:402:402))
        (PORT datad (945:945:945) (909:909:909))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|typer_logic_inst\|character_pixel_index\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT sload (1778:1778:1778) (1873:1873:1873))
        (PORT ena (1639:1639:1639) (1547:1547:1547))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Add7\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (285:285:285) (354:354:354))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Add6\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (687:687:687) (690:690:690))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Add6\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (1017:1017:1017) (966:966:966))
        (PORT datad (347:347:347) (331:331:331))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|typer_logic_inst\|character_pixel_index\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1671:1671:1671) (1779:1779:1779))
        (PORT ena (1612:1612:1612) (1524:1524:1524))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Add7\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (495:495:495) (511:511:511))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Add6\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (286:286:286) (356:356:356))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Add6\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (688:688:688) (627:627:627))
        (PORT datab (993:993:993) (949:949:949))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|typer_logic_inst\|character_pixel_index\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT sload (1778:1778:1778) (1873:1873:1873))
        (PORT ena (1639:1639:1639) (1547:1547:1547))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|mem_waddr_reg\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (734:734:734) (684:684:684))
        (PORT datac (942:942:942) (945:945:945))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|typer_logic_inst\|mem_waddr_reg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1948:1948:1948))
        (PORT asdata (1344:1344:1344) (1313:1313:1313))
        (PORT ena (1607:1607:1607) (1519:1519:1519))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|typer_logic_inst\|mem_waddr_reg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1948:1948:1948))
        (PORT asdata (1368:1368:1368) (1338:1338:1338))
        (PORT ena (1607:1607:1607) (1519:1519:1519))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|typer_logic_inst\|mem_waddr_reg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1936:1936:1936) (1948:1948:1948))
        (PORT asdata (1337:1337:1337) (1313:1313:1313))
        (PORT ena (1607:1607:1607) (1519:1519:1519))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Add6\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (513:513:513) (525:525:525))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Add7\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (380:380:380))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH dataa cout (435:435:435) (328:328:328))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Add6\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (426:426:426) (401:401:401))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (970:970:970) (929:929:929))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|typer_logic_inst\|character_pixel_index\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1671:1671:1671) (1779:1779:1779))
        (PORT ena (1612:1612:1612) (1524:1524:1524))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Add7\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (448:448:448) (482:482:482))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Add6\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (286:286:286) (357:357:357))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Add6\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (630:630:630) (588:588:588))
        (PORT datab (992:992:992) (948:948:948))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|typer_logic_inst\|character_pixel_index\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (PORT sload (1778:1778:1778) (1873:1873:1873))
        (PORT ena (1639:1639:1639) (1547:1547:1547))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sload (posedge clk) (171:171:171))
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|mem_waddr_reg\[17\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (935:935:935) (914:914:914))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|typer_logic_inst\|mem_waddr_reg\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (870:870:870) (862:862:862))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Add6\~22)
    (DELAY
      (ABSOLUTE
        (PORT datad (442:442:442) (464:464:464))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Add7\~36)
    (DELAY
      (ABSOLUTE
        (PORT datad (275:275:275) (337:337:337))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Add6\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (373:373:373) (364:364:364))
        (PORT datac (894:894:894) (846:846:846))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|typer_logic_inst\|character_pixel_index\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT sclr (1671:1671:1671) (1779:1779:1779))
        (PORT ena (1612:1612:1612) (1524:1524:1524))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|typer_logic_inst\|mem_waddr_reg\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT asdata (1134:1134:1134) (1139:1139:1139))
        (PORT ena (1076:1076:1076) (1041:1041:1041))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|mem_waddr_reg\[16\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (739:739:739) (750:750:750))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|typer_logic_inst\|mem_waddr_reg\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (870:870:870) (862:862:862))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1356w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (390:390:390))
        (PORT datab (495:495:495) (517:517:517))
        (PORT datac (941:941:941) (943:943:943))
        (PORT datad (259:259:259) (332:332:332))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1438w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1528:1528:1528) (1562:1562:1562))
        (PORT datab (1484:1484:1484) (1489:1489:1489))
        (PORT datac (1665:1665:1665) (1635:1635:1635))
        (PORT datad (1011:1011:1011) (978:978:978))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[17\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT datab (328:328:328) (414:414:414))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datab cout (445:445:445) (334:334:334))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
        (IOPATH cin cout (58:58:58) (58:58:58))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1835:1835:1835) (1826:1826:1826))
        (PORT sclr (1207:1207:1207) (1213:1213:1213))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|ADDR\[18\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT datad (298:298:298) (384:384:384))
        (IOPATH datad combout (144:144:144) (125:125:125))
        (IOPATH cin combout (483:483:483) (458:458:458))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|ADDR\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1947:1947:1947))
        (PORT d (80:80:80) (90:90:90))
        (PORT clrn (1835:1835:1835) (1826:1826:1826))
        (PORT sclr (1207:1207:1207) (1213:1213:1213))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
        (IOPATH (negedge clrn) q (199:199:199) (199:199:199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD sclr (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2024w\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (327:327:327) (419:419:419))
        (PORT datac (294:294:294) (384:384:384))
        (PORT datad (296:296:296) (376:376:376))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2201w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1823:1823:1823) (1842:1842:1842))
        (PORT datab (1510:1510:1510) (1526:1526:1526))
        (PORT datac (1346:1346:1346) (1303:1303:1303))
        (PORT datad (1448:1448:1448) (1445:1445:1445))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a264.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a264.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a264.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a264.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a264.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a264.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (689:689:689) (650:650:650))
        (PORT datab (926:926:926) (824:824:824))
        (PORT datac (1677:1677:1677) (1657:1657:1657))
        (PORT datad (985:985:985) (978:978:978))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1116:1116:1116) (1141:1141:1141))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (410:410:410) (386:386:386))
        (PORT datad (712:712:712) (667:667:667))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1711:1711:1711) (1691:1691:1691))
        (PORT datab (449:449:449) (416:416:416))
        (PORT datac (1080:1080:1080) (1103:1103:1103))
        (PORT datad (1173:1173:1173) (1057:1057:1057))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1117:1117:1117) (1142:1142:1142))
        (PORT datab (451:451:451) (419:419:419))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (695:695:695) (651:651:651))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1119:1119:1119) (1144:1144:1144))
        (PORT datab (1158:1158:1158) (1048:1048:1048))
        (PORT datac (1681:1681:1681) (1661:1661:1661))
        (PORT datad (380:380:380) (359:359:359))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1116:1116:1116) (1141:1141:1141))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (678:678:678) (633:633:633))
        (PORT datad (590:590:590) (521:521:521))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1118:1118:1118) (1143:1143:1143))
        (PORT datab (722:722:722) (673:673:673))
        (PORT datac (1680:1680:1680) (1660:1660:1660))
        (PORT datad (383:383:383) (362:362:362))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (252:252:252))
        (PORT datab (737:737:737) (684:684:684))
        (PORT datac (1080:1080:1080) (1103:1103:1103))
        (PORT datad (581:581:581) (523:523:523))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1449:1449:1449) (1463:1463:1463))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (2008:2008:2008) (1992:1992:1992))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (255:255:255))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (2008:2008:2008) (1991:1991:1991))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (868:868:868) (889:889:889))
        (PORT datab (404:404:404) (390:390:390))
        (PORT datac (957:957:957) (870:870:870))
        (PORT datad (742:742:742) (766:766:766))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (645:645:645) (594:594:594))
        (PORT datab (788:788:788) (801:801:801))
        (PORT datac (709:709:709) (668:668:668))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a312.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a312.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a312.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1378:1378:1378) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a312.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a312.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a312.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1379:1379:1379) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (871:871:871) (893:893:893))
        (PORT datab (791:791:791) (804:804:804))
        (PORT datac (2021:2021:2021) (1912:1912:1912))
        (PORT datad (1811:1811:1811) (1678:1678:1678))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (593:593:593) (561:561:561))
        (PORT datab (1622:1622:1622) (1572:1572:1572))
        (PORT datac (1816:1816:1816) (1690:1690:1690))
        (PORT datad (739:739:739) (763:763:763))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (932:932:932) (848:848:848))
        (PORT datab (411:411:411) (386:386:386))
        (PORT datac (816:816:816) (844:844:844))
        (PORT datad (740:740:740) (763:763:763))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (424:424:424))
        (PORT datab (787:787:787) (800:800:800))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (669:669:669) (627:627:627))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (865:865:865) (885:885:885))
        (PORT datab (788:788:788) (801:801:801))
        (PORT datac (707:707:707) (667:667:667))
        (PORT datad (375:375:375) (354:354:354))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (687:687:687) (651:651:651))
        (PORT datab (791:791:791) (803:803:803))
        (PORT datac (584:584:584) (531:531:531))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (759:759:759) (779:779:779))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (184:184:184) (211:211:211))
        (PORT datad (1293:1293:1293) (1274:1274:1274))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1350:1350:1350) (1324:1324:1324))
        (PORT datab (217:217:217) (244:244:244))
        (PORT datac (184:184:184) (211:211:211))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (723:723:723) (734:734:734))
        (PORT datab (963:963:963) (927:927:927))
        (PORT datac (619:619:619) (584:584:584))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1083:1083:1083) (1090:1090:1090))
        (PORT datab (879:879:879) (911:911:911))
        (PORT datac (1188:1188:1188) (1088:1088:1088))
        (PORT datad (1691:1691:1691) (1536:1536:1536))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (941:941:941) (847:847:847))
        (PORT datab (876:876:876) (906:906:906))
        (PORT datac (986:986:986) (917:917:917))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1083:1083:1083) (1090:1090:1090))
        (PORT datab (867:867:867) (895:895:895))
        (PORT datac (1178:1178:1178) (1079:1079:1079))
        (PORT datad (989:989:989) (917:917:917))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1177:1177:1177) (1093:1093:1093))
        (PORT datab (872:872:872) (902:902:902))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (1713:1713:1713) (1588:1588:1588))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1083:1083:1083) (1090:1090:1090))
        (PORT datab (875:875:875) (905:905:905))
        (PORT datac (1145:1145:1145) (1054:1054:1054))
        (PORT datad (969:969:969) (896:896:896))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (870:870:870) (899:899:899))
        (PORT datac (1175:1175:1175) (1074:1074:1074))
        (PORT datad (871:871:871) (787:787:787))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1083:1083:1083) (1090:1090:1090))
        (PORT datab (876:876:876) (907:907:907))
        (PORT datac (1795:1795:1795) (1668:1668:1668))
        (PORT datad (946:946:946) (879:879:879))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1183:1183:1183) (1089:1089:1089))
        (PORT datab (878:878:878) (910:910:910))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (870:870:870) (785:785:785))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (1068:1068:1068) (1048:1048:1048))
        (PORT datac (1008:1008:1008) (1015:1015:1015))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (1008:1008:1008) (1016:1016:1016))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1117:1117:1117) (1142:1142:1142))
        (PORT datab (668:668:668) (635:635:635))
        (PORT datac (1414:1414:1414) (1427:1427:1427))
        (PORT datad (376:376:376) (353:353:353))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1449:1449:1449) (1463:1463:1463))
        (PORT datab (744:744:744) (689:689:689))
        (PORT datac (410:410:410) (384:384:384))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a258.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a258.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a258.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a258.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a258.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a258.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1362:1362:1362))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2113:2113:2113) (2108:2108:2108))
        (PORT datab (408:408:408) (394:394:394))
        (PORT datac (413:413:413) (390:390:390))
        (PORT datad (2023:2023:2023) (2003:2003:2003))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (687:687:687) (658:658:658))
        (PORT datab (1162:1162:1162) (1184:1184:1184))
        (PORT datac (980:980:980) (923:923:923))
        (PORT datad (972:972:972) (912:912:912))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1402:1402:1402) (1377:1377:1377))
        (PORT datab (1161:1161:1161) (1182:1182:1182))
        (PORT datac (987:987:987) (934:934:934))
        (PORT datad (751:751:751) (719:719:719))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (1318:1318:1318) (1243:1243:1243))
        (PORT datac (1357:1357:1357) (1340:1340:1340))
        (PORT datad (968:968:968) (896:896:896))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1742:1742:1742) (1750:1750:1750))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (1687:1687:1687) (1686:1686:1686))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (400:400:400))
        (PORT datab (1814:1814:1814) (1786:1786:1786))
        (PORT datac (705:705:705) (662:662:662))
        (PORT datad (2019:2019:2019) (1999:1999:1999))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1403:1403:1403) (1379:1379:1379))
        (PORT datab (756:756:756) (719:719:719))
        (PORT datac (961:961:961) (916:916:916))
        (PORT datad (737:737:737) (699:699:699))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (721:721:721) (696:696:696))
        (PORT datab (217:217:217) (244:244:244))
        (PORT datac (1687:1687:1687) (1686:1686:1686))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1090:1090:1090) (1074:1074:1074))
        (PORT datab (952:952:952) (883:883:883))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (1140:1140:1140) (1065:1065:1065))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a302.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a302.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a302.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1357:1357:1357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a302.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1358:1358:1358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a302.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a302.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1358:1358:1358))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~117)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1685:1685:1685) (1655:1655:1655))
        (PORT datab (1323:1323:1323) (1173:1173:1173))
        (PORT datac (1703:1703:1703) (1697:1697:1697))
        (PORT datad (1299:1299:1299) (1153:1153:1153))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~118)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3997:3997:3997) (3927:3927:3927))
        (PORT datab (1314:1314:1314) (1261:1261:1261))
        (PORT datac (655:655:655) (616:616:616))
        (PORT datad (398:398:398) (372:372:372))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~119)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1736:1736:1736) (1732:1732:1732))
        (PORT datab (1384:1384:1384) (1332:1332:1332))
        (PORT datac (1647:1647:1647) (1615:1615:1615))
        (PORT datad (1323:1323:1323) (1162:1162:1162))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~120)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1736:1736:1736) (1731:1731:1731))
        (PORT datab (1404:1404:1404) (1271:1271:1271))
        (PORT datac (1358:1358:1358) (1318:1318:1318))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~121)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1716:1716:1716) (1708:1708:1708))
        (PORT datab (1019:1019:1019) (909:909:909))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (1982:1982:1982) (1959:1959:1959))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~122)
    (DELAY
      (ABSOLUTE
        (PORT dataa (648:648:648) (604:604:604))
        (PORT datab (2130:2130:2130) (2030:2030:2030))
        (PORT datac (2168:2168:2168) (2090:2090:2090))
        (PORT datad (592:592:592) (538:538:538))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~123)
    (DELAY
      (ABSOLUTE
        (PORT dataa (695:695:695) (628:628:628))
        (PORT datab (861:861:861) (784:784:784))
        (PORT datac (2170:2170:2170) (2092:2092:2092))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a256.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1359:1359:1359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a256.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a256.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1359:1359:1359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a256.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1360:1360:1360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a256.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a256.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1360:1360:1360))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~115)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1684:1684:1684) (1654:1654:1654))
        (PORT datab (746:746:746) (721:721:721))
        (PORT datac (1703:1703:1703) (1696:1696:1696))
        (PORT datad (1295:1295:1295) (1225:1225:1225))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~116)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (250:250:250))
        (PORT datab (1001:1001:1001) (933:933:933))
        (PORT datac (1701:1701:1701) (1695:1695:1695))
        (PORT datad (990:990:990) (929:929:929))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~124)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1713:1713:1713) (1704:1704:1704))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (775:775:775) (697:697:697))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (944:944:944) (847:847:847))
        (PORT datab (1125:1125:1125) (1123:1123:1123))
        (PORT datac (1012:1012:1012) (1020:1020:1020))
        (PORT datad (920:920:920) (829:829:829))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (931:931:931) (835:835:835))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (880:880:880) (793:793:793))
        (PORT datad (1013:1013:1013) (1003:1003:1003))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (906:906:906) (815:815:815))
        (PORT datab (1125:1125:1125) (1123:1123:1123))
        (PORT datac (1011:1011:1011) (1020:1020:1020))
        (PORT datad (917:917:917) (825:825:825))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (873:873:873) (806:806:806))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (843:843:843) (762:762:762))
        (PORT datad (1013:1013:1013) (1003:1003:1003))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (944:944:944) (848:848:848))
        (PORT datab (1125:1125:1125) (1122:1122:1122))
        (PORT datac (1010:1010:1010) (1018:1018:1018))
        (PORT datad (861:861:861) (776:776:776))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (1481:1481:1481) (1361:1361:1361))
        (PORT datac (1087:1087:1087) (1092:1092:1092))
        (PORT datad (923:923:923) (855:855:855))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1034:1034:1034) (1020:1020:1020))
        (PORT datab (1060:1060:1060) (1043:1043:1043))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (945:945:945) (848:848:848))
        (PORT datab (1125:1125:1125) (1123:1123:1123))
        (PORT datac (1012:1012:1012) (1020:1020:1020))
        (PORT datad (871:871:871) (785:785:785))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (253:253:253))
        (PORT datab (978:978:978) (877:877:877))
        (PORT datac (1452:1452:1452) (1344:1344:1344))
        (PORT datad (1013:1013:1013) (1003:1003:1003))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (990:990:990) (983:983:983))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~108)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2121:2121:2121) (2102:2102:2102))
        (PORT datab (670:670:670) (637:637:637))
        (PORT datac (1976:1976:1976) (1942:1942:1942))
        (PORT datad (671:671:671) (629:629:629))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2121:2121:2121) (2103:2103:2103))
        (PORT datab (217:217:217) (244:244:244))
        (PORT datac (1829:1829:1829) (1691:1691:1691))
        (PORT datad (677:677:677) (635:635:635))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~106)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2024:2024:2024) (1981:1981:1981))
        (PORT datab (720:720:720) (670:670:670))
        (PORT datac (679:679:679) (635:635:635))
        (PORT datad (2067:2067:2067) (2056:2056:2056))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~107)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2118:2118:2118) (2099:2099:2099))
        (PORT datab (749:749:749) (700:700:700))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (697:697:697) (653:653:653))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~110)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2258:2258:2258) (2210:2210:2210))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (1966:1966:1966) (1920:1920:1920))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~104)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2018:2018:2018) (1974:1974:1974))
        (PORT datab (456:456:456) (426:426:426))
        (PORT datac (412:412:412) (388:388:388))
        (PORT datad (2064:2064:2064) (2053:2053:2053))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~105)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2119:2119:2119) (2100:2100:2100))
        (PORT datab (216:216:216) (242:242:242))
        (PORT datac (377:377:377) (365:365:365))
        (PORT datad (402:402:402) (377:377:377))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~111)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2022:2022:2022) (1980:1980:1980))
        (PORT datab (409:409:409) (395:395:395))
        (PORT datac (410:410:410) (385:385:385))
        (PORT datad (2067:2067:2067) (2055:2055:2055))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~112)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2120:2120:2120) (2101:2101:2101))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (411:411:411) (387:387:387))
        (PORT datad (379:379:379) (357:357:357))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~113)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (253:253:253))
        (PORT datab (1980:1980:1980) (1970:1970:1970))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2020:2020:2020) (1976:1976:1976))
        (PORT datab (1543:1543:1543) (1452:1452:1452))
        (PORT datac (376:376:376) (363:363:363))
        (PORT datad (2065:2065:2065) (2054:2054:2054))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2123:2123:2123) (2104:2104:2104))
        (PORT datab (449:449:449) (416:416:416))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (382:382:382) (361:361:361))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~101)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1738:1738:1738) (1733:1733:1733))
        (PORT datab (998:998:998) (955:955:955))
        (PORT datac (1681:1681:1681) (1672:1672:1672))
        (PORT datad (977:977:977) (924:924:924))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2120:2120:2120) (2101:2101:2101))
        (PORT datab (674:674:674) (641:641:641))
        (PORT datac (659:659:659) (619:619:619))
        (PORT datad (669:669:669) (626:626:626))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~98)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1377:1377:1377) (1355:1355:1355))
        (PORT datab (1017:1017:1017) (949:949:949))
        (PORT datac (662:662:662) (622:622:622))
        (PORT datad (1618:1618:1618) (1563:1563:1563))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~99)
    (DELAY
      (ABSOLUTE
        (PORT dataa (718:718:718) (672:672:672))
        (PORT datab (720:720:720) (670:670:670))
        (PORT datac (1354:1354:1354) (1337:1337:1337))
        (PORT datad (654:654:654) (619:619:619))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1667:1667:1667) (1628:1628:1628))
        (PORT datab (712:712:712) (681:681:681))
        (PORT datac (1353:1353:1353) (1337:1337:1337))
        (PORT datad (649:649:649) (611:611:611))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~97)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (394:394:394))
        (PORT datab (445:445:445) (413:413:413))
        (PORT datac (1355:1355:1355) (1338:1338:1338))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~100)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1999:1999:1999) (1953:1953:1953))
        (PORT datab (676:676:676) (648:648:648))
        (PORT datac (682:682:682) (645:645:645))
        (PORT datad (1952:1952:1952) (1935:1935:1935))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~103)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (249:249:249))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (1964:1964:1964) (1917:1917:1917))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~114)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2036:2036:2036) (2005:2005:2005))
        (PORT datab (216:216:216) (242:242:242))
        (PORT datac (1954:1954:1954) (1897:1897:1897))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~125)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1081:1081:1081) (958:958:958))
        (PORT datab (2079:2079:2079) (2073:2073:2073))
        (PORT datac (1834:1834:1834) (1657:1657:1657))
        (PORT datad (1264:1264:1264) (1216:1216:1216))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~126)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2014:2014:2014) (1826:1826:1826))
        (PORT datab (2365:2365:2365) (2235:2235:2235))
        (PORT datac (2260:2260:2260) (2230:2230:2230))
        (PORT datad (186:186:186) (205:205:205))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a266.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1350:1350:1350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a266.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a266.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1350:1350:1350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a266.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a266.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a266.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~158)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2505:2505:2505) (2454:2454:2454))
        (PORT datab (2111:2111:2111) (2136:2136:2136))
        (PORT datac (889:889:889) (811:811:811))
        (PORT datad (397:397:397) (372:372:372))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~159)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2506:2506:2506) (2456:2456:2456))
        (PORT datab (972:972:972) (877:877:877))
        (PORT datac (376:376:376) (364:364:364))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~162)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2503:2503:2503) (2452:2452:2452))
        (PORT datab (2113:2113:2113) (2138:2138:2138))
        (PORT datac (655:655:655) (616:616:616))
        (PORT datad (398:398:398) (373:373:373))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~163)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (421:421:421))
        (PORT datab (2115:2115:2115) (2140:2140:2140))
        (PORT datac (405:405:405) (380:380:380))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~160)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2504:2504:2504) (2453:2453:2453))
        (PORT datab (2112:2112:2112) (2137:2137:2137))
        (PORT datac (584:584:584) (528:528:528))
        (PORT datad (400:400:400) (375:375:375))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~161)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (420:420:420))
        (PORT datab (2112:2112:2112) (2136:2136:2136))
        (PORT datac (615:615:615) (552:552:552))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~164)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (2094:2094:2094) (2116:2116:2116))
        (PORT datad (2746:2746:2746) (2618:2618:2618))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1368:1368:1368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~165)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1742:1742:1742) (1751:1751:1751))
        (PORT datab (1640:1640:1640) (1599:1599:1599))
        (PORT datac (702:702:702) (659:659:659))
        (PORT datad (606:606:606) (544:544:544))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~166)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1910:1910:1910) (1831:1831:1831))
        (PORT datab (594:594:594) (549:549:549))
        (PORT datac (906:906:906) (836:836:836))
        (PORT datad (1493:1493:1493) (1382:1382:1382))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~167)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (254:254:254))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (2094:2094:2094) (2116:2116:2116))
        (PORT datad (1116:1116:1116) (1028:1028:1028))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~147)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2124:2124:2124) (2145:2145:2145))
        (PORT datab (681:681:681) (637:637:637))
        (PORT datac (661:661:661) (620:620:620))
        (PORT datad (4348:4348:4348) (4292:4292:4292))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~148)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2128:2128:2128) (2149:2149:2149))
        (PORT datab (450:450:450) (418:418:418))
        (PORT datac (410:410:410) (385:385:385))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~151)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4375:4375:4375) (4328:4328:4328))
        (PORT datab (720:720:720) (669:669:669))
        (PORT datac (2089:2089:2089) (2108:2108:2108))
        (PORT datad (652:652:652) (613:613:613))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~152)
    (DELAY
      (ABSOLUTE
        (PORT dataa (641:641:641) (589:589:589))
        (PORT datab (408:408:408) (394:394:394))
        (PORT datac (2087:2087:2087) (2106:2106:2106))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~149)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4376:4376:4376) (4329:4329:4329))
        (PORT datab (712:712:712) (661:661:661))
        (PORT datac (2088:2088:2088) (2107:2107:2107))
        (PORT datad (702:702:702) (658:658:658))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~150)
    (DELAY
      (ABSOLUTE
        (PORT dataa (414:414:414) (405:405:405))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (2088:2088:2088) (2107:2107:2107))
        (PORT datad (645:645:645) (604:604:604))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~153)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (2227:2227:2227) (2180:2180:2180))
        (PORT datac (187:187:187) (214:214:214))
        (PORT datad (1876:1876:1876) (1916:1916:1916))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~154)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4379:4379:4379) (4334:4334:4334))
        (PORT datab (709:709:709) (662:662:662))
        (PORT datac (2086:2086:2086) (2105:2105:2105))
        (PORT datad (669:669:669) (627:627:627))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~155)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (254:254:254))
        (PORT datab (408:408:408) (392:392:392))
        (PORT datac (2094:2094:2094) (2113:2113:2113))
        (PORT datad (409:409:409) (386:386:386))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~156)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (1921:1921:1921) (1951:1951:1951))
        (PORT datac (186:186:186) (213:213:213))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~141)
    (DELAY
      (ABSOLUTE
        (PORT dataa (689:689:689) (654:654:654))
        (PORT datab (2109:2109:2109) (2133:2133:2133))
        (PORT datac (2094:2094:2094) (2115:2115:2115))
        (PORT datad (663:663:663) (615:615:615))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~142)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2372:2372:2372) (2340:2340:2340))
        (PORT datab (678:678:678) (649:649:649))
        (PORT datac (709:709:709) (669:669:669))
        (PORT datad (188:188:188) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~139)
    (DELAY
      (ABSOLUTE
        (PORT dataa (712:712:712) (675:675:675))
        (PORT datab (2131:2131:2131) (2146:2146:2146))
        (PORT datac (711:711:711) (671:671:671))
        (PORT datad (2084:2084:2084) (2102:2102:2102))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~140)
    (DELAY
      (ABSOLUTE
        (PORT dataa (701:701:701) (676:676:676))
        (PORT datab (2132:2132:2132) (2146:2146:2146))
        (PORT datac (695:695:695) (658:658:658))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~143)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2505:2505:2505) (2454:2454:2454))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (2744:2744:2744) (2616:2616:2616))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~144)
    (DELAY
      (ABSOLUTE
        (PORT dataa (742:742:742) (696:696:696))
        (PORT datab (2114:2114:2114) (2139:2139:2139))
        (PORT datac (2092:2092:2092) (2116:2116:2116))
        (PORT datad (676:676:676) (638:638:638))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~145)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (430:430:430))
        (PORT datab (449:449:449) (416:416:416))
        (PORT datac (654:654:654) (624:624:624))
        (PORT datad (1873:1873:1873) (1912:1912:1912))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~137)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2128:2128:2128) (2150:2150:2150))
        (PORT datab (1922:1922:1922) (1953:1953:1953))
        (PORT datac (997:997:997) (939:939:939))
        (PORT datad (970:970:970) (915:915:915))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~138)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1086:1086:1086) (1026:1026:1026))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (1008:1008:1008) (949:949:949))
        (PORT datad (1877:1877:1877) (1917:1917:1917))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~146)
    (DELAY
      (ABSOLUTE
        (PORT dataa (671:671:671) (639:639:639))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (2194:2194:2194) (2150:2150:2150))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~157)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1501:1501:1501) (1509:1509:1509))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (2405:2405:2405) (2303:2303:2303))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~127)
    (DELAY
      (ABSOLUTE
        (PORT dataa (681:681:681) (656:656:656))
        (PORT datab (2738:2738:2738) (2613:2613:2613))
        (PORT datac (692:692:692) (652:652:652))
        (PORT datad (1840:1840:1840) (1884:1884:1884))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~128)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1896:1896:1896) (1932:1932:1932))
        (PORT datab (922:922:922) (846:846:846))
        (PORT datac (1486:1486:1486) (1372:1372:1372))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~129)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3999:3999:3999) (3930:3930:3930))
        (PORT datab (688:688:688) (658:658:658))
        (PORT datac (725:725:725) (687:687:687))
        (PORT datad (1839:1839:1839) (1882:1882:1882))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~130)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (958:958:958) (866:866:866))
        (PORT datac (661:661:661) (624:624:624))
        (PORT datad (1841:1841:1841) (1885:1885:1885))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~131)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4002:4002:4002) (3933:3933:3933))
        (PORT datab (968:968:968) (874:874:874))
        (PORT datac (660:660:660) (623:623:623))
        (PORT datad (1841:1841:1841) (1885:1885:1885))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~132)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1895:1895:1895) (1930:1930:1930))
        (PORT datab (997:997:997) (902:902:902))
        (PORT datac (708:708:708) (668:668:668))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~133)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (2380:2380:2380) (2379:2379:2379))
        (PORT datac (2679:2679:2679) (2517:2517:2517))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~134)
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (396:396:396))
        (PORT datab (2738:2738:2738) (2613:2613:2613))
        (PORT datac (684:684:684) (643:643:643))
        (PORT datad (1838:1838:1838) (1881:1881:1881))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~135)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (444:444:444) (411:411:411))
        (PORT datac (891:891:891) (814:814:814))
        (PORT datad (1838:1838:1838) (1881:1881:1881))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~136)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (2352:2352:2352) (2346:2346:2346))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~168)
    (DELAY
      (ABSOLUTE
        (PORT dataa (670:670:670) (649:649:649))
        (PORT datab (2075:2075:2075) (2068:2068:2068))
        (PORT datac (970:970:970) (933:933:933))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (729:729:729) (679:679:679))
        (PORT datab (2044:2044:2044) (2040:2040:2040))
        (PORT datac (650:650:650) (608:608:608))
        (PORT datad (2020:2020:2020) (2000:2000:2000))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (705:705:705) (657:657:657))
        (PORT datac (655:655:655) (614:614:614))
        (PORT datad (2011:2011:2011) (2002:2002:2002))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2078:2078:2078) (2050:2050:2050))
        (PORT datab (669:669:669) (636:636:636))
        (PORT datac (584:584:584) (524:524:524))
        (PORT datad (2009:2009:2009) (1999:1999:1999))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (249:249:249))
        (PORT datab (452:452:452) (421:421:421))
        (PORT datac (377:377:377) (364:364:364))
        (PORT datad (2010:2010:2010) (2000:2000:2000))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (2222:2222:2222) (2147:2147:2147))
        (PORT datad (2083:2083:2083) (2069:2069:2069))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (411:411:411) (402:402:402))
        (PORT datab (2043:2043:2043) (2040:2040:2040))
        (PORT datac (869:869:869) (776:776:776))
        (PORT datad (2022:2022:2022) (2002:2002:2002))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (665:665:665) (599:599:599))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (415:415:415) (392:392:392))
        (PORT datad (2012:2012:2012) (2003:2003:2003))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a259.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1358:1358:1358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a259.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a259.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1361:1361:1361) (1358:1358:1358))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a259.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1359:1359:1359))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a259.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a259.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1362:1362:1362) (1359:1359:1359))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1503:1503:1503) (1415:1415:1415))
        (PORT datab (2042:2042:2042) (2039:2039:2039))
        (PORT datac (973:973:973) (914:914:914))
        (PORT datad (2024:2024:2024) (2004:2004:2004))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (788:788:788) (743:743:743))
        (PORT datab (753:753:753) (706:706:706))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (2010:2010:2010) (2000:2000:2000))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (253:253:253))
        (PORT datab (2264:2264:2264) (2182:2182:2182))
        (PORT datac (362:362:362) (349:349:349))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2233:2233:2233) (2170:2170:2170))
        (PORT datab (2073:2073:2073) (2042:2042:2042))
        (PORT datac (414:414:414) (391:391:391))
        (PORT datad (1350:1350:1350) (1234:1234:1234))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2229:2229:2229) (2165:2165:2165))
        (PORT datab (217:217:217) (244:244:244))
        (PORT datac (675:675:675) (630:630:630))
        (PORT datad (1216:1216:1216) (1145:1145:1145))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1736:1736:1736) (1731:1731:1731))
        (PORT datab (728:728:728) (699:699:699))
        (PORT datac (1646:1646:1646) (1613:1613:1613))
        (PORT datad (716:716:716) (682:682:682))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (720:720:720) (696:696:696))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (1650:1650:1650) (1618:1618:1618))
        (PORT datad (704:704:704) (663:663:663))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (687:687:687) (648:648:648))
        (PORT datab (2073:2073:2073) (2041:2041:2041))
        (PORT datac (2196:2196:2196) (2130:2130:2130))
        (PORT datad (672:672:672) (630:630:630))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (746:746:746) (694:694:694))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (2199:2199:2199) (2135:2135:2135))
        (PORT datad (699:699:699) (655:655:655))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2241:2241:2241) (2180:2180:2180))
        (PORT datab (2076:2076:2076) (2045:2045:2045))
        (PORT datac (707:707:707) (661:661:661))
        (PORT datad (673:673:673) (632:632:632))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2237:2237:2237) (2175:2175:2175))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (590:590:590) (533:533:533))
        (PORT datad (403:403:403) (377:377:377))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1988:1988:1988) (1941:1941:1941))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (2023:2023:2023) (2015:2015:2015))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1988:1988:1988) (1941:1941:1941))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (654:654:654) (633:633:633))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2262:2262:2262) (2195:2195:2195))
        (PORT datab (1984:1984:1984) (1920:1920:1920))
        (PORT datac (926:926:926) (850:850:850))
        (PORT datad (923:923:923) (859:859:859))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (674:674:674))
        (PORT datab (720:720:720) (677:677:677))
        (PORT datac (1726:1726:1726) (1704:1704:1704))
        (PORT datad (1617:1617:1617) (1563:1563:1563))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1419:1419:1419) (1354:1354:1354))
        (PORT datab (1052:1052:1052) (1002:1002:1002))
        (PORT datac (821:821:821) (851:851:851))
        (PORT datad (987:987:987) (936:936:936))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1302:1302:1302) (1244:1244:1244))
        (PORT datab (1417:1417:1417) (1404:1404:1404))
        (PORT datac (1319:1319:1319) (1288:1288:1288))
        (PORT datad (1305:1305:1305) (1229:1229:1229))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1375:1375:1375) (1306:1306:1306))
        (PORT datab (383:383:383) (377:377:377))
        (PORT datac (1416:1416:1416) (1429:1429:1429))
        (PORT datad (1346:1346:1346) (1283:1283:1283))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2113:2113:2113) (2107:2107:2107))
        (PORT datab (1489:1489:1489) (1370:1370:1370))
        (PORT datac (377:377:377) (364:364:364))
        (PORT datad (2020:2020:2020) (2000:2000:2000))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1224:1224:1224) (1126:1126:1126))
        (PORT datab (722:722:722) (674:674:674))
        (PORT datac (186:186:186) (213:213:213))
        (PORT datad (2084:2084:2084) (2069:2069:2069))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (905:905:905) (834:834:834))
        (PORT datab (1400:1400:1400) (1406:1406:1406))
        (PORT datac (1644:1644:1644) (1608:1608:1608))
        (PORT datad (975:975:975) (931:931:931))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2113:2113:2113) (2108:2108:2108))
        (PORT datab (450:450:450) (417:417:417))
        (PORT datac (1751:1751:1751) (1632:1632:1632))
        (PORT datad (2021:2021:2021) (2001:2001:2001))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1759:1759:1759) (1738:1738:1738))
        (PORT datab (684:684:684) (647:647:647))
        (PORT datac (375:375:375) (362:362:362))
        (PORT datad (399:399:399) (374:374:374))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (967:967:967) (910:910:910))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (1647:1647:1647) (1611:1611:1611))
        (PORT datad (1283:1283:1283) (1231:1231:1231))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2059:2059:2059) (2052:2052:2052))
        (PORT datab (449:449:449) (416:416:416))
        (PORT datac (708:708:708) (665:665:665))
        (PORT datad (2028:2028:2028) (2007:2007:2007))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (723:723:723) (673:673:673))
        (PORT datab (216:216:216) (242:242:242))
        (PORT datac (2215:2215:2215) (2152:2152:2152))
        (PORT datad (696:696:696) (652:652:652))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2057:2057:2057) (2050:2050:2050))
        (PORT datab (2072:2072:2072) (2041:2041:2041))
        (PORT datac (414:414:414) (391:391:391))
        (PORT datad (380:380:380) (359:359:359))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (413:413:413) (404:404:404))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (2022:2022:2022) (2014:2014:2014))
        (PORT datad (403:403:403) (378:378:378))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (718:718:718) (696:696:696))
        (PORT datab (1663:1663:1663) (1600:1600:1600))
        (PORT datac (1677:1677:1677) (1657:1657:1657))
        (PORT datad (671:671:671) (634:634:634))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1305:1305:1305) (1234:1234:1234))
        (PORT datab (984:984:984) (934:934:934))
        (PORT datac (657:657:657) (622:622:622))
        (PORT datad (2012:2012:2012) (2003:2003:2003))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2059:2059:2059) (2051:2051:2051))
        (PORT datab (2075:2075:2075) (2043:2043:2043))
        (PORT datac (410:410:410) (385:385:385))
        (PORT datad (381:381:381) (359:359:359))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (634:634:634) (577:577:577))
        (PORT datac (2022:2022:2022) (2014:2014:2014))
        (PORT datad (673:673:673) (628:628:628))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2238:2238:2238) (2176:2176:2176))
        (PORT datab (713:713:713) (672:672:672))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (1958:1958:1958) (1901:1901:1901))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2239:2239:2239) (2177:2177:2177))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (605:605:605) (542:542:542))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (907:907:907) (817:817:817))
        (PORT datab (2383:2383:2383) (2383:2383:2383))
        (PORT datac (1670:1670:1670) (1526:1526:1526))
        (PORT datad (1258:1258:1258) (1208:1208:1208))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~169)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (2367:2367:2367) (2238:2238:2238))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1350:1350:1350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1350:1350:1350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~247)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2195:2195:2195) (2157:2157:2157))
        (PORT datab (1011:1011:1011) (967:967:967))
        (PORT datac (718:718:718) (682:682:682))
        (PORT datad (2084:2084:2084) (1998:1998:1998))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~248)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (785:785:785) (744:744:744))
        (PORT datac (2161:2161:2161) (2121:2121:2121))
        (PORT datad (1005:1005:1005) (952:952:952))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~245)
    (DELAY
      (ABSOLUTE
        (PORT dataa (710:710:710) (686:686:686))
        (PORT datab (2227:2227:2227) (2181:2181:2181))
        (PORT datac (2405:2405:2405) (2302:2302:2302))
        (PORT datad (1172:1172:1172) (1054:1054:1054))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~246)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2493:2493:2493) (2423:2423:2423))
        (PORT datab (751:751:751) (704:704:704))
        (PORT datac (927:927:927) (885:885:885))
        (PORT datad (899:899:899) (816:816:816))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~249)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2196:2196:2196) (2121:2121:2121))
        (PORT datab (2109:2109:2109) (2107:2107:2107))
        (PORT datac (187:187:187) (214:214:214))
        (PORT datad (655:655:655) (628:628:628))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~250)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2192:2192:2192) (2153:2153:2153))
        (PORT datab (2115:2115:2115) (2033:2033:2033))
        (PORT datac (718:718:718) (682:682:682))
        (PORT datad (936:936:936) (865:865:865))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~251)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2197:2197:2197) (2159:2159:2159))
        (PORT datab (720:720:720) (681:681:681))
        (PORT datac (1595:1595:1595) (1493:1493:1493))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~243)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1824:1824:1824) (1735:1735:1735))
        (PORT datab (1794:1794:1794) (1702:1702:1702))
        (PORT datac (1255:1255:1255) (1167:1167:1167))
        (PORT datad (1240:1240:1240) (1158:1158:1158))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~244)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2493:2493:2493) (2423:2423:2423))
        (PORT datab (675:675:675) (646:646:646))
        (PORT datac (681:681:681) (640:640:640))
        (PORT datad (873:873:873) (814:814:814))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~252)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (221:221:221) (248:248:248))
        (PORT datac (885:885:885) (845:845:845))
        (PORT datad (2167:2167:2167) (2082:2082:2082))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1362:1362:1362))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1363:1363:1363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1363:1363:1363))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~219)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2051:2051:2051) (2024:2024:2024))
        (PORT datab (2115:2115:2115) (2033:2033:2033))
        (PORT datac (1314:1314:1314) (1254:1254:1254))
        (PORT datad (397:397:397) (372:372:372))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~220)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (381:381:381))
        (PORT datab (2111:2111:2111) (2110:2110:2110))
        (PORT datac (376:376:376) (351:351:351))
        (PORT datad (399:399:399) (373:373:373))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~216)
    (DELAY
      (ABSOLUTE
        (PORT dataa (710:710:710) (671:671:671))
        (PORT datab (2109:2109:2109) (2107:2107:2107))
        (PORT datac (830:830:830) (748:748:748))
        (PORT datad (2083:2083:2083) (1997:1997:1997))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~217)
    (DELAY
      (ABSOLUTE
        (PORT dataa (756:756:756) (710:710:710))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (617:617:617) (561:561:561))
        (PORT datad (2084:2084:2084) (1997:1997:1997))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~214)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1064:1064:1064) (1004:1004:1004))
        (PORT datab (2114:2114:2114) (2113:2113:2113))
        (PORT datac (708:708:708) (668:668:668))
        (PORT datad (2085:2085:2085) (1998:1998:1998))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~215)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (423:423:423))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (1705:1705:1705) (1557:1557:1557))
        (PORT datad (2083:2083:2083) (1997:1997:1997))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~218)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2193:2193:2193) (2155:2155:2155))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (2166:2166:2166) (2081:2081:2081))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1380:1380:1380) (1375:1375:1375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1376:1376:1376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1381:1381:1381) (1376:1376:1376))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~212)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1749:1749:1749) (1744:1744:1744))
        (PORT datab (1337:1337:1337) (1263:1263:1263))
        (PORT datac (1685:1685:1685) (1691:1691:1691))
        (PORT datad (1235:1235:1235) (1148:1148:1148))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~213)
    (DELAY
      (ABSOLUTE
        (PORT dataa (957:957:957) (876:876:876))
        (PORT datab (1578:1578:1578) (1548:1548:1548))
        (PORT datac (996:996:996) (948:948:948))
        (PORT datad (937:937:937) (857:857:857))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~221)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (2160:2160:2160) (2120:2120:2120))
        (PORT datad (1358:1358:1358) (1227:1227:1227))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~222)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2139:2139:2139) (2072:2072:2072))
        (PORT datab (411:411:411) (397:397:397))
        (PORT datac (2239:2239:2239) (2206:2206:2206))
        (PORT datad (648:648:648) (608:608:608))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~223)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2275:2275:2275) (2244:2244:2244))
        (PORT datab (647:647:647) (578:578:578))
        (PORT datac (376:376:376) (364:364:364))
        (PORT datad (353:353:353) (334:334:334))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~229)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2137:2137:2137) (2071:2071:2071))
        (PORT datab (685:685:685) (643:643:643))
        (PORT datac (680:680:680) (636:636:636))
        (PORT datad (2219:2219:2219) (2169:2169:2169))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~230)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2273:2273:2273) (2242:2242:2242))
        (PORT datab (450:450:450) (418:418:418))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (667:667:667) (624:624:624))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~226)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2139:2139:2139) (2073:2073:2073))
        (PORT datab (713:713:713) (664:664:664))
        (PORT datac (2240:2240:2240) (2207:2207:2207))
        (PORT datad (693:693:693) (648:648:648))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~227)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1395:1395:1395) (1275:1275:1275))
        (PORT datab (1397:1397:1397) (1388:1388:1388))
        (PORT datac (1049:1049:1049) (933:933:933))
        (PORT datad (1008:1008:1008) (895:895:895))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~224)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2195:2195:2195) (2157:2157:2157))
        (PORT datab (719:719:719) (671:671:671))
        (PORT datac (667:667:667) (627:627:627))
        (PORT datad (2084:2084:2084) (1998:1998:1998))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~225)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1121:1121:1121) (1031:1031:1031))
        (PORT datab (1114:1114:1114) (996:996:996))
        (PORT datac (1353:1353:1353) (1354:1354:1354))
        (PORT datad (992:992:992) (890:890:890))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~228)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (380:380:380))
        (PORT datab (1464:1464:1464) (1455:1455:1455))
        (PORT datac (1475:1475:1475) (1487:1487:1487))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~231)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (1993:1993:1993) (1988:1988:1988))
        (PORT datad (1082:1082:1082) (985:985:985))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~232)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2137:2137:2137) (2071:2071:2071))
        (PORT datab (1120:1120:1120) (1026:1026:1026))
        (PORT datac (2236:2236:2236) (2202:2202:2202))
        (PORT datad (403:403:403) (378:378:378))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~233)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2137:2137:2137) (2070:2070:2070))
        (PORT datab (217:217:217) (244:244:244))
        (PORT datac (413:413:413) (390:390:390))
        (PORT datad (385:385:385) (364:364:364))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~239)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2137:2137:2137) (2070:2070:2070))
        (PORT datab (2265:2265:2265) (2207:2207:2207))
        (PORT datac (995:995:995) (939:939:939))
        (PORT datad (1010:1010:1010) (960:960:960))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~240)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (249:249:249))
        (PORT datab (1000:1000:1000) (960:960:960))
        (PORT datac (905:905:905) (837:837:837))
        (PORT datad (2219:2219:2219) (2169:2169:2169))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~234)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2139:2139:2139) (2073:2073:2073))
        (PORT datab (746:746:746) (695:695:695))
        (PORT datac (2241:2241:2241) (2208:2208:2208))
        (PORT datad (1334:1334:1334) (1283:1283:1283))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~235)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2273:2273:2273) (2241:2241:2241))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (411:411:411) (387:387:387))
        (PORT datad (380:380:380) (359:359:359))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~236)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2275:2275:2275) (2243:2243:2243))
        (PORT datab (982:982:982) (933:933:933))
        (PORT datac (2101:2101:2101) (2033:2033:2033))
        (PORT datad (1259:1259:1259) (1178:1178:1178))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~237)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (1636:1636:1636) (1542:1542:1542))
        (PORT datac (2102:2102:2102) (2033:2033:2033))
        (PORT datad (711:711:711) (672:672:672))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~238)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2022:2022:2022) (2017:2017:2017))
        (PORT datab (217:217:217) (244:244:244))
        (PORT datac (2161:2161:2161) (2087:2087:2087))
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~241)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (2160:2160:2160) (2086:2086:2086))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~242)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1247:1247:1247) (1162:1162:1162))
        (PORT datab (1842:1842:1842) (1860:1860:1860))
        (PORT datac (2053:2053:2053) (2050:2050:2050))
        (PORT datad (1405:1405:1405) (1300:1300:1300))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~253)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1112:1112:1112) (990:990:990))
        (PORT datab (1078:1078:1078) (963:963:963))
        (PORT datac (909:909:909) (844:844:844))
        (PORT datad (1525:1525:1525) (1473:1473:1473))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~258)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2089:2089:2089) (2097:2097:2097))
        (PORT datab (677:677:677) (633:633:633))
        (PORT datac (1830:1830:1830) (1861:1861:1861))
        (PORT datad (651:651:651) (612:612:612))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~259)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2087:2087:2087) (2095:2095:2095))
        (PORT datab (409:409:409) (394:394:394))
        (PORT datac (413:413:413) (390:390:390))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~256)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2086:2086:2086) (2094:2094:2094))
        (PORT datab (449:449:449) (416:416:416))
        (PORT datac (1829:1829:1829) (1859:1859:1859))
        (PORT datad (383:383:383) (363:363:363))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~257)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1426:1426:1426) (1286:1286:1286))
        (PORT datab (1074:1074:1074) (963:963:963))
        (PORT datac (1947:1947:1947) (1911:1911:1911))
        (PORT datad (1118:1118:1118) (985:985:985))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~260)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1186:1186:1186) (1087:1087:1087))
        (PORT datab (1814:1814:1814) (1803:1803:1803))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (1837:1837:1837) (1778:1778:1778))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1368:1368:1368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1371:1371:1371) (1368:1368:1368))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~261)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1811:1811:1811) (1845:1845:1845))
        (PORT datab (989:989:989) (903:903:903))
        (PORT datac (1952:1952:1952) (1916:1916:1916))
        (PORT datad (947:947:947) (871:871:871))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~262)
    (DELAY
      (ABSOLUTE
        (PORT dataa (930:930:930) (868:868:868))
        (PORT datab (1988:1988:1988) (1948:1948:1948))
        (PORT datac (960:960:960) (910:910:910))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~254)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (397:397:397))
        (PORT datab (2101:2101:2101) (2096:2096:2096))
        (PORT datac (2066:2066:2066) (2072:2072:2072))
        (PORT datad (643:643:643) (607:607:607))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~255)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1075:1075:1075) (958:958:958))
        (PORT datab (1124:1124:1124) (1031:1031:1031))
        (PORT datac (1948:1948:1948) (1913:1913:1913))
        (PORT datad (1060:1060:1060) (945:945:945))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~263)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (1868:1868:1868) (1815:1815:1815))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1383:1383:1383) (1378:1378:1378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1379:1379:1379))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~289)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1322:1322:1322) (1301:1301:1301))
        (PORT datab (679:679:679) (649:649:649))
        (PORT datac (1063:1063:1063) (1084:1084:1084))
        (PORT datad (396:396:396) (370:370:370))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~290)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (420:420:420))
        (PORT datab (722:722:722) (673:673:673))
        (PORT datac (1063:1063:1063) (1083:1083:1083))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~287)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1320:1320:1320) (1300:1300:1300))
        (PORT datab (710:710:710) (666:666:666))
        (PORT datac (1063:1063:1063) (1083:1083:1083))
        (PORT datad (375:375:375) (352:352:352))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~288)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (394:394:394))
        (PORT datab (401:401:401) (385:385:385))
        (PORT datac (1064:1064:1064) (1085:1085:1085))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~291)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1047:1047:1047) (1045:1045:1045))
        (PORT datab (221:221:221) (247:247:247))
        (PORT datac (1323:1323:1323) (1311:1311:1311))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~285)
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (673:673:673))
        (PORT datab (445:445:445) (413:413:413))
        (PORT datac (1063:1063:1063) (1083:1083:1083))
        (PORT datad (1290:1290:1290) (1260:1260:1260))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~286)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (421:421:421))
        (PORT datab (221:221:221) (247:247:247))
        (PORT datac (1064:1064:1064) (1085:1085:1085))
        (PORT datad (650:650:650) (601:601:601))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~292)
    (DELAY
      (ABSOLUTE
        (PORT dataa (450:450:450) (418:418:418))
        (PORT datab (1104:1104:1104) (1116:1116:1116))
        (PORT datac (682:682:682) (640:640:640))
        (PORT datad (1290:1290:1290) (1260:1260:1260))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~293)
    (DELAY
      (ABSOLUTE
        (PORT dataa (746:746:746) (698:698:698))
        (PORT datab (1105:1105:1105) (1117:1117:1117))
        (PORT datac (713:713:713) (673:673:673))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~294)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (217:217:217) (244:244:244))
        (PORT datac (1321:1321:1321) (1308:1308:1308))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~266)
    (DELAY
      (ABSOLUTE
        (PORT dataa (866:866:866) (886:886:886))
        (PORT datab (1059:1059:1059) (999:999:999))
        (PORT datac (993:993:993) (942:942:942))
        (PORT datad (730:730:730) (740:740:740))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~267)
    (DELAY
      (ABSOLUTE
        (PORT dataa (871:871:871) (893:893:893))
        (PORT datab (718:718:718) (694:694:694))
        (PORT datac (918:918:918) (851:851:851))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~268)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1812:1812:1812) (1845:1845:1845))
        (PORT datab (1813:1813:1813) (1802:1802:1802))
        (PORT datac (952:952:952) (899:899:899))
        (PORT datad (861:861:861) (791:791:791))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~269)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (959:959:959) (882:882:882))
        (PORT datac (1778:1778:1778) (1811:1811:1811))
        (PORT datad (995:995:995) (935:935:935))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~270)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1411:1411:1411) (1398:1398:1398))
        (PORT datab (753:753:753) (716:716:716))
        (PORT datac (1187:1187:1187) (1112:1112:1112))
        (PORT datad (1029:1029:1029) (1029:1029:1029))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~264)
    (DELAY
      (ABSOLUTE
        (PORT dataa (612:612:612) (559:559:559))
        (PORT datab (747:747:747) (697:697:697))
        (PORT datac (2059:2059:2059) (2048:2048:2048))
        (PORT datad (2325:2325:2325) (2281:2281:2281))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~265)
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (399:399:399))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (697:697:697) (657:657:657))
        (PORT datad (2324:2324:2324) (2280:2280:2280))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~271)
    (DELAY
      (ABSOLUTE
        (PORT dataa (977:977:977) (887:887:887))
        (PORT datab (689:689:689) (650:650:650))
        (PORT datac (2058:2058:2058) (2047:2047:2047))
        (PORT datad (2324:2324:2324) (2280:2280:2280))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~272)
    (DELAY
      (ABSOLUTE
        (PORT dataa (452:452:452) (420:420:420))
        (PORT datab (2056:2056:2056) (2040:2040:2040))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (614:614:614) (541:541:541))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~273)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1061:1061:1061) (1069:1069:1069))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~281)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1404:1404:1404) (1390:1390:1390))
        (PORT datab (691:691:691) (619:619:619))
        (PORT datac (2058:2058:2058) (2047:2047:2047))
        (PORT datad (665:665:665) (625:625:625))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~282)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1547:1547:1547) (1436:1436:1436))
        (PORT datab (716:716:716) (684:684:684))
        (PORT datac (2059:2059:2059) (2047:2047:2047))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~278)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1411:1411:1411) (1399:1399:1399))
        (PORT datab (998:998:998) (904:904:904))
        (PORT datac (2059:2059:2059) (2047:2047:2047))
        (PORT datad (374:374:374) (351:351:351))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~279)
    (DELAY
      (ABSOLUTE
        (PORT dataa (411:411:411) (390:390:390))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (2059:2059:2059) (2047:2047:2047))
        (PORT datad (373:373:373) (350:350:350))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~276)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1408:1408:1408) (1395:1395:1395))
        (PORT datab (410:410:410) (385:385:385))
        (PORT datac (682:682:682) (641:641:641))
        (PORT datad (2026:2026:2026) (2005:2005:2005))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~277)
    (DELAY
      (ABSOLUTE
        (PORT dataa (679:679:679) (642:642:642))
        (PORT datab (2056:2056:2056) (2040:2040:2040))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (399:399:399) (374:374:374))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~280)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1063:1063:1063) (1072:1072:1072))
        (PORT datab (217:217:217) (244:244:244))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (2324:2324:2324) (2281:2281:2281))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~274)
    (DELAY
      (ABSOLUTE
        (PORT dataa (981:981:981) (937:937:937))
        (PORT datab (1814:1814:1814) (1803:1803:1803))
        (PORT datac (1950:1950:1950) (1915:1915:1915))
        (PORT datad (873:873:873) (800:800:800))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~275)
    (DELAY
      (ABSOLUTE
        (PORT dataa (752:752:752) (705:705:705))
        (PORT datab (2056:2056:2056) (2040:2040:2040))
        (PORT datac (373:373:373) (360:360:360))
        (PORT datad (966:966:966) (915:915:915))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~283)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1064:1064:1064) (1074:1074:1074))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~284)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (1063:1063:1063) (1033:1033:1033))
        (PORT datac (1355:1355:1355) (1348:1348:1348))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~295)
    (DELAY
      (ABSOLUTE
        (PORT dataa (654:654:654) (630:630:630))
        (PORT datab (759:759:759) (726:726:726))
        (PORT datac (1382:1382:1382) (1385:1385:1385))
        (PORT datad (657:657:657) (621:621:621))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~296)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1067:1067:1067) (1046:1046:1046))
        (PORT datab (992:992:992) (939:939:939))
        (PORT datac (1002:1002:1002) (1003:1003:1003))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1384:1384:1384) (1379:1379:1379))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1385:1385:1385) (1380:1380:1380))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~328)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1595:1595:1595) (1563:1563:1563))
        (PORT datab (1398:1398:1398) (1389:1389:1389))
        (PORT datac (615:615:615) (556:556:556))
        (PORT datad (639:639:639) (575:575:575))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~329)
    (DELAY
      (ABSOLUTE
        (PORT dataa (669:669:669) (603:603:603))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (1358:1358:1358) (1360:1360:1360))
        (PORT datad (684:684:684) (643:643:643))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1368:1368:1368) (1364:1364:1364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1365:1365:1365))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1365:1365:1365))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~335)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1596:1596:1596) (1563:1563:1563))
        (PORT datab (998:998:998) (951:951:951))
        (PORT datac (1358:1358:1358) (1360:1360:1360))
        (PORT datad (1015:1015:1015) (959:959:959))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~336)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1594:1594:1594) (1561:1561:1561))
        (PORT datab (1030:1030:1030) (964:964:964))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (1294:1294:1294) (1225:1225:1225))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~330)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1595:1595:1595) (1562:1562:1562))
        (PORT datab (696:696:696) (621:621:621))
        (PORT datac (1357:1357:1357) (1358:1358:1358))
        (PORT datad (613:613:613) (554:554:554))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~331)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1593:1593:1593) (1560:1560:1560))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (578:578:578) (530:530:530))
        (PORT datad (613:613:613) (552:552:552))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~332)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1595:1595:1595) (1562:1562:1562))
        (PORT datab (1281:1281:1281) (1189:1189:1189))
        (PORT datac (1356:1356:1356) (1358:1358:1358))
        (PORT datad (1001:1001:1001) (958:958:958))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~333)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1019:1019:1019) (977:977:977))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (1355:1355:1355) (1356:1356:1356))
        (PORT datad (1033:1033:1033) (982:982:982))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~334)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (1464:1464:1464) (1455:1455:1455))
        (PORT datac (1476:1476:1476) (1489:1489:1489))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~337)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (1477:1477:1477) (1489:1489:1489))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~304)
    (DELAY
      (ABSOLUTE
        (PORT dataa (697:697:697) (668:668:668))
        (PORT datab (1426:1426:1426) (1415:1415:1415))
        (PORT datac (1728:1728:1728) (1728:1728:1728))
        (PORT datad (642:642:642) (603:603:603))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~305)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1520:1520:1520) (1438:1438:1438))
        (PORT datab (216:216:216) (242:242:242))
        (PORT datac (1728:1728:1728) (1728:1728:1728))
        (PORT datad (403:403:403) (378:378:378))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~301)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1777:1777:1777) (1769:1769:1769))
        (PORT datab (1424:1424:1424) (1413:1413:1413))
        (PORT datac (651:651:651) (610:610:610))
        (PORT datad (638:638:638) (572:572:572))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~302)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (1423:1423:1423) (1411:1411:1411))
        (PORT datac (643:643:643) (613:613:613))
        (PORT datad (611:611:611) (550:550:550))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~299)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1781:1781:1781) (1774:1774:1774))
        (PORT datab (1420:1420:1420) (1408:1408:1408))
        (PORT datac (412:412:412) (388:388:388))
        (PORT datad (691:691:691) (647:647:647))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~300)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (760:760:760) (709:709:709))
        (PORT datac (1388:1388:1388) (1381:1381:1381))
        (PORT datad (381:381:381) (360:360:360))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~303)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (370:370:370))
        (PORT datab (1400:1400:1400) (1406:1406:1406))
        (PORT datac (1649:1649:1649) (1614:1614:1614))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~297)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1782:1782:1782) (1775:1775:1775))
        (PORT datab (1419:1419:1419) (1406:1406:1406))
        (PORT datac (710:710:710) (665:665:665))
        (PORT datad (609:609:609) (548:548:548))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~298)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1776:1776:1776) (1768:1768:1768))
        (PORT datab (391:391:391) (376:376:376))
        (PORT datac (704:704:704) (660:660:660))
        (PORT datad (405:405:405) (380:380:380))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~306)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (1646:1646:1646) (1610:1610:1610))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~314)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1363:1363:1363) (1369:1369:1369))
        (PORT datab (1347:1347:1347) (1337:1337:1337))
        (PORT datac (1533:1533:1533) (1441:1441:1441))
        (PORT datad (709:709:709) (664:664:664))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~315)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1363:1363:1363) (1369:1369:1369))
        (PORT datab (753:753:753) (700:700:700))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (670:670:670) (626:626:626))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~311)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1707:1707:1707) (1690:1690:1690))
        (PORT datab (1593:1593:1593) (1493:1493:1493))
        (PORT datac (1685:1685:1685) (1690:1690:1690))
        (PORT datad (995:995:995) (942:942:942))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~312)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1710:1710:1710) (1693:1693:1693))
        (PORT datab (382:382:382) (372:372:372))
        (PORT datac (1316:1316:1316) (1248:1248:1248))
        (PORT datad (1011:1011:1011) (958:958:958))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~309)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1707:1707:1707) (1690:1690:1690))
        (PORT datab (1111:1111:1111) (1059:1059:1059))
        (PORT datac (1685:1685:1685) (1690:1690:1690))
        (PORT datad (1432:1432:1432) (1298:1298:1298))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~310)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1708:1708:1708) (1691:1691:1691))
        (PORT datab (944:944:944) (875:875:875))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (998:998:998) (948:948:948))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~313)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1749:1749:1749) (1744:1744:1744))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (1400:1400:1400) (1396:1396:1396))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~307)
    (DELAY
      (ABSOLUTE
        (PORT dataa (412:412:412) (402:402:402))
        (PORT datab (1399:1399:1399) (1405:1405:1405))
        (PORT datac (1651:1651:1651) (1616:1616:1616))
        (PORT datad (402:402:402) (377:377:377))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~308)
    (DELAY
      (ABSOLUTE
        (PORT dataa (699:699:699) (660:660:660))
        (PORT datab (1400:1400:1400) (1407:1407:1407))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (382:382:382) (361:361:361))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~316)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1394:1394:1394) (1389:1389:1389))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (693:693:693) (665:665:665))
        (PORT datad (700:700:700) (673:673:673))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~317)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1363:1363:1363) (1369:1369:1369))
        (PORT datab (1345:1345:1345) (1335:1335:1335))
        (PORT datac (651:651:651) (608:608:608))
        (PORT datad (383:383:383) (362:362:362))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~318)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (1346:1346:1346) (1336:1336:1336))
        (PORT datac (412:412:412) (388:388:388))
        (PORT datad (406:406:406) (382:382:382))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~321)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1363:1363:1363) (1369:1369:1369))
        (PORT datab (1345:1345:1345) (1335:1335:1335))
        (PORT datac (650:650:650) (607:607:607))
        (PORT datad (644:644:644) (604:604:604))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~322)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1319:1319:1319) (1266:1266:1266))
        (PORT datab (1345:1345:1345) (1335:1335:1335))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (668:668:668) (625:625:625))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~319)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1362:1362:1362) (1368:1368:1368))
        (PORT datab (1347:1347:1347) (1337:1337:1337))
        (PORT datac (378:378:378) (365:365:365))
        (PORT datad (406:406:406) (381:381:381))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~320)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1362:1362:1362) (1369:1369:1369))
        (PORT datab (412:412:412) (398:398:398))
        (PORT datac (629:629:629) (587:587:587))
        (PORT datad (378:378:378) (356:356:356))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~323)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1507:1507:1507) (1506:1506:1506))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (1365:1365:1365) (1350:1350:1350))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~324)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1363:1363:1363) (1369:1369:1369))
        (PORT datab (1347:1347:1347) (1337:1337:1337))
        (PORT datac (640:640:640) (610:610:610))
        (PORT datad (700:700:700) (656:656:656))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~325)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1363:1363:1363) (1369:1369:1369))
        (PORT datab (449:449:449) (416:416:416))
        (PORT datac (697:697:697) (652:652:652))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~326)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1508:1508:1508) (1508:1508:1508))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~327)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2662:2662:2662) (2584:2584:2584))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (1299:1299:1299) (1278:1278:1278))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~338)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1330:1330:1330) (1310:1310:1310))
        (PORT datab (633:633:633) (587:587:587))
        (PORT datac (703:703:703) (674:674:674))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~203)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1282:1282:1282) (1218:1218:1218))
        (PORT datab (1105:1105:1105) (1117:1117:1117))
        (PORT datac (1013:1013:1013) (1010:1010:1010))
        (PORT datad (971:971:971) (912:912:912))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~204)
    (DELAY
      (ABSOLUTE
        (PORT dataa (698:698:698) (671:671:671))
        (PORT datab (696:696:696) (664:664:664))
        (PORT datac (1064:1064:1064) (1085:1085:1085))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~205)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1047:1047:1047) (1045:1045:1045))
        (PORT datab (1104:1104:1104) (1117:1117:1117))
        (PORT datac (692:692:692) (653:653:653))
        (PORT datad (690:690:690) (650:650:650))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~206)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (1105:1105:1105) (1118:1118:1118))
        (PORT datac (674:674:674) (635:635:635))
        (PORT datad (975:975:975) (920:920:920))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~207)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (1355:1355:1355) (1334:1334:1334))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (1291:1291:1291) (1261:1261:1261))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~208)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1134:1134:1134) (1151:1151:1151))
        (PORT datab (728:728:728) (678:678:678))
        (PORT datac (403:403:403) (378:378:378))
        (PORT datad (1021:1021:1021) (1021:1021:1021))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~209)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1135:1135:1135) (1151:1151:1151))
        (PORT datab (612:612:612) (566:566:566))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (574:574:574) (518:518:518))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~201)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1135:1135:1135) (1151:1151:1151))
        (PORT datab (676:676:676) (646:646:646))
        (PORT datac (1353:1353:1353) (1213:1213:1213))
        (PORT datad (1015:1015:1015) (1014:1014:1014))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~202)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1135:1135:1135) (1152:1152:1152))
        (PORT datab (442:442:442) (408:408:408))
        (PORT datac (717:717:717) (677:677:677))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~210)
    (DELAY
      (ABSOLUTE
        (PORT dataa (685:685:685) (658:658:658))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (1342:1342:1342) (1325:1325:1325))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~170)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1206:1206:1206) (1230:1230:1230))
        (PORT datab (1038:1038:1038) (1023:1023:1023))
        (PORT datac (682:682:682) (641:641:641))
        (PORT datad (582:582:582) (527:527:527))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~171)
    (DELAY
      (ABSOLUTE
        (PORT dataa (454:454:454) (422:422:422))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (900:900:900) (815:815:815))
        (PORT datad (994:994:994) (987:987:987))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~177)
    (DELAY
      (ABSOLUTE
        (PORT dataa (694:694:694) (656:656:656))
        (PORT datab (1983:1983:1983) (1943:1943:1943))
        (PORT datac (1776:1776:1776) (1772:1772:1772))
        (PORT datad (614:614:614) (554:554:554))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~178)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1204:1204:1204) (1228:1228:1228))
        (PORT datab (443:443:443) (409:409:409))
        (PORT datac (674:674:674) (633:633:633))
        (PORT datad (681:681:681) (638:638:638))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~174)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1203:1203:1203) (1227:1227:1227))
        (PORT datab (1037:1037:1037) (1021:1021:1021))
        (PORT datac (696:696:696) (655:655:655))
        (PORT datad (374:374:374) (352:352:352))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~175)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1211:1211:1211) (1236:1236:1236))
        (PORT datab (1189:1189:1189) (1099:1099:1099))
        (PORT datac (372:372:372) (359:359:359))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~172)
    (DELAY
      (ABSOLUTE
        (PORT dataa (724:724:724) (677:677:677))
        (PORT datab (1041:1041:1041) (1025:1025:1025))
        (PORT datac (1175:1175:1175) (1200:1200:1200))
        (PORT datad (395:395:395) (369:369:369))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~173)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1207:1207:1207) (1232:1232:1232))
        (PORT datab (445:445:445) (412:412:412))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (915:915:915) (836:836:836))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~176)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1105:1105:1105) (1093:1093:1093))
        (PORT datab (217:217:217) (244:244:244))
        (PORT datac (186:186:186) (213:213:213))
        (PORT datad (1020:1020:1020) (1016:1016:1016))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~179)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (2653:2653:2653) (2596:2596:2596))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~190)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1134:1134:1134) (1150:1150:1150))
        (PORT datab (719:719:719) (671:671:671))
        (PORT datac (653:653:653) (615:615:615))
        (PORT datad (1024:1024:1024) (1025:1025:1025))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~191)
    (DELAY
      (ABSOLUTE
        (PORT dataa (754:754:754) (708:708:708))
        (PORT datab (1052:1052:1052) (1059:1059:1059))
        (PORT datac (680:680:680) (639:639:639))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~197)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1134:1134:1134) (1150:1150:1150))
        (PORT datab (1054:1054:1054) (1061:1061:1061))
        (PORT datac (370:370:370) (357:357:357))
        (PORT datad (397:397:397) (371:371:371))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~198)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (443:443:443) (409:409:409))
        (PORT datac (578:578:578) (532:532:532))
        (PORT datad (1016:1016:1016) (1016:1016:1016))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~192)
    (DELAY
      (ABSOLUTE
        (PORT dataa (709:709:709) (672:672:672))
        (PORT datab (1052:1052:1052) (1058:1058:1058))
        (PORT datac (1384:1384:1384) (1355:1355:1355))
        (PORT datad (1103:1103:1103) (1107:1107:1107))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~193)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (752:752:752) (705:705:705))
        (PORT datac (1528:1528:1528) (1411:1411:1411))
        (PORT datad (1010:1010:1010) (1009:1009:1009))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~194)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1135:1135:1135) (1151:1151:1151))
        (PORT datab (1045:1045:1045) (1051:1051:1051))
        (PORT datac (379:379:379) (355:355:355))
        (PORT datad (374:374:374) (352:352:352))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~195)
    (DELAY
      (ABSOLUTE
        (PORT dataa (451:451:451) (419:419:419))
        (PORT datab (1056:1056:1056) (1063:1063:1063))
        (PORT datac (411:411:411) (388:388:388))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~196)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1093:1093:1093) (1089:1089:1089))
        (PORT datab (1387:1387:1387) (1362:1362:1362))
        (PORT datac (184:184:184) (211:211:211))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~199)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (1060:1060:1060) (1055:1055:1055))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~184)
    (DELAY
      (ABSOLUTE
        (PORT dataa (693:693:693) (655:655:655))
        (PORT datab (1721:1721:1721) (1716:1716:1716))
        (PORT datac (710:710:710) (665:665:665))
        (PORT datad (2310:2310:2310) (2292:2292:2292))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~185)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (2342:2342:2342) (2328:2328:2328))
        (PORT datac (691:691:691) (647:647:647))
        (PORT datad (692:692:692) (648:648:648))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~182)
    (DELAY
      (ABSOLUTE
        (PORT dataa (678:678:678) (641:641:641))
        (PORT datab (683:683:683) (642:642:642))
        (PORT datac (1057:1057:1057) (1051:1051:1051))
        (PORT datad (1020:1020:1020) (1016:1016:1016))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~183)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1102:1102:1102) (1089:1089:1089))
        (PORT datab (752:752:752) (703:703:703))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (648:648:648) (609:609:609))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~186)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1743:1743:1743) (1752:1752:1752))
        (PORT datab (1158:1158:1158) (1180:1180:1180))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (645:645:645) (609:609:609))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~187)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (431:431:431))
        (PORT datab (1721:1721:1721) (1716:1716:1716))
        (PORT datac (413:413:413) (389:389:389))
        (PORT datad (2311:2311:2311) (2292:2292:2292))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~188)
    (DELAY
      (ABSOLUTE
        (PORT dataa (721:721:721) (692:692:692))
        (PORT datab (2340:2340:2340) (2327:2327:2327))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (645:645:645) (606:606:606))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~180)
    (DELAY
      (ABSOLUTE
        (PORT dataa (693:693:693) (653:653:653))
        (PORT datab (2340:2340:2340) (2327:2327:2327))
        (PORT datac (1689:1689:1689) (1688:1688:1688))
        (PORT datad (378:378:378) (354:354:354))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~181)
    (DELAY
      (ABSOLUTE
        (PORT dataa (416:416:416) (409:409:409))
        (PORT datab (2340:2340:2340) (2327:2327:2327))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (403:403:403) (378:378:378))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~189)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (1157:1157:1157) (1178:1178:1178))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~200)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1219:1219:1219) (1158:1158:1158))
        (PORT datab (1287:1287:1287) (1248:1248:1248))
        (PORT datac (1380:1380:1380) (1384:1384:1384))
        (PORT datad (622:622:622) (589:589:589))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~211)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1030:1030:1030) (1000:1000:1000))
        (PORT datab (217:217:217) (244:244:244))
        (PORT datac (1380:1380:1380) (1384:1384:1384))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~339)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1035:1035:1035) (1037:1037:1037))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (1201:1201:1201) (1124:1124:1124))
        (PORT datad (192:192:192) (211:211:211))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~340)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2150:2150:2150) (1981:1981:1981))
        (PORT datab (910:910:910) (861:861:861))
        (PORT datac (452:452:452) (474:474:474))
        (PORT datad (271:271:271) (340:340:340))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a576.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1368:1368:1368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a576.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a576.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1372:1372:1372) (1368:1368:1368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a576.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1369:1369:1369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a576.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a576.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1373:1373:1373) (1369:1369:1369))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~393)
    (DELAY
      (ABSOLUTE
        (PORT dataa (716:716:716) (689:689:689))
        (PORT datab (2178:2178:2178) (2223:2223:2223))
        (PORT datac (3569:3569:3569) (3338:3338:3338))
        (PORT datad (667:667:667) (625:625:625))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~394)
    (DELAY
      (ABSOLUTE
        (PORT dataa (721:721:721) (683:683:683))
        (PORT datab (724:724:724) (676:676:676))
        (PORT datac (3573:3573:3573) (3343:3343:3343))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~395)
    (DELAY
      (ABSOLUTE
        (PORT dataa (411:411:411) (389:389:389))
        (PORT datab (2179:2179:2179) (2224:2224:2224))
        (PORT datac (3573:3573:3573) (3344:3344:3344))
        (PORT datad (643:643:643) (604:604:604))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~396)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1522:1522:1522) (1430:1430:1430))
        (PORT datab (3611:3611:3611) (3372:3372:3372))
        (PORT datac (685:685:685) (644:644:644))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~397)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4121:4121:4121) (4112:4112:4112))
        (PORT datac (187:187:187) (214:214:214))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~383)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4122:4122:4122) (4113:4113:4113))
        (PORT datab (3610:3610:3610) (3371:3371:3371))
        (PORT datac (710:710:710) (669:669:669))
        (PORT datad (658:658:658) (621:621:621))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~384)
    (DELAY
      (ABSOLUTE
        (PORT dataa (973:973:973) (882:882:882))
        (PORT datab (3616:3616:3616) (3378:3378:3378))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (663:663:663) (622:622:622))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~385)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4129:4129:4129) (4121:4121:4121))
        (PORT datab (3616:3616:3616) (3379:3379:3379))
        (PORT datac (380:380:380) (356:356:356))
        (PORT datad (399:399:399) (373:373:373))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~386)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (396:396:396))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (3570:3570:3570) (3339:3339:3339))
        (PORT datad (396:396:396) (370:370:370))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~387)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4125:4125:4125) (4117:4117:4117))
        (PORT datab (401:401:401) (386:386:386))
        (PORT datac (3571:3571:3571) (3341:3341:3341))
        (PORT datad (372:372:372) (348:348:348))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~388)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (370:370:370))
        (PORT datab (3614:3614:3614) (3375:3375:3375))
        (PORT datac (405:405:405) (381:381:381))
        (PORT datad (372:372:372) (348:348:348))
        (IOPATH dataa combout (380:380:380) (389:389:389))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~389)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2432:2432:2432) (2426:2426:2426))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (2146:2146:2146) (2194:2194:2194))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~390)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4130:4130:4130) (4122:4122:4122))
        (PORT datab (3617:3617:3617) (3380:3380:3380))
        (PORT datac (658:658:658) (618:618:618))
        (PORT datad (948:948:948) (860:860:860))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~391)
    (DELAY
      (ABSOLUTE
        (PORT dataa (728:728:728) (680:680:680))
        (PORT datab (3608:3608:3608) (3368:3368:3368))
        (PORT datac (189:189:189) (217:217:217))
        (PORT datad (642:642:642) (605:605:605))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~392)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (2388:2388:2388) (2389:2389:2389))
        (PORT datad (186:186:186) (205:205:205))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~398)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1430:1430:1430) (1287:1287:1287))
        (PORT datab (2271:2271:2271) (2216:2216:2216))
        (PORT datac (1213:1213:1213) (1175:1175:1175))
        (PORT datad (2273:2273:2273) (2239:2239:2239))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~341)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1476:1476:1476) (1494:1494:1494))
        (PORT datab (1450:1450:1450) (1450:1450:1450))
        (PORT datac (374:374:374) (361:361:361))
        (PORT datad (667:667:667) (627:627:627))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~342)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1473:1473:1473) (1491:1491:1491))
        (PORT datab (444:444:444) (411:411:411))
        (PORT datac (650:650:650) (611:611:611))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~343)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1667:1667:1667) (1653:1653:1653))
        (PORT datab (1143:1143:1143) (1155:1155:1155))
        (PORT datac (1181:1181:1181) (1096:1096:1096))
        (PORT datad (880:880:880) (811:811:811))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~344)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1058:1058:1058) (1000:1000:1000))
        (PORT datab (1142:1142:1142) (1154:1154:1154))
        (PORT datac (1197:1197:1197) (1112:1112:1112))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~345)
    (DELAY
      (ABSOLUTE
        (PORT dataa (682:682:682) (645:645:645))
        (PORT datab (723:723:723) (674:674:674))
        (PORT datac (1409:1409:1409) (1419:1419:1419))
        (PORT datad (1446:1446:1446) (1451:1451:1451))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~346)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1021:1021:1021) (958:958:958))
        (PORT datab (1144:1144:1144) (1156:1156:1156))
        (PORT datac (1335:1335:1335) (1285:1285:1285))
        (PORT datad (639:639:639) (611:611:611))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~347)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (1423:1423:1423) (1415:1415:1415))
        (PORT datac (1352:1352:1352) (1325:1325:1325))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~348)
    (DELAY
      (ABSOLUTE
        (PORT dataa (749:749:749) (701:701:701))
        (PORT datab (1450:1450:1450) (1451:1451:1451))
        (PORT datac (404:404:404) (379:379:379))
        (PORT datad (1441:1441:1441) (1445:1445:1445))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~349)
    (DELAY
      (ABSOLUTE
        (PORT dataa (455:455:455) (424:424:424))
        (PORT datab (414:414:414) (389:389:389))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (1445:1445:1445) (1450:1450:1450))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~350)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (2279:2279:2279) (2248:2248:2248))
        (PORT datac (656:656:656) (620:620:620))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a512.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a512.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (2585:2585:2585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a512.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1369:1369:1369) (1366:1366:1366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a512.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a512.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_logic_inst\|character_data_inst\|altsyncram_component\|auto_generated\|ram_block1a512.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1370:1370:1370) (1367:1367:1367))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~372)
    (DELAY
      (ABSOLUTE
        (PORT dataa (679:679:679) (652:652:652))
        (PORT datab (1143:1143:1143) (1154:1154:1154))
        (PORT datac (1631:1631:1631) (1617:1617:1617))
        (PORT datad (649:649:649) (612:612:612))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (339:339:339))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~373)
    (DELAY
      (ABSOLUTE
        (PORT dataa (947:947:947) (864:864:864))
        (PORT datab (1144:1144:1144) (1155:1155:1155))
        (PORT datac (651:651:651) (612:612:612))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~379)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1667:1667:1667) (1654:1654:1654))
        (PORT datab (1145:1145:1145) (1157:1157:1157))
        (PORT datac (408:408:408) (385:385:385))
        (PORT datad (399:399:399) (374:374:374))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~380)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (1145:1145:1145) (1157:1157:1157))
        (PORT datac (376:376:376) (352:352:352))
        (PORT datad (405:405:405) (382:382:382))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~374)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1666:1666:1666) (1652:1652:1652))
        (PORT datab (746:746:746) (697:697:697))
        (PORT datac (713:713:713) (672:672:672))
        (PORT datad (1094:1094:1094) (1115:1115:1115))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~375)
    (DELAY
      (ABSOLUTE
        (PORT dataa (746:746:746) (697:697:697))
        (PORT datab (1142:1142:1142) (1154:1154:1154))
        (PORT datac (645:645:645) (605:605:605))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~376)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1668:1668:1668) (1654:1654:1654))
        (PORT datab (1146:1146:1146) (1158:1158:1158))
        (PORT datac (578:578:578) (522:522:522))
        (PORT datad (378:378:378) (356:356:356))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~377)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (397:397:397))
        (PORT datab (1146:1146:1146) (1158:1158:1158))
        (PORT datac (384:384:384) (367:367:367))
        (PORT datad (396:396:396) (370:370:370))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~378)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (1423:1423:1423) (1414:1414:1414))
        (PORT datac (1350:1350:1350) (1323:1323:1323))
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~381)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1398:1398:1398) (1365:1365:1365))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~361)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1397:1397:1397) (1402:1402:1402))
        (PORT datab (411:411:411) (398:398:398))
        (PORT datac (1708:1708:1708) (1691:1691:1691))
        (PORT datad (643:643:643) (604:604:604))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~362)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (1058:1058:1058) (996:996:996))
        (PORT datac (1357:1357:1357) (1360:1360:1360))
        (PORT datad (379:379:379) (357:357:357))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~363)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1751:1751:1751) (1728:1728:1728))
        (PORT datab (411:411:411) (398:398:398))
        (PORT datac (1356:1356:1356) (1359:1359:1359))
        (PORT datad (407:407:407) (383:383:383))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~364)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1395:1395:1395) (1399:1399:1399))
        (PORT datab (450:450:450) (417:417:417))
        (PORT datac (414:414:414) (390:390:390))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~365)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1753:1753:1753) (1729:1729:1729))
        (PORT datab (726:726:726) (677:677:677))
        (PORT datac (1362:1362:1362) (1366:1366:1366))
        (PORT datad (674:674:674) (632:632:632))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~366)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1398:1398:1398) (1404:1404:1404))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (676:676:676) (631:631:631))
        (PORT datad (698:698:698) (650:650:650))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~367)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1710:1710:1710) (1693:1693:1693))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (1687:1687:1687) (1692:1692:1692))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~368)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1399:1399:1399) (1405:1405:1405))
        (PORT datab (450:450:450) (417:417:417))
        (PORT datac (1708:1708:1708) (1692:1692:1692))
        (PORT datad (671:671:671) (628:628:628))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~369)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1392:1392:1392) (1396:1396:1396))
        (PORT datab (221:221:221) (247:247:247))
        (PORT datac (413:413:413) (389:389:389))
        (PORT datad (694:694:694) (650:650:650))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~370)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (1686:1686:1686) (1692:1692:1692))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~351)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1471:1471:1471) (1489:1489:1489))
        (PORT datab (612:612:612) (565:565:565))
        (PORT datac (1409:1409:1409) (1420:1420:1420))
        (PORT datad (374:374:374) (351:351:351))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~352)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1478:1478:1478) (1496:1496:1496))
        (PORT datab (442:442:442) (409:409:409))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (399:399:399) (374:374:374))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~355)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1473:1473:1473) (1492:1492:1492))
        (PORT datab (717:717:717) (685:685:685))
        (PORT datac (1409:1409:1409) (1420:1420:1420))
        (PORT datad (863:863:863) (792:792:792))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~356)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1472:1472:1472) (1490:1490:1490))
        (PORT datab (1513:1513:1513) (1417:1417:1417))
        (PORT datac (649:649:649) (610:610:610))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~353)
    (DELAY
      (ABSOLUTE
        (PORT dataa (750:750:750) (703:703:703))
        (PORT datab (1450:1450:1450) (1451:1451:1451))
        (PORT datac (710:710:710) (668:668:668))
        (PORT datad (1436:1436:1436) (1440:1440:1440))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~354)
    (DELAY
      (ABSOLUTE
        (PORT dataa (688:688:688) (652:652:652))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (644:644:644) (615:615:615))
        (PORT datad (1446:1446:1446) (1450:1450:1450))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~357)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (1418:1418:1418) (1379:1379:1379))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (2249:2249:2249) (2212:2212:2212))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~358)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1470:1470:1470) (1488:1488:1488))
        (PORT datab (710:710:710) (678:678:678))
        (PORT datac (1409:1409:1409) (1420:1420:1420))
        (PORT datad (659:659:659) (620:620:620))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~359)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1477:1477:1477) (1496:1496:1496))
        (PORT datab (956:956:956) (868:868:868))
        (PORT datac (966:966:966) (909:909:909))
        (PORT datad (189:189:189) (209:209:209))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~360)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (2279:2279:2279) (2248:2248:2248))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~371)
    (DELAY
      (ABSOLUTE
        (PORT dataa (904:904:904) (843:843:843))
        (PORT datab (1039:1039:1039) (1044:1044:1044))
        (PORT datac (850:850:850) (768:768:768))
        (PORT datad (1054:1054:1054) (1051:1051:1051))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~382)
    (DELAY
      (ABSOLUTE
        (PORT dataa (969:969:969) (895:895:895))
        (PORT datab (653:653:653) (590:590:590))
        (PORT datac (1009:1009:1009) (1017:1017:1017))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~399)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1093:1093:1093) (1077:1077:1077))
        (PORT datab (873:873:873) (903:903:903))
        (PORT datac (2322:2322:2322) (2070:2070:2070))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|Mux0\~400)
    (DELAY
      (ABSOLUTE
        (PORT dataa (719:719:719) (678:678:678))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (1001:1001:1001) (955:955:955))
        (PORT datad (273:273:273) (342:342:342))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|typer_logic_inst\|mem_wdata_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1944:1944:1944))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1678:1678:1678) (1600:1600:1600))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|typer_logic_inst\|mem_waddr_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT asdata (777:777:777) (809:809:809))
        (PORT ena (1076:1076:1076) (1041:1041:1041))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|typer_logic_inst\|mem_waddr_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT asdata (782:782:782) (804:804:804))
        (PORT ena (1076:1076:1076) (1041:1041:1041))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|typer_logic_inst\|mem_waddr_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT asdata (611:611:611) (684:684:684))
        (PORT ena (1076:1076:1076) (1041:1041:1041))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|typer_logic_inst\|mem_waddr_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1943:1943:1943) (1955:1955:1955))
        (PORT asdata (832:832:832) (849:849:849))
        (PORT ena (1297:1297:1297) (1228:1228:1228))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|typer_logic_inst\|mem_waddr_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1942:1942:1942) (1954:1954:1954))
        (PORT asdata (611:611:611) (685:685:685))
        (PORT ena (1076:1076:1076) (1041:1041:1041))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|typer_logic_inst\|mem_waddr_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1943:1943:1943) (1955:1955:1955))
        (PORT asdata (795:795:795) (822:822:822))
        (PORT ena (1297:1297:1297) (1228:1228:1228))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|mem_waddr_reg\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (427:427:427) (448:448:448))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|typer_logic_inst\|mem_waddr_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1943:1943:1943) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1297:1297:1297) (1228:1228:1228))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|mem_waddr_reg\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (257:257:257) (320:320:320))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|typer_logic_inst\|mem_waddr_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1941:1941:1941) (1953:1953:1953))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (870:870:870) (862:862:862))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|typer_logic_inst\|mem_waddr_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1943:1943:1943) (1955:1955:1955))
        (PORT asdata (1121:1121:1121) (1130:1130:1130))
        (PORT ena (1297:1297:1297) (1228:1228:1228))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|mem_waddr_reg\[9\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (479:479:479) (513:513:513))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|typer_logic_inst\|mem_waddr_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1943:1943:1943) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1297:1297:1297) (1228:1228:1228))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|typer_logic_inst\|mem_waddr_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1943:1943:1943) (1955:1955:1955))
        (PORT asdata (1149:1149:1149) (1160:1160:1160))
        (PORT ena (1297:1297:1297) (1228:1228:1228))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_logic_inst\|mem_waddr_reg\[11\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (719:719:719) (733:733:733))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|typer_logic_inst\|mem_waddr_reg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1943:1943:1943) (1955:1955:1955))
        (PORT d (80:80:80) (90:90:90))
        (PORT ena (1297:1297:1297) (1228:1228:1228))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|typer_logic_inst\|mem_waddr_reg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1943:1943:1943) (1955:1955:1955))
        (PORT asdata (1129:1129:1129) (1139:1139:1139))
        (PORT ena (1297:1297:1297) (1228:1228:1228))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
      (HOLD ena (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a69.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3486:3486:3486) (3383:3383:3383))
        (PORT clk (2229:2229:2229) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a69.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3682:3682:3682) (3511:3511:3511))
        (PORT d[1] (4022:4022:4022) (4043:4043:4043))
        (PORT d[2] (3778:3778:3778) (3796:3796:3796))
        (PORT d[3] (3910:3910:3910) (3955:3955:3955))
        (PORT d[4] (4360:4360:4360) (4333:4333:4333))
        (PORT d[5] (4847:4847:4847) (4789:4789:4789))
        (PORT d[6] (2973:2973:2973) (2933:2933:2933))
        (PORT d[7] (3011:3011:3011) (2902:2902:2902))
        (PORT d[8] (3018:3018:3018) (3028:3028:3028))
        (PORT d[9] (2618:2618:2618) (2709:2709:2709))
        (PORT d[10] (4240:4240:4240) (4258:4258:4258))
        (PORT d[11] (4622:4622:4622) (4535:4535:4535))
        (PORT d[12] (3936:3936:3936) (4039:4039:4039))
        (PORT clk (2226:2226:2226) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a69.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2163:2163:2163) (2050:2050:2050))
        (PORT clk (2226:2226:2226) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2265:2265:2265))
        (PORT d[0] (2729:2729:2729) (2624:2624:2624))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a69.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2266:2266:2266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a69.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a69.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a69.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4221:4221:4221) (4001:4001:4001))
        (PORT d[1] (3305:3305:3305) (3237:3237:3237))
        (PORT d[2] (2859:2859:2859) (2890:2890:2890))
        (PORT d[3] (3030:3030:3030) (3018:3018:3018))
        (PORT d[4] (4022:4022:4022) (3822:3822:3822))
        (PORT d[5] (2931:2931:2931) (3000:3000:3000))
        (PORT d[6] (4213:4213:4213) (3992:3992:3992))
        (PORT d[7] (4074:4074:4074) (4047:4047:4047))
        (PORT d[8] (2811:2811:2811) (2819:2819:2819))
        (PORT d[9] (3794:3794:3794) (3812:3812:3812))
        (PORT d[10] (4040:4040:4040) (3864:3864:3864))
        (PORT d[11] (2978:2978:2978) (3055:3055:3055))
        (PORT d[12] (5954:5954:5954) (5872:5872:5872))
        (PORT clk (2187:2187:2187) (2184:2184:2184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2184:2184:2184))
        (PORT d[0] (1597:1597:1597) (1431:1431:1431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a69.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a69.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1418w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1516:1516:1516) (1547:1547:1547))
        (PORT datab (1477:1477:1477) (1480:1480:1480))
        (PORT datac (1670:1670:1670) (1640:1640:1640))
        (PORT datad (1009:1009:1009) (976:976:976))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2181w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1816:1816:1816) (1833:1833:1833))
        (PORT datab (1506:1506:1506) (1521:1521:1521))
        (PORT datac (1351:1351:1351) (1309:1309:1309))
        (PORT datad (1443:1443:1443) (1440:1440:1440))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a63.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3831:3831:3831) (3704:3704:3704))
        (PORT clk (2237:2237:2237) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3964:3964:3964) (3769:3769:3769))
        (PORT d[1] (4682:4682:4682) (4668:4668:4668))
        (PORT d[2] (2823:2823:2823) (2863:2863:2863))
        (PORT d[3] (4255:4255:4255) (4293:4293:4293))
        (PORT d[4] (4704:4704:4704) (4662:4662:4662))
        (PORT d[5] (4885:4885:4885) (4839:4839:4839))
        (PORT d[6] (2089:2089:2089) (2078:2078:2078))
        (PORT d[7] (3320:3320:3320) (3203:3203:3203))
        (PORT d[8] (3291:3291:3291) (3291:3291:3291))
        (PORT d[9] (2581:2581:2581) (2667:2667:2667))
        (PORT d[10] (4297:4297:4297) (4314:4314:4314))
        (PORT d[11] (5264:5264:5264) (5154:5154:5154))
        (PORT d[12] (4304:4304:4304) (4365:4365:4365))
        (PORT clk (2234:2234:2234) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a63.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2785:2785:2785) (2536:2536:2536))
        (PORT clk (2234:2234:2234) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2273:2273:2273))
        (PORT d[0] (3328:3328:3328) (3090:3090:3090))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a63.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2274:2274:2274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a63.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a63.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4819:4819:4819) (4571:4571:4571))
        (PORT d[1] (2708:2708:2708) (2672:2672:2672))
        (PORT d[2] (3501:3501:3501) (3507:3507:3507))
        (PORT d[3] (3678:3678:3678) (3640:3640:3640))
        (PORT d[4] (4320:4320:4320) (4111:4111:4111))
        (PORT d[5] (2971:2971:2971) (3048:3048:3048))
        (PORT d[6] (4857:4857:4857) (4615:4615:4615))
        (PORT d[7] (4387:4387:4387) (4352:4352:4352))
        (PORT d[8] (3170:3170:3170) (3169:3169:3169))
        (PORT d[9] (4111:4111:4111) (4124:4124:4124))
        (PORT d[10] (4676:4676:4676) (4479:4479:4479))
        (PORT d[11] (3266:3266:3266) (3328:3328:3328))
        (PORT d[12] (6273:6273:6273) (6181:6181:6181))
        (PORT clk (2195:2195:2195) (2192:2192:2192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2192:2192:2192))
        (PORT d[0] (2109:2109:2109) (1893:1893:1893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1428w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1519:1519:1519) (1551:1551:1551))
        (PORT datab (1479:1479:1479) (1482:1482:1482))
        (PORT datac (1668:1668:1668) (1638:1638:1638))
        (PORT datad (1010:1010:1010) (977:977:977))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2191w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1821:1821:1821) (1840:1840:1840))
        (PORT datab (1509:1509:1509) (1525:1525:1525))
        (PORT datac (1347:1347:1347) (1304:1304:1304))
        (PORT datad (1446:1446:1446) (1443:1443:1443))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a66.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4823:4823:4823) (4848:4848:4848))
        (PORT clk (2228:2228:2228) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3649:3649:3649) (3609:3609:3609))
        (PORT d[1] (4671:4671:4671) (4781:4781:4781))
        (PORT d[2] (2819:2819:2819) (2859:2859:2859))
        (PORT d[3] (2088:2088:2088) (2089:2089:2089))
        (PORT d[4] (5170:5170:5170) (5189:5189:5189))
        (PORT d[5] (4310:4310:4310) (4328:4328:4328))
        (PORT d[6] (3592:3592:3592) (3628:3628:3628))
        (PORT d[7] (4139:4139:4139) (4060:4060:4060))
        (PORT d[8] (4055:4055:4055) (4076:4076:4076))
        (PORT d[9] (4707:4707:4707) (4817:4817:4817))
        (PORT d[10] (5436:5436:5436) (5490:5490:5490))
        (PORT d[11] (3842:3842:3842) (3755:3755:3755))
        (PORT d[12] (4281:4281:4281) (4379:4379:4379))
        (PORT clk (2225:2225:2225) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a66.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2552:2552:2552) (2313:2313:2313))
        (PORT clk (2225:2225:2225) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2263:2263:2263))
        (PORT d[0] (3115:3115:3115) (2894:2894:2894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a66.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2264:2264:2264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a66.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a66.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a66.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4221:4221:4221) (4126:4126:4126))
        (PORT d[1] (3140:3140:3140) (3165:3165:3165))
        (PORT d[2] (2211:2211:2211) (2231:2231:2231))
        (PORT d[3] (4148:4148:4148) (4172:4172:4172))
        (PORT d[4] (3825:3825:3825) (3676:3676:3676))
        (PORT d[5] (2827:2827:2827) (2831:2831:2831))
        (PORT d[6] (3007:3007:3007) (2963:2963:2963))
        (PORT d[7] (4158:4158:4158) (4086:4086:4086))
        (PORT d[8] (2784:2784:2784) (2778:2778:2778))
        (PORT d[9] (2342:2342:2342) (2336:2336:2336))
        (PORT d[10] (3243:3243:3243) (3063:3063:3063))
        (PORT d[11] (2560:2560:2560) (2578:2578:2578))
        (PORT d[12] (4053:4053:4053) (3910:3910:3910))
        (PORT clk (2186:2186:2186) (2182:2182:2182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2182:2182:2182))
        (PORT d[0] (2339:2339:2339) (2090:2090:2090))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a66.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|address_reg_b\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1954:1954:1954))
        (PORT asdata (1380:1380:1380) (1365:1365:1365))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1408w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1529:1529:1529) (1563:1563:1563))
        (PORT datab (1485:1485:1485) (1489:1489:1489))
        (PORT datac (1665:1665:1665) (1634:1634:1634))
        (PORT datad (1011:1011:1011) (978:978:978))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2171w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1814:1814:1814) (1831:1831:1831))
        (PORT datab (1504:1504:1504) (1520:1520:1520))
        (PORT datac (1352:1352:1352) (1310:1310:1310))
        (PORT datad (1441:1441:1441) (1439:1439:1439))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a60.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4156:4156:4156) (4014:4014:4014))
        (PORT clk (2249:2249:2249) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4958:4958:4958) (4727:4727:4727))
        (PORT d[1] (3218:3218:3218) (3284:3284:3284))
        (PORT d[2] (2838:2838:2838) (2879:2879:2879))
        (PORT d[3] (4583:4583:4583) (4607:4607:4607))
        (PORT d[4] (3248:3248:3248) (3198:3198:3198))
        (PORT d[5] (3711:3711:3711) (3570:3570:3570))
        (PORT d[6] (1726:1726:1726) (1702:1702:1702))
        (PORT d[7] (3945:3945:3945) (3804:3804:3804))
        (PORT d[8] (3000:3000:3000) (2987:2987:2987))
        (PORT d[9] (2914:2914:2914) (2977:2977:2977))
        (PORT d[10] (4869:4869:4869) (4862:4862:4862))
        (PORT d[11] (5593:5593:5593) (5472:5472:5472))
        (PORT d[12] (3616:3616:3616) (3707:3707:3707))
        (PORT clk (2246:2246:2246) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a60.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3160:3160:3160) (2888:2888:2888))
        (PORT clk (2246:2246:2246) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2286:2286:2286))
        (PORT d[0] (3669:3669:3669) (3418:3418:3418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a60.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2287:2287:2287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a60.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a60.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5145:5145:5145) (4884:4884:4884))
        (PORT d[1] (3054:3054:3054) (3007:3007:3007))
        (PORT d[2] (3852:3852:3852) (3850:3850:3850))
        (PORT d[3] (1890:1890:1890) (1807:1807:1807))
        (PORT d[4] (4633:4633:4633) (4409:4409:4409))
        (PORT d[5] (3319:3319:3319) (3388:3388:3388))
        (PORT d[6] (5731:5731:5731) (5431:5431:5431))
        (PORT d[7] (4714:4714:4714) (4665:4665:4665))
        (PORT d[8] (3496:3496:3496) (3481:3481:3481))
        (PORT d[9] (4446:4446:4446) (4449:4449:4449))
        (PORT d[10] (2568:2568:2568) (2602:2602:2602))
        (PORT d[11] (3645:3645:3645) (3733:3733:3733))
        (PORT d[12] (6638:6638:6638) (6541:6541:6541))
        (PORT clk (2207:2207:2207) (2205:2205:2205))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2205:2205:2205))
        (PORT d[0] (1970:1970:1970) (1923:1923:1923))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|address_reg_b\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1954:1954:1954))
        (PORT asdata (1364:1364:1364) (1362:1362:1362))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|_\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1672:1672:1672) (1658:1658:1658))
        (PORT datab (541:541:541) (591:591:591))
        (PORT datac (1656:1656:1656) (1603:1603:1603))
        (PORT datad (289:289:289) (369:369:369))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|_\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2142:2142:2142) (2004:2004:2004))
        (PORT datab (2124:2124:2124) (1995:1995:1995))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (498:498:498) (540:540:540))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1378w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1527:1527:1527) (1560:1560:1560))
        (PORT datab (1484:1484:1484) (1488:1488:1488))
        (PORT datac (1666:1666:1666) (1635:1635:1635))
        (PORT datad (1011:1011:1011) (978:978:978))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2141w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1824:1824:1824) (1843:1843:1843))
        (PORT datab (1511:1511:1511) (1527:1527:1527))
        (PORT datac (1345:1345:1345) (1302:1302:1302))
        (PORT datad (1449:1449:1449) (1445:1445:1445))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a51.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3809:3809:3809) (3692:3692:3692))
        (PORT clk (2235:2235:2235) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3977:3977:3977) (3793:3793:3793))
        (PORT d[1] (4347:4347:4347) (4345:4345:4345))
        (PORT d[2] (2855:2855:2855) (2896:2896:2896))
        (PORT d[3] (4247:4247:4247) (4284:4284:4284))
        (PORT d[4] (4731:4731:4731) (4700:4700:4700))
        (PORT d[5] (4878:4878:4878) (4831:4831:4831))
        (PORT d[6] (2110:2110:2110) (2091:2091:2091))
        (PORT d[7] (3338:3338:3338) (3219:3219:3219))
        (PORT d[8] (3370:3370:3370) (3345:3345:3345))
        (PORT d[9] (4580:4580:4580) (4672:4672:4672))
        (PORT d[10] (4288:4288:4288) (4306:4306:4306))
        (PORT d[11] (4947:4947:4947) (4849:4849:4849))
        (PORT d[12] (3362:3362:3362) (3500:3500:3500))
        (PORT clk (2232:2232:2232) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a51.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2207:2207:2207) (2093:2093:2093))
        (PORT clk (2232:2232:2232) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2272:2272:2272))
        (PORT d[0] (2786:2786:2786) (2664:2664:2664))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a51.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a51.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a51.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4522:4522:4522) (4289:4289:4289))
        (PORT d[1] (2682:2682:2682) (2645:2645:2645))
        (PORT d[2] (3501:3501:3501) (3506:3506:3506))
        (PORT d[3] (3365:3365:3365) (3342:3342:3342))
        (PORT d[4] (4344:4344:4344) (4136:4136:4136))
        (PORT d[5] (2962:2962:2962) (3038:3038:3038))
        (PORT d[6] (4551:4551:4551) (4317:4317:4317))
        (PORT d[7] (4412:4412:4412) (4375:4375:4375))
        (PORT d[8] (3188:3188:3188) (3193:3193:3193))
        (PORT d[9] (4106:4106:4106) (4108:4108:4108))
        (PORT d[10] (4382:4382:4382) (4199:4199:4199))
        (PORT d[11] (3298:3298:3298) (3358:3358:3358))
        (PORT d[12] (6290:6290:6290) (6197:6197:6197))
        (PORT clk (2193:2193:2193) (2191:2191:2191))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2191:2191:2191))
        (PORT d[0] (1562:1562:1562) (1486:1486:1486))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1398w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1517:1517:1517) (1549:1549:1549))
        (PORT datab (1478:1478:1478) (1481:1481:1481))
        (PORT datac (1670:1670:1670) (1639:1639:1639))
        (PORT datad (1010:1010:1010) (977:977:977))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2161w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1815:1815:1815) (1832:1832:1832))
        (PORT datab (1505:1505:1505) (1521:1521:1521))
        (PORT datac (1352:1352:1352) (1310:1310:1310))
        (PORT datad (1442:1442:1442) (1440:1440:1440))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a57.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2513:2513:2513) (2411:2411:2411))
        (PORT clk (2227:2227:2227) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2310:2310:2310) (2290:2290:2290))
        (PORT d[1] (4272:4272:4272) (4353:4353:4353))
        (PORT d[2] (3903:3903:3903) (3983:3983:3983))
        (PORT d[3] (3115:3115:3115) (3141:3141:3141))
        (PORT d[4] (3967:3967:3967) (3953:3953:3953))
        (PORT d[5] (3482:3482:3482) (3454:3454:3454))
        (PORT d[6] (2825:2825:2825) (2859:2859:2859))
        (PORT d[7] (3689:3689:3689) (3582:3582:3582))
        (PORT d[8] (5018:5018:5018) (5006:5006:5006))
        (PORT d[9] (5108:5108:5108) (5258:5258:5258))
        (PORT d[10] (3851:3851:3851) (3809:3809:3809))
        (PORT d[11] (3298:3298:3298) (3317:3317:3317))
        (PORT d[12] (5197:5197:5197) (5386:5386:5386))
        (PORT clk (2224:2224:2224) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a57.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2095:2095:2095) (1905:1905:1905))
        (PORT clk (2224:2224:2224) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2263:2263:2263))
        (PORT d[0] (2638:2638:2638) (2459:2459:2459))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a57.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2264:2264:2264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a57.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a57.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2414:2414:2414) (2368:2368:2368))
        (PORT d[1] (3399:3399:3399) (3382:3382:3382))
        (PORT d[2] (3410:3410:3410) (3407:3407:3407))
        (PORT d[3] (4049:4049:4049) (4018:4018:4018))
        (PORT d[4] (2982:2982:2982) (2899:2899:2899))
        (PORT d[5] (4295:4295:4295) (4347:4347:4347))
        (PORT d[6] (2389:2389:2389) (2339:2339:2339))
        (PORT d[7] (4306:4306:4306) (4097:4097:4097))
        (PORT d[8] (2849:2849:2849) (2876:2876:2876))
        (PORT d[9] (4077:4077:4077) (4070:4070:4070))
        (PORT d[10] (2387:2387:2387) (2342:2342:2342))
        (PORT d[11] (3152:3152:3152) (3209:3209:3209))
        (PORT d[12] (3722:3722:3722) (3567:3567:3567))
        (PORT clk (2185:2185:2185) (2182:2182:2182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2182:2182:2182))
        (PORT d[0] (926:926:926) (848:848:848))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1388w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1529:1529:1529) (1564:1564:1564))
        (PORT datab (1485:1485:1485) (1490:1490:1490))
        (PORT datac (1664:1664:1664) (1633:1633:1633))
        (PORT datad (1011:1011:1011) (978:978:978))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2151w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1824:1824:1824) (1844:1844:1844))
        (PORT datab (1510:1510:1510) (1527:1527:1527))
        (PORT datac (1345:1345:1345) (1302:1302:1302))
        (PORT datad (1449:1449:1449) (1446:1446:1446))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a54.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5136:5136:5136) (5127:5127:5127))
        (PORT clk (2240:2240:2240) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4815:4815:4815) (4670:4670:4670))
        (PORT d[1] (3722:3722:3722) (3700:3700:3700))
        (PORT d[2] (2816:2816:2816) (2847:2847:2847))
        (PORT d[3] (4820:4820:4820) (4581:4581:4581))
        (PORT d[4] (5214:5214:5214) (4961:4961:4961))
        (PORT d[5] (4637:4637:4637) (4514:4514:4514))
        (PORT d[6] (4326:4326:4326) (4131:4131:4131))
        (PORT d[7] (4498:4498:4498) (4409:4409:4409))
        (PORT d[8] (3102:3102:3102) (3127:3127:3127))
        (PORT d[9] (4119:4119:4119) (4255:4255:4255))
        (PORT d[10] (3670:3670:3670) (3745:3745:3745))
        (PORT d[11] (5035:5035:5035) (4889:4889:4889))
        (PORT d[12] (4664:4664:4664) (4704:4704:4704))
        (PORT clk (2237:2237:2237) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a54.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3644:3644:3644) (3442:3442:3442))
        (PORT clk (2237:2237:2237) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2277:2277:2277))
        (PORT d[0] (4159:4159:4159) (3973:3973:3973))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a54.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2278:2278:2278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a54.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a54.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3894:3894:3894) (3845:3845:3845))
        (PORT d[1] (3076:3076:3076) (3105:3105:3105))
        (PORT d[2] (1790:1790:1790) (1803:1803:1803))
        (PORT d[3] (3800:3800:3800) (3829:3829:3829))
        (PORT d[4] (6562:6562:6562) (6411:6411:6411))
        (PORT d[5] (2620:2620:2620) (2674:2674:2674))
        (PORT d[6] (3078:3078:3078) (3075:3075:3075))
        (PORT d[7] (4513:4513:4513) (4430:4430:4430))
        (PORT d[8] (3409:3409:3409) (3377:3377:3377))
        (PORT d[9] (2317:2317:2317) (2276:2276:2276))
        (PORT d[10] (3601:3601:3601) (3418:3418:3418))
        (PORT d[11] (1756:1756:1756) (1770:1770:1770))
        (PORT d[12] (4700:4700:4700) (4506:4506:4506))
        (PORT clk (2198:2198:2198) (2196:2196:2196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2196:2196:2196))
        (PORT d[0] (2052:2052:2052) (1924:1924:1924))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1367w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1518:1518:1518) (1550:1550:1550))
        (PORT datab (1479:1479:1479) (1482:1482:1482))
        (PORT datac (1669:1669:1669) (1639:1639:1639))
        (PORT datad (1010:1010:1010) (977:977:977))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2130w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1811:1811:1811) (1827:1827:1827))
        (PORT datab (1502:1502:1502) (1518:1518:1518))
        (PORT datac (1355:1355:1355) (1313:1313:1313))
        (PORT datad (1439:1439:1439) (1437:1437:1437))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a48.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2489:2489:2489) (2375:2375:2375))
        (PORT clk (2218:2218:2218) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2337:2337:2337) (2318:2318:2318))
        (PORT d[1] (4930:4930:4930) (4999:4999:4999))
        (PORT d[2] (3949:3949:3949) (4025:4025:4025))
        (PORT d[3] (4068:4068:4068) (4047:4047:4047))
        (PORT d[4] (5453:5453:5453) (5462:5462:5462))
        (PORT d[5] (4222:4222:4222) (4186:4186:4186))
        (PORT d[6] (2762:2762:2762) (2767:2767:2767))
        (PORT d[7] (4446:4446:4446) (4354:4354:4354))
        (PORT d[8] (4126:4126:4126) (4183:4183:4183))
        (PORT d[9] (4807:4807:4807) (4969:4969:4969))
        (PORT d[10] (4057:4057:4057) (3998:3998:3998))
        (PORT d[11] (2817:2817:2817) (2830:2830:2830))
        (PORT d[12] (4444:4444:4444) (4621:4621:4621))
        (PORT clk (2215:2215:2215) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a48.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2140:2140:2140) (1976:1976:1976))
        (PORT clk (2215:2215:2215) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2254:2254:2254))
        (PORT d[0] (2666:2666:2666) (2505:2505:2505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a48.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2255:2255:2255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a48.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a48.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3177:3177:3177) (3077:3077:3077))
        (PORT d[1] (3694:3694:3694) (3682:3682:3682))
        (PORT d[2] (2463:2463:2463) (2471:2471:2471))
        (PORT d[3] (4469:4469:4469) (4458:4458:4458))
        (PORT d[4] (3168:3168:3168) (3026:3026:3026))
        (PORT d[5] (3478:3478:3478) (3347:3347:3347))
        (PORT d[6] (3361:3361:3361) (3330:3330:3330))
        (PORT d[7] (3446:3446:3446) (3296:3296:3296))
        (PORT d[8] (3704:3704:3704) (3669:3669:3669))
        (PORT d[9] (2817:2817:2817) (2830:2830:2830))
        (PORT d[10] (3923:3923:3923) (3723:3723:3723))
        (PORT d[11] (2730:2730:2730) (2713:2713:2713))
        (PORT d[12] (3420:3420:3420) (3257:3257:3257))
        (PORT clk (2176:2176:2176) (2173:2173:2173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2173:2173:2173))
        (PORT d[0] (1646:1646:1646) (1492:1492:1492))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|_\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2155:2155:2155) (2039:2039:2039))
        (PORT datab (319:319:319) (405:405:405))
        (PORT datac (1943:1943:1943) (1886:1886:1886))
        (PORT datad (510:510:510) (553:553:553))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|_\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2120:2120:2120) (1969:1969:1969))
        (PORT datab (1916:1916:1916) (1806:1806:1806))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (509:509:509) (552:552:552))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (762:762:762) (759:759:759))
        (PORT datab (701:701:701) (707:707:707))
        (PORT datac (188:188:188) (216:216:216))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|address_reg_b\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1933:1933:1933) (1955:1955:1955))
        (PORT asdata (1122:1122:1122) (1126:1126:1126))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1449w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (390:390:390))
        (PORT datab (497:497:497) (520:520:520))
        (PORT datac (941:941:941) (943:943:943))
        (PORT datad (261:261:261) (335:335:335))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1521w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1787:1787:1787) (1764:1764:1764))
        (PORT datab (2187:2187:2187) (2189:2189:2189))
        (PORT datac (2003:2003:2003) (2023:2023:2023))
        (PORT datad (1930:1930:1930) (1846:1846:1846))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2024w\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (326:326:326) (418:418:418))
        (PORT datac (293:293:293) (383:383:383))
        (PORT datad (296:296:296) (375:375:375))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2285w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1200:1200:1200) (1232:1232:1232))
        (PORT datab (1198:1198:1198) (1246:1246:1246))
        (PORT datac (1013:1013:1013) (995:995:995))
        (PORT datad (1110:1110:1110) (1142:1142:1142))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a90.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4111:4111:4111) (4102:4102:4102))
        (PORT clk (2205:2205:2205) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a90.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2879:2879:2879) (2778:2778:2778))
        (PORT d[1] (2469:2469:2469) (2489:2489:2489))
        (PORT d[2] (3104:3104:3104) (3103:3103:3103))
        (PORT d[3] (3119:3119:3119) (2997:2997:2997))
        (PORT d[4] (3123:3123:3123) (3004:3004:3004))
        (PORT d[5] (2841:2841:2841) (2775:2775:2775))
        (PORT d[6] (2449:2449:2449) (2412:2412:2412))
        (PORT d[7] (3362:3362:3362) (3199:3199:3199))
        (PORT d[8] (4179:4179:4179) (4091:4091:4091))
        (PORT d[9] (4079:4079:4079) (4200:4200:4200))
        (PORT d[10] (3302:3302:3302) (3385:3385:3385))
        (PORT d[11] (3111:3111:3111) (3116:3116:3116))
        (PORT d[12] (3556:3556:3556) (3632:3632:3632))
        (PORT clk (2202:2202:2202) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a90.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1209:1209:1209) (1096:1096:1096))
        (PORT clk (2202:2202:2202) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2244:2244:2244))
        (PORT d[0] (1761:1761:1761) (1648:1648:1648))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a90.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2245:2245:2245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a90.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a90.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2975:2975:2975) (2898:2898:2898))
        (PORT d[1] (3037:3037:3037) (3021:3021:3021))
        (PORT d[2] (3765:3765:3765) (3767:3767:3767))
        (PORT d[3] (3814:3814:3814) (3832:3832:3832))
        (PORT d[4] (4116:4116:4116) (4011:4011:4011))
        (PORT d[5] (3712:3712:3712) (3788:3788:3788))
        (PORT d[6] (4491:4491:4491) (4509:4509:4509))
        (PORT d[7] (4277:4277:4277) (4217:4217:4217))
        (PORT d[8] (3590:3590:3590) (3666:3666:3666))
        (PORT d[9] (2852:2852:2852) (2876:2876:2876))
        (PORT d[10] (2348:2348:2348) (2281:2281:2281))
        (PORT d[11] (2858:2858:2858) (2902:2902:2902))
        (PORT d[12] (4556:4556:4556) (4499:4499:4499))
        (PORT clk (2163:2163:2163) (2163:2163:2163))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2163:2163:2163))
        (PORT d[0] (1558:1558:1558) (1502:1502:1502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a90.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1501w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1782:1782:1782) (1758:1758:1758))
        (PORT datab (2188:2188:2188) (2190:2190:2190))
        (PORT datac (2001:2001:2001) (2020:2020:2020))
        (PORT datad (1928:1928:1928) (1842:1842:1842))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2265w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1197:1197:1197) (1229:1229:1229))
        (PORT datab (1192:1192:1192) (1240:1240:1240))
        (PORT datac (1010:1010:1010) (991:991:991))
        (PORT datad (1106:1106:1106) (1137:1137:1137))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a84.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4373:4373:4373) (4334:4334:4334))
        (PORT clk (2199:2199:2199) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a84.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2833:2833:2833) (2710:2710:2710))
        (PORT d[1] (2019:2019:2019) (2009:2009:2009))
        (PORT d[2] (2349:2349:2349) (2318:2318:2318))
        (PORT d[3] (2809:2809:2809) (2698:2698:2698))
        (PORT d[4] (3118:3118:3118) (2991:2991:2991))
        (PORT d[5] (3446:3446:3446) (3362:3362:3362))
        (PORT d[6] (3588:3588:3588) (3653:3653:3653))
        (PORT d[7] (2949:2949:2949) (2842:2842:2842))
        (PORT d[8] (2227:2227:2227) (2183:2183:2183))
        (PORT d[9] (3059:3059:3059) (3183:3183:3183))
        (PORT d[10] (2669:2669:2669) (2769:2769:2769))
        (PORT d[11] (3851:3851:3851) (3813:3813:3813))
        (PORT d[12] (2644:2644:2644) (2758:2758:2758))
        (PORT clk (2196:2196:2196) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a84.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1520:1520:1520) (1385:1385:1385))
        (PORT clk (2196:2196:2196) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2238:2238:2238))
        (PORT d[0] (2063:2063:2063) (1939:1939:1939))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a84.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2239:2239:2239))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a84.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a84.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a84.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4960:4960:4960) (4921:4921:4921))
        (PORT d[1] (3003:3003:3003) (2989:2989:2989))
        (PORT d[2] (3870:3870:3870) (3921:3921:3921))
        (PORT d[3] (3102:3102:3102) (3107:3107:3107))
        (PORT d[4] (4918:4918:4918) (4824:4824:4824))
        (PORT d[5] (3628:3628:3628) (3675:3675:3675))
        (PORT d[6] (4185:4185:4185) (4217:4217:4217))
        (PORT d[7] (4753:4753:4753) (4740:4740:4740))
        (PORT d[8] (3572:3572:3572) (3645:3645:3645))
        (PORT d[9] (3109:3109:3109) (3108:3108:3108))
        (PORT d[10] (3606:3606:3606) (3672:3672:3672))
        (PORT d[11] (2774:2774:2774) (2801:2801:2801))
        (PORT d[12] (5683:5683:5683) (5679:5679:5679))
        (PORT clk (2157:2157:2157) (2157:2157:2157))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2157:2157:2157))
        (PORT d[0] (1459:1459:1459) (1349:1349:1349))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a84.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a84.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1996:1996:1996) (1829:1829:1829))
        (PORT datab (1049:1049:1049) (1040:1040:1040))
        (PORT datac (1003:1003:1003) (1005:1005:1005))
        (PORT datad (1879:1879:1879) (1783:1783:1783))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1460w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1785:1785:1785) (1763:1763:1763))
        (PORT datab (2187:2187:2187) (2189:2189:2189))
        (PORT datac (2002:2002:2002) (2022:2022:2022))
        (PORT datad (1929:1929:1929) (1845:1845:1845))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2224w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1199:1199:1199) (1231:1231:1231))
        (PORT datab (1196:1196:1196) (1244:1244:1244))
        (PORT datac (1012:1012:1012) (993:993:993))
        (PORT datad (1109:1109:1109) (1140:1140:1140))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a72.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4486:4486:4486) (4503:4503:4503))
        (PORT clk (2222:2222:2222) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a72.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4135:4135:4135) (4012:4012:4012))
        (PORT d[1] (3089:3089:3089) (3087:3087:3087))
        (PORT d[2] (3332:3332:3332) (3305:3305:3305))
        (PORT d[3] (4202:4202:4202) (3991:3991:3991))
        (PORT d[4] (4488:4488:4488) (4228:4228:4228))
        (PORT d[5] (3998:3998:3998) (3898:3898:3898))
        (PORT d[6] (3329:3329:3329) (3175:3175:3175))
        (PORT d[7] (4174:4174:4174) (3948:3948:3948))
        (PORT d[8] (3354:3354:3354) (3341:3341:3341))
        (PORT d[9] (3780:3780:3780) (3925:3925:3925))
        (PORT d[10] (2986:2986:2986) (3089:3089:3089))
        (PORT d[11] (4434:4434:4434) (4317:4317:4317))
        (PORT d[12] (3934:3934:3934) (3993:3993:3993))
        (PORT clk (2219:2219:2219) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a72.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2561:2561:2561) (2341:2341:2341))
        (PORT clk (2219:2219:2219) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2259:2259:2259))
        (PORT d[0] (3077:3077:3077) (2871:2871:2871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a72.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2260:2260:2260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a72.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a72.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3900:3900:3900) (3850:3850:3850))
        (PORT d[1] (3428:3428:3428) (3462:3462:3462))
        (PORT d[2] (2721:2721:2721) (2720:2720:2720))
        (PORT d[3] (5103:5103:5103) (5109:5109:5109))
        (PORT d[4] (5573:5573:5573) (5456:5456:5456))
        (PORT d[5] (2956:2956:2956) (3023:3023:3023))
        (PORT d[6] (3425:3425:3425) (3397:3397:3397))
        (PORT d[7] (3635:3635:3635) (3584:3584:3584))
        (PORT d[8] (4059:4059:4059) (4046:4046:4046))
        (PORT d[9] (2626:2626:2626) (2604:2604:2604))
        (PORT d[10] (3543:3543:3543) (3361:3361:3361))
        (PORT d[11] (3136:3136:3136) (3120:3120:3120))
        (PORT d[12] (5362:5362:5362) (5201:5201:5201))
        (PORT clk (2180:2180:2180) (2178:2178:2178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2178:2178:2178))
        (PORT d[0] (2959:2959:2959) (2783:2783:2783))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a72.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1481w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1774:1774:1774) (1748:1748:1748))
        (PORT datab (2190:2190:2190) (2192:2192:2192))
        (PORT datac (1997:1997:1997) (2016:2016:2016))
        (PORT datad (1923:1923:1923) (1837:1837:1837))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2245w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1202:1202:1202) (1235:1235:1235))
        (PORT datab (1203:1203:1203) (1253:1253:1253))
        (PORT datac (1016:1016:1016) (999:999:999))
        (PORT datad (1115:1115:1115) (1147:1147:1147))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a78.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4089:4089:4089) (4078:4078:4078))
        (PORT clk (2190:2190:2190) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a78.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2868:2868:2868) (2759:2759:2759))
        (PORT d[1] (2468:2468:2468) (2481:2481:2481))
        (PORT d[2] (2706:2706:2706) (2710:2710:2710))
        (PORT d[3] (3144:3144:3144) (3012:3012:3012))
        (PORT d[4] (2775:2775:2775) (2665:2665:2665))
        (PORT d[5] (3173:3173:3173) (3103:3103:3103))
        (PORT d[6] (2788:2788:2788) (2738:2738:2738))
        (PORT d[7] (2866:2866:2866) (2757:2757:2757))
        (PORT d[8] (3470:3470:3470) (3394:3394:3394))
        (PORT d[9] (4399:4399:4399) (4507:4507:4507))
        (PORT d[10] (3601:3601:3601) (3663:3663:3663))
        (PORT d[11] (3427:3427:3427) (3418:3418:3418))
        (PORT d[12] (3231:3231:3231) (3312:3312:3312))
        (PORT clk (2187:2187:2187) (2225:2225:2225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a78.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1524:1524:1524) (1395:1395:1395))
        (PORT clk (2187:2187:2187) (2225:2225:2225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2229:2229:2229))
        (PORT d[0] (2067:2067:2067) (1949:1949:1949))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a78.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2230:2230:2230))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a78.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a78.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a78.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3003:3003:3003) (2920:2920:2920))
        (PORT d[1] (3058:3058:3058) (3043:3043:3043))
        (PORT d[2] (3175:3175:3175) (3211:3211:3211))
        (PORT d[3] (3475:3475:3475) (3497:3497:3497))
        (PORT d[4] (4425:4425:4425) (4290:4290:4290))
        (PORT d[5] (3324:3324:3324) (3409:3409:3409))
        (PORT d[6] (4118:4118:4118) (4144:4144:4144))
        (PORT d[7] (3935:3935:3935) (3887:3887:3887))
        (PORT d[8] (3539:3539:3539) (3608:3608:3608))
        (PORT d[9] (2797:2797:2797) (2810:2810:2810))
        (PORT d[10] (3655:3655:3655) (3712:3712:3712))
        (PORT d[11] (2829:2829:2829) (2865:2865:2865))
        (PORT d[12] (5705:5705:5705) (5702:5702:5702))
        (PORT clk (2148:2148:2148) (2148:2148:2148))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2148:2148:2148))
        (PORT d[0] (2053:2053:2053) (1898:1898:1898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2149:2149:2149))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a78.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2149:2149:2149))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a78.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2149:2149:2149))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1827:1827:1827) (1737:1737:1737))
        (PORT datab (1642:1642:1642) (1572:1572:1572))
        (PORT datac (1008:1008:1008) (1010:1010:1010))
        (PORT datad (1020:1020:1020) (1006:1006:1006))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1471w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1784:1784:1784) (1761:1761:1761))
        (PORT datab (2188:2188:2188) (2190:2190:2190))
        (PORT datac (2002:2002:2002) (2021:2021:2021))
        (PORT datad (1929:1929:1929) (1844:1844:1844))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2235w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1196:1196:1196) (1228:1228:1228))
        (PORT datab (1190:1190:1190) (1237:1237:1237))
        (PORT datac (1009:1009:1009) (989:989:989))
        (PORT datad (1104:1104:1104) (1135:1135:1135))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a75.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4087:4087:4087) (4079:4079:4079))
        (PORT clk (2213:2213:2213) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a75.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2895:2895:2895) (2797:2797:2797))
        (PORT d[1] (2418:2418:2418) (2430:2430:2430))
        (PORT d[2] (3087:3087:3087) (3089:3089:3089))
        (PORT d[3] (3427:3427:3427) (3288:3288:3288))
        (PORT d[4] (3411:3411:3411) (3280:3280:3280))
        (PORT d[5] (2790:2790:2790) (2731:2731:2731))
        (PORT d[6] (2409:2409:2409) (2370:2370:2370))
        (PORT d[7] (3462:3462:3462) (3324:3324:3324))
        (PORT d[8] (3839:3839:3839) (3759:3759:3759))
        (PORT d[9] (3747:3747:3747) (3879:3879:3879))
        (PORT d[10] (2927:2927:2927) (3026:3026:3026))
        (PORT d[11] (2806:2806:2806) (2828:2828:2828))
        (PORT d[12] (3538:3538:3538) (3616:3616:3616))
        (PORT clk (2210:2210:2210) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a75.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1572:1572:1572) (1434:1434:1434))
        (PORT clk (2210:2210:2210) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2250:2250:2250))
        (PORT d[0] (2090:2090:2090) (1966:1966:1966))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a75.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2251:2251:2251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a75.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a75.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a75.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3016:3016:3016) (2938:2938:2938))
        (PORT d[1] (3070:3070:3070) (3056:3056:3056))
        (PORT d[2] (3766:3766:3766) (3768:3768:3768))
        (PORT d[3] (4129:4129:4129) (4132:4132:4132))
        (PORT d[4] (5065:5065:5065) (4903:4903:4903))
        (PORT d[5] (4024:4024:4024) (4088:4088:4088))
        (PORT d[6] (4780:4780:4780) (4786:4786:4786))
        (PORT d[7] (4611:4611:4611) (4543:4543:4543))
        (PORT d[8] (3591:3591:3591) (3667:3667:3667))
        (PORT d[9] (2853:2853:2853) (2877:2877:2877))
        (PORT d[10] (2659:2659:2659) (2575:2575:2575))
        (PORT d[11] (2898:2898:2898) (2943:2943:2943))
        (PORT d[12] (4547:4547:4547) (4476:4476:4476))
        (PORT clk (2171:2171:2171) (2169:2169:2169))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2169:2169:2169))
        (PORT d[0] (1639:1639:1639) (1450:1450:1450))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a75.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a75.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1491w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1776:1776:1776) (1750:1750:1750))
        (PORT datab (2189:2189:2189) (2191:2191:2191))
        (PORT datac (1997:1997:1997) (2017:2017:2017))
        (PORT datad (1924:1924:1924) (1838:1838:1838))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2255w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1202:1202:1202) (1234:1234:1234))
        (PORT datab (1201:1201:1201) (1251:1251:1251))
        (PORT datac (1015:1015:1015) (997:997:997))
        (PORT datad (1113:1113:1113) (1145:1145:1145))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a81.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4697:4697:4697) (4650:4650:4650))
        (PORT clk (2208:2208:2208) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a81.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2878:2878:2878) (2761:2761:2761))
        (PORT d[1] (2024:2024:2024) (2016:2016:2016))
        (PORT d[2] (2359:2359:2359) (2338:2338:2338))
        (PORT d[3] (3135:3135:3135) (3020:3020:3020))
        (PORT d[4] (2789:2789:2789) (2686:2686:2686))
        (PORT d[5] (3141:3141:3141) (3073:3073:3073))
        (PORT d[6] (3900:3900:3900) (3948:3948:3948))
        (PORT d[7] (2478:2478:2478) (2394:2394:2394))
        (PORT d[8] (2388:2388:2388) (2296:2296:2296))
        (PORT d[9] (3067:3067:3067) (3189:3189:3189))
        (PORT d[10] (3012:3012:3012) (3116:3116:3116))
        (PORT d[11] (3525:3525:3525) (3532:3532:3532))
        (PORT d[12] (2594:2594:2594) (2708:2708:2708))
        (PORT clk (2205:2205:2205) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a81.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1751:1751:1751) (1653:1653:1653))
        (PORT clk (2205:2205:2205) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2246:2246:2246))
        (PORT d[0] (2294:2294:2294) (2207:2207:2207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a81.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a81.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a81.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a81.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2599:2599:2599) (2503:2503:2503))
        (PORT d[1] (3309:3309:3309) (3283:3283:3283))
        (PORT d[2] (4185:4185:4185) (4221:4221:4221))
        (PORT d[3] (3145:3145:3145) (3152:3152:3152))
        (PORT d[4] (4643:4643:4643) (4573:4573:4573))
        (PORT d[5] (4218:4218:4218) (4236:4236:4236))
        (PORT d[6] (4502:4502:4502) (4516:4516:4516))
        (PORT d[7] (5091:5091:5091) (5071:5071:5071))
        (PORT d[8] (3643:3643:3643) (3722:3722:3722))
        (PORT d[9] (3342:3342:3342) (3324:3324:3324))
        (PORT d[10] (3663:3663:3663) (3731:3731:3731))
        (PORT d[11] (3120:3120:3120) (3129:3129:3129))
        (PORT d[12] (4633:4633:4633) (4577:4577:4577))
        (PORT clk (2166:2166:2166) (2165:2165:2165))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2165:2165:2165))
        (PORT d[0] (1481:1481:1481) (1356:1356:1356))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a81.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a81.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1039:1039:1039) (1042:1042:1042))
        (PORT datab (1049:1049:1049) (1040:1040:1040))
        (PORT datac (1813:1813:1813) (1686:1686:1686))
        (PORT datad (1609:1609:1609) (1526:1526:1526))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (252:252:252))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (986:986:986) (975:975:975))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1531w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1785:1785:1785) (1762:1762:1762))
        (PORT datab (2188:2188:2188) (2189:2189:2189))
        (PORT datac (2002:2002:2002) (2022:2022:2022))
        (PORT datad (1929:1929:1929) (1844:1844:1844))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2295w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1199:1199:1199) (1231:1231:1231))
        (PORT datab (1195:1195:1195) (1244:1244:1244))
        (PORT datac (1012:1012:1012) (993:993:993))
        (PORT datad (1108:1108:1108) (1140:1140:1140))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a93.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4072:4072:4072) (4067:4067:4067))
        (PORT clk (2182:2182:2182) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a93.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2861:2861:2861) (2752:2752:2752))
        (PORT d[1] (2724:2724:2724) (2729:2729:2729))
        (PORT d[2] (2746:2746:2746) (2750:2750:2750))
        (PORT d[3] (3136:3136:3136) (3003:3003:3003))
        (PORT d[4] (2822:2822:2822) (2708:2708:2708))
        (PORT d[5] (2840:2840:2840) (2778:2778:2778))
        (PORT d[6] (2748:2748:2748) (2698:2698:2698))
        (PORT d[7] (2827:2827:2827) (2718:2718:2718))
        (PORT d[8] (3483:3483:3483) (3399:3399:3399))
        (PORT d[9] (4076:4076:4076) (4202:4202:4202))
        (PORT d[10] (3616:3616:3616) (3678:3678:3678))
        (PORT d[11] (3127:3127:3127) (3136:3136:3136))
        (PORT d[12] (3190:3190:3190) (3273:3273:3273))
        (PORT clk (2179:2179:2179) (2216:2216:2216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a93.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1494:1494:1494) (1368:1368:1368))
        (PORT clk (2179:2179:2179) (2216:2216:2216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2220:2220:2220))
        (PORT d[0] (2062:2062:2062) (1945:1945:1945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a93.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2221:2221:2221))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a93.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a93.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a93.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3270:3270:3270) (3170:3170:3170))
        (PORT d[1] (3024:3024:3024) (3006:3006:3006))
        (PORT d[2] (3477:3477:3477) (3487:3487:3487))
        (PORT d[3] (4079:4079:4079) (4066:4066:4066))
        (PORT d[4] (4140:4140:4140) (4025:4025:4025))
        (PORT d[5] (3714:3714:3714) (3786:3786:3786))
        (PORT d[6] (4467:4467:4467) (4482:4482:4482))
        (PORT d[7] (4285:4285:4285) (4224:4224:4224))
        (PORT d[8] (3572:3572:3572) (3637:3637:3637))
        (PORT d[9] (2825:2825:2825) (2843:2843:2843))
        (PORT d[10] (3660:3660:3660) (3720:3720:3720))
        (PORT d[11] (2882:2882:2882) (2922:2922:2922))
        (PORT d[12] (4576:4576:4576) (4520:4520:4520))
        (PORT clk (2140:2140:2140) (2139:2139:2139))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2139:2139:2139))
        (PORT d[0] (2107:2107:2107) (1985:1985:1985))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2140:2140:2140))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a93.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2140:2140:2140))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a93.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2140:2140:2140))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1511w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1780:1780:1780) (1756:1756:1756))
        (PORT datab (2189:2189:2189) (2191:2191:2191))
        (PORT datac (2000:2000:2000) (2020:2020:2020))
        (PORT datad (1927:1927:1927) (1841:1841:1841))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2275w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1204:1204:1204) (1236:1236:1236))
        (PORT datab (1205:1205:1205) (1255:1255:1255))
        (PORT datac (1017:1017:1017) (1000:1000:1000))
        (PORT datad (1116:1116:1116) (1149:1149:1149))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a87.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4996:4996:4996) (4937:4937:4937))
        (PORT clk (2238:2238:2238) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a87.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3231:3231:3231) (3111:3111:3111))
        (PORT d[1] (2907:2907:2907) (2842:2842:2842))
        (PORT d[2] (2315:2315:2315) (2287:2287:2287))
        (PORT d[3] (3222:3222:3222) (3112:3112:3112))
        (PORT d[4] (3444:3444:3444) (3319:3319:3319))
        (PORT d[5] (3535:3535:3535) (3463:3463:3463))
        (PORT d[6] (4217:4217:4217) (4264:4264:4264))
        (PORT d[7] (3195:3195:3195) (3094:3094:3094))
        (PORT d[8] (1864:1864:1864) (1822:1822:1822))
        (PORT d[9] (3064:3064:3064) (3199:3199:3199))
        (PORT d[10] (3021:3021:3021) (3125:3125:3125))
        (PORT d[11] (3876:3876:3876) (3873:3873:3873))
        (PORT d[12] (3431:3431:3431) (3452:3452:3452))
        (PORT clk (2235:2235:2235) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a87.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1541:1541:1541) (1423:1423:1423))
        (PORT clk (2235:2235:2235) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2276:2276:2276))
        (PORT d[0] (2111:2111:2111) (2000:2000:2000))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a87.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2277:2277:2277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a87.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a87.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a87.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1479:1479:1479) (1470:1470:1470))
        (PORT d[1] (3992:3992:3992) (3936:3936:3936))
        (PORT d[2] (2877:2877:2877) (2907:2907:2907))
        (PORT d[3] (1474:1474:1474) (1479:1479:1479))
        (PORT d[4] (4983:4983:4983) (4904:4904:4904))
        (PORT d[5] (3608:3608:3608) (3679:3679:3679))
        (PORT d[6] (4111:4111:4111) (4118:4118:4118))
        (PORT d[7] (1468:1468:1468) (1465:1465:1465))
        (PORT d[8] (4236:4236:4236) (4288:4288:4288))
        (PORT d[9] (3729:3729:3729) (3707:3707:3707))
        (PORT d[10] (1779:1779:1779) (1771:1771:1771))
        (PORT d[11] (3418:3418:3418) (3419:3419:3419))
        (PORT d[12] (4652:4652:4652) (4603:4603:4603))
        (PORT clk (2196:2196:2196) (2195:2195:2195))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2195:2195:2195))
        (PORT d[0] (1141:1141:1141) (1036:1036:1036))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a87.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a87.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1711:1711:1711) (1675:1675:1675))
        (PORT datab (1745:1745:1745) (1595:1595:1595))
        (PORT datac (1652:1652:1652) (1640:1640:1640))
        (PORT datad (1001:1001:1001) (941:941:941))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (942:942:942) (893:893:893))
        (PORT datad (988:988:988) (978:978:978))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (914:914:914) (852:852:852))
        (PORT datab (1248:1248:1248) (1187:1187:1187))
        (PORT datac (188:188:188) (217:217:217))
        (PORT datad (1164:1164:1164) (1119:1119:1119))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1542w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (389:389:389))
        (PORT datab (498:498:498) (521:521:521))
        (PORT datac (941:941:941) (944:944:944))
        (PORT datad (263:263:263) (337:337:337))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1594w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1522:1522:1522) (1554:1554:1554))
        (PORT datab (1707:1707:1707) (1676:1676:1676))
        (PORT datac (1263:1263:1263) (1211:1211:1211))
        (PORT datad (1431:1431:1431) (1442:1442:1442))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2306w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (327:327:327) (419:419:419))
        (PORT datac (294:294:294) (384:384:384))
        (PORT datad (296:296:296) (376:376:376))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2359w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1820:1820:1820) (1838:1838:1838))
        (PORT datab (1412:1412:1412) (1362:1362:1362))
        (PORT datac (1469:1469:1469) (1486:1486:1486))
        (PORT datad (1446:1446:1446) (1442:1442:1442))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a108.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2845:2845:2845) (2717:2717:2717))
        (PORT clk (2234:2234:2234) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a108.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2397:2397:2397) (2381:2381:2381))
        (PORT d[1] (3930:3930:3930) (4037:4037:4037))
        (PORT d[2] (4289:4289:4289) (4355:4355:4355))
        (PORT d[3] (4393:4393:4393) (4359:4359:4359))
        (PORT d[4] (5369:5369:5369) (5366:5366:5366))
        (PORT d[5] (3956:3956:3956) (3959:3959:3959))
        (PORT d[6] (2871:2871:2871) (2894:2894:2894))
        (PORT d[7] (3172:3172:3172) (3107:3107:3107))
        (PORT d[8] (3983:3983:3983) (3970:3970:3970))
        (PORT d[9] (5127:5127:5127) (5277:5277:5277))
        (PORT d[10] (3853:3853:3853) (3812:3812:3812))
        (PORT d[11] (2488:2488:2488) (2517:2517:2517))
        (PORT d[12] (4776:4776:4776) (4940:4940:4940))
        (PORT clk (2231:2231:2231) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a108.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1807:1807:1807) (1656:1656:1656))
        (PORT clk (2231:2231:2231) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a108.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2270:2270:2270))
        (PORT d[0] (2331:2331:2331) (2184:2184:2184))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a108.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a108.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2271:2271:2271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a108.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a108.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a108.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2817:2817:2817) (2729:2729:2729))
        (PORT d[1] (4019:4019:4019) (3996:3996:3996))
        (PORT d[2] (2793:2793:2793) (2790:2790:2790))
        (PORT d[3] (4800:4800:4800) (4779:4779:4779))
        (PORT d[4] (2823:2823:2823) (2688:2688:2688))
        (PORT d[5] (3809:3809:3809) (3666:3666:3666))
        (PORT d[6] (3233:3233:3233) (3162:3162:3162))
        (PORT d[7] (2517:2517:2517) (2430:2430:2430))
        (PORT d[8] (4021:4021:4021) (3971:3971:3971))
        (PORT d[9] (3150:3150:3150) (3160:3160:3160))
        (PORT d[10] (3597:3597:3597) (3409:3409:3409))
        (PORT d[11] (2387:2387:2387) (2398:2398:2398))
        (PORT d[12] (3684:3684:3684) (3518:3518:3518))
        (PORT clk (2192:2192:2192) (2189:2189:2189))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a108.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2189:2189:2189))
        (PORT d[0] (1368:1368:1368) (1230:1230:1230))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a108.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a108.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a108.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|address_reg_b\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datac (736:736:736) (742:742:742))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|address_reg_b\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1932:1932:1932) (1954:1954:1954))
        (PORT d (80:80:80) (90:90:90))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1088:1088:1088) (1114:1114:1114))
        (PORT datac (988:988:988) (976:976:976))
        (PORT datad (1091:1091:1091) (1099:1099:1099))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1604w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1533:1533:1533) (1568:1568:1568))
        (PORT datab (1703:1703:1703) (1671:1671:1671))
        (PORT datac (1258:1258:1258) (1205:1205:1205))
        (PORT datad (1439:1439:1439) (1451:1451:1451))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2369w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1822:1822:1822) (1841:1841:1841))
        (PORT datab (1411:1411:1411) (1360:1360:1360))
        (PORT datac (1470:1470:1470) (1487:1487:1487))
        (PORT datad (1447:1447:1447) (1444:1444:1444))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a111.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2823:2823:2823) (2683:2683:2683))
        (PORT d[1] (2748:2748:2748) (2596:2596:2596))
        (PORT clk (2227:2227:2227) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a111.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2389:2389:2389) (2370:2370:2370))
        (PORT d[1] (4913:4913:4913) (4984:4984:4984))
        (PORT d[2] (4281:4281:4281) (4345:4345:4345))
        (PORT d[3] (4062:4062:4062) (4050:4050:4050))
        (PORT d[4] (5091:5091:5091) (5111:5111:5111))
        (PORT d[5] (3988:3988:3988) (3991:3991:3991))
        (PORT d[6] (2766:2766:2766) (2778:2778:2778))
        (PORT d[7] (4486:4486:4486) (4393:4393:4393))
        (PORT d[8] (3336:3336:3336) (3368:3368:3368))
        (PORT d[9] (5120:5120:5120) (5265:5265:5265))
        (PORT d[10] (3799:3799:3799) (3745:3745:3745))
        (PORT d[11] (3376:3376:3376) (3350:3350:3350))
        (PORT clk (2224:2224:2224) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a111.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2057:2057:2057) (1870:1870:1870))
        (PORT clk (2224:2224:2224) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a111.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2263:2263:2263))
        (PORT d[0] (2602:2602:2602) (2427:2427:2427))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a111.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a111.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2264:2264:2264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a111.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a111.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a111.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2863:2863:2863) (2782:2782:2782))
        (PORT d[1] (3985:3985:3985) (3961:3961:3961))
        (PORT d[2] (2462:2462:2462) (2484:2484:2484))
        (PORT d[3] (4456:4456:4456) (4459:4459:4459))
        (PORT d[4] (3752:3752:3752) (3581:3581:3581))
        (PORT d[5] (3801:3801:3801) (3657:3657:3657))
        (PORT d[6] (3337:3337:3337) (3308:3308:3308))
        (PORT d[7] (2917:2917:2917) (2820:2820:2820))
        (PORT d[8] (3988:3988:3988) (3938:3938:3938))
        (PORT d[9] (2807:2807:2807) (2832:2832:2832))
        (PORT d[10] (3936:3936:3936) (3732:3732:3732))
        (PORT d[11] (2747:2747:2747) (2733:2733:2733))
        (PORT clk (2185:2185:2185) (2182:2182:2182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a111.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2182:2182:2182))
        (PORT d[0] (2085:2085:2085) (1936:1936:1936))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a111.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a111.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a111.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1695:1695:1695) (1547:1547:1547))
        (PORT datab (245:245:245) (275:275:275))
        (PORT datac (1738:1738:1738) (1634:1634:1634))
        (PORT datad (1025:1025:1025) (1029:1029:1029))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1564w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1531:1531:1531) (1566:1566:1566))
        (PORT datab (1704:1704:1704) (1672:1672:1672))
        (PORT datac (1259:1259:1259) (1206:1206:1206))
        (PORT datad (1437:1437:1437) (1449:1449:1449))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2329w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1821:1821:1821) (1839:1839:1839))
        (PORT datab (1412:1412:1412) (1362:1362:1362))
        (PORT datac (1469:1469:1469) (1486:1486:1486))
        (PORT datad (1446:1446:1446) (1443:1443:1443))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a99.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2819:2819:2819) (2691:2691:2691))
        (PORT clk (2230:2230:2230) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a99.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2422:2422:2422) (2404:2404:2404))
        (PORT d[1] (4881:4881:4881) (4943:4943:4943))
        (PORT d[2] (4264:4264:4264) (4330:4330:4330))
        (PORT d[3] (3744:3744:3744) (3751:3751:3751))
        (PORT d[4] (5329:5329:5329) (5322:5322:5322))
        (PORT d[5] (3988:3988:3988) (3991:3991:3991))
        (PORT d[6] (2513:2513:2513) (2555:2555:2555))
        (PORT d[7] (4454:4454:4454) (4352:4352:4352))
        (PORT d[8] (3970:3970:3970) (3956:3956:3956))
        (PORT d[9] (5133:5133:5133) (5278:5278:5278))
        (PORT d[10] (3800:3800:3800) (3746:3746:3746))
        (PORT d[11] (2768:2768:2768) (2780:2780:2780))
        (PORT d[12] (4769:4769:4769) (4933:4933:4933))
        (PORT clk (2227:2227:2227) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a99.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1781:1781:1781) (1624:1624:1624))
        (PORT clk (2227:2227:2227) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a99.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2267:2267:2267))
        (PORT d[0] (2324:2324:2324) (2178:2178:2178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a99.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a99.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2268:2268:2268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a99.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a99.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a99.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2539:2539:2539) (2466:2466:2466))
        (PORT d[1] (3993:3993:3993) (3969:3969:3969))
        (PORT d[2] (2780:2780:2780) (2775:2775:2775))
        (PORT d[3] (4457:4457:4457) (4460:4460:4460))
        (PORT d[4] (3167:3167:3167) (3022:3022:3022))
        (PORT d[5] (2542:2542:2542) (2446:2446:2446))
        (PORT d[6] (2961:2961:2961) (2904:2904:2904))
        (PORT d[7] (3117:3117:3117) (3004:3004:3004))
        (PORT d[8] (4053:4053:4053) (4000:4000:4000))
        (PORT d[9] (2813:2813:2813) (2840:2840:2840))
        (PORT d[10] (3598:3598:3598) (3409:3409:3409))
        (PORT d[11] (2375:2375:2375) (2385:2385:2385))
        (PORT d[12] (3390:3390:3390) (3238:3238:3238))
        (PORT clk (2188:2188:2188) (2186:2186:2186))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a99.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2186:2186:2186))
        (PORT d[0] (1650:1650:1650) (1470:1470:1470))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a99.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a99.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a99.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1553w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1522:1522:1522) (1555:1555:1555))
        (PORT datab (1707:1707:1707) (1675:1675:1675))
        (PORT datac (1263:1263:1263) (1210:1210:1210))
        (PORT datad (1432:1432:1432) (1442:1442:1442))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2318w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1819:1819:1819) (1837:1837:1837))
        (PORT datab (1413:1413:1413) (1363:1363:1363))
        (PORT datac (1468:1468:1468) (1485:1485:1485))
        (PORT datad (1445:1445:1445) (1441:1441:1441))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a96.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2807:2807:2807) (2683:2683:2683))
        (PORT clk (2231:2231:2231) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a96.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2885:2885:2885) (2821:2821:2821))
        (PORT d[1] (4564:4564:4564) (4638:4638:4638))
        (PORT d[2] (4224:4224:4224) (4290:4290:4290))
        (PORT d[3] (3396:3396:3396) (3405:3405:3405))
        (PORT d[4] (4654:4654:4654) (4622:4622:4622))
        (PORT d[5] (3480:3480:3480) (3451:3451:3451))
        (PORT d[6] (2831:2831:2831) (2866:2866:2866))
        (PORT d[7] (3720:3720:3720) (3613:3613:3613))
        (PORT d[8] (5019:5019:5019) (5007:5007:5007))
        (PORT d[9] (5180:5180:5180) (5328:5328:5328))
        (PORT d[10] (3597:3597:3597) (3569:3569:3569))
        (PORT d[11] (3337:3337:3337) (3356:3356:3356))
        (PORT d[12] (5165:5165:5165) (5355:5355:5355))
        (PORT clk (2228:2228:2228) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a96.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1645:1645:1645) (1535:1535:1535))
        (PORT clk (2228:2228:2228) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a96.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2268:2268:2268))
        (PORT d[0] (2161:2161:2161) (2069:2069:2069))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a96.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a96.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2269:2269:2269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a96.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a96.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a96.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2061:2061:2061) (2038:2038:2038))
        (PORT d[1] (2350:2350:2350) (2345:2345:2345))
        (PORT d[2] (3410:3410:3410) (3397:3397:3397))
        (PORT d[3] (4032:4032:4032) (4004:4004:4004))
        (PORT d[4] (2671:2671:2671) (2600:2600:2600))
        (PORT d[5] (4342:4342:4342) (4395:4395:4395))
        (PORT d[6] (2372:2372:2372) (2323:2323:2323))
        (PORT d[7] (4346:4346:4346) (4136:4136:4136))
        (PORT d[8] (3139:3139:3139) (3157:3157:3157))
        (PORT d[9] (4371:4371:4371) (4354:4354:4354))
        (PORT d[10] (2376:2376:2376) (2334:2334:2334))
        (PORT d[11] (3180:3180:3180) (3194:3194:3194))
        (PORT d[12] (3737:3737:3737) (3583:3583:3583))
        (PORT clk (2189:2189:2189) (2187:2187:2187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a96.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2187:2187:2187))
        (PORT d[0] (1161:1161:1161) (1063:1063:1063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a96.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a96.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a96.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1574w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1514:1514:1514) (1546:1546:1546))
        (PORT datab (1709:1709:1709) (1678:1678:1678))
        (PORT datac (1266:1266:1266) (1214:1214:1214))
        (PORT datad (1427:1427:1427) (1437:1437:1437))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2339w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1813:1813:1813) (1830:1830:1830))
        (PORT datab (1416:1416:1416) (1367:1367:1367))
        (PORT datac (1465:1465:1465) (1481:1481:1481))
        (PORT datad (1441:1441:1441) (1438:1438:1438))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a102.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2799:2799:2799) (2670:2670:2670))
        (PORT clk (2223:2223:2223) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a102.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2375:2375:2375) (2355:2355:2355))
        (PORT d[1] (4938:4938:4938) (5008:5008:5008))
        (PORT d[2] (4267:4267:4267) (4331:4331:4331))
        (PORT d[3] (3762:3762:3762) (3768:3768:3768))
        (PORT d[4] (5053:5053:5053) (5063:5063:5063))
        (PORT d[5] (4186:4186:4186) (4158:4158:4158))
        (PORT d[6] (2566:2566:2566) (2608:2608:2608))
        (PORT d[7] (4460:4460:4460) (4369:4369:4369))
        (PORT d[8] (4424:4424:4424) (4467:4467:4467))
        (PORT d[9] (5152:5152:5152) (5295:5295:5295))
        (PORT d[10] (3563:3563:3563) (3538:3538:3538))
        (PORT d[11] (2816:2816:2816) (2829:2829:2829))
        (PORT d[12] (4764:4764:4764) (4923:4923:4923))
        (PORT clk (2220:2220:2220) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a102.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2803:2803:2803) (2645:2645:2645))
        (PORT clk (2220:2220:2220) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a102.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2259:2259:2259))
        (PORT d[0] (3346:3346:3346) (3199:3199:3199))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a102.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a102.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2260:2260:2260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a102.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a102.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a102.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2879:2879:2879) (2799:2799:2799))
        (PORT d[1] (2668:2668:2668) (2679:2679:2679))
        (PORT d[2] (2462:2462:2462) (2483:2483:2483))
        (PORT d[3] (4448:4448:4448) (4450:4450:4450))
        (PORT d[4] (3490:3490:3490) (3332:3332:3332))
        (PORT d[5] (2843:2843:2843) (2731:2731:2731))
        (PORT d[6] (3362:3362:3362) (3331:3331:3331))
        (PORT d[7] (2891:2891:2891) (2796:2796:2796))
        (PORT d[8] (3985:3985:3985) (3937:3937:3937))
        (PORT d[9] (3091:3091:3091) (3102:3102:3102))
        (PORT d[10] (3917:3917:3917) (3715:3715:3715))
        (PORT d[11] (2709:2709:2709) (2697:2697:2697))
        (PORT d[12] (3694:3694:3694) (3523:3523:3523))
        (PORT clk (2181:2181:2181) (2178:2178:2178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a102.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2178:2178:2178))
        (PORT d[0] (2153:2153:2153) (2054:2054:2054))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a102.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a102.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a102.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1958:1958:1958) (1863:1863:1863))
        (PORT datab (1846:1846:1846) (1723:1723:1723))
        (PORT datac (1009:1009:1009) (1012:1012:1012))
        (PORT datad (1021:1021:1021) (1007:1007:1007))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1584w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1533:1533:1533) (1568:1568:1568))
        (PORT datab (1704:1704:1704) (1672:1672:1672))
        (PORT datac (1259:1259:1259) (1205:1205:1205))
        (PORT datad (1439:1439:1439) (1450:1450:1450))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2349w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1813:1813:1813) (1829:1829:1829))
        (PORT datab (1418:1418:1418) (1369:1369:1369))
        (PORT datac (1465:1465:1465) (1481:1481:1481))
        (PORT datad (1440:1440:1440) (1438:1438:1438))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a105.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2826:2826:2826) (2704:2704:2704))
        (PORT clk (2239:2239:2239) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a105.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3232:3232:3232) (3158:3158:3158))
        (PORT d[1] (4561:4561:4561) (4637:4637:4637))
        (PORT d[2] (4231:4231:4231) (4298:4298:4298))
        (PORT d[3] (3418:3418:3418) (3430:3430:3430))
        (PORT d[4] (4931:4931:4931) (4890:4890:4890))
        (PORT d[5] (3513:3513:3513) (3478:3478:3478))
        (PORT d[6] (3149:3149:3149) (3166:3166:3166))
        (PORT d[7] (3641:3641:3641) (3533:3533:3533))
        (PORT d[8] (5336:5336:5336) (5316:5316:5316))
        (PORT d[9] (5163:5163:5163) (5313:5313:5313))
        (PORT d[10] (3858:3858:3858) (3821:3821:3821))
        (PORT d[11] (2536:2536:2536) (2567:2567:2567))
        (PORT d[12] (5173:5173:5173) (5364:5364:5364))
        (PORT clk (2236:2236:2236) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a105.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1314:1314:1314) (1215:1215:1215))
        (PORT clk (2236:2236:2236) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a105.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2276:2276:2276))
        (PORT d[0] (1857:1857:1857) (1769:1769:1769))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a105.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a105.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2277:2277:2277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a105.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a105.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a105.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2389:2389:2389) (2342:2342:2342))
        (PORT d[1] (3371:3371:3371) (3356:3356:3356))
        (PORT d[2] (3434:3434:3434) (3433:3433:3433))
        (PORT d[3] (4009:4009:4009) (3961:3961:3961))
        (PORT d[4] (2980:2980:2980) (2894:2894:2894))
        (PORT d[5] (4350:4350:4350) (4404:4404:4404))
        (PORT d[6] (2071:2071:2071) (2044:2044:2044))
        (PORT d[7] (4681:4681:4681) (4464:4464:4464))
        (PORT d[8] (3221:3221:3221) (3239:3239:3239))
        (PORT d[9] (4410:4410:4410) (4391:4391:4391))
        (PORT d[10] (2654:2654:2654) (2597:2597:2597))
        (PORT d[11] (2803:2803:2803) (2835:2835:2835))
        (PORT d[12] (3744:3744:3744) (3591:3591:3591))
        (PORT clk (2197:2197:2197) (2195:2195:2195))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a105.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2195:2195:2195))
        (PORT d[0] (588:588:588) (522:522:522))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a105.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a105.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a105.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1473:1473:1473) (1381:1381:1381))
        (PORT datab (217:217:217) (244:244:244))
        (PORT datac (1008:1008:1008) (1011:1011:1011))
        (PORT datad (1706:1706:1706) (1663:1663:1663))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1157w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (296:296:296) (389:389:389))
        (PORT datab (499:499:499) (522:522:522))
        (PORT datac (941:941:941) (944:944:944))
        (PORT datad (264:264:264) (338:338:338))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1191w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (542:542:542))
        (PORT datab (387:387:387) (509:509:509))
        (PORT datac (528:528:528) (581:581:581))
        (PORT datad (740:740:740) (723:723:723))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1972w\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (511:511:511))
        (PORT datab (326:326:326) (418:418:418))
        (PORT datac (293:293:293) (383:383:383))
        (PORT datad (296:296:296) (376:376:376))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1952w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (870:870:870) (896:896:896))
        (PORT datab (699:699:699) (681:681:681))
        (PORT datad (1022:1022:1022) (1004:1004:1004))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4295:4295:4295) (4257:4257:4257))
        (PORT clk (2230:2230:2230) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4273:4273:4273) (4063:4063:4063))
        (PORT d[1] (3406:3406:3406) (3390:3390:3390))
        (PORT d[2] (2777:2777:2777) (2789:2789:2789))
        (PORT d[3] (4409:4409:4409) (4164:4164:4164))
        (PORT d[4] (3216:3216:3216) (3150:3150:3150))
        (PORT d[5] (2764:2764:2764) (2655:2655:2655))
        (PORT d[6] (2704:2704:2704) (2681:2681:2681))
        (PORT d[7] (3992:3992:3992) (3904:3904:3904))
        (PORT d[8] (2902:2902:2902) (2882:2882:2882))
        (PORT d[9] (2558:2558:2558) (2622:2622:2622))
        (PORT d[10] (3421:3421:3421) (3522:3522:3522))
        (PORT d[11] (5173:5173:5173) (5050:5050:5050))
        (PORT d[12] (2961:2961:2961) (3075:3075:3075))
        (PORT clk (2227:2227:2227) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a3.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3184:3184:3184) (2929:2929:2929))
        (PORT clk (2227:2227:2227) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2268:2268:2268))
        (PORT d[0] (3699:3699:3699) (3459:3459:3459))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2269:2269:2269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a3.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6091:6091:6091) (6064:6064:6064))
        (PORT d[1] (2865:2865:2865) (2788:2788:2788))
        (PORT d[2] (3630:3630:3630) (3675:3675:3675))
        (PORT d[3] (2238:2238:2238) (2145:2145:2145))
        (PORT d[4] (5604:5604:5604) (5339:5339:5339))
        (PORT d[5] (3299:3299:3299) (3356:3356:3356))
        (PORT d[6] (4922:4922:4922) (4964:4964:4964))
        (PORT d[7] (4073:4073:4073) (4046:4046:4046))
        (PORT d[8] (4964:4964:4964) (5021:5021:5021))
        (PORT d[9] (4144:4144:4144) (4143:4143:4143))
        (PORT d[10] (2868:2868:2868) (2888:2888:2888))
        (PORT d[11] (3925:3925:3925) (4017:4017:4017))
        (PORT d[12] (5637:5637:5637) (5572:5572:5572))
        (PORT clk (2188:2188:2188) (2187:2187:2187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2187:2187:2187))
        (PORT d[0] (1533:1533:1533) (1372:1372:1372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1201w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (402:402:402) (539:539:539))
        (PORT datab (385:385:385) (507:507:507))
        (PORT datac (530:530:530) (583:583:583))
        (PORT datad (742:742:742) (725:725:725))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1982w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (461:461:461) (511:511:511))
        (PORT datab (326:326:326) (419:419:419))
        (PORT datac (293:293:293) (384:384:384))
        (PORT datad (296:296:296) (376:376:376))
        (IOPATH dataa combout (360:360:360) (392:392:392))
        (IOPATH datab combout (361:361:361) (394:394:394))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1962w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (868:868:868) (894:894:894))
        (PORT datac (881:881:881) (823:823:823))
        (PORT datad (1019:1019:1019) (1000:1000:1000))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4809:4809:4809) (4814:4814:4814))
        (PORT clk (2233:2233:2233) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4481:4481:4481) (4349:4349:4349))
        (PORT d[1] (3411:3411:3411) (3406:3406:3406))
        (PORT d[2] (3368:3368:3368) (3372:3372:3372))
        (PORT d[3] (4519:4519:4519) (4298:4298:4298))
        (PORT d[4] (4903:4903:4903) (4667:4667:4667))
        (PORT d[5] (4334:4334:4334) (4225:4225:4225))
        (PORT d[6] (3663:3663:3663) (3503:3503:3503))
        (PORT d[7] (4735:4735:4735) (4482:4482:4482))
        (PORT d[8] (3724:3724:3724) (3702:3702:3702))
        (PORT d[9] (3809:3809:3809) (3959:3959:3959))
        (PORT d[10] (3655:3655:3655) (3740:3740:3740))
        (PORT d[11] (4748:4748:4748) (4619:4619:4619))
        (PORT d[12] (3268:3268:3268) (3367:3367:3367))
        (PORT clk (2230:2230:2230) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a6.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2485:2485:2485) (2324:2324:2324))
        (PORT clk (2230:2230:2230) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2270:2270:2270))
        (PORT d[0] (3028:3028:3028) (2878:2878:2878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2271:2271:2271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a6.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4497:4497:4497) (4412:4412:4412))
        (PORT d[1] (3148:3148:3148) (3177:3177:3177))
        (PORT d[2] (2121:2121:2121) (2119:2119:2119))
        (PORT d[3] (4130:4130:4130) (4146:4146:4146))
        (PORT d[4] (6249:6249:6249) (6116:6116:6116))
        (PORT d[5] (2675:2675:2675) (2729:2729:2729))
        (PORT d[6] (3701:3701:3701) (3662:3662:3662))
        (PORT d[7] (4348:4348:4348) (4334:4334:4334))
        (PORT d[8] (4465:4465:4465) (4442:4442:4442))
        (PORT d[9] (2588:2588:2588) (2534:2534:2534))
        (PORT d[10] (2593:2593:2593) (2447:2447:2447))
        (PORT d[11] (1809:1809:1809) (1824:1824:1824))
        (PORT d[12] (5677:5677:5677) (5504:5504:5504))
        (PORT clk (2191:2191:2191) (2189:2189:2189))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2189:2189:2189))
        (PORT d[0] (2337:2337:2337) (2195:2195:2195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1174w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (411:411:411) (551:551:551))
        (PORT datab (392:392:392) (516:516:516))
        (PORT datac (526:526:526) (579:579:579))
        (PORT datad (737:737:737) (719:719:719))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1935w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (870:870:870) (895:895:895))
        (PORT datac (877:877:877) (819:819:819))
        (PORT datad (1021:1021:1021) (1003:1003:1003))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4335:4335:4335) (4301:4301:4301))
        (PORT clk (2216:2216:2216) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3913:3913:3913) (3712:3712:3712))
        (PORT d[1] (3385:3385:3385) (3366:3366:3366))
        (PORT d[2] (2713:2713:2713) (2713:2713:2713))
        (PORT d[3] (4087:4087:4087) (3845:3845:3845))
        (PORT d[4] (3147:3147:3147) (3061:3061:3061))
        (PORT d[5] (2705:2705:2705) (2596:2596:2596))
        (PORT d[6] (2402:2402:2402) (2388:2388:2388))
        (PORT d[7] (3658:3658:3658) (3583:3583:3583))
        (PORT d[8] (2922:2922:2922) (2903:2903:2903))
        (PORT d[9] (3327:3327:3327) (3412:3412:3412))
        (PORT d[10] (3085:3085:3085) (3199:3199:3199))
        (PORT d[11] (4860:4860:4860) (4749:4749:4749))
        (PORT d[12] (3002:3002:3002) (3108:3108:3108))
        (PORT clk (2213:2213:2213) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2027:2027:2027) (1952:1952:1952))
        (PORT clk (2213:2213:2213) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2255:2255:2255))
        (PORT d[0] (2571:2571:2571) (2506:2506:2506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2256:2256:2256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5745:5745:5745) (5730:5730:5730))
        (PORT d[1] (2932:2932:2932) (2861:2861:2861))
        (PORT d[2] (3248:3248:3248) (3296:3296:3296))
        (PORT d[3] (3430:3430:3430) (3422:3422:3422))
        (PORT d[4] (5963:5963:5963) (5769:5769:5769))
        (PORT d[5] (3269:3269:3269) (3322:3322:3322))
        (PORT d[6] (4898:4898:4898) (4937:4937:4937))
        (PORT d[7] (4014:4014:4014) (3982:3982:3982))
        (PORT d[8] (4625:4625:4625) (4696:4696:4696))
        (PORT d[9] (3810:3810:3810) (3820:3820:3820))
        (PORT d[10] (4063:4063:4063) (4029:4029:4029))
        (PORT d[11] (3691:3691:3691) (3795:3795:3795))
        (PORT d[12] (6244:6244:6244) (6165:6165:6165))
        (PORT clk (2174:2174:2174) (2174:2174:2174))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2174:2174:2174))
        (PORT d[0] (1908:1908:1908) (1740:1740:1740))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|_\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1844:1844:1844) (1733:1733:1733))
        (PORT datab (1734:1734:1734) (1691:1691:1691))
        (PORT datac (1002:1002:1002) (1004:1004:1004))
        (PORT datad (1018:1018:1018) (1004:1004:1004))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1211w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (531:531:531))
        (PORT datab (380:380:380) (501:501:501))
        (PORT datac (532:532:532) (585:585:585))
        (PORT datad (745:745:745) (728:728:728))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1972w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (868:868:868) (894:894:894))
        (PORT datab (702:702:702) (683:683:683))
        (PORT datad (1018:1018:1018) (1000:1000:1000))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4628:4628:4628) (4580:4580:4580))
        (PORT clk (2241:2241:2241) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4625:4625:4625) (4408:4408:4408))
        (PORT d[1] (3733:3733:3733) (3701:3701:3701))
        (PORT d[2] (3094:3094:3094) (3093:3093:3093))
        (PORT d[3] (4739:4739:4739) (4483:4483:4483))
        (PORT d[4] (3543:3543:3543) (3463:3463:3463))
        (PORT d[5] (3084:3084:3084) (2967:2967:2967))
        (PORT d[6] (3046:3046:3046) (3013:3013:3013))
        (PORT d[7] (2357:2357:2357) (2230:2230:2230))
        (PORT d[8] (2983:2983:2983) (2969:2969:2969))
        (PORT d[9] (2593:2593:2593) (2672:2672:2672))
        (PORT d[10] (4126:4126:4126) (4203:4203:4203))
        (PORT d[11] (5841:5841:5841) (5688:5688:5688))
        (PORT d[12] (3293:3293:3293) (3397:3397:3397))
        (PORT clk (2238:2238:2238) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a9.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2573:2573:2573) (2331:2331:2331))
        (PORT clk (2238:2238:2238) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2280:2280:2280))
        (PORT d[0] (3090:3090:3090) (2864:2864:2864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2281:2281:2281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a9.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5582:5582:5582) (5325:5325:5325))
        (PORT d[1] (3186:3186:3186) (3100:3100:3100))
        (PORT d[2] (3961:3961:3961) (3991:3991:3991))
        (PORT d[3] (2399:2399:2399) (2262:2262:2262))
        (PORT d[4] (5291:5291:5291) (5044:5044:5044))
        (PORT d[5] (3912:3912:3912) (3944:3944:3944))
        (PORT d[6] (5220:5220:5220) (5244:5244:5244))
        (PORT d[7] (4351:4351:4351) (4309:4309:4309))
        (PORT d[8] (4165:4165:4165) (4142:4142:4142))
        (PORT d[9] (4470:4470:4470) (4452:4452:4452))
        (PORT d[10] (2580:2580:2580) (2613:2613:2613))
        (PORT d[11] (3958:3958:3958) (4033:4033:4033))
        (PORT d[12] (5974:5974:5974) (5898:5898:5898))
        (PORT clk (2199:2199:2199) (2199:2199:2199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT d[0] (1261:1261:1261) (1102:1102:1102))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|_\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2037:2037:2037) (1868:1868:1868))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (1010:1010:1010) (1012:1012:1012))
        (PORT datad (1328:1328:1328) (1274:1274:1274))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (938:938:938) (932:932:932))
        (PORT datac (354:354:354) (339:339:339))
        (PORT datad (989:989:989) (979:979:979))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1193:1193:1193) (1158:1158:1158))
        (PORT datab (1249:1249:1249) (1188:1188:1188))
        (PORT datac (1215:1215:1215) (1142:1142:1142))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[0\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (797:797:797) (829:829:829))
        (PORT datac (746:746:746) (768:768:768))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1263w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (390:390:390))
        (PORT datab (497:497:497) (520:520:520))
        (PORT datac (941:941:941) (944:944:944))
        (PORT datad (261:261:261) (334:334:334))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1305w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (394:394:394) (530:530:530))
        (PORT datab (379:379:379) (500:500:500))
        (PORT datac (532:532:532) (585:585:585))
        (PORT datad (728:728:728) (706:706:706))
        (IOPATH dataa combout (334:334:334) (344:344:344))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2024w\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (327:327:327) (419:419:419))
        (PORT datac (294:294:294) (385:385:385))
        (PORT datad (297:297:297) (376:376:376))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2067w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (953:953:953) (918:918:918))
        (PORT datab (1193:1193:1193) (1241:1241:1241))
        (PORT datac (1158:1158:1158) (1184:1184:1184))
        (PORT datad (1107:1107:1107) (1138:1138:1138))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a33.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4416:4416:4416) (4394:4394:4394))
        (PORT clk (2250:2250:2250) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3588:3588:3588) (3475:3475:3475))
        (PORT d[1] (2494:2494:2494) (2396:2396:2396))
        (PORT d[2] (4128:4128:4128) (4108:4108:4108))
        (PORT d[3] (3817:3817:3817) (3675:3675:3675))
        (PORT d[4] (1928:1928:1928) (1878:1878:1878))
        (PORT d[5] (4108:4108:4108) (4003:4003:4003))
        (PORT d[6] (2261:2261:2261) (2192:2192:2192))
        (PORT d[7] (4608:4608:4608) (4402:4402:4402))
        (PORT d[8] (3280:3280:3280) (3234:3234:3234))
        (PORT d[9] (4814:4814:4814) (4925:4925:4925))
        (PORT d[10] (3878:3878:3878) (3942:3942:3942))
        (PORT d[11] (4015:4015:4015) (3985:3985:3985))
        (PORT d[12] (4208:4208:4208) (4263:4263:4263))
        (PORT clk (2247:2247:2247) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a33.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2272:2272:2272) (2113:2113:2113))
        (PORT clk (2247:2247:2247) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2288:2288:2288))
        (PORT d[0] (2815:2815:2815) (2667:2667:2667))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a33.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2289:2289:2289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a33.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a33.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4026:4026:4026) (3916:3916:3916))
        (PORT d[1] (1643:1643:1643) (1586:1586:1586))
        (PORT d[2] (2751:2751:2751) (2739:2739:2739))
        (PORT d[3] (5044:5044:5044) (5015:5015:5015))
        (PORT d[4] (5960:5960:5960) (5761:5761:5761))
        (PORT d[5] (4686:4686:4686) (4721:4721:4721))
        (PORT d[6] (5480:5480:5480) (5458:5458:5458))
        (PORT d[7] (3496:3496:3496) (3386:3386:3386))
        (PORT d[8] (4629:4629:4629) (4687:4687:4687))
        (PORT d[9] (3889:3889:3889) (3890:3890:3890))
        (PORT d[10] (1641:1641:1641) (1595:1595:1595))
        (PORT d[11] (3521:3521:3521) (3539:3539:3539))
        (PORT d[12] (5276:5276:5276) (5202:5202:5202))
        (PORT clk (2208:2208:2208) (2207:2207:2207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2207:2207:2207))
        (PORT d[0] (1646:1646:1646) (1565:1565:1565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1295w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (406:406:406) (544:544:544))
        (PORT datab (388:388:388) (511:511:511))
        (PORT datad (727:727:727) (704:704:704))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2057w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (950:950:950) (914:914:914))
        (PORT datab (1202:1202:1202) (1252:1252:1252))
        (PORT datac (1162:1162:1162) (1189:1189:1189))
        (PORT datad (1114:1114:1114) (1146:1146:1146))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a30.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4422:4422:4422) (4401:4401:4401))
        (PORT clk (2253:2253:2253) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3559:3559:3559) (3439:3439:3439))
        (PORT d[1] (2243:2243:2243) (2176:2176:2176))
        (PORT d[2] (4161:4161:4161) (4141:4141:4141))
        (PORT d[3] (3844:3844:3844) (3701:3701:3701))
        (PORT d[4] (1966:1966:1966) (1915:1915:1915))
        (PORT d[5] (4120:4120:4120) (4014:4014:4014))
        (PORT d[6] (2235:2235:2235) (2168:2168:2168))
        (PORT d[7] (4614:4614:4614) (4408:4408:4408))
        (PORT d[8] (3254:3254:3254) (3210:3210:3210))
        (PORT d[9] (4815:4815:4815) (4926:4926:4926))
        (PORT d[10] (3918:3918:3918) (3981:3981:3981))
        (PORT d[11] (4300:4300:4300) (4249:4249:4249))
        (PORT d[12] (4186:4186:4186) (4236:4236:4236))
        (PORT clk (2250:2250:2250) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a30.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2106:2106:2106) (1932:1932:1932))
        (PORT clk (2250:2250:2250) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2291:2291:2291))
        (PORT d[0] (2649:2649:2649) (2486:2486:2486))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a30.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2292:2292:2292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a30.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4012:4012:4012) (3901:3901:3901))
        (PORT d[1] (1629:1629:1629) (1573:1573:1573))
        (PORT d[2] (2427:2427:2427) (2435:2435:2435))
        (PORT d[3] (4768:4768:4768) (4754:4754:4754))
        (PORT d[4] (3777:3777:3777) (3642:3642:3642))
        (PORT d[5] (4658:4658:4658) (4697:4697:4697))
        (PORT d[6] (4211:4211:4211) (4109:4109:4109))
        (PORT d[7] (1849:1849:1849) (1761:1761:1761))
        (PORT d[8] (4592:4592:4592) (4642:4642:4642))
        (PORT d[9] (1847:1847:1847) (1763:1763:1763))
        (PORT d[10] (1337:1337:1337) (1294:1294:1294))
        (PORT d[11] (2064:2064:2064) (2067:2067:2067))
        (PORT d[12] (5252:5252:5252) (5176:5176:5176))
        (PORT clk (2211:2211:2211) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2210:2210:2210))
        (PORT d[0] (1820:1820:1820) (1745:1745:1745))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|_\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1423:1423:1423) (1287:1287:1287))
        (PORT datab (1424:1424:1424) (1301:1301:1301))
        (PORT datac (1295:1295:1295) (1266:1266:1266))
        (PORT datad (800:800:800) (837:837:837))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1274w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (398:398:398) (535:535:535))
        (PORT datab (572:572:572) (623:623:623))
        (PORT datad (728:728:728) (705:705:705))
        (IOPATH dataa combout (310:310:310) (329:329:329))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2036w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (951:951:951) (915:915:915))
        (PORT datab (1200:1200:1200) (1249:1249:1249))
        (PORT datac (1161:1161:1161) (1188:1188:1188))
        (PORT datad (1112:1112:1112) (1144:1144:1144))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4103:4103:4103) (4098:4098:4098))
        (PORT clk (2245:2245:2245) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3581:3581:3581) (3468:3468:3468))
        (PORT d[1] (2195:2195:2195) (2125:2125:2125))
        (PORT d[2] (3797:3797:3797) (3789:3789:3789))
        (PORT d[3] (3772:3772:3772) (3632:3632:3632))
        (PORT d[4] (3791:3791:3791) (3648:3648:3648))
        (PORT d[5] (3851:3851:3851) (3766:3766:3766))
        (PORT d[6] (1971:1971:1971) (1917:1917:1917))
        (PORT d[7] (4337:4337:4337) (4140:4140:4140))
        (PORT d[8] (2938:2938:2938) (2907:2907:2907))
        (PORT d[9] (4458:4458:4458) (4575:4575:4575))
        (PORT d[10] (3596:3596:3596) (3668:3668:3668))
        (PORT d[11] (4063:4063:4063) (4038:4038:4038))
        (PORT d[12] (4201:4201:4201) (4255:4255:4255))
        (PORT clk (2242:2242:2242) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a24.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1892:1892:1892) (1785:1785:1785))
        (PORT clk (2242:2242:2242) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2283:2283:2283))
        (PORT d[0] (2435:2435:2435) (2339:2339:2339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2284:2284:2284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a24.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3665:3665:3665) (3576:3576:3576))
        (PORT d[1] (1651:1651:1651) (1596:1596:1596))
        (PORT d[2] (2432:2432:2432) (2439:2439:2439))
        (PORT d[3] (4440:4440:4440) (4436:4436:4436))
        (PORT d[4] (5712:5712:5712) (5529:5529:5529))
        (PORT d[5] (4381:4381:4381) (4436:4436:4436))
        (PORT d[6] (5429:5429:5429) (5410:5410:5410))
        (PORT d[7] (3163:3163:3163) (3080:3080:3080))
        (PORT d[8] (4621:4621:4621) (4679:4679:4679))
        (PORT d[9] (3888:3888:3888) (3888:3888:3888))
        (PORT d[10] (1659:1659:1659) (1610:1610:1610))
        (PORT d[11] (3502:3502:3502) (3521:3521:3521))
        (PORT d[12] (4913:4913:4913) (4854:4854:4854))
        (PORT clk (2203:2203:2203) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2202:2202:2202))
        (PORT d[0] (1353:1353:1353) (1217:1217:1217))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1285w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (412:412:412) (551:551:551))
        (PORT datab (393:393:393) (516:516:516))
        (PORT datac (526:526:526) (578:578:578))
        (PORT datad (726:726:726) (703:703:703))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2047w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (954:954:954) (919:919:919))
        (PORT datab (1192:1192:1192) (1239:1239:1239))
        (PORT datac (1157:1157:1157) (1183:1183:1183))
        (PORT datad (1105:1105:1105) (1136:1136:1136))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a27.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4096:4096:4096) (4090:4090:4090))
        (PORT clk (2241:2241:2241) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3239:3239:3239) (3134:3134:3134))
        (PORT d[1] (1906:1906:1906) (1845:1845:1845))
        (PORT d[2] (2726:2726:2726) (2731:2731:2731))
        (PORT d[3] (3511:3511:3511) (3378:3378:3378))
        (PORT d[4] (3790:3790:3790) (3646:3646:3646))
        (PORT d[5] (3851:3851:3851) (3765:3765:3765))
        (PORT d[6] (1747:1747:1747) (1726:1726:1726))
        (PORT d[7] (4303:4303:4303) (4109:4109:4109))
        (PORT d[8] (2963:2963:2963) (2930:2930:2930))
        (PORT d[9] (4432:4432:4432) (4550:4550:4550))
        (PORT d[10] (3550:3550:3550) (3626:3626:3626))
        (PORT d[11] (3756:3756:3756) (3740:3740:3740))
        (PORT d[12] (3869:3869:3869) (3934:3934:3934))
        (PORT clk (2238:2238:2238) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a27.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2423:2423:2423) (2243:2243:2243))
        (PORT clk (2238:2238:2238) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2280:2280:2280))
        (PORT d[0] (2966:2966:2966) (2797:2797:2797))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a27.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2281:2281:2281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a27.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3351:3351:3351) (3271:3271:3271))
        (PORT d[1] (3761:3761:3761) (3732:3732:3732))
        (PORT d[2] (2084:2084:2084) (2103:2103:2103))
        (PORT d[3] (4454:4454:4454) (4449:4449:4449))
        (PORT d[4] (5371:5371:5371) (5197:5197:5197))
        (PORT d[5] (4348:4348:4348) (4404:4404:4404))
        (PORT d[6] (5159:5159:5159) (5155:5155:5155))
        (PORT d[7] (3475:3475:3475) (3373:3373:3373))
        (PORT d[8] (4293:4293:4293) (4360:4360:4360))
        (PORT d[9] (3540:3540:3540) (3549:3549:3549))
        (PORT d[10] (1635:1635:1635) (1587:1587:1587))
        (PORT d[11] (2934:2934:2934) (2997:2997:2997))
        (PORT d[12] (4902:4902:4902) (4837:4837:4837))
        (PORT clk (2199:2199:2199) (2199:2199:2199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2199:2199:2199))
        (PORT d[0] (1361:1361:1361) (1211:1211:1211))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|_\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1122:1122:1122) (1005:1005:1005))
        (PORT datab (1251:1251:1251) (1218:1218:1218))
        (PORT datac (1079:1079:1079) (1080:1080:1080))
        (PORT datad (1337:1337:1337) (1212:1212:1212))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1325w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (401:401:401) (539:539:539))
        (PORT datab (385:385:385) (507:507:507))
        (PORT datac (531:531:531) (584:584:584))
        (PORT datad (728:728:728) (705:705:705))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2087w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (950:950:950) (914:914:914))
        (PORT datab (1207:1207:1207) (1257:1257:1257))
        (PORT datac (1164:1164:1164) (1191:1191:1191))
        (PORT datad (1117:1117:1117) (1150:1150:1150))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a39.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5327:5327:5327) (5266:5266:5266))
        (PORT clk (2250:2250:2250) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3550:3550:3550) (3414:3414:3414))
        (PORT d[1] (2992:2992:2992) (2927:2927:2927))
        (PORT d[2] (2661:2661:2661) (2625:2625:2625))
        (PORT d[3] (3503:3503:3503) (3386:3386:3386))
        (PORT d[4] (3744:3744:3744) (3612:3612:3612))
        (PORT d[5] (3062:3062:3062) (3003:3003:3003))
        (PORT d[6] (4529:4529:4529) (4560:4560:4560))
        (PORT d[7] (3141:3141:3141) (3035:3035:3035))
        (PORT d[8] (2226:2226:2226) (2170:2170:2170))
        (PORT d[9] (3438:3438:3438) (3566:3566:3566))
        (PORT d[10] (3343:3343:3343) (3437:3437:3437))
        (PORT d[11] (4196:4196:4196) (4182:4182:4182))
        (PORT d[12] (3706:3706:3706) (3709:3709:3709))
        (PORT clk (2247:2247:2247) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a39.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1589:1589:1589) (1461:1461:1461))
        (PORT clk (2247:2247:2247) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2288:2288:2288))
        (PORT d[0] (2132:2132:2132) (2015:2015:2015))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a39.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2289:2289:2289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a39.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a39.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1516:1516:1516) (1512:1512:1512))
        (PORT d[1] (3951:3951:3951) (3898:3898:3898))
        (PORT d[2] (3193:3193:3193) (3207:3207:3207))
        (PORT d[3] (1849:1849:1849) (1859:1859:1859))
        (PORT d[4] (5302:5302:5302) (5205:5205:5205))
        (PORT d[5] (2501:2501:2501) (2502:2502:2502))
        (PORT d[6] (4462:4462:4462) (4470:4470:4470))
        (PORT d[7] (1546:1546:1546) (1545:1545:1545))
        (PORT d[8] (1175:1175:1175) (1181:1181:1181))
        (PORT d[9] (4038:4038:4038) (4003:4003:4003))
        (PORT d[10] (1430:1430:1430) (1424:1424:1424))
        (PORT d[11] (3783:3783:3783) (3767:3767:3767))
        (PORT d[12] (4972:4972:4972) (4905:4905:4905))
        (PORT clk (2208:2208:2208) (2207:2207:2207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2207:2207:2207))
        (PORT d[0] (835:835:835) (755:755:755))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1315w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (400:400:400) (537:537:537))
        (PORT datab (384:384:384) (505:505:505))
        (PORT datac (530:530:530) (583:583:583))
        (PORT datad (728:728:728) (705:705:705))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2077w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (952:952:952) (917:917:917))
        (PORT datab (1194:1194:1194) (1242:1242:1242))
        (PORT datac (1158:1158:1158) (1184:1184:1184))
        (PORT datad (1107:1107:1107) (1138:1138:1138))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a36.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4621:4621:4621) (4572:4572:4572))
        (PORT clk (2237:2237:2237) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4297:4297:4297) (4090:4090:4090))
        (PORT d[1] (3719:3719:3719) (3693:3693:3693))
        (PORT d[2] (2772:2772:2772) (2788:2788:2788))
        (PORT d[3] (4718:4718:4718) (4461:4461:4461))
        (PORT d[4] (3510:3510:3510) (3427:3427:3427))
        (PORT d[5] (2774:2774:2774) (2665:2665:2665))
        (PORT d[6] (2729:2729:2729) (2708:2708:2708))
        (PORT d[7] (2346:2346:2346) (2228:2228:2228))
        (PORT d[8] (3241:3241:3241) (3217:3217:3217))
        (PORT d[9] (2272:2272:2272) (2362:2362:2362))
        (PORT d[10] (4029:4029:4029) (4104:4104:4104))
        (PORT d[11] (5226:5226:5226) (5103:5103:5103))
        (PORT d[12] (3309:3309:3309) (3404:3404:3404))
        (PORT clk (2234:2234:2234) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a36.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2303:2303:2303) (2072:2072:2072))
        (PORT clk (2234:2234:2234) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2274:2274:2274))
        (PORT d[0] (2846:2846:2846) (2626:2626:2626))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a36.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2275:2275:2275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a36.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5896:5896:5896) (5629:5629:5629))
        (PORT d[1] (2848:2848:2848) (2774:2774:2774))
        (PORT d[2] (3568:3568:3568) (3608:3608:3608))
        (PORT d[3] (2221:2221:2221) (2129:2129:2129))
        (PORT d[4] (6895:6895:6895) (6645:6645:6645))
        (PORT d[5] (3632:3632:3632) (3678:3678:3678))
        (PORT d[6] (5287:5287:5287) (5316:5316:5316))
        (PORT d[7] (4719:4719:4719) (4670:4670:4670))
        (PORT d[8] (4943:4943:4943) (5000:5000:5000))
        (PORT d[9] (4127:4127:4127) (4128:4128:4128))
        (PORT d[10] (2600:2600:2600) (2634:2634:2634))
        (PORT d[11] (3685:3685:3685) (3803:3803:3803))
        (PORT d[12] (5304:5304:5304) (5256:5256:5256))
        (PORT clk (2195:2195:2195) (2193:2193:2193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2193:2193:2193))
        (PORT d[0] (2401:2401:2401) (2168:2168:2168))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|_\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1329:1329:1329) (1301:1301:1301))
        (PORT datab (1378:1378:1378) (1298:1298:1298))
        (PORT datac (1981:1981:1981) (1920:1920:1920))
        (PORT datad (799:799:799) (835:835:835))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1345w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (399:399:399) (536:536:536))
        (PORT datab (384:384:384) (505:505:505))
        (PORT datac (531:531:531) (585:585:585))
        (PORT datad (728:728:728) (705:705:705))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2107w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (949:949:949) (913:913:913))
        (PORT datab (1209:1209:1209) (1259:1259:1259))
        (PORT datac (1165:1165:1165) (1192:1192:1192))
        (PORT datad (1119:1119:1119) (1152:1152:1152))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a45.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5642:5642:5642) (5568:5568:5568))
        (PORT clk (2261:2261:2261) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3876:3876:3876) (3730:3730:3730))
        (PORT d[1] (3305:3305:3305) (3221:3221:3221))
        (PORT d[2] (2986:2986:2986) (2938:2938:2938))
        (PORT d[3] (3820:3820:3820) (3690:3690:3690))
        (PORT d[4] (4002:4002:4002) (3843:3843:3843))
        (PORT d[5] (1317:1317:1317) (1289:1289:1289))
        (PORT d[6] (4820:4820:4820) (4830:4830:4830))
        (PORT d[7] (1365:1365:1365) (1330:1330:1330))
        (PORT d[8] (2559:2559:2559) (2491:2491:2491))
        (PORT d[9] (3767:3767:3767) (3885:3885:3885))
        (PORT d[10] (3688:3688:3688) (3773:3773:3773))
        (PORT d[11] (4512:4512:4512) (4482:4482:4482))
        (PORT d[12] (4060:4060:4060) (4061:4061:4061))
        (PORT clk (2258:2258:2258) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a45.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1594:1594:1594) (1472:1472:1472))
        (PORT clk (2258:2258:2258) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2300:2300:2300))
        (PORT d[0] (2137:2137:2137) (2026:2026:2026))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a45.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2301:2301:2301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a45.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a45.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1406:1406:1406) (1380:1380:1380))
        (PORT d[1] (1126:1126:1126) (1116:1116:1116))
        (PORT d[2] (3488:3488:3488) (3485:3485:3485))
        (PORT d[3] (2170:2170:2170) (2162:2162:2162))
        (PORT d[4] (1435:1435:1435) (1416:1416:1416))
        (PORT d[5] (2114:2114:2114) (2099:2099:2099))
        (PORT d[6] (1109:1109:1109) (1110:1110:1110))
        (PORT d[7] (1131:1131:1131) (1140:1140:1140))
        (PORT d[8] (865:865:865) (884:884:884))
        (PORT d[9] (2220:2220:2220) (2129:2129:2129))
        (PORT d[10] (1491:1491:1491) (1484:1484:1484))
        (PORT d[11] (1472:1472:1472) (1466:1466:1466))
        (PORT d[12] (834:834:834) (851:851:851))
        (PORT clk (2219:2219:2219) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2219:2219:2219))
        (PORT d[0] (880:880:880) (795:795:795))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1335w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (546:546:546))
        (PORT datab (390:390:390) (512:512:512))
        (PORT datac (527:527:527) (580:580:580))
        (PORT datad (726:726:726) (703:703:703))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2097w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (949:949:949) (912:912:912))
        (PORT datab (1207:1207:1207) (1257:1257:1257))
        (PORT datac (1164:1164:1164) (1191:1191:1191))
        (PORT datad (1117:1117:1117) (1150:1150:1150))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a42.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3191:3191:3191) (3090:3090:3090))
        (PORT clk (2219:2219:2219) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3312:3312:3312) (3158:3158:3158))
        (PORT d[1] (3741:3741:3741) (3787:3787:3787))
        (PORT d[2] (3194:3194:3194) (3248:3248:3248))
        (PORT d[3] (3567:3567:3567) (3619:3619:3619))
        (PORT d[4] (4315:4315:4315) (4276:4276:4276))
        (PORT d[5] (4541:4541:4541) (4502:4502:4502))
        (PORT d[6] (2650:2650:2650) (2625:2625:2625))
        (PORT d[7] (3378:3378:3378) (3250:3250:3250))
        (PORT d[8] (3625:3625:3625) (3616:3616:3616))
        (PORT d[9] (3725:3725:3725) (3878:3878:3878))
        (PORT d[10] (4568:4568:4568) (4569:4569:4569))
        (PORT d[11] (4272:4272:4272) (4187:4187:4187))
        (PORT d[12] (3351:3351:3351) (3496:3496:3496))
        (PORT clk (2216:2216:2216) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a42.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2343:2343:2343) (2275:2275:2275))
        (PORT clk (2216:2216:2216) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2255:2255:2255))
        (PORT d[0] (2922:2922:2922) (2850:2850:2850))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a42.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2256:2256:2256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a42.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a42.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4167:4167:4167) (3933:3933:3933))
        (PORT d[1] (3293:3293:3293) (3231:3231:3231))
        (PORT d[2] (2535:2535:2535) (2578:2578:2578))
        (PORT d[3] (3008:3008:3008) (2994:2994:2994))
        (PORT d[4] (3682:3682:3682) (3495:3495:3495))
        (PORT d[5] (2949:2949:2949) (3020:3020:3020))
        (PORT d[6] (3634:3634:3634) (3458:3458:3458))
        (PORT d[7] (3764:3764:3764) (3746:3746:3746))
        (PORT d[8] (2503:2503:2503) (2512:2512:2512))
        (PORT d[9] (3432:3432:3432) (3460:3460:3460))
        (PORT d[10] (3681:3681:3681) (3519:3519:3519))
        (PORT d[11] (2899:2899:2899) (2960:2960:2960))
        (PORT d[12] (5581:5581:5581) (5513:5513:5513))
        (PORT clk (2177:2177:2177) (2174:2174:2174))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2174:2174:2174))
        (PORT d[0] (1691:1691:1691) (1655:1655:1655))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|_\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (821:821:821) (869:869:869))
        (PORT datab (1069:1069:1069) (1003:1003:1003))
        (PORT datac (1297:1297:1297) (1268:1268:1268))
        (PORT datad (1689:1689:1689) (1657:1657:1657))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[0\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (796:796:796) (827:827:827))
        (PORT datac (746:746:746) (769:769:769))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[0\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (797:797:797) (829:829:829))
        (PORT datac (959:959:959) (909:909:909))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1231w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (546:546:546))
        (PORT datab (390:390:390) (513:513:513))
        (PORT datac (529:529:529) (581:581:581))
        (PORT datad (740:740:740) (722:722:722))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1992w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (868:868:868) (894:894:894))
        (PORT datab (702:702:702) (684:684:684))
        (PORT datad (1017:1017:1017) (999:999:999))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a15.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5953:5953:5953) (5861:5861:5861))
        (PORT clk (2263:2263:2263) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3883:3883:3883) (3737:3737:3737))
        (PORT d[1] (1040:1040:1040) (1026:1026:1026))
        (PORT d[2] (2961:2961:2961) (2913:2913:2913))
        (PORT d[3] (3871:3871:3871) (3740:3740:3740))
        (PORT d[4] (4028:4028:4028) (3868:3868:3868))
        (PORT d[5] (3084:3084:3084) (3026:3026:3026))
        (PORT d[6] (2826:2826:2826) (2881:2881:2881))
        (PORT d[7] (1364:1364:1364) (1329:1329:1329))
        (PORT d[8] (2535:2535:2535) (2468:2468:2468))
        (PORT d[9] (3774:3774:3774) (3893:3893:3893))
        (PORT d[10] (3649:3649:3649) (3729:3729:3729))
        (PORT d[11] (4523:4523:4523) (4493:4493:4493))
        (PORT d[12] (4060:4060:4060) (4061:4061:4061))
        (PORT clk (2260:2260:2260) (2298:2298:2298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a15.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1355:1355:1355) (1252:1252:1252))
        (PORT clk (2260:2260:2260) (2298:2298:2298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2302:2302:2302))
        (PORT d[0] (1898:1898:1898) (1806:1806:1806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a15.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2303:2303:2303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a15.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (798:798:798) (817:817:817))
        (PORT d[1] (828:828:828) (821:821:821))
        (PORT d[2] (1410:1410:1410) (1380:1380:1380))
        (PORT d[3] (840:840:840) (855:855:855))
        (PORT d[4] (1404:1404:1404) (1384:1384:1384))
        (PORT d[5] (2098:2098:2098) (2082:2082:2082))
        (PORT d[6] (831:831:831) (847:847:847))
        (PORT d[7] (864:864:864) (880:880:880))
        (PORT d[8] (1106:1106:1106) (1111:1111:1111))
        (PORT d[9] (2259:2259:2259) (2165:2165:2165))
        (PORT d[10] (1420:1420:1420) (1416:1416:1416))
        (PORT d[11] (1446:1446:1446) (1441:1441:1441))
        (PORT d[12] (1619:1619:1619) (1566:1566:1566))
        (PORT clk (2221:2221:2221) (2221:2221:2221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2221:2221:2221))
        (PORT d[0] (594:594:594) (521:521:521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1251w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (800:800:800) (774:774:774))
        (PORT datab (381:381:381) (503:503:503))
        (PORT datad (255:255:255) (317:317:317))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2012w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (870:870:870) (896:896:896))
        (PORT datab (700:700:700) (681:681:681))
        (PORT datad (1021:1021:1021) (1003:1003:1003))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a21.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4281:4281:4281) (4244:4244:4244))
        (PORT clk (2221:2221:2221) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3946:3946:3946) (3745:3745:3745))
        (PORT d[1] (3399:3399:3399) (3389:3389:3389))
        (PORT d[2] (2444:2444:2444) (2469:2469:2469))
        (PORT d[3] (4388:4388:4388) (4141:4141:4141))
        (PORT d[4] (3171:3171:3171) (3097:3097:3097))
        (PORT d[5] (2376:2376:2376) (2282:2282:2282))
        (PORT d[6] (2404:2404:2404) (2389:2389:2389))
        (PORT d[7] (4277:4277:4277) (4178:4178:4178))
        (PORT d[8] (2922:2922:2922) (2903:2903:2903))
        (PORT d[9] (3302:3302:3302) (3389:3389:3389))
        (PORT d[10] (3430:3430:3430) (3530:3530:3530))
        (PORT d[11] (4899:4899:4899) (4788:4788:4788))
        (PORT d[12] (2635:2635:2635) (2760:2760:2760))
        (PORT clk (2218:2218:2218) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a21.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2715:2715:2715) (2674:2674:2674))
        (PORT clk (2218:2218:2218) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2259:2259:2259))
        (PORT d[0] (3258:3258:3258) (3228:3228:3228))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a21.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2260:2260:2260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a21.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6096:6096:6096) (6067:6067:6067))
        (PORT d[1] (2528:2528:2528) (2473:2473:2473))
        (PORT d[2] (3225:3225:3225) (3279:3279:3279))
        (PORT d[3] (3427:3427:3427) (3418:3418:3418))
        (PORT d[4] (6305:6305:6305) (6093:6093:6093))
        (PORT d[5] (3258:3258:3258) (3315:3315:3315))
        (PORT d[6] (4945:4945:4945) (4985:4985:4985))
        (PORT d[7] (4002:4002:4002) (3969:3969:3969))
        (PORT d[8] (4625:4625:4625) (4697:4697:4697))
        (PORT d[9] (4352:4352:4352) (4320:4320:4320))
        (PORT d[10] (4340:4340:4340) (4291:4291:4291))
        (PORT d[11] (3669:3669:3669) (3775:3775:3775))
        (PORT d[12] (4968:4968:4968) (4932:4932:4932))
        (PORT clk (2179:2179:2179) (2178:2178:2178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2178:2178:2178))
        (PORT d[0] (2054:2054:2054) (1926:1926:1926))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1221w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (408:408:408) (547:547:547))
        (PORT datab (390:390:390) (513:513:513))
        (PORT datac (526:526:526) (579:579:579))
        (PORT datad (738:738:738) (720:720:720))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode1982w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (868:868:868) (894:894:894))
        (PORT datac (880:880:880) (822:822:822))
        (PORT datad (1019:1019:1019) (1000:1000:1000))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2919:2919:2919) (2846:2846:2846))
        (PORT clk (2210:2210:2210) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2982:2982:2982) (2841:2841:2841))
        (PORT d[1] (3728:3728:3728) (3769:3769:3769))
        (PORT d[2] (3483:3483:3483) (3517:3517:3517))
        (PORT d[3] (3234:3234:3234) (3297:3297:3297))
        (PORT d[4] (4009:4009:4009) (3988:3988:3988))
        (PORT d[5] (4533:4533:4533) (4492:4492:4492))
        (PORT d[6] (2381:2381:2381) (2366:2366:2366))
        (PORT d[7] (3370:3370:3370) (3242:3242:3242))
        (PORT d[8] (3011:3011:3011) (3030:3030:3030))
        (PORT d[9] (4035:4035:4035) (4176:4176:4176))
        (PORT d[10] (4280:4280:4280) (4294:4294:4294))
        (PORT d[11] (4263:4263:4263) (4178:4178:4178))
        (PORT d[12] (3682:3682:3682) (3802:3802:3802))
        (PORT clk (2207:2207:2207) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a12.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3877:3877:3877) (3533:3533:3533))
        (PORT clk (2207:2207:2207) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2246:2246:2246))
        (PORT d[0] (4393:4393:4393) (4066:4066:4066))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3871:3871:3871) (3664:3664:3664))
        (PORT d[1] (3271:3271:3271) (3205:3205:3205))
        (PORT d[2] (2510:2510:2510) (2540:2540:2540))
        (PORT d[3] (3333:3333:3333) (3288:3288:3288))
        (PORT d[4] (3674:3674:3674) (3486:3486:3486))
        (PORT d[5] (2987:2987:2987) (3057:3057:3057))
        (PORT d[6] (4172:4172:4172) (3941:3941:3941))
        (PORT d[7] (4035:4035:4035) (4008:4008:4008))
        (PORT d[8] (2496:2496:2496) (2516:2516:2516))
        (PORT d[9] (3160:3160:3160) (3200:3200:3200))
        (PORT d[10] (3753:3753:3753) (3571:3571:3571))
        (PORT d[11] (2925:2925:2925) (2996:2996:2996))
        (PORT d[12] (5281:5281:5281) (5231:5231:5231))
        (PORT clk (2168:2168:2168) (2165:2165:2165))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2165:2165:2165))
        (PORT d[0] (2423:2423:2423) (2214:2214:2214))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|decode2\|w_anode1241w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (550:550:550))
        (PORT datab (392:392:392) (515:515:515))
        (PORT datac (527:527:527) (580:580:580))
        (PORT datad (738:738:738) (720:720:720))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|rden_decode_b\|w_anode2002w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (868:868:868) (893:893:893))
        (PORT datac (883:883:883) (825:825:825))
        (PORT datad (1017:1017:1017) (999:999:999))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5960:5960:5960) (5869:5869:5869))
        (PORT clk (2265:2265:2265) (2303:2303:2303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1310:1310:1310) (1268:1268:1268))
        (PORT d[1] (3185:3185:3185) (3242:3242:3242))
        (PORT d[2] (3322:3322:3322) (3247:3247:3247))
        (PORT d[3] (2569:2569:2569) (2509:2509:2509))
        (PORT d[4] (4438:4438:4438) (4286:4286:4286))
        (PORT d[5] (1297:1297:1297) (1269:1269:1269))
        (PORT d[6] (1338:1338:1338) (1302:1302:1302))
        (PORT d[7] (1311:1311:1311) (1274:1274:1274))
        (PORT d[8] (2882:2882:2882) (2807:2807:2807))
        (PORT d[9] (3758:3758:3758) (3875:3875:3875))
        (PORT d[10] (3970:3970:3970) (4036:4036:4036))
        (PORT d[11] (4620:4620:4620) (4598:4598:4598))
        (PORT d[12] (4101:4101:4101) (4102:4102:4102))
        (PORT clk (2262:2262:2262) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1321:1321:1321) (1218:1218:1218))
        (PORT clk (2262:2262:2262) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2303:2303:2303))
        (PORT d[0] (1864:1864:1864) (1772:1772:1772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2304:2304:2304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1133:1133:1133) (1125:1125:1125))
        (PORT d[1] (3032:3032:3032) (3007:3007:3007))
        (PORT d[2] (1098:1098:1098) (1089:1089:1089))
        (PORT d[3] (1113:1113:1113) (1105:1105:1105))
        (PORT d[4] (1095:1095:1095) (1096:1096:1096))
        (PORT d[5] (1784:1784:1784) (1777:1777:1777))
        (PORT d[6] (1788:1788:1788) (1772:1772:1772))
        (PORT d[7] (1162:1162:1162) (1169:1169:1169))
        (PORT d[8] (4223:4223:4223) (4216:4216:4216))
        (PORT d[9] (5399:5399:5399) (5345:5345:5345))
        (PORT d[10] (1443:1443:1443) (1443:1443:1443))
        (PORT d[11] (1423:1423:1423) (1415:1415:1415))
        (PORT d[12] (1107:1107:1107) (1111:1111:1111))
        (PORT clk (2223:2223:2223) (2222:2222:2222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2222:2222:2222))
        (PORT d[0] (1508:1508:1508) (1402:1402:1402))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|_\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (828:828:828) (877:877:877))
        (PORT datab (1265:1265:1265) (1236:1236:1236))
        (PORT datac (2223:2223:2223) (2142:2142:2142))
        (PORT datad (662:662:662) (611:611:611))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|_\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (829:829:829) (877:877:877))
        (PORT datab (986:986:986) (937:937:937))
        (PORT datac (2336:2336:2336) (2179:2179:2179))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[0\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (274:274:274))
        (PORT datab (743:743:743) (760:760:760))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[0\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (915:915:915) (845:845:845))
        (PORT datad (907:907:907) (895:895:895))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a100.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3350:3350:3350) (3167:3167:3167))
        (PORT clk (2205:2205:2205) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a100.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2386:2386:2386) (2368:2368:2368))
        (PORT d[1] (4587:4587:4587) (4664:4664:4664))
        (PORT d[2] (3941:3941:3941) (4015:4015:4015))
        (PORT d[3] (3734:3734:3734) (3737:3737:3737))
        (PORT d[4] (4510:4510:4510) (4559:4559:4559))
        (PORT d[5] (3999:3999:3999) (4005:4005:4005))
        (PORT d[6] (2510:2510:2510) (2542:2542:2542))
        (PORT d[7] (4110:4110:4110) (4025:4025:4025))
        (PORT d[8] (3834:3834:3834) (3902:3902:3902))
        (PORT d[9] (4860:4860:4860) (5020:5020:5020))
        (PORT d[10] (3280:3280:3280) (3279:3279:3279))
        (PORT d[11] (3108:3108:3108) (3107:3107:3107))
        (PORT d[12] (4083:4083:4083) (4270:4270:4270))
        (PORT clk (2202:2202:2202) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a100.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2084:2084:2084) (1909:1909:1909))
        (PORT clk (2202:2202:2202) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a100.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2243:2243:2243))
        (PORT d[0] (2627:2627:2627) (2463:2463:2463))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a100.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a100.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2244:2244:2244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a100.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a100.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a100.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3224:3224:3224) (3136:3136:3136))
        (PORT d[1] (3660:3660:3660) (3648:3648:3648))
        (PORT d[2] (2131:2131:2131) (2152:2152:2152))
        (PORT d[3] (4113:4113:4113) (4123:4123:4123))
        (PORT d[4] (3773:3773:3773) (3599:3599:3599))
        (PORT d[5] (3469:3469:3469) (3336:3336:3336))
        (PORT d[6] (3008:3008:3008) (2994:2994:2994))
        (PORT d[7] (3406:3406:3406) (3256:3256:3256))
        (PORT d[8] (3670:3670:3670) (3635:3635:3635))
        (PORT d[9] (2818:2818:2818) (2843:2843:2843))
        (PORT d[10] (4291:4291:4291) (4103:4103:4103))
        (PORT d[11] (2996:2996:2996) (2969:2969:2969))
        (PORT d[12] (3425:3425:3425) (3272:3272:3272))
        (PORT clk (2163:2163:2163) (2162:2162:2162))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a100.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2162:2162:2162))
        (PORT d[0] (1988:1988:1988) (1825:1825:1825))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a100.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a100.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a100.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2163:2163:2163))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a103.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4166:4166:4166) (3913:3913:3913))
        (PORT clk (2203:2203:2203) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a103.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2891:2891:2891) (2824:2824:2824))
        (PORT d[1] (3955:3955:3955) (4046:4046:4046))
        (PORT d[2] (3569:3569:3569) (3648:3648:3648))
        (PORT d[3] (2723:2723:2723) (2752:2752:2752))
        (PORT d[4] (4320:4320:4320) (4312:4312:4312))
        (PORT d[5] (3756:3756:3756) (3702:3702:3702))
        (PORT d[6] (2836:2836:2836) (2859:2859:2859))
        (PORT d[7] (3732:3732:3732) (3628:3628:3628))
        (PORT d[8] (3772:3772:3772) (3808:3808:3808))
        (PORT d[9] (4817:4817:4817) (4972:4972:4972))
        (PORT d[10] (3590:3590:3590) (3561:3561:3561))
        (PORT d[11] (3503:3503:3503) (3493:3493:3493))
        (PORT d[12] (5123:5123:5123) (5307:5307:5307))
        (PORT clk (2200:2200:2200) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a103.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2342:2342:2342) (2133:2133:2133))
        (PORT clk (2200:2200:2200) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a103.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2239:2239:2239))
        (PORT d[0] (2885:2885:2885) (2687:2687:2687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a103.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a103.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2240:2240:2240))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a103.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a103.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a103.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2719:2719:2719) (2659:2659:2659))
        (PORT d[1] (3011:3011:3011) (3006:3006:3006))
        (PORT d[2] (2801:2801:2801) (2817:2817:2817))
        (PORT d[3] (3949:3949:3949) (3908:3908:3908))
        (PORT d[4] (2977:2977:2977) (2892:2892:2892))
        (PORT d[5] (3956:3956:3956) (4019:4019:4019))
        (PORT d[6] (2688:2688:2688) (2617:2617:2617))
        (PORT d[7] (3973:3973:3973) (3768:3768:3768))
        (PORT d[8] (2812:2812:2812) (2833:2833:2833))
        (PORT d[9] (3726:3726:3726) (3731:3731:3731))
        (PORT d[10] (2654:2654:2654) (2598:2598:2598))
        (PORT d[11] (3513:3513:3513) (3553:3553:3553))
        (PORT d[12] (3145:3145:3145) (2997:2997:2997))
        (PORT clk (2161:2161:2161) (2158:2158:2158))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a103.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2158:2158:2158))
        (PORT d[0] (1187:1187:1187) (1094:1094:1094))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a103.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2159:2159:2159))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a103.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2159:2159:2159))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a103.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2159:2159:2159))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a97.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4489:4489:4489) (4233:4233:4233))
        (PORT clk (2249:2249:2249) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a97.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3545:3545:3545) (3458:3458:3458))
        (PORT d[1] (4932:4932:4932) (4997:4997:4997))
        (PORT d[2] (4553:4553:4553) (4610:4610:4610))
        (PORT d[3] (3709:3709:3709) (3706:3706:3706))
        (PORT d[4] (5275:5275:5275) (5225:5225:5225))
        (PORT d[5] (4352:4352:4352) (4279:4279:4279))
        (PORT d[6] (3476:3476:3476) (3476:3476:3476))
        (PORT d[7] (3698:3698:3698) (3596:3596:3596))
        (PORT d[8] (1629:1629:1629) (1596:1596:1596))
        (PORT d[9] (5411:5411:5411) (5544:5544:5544))
        (PORT d[10] (4428:4428:4428) (4343:4343:4343))
        (PORT d[11] (2868:2868:2868) (2875:2875:2875))
        (PORT d[12] (4093:4093:4093) (4250:4250:4250))
        (PORT clk (2246:2246:2246) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a97.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1297:1297:1297) (1185:1185:1185))
        (PORT clk (2246:2246:2246) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a97.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2286:2286:2286))
        (PORT d[0] (1840:1840:1840) (1739:1739:1739))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a97.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a97.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2287:2287:2287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a97.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a97.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a97.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1755:1755:1755) (1737:1737:1737))
        (PORT d[1] (2689:2689:2689) (2668:2668:2668))
        (PORT d[2] (3752:3752:3752) (3743:3743:3743))
        (PORT d[3] (4331:4331:4331) (4269:4269:4269))
        (PORT d[4] (3561:3561:3561) (3434:3434:3434))
        (PORT d[5] (1771:1771:1771) (1766:1766:1766))
        (PORT d[6] (2411:2411:2411) (2375:2375:2375))
        (PORT d[7] (5011:5011:5011) (4782:4782:4782))
        (PORT d[8] (3554:3554:3554) (3561:3561:3561))
        (PORT d[9] (5040:5040:5040) (4995:4995:4995))
        (PORT d[10] (2059:2059:2059) (2028:2028:2028))
        (PORT d[11] (3402:3402:3402) (3383:3383:3383))
        (PORT d[12] (4064:4064:4064) (3896:3896:3896))
        (PORT clk (2207:2207:2207) (2205:2205:2205))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a97.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2205:2205:2205))
        (PORT d[0] (297:297:297) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a97.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a97.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a97.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|_\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1856:1856:1856) (1766:1766:1766))
        (PORT datab (1140:1140:1140) (1140:1140:1140))
        (PORT datac (1289:1289:1289) (1231:1231:1231))
        (PORT datad (1028:1028:1028) (1033:1033:1033))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a106.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4154:4154:4154) (3905:3905:3905))
        (PORT clk (2247:2247:2247) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a106.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3574:3574:3574) (3474:3474:3474))
        (PORT d[1] (4899:4899:4899) (4964:4964:4964))
        (PORT d[2] (4552:4552:4552) (4610:4610:4610))
        (PORT d[3] (3734:3734:3734) (3729:3729:3729))
        (PORT d[4] (5274:5274:5274) (5224:5224:5224))
        (PORT d[5] (4346:4346:4346) (4272:4272:4272))
        (PORT d[6] (2757:2757:2757) (2784:2784:2784))
        (PORT d[7] (3715:3715:3715) (3611:3611:3611))
        (PORT d[8] (5383:5383:5383) (5364:5364:5364))
        (PORT d[9] (5405:5405:5405) (5540:5540:5540))
        (PORT d[10] (3907:3907:3907) (3870:3870:3870))
        (PORT d[11] (3933:3933:3933) (3931:3931:3931))
        (PORT d[12] (5509:5509:5509) (5691:5691:5691))
        (PORT clk (2244:2244:2244) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a106.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1019:1019:1019) (934:934:934))
        (PORT clk (2244:2244:2244) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a106.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2285:2285:2285))
        (PORT d[0] (1562:1562:1562) (1488:1488:1488))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a106.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a106.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a106.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a106.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a106.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1794:1794:1794) (1776:1776:1776))
        (PORT d[1] (2350:2350:2350) (2339:2339:2339))
        (PORT d[2] (3751:3751:3751) (3742:3742:3742))
        (PORT d[3] (4375:4375:4375) (4320:4320:4320))
        (PORT d[4] (3025:3025:3025) (2939:2939:2939))
        (PORT d[5] (4656:4656:4656) (4690:4690:4690))
        (PORT d[6] (2378:2378:2378) (2342:2342:2342))
        (PORT d[7] (4965:4965:4965) (4737:4737:4737))
        (PORT d[8] (3513:3513:3513) (3521:3521:3521))
        (PORT d[9] (4747:4747:4747) (4718:4718:4718))
        (PORT d[10] (2011:2011:2011) (1984:1984:1984))
        (PORT d[11] (3385:3385:3385) (3374:3374:3374))
        (PORT d[12] (4064:4064:4064) (3895:3895:3895))
        (PORT clk (2205:2205:2205) (2204:2204:2204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a106.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2204:2204:2204))
        (PORT d[0] (569:569:569) (503:503:503))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a106.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a106.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a106.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|_\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2090:2090:2090) (1955:1955:1955))
        (PORT datab (1078:1078:1078) (1072:1072:1072))
        (PORT datac (186:186:186) (213:213:213))
        (PORT datad (1308:1308:1308) (1241:1241:1241))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6407:6407:6407) (6037:6037:6037))
        (PORT clk (2211:2211:2211) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3921:3921:3921) (3719:3719:3719))
        (PORT d[1] (3076:3076:3076) (3071:3071:3071))
        (PORT d[2] (2448:2448:2448) (2469:2469:2469))
        (PORT d[3] (4393:4393:4393) (4126:4126:4126))
        (PORT d[4] (2881:2881:2881) (2823:2823:2823))
        (PORT d[5] (2435:2435:2435) (2343:2343:2343))
        (PORT d[6] (2354:2354:2354) (2338:2338:2338))
        (PORT d[7] (3900:3900:3900) (3795:3795:3795))
        (PORT d[8] (2546:2546:2546) (2499:2499:2499))
        (PORT d[9] (3319:3319:3319) (3405:3405:3405))
        (PORT d[10] (3084:3084:3084) (3199:3199:3199))
        (PORT d[11] (4847:4847:4847) (4736:4736:4736))
        (PORT d[12] (2941:2941:2941) (3037:3037:3037))
        (PORT clk (2208:2208:2208) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2857:2857:2857) (2610:2610:2610))
        (PORT clk (2208:2208:2208) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2248:2248:2248))
        (PORT d[0] (3124:3124:3124) (2913:2913:2913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2249:2249:2249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5385:5385:5385) (5371:5371:5371))
        (PORT d[1] (2959:2959:2959) (2886:2886:2886))
        (PORT d[2] (3268:3268:3268) (3318:3318:3318))
        (PORT d[3] (3404:3404:3404) (3397:3397:3397))
        (PORT d[4] (5998:5998:5998) (5807:5807:5807))
        (PORT d[5] (2941:2941:2941) (3004:3004:3004))
        (PORT d[6] (4586:4586:4586) (4638:4638:4638))
        (PORT d[7] (4000:4000:4000) (3964:3964:3964))
        (PORT d[8] (4642:4642:4642) (4711:4711:4711))
        (PORT d[9] (3812:3812:3812) (3815:3815:3815))
        (PORT d[10] (4095:4095:4095) (4059:4059:4059))
        (PORT d[11] (3651:3651:3651) (3761:3761:3761))
        (PORT d[12] (6211:6211:6211) (6134:6134:6134))
        (PORT clk (2169:2169:2169) (2167:2167:2167))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2167:2167:2167))
        (PORT d[0] (1831:1831:1831) (1650:1650:1650))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a7.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2421:2421:2421) (2271:2271:2271))
        (PORT clk (2232:2232:2232) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4473:4473:4473) (4340:4340:4340))
        (PORT d[1] (3098:3098:3098) (3105:3105:3105))
        (PORT d[2] (2763:2763:2763) (2798:2798:2798))
        (PORT d[3] (4507:4507:4507) (4278:4278:4278))
        (PORT d[4] (4921:4921:4921) (4684:4684:4684))
        (PORT d[5] (4333:4333:4333) (4224:4224:4224))
        (PORT d[6] (3662:3662:3662) (3502:3502:3502))
        (PORT d[7] (4506:4506:4506) (4266:4266:4266))
        (PORT d[8] (3385:3385:3385) (3380:3380:3380))
        (PORT d[9] (3775:3775:3775) (3927:3927:3927))
        (PORT d[10] (3347:3347:3347) (3440:3440:3440))
        (PORT d[11] (4736:4736:4736) (4605:4605:4605))
        (PORT d[12] (3298:3298:3298) (3393:3393:3393))
        (PORT clk (2229:2229:2229) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a7.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2434:2434:2434) (2283:2283:2283))
        (PORT clk (2229:2229:2229) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2268:2268:2268))
        (PORT d[0] (2958:2958:2958) (2799:2799:2799))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a7.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2269:2269:2269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a7.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3915:3915:3915) (3859:3859:3859))
        (PORT d[1] (3155:3155:3155) (3185:3185:3185))
        (PORT d[2] (2134:2134:2134) (2132:2132:2132))
        (PORT d[3] (5441:5441:5441) (5439:5439:5439))
        (PORT d[4] (5911:5911:5911) (5786:5786:5786))
        (PORT d[5] (2615:2615:2615) (2667:2667:2667))
        (PORT d[6] (3096:3096:3096) (3096:3096:3096))
        (PORT d[7] (4342:4342:4342) (4328:4328:4328))
        (PORT d[8] (4407:4407:4407) (4386:4386:4386))
        (PORT d[9] (2671:2671:2671) (2649:2649:2649))
        (PORT d[10] (2284:2284:2284) (2145:2145:2145))
        (PORT d[11] (1841:1841:1841) (1857:1857:1857))
        (PORT d[12] (5669:5669:5669) (5495:5495:5495))
        (PORT clk (2190:2190:2190) (2187:2187:2187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2187:2187:2187))
        (PORT d[0] (2102:2102:2102) (1984:1984:1984))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8105:8105:8105) (7706:7706:7706))
        (PORT clk (2242:2242:2242) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3208:3208:3208) (3088:3088:3088))
        (PORT d[1] (2936:2936:2936) (2872:2872:2872))
        (PORT d[2] (2291:2291:2291) (2263:2263:2263))
        (PORT d[3] (3229:3229:3229) (3126:3126:3126))
        (PORT d[4] (3444:3444:3444) (3330:3330:3330))
        (PORT d[5] (3536:3536:3536) (3464:3464:3464))
        (PORT d[6] (4176:4176:4176) (4217:4217:4217))
        (PORT d[7] (3170:3170:3170) (3071:3071:3071))
        (PORT d[8] (2187:2187:2187) (2138:2138:2138))
        (PORT d[9] (3099:3099:3099) (3234:3234:3234))
        (PORT d[10] (3378:3378:3378) (3473:3473:3473))
        (PORT d[11] (3883:3883:3883) (3881:3881:3881))
        (PORT d[12] (3465:3465:3465) (3486:3486:3486))
        (PORT clk (2239:2239:2239) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a1.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1671:1671:1671) (1566:1566:1566))
        (PORT clk (2239:2239:2239) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2281:2281:2281))
        (PORT d[0] (2214:2214:2214) (2120:2120:2120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2282:2282:2282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a1.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1453:1453:1453) (1445:1445:1445))
        (PORT d[1] (4015:4015:4015) (3971:3971:3971))
        (PORT d[2] (2878:2878:2878) (2908:2908:2908))
        (PORT d[3] (3810:3810:3810) (3795:3795:3795))
        (PORT d[4] (4958:4958:4958) (4879:4879:4879))
        (PORT d[5] (2449:2449:2449) (2417:2417:2417))
        (PORT d[6] (4441:4441:4441) (4442:4442:4442))
        (PORT d[7] (5383:5383:5383) (5347:5347:5347))
        (PORT d[8] (4249:4249:4249) (4299:4299:4299))
        (PORT d[9] (3705:3705:3705) (3685:3685:3685))
        (PORT d[10] (1505:1505:1505) (1503:1503:1503))
        (PORT d[11] (3744:3744:3744) (3729:3729:3729))
        (PORT d[12] (4653:4653:4653) (4604:4604:4604))
        (PORT clk (2200:2200:2200) (2200:2200:2200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (PORT d[0] (1218:1218:1218) (1117:1117:1117))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|_\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2021:2021:2021) (1949:1949:1949))
        (PORT datab (1138:1138:1138) (1138:1138:1138))
        (PORT datac (1579:1579:1579) (1495:1495:1495))
        (PORT datad (1027:1027:1027) (1031:1031:1031))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6070:6070:6070) (5669:5669:5669))
        (PORT clk (2240:2240:2240) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4298:4298:4298) (4090:4090:4090))
        (PORT d[1] (3745:3745:3745) (3718:3718:3718))
        (PORT d[2] (3065:3065:3065) (3061:3061:3061))
        (PORT d[3] (4984:4984:4984) (4699:4699:4699))
        (PORT d[4] (3505:3505:3505) (3424:3424:3424))
        (PORT d[5] (2433:2433:2433) (2330:2330:2330))
        (PORT d[6] (2786:2786:2786) (2765:2765:2765))
        (PORT d[7] (2346:2346:2346) (2227:2227:2227))
        (PORT d[8] (3264:3264:3264) (3239:3239:3239))
        (PORT d[9] (2552:2552:2552) (2630:2630:2630))
        (PORT d[10] (4074:4074:4074) (4159:4159:4159))
        (PORT d[11] (5375:5375:5375) (5218:5218:5218))
        (PORT d[12] (3311:3311:3311) (3413:3413:3413))
        (PORT clk (2237:2237:2237) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a10.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3090:3090:3090) (2789:2789:2789))
        (PORT clk (2237:2237:2237) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2278:2278:2278))
        (PORT d[0] (3633:3633:3633) (3343:3343:3343))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2279:2279:2279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a10.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5865:5865:5865) (5599:5599:5599))
        (PORT d[1] (3205:3205:3205) (3118:3118:3118))
        (PORT d[2] (3929:3929:3929) (3958:3958:3958))
        (PORT d[3] (1925:1925:1925) (1849:1849:1849))
        (PORT d[4] (6921:6921:6921) (6671:6671:6671))
        (PORT d[5] (3632:3632:3632) (3679:3679:3679))
        (PORT d[6] (5254:5254:5254) (5287:5287:5287))
        (PORT d[7] (4383:4383:4383) (4338:4338:4338))
        (PORT d[8] (5263:5263:5263) (5298:5298:5298))
        (PORT d[9] (5071:5071:5071) (5045:5045:5045))
        (PORT d[10] (4743:4743:4743) (4678:4678:4678))
        (PORT d[11] (3685:3685:3685) (3804:3804:3804))
        (PORT d[12] (5593:5593:5593) (5532:5532:5532))
        (PORT clk (2198:2198:2198) (2197:2197:2197))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2197:2197:2197))
        (PORT d[0] (1281:1281:1281) (1124:1124:1124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|_\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2879:2879:2879) (2770:2770:2770))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (2002:2002:2002) (1944:1944:1944))
        (PORT datad (1024:1024:1024) (1029:1029:1029))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[1\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1085:1085:1085) (1110:1110:1110))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (989:989:989) (977:977:977))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a109.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4497:4497:4497) (4243:4243:4243))
        (PORT clk (2250:2250:2250) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a109.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3546:3546:3546) (3459:3459:3459))
        (PORT d[1] (4958:4958:4958) (5024:5024:5024))
        (PORT d[2] (4544:4544:4544) (4604:4604:4604))
        (PORT d[3] (3708:3708:3708) (3703:3703:3703))
        (PORT d[4] (5622:5622:5622) (5561:5561:5561))
        (PORT d[5] (3461:3461:3461) (3431:3431:3431))
        (PORT d[6] (1706:1706:1706) (1668:1668:1668))
        (PORT d[7] (3667:3667:3667) (3565:3565:3565))
        (PORT d[8] (1629:1629:1629) (1595:1595:1595))
        (PORT d[9] (4452:4452:4452) (4629:4629:4629))
        (PORT d[10] (4297:4297:4297) (4257:4257:4257))
        (PORT d[11] (3974:3974:3974) (3967:3967:3967))
        (PORT d[12] (4293:4293:4293) (4433:4433:4433))
        (PORT clk (2247:2247:2247) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a109.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1301:1301:1301) (1197:1197:1197))
        (PORT clk (2247:2247:2247) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a109.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2288:2288:2288))
        (PORT d[0] (1844:1844:1844) (1751:1751:1751))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a109.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a109.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2289:2289:2289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a109.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a109.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a109.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1749:1749:1749) (1735:1735:1735))
        (PORT d[1] (2665:2665:2665) (2645:2645:2645))
        (PORT d[2] (4087:4087:4087) (4066:4066:4066))
        (PORT d[3] (4680:4680:4680) (4616:4616:4616))
        (PORT d[4] (3587:3587:3587) (3460:3460:3460))
        (PORT d[5] (1778:1778:1778) (1774:1774:1774))
        (PORT d[6] (2689:2689:2689) (2637:2637:2637))
        (PORT d[7] (5018:5018:5018) (4790:4790:4790))
        (PORT d[8] (3522:3522:3522) (3530:3530:3530))
        (PORT d[9] (5030:5030:5030) (4983:4983:4983))
        (PORT d[10] (1733:1733:1733) (1720:1720:1720))
        (PORT d[11] (3723:3723:3723) (3690:3690:3690))
        (PORT d[12] (4277:4277:4277) (4209:4209:4209))
        (PORT clk (2208:2208:2208) (2207:2207:2207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a109.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2207:2207:2207))
        (PORT d[0] (612:612:612) (546:546:546))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a109.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a109.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a109.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[1\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1979:1979:1979) (1833:1833:1833))
        (PORT datab (247:247:247) (277:277:277))
        (PORT datac (1007:1007:1007) (948:948:948))
        (PORT datad (1029:1029:1029) (1034:1034:1034))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[1\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (803:803:803) (834:834:834))
        (PORT datac (977:977:977) (973:973:973))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5175:5175:5175) (4907:4907:4907))
        (PORT clk (2264:2264:2264) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3859:3859:3859) (3713:3713:3713))
        (PORT d[1] (1014:1014:1014) (998:998:998))
        (PORT d[2] (1353:1353:1353) (1310:1310:1310))
        (PORT d[3] (2308:2308:2308) (2247:2247:2247))
        (PORT d[4] (4093:4093:4093) (3955:3955:3955))
        (PORT d[5] (1343:1343:1343) (1313:1313:1313))
        (PORT d[6] (1350:1350:1350) (1315:1315:1315))
        (PORT d[7] (1325:1325:1325) (1290:1290:1290))
        (PORT d[8] (2868:2868:2868) (2792:2792:2792))
        (PORT d[9] (3782:3782:3782) (3901:3901:3901))
        (PORT d[10] (4010:4010:4010) (4083:4083:4083))
        (PORT d[11] (4621:4621:4621) (4598:4598:4598))
        (PORT d[12] (4133:4133:4133) (4133:4133:4133))
        (PORT clk (2261:2261:2261) (2298:2298:2298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a16.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1358:1358:1358) (1262:1262:1262))
        (PORT clk (2261:2261:2261) (2298:2298:2298))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2302:2302:2302))
        (PORT d[0] (1876:1876:1876) (1790:1790:1790))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2303:2303:2303))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2303:2303:2303))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a16.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1111:1111:1111) (1117:1117:1117))
        (PORT d[1] (3058:3058:3058) (3033:3033:3033))
        (PORT d[2] (1408:1408:1408) (1367:1367:1367))
        (PORT d[3] (1123:1123:1123) (1112:1112:1112))
        (PORT d[4] (1124:1124:1124) (1118:1118:1118))
        (PORT d[5] (1810:1810:1810) (1802:1802:1802))
        (PORT d[6] (1372:1372:1372) (1328:1328:1328))
        (PORT d[7] (1657:1657:1657) (1611:1611:1611))
        (PORT d[8] (1151:1151:1151) (1152:1152:1152))
        (PORT d[9] (2272:2272:2272) (2178:2178:2178))
        (PORT d[10] (1146:1146:1146) (1157:1157:1157))
        (PORT d[11] (1105:1105:1105) (1103:1103:1103))
        (PORT d[12] (4278:4278:4278) (4208:4208:4208))
        (PORT clk (2222:2222:2222) (2221:2221:2221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2221:2221:2221))
        (PORT d[0] (861:861:861) (778:778:778))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a19.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4829:4829:4829) (4561:4561:4561))
        (PORT clk (2266:2266:2266) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1317:1317:1317) (1272:1272:1272))
        (PORT d[1] (3165:3165:3165) (3220:3220:3220))
        (PORT d[2] (3295:3295:3295) (3232:3232:3232))
        (PORT d[3] (2301:2301:2301) (2249:2249:2249))
        (PORT d[4] (4433:4433:4433) (4284:4284:4284))
        (PORT d[5] (1850:1850:1850) (1786:1786:1786))
        (PORT d[6] (1408:1408:1408) (1381:1381:1381))
        (PORT d[7] (4306:4306:4306) (4178:4178:4178))
        (PORT d[8] (3211:3211:3211) (3127:3127:3127))
        (PORT d[9] (4109:4109:4109) (4219:4219:4219))
        (PORT d[10] (4596:4596:4596) (4545:4545:4545))
        (PORT d[11] (4295:4295:4295) (4282:4282:4282))
        (PORT d[12] (4350:4350:4350) (4500:4500:4500))
        (PORT clk (2263:2263:2263) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a19.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1641:1641:1641) (1533:1533:1533))
        (PORT clk (2263:2263:2263) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2304:2304:2304))
        (PORT d[0] (2165:2165:2165) (2061:2061:2061))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a19.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2305:2305:2305))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a19.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1131:1131:1131) (1134:1134:1134))
        (PORT d[1] (2714:2714:2714) (2697:2697:2697))
        (PORT d[2] (4419:4419:4419) (4374:4374:4374))
        (PORT d[3] (1147:1147:1147) (1138:1138:1138))
        (PORT d[4] (1092:1092:1092) (1094:1094:1094))
        (PORT d[5] (1085:1085:1085) (1089:1089:1089))
        (PORT d[6] (1748:1748:1748) (1731:1731:1731))
        (PORT d[7] (1171:1171:1171) (1180:1180:1180))
        (PORT d[8] (4189:4189:4189) (4183:4183:4183))
        (PORT d[9] (5360:5360:5360) (5305:5305:5305))
        (PORT d[10] (2357:2357:2357) (2320:2320:2320))
        (PORT d[11] (4020:4020:4020) (3976:3976:3976))
        (PORT d[12] (4228:4228:4228) (4158:4158:4158))
        (PORT clk (2224:2224:2224) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2223:2223:2223))
        (PORT d[0] (1204:1204:1204) (1114:1114:1114))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a13.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5371:5371:5371) (4974:4974:4974))
        (PORT clk (2226:2226:2226) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3333:3333:3333) (3188:3188:3188))
        (PORT d[1] (3769:3769:3769) (3807:3807:3807))
        (PORT d[2] (3162:3162:3162) (3217:3217:3217))
        (PORT d[3] (3577:3577:3577) (3632:3632:3632))
        (PORT d[4] (4351:4351:4351) (4323:4323:4323))
        (PORT d[5] (4221:4221:4221) (4198:4198:4198))
        (PORT d[6] (2972:2972:2972) (2933:2933:2933))
        (PORT d[7] (2702:2702:2702) (2608:2608:2608))
        (PORT d[8] (3331:3331:3331) (3334:3334:3334))
        (PORT d[9] (3210:3210:3210) (3268:3268:3268))
        (PORT d[10] (4207:4207:4207) (4222:4222:4222))
        (PORT d[11] (4622:4622:4622) (4534:4534:4534))
        (PORT d[12] (4248:4248:4248) (4333:4333:4333))
        (PORT clk (2223:2223:2223) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a13.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3388:3388:3388) (3086:3086:3086))
        (PORT clk (2223:2223:2223) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2262:2262:2262))
        (PORT d[0] (3627:3627:3627) (3368:3368:3368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a13.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a13.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4214:4214:4214) (3992:3992:3992))
        (PORT d[1] (3336:3336:3336) (3275:3275:3275))
        (PORT d[2] (2868:2868:2868) (2887:2887:2887))
        (PORT d[3] (3029:3029:3029) (3017:3017:3017))
        (PORT d[4] (3992:3992:3992) (3791:3791:3791))
        (PORT d[5] (2930:2930:2930) (3002:3002:3002))
        (PORT d[6] (4244:4244:4244) (4022:4022:4022))
        (PORT d[7] (3735:3735:3735) (3724:3724:3724))
        (PORT d[8] (2802:2802:2802) (2809:2809:2809))
        (PORT d[9] (3811:3811:3811) (3828:3828:3828))
        (PORT d[10] (4007:4007:4007) (3831:3831:3831))
        (PORT d[11] (2938:2938:2938) (3014:3014:3014))
        (PORT d[12] (5613:5613:5613) (5546:5546:5546))
        (PORT clk (2184:2184:2184) (2181:2181:2181))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2181:2181:2181))
        (PORT d[0] (2119:2119:2119) (1927:1927:1927))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|_\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1527:1527:1527) (1465:1465:1465))
        (PORT datab (1028:1028:1028) (965:965:965))
        (PORT datac (1710:1710:1710) (1665:1665:1665))
        (PORT datad (1031:1031:1031) (1037:1037:1037))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a22.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6443:6443:6443) (6069:6069:6069))
        (PORT clk (2173:2173:2173) (2212:2212:2212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3269:3269:3269) (3086:3086:3086))
        (PORT d[1] (2717:2717:2717) (2706:2706:2706))
        (PORT d[2] (2456:2456:2456) (2473:2473:2473))
        (PORT d[3] (3203:3203:3203) (3023:3023:3023))
        (PORT d[4] (2890:2890:2890) (2829:2829:2829))
        (PORT d[5] (2725:2725:2725) (2608:2608:2608))
        (PORT d[6] (2670:2670:2670) (2628:2628:2628))
        (PORT d[7] (3001:3001:3001) (2945:2945:2945))
        (PORT d[8] (2258:2258:2258) (2234:2234:2234))
        (PORT d[9] (2701:2701:2701) (2803:2803:2803))
        (PORT d[10] (2760:2760:2760) (2877:2877:2877))
        (PORT d[11] (4206:4206:4206) (4118:4118:4118))
        (PORT d[12] (2607:2607:2607) (2718:2718:2718))
        (PORT clk (2170:2170:2170) (2208:2208:2208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a22.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2605:2605:2605) (2521:2521:2521))
        (PORT clk (2170:2170:2170) (2208:2208:2208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2212:2212:2212))
        (PORT d[0] (3177:3177:3177) (3099:3099:3099))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a22.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2213:2213:2213))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a22.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5076:5076:5076) (5081:5081:5081))
        (PORT d[1] (2540:2540:2540) (2488:2488:2488))
        (PORT d[2] (2980:2980:2980) (3048:3048:3048))
        (PORT d[3] (3091:3091:3091) (3096:3096:3096))
        (PORT d[4] (4859:4859:4859) (4751:4751:4751))
        (PORT d[5] (3249:3249:3249) (3295:3295:3295))
        (PORT d[6] (4283:4283:4283) (4342:4342:4342))
        (PORT d[7] (3777:3777:3777) (3761:3761:3761))
        (PORT d[8] (3933:3933:3933) (4021:4021:4021))
        (PORT d[9] (3155:3155:3155) (3182:3182:3182))
        (PORT d[10] (3094:3094:3094) (3107:3107:3107))
        (PORT d[11] (3664:3664:3664) (3774:3774:3774))
        (PORT d[12] (5309:5309:5309) (5286:5286:5286))
        (PORT clk (2131:2131:2131) (2131:2131:2131))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2131:2131:2131) (2131:2131:2131))
        (PORT d[0] (1786:1786:1786) (1687:1687:1687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2132:2132:2132))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2132:2132:2132))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2132:2132:2132) (2132:2132:2132))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|_\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1356:1356:1356) (1280:1280:1280))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (3174:3174:3174) (3048:3048:3048))
        (PORT datad (1027:1027:1027) (1031:1031:1031))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a34.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2715:2715:2715) (2539:2539:2539))
        (PORT clk (2228:2228:2228) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4458:4458:4458) (4326:4326:4326))
        (PORT d[1] (3095:3095:3095) (3093:3093:3093))
        (PORT d[2] (3364:3364:3364) (3336:3336:3336))
        (PORT d[3] (4507:4507:4507) (4277:4277:4277))
        (PORT d[4] (4834:4834:4834) (4591:4591:4591))
        (PORT d[5] (4326:4326:4326) (4217:4217:4217))
        (PORT d[6] (3686:3686:3686) (3524:3524:3524))
        (PORT d[7] (4459:4459:4459) (4220:4220:4220))
        (PORT d[8] (3384:3384:3384) (3379:3379:3379))
        (PORT d[9] (4042:4042:4042) (4163:4163:4163))
        (PORT d[10] (3346:3346:3346) (3439:3439:3439))
        (PORT d[11] (4408:4408:4408) (4294:4294:4294))
        (PORT d[12] (3974:3974:3974) (4033:4033:4033))
        (PORT clk (2225:2225:2225) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a34.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2643:2643:2643) (2510:2510:2510))
        (PORT clk (2225:2225:2225) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2265:2265:2265))
        (PORT d[0] (3186:3186:3186) (3064:3064:3064))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a34.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2266:2266:2266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a34.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3929:3929:3929) (3878:3878:3878))
        (PORT d[1] (3130:3130:3130) (3160:3160:3160))
        (PORT d[2] (2140:2140:2140) (2139:2139:2139))
        (PORT d[3] (5440:5440:5440) (5438:5438:5438))
        (PORT d[4] (5885:5885:5885) (5760:5760:5760))
        (PORT d[5] (2601:2601:2601) (2654:2654:2654))
        (PORT d[6] (3430:3430:3430) (3403:3403:3403))
        (PORT d[7] (3649:3649:3649) (3597:3597:3597))
        (PORT d[8] (4400:4400:4400) (4378:4378:4378))
        (PORT d[9] (2670:2670:2670) (2648:2648:2648))
        (PORT d[10] (2267:2267:2267) (2140:2140:2140))
        (PORT d[11] (3143:3143:3143) (3127:3127:3127))
        (PORT d[12] (5654:5654:5654) (5480:5480:5480))
        (PORT clk (2186:2186:2186) (2184:2184:2184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2184:2184:2184))
        (PORT d[0] (1780:1780:1780) (1712:1712:1712))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a31.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1831:1831:1831) (1704:1704:1704))
        (PORT clk (2239:2239:2239) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4808:4808:4808) (4663:4663:4663))
        (PORT d[1] (3398:3398:3398) (3387:3387:3387))
        (PORT d[2] (3390:3390:3390) (3397:3397:3397))
        (PORT d[3] (4831:4831:4831) (4594:4594:4594))
        (PORT d[4] (5233:5233:5233) (4978:4978:4978))
        (PORT d[5] (4622:4622:4622) (4494:4494:4494))
        (PORT d[6] (4577:4577:4577) (4366:4366:4366))
        (PORT d[7] (4499:4499:4499) (4410:4410:4410))
        (PORT d[8] (3712:3712:3712) (3692:3692:3692))
        (PORT d[9] (4368:4368:4368) (4486:4486:4486))
        (PORT d[10] (3710:3710:3710) (3796:3796:3796))
        (PORT d[11] (4704:4704:4704) (4578:4578:4578))
        (PORT d[12] (4631:4631:4631) (4672:4672:4672))
        (PORT clk (2236:2236:2236) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a31.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2558:2558:2558) (2323:2323:2323))
        (PORT clk (2236:2236:2236) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2276:2276:2276))
        (PORT d[0] (3101:3101:3101) (2877:2877:2877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a31.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2277:2277:2277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a31.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4554:4554:4554) (4447:4447:4447))
        (PORT d[1] (3125:3125:3125) (3152:3152:3152))
        (PORT d[2] (1805:1805:1805) (1819:1819:1819))
        (PORT d[3] (4134:4134:4134) (4150:4150:4150))
        (PORT d[4] (6551:6551:6551) (6401:6401:6401))
        (PORT d[5] (2619:2619:2619) (2673:2673:2673))
        (PORT d[6] (4035:4035:4035) (3986:3986:3986))
        (PORT d[7] (4579:4579:4579) (4495:4495:4495))
        (PORT d[8] (3390:3390:3390) (3360:3360:3360))
        (PORT d[9] (2600:2600:2600) (2543:2543:2543))
        (PORT d[10] (3633:3633:3633) (3454:3454:3454))
        (PORT d[11] (1790:1790:1790) (1797:1797:1797))
        (PORT d[12] (4701:4701:4701) (4507:4507:4507))
        (PORT clk (2197:2197:2197) (2195:2195:2195))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2195:2195:2195))
        (PORT d[0] (1858:1858:1858) (1761:1761:1761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|_\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2060:2060:2060) (1940:1940:1940))
        (PORT datab (539:539:539) (589:589:589))
        (PORT datac (2059:2059:2059) (1818:1818:1818))
        (PORT datad (289:289:289) (369:369:369))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a37.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6058:6058:6058) (5667:5667:5667))
        (PORT clk (2244:2244:2244) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4615:4615:4615) (4401:4401:4401))
        (PORT d[1] (3522:3522:3522) (3574:3574:3574))
        (PORT d[2] (2808:2808:2808) (2842:2842:2842))
        (PORT d[3] (5040:5040:5040) (4767:4767:4767))
        (PORT d[4] (3806:3806:3806) (3698:3698:3698))
        (PORT d[5] (3382:3382:3382) (3256:3256:3256))
        (PORT d[6] (3093:3093:3093) (3059:3059:3059))
        (PORT d[7] (2327:2327:2327) (2210:2210:2210))
        (PORT d[8] (2958:2958:2958) (2946:2946:2946))
        (PORT d[9] (2608:2608:2608) (2690:2690:2690))
        (PORT d[10] (4100:4100:4100) (4184:4184:4184))
        (PORT d[11] (5541:5541:5541) (5403:5403:5403))
        (PORT d[12] (3603:3603:3603) (3697:3697:3697))
        (PORT clk (2241:2241:2241) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a37.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2030:2030:2030) (1812:1812:1812))
        (PORT clk (2241:2241:2241) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2283:2283:2283))
        (PORT d[0] (2573:2573:2573) (2366:2366:2366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a37.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2284:2284:2284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a37.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a37.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5556:5556:5556) (5299:5299:5299))
        (PORT d[1] (3187:3187:3187) (3102:3102:3102))
        (PORT d[2] (3936:3936:3936) (3967:3967:3967))
        (PORT d[3] (1929:1929:1929) (1851:1851:1851))
        (PORT d[4] (5291:5291:5291) (5044:5044:5044))
        (PORT d[5] (3959:3959:3959) (3990:3990:3990))
        (PORT d[6] (5498:5498:5498) (5233:5233:5233))
        (PORT d[7] (3339:3339:3339) (3310:3310:3310))
        (PORT d[8] (4217:4217:4217) (4189:4189:4189))
        (PORT d[9] (4438:4438:4438) (4424:4424:4424))
        (PORT d[10] (2531:2531:2531) (2552:2552:2552))
        (PORT d[11] (3289:3289:3289) (3379:3379:3379))
        (PORT d[12] (5946:5946:5946) (5865:5865:5865))
        (PORT clk (2202:2202:2202) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2202:2202:2202))
        (PORT d[0] (1817:1817:1817) (1634:1634:1634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a40.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5781:5781:5781) (5483:5483:5483))
        (PORT clk (2247:2247:2247) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1913:1913:1913) (1839:1839:1839))
        (PORT d[1] (2919:2919:2919) (2857:2857:2857))
        (PORT d[2] (2664:2664:2664) (2615:2615:2615))
        (PORT d[3] (3521:3521:3521) (3404:3404:3404))
        (PORT d[4] (3451:3451:3451) (3338:3338:3338))
        (PORT d[5] (3494:3494:3494) (3410:3410:3410))
        (PORT d[6] (4193:4193:4193) (4242:4242:4242))
        (PORT d[7] (1740:1740:1740) (1702:1702:1702))
        (PORT d[8] (2187:2187:2187) (2139:2139:2139))
        (PORT d[9] (3100:3100:3100) (3235:3235:3235))
        (PORT d[10] (3379:3379:3379) (3474:3474:3474))
        (PORT d[11] (3916:3916:3916) (3914:3914:3914))
        (PORT d[12] (3441:3441:3441) (3463:3463:3463))
        (PORT clk (2244:2244:2244) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a40.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1629:1629:1629) (1512:1512:1512))
        (PORT clk (2244:2244:2244) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2285:2285:2285))
        (PORT d[0] (2145:2145:2145) (2043:2043:2043))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a40.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a40.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1497:1497:1497) (1494:1494:1494))
        (PORT d[1] (3990:3990:3990) (3947:3947:3947))
        (PORT d[2] (3162:3162:3162) (3177:3177:3177))
        (PORT d[3] (1488:1488:1488) (1505:1505:1505))
        (PORT d[4] (5289:5289:5289) (5192:5192:5192))
        (PORT d[5] (2495:2495:2495) (2498:2498:2498))
        (PORT d[6] (4432:4432:4432) (4435:4435:4435))
        (PORT d[7] (1526:1526:1526) (1527:1527:1527))
        (PORT d[8] (4287:4287:4287) (4335:4335:4335))
        (PORT d[9] (3991:3991:3991) (3955:3955:3955))
        (PORT d[10] (1534:1534:1534) (1527:1527:1527))
        (PORT d[11] (3750:3750:3750) (3736:3736:3736))
        (PORT d[12] (4932:4932:4932) (4868:4868:4868))
        (PORT clk (2205:2205:2205) (2204:2204:2204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2204:2204:2204))
        (PORT d[0] (557:557:557) (492:492:492))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|_\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1735:1735:1735) (1604:1604:1604))
        (PORT datab (1283:1283:1283) (1221:1221:1221))
        (PORT datad (502:502:502) (544:544:544))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a43.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6089:6089:6089) (5699:5699:5699))
        (PORT clk (2246:2246:2246) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4648:4648:4648) (4432:4432:4432))
        (PORT d[1] (3530:3530:3530) (3580:3580:3580))
        (PORT d[2] (3087:3087:3087) (3086:3086:3086))
        (PORT d[3] (5325:5325:5325) (5037:5037:5037))
        (PORT d[4] (3235:3235:3235) (3196:3196:3196))
        (PORT d[5] (3420:3420:3420) (3295:3295:3295))
        (PORT d[6] (3068:3068:3068) (3036:3036:3036))
        (PORT d[7] (2326:2326:2326) (2191:2191:2191))
        (PORT d[8] (2686:2686:2686) (2678:2678:2678))
        (PORT d[9] (2577:2577:2577) (2659:2659:2659))
        (PORT d[10] (4105:4105:4105) (4190:4190:4190))
        (PORT d[11] (5555:5555:5555) (5417:5417:5417))
        (PORT d[12] (3645:3645:3645) (3733:3733:3733))
        (PORT clk (2243:2243:2243) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a43.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2458:2458:2458) (2430:2430:2430))
        (PORT clk (2243:2243:2243) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2284:2284:2284))
        (PORT d[0] (2975:2975:2975) (2964:2964:2964))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a43.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2285:2285:2285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a43.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a43.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5548:5548:5548) (5292:5292:5292))
        (PORT d[1] (3400:3400:3400) (3345:3345:3345))
        (PORT d[2] (3878:3878:3878) (3901:3901:3901))
        (PORT d[3] (1611:1611:1611) (1545:1545:1545))
        (PORT d[4] (5283:5283:5283) (5035:5035:5035))
        (PORT d[5] (3965:3965:3965) (3997:3997:3997))
        (PORT d[6] (5509:5509:5509) (5244:5244:5244))
        (PORT d[7] (4357:4357:4357) (4321:4321:4321))
        (PORT d[8] (3862:3862:3862) (3847:3847:3847))
        (PORT d[9] (4799:4799:4799) (4784:4784:4784))
        (PORT d[10] (2548:2548:2548) (2582:2582:2582))
        (PORT d[11] (3952:3952:3952) (4027:4027:4027))
        (PORT d[12] (5642:5642:5642) (5582:5582:5582))
        (PORT clk (2204:2204:2204) (2203:2203:2203))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2203:2203:2203))
        (PORT d[0] (2022:2022:2022) (1995:1995:1995))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2204:2204:2204))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a46.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5491:5491:5491) (5209:5209:5209))
        (PORT clk (2258:2258:2258) (2297:2297:2297))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3838:3838:3838) (3691:3691:3691))
        (PORT d[1] (1316:1316:1316) (1285:1285:1285))
        (PORT d[2] (2988:2988:2988) (2927:2927:2927))
        (PORT d[3] (3838:3838:3838) (3708:3708:3708))
        (PORT d[4] (3994:3994:3994) (3835:3835:3835))
        (PORT d[5] (4101:4101:4101) (3999:3999:3999))
        (PORT d[6] (4495:4495:4495) (4532:4532:4532))
        (PORT d[7] (1436:1436:1436) (1414:1414:1414))
        (PORT d[8] (2519:2519:2519) (2450:2450:2450))
        (PORT d[9] (3429:3429:3429) (3556:3556:3556))
        (PORT d[10] (3687:3687:3687) (3772:3772:3772))
        (PORT d[11] (4251:4251:4251) (4238:4238:4238))
        (PORT d[12] (3778:3778:3778) (3791:3791:3791))
        (PORT clk (2255:2255:2255) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a46.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1333:1333:1333) (1227:1227:1227))
        (PORT clk (2255:2255:2255) (2293:2293:2293))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2297:2297:2297))
        (PORT d[0] (1876:1876:1876) (1781:1781:1781))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a46.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2298:2298:2298))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a46.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2298:2298:2298))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a46.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1142:1142:1142) (1148:1148:1148))
        (PORT d[1] (1151:1151:1151) (1132:1132:1132))
        (PORT d[2] (1416:1416:1416) (1387:1387:1387))
        (PORT d[3] (1848:1848:1848) (1861:1861:1861))
        (PORT d[4] (1742:1742:1742) (1706:1706:1706))
        (PORT d[5] (2180:2180:2180) (2164:2164:2164))
        (PORT d[6] (1122:1122:1122) (1124:1124:1124))
        (PORT d[7] (1148:1148:1148) (1157:1157:1157))
        (PORT d[8] (1126:1126:1126) (1133:1133:1133))
        (PORT d[9] (1918:1918:1918) (1842:1842:1842))
        (PORT d[10] (1472:1472:1472) (1467:1467:1467))
        (PORT d[11] (1798:1798:1798) (1779:1779:1779))
        (PORT d[12] (1602:1602:1602) (1547:1547:1547))
        (PORT clk (2216:2216:2216) (2216:2216:2216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2216:2216:2216))
        (PORT d[0] (905:905:905) (820:820:820))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|_\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2167:2167:2167) (2069:2069:2069))
        (PORT datab (544:544:544) (594:594:594))
        (PORT datac (1768:1768:1768) (1629:1629:1629))
        (PORT datad (977:977:977) (921:921:921))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[1\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (395:395:395) (395:395:395))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datad (670:670:670) (670:670:670))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a28.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7803:7803:7803) (7420:7420:7420))
        (PORT clk (2234:2234:2234) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3223:3223:3223) (3101:3101:3101))
        (PORT d[1] (2603:2603:2603) (2556:2556:2556))
        (PORT d[2] (2671:2671:2671) (2632:2632:2632))
        (PORT d[3] (3171:3171:3171) (3062:3062:3062))
        (PORT d[4] (3107:3107:3107) (3001:3001:3001))
        (PORT d[5] (3084:3084:3084) (2984:2984:2984))
        (PORT d[6] (4204:4204:4204) (4241:4241:4241))
        (PORT d[7] (2830:2830:2830) (2737:2737:2737))
        (PORT d[8] (2194:2194:2194) (2143:2143:2143))
        (PORT d[9] (3452:3452:3452) (3574:3574:3574))
        (PORT d[10] (3359:3359:3359) (3453:3453:3453))
        (PORT d[11] (3861:3861:3861) (3857:3857:3857))
        (PORT d[12] (3383:3383:3383) (3399:3399:3399))
        (PORT clk (2231:2231:2231) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a28.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1592:1592:1592) (1471:1471:1471))
        (PORT clk (2231:2231:2231) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2272:2272:2272))
        (PORT d[0] (2126:2126:2126) (2030:2030:2030))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a28.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2046:2046:2046) (1992:1992:1992))
        (PORT d[1] (3636:3636:3636) (3600:3600:3600))
        (PORT d[2] (2844:2844:2844) (2874:2874:2874))
        (PORT d[3] (3479:3479:3479) (3483:3483:3483))
        (PORT d[4] (4975:4975:4975) (4894:4894:4894))
        (PORT d[5] (3607:3607:3607) (3678:3678:3678))
        (PORT d[6] (3811:3811:3811) (3846:3846:3846))
        (PORT d[7] (5409:5409:5409) (5370:5370:5370))
        (PORT d[8] (3969:3969:3969) (4034:4034:4034))
        (PORT d[9] (3695:3695:3695) (3674:3674:3674))
        (PORT d[10] (4005:4005:4005) (4061:4061:4061))
        (PORT d[11] (3425:3425:3425) (3426:3426:3426))
        (PORT d[12] (4645:4645:4645) (4595:4595:4595))
        (PORT clk (2192:2192:2192) (2191:2191:2191))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2191:2191:2191))
        (PORT d[0] (846:846:846) (771:771:771))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a25.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2740:2740:2740) (2571:2571:2571))
        (PORT clk (2217:2217:2217) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4127:4127:4127) (4004:4004:4004))
        (PORT d[1] (3077:3077:3077) (3076:3076:3076))
        (PORT d[2] (3026:3026:3026) (3010:3010:3010))
        (PORT d[3] (4176:4176:4176) (3965:3965:3965))
        (PORT d[4] (4517:4517:4517) (4280:4280:4280))
        (PORT d[5] (3991:3991:3991) (3890:3890:3890))
        (PORT d[6] (3322:3322:3322) (3168:3168:3168))
        (PORT d[7] (4406:4406:4406) (4169:4169:4169))
        (PORT d[8] (3349:3349:3349) (3336:3336:3336))
        (PORT d[9] (3457:3457:3457) (3617:3617:3617))
        (PORT d[10] (3010:3010:3010) (3112:3112:3112))
        (PORT d[11] (4422:4422:4422) (4303:4303:4303))
        (PORT d[12] (3607:3607:3607) (3675:3675:3675))
        (PORT clk (2214:2214:2214) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a25.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1991:1991:1991) (1888:1888:1888))
        (PORT clk (2214:2214:2214) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2255:2255:2255))
        (PORT d[0] (2534:2534:2534) (2442:2442:2442))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a25.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2256:2256:2256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a25.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4258:4258:4258) (4052:4052:4052))
        (PORT d[1] (3768:3768:3768) (3790:3790:3790))
        (PORT d[2] (2720:2720:2720) (2708:2708:2708))
        (PORT d[3] (5102:5102:5102) (5108:5108:5108))
        (PORT d[4] (5546:5546:5546) (5431:5431:5431))
        (PORT d[5] (2945:2945:2945) (3012:3012:3012))
        (PORT d[6] (3762:3762:3762) (3754:3754:3754))
        (PORT d[7] (4032:4032:4032) (4035:4035:4035))
        (PORT d[8] (4077:4077:4077) (4062:4062:4062))
        (PORT d[9] (2391:2391:2391) (2389:2389:2389))
        (PORT d[10] (2595:2595:2595) (2442:2442:2442))
        (PORT d[11] (2161:2161:2161) (2180:2180:2180))
        (PORT d[12] (5656:5656:5656) (5484:5484:5484))
        (PORT clk (2175:2175:2175) (2174:2174:2174))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2174:2174:2174))
        (PORT d[0] (1773:1773:1773) (1672:1672:1672))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|_\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1405:1405:1405) (1397:1397:1397))
        (PORT datab (671:671:671) (638:638:638))
        (PORT datac (1329:1329:1329) (1312:1312:1312))
        (PORT datad (1309:1309:1309) (1263:1263:1263))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[1\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (716:716:716) (719:719:719))
        (PORT datad (1222:1222:1222) (1158:1158:1158))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[1\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (780:780:780) (749:749:749))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (699:699:699) (669:669:669))
        (PORT datad (767:767:767) (792:792:792))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a94.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7089:7089:7089) (6719:6719:6719))
        (PORT clk (2190:2190:2190) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a94.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2537:2537:2537) (2434:2434:2434))
        (PORT d[1] (2048:2048:2048) (2040:2040:2040))
        (PORT d[2] (2302:2302:2302) (2277:2277:2277))
        (PORT d[3] (2541:2541:2541) (2452:2452:2452))
        (PORT d[4] (3427:3427:3427) (3298:3298:3298))
        (PORT d[5] (2813:2813:2813) (2749:2749:2749))
        (PORT d[6] (3562:3562:3562) (3630:3630:3630))
        (PORT d[7] (2335:2335:2335) (2282:2282:2282))
        (PORT d[8] (2221:2221:2221) (2176:2176:2176))
        (PORT d[9] (3067:3067:3067) (3192:3192:3192))
        (PORT d[10] (2524:2524:2524) (2575:2575:2575))
        (PORT d[11] (3296:3296:3296) (3302:3302:3302))
        (PORT d[12] (2675:2675:2675) (2789:2789:2789))
        (PORT clk (2187:2187:2187) (2225:2225:2225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a94.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1553:1553:1553) (1429:1429:1429))
        (PORT clk (2187:2187:2187) (2225:2225:2225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2229:2229:2229))
        (PORT d[0] (2096:2096:2096) (1983:1983:1983))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a94.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2230:2230:2230))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a94.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a94.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a94.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4966:4966:4966) (4928:4928:4928))
        (PORT d[1] (3362:3362:3362) (3341:3341:3341))
        (PORT d[2] (3903:3903:3903) (3956:3956:3956))
        (PORT d[3] (3357:3357:3357) (3337:3337:3337))
        (PORT d[4] (4584:4584:4584) (4510:4510:4510))
        (PORT d[5] (4199:4199:4199) (4215:4215:4215))
        (PORT d[6] (4485:4485:4485) (4500:4500:4500))
        (PORT d[7] (4762:4762:4762) (4750:4750:4750))
        (PORT d[8] (3547:3547:3547) (3619:3619:3619))
        (PORT d[9] (2994:2994:2994) (2986:2986:2986))
        (PORT d[10] (3647:3647:3647) (3712:3712:3712))
        (PORT d[11] (2540:2540:2540) (2583:2583:2583))
        (PORT d[12] (4640:4640:4640) (4585:4585:4585))
        (PORT clk (2148:2148:2148) (2148:2148:2148))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2148:2148:2148))
        (PORT d[0] (1698:1698:1698) (1541:1541:1541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2149:2149:2149))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a94.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2149:2149:2149))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a94.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2149:2149:2149))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a88.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7776:7776:7776) (7386:7386:7386))
        (PORT clk (2228:2228:2228) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a88.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3182:3182:3182) (3060:3060:3060))
        (PORT d[1] (2332:2332:2332) (2303:2303:2303))
        (PORT d[2] (2665:2665:2665) (2627:2627:2627))
        (PORT d[3] (3479:3479:3479) (3348:3348:3348))
        (PORT d[4] (3100:3100:3100) (2993:2993:2993))
        (PORT d[5] (3191:3191:3191) (3125:3125:3125))
        (PORT d[6] (3874:3874:3874) (3932:3932:3932))
        (PORT d[7] (2829:2829:2829) (2736:2736:2736))
        (PORT d[8] (2196:2196:2196) (2144:2144:2144))
        (PORT d[9] (3026:3026:3026) (3161:3161:3161))
        (PORT d[10] (3039:3039:3039) (3146:3146:3146))
        (PORT d[11] (3581:3581:3581) (3589:3589:3589))
        (PORT d[12] (3081:3081:3081) (3104:3104:3104))
        (PORT clk (2225:2225:2225) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a88.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1528:1528:1528) (1410:1410:1410))
        (PORT clk (2225:2225:2225) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2265:2265:2265))
        (PORT d[0] (2071:2071:2071) (1964:1964:1964))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a88.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2266:2266:2266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a88.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a88.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2038:2038:2038) (1986:1986:1986))
        (PORT d[1] (3656:3656:3656) (3619:3619:3619))
        (PORT d[2] (4231:4231:4231) (4267:4267:4267))
        (PORT d[3] (3503:3503:3503) (3508:3508:3508))
        (PORT d[4] (4961:4961:4961) (4879:4879:4879))
        (PORT d[5] (3600:3600:3600) (3671:3671:3671))
        (PORT d[6] (4550:4550:4550) (4562:4562:4562))
        (PORT d[7] (5047:5047:5047) (5023:5023:5023))
        (PORT d[8] (3930:3930:3930) (3996:3996:3996))
        (PORT d[9] (3672:3672:3672) (3645:3645:3645))
        (PORT d[10] (4004:4004:4004) (4060:4060:4060))
        (PORT d[11] (3712:3712:3712) (3697:3697:3697))
        (PORT d[12] (4598:4598:4598) (4547:4547:4547))
        (PORT clk (2186:2186:2186) (2184:2184:2184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2184:2184:2184))
        (PORT d[0] (854:854:854) (773:773:773))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a88.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[1\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1711:1711:1711) (1675:1675:1675))
        (PORT datab (1276:1276:1276) (1214:1214:1214))
        (PORT datac (1650:1650:1650) (1637:1637:1637))
        (PORT datad (934:934:934) (862:862:862))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a91.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7521:7521:7521) (7147:7147:7147))
        (PORT clk (2214:2214:2214) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a91.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2886:2886:2886) (2770:2770:2770))
        (PORT d[1] (2028:2028:2028) (2018:2018:2018))
        (PORT d[2] (2653:2653:2653) (2615:2615:2615))
        (PORT d[3] (2846:2846:2846) (2751:2751:2751))
        (PORT d[4] (2783:2783:2783) (2684:2684:2684))
        (PORT d[5] (2812:2812:2812) (2746:2746:2746))
        (PORT d[6] (3873:3873:3873) (3926:3926:3926))
        (PORT d[7] (2804:2804:2804) (2707:2707:2707))
        (PORT d[8] (2455:2455:2455) (2385:2385:2385))
        (PORT d[9] (3425:3425:3425) (3539:3539:3539))
        (PORT d[10] (3062:3062:3062) (3159:3159:3159))
        (PORT d[11] (3540:3540:3540) (3548:3548:3548))
        (PORT d[12] (2560:2560:2560) (2662:2662:2662))
        (PORT clk (2211:2211:2211) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a91.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1280:1280:1280) (1165:1165:1165))
        (PORT clk (2211:2211:2211) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2253:2253:2253))
        (PORT d[0] (1823:1823:1823) (1719:1719:1719))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a91.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2254:2254:2254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a91.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a91.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a91.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2317:2317:2317) (2248:2248:2248))
        (PORT d[1] (3674:3674:3674) (3635:3635:3635))
        (PORT d[2] (4198:4198:4198) (4235:4235:4235))
        (PORT d[3] (3120:3120:3120) (3127:3127:3127))
        (PORT d[4] (4650:4650:4650) (4582:4582:4582))
        (PORT d[5] (3324:3324:3324) (3407:3407:3407))
        (PORT d[6] (4544:4544:4544) (4557:4557:4557))
        (PORT d[7] (5106:5106:5106) (5086:5086:5086))
        (PORT d[8] (3650:3650:3650) (3730:3730:3730))
        (PORT d[9] (3350:3350:3350) (3334:3334:3334))
        (PORT d[10] (3949:3949:3949) (4004:4004:4004))
        (PORT d[11] (3089:3089:3089) (3099:3099:3099))
        (PORT d[12] (4588:4588:4588) (4533:4533:4533))
        (PORT clk (2172:2172:2172) (2172:2172:2172))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2172:2172:2172))
        (PORT d[0] (1191:1191:1191) (1093:1093:1093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a91.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a91.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a85.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7170:7170:7170) (6811:6811:6811))
        (PORT clk (2200:2200:2200) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a85.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2868:2868:2868) (2760:2760:2760))
        (PORT d[1] (2462:2462:2462) (2476:2476:2476))
        (PORT d[2] (2385:2385:2385) (2400:2400:2400))
        (PORT d[3] (3119:3119:3119) (2988:2988:2988))
        (PORT d[4] (2828:2828:2828) (2715:2715:2715))
        (PORT d[5] (3212:3212:3212) (3140:3140:3140))
        (PORT d[6] (2756:2756:2756) (2707:2707:2707))
        (PORT d[7] (2834:2834:2834) (2726:2726:2726))
        (PORT d[8] (2874:2874:2874) (2824:2824:2824))
        (PORT d[9] (4418:4418:4418) (4523:4523:4523))
        (PORT d[10] (3288:3288:3288) (3366:3366:3366))
        (PORT d[11] (3431:3431:3431) (3423:3423:3423))
        (PORT d[12] (2878:2878:2878) (2971:2971:2971))
        (PORT clk (2197:2197:2197) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a85.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1813:1813:1813) (1675:1675:1675))
        (PORT clk (2197:2197:2197) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2237:2237:2237))
        (PORT d[0] (2356:2356:2356) (2230:2230:2230))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a85.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2238:2238:2238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a85.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a85.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a85.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3004:3004:3004) (2921:2921:2921))
        (PORT d[1] (3043:3043:3043) (3026:3026:3026))
        (PORT d[2] (2855:2855:2855) (2905:2905:2905))
        (PORT d[3] (3715:3715:3715) (3718:3718:3718))
        (PORT d[4] (4166:4166:4166) (4054:4054:4054))
        (PORT d[5] (3613:3613:3613) (3669:3669:3669))
        (PORT d[6] (3818:3818:3818) (3850:3850:3850))
        (PORT d[7] (3975:3975:3975) (3923:3923:3923))
        (PORT d[8] (3549:3549:3549) (3619:3619:3619))
        (PORT d[9] (2775:2775:2775) (2793:2793:2793))
        (PORT d[10] (3330:3330:3330) (3401:3401:3401))
        (PORT d[11] (2888:2888:2888) (2929:2929:2929))
        (PORT d[12] (5692:5692:5692) (5691:5691:5691))
        (PORT clk (2158:2158:2158) (2156:2156:2156))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2156:2156:2156))
        (PORT d[0] (1810:1810:1810) (1728:1728:1728))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a85.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a85.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[1\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1712:1712:1712) (1675:1675:1675))
        (PORT datab (1026:1026:1026) (959:959:959))
        (PORT datac (1655:1655:1655) (1644:1644:1644))
        (PORT datad (1674:1674:1674) (1527:1527:1527))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a82.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6472:6472:6472) (6093:6093:6093))
        (PORT clk (2191:2191:2191) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a82.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3563:3563:3563) (3372:3372:3372))
        (PORT d[1] (2796:2796:2796) (2795:2795:2795))
        (PORT d[2] (2424:2424:2424) (2441:2441:2441))
        (PORT d[3] (3801:3801:3801) (3574:3574:3574))
        (PORT d[4] (2883:2883:2883) (2820:2820:2820))
        (PORT d[5] (2374:2374:2374) (2275:2275:2275))
        (PORT d[6] (2606:2606:2606) (2557:2557:2557))
        (PORT d[7] (3383:3383:3383) (3319:3319:3319))
        (PORT d[8] (2251:2251:2251) (2217:2217:2217))
        (PORT d[9] (3262:3262:3262) (3344:3344:3344))
        (PORT d[10] (3051:3051:3051) (3161:3161:3161))
        (PORT d[11] (4562:4562:4562) (4463:4463:4463))
        (PORT d[12] (2590:2590:2590) (2701:2701:2701))
        (PORT clk (2188:2188:2188) (2225:2225:2225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a82.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2656:2656:2656) (2456:2456:2456))
        (PORT clk (2188:2188:2188) (2225:2225:2225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2229:2229:2229))
        (PORT d[0] (2931:2931:2931) (2758:2758:2758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a82.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2230:2230:2230))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a82.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a82.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a82.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5407:5407:5407) (5402:5402:5402))
        (PORT d[1] (2285:2285:2285) (2245:2245:2245))
        (PORT d[2] (2947:2947:2947) (3016:3016:3016))
        (PORT d[3] (3112:3112:3112) (3119:3119:3119))
        (PORT d[4] (5404:5404:5404) (5249:5249:5249))
        (PORT d[5] (3248:3248:3248) (3284:3284:3284))
        (PORT d[6] (4265:4265:4265) (4325:4325:4325))
        (PORT d[7] (4025:4025:4025) (3986:3986:3986))
        (PORT d[8] (4262:4262:4262) (4337:4337:4337))
        (PORT d[9] (3483:3483:3483) (3506:3506:3506))
        (PORT d[10] (3693:3693:3693) (3667:3667:3667))
        (PORT d[11] (3647:3647:3647) (3757:3757:3757))
        (PORT d[12] (5923:5923:5923) (5863:5863:5863))
        (PORT clk (2149:2149:2149) (2148:2148:2148))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2148:2148:2148))
        (PORT d[0] (1928:1928:1928) (1752:1752:1752))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2149:2149:2149))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a82.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2149:2149:2149))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a82.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2149:2149:2149))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a76.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1552:1552:1552) (1461:1461:1461))
        (PORT clk (2225:2225:2225) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a76.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2905:2905:2905) (2808:2808:2808))
        (PORT d[1] (2461:2461:2461) (2479:2479:2479))
        (PORT d[2] (2373:2373:2373) (2393:2393:2393))
        (PORT d[3] (3192:3192:3192) (3071:3071:3071))
        (PORT d[4] (3459:3459:3459) (3329:3329:3329))
        (PORT d[5] (3493:3493:3493) (3415:3415:3415))
        (PORT d[6] (2092:2092:2092) (2061:2061:2061))
        (PORT d[7] (3153:3153:3153) (3025:3025:3025))
        (PORT d[8] (3850:3850:3850) (3771:3771:3771))
        (PORT d[9] (4126:4126:4126) (4248:4248:4248))
        (PORT d[10] (3352:3352:3352) (3435:3435:3435))
        (PORT d[11] (3404:3404:3404) (3397:3397:3397))
        (PORT d[12] (3547:3547:3547) (3622:3622:3622))
        (PORT clk (2222:2222:2222) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a76.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1553:1553:1553) (1415:1415:1415))
        (PORT clk (2222:2222:2222) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2263:2263:2263))
        (PORT d[0] (2070:2070:2070) (1950:1950:1950))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a76.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2264:2264:2264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a76.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a76.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a76.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3000:3000:3000) (2924:2924:2924))
        (PORT d[1] (3415:3415:3415) (3393:3393:3393))
        (PORT d[2] (4112:4112:4112) (4106:4106:4106))
        (PORT d[3] (4137:4137:4137) (4141:4141:4141))
        (PORT d[4] (5049:5049:5049) (4888:4888:4888))
        (PORT d[5] (4014:4014:4014) (4080:4080:4080))
        (PORT d[6] (4821:4821:4821) (4827:4827:4827))
        (PORT d[7] (4619:4619:4619) (4552:4552:4552))
        (PORT d[8] (3942:3942:3942) (4012:4012:4012))
        (PORT d[9] (3195:3195:3195) (3211:3211:3211))
        (PORT d[10] (1975:1975:1975) (1921:1921:1921))
        (PORT d[11] (2914:2914:2914) (2960:2960:2960))
        (PORT d[12] (4608:4608:4608) (4556:4556:4556))
        (PORT clk (2183:2183:2183) (2182:2182:2182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2182:2182:2182))
        (PORT d[0] (1589:1589:1589) (1400:1400:1400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a76.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a76.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[1\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1712:1712:1712) (1675:1675:1675))
        (PORT datab (1688:1688:1688) (1633:1633:1633))
        (PORT datac (1654:1654:1654) (1642:1642:1642))
        (PORT datad (1158:1158:1158) (1058:1058:1058))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a79.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7557:7557:7557) (7213:7213:7213))
        (PORT clk (2183:2183:2183) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a79.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3449:3449:3449) (3342:3342:3342))
        (PORT d[1] (3309:3309:3309) (3131:3131:3131))
        (PORT d[2] (2684:2684:2684) (2682:2682:2682))
        (PORT d[3] (3540:3540:3540) (3339:3339:3339))
        (PORT d[4] (3339:3339:3339) (3161:3161:3161))
        (PORT d[5] (3479:3479:3479) (3420:3420:3420))
        (PORT d[6] (3102:3102:3102) (2971:2971:2971))
        (PORT d[7] (3275:3275:3275) (3090:3090:3090))
        (PORT d[8] (2963:2963:2963) (2956:2956:2956))
        (PORT d[9] (3453:3453:3453) (3605:3605:3605))
        (PORT d[10] (2935:2935:2935) (3024:3024:3024))
        (PORT d[11] (3784:3784:3784) (3696:3696:3696))
        (PORT d[12] (3208:3208:3208) (3294:3294:3294))
        (PORT clk (2180:2180:2180) (2215:2215:2215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a79.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2205:2205:2205) (2086:2086:2086))
        (PORT clk (2180:2180:2180) (2215:2215:2215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2219:2219:2219))
        (PORT d[0] (2722:2722:2722) (2617:2617:2617))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a79.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2220:2220:2220))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a79.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a79.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a79.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3667:3667:3667) (3488:3488:3488))
        (PORT d[1] (3466:3466:3466) (3500:3500:3500))
        (PORT d[2] (2140:2140:2140) (2166:2166:2166))
        (PORT d[3] (4182:4182:4182) (4230:4230:4230))
        (PORT d[4] (4889:4889:4889) (4798:4798:4798))
        (PORT d[5] (2991:2991:2991) (3058:3058:3058))
        (PORT d[6] (3797:3797:3797) (3787:3787:3787))
        (PORT d[7] (4053:4053:4053) (4053:4053:4053))
        (PORT d[8] (3407:3407:3407) (3418:3418:3418))
        (PORT d[9] (2622:2622:2622) (2591:2591:2591))
        (PORT d[10] (2951:2951:2951) (2790:2790:2790))
        (PORT d[11] (2461:2461:2461) (2463:2463:2463))
        (PORT d[12] (4728:4728:4728) (4592:4592:4592))
        (PORT clk (2141:2141:2141) (2138:2138:2138))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2138:2138:2138))
        (PORT d[0] (2039:2039:2039) (1913:1913:1913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2139:2139:2139))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a79.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2139:2139:2139))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a79.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2142:2142:2142) (2139:2139:2139))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a73.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7603:7603:7603) (7258:7258:7258))
        (PORT clk (2196:2196:2196) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a73.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3791:3791:3791) (3678:3678:3678))
        (PORT d[1] (2444:2444:2444) (2468:2468:2468))
        (PORT d[2] (2681:2681:2681) (2682:2682:2682))
        (PORT d[3] (3871:3871:3871) (3666:3666:3666))
        (PORT d[4] (3925:3925:3925) (3715:3715:3715))
        (PORT d[5] (3185:3185:3185) (3144:3144:3144))
        (PORT d[6] (3038:3038:3038) (2908:2908:2908))
        (PORT d[7] (3881:3881:3881) (3666:3666:3666))
        (PORT d[8] (2700:2700:2700) (2711:2711:2711))
        (PORT d[9] (3435:3435:3435) (3588:3588:3588))
        (PORT d[10] (2982:2982:2982) (3068:3068:3068))
        (PORT d[11] (3490:3490:3490) (3418:3418:3418))
        (PORT d[12] (3310:3310:3310) (3392:3392:3392))
        (PORT clk (2193:2193:2193) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a73.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3169:3169:3169) (2917:2917:2917))
        (PORT clk (2193:2193:2193) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2232:2232:2232))
        (PORT d[0] (3712:3712:3712) (3471:3471:3471))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a73.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2233:2233:2233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a73.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a73.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a73.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3952:3952:3952) (3763:3763:3763))
        (PORT d[1] (3471:3471:3471) (3501:3501:3501))
        (PORT d[2] (2168:2168:2168) (2191:2191:2191))
        (PORT d[3] (4176:4176:4176) (4214:4214:4214))
        (PORT d[4] (5227:5227:5227) (5119:5119:5119))
        (PORT d[5] (2972:2972:2972) (3041:3041:3041))
        (PORT d[6] (3494:3494:3494) (3502:3502:3502))
        (PORT d[7] (4047:4047:4047) (4046:4046:4046))
        (PORT d[8] (3750:3750:3750) (3749:3749:3749))
        (PORT d[9] (2916:2916:2916) (2867:2867:2867))
        (PORT d[10] (2908:2908:2908) (2739:2739:2739))
        (PORT d[11] (2519:2519:2519) (2535:2535:2535))
        (PORT d[12] (4999:4999:4999) (4849:4849:4849))
        (PORT clk (2154:2154:2154) (2151:2151:2151))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2154:2154:2154) (2151:2151:2151))
        (PORT d[0] (2276:2276:2276) (2126:2126:2126))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2152:2152:2152))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a73.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2152:2152:2152))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a73.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2152:2152:2152))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[1\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1712:1712:1712) (1675:1675:1675))
        (PORT datab (1693:1693:1693) (1648:1648:1648))
        (PORT datac (1654:1654:1654) (1643:1643:1643))
        (PORT datad (1350:1350:1350) (1317:1317:1317))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[1\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (1680:1680:1680) (1637:1637:1637))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[1\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (1679:1679:1679) (1635:1635:1635))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a55.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2806:2806:2806) (2642:2642:2642))
        (PORT clk (2222:2222:2222) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3051:3051:3051) (3040:3040:3040))
        (PORT d[1] (4349:4349:4349) (4475:4475:4475))
        (PORT d[2] (3147:3147:3147) (3173:3173:3173))
        (PORT d[3] (2406:2406:2406) (2391:2391:2391))
        (PORT d[4] (4851:4851:4851) (4887:4887:4887))
        (PORT d[5] (4973:4973:4973) (4955:4955:4955))
        (PORT d[6] (3258:3258:3258) (3304:3304:3304))
        (PORT d[7] (3821:3821:3821) (3756:3756:3756))
        (PORT d[8] (3397:3397:3397) (3441:3441:3441))
        (PORT d[9] (4538:4538:4538) (4747:4747:4747))
        (PORT d[10] (5038:5038:5038) (5090:5090:5090))
        (PORT d[11] (3541:3541:3541) (3466:3466:3466))
        (PORT d[12] (3338:3338:3338) (3470:3470:3470))
        (PORT clk (2219:2219:2219) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a55.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3737:3737:3737) (3569:3569:3569))
        (PORT clk (2219:2219:2219) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2258:2258:2258))
        (PORT d[0] (4280:4280:4280) (4123:4123:4123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a55.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2259:2259:2259))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a55.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a55.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3906:3906:3906) (3821:3821:3821))
        (PORT d[1] (3091:3091:3091) (3113:3113:3113))
        (PORT d[2] (2469:2469:2469) (2470:2470:2470))
        (PORT d[3] (4155:4155:4155) (4172:4172:4172))
        (PORT d[4] (3487:3487:3487) (3357:3357:3357))
        (PORT d[5] (3349:3349:3349) (3396:3396:3396))
        (PORT d[6] (2691:2691:2691) (2664:2664:2664))
        (PORT d[7] (3768:3768:3768) (3756:3756:3756))
        (PORT d[8] (2769:2769:2769) (2772:2772:2772))
        (PORT d[9] (2700:2700:2700) (2677:2677:2677))
        (PORT d[10] (3277:3277:3277) (3098:3098:3098))
        (PORT d[11] (2235:2235:2235) (2268:2268:2268))
        (PORT d[12] (4023:4023:4023) (3857:3857:3857))
        (PORT clk (2180:2180:2180) (2177:2177:2177))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2177:2177:2177))
        (PORT d[0] (2365:2365:2365) (2220:2220:2220))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a49.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3847:3847:3847) (3609:3609:3609))
        (PORT clk (2194:2194:2194) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2878:2878:2878) (2813:2813:2813))
        (PORT d[1] (4206:4206:4206) (4282:4282:4282))
        (PORT d[2] (3820:3820:3820) (3872:3872:3872))
        (PORT d[3] (3128:3128:3128) (3153:3153:3153))
        (PORT d[4] (4669:4669:4669) (4661:4661:4661))
        (PORT d[5] (3804:3804:3804) (3743:3743:3743))
        (PORT d[6] (2808:2808:2808) (2835:2835:2835))
        (PORT d[7] (3981:3981:3981) (3864:3864:3864))
        (PORT d[8] (4168:4168:4168) (4206:4206:4206))
        (PORT d[9] (4458:4458:4458) (4626:4626:4626))
        (PORT d[10] (3587:3587:3587) (3542:3542:3542))
        (PORT d[11] (3333:3333:3333) (3334:3334:3334))
        (PORT d[12] (4860:4860:4860) (5054:5054:5054))
        (PORT clk (2191:2191:2191) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a49.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1902:1902:1902) (1767:1767:1767))
        (PORT clk (2191:2191:2191) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2231:2231:2231))
        (PORT d[0] (2445:2445:2445) (2321:2321:2321))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a49.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2232:2232:2232))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a49.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a49.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2725:2725:2725) (2666:2666:2666))
        (PORT d[1] (2692:2692:2692) (2697:2697:2697))
        (PORT d[2] (2750:2750:2750) (2770:2770:2770))
        (PORT d[3] (3388:3388:3388) (3379:3379:3379))
        (PORT d[4] (2952:2952:2952) (2870:2870:2870))
        (PORT d[5] (3645:3645:3645) (3722:3722:3722))
        (PORT d[6] (2660:2660:2660) (2593:2593:2593))
        (PORT d[7] (3694:3694:3694) (3518:3518:3518))
        (PORT d[8] (2800:2800:2800) (2822:2822:2822))
        (PORT d[9] (3758:3758:3758) (3758:3758:3758))
        (PORT d[10] (2661:2661:2661) (2607:2607:2607))
        (PORT d[11] (3513:3513:3513) (3553:3553:3553))
        (PORT d[12] (3102:3102:3102) (2963:2963:2963))
        (PORT clk (2152:2152:2152) (2150:2150:2150))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2150:2150:2150))
        (PORT d[0] (1242:1242:1242) (1179:1179:1179))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2151:2151:2151))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2151:2151:2151))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2151:2151:2151))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|_\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (826:826:826) (874:874:874))
        (PORT datab (2052:2052:2052) (1995:1995:1995))
        (PORT datac (1296:1296:1296) (1267:1267:1267))
        (PORT datad (1389:1389:1389) (1365:1365:1365))
        (IOPATH dataa combout (367:367:367) (333:333:333))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a52.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5755:5755:5755) (5355:5355:5355))
        (PORT clk (2233:2233:2233) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3669:3669:3669) (3512:3512:3512))
        (PORT d[1] (4346:4346:4346) (4344:4344:4344))
        (PORT d[2] (2856:2856:2856) (2895:2895:2895))
        (PORT d[3] (3908:3908:3908) (3955:3955:3955))
        (PORT d[4] (3631:3631:3631) (3608:3608:3608))
        (PORT d[5] (4864:4864:4864) (4817:4817:4817))
        (PORT d[6] (2089:2089:2089) (2073:2073:2073))
        (PORT d[7] (3025:3025:3025) (2918:2918:2918))
        (PORT d[8] (3002:3002:3002) (3020:3020:3020))
        (PORT d[9] (4563:4563:4563) (4650:4650:4650))
        (PORT d[10] (4258:4258:4258) (4276:4276:4276))
        (PORT d[11] (4946:4946:4946) (4848:4848:4848))
        (PORT d[12] (3925:3925:3925) (4032:4032:4032))
        (PORT clk (2230:2230:2230) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a52.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2480:2480:2480) (2333:2333:2333))
        (PORT clk (2230:2230:2230) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2271:2271:2271))
        (PORT d[0] (3023:3023:3023) (2887:2887:2887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a52.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2272:2272:2272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a52.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a52.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4561:4561:4561) (4332:4332:4332))
        (PORT d[1] (2649:2649:2649) (2612:2612:2612))
        (PORT d[2] (3494:3494:3494) (3499:3499:3499))
        (PORT d[3] (3364:3364:3364) (3341:3341:3341))
        (PORT d[4] (4314:4314:4314) (4101:4101:4101))
        (PORT d[5] (2978:2978:2978) (3054:3054:3054))
        (PORT d[6] (4582:4582:4582) (4348:4348:4348))
        (PORT d[7] (4061:4061:4061) (4037:4037:4037))
        (PORT d[8] (3162:3162:3162) (3169:3169:3169))
        (PORT d[9] (4135:4135:4135) (4146:4146:4146))
        (PORT d[10] (4373:4373:4373) (4191:4191:4191))
        (PORT d[11] (3259:3259:3259) (3320:3320:3320))
        (PORT d[12] (5943:5943:5943) (5864:5864:5864))
        (PORT clk (2191:2191:2191) (2190:2190:2190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2190:2190:2190))
        (PORT d[0] (1830:1830:1830) (1730:1730:1730))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a58.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4184:4184:4184) (3933:3933:3933))
        (PORT clk (2221:2221:2221) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2626:2626:2626) (2578:2578:2578))
        (PORT d[1] (4508:4508:4508) (4573:4573:4573))
        (PORT d[2] (3903:3903:3903) (3982:3982:3982))
        (PORT d[3] (3132:3132:3132) (3152:3152:3152))
        (PORT d[4] (4318:4318:4318) (4306:4306:4306))
        (PORT d[5] (3453:3453:3453) (3408:3408:3408))
        (PORT d[6] (2836:2836:2836) (2868:2868:2868))
        (PORT d[7] (3662:3662:3662) (3561:3561:3561))
        (PORT d[8] (4470:4470:4470) (4489:4489:4489))
        (PORT d[9] (4793:4793:4793) (4957:4957:4957))
        (PORT d[10] (3883:3883:3883) (3838:3838:3838))
        (PORT d[11] (3551:3551:3551) (3525:3525:3525))
        (PORT d[12] (4844:4844:4844) (5048:5048:5048))
        (PORT clk (2218:2218:2218) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a58.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2097:2097:2097) (1908:1908:1908))
        (PORT clk (2218:2218:2218) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2258:2258:2258))
        (PORT d[0] (2640:2640:2640) (2462:2462:2462))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a58.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2259:2259:2259))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a58.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a58.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2403:2403:2403) (2359:2359:2359))
        (PORT d[1] (3036:3036:3036) (3033:3033:3033))
        (PORT d[2] (3070:3070:3070) (3080:3080:3080))
        (PORT d[3] (3688:3688:3688) (3651:3651:3651))
        (PORT d[4] (2648:2648:2648) (2577:2577:2577))
        (PORT d[5] (4011:4011:4011) (4074:4074:4074))
        (PORT d[6] (2363:2363:2363) (2316:2316:2316))
        (PORT d[7] (4292:4292:4292) (4080:4080:4080))
        (PORT d[8] (2880:2880:2880) (2907:2907:2907))
        (PORT d[9] (3424:3424:3424) (3443:3443:3443))
        (PORT d[10] (2387:2387:2387) (2344:2344:2344))
        (PORT d[11] (3191:3191:3191) (3247:3247:3247))
        (PORT d[12] (3409:3409:3409) (3267:3267:3267))
        (PORT clk (2179:2179:2179) (2177:2177:2177))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2177:2177:2177))
        (PORT d[0] (953:953:953) (875:875:875))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|_\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (827:827:827) (876:876:876))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (2039:2039:2039) (1897:1897:1897))
        (PORT datad (1906:1906:1906) (1807:1807:1807))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a64.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6095:6095:6095) (5686:5686:5686))
        (PORT clk (2237:2237:2237) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3987:3987:3987) (3812:3812:3812))
        (PORT d[1] (4689:4689:4689) (4676:4676:4676))
        (PORT d[2] (2868:2868:2868) (2910:2910:2910))
        (PORT d[3] (4256:4256:4256) (4294:4294:4294))
        (PORT d[4] (5034:5034:5034) (4990:4990:4990))
        (PORT d[5] (5210:5210:5210) (5152:5152:5152))
        (PORT d[6] (1777:1777:1777) (1775:1775:1775))
        (PORT d[7] (3353:3353:3353) (3236:3236:3236))
        (PORT d[8] (3305:3305:3305) (3280:3280:3280))
        (PORT d[9] (3236:3236:3236) (3288:3288:3288))
        (PORT d[10] (4310:4310:4310) (4334:4334:4334))
        (PORT d[11] (5281:5281:5281) (5172:5172:5172))
        (PORT d[12] (4200:4200:4200) (4272:4272:4272))
        (PORT clk (2234:2234:2234) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a64.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2537:2537:2537) (2307:2307:2307))
        (PORT clk (2234:2234:2234) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2273:2273:2273))
        (PORT d[0] (2791:2791:2791) (2600:2600:2600))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a64.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2274:2274:2274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a64.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a64.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4905:4905:4905) (4669:4669:4669))
        (PORT d[1] (2331:2331:2331) (2305:2305:2305))
        (PORT d[2] (3848:3848:3848) (3845:3845:3845))
        (PORT d[3] (3745:3745:3745) (3705:3705:3705))
        (PORT d[4] (4628:4628:4628) (4401:4401:4401))
        (PORT d[5] (2997:2997:2997) (3073:3073:3073))
        (PORT d[6] (5168:5168:5168) (4916:4916:4916))
        (PORT d[7] (4387:4387:4387) (4352:4352:4352))
        (PORT d[8] (3443:3443:3443) (3430:3430:3430))
        (PORT d[9] (4439:4439:4439) (4441:4441:4441))
        (PORT d[10] (4666:4666:4666) (4470:4470:4470))
        (PORT d[11] (3283:3283:3283) (3375:3375:3375))
        (PORT d[12] (6281:6281:6281) (6189:6189:6189))
        (PORT clk (2195:2195:2195) (2192:2192:2192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2192:2192:2192))
        (PORT d[0] (1582:1582:1582) (1405:1405:1405))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a70.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6036:6036:6036) (5616:5616:5616))
        (PORT clk (2230:2230:2230) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a70.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3661:3661:3661) (3503:3503:3503))
        (PORT d[1] (3430:3430:3430) (3488:3488:3488))
        (PORT d[2] (3162:3162:3162) (3208:3208:3208))
        (PORT d[3] (3917:3917:3917) (3963:3963:3963))
        (PORT d[4] (4386:4386:4386) (4360:4360:4360))
        (PORT d[5] (4588:4588:4588) (4554:4554:4554))
        (PORT d[6] (2095:2095:2095) (2080:2080:2080))
        (PORT d[7] (3049:3049:3049) (2940:2940:2940))
        (PORT d[8] (3335:3335:3335) (3340:3340:3340))
        (PORT d[9] (4270:4270:4270) (4375:4375:4375))
        (PORT d[10] (4252:4252:4252) (4270:4270:4270))
        (PORT d[11] (5220:5220:5220) (5105:5105:5105))
        (PORT d[12] (3856:3856:3856) (3949:3949:3949))
        (PORT clk (2227:2227:2227) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a70.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2739:2739:2739) (2570:2570:2570))
        (PORT clk (2227:2227:2227) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2268:2268:2268))
        (PORT d[0] (2975:2975:2975) (2846:2846:2846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a70.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2269:2269:2269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a70.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a70.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a70.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4501:4501:4501) (4266:4266:4266))
        (PORT d[1] (2377:2377:2377) (2348:2348:2348))
        (PORT d[2] (3169:3169:3169) (3185:3185:3185))
        (PORT d[3] (3343:3343:3343) (3318:3318:3318))
        (PORT d[4] (3998:3998:3998) (3798:3798:3798))
        (PORT d[5] (2920:2920:2920) (2989:2989:2989))
        (PORT d[6] (4561:4561:4561) (4325:4325:4325))
        (PORT d[7] (4054:4054:4054) (4030:4030:4030))
        (PORT d[8] (2837:2837:2837) (2844:2844:2844))
        (PORT d[9] (3808:3808:3808) (3829:3829:3829))
        (PORT d[10] (4016:4016:4016) (3841:3841:3841))
        (PORT d[11] (2947:2947:2947) (3024:3024:3024))
        (PORT d[12] (5910:5910:5910) (5831:5831:5831))
        (PORT clk (2188:2188:2188) (2187:2187:2187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2187:2187:2187))
        (PORT d[0] (2191:2191:2191) (2007:2007:2007))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a70.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a70.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a67.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2768:2768:2768) (2604:2604:2604))
        (PORT clk (2224:2224:2224) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a67.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3354:3354:3354) (3327:3327:3327))
        (PORT d[1] (4636:4636:4636) (4738:4738:4738))
        (PORT d[2] (3146:3146:3146) (3174:3174:3174))
        (PORT d[3] (2348:2348:2348) (2328:2328:2328))
        (PORT d[4] (4877:4877:4877) (4913:4913:4913))
        (PORT d[5] (4946:4946:4946) (4932:4932:4932))
        (PORT d[6] (3259:3259:3259) (3305:3305:3305))
        (PORT d[7] (3821:3821:3821) (3757:3757:3757))
        (PORT d[8] (3745:3745:3745) (3783:3783:3783))
        (PORT d[9] (4807:4807:4807) (4975:4975:4975))
        (PORT d[10] (5383:5383:5383) (5438:5438:5438))
        (PORT d[11] (3797:3797:3797) (3700:3700:3700))
        (PORT d[12] (3956:3956:3956) (4065:4065:4065))
        (PORT clk (2221:2221:2221) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a67.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3197:3197:3197) (2927:2927:2927))
        (PORT clk (2221:2221:2221) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2260:2260:2260))
        (PORT d[0] (3431:3431:3431) (3201:3201:3201))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a67.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2261:2261:2261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a67.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a67.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a67.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3895:3895:3895) (3811:3811:3811))
        (PORT d[1] (3045:3045:3045) (3042:3042:3042))
        (PORT d[2] (2165:2165:2165) (2184:2184:2184))
        (PORT d[3] (3805:3805:3805) (3845:3845:3845))
        (PORT d[4] (3518:3518:3518) (3388:3388:3388))
        (PORT d[5] (2560:2560:2560) (2605:2605:2605))
        (PORT d[6] (2697:2697:2697) (2670:2670:2670))
        (PORT d[7] (3745:3745:3745) (3729:3729:3729))
        (PORT d[8] (2789:2789:2789) (2788:2788:2788))
        (PORT d[9] (2679:2679:2679) (2655:2655:2655))
        (PORT d[10] (3017:3017:3017) (2845:2845:2845))
        (PORT d[11] (2124:2124:2124) (2149:2149:2149))
        (PORT d[12] (4063:4063:4063) (3897:3897:3897))
        (PORT clk (2182:2182:2182) (2179:2179:2179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2179:2179:2179))
        (PORT d[0] (2639:2639:2639) (2376:2376:2376))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a67.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a67.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a61.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6081:6081:6081) (5689:5689:5689))
        (PORT clk (2248:2248:2248) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4957:4957:4957) (4726:4726:4726))
        (PORT d[1] (3252:3252:3252) (3320:3320:3320))
        (PORT d[2] (3104:3104:3104) (3118:3118:3118))
        (PORT d[3] (5060:5060:5060) (4790:4790:4790))
        (PORT d[4] (3261:3261:3261) (3220:3220:3220))
        (PORT d[5] (3706:3706:3706) (3565:3565:3565))
        (PORT d[6] (1766:1766:1766) (1751:1751:1751))
        (PORT d[7] (2036:2036:2036) (1931:1931:1931))
        (PORT d[8] (3025:3025:3025) (3010:3010:3010))
        (PORT d[9] (2593:2593:2593) (2683:2683:2683))
        (PORT d[10] (4638:4638:4638) (4646:4646:4646))
        (PORT d[11] (5606:5606:5606) (5484:5484:5484))
        (PORT d[12] (3010:3010:3010) (3123:3123:3123))
        (PORT clk (2245:2245:2245) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a61.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2856:2856:2856) (2608:2608:2608))
        (PORT clk (2245:2245:2245) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2286:2286:2286))
        (PORT d[0] (3123:3123:3123) (2912:2912:2912))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a61.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2287:2287:2287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a61.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a61.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5241:5241:5241) (4996:4996:4996))
        (PORT d[1] (3367:3367:3367) (3313:3313:3313))
        (PORT d[2] (4142:4142:4142) (4125:4125:4125))
        (PORT d[3] (1884:1884:1884) (1801:1801:1801))
        (PORT d[4] (4931:4931:4931) (4696:4696:4696))
        (PORT d[5] (3345:3345:3345) (3413:3413:3413))
        (PORT d[6] (5732:5732:5732) (5432:5432:5432))
        (PORT d[7] (4062:4062:4062) (4033:4033:4033))
        (PORT d[8] (3860:3860:3860) (3844:3844:3844))
        (PORT d[9] (4759:4759:4759) (4748:4748:4748))
        (PORT d[10] (2600:2600:2600) (2632:2632:2632))
        (PORT d[11] (3292:3292:3292) (3387:3387:3387))
        (PORT d[12] (6639:6639:6639) (6541:6541:6541))
        (PORT clk (2206:2206:2206) (2205:2205:2205))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2205:2205:2205))
        (PORT d[0] (1665:1665:1665) (1631:1631:1631))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|_\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1330:1330:1330) (1303:1303:1303))
        (PORT datab (2098:2098:2098) (2013:2013:2013))
        (PORT datac (1328:1328:1328) (1299:1299:1299))
        (PORT datad (790:790:790) (825:825:825))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|_\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (831:831:831) (880:880:880))
        (PORT datab (1412:1412:1412) (1369:1369:1369))
        (PORT datac (2396:2396:2396) (2375:2375:2375))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[1\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1340:1340:1340) (1302:1302:1302))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (746:746:746) (769:769:769))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[1\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1482:1482:1482) (1393:1393:1393))
        (PORT datab (739:739:739) (756:756:756))
        (PORT datac (746:746:746) (769:769:769))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[1\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1088:1088:1088) (1114:1114:1114))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (695:695:695) (673:673:673))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a14.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4218:4218:4218) (3897:3897:3897))
        (PORT clk (2197:2197:2197) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2417:2417:2417) (2304:2304:2304))
        (PORT d[1] (3479:3479:3479) (3546:3546:3546))
        (PORT d[2] (3206:3206:3206) (3257:3257:3257))
        (PORT d[3] (3225:3225:3225) (3286:3286:3286))
        (PORT d[4] (3658:3658:3658) (3644:3644:3644))
        (PORT d[5] (4213:4213:4213) (4185:4185:4185))
        (PORT d[6] (2315:2315:2315) (2291:2291:2291))
        (PORT d[7] (3054:3054:3054) (2942:2942:2942))
        (PORT d[8] (3340:3340:3340) (3341:3341:3341))
        (PORT d[9] (3768:3768:3768) (3928:3928:3928))
        (PORT d[10] (3866:3866:3866) (3862:3862:3862))
        (PORT d[11] (3943:3943:3943) (3865:3865:3865))
        (PORT d[12] (3928:3928:3928) (4020:4020:4020))
        (PORT clk (2194:2194:2194) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a14.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3338:3338:3338) (3048:3048:3048))
        (PORT clk (2194:2194:2194) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2235:2235:2235))
        (PORT d[0] (3881:3881:3881) (3602:3602:3602))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2236:2236:2236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a14.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3266:3266:3266) (3091:3091:3091))
        (PORT d[1] (2721:2721:2721) (2680:2680:2680))
        (PORT d[2] (2447:2447:2447) (2487:2487:2487))
        (PORT d[3] (3032:3032:3032) (3012:3012:3012))
        (PORT d[4] (3074:3074:3074) (2923:2923:2923))
        (PORT d[5] (2950:2950:2950) (3016:3016:3016))
        (PORT d[6] (3370:3370:3370) (3205:3205:3205))
        (PORT d[7] (4044:4044:4044) (4018:4018:4018))
        (PORT d[8] (2502:2502:2502) (2523:2523:2523))
        (PORT d[9] (3391:3391:3391) (3403:3403:3403))
        (PORT d[10] (3401:3401:3401) (3243:3243:3243))
        (PORT d[11] (2931:2931:2931) (3003:3003:3003))
        (PORT d[12] (5626:5626:5626) (5551:5551:5551))
        (PORT clk (2155:2155:2155) (2154:2154:2154))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2154:2154:2154))
        (PORT d[0] (2449:2449:2449) (2232:2232:2232))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2155:2155:2155))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2155:2155:2155))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2155:2155:2155))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a17.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5171:5171:5171) (4902:4902:4902))
        (PORT clk (2266:2266:2266) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (721:721:721) (718:718:718))
        (PORT d[1] (3177:3177:3177) (3233:3233:3233))
        (PORT d[2] (3319:3319:3319) (3257:3257:3257))
        (PORT d[3] (2289:2289:2289) (2241:2241:2241))
        (PORT d[4] (5952:5952:5952) (5882:5882:5882))
        (PORT d[5] (1022:1022:1022) (1009:1009:1009))
        (PORT d[6] (1081:1081:1081) (1081:1081:1081))
        (PORT d[7] (806:806:806) (817:817:817))
        (PORT d[8] (1000:1000:1000) (987:987:987))
        (PORT d[9] (4135:4135:4135) (4244:4244:4244))
        (PORT d[10] (1104:1104:1104) (1108:1108:1108))
        (PORT d[11] (1068:1068:1068) (1073:1073:1073))
        (PORT d[12] (1092:1092:1092) (1098:1098:1098))
        (PORT clk (2263:2263:2263) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a17.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1341:1341:1341) (1245:1245:1245))
        (PORT clk (2263:2263:2263) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2304:2304:2304))
        (PORT d[0] (1884:1884:1884) (1799:1799:1799))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a17.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2305:2305:2305))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2305:2305:2305))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a17.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1157:1157:1157) (1160:1160:1160))
        (PORT d[1] (2687:2687:2687) (2667:2667:2667))
        (PORT d[2] (1147:1147:1147) (1140:1140:1140))
        (PORT d[3] (1171:1171:1171) (1163:1163:1163))
        (PORT d[4] (2390:2390:2390) (2336:2336:2336))
        (PORT d[5] (1775:1775:1775) (1767:1767:1767))
        (PORT d[6] (1755:1755:1755) (1739:1739:1739))
        (PORT d[7] (1202:1202:1202) (1211:1211:1211))
        (PORT d[8] (4254:4254:4254) (4250:4250:4250))
        (PORT d[9] (5398:5398:5398) (5345:5345:5345))
        (PORT d[10] (1492:1492:1492) (1494:1494:1494))
        (PORT d[11] (1122:1122:1122) (1125:1125:1125))
        (PORT d[12] (4272:4272:4272) (4201:4201:4201))
        (PORT clk (2224:2224:2224) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2223:2223:2223))
        (PORT d[0] (885:885:885) (803:803:803))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|_\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2070:2070:2070) (2009:2009:2009))
        (PORT datab (1140:1140:1140) (1141:1141:1141))
        (PORT datac (955:955:955) (903:903:903))
        (PORT datad (1029:1029:1029) (1035:1035:1035))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a23.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7503:7503:7503) (7132:7132:7132))
        (PORT clk (2222:2222:2222) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2861:2861:2861) (2745:2745:2745))
        (PORT d[1] (2018:2018:2018) (2010:2010:2010))
        (PORT d[2] (1993:1993:1993) (1984:1984:1984))
        (PORT d[3] (2897:2897:2897) (2801:2801:2801))
        (PORT d[4] (2203:2203:2203) (2136:2136:2136))
        (PORT d[5] (3222:3222:3222) (3156:3156:3156))
        (PORT d[6] (3874:3874:3874) (3926:3926:3926))
        (PORT d[7] (2820:2820:2820) (2725:2725:2725))
        (PORT d[8] (2206:2206:2206) (2153:2153:2153))
        (PORT d[9] (3016:3016:3016) (3142:3142:3142))
        (PORT d[10] (2829:2829:2829) (2855:2855:2855))
        (PORT d[11] (3548:3548:3548) (3556:3556:3556))
        (PORT d[12] (3112:3112:3112) (3134:3134:3134))
        (PORT clk (2219:2219:2219) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a23.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2286:2286:2286) (2165:2165:2165))
        (PORT clk (2219:2219:2219) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2259:2259:2259))
        (PORT d[0] (2821:2821:2821) (2722:2722:2722))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a23.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2260:2260:2260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a23.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2036:2036:2036) (1985:1985:1985))
        (PORT d[1] (3681:3681:3681) (3643:3643:3643))
        (PORT d[2] (2532:2532:2532) (2579:2579:2579))
        (PORT d[3] (3494:3494:3494) (3496:3496:3496))
        (PORT d[4] (2351:2351:2351) (2287:2287:2287))
        (PORT d[5] (3586:3586:3586) (3656:3656:3656))
        (PORT d[6] (4516:4516:4516) (4529:4529:4529))
        (PORT d[7] (5074:5074:5074) (5056:5056:5056))
        (PORT d[8] (3651:3651:3651) (3731:3731:3731))
        (PORT d[9] (3320:3320:3320) (3302:3302:3302))
        (PORT d[10] (4022:4022:4022) (4076:4076:4076))
        (PORT d[11] (3427:3427:3427) (3429:3429:3429))
        (PORT d[12] (4542:4542:4542) (4485:4485:4485))
        (PORT clk (2180:2180:2180) (2178:2178:2178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2178:2178:2178))
        (PORT d[0] (2165:2165:2165) (2096:2096:2096))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4838:4838:4838) (4578:4578:4578))
        (PORT clk (2254:2254:2254) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1313:1313:1313) (1272:1272:1272))
        (PORT d[1] (5286:5286:5286) (5337:5337:5337))
        (PORT d[2] (1022:1022:1022) (1016:1016:1016))
        (PORT d[3] (1950:1950:1950) (1904:1904:1904))
        (PORT d[4] (5992:5992:5992) (5920:5920:5920))
        (PORT d[5] (1581:1581:1581) (1528:1528:1528))
        (PORT d[6] (1397:1397:1397) (1374:1374:1374))
        (PORT d[7] (4057:4057:4057) (3943:3943:3943))
        (PORT d[8] (1323:1323:1323) (1297:1297:1297))
        (PORT d[9] (4093:4093:4093) (4197:4197:4197))
        (PORT d[10] (4593:4593:4593) (4547:4547:4547))
        (PORT d[11] (4297:4297:4297) (4287:4287:4287))
        (PORT d[12] (4045:4045:4045) (4210:4210:4210))
        (PORT clk (2251:2251:2251) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a20.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1642:1642:1642) (1535:1535:1535))
        (PORT clk (2251:2251:2251) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2291:2291:2291))
        (PORT d[0] (2159:2159:2159) (2069:2069:2069))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2292:2292:2292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a20.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1419:1419:1419) (1418:1418:1418))
        (PORT d[1] (2685:2685:2685) (2667:2667:2667))
        (PORT d[2] (4415:4415:4415) (4381:4381:4381))
        (PORT d[3] (1486:1486:1486) (1463:1463:1463))
        (PORT d[4] (2094:2094:2094) (2051:2051:2051))
        (PORT d[5] (1500:1500:1500) (1495:1495:1495))
        (PORT d[6] (1726:1726:1726) (1709:1709:1709))
        (PORT d[7] (5344:5344:5344) (5102:5102:5102))
        (PORT d[8] (4167:4167:4167) (4160:4160:4160))
        (PORT d[9] (5370:5370:5370) (5315:5315:5315))
        (PORT d[10] (1503:1503:1503) (1508:1508:1508))
        (PORT d[11] (4044:4044:4044) (3998:3998:3998))
        (PORT d[12] (4192:4192:4192) (4114:4114:4114))
        (PORT clk (2212:2212:2212) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2210:2210:2210))
        (PORT d[0] (1183:1183:1183) (1091:1091:1091))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|_\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (1928:1928:1928) (1817:1817:1817))
        (PORT datac (661:661:661) (619:619:619))
        (PORT datad (1096:1096:1096) (1105:1105:1105))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a29.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1257:1257:1257) (1176:1176:1176))
        (PORT clk (2239:2239:2239) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3255:3255:3255) (3151:3151:3151))
        (PORT d[1] (2190:2190:2190) (2114:2114:2114))
        (PORT d[2] (2700:2700:2700) (2707:2707:2707))
        (PORT d[3] (3508:3508:3508) (3371:3371:3371))
        (PORT d[4] (3783:3783:3783) (3640:3640:3640))
        (PORT d[5] (3876:3876:3876) (3789:3789:3789))
        (PORT d[6] (2007:2007:2007) (1975:1975:1975))
        (PORT d[7] (4297:4297:4297) (4102:4102:4102))
        (PORT d[8] (4181:4181:4181) (4094:4094:4094))
        (PORT d[9] (4424:4424:4424) (4542:4542:4542))
        (PORT d[10] (3557:3557:3557) (3631:3631:3631))
        (PORT d[11] (3755:3755:3755) (3739:3739:3739))
        (PORT d[12] (3889:3889:3889) (3954:3954:3954))
        (PORT clk (2236:2236:2236) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a29.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2124:2124:2124) (1964:1964:1964))
        (PORT clk (2236:2236:2236) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2276:2276:2276))
        (PORT d[0] (2649:2649:2649) (2492:2492:2492))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a29.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2277:2277:2277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a29.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3688:3688:3688) (3586:3586:3586))
        (PORT d[1] (3730:3730:3730) (3700:3700:3700))
        (PORT d[2] (3833:3833:3833) (3843:3843:3843))
        (PORT d[3] (4730:4730:4730) (4710:4710:4710))
        (PORT d[4] (5390:5390:5390) (5221:5221:5221))
        (PORT d[5] (4373:4373:4373) (4427:4427:4427))
        (PORT d[6] (5158:5158:5158) (5154:5154:5154))
        (PORT d[7] (4956:4956:4956) (4879:4879:4879))
        (PORT d[8] (4292:4292:4292) (4359:4359:4359))
        (PORT d[9] (3546:3546:3546) (3556:3556:3556))
        (PORT d[10] (1937:1937:1937) (1880:1880:1880))
        (PORT d[11] (3201:3201:3201) (3235:3235:3235))
        (PORT d[12] (4901:4901:4901) (4836:4836:4836))
        (PORT clk (2197:2197:2197) (2195:2195:2195))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2195:2195:2195))
        (PORT d[0] (1040:1040:1040) (921:921:921))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a26.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1506:1506:1506) (1410:1410:1410))
        (PORT clk (2249:2249:2249) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3588:3588:3588) (3476:3476:3476))
        (PORT d[1] (2260:2260:2260) (2190:2190:2190))
        (PORT d[2] (4138:4138:4138) (4116:4116:4116))
        (PORT d[3] (4079:4079:4079) (3918:3918:3918))
        (PORT d[4] (1651:1651:1651) (1616:1616:1616))
        (PORT d[5] (3838:3838:3838) (3747:3747:3747))
        (PORT d[6] (2248:2248:2248) (2179:2179:2179))
        (PORT d[7] (4320:4320:4320) (4124:4124:4124))
        (PORT d[8] (2938:2938:2938) (2908:2908:2908))
        (PORT d[9] (4781:4781:4781) (4892:4892:4892))
        (PORT d[10] (3897:3897:3897) (3959:3959:3959))
        (PORT d[11] (4094:4094:4094) (4068:4068:4068))
        (PORT d[12] (4182:4182:4182) (4238:4238:4238))
        (PORT clk (2246:2246:2246) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a26.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1880:1880:1880) (1777:1777:1777))
        (PORT clk (2246:2246:2246) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2286:2286:2286))
        (PORT d[0] (2447:2447:2447) (2354:2354:2354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a26.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2287:2287:2287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a26.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3989:3989:3989) (3883:3883:3883))
        (PORT d[1] (1625:1625:1625) (1570:1570:1570))
        (PORT d[2] (2445:2445:2445) (2451:2451:2451))
        (PORT d[3] (4760:4760:4760) (4744:4744:4744))
        (PORT d[4] (5719:5719:5719) (5537:5537:5537))
        (PORT d[5] (1624:1624:1624) (1567:1567:1567))
        (PORT d[6] (5441:5441:5441) (5421:5421:5421))
        (PORT d[7] (2896:2896:2896) (2835:2835:2835))
        (PORT d[8] (4628:4628:4628) (4686:4686:4686))
        (PORT d[9] (3895:3895:3895) (3896:3896:3896))
        (PORT d[10] (1657:1657:1657) (1612:1612:1612))
        (PORT d[11] (3548:3548:3548) (3564:3564:3564))
        (PORT d[12] (5264:5264:5264) (5188:5188:5188))
        (PORT clk (2207:2207:2207) (2205:2205:2205))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2205:2205:2205))
        (PORT d[0] (1327:1327:1327) (1190:1190:1190))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|_\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1923:1923:1923) (1861:1861:1861))
        (PORT datab (317:317:317) (403:403:403))
        (PORT datac (1397:1397:1397) (1267:1267:1267))
        (PORT datad (501:501:501) (543:543:543))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a41.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5800:5800:5800) (5500:5500:5500))
        (PORT clk (2254:2254:2254) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3526:3526:3526) (3390:3390:3390))
        (PORT d[1] (1360:1360:1360) (1331:1331:1331))
        (PORT d[2] (2636:2636:2636) (2600:2600:2600))
        (PORT d[3] (3554:3554:3554) (3436:3436:3436))
        (PORT d[4] (3699:3699:3699) (3554:3554:3554))
        (PORT d[5] (3851:3851:3851) (3767:3767:3767))
        (PORT d[6] (4502:4502:4502) (4537:4537:4537))
        (PORT d[7] (3506:3506:3506) (3396:3396:3396))
        (PORT d[8] (2195:2195:2195) (2139:2139:2139))
        (PORT d[9] (3445:3445:3445) (3574:3574:3574))
        (PORT d[10] (3344:3344:3344) (3437:3437:3437))
        (PORT d[11] (4211:4211:4211) (4197:4197:4197))
        (PORT d[12] (3775:3775:3775) (3789:3789:3789))
        (PORT clk (2251:2251:2251) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a41.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1584:1584:1584) (1460:1460:1460))
        (PORT clk (2251:2251:2251) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2291:2291:2291))
        (PORT d[0] (2120:2120:2120) (2020:2020:2020))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a41.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2292:2292:2292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a41.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a41.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1152:1152:1152) (1157:1157:1157))
        (PORT d[1] (1149:1149:1149) (1142:1142:1142))
        (PORT d[2] (3194:3194:3194) (3208:3208:3208))
        (PORT d[3] (1839:1839:1839) (1851:1851:1851))
        (PORT d[4] (5308:5308:5308) (5213:5213:5213))
        (PORT d[5] (2479:2479:2479) (2484:2484:2484))
        (PORT d[6] (1129:1129:1129) (1131:1131:1131))
        (PORT d[7] (1158:1158:1158) (1169:1169:1169))
        (PORT d[8] (1206:1206:1206) (1212:1212:1212))
        (PORT d[9] (4045:4045:4045) (4011:4011:4011))
        (PORT d[10] (1125:1125:1125) (1129:1129:1129))
        (PORT d[11] (3725:3725:3725) (3710:3710:3710))
        (PORT d[12] (4972:4972:4972) (4906:4906:4906))
        (PORT clk (2212:2212:2212) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2210:2210:2210))
        (PORT d[0] (843:843:843) (762:762:762))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a38.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6361:6361:6361) (5955:5955:5955))
        (PORT clk (2233:2233:2233) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4264:4264:4264) (4056:4056:4056))
        (PORT d[1] (3712:3712:3712) (3679:3679:3679))
        (PORT d[2] (3042:3042:3042) (3031:3031:3031))
        (PORT d[3] (4410:4410:4410) (4164:4164:4164))
        (PORT d[4] (3482:3482:3482) (3388:3388:3388))
        (PORT d[5] (2741:2741:2741) (2632:2632:2632))
        (PORT d[6] (2752:2752:2752) (2731:2731:2731))
        (PORT d[7] (4000:4000:4000) (3913:3913:3913))
        (PORT d[8] (2629:2629:2629) (2624:2624:2624))
        (PORT d[9] (2513:2513:2513) (2581:2581:2581))
        (PORT d[10] (3421:3421:3421) (3523:3523:3523))
        (PORT d[11] (5543:5543:5543) (5403:5403:5403))
        (PORT d[12] (3335:3335:3335) (3434:3434:3434))
        (PORT clk (2230:2230:2230) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a38.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2601:2601:2601) (2360:2360:2360))
        (PORT clk (2230:2230:2230) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2271:2271:2271))
        (PORT d[0] (2859:2859:2859) (2644:2644:2644))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a38.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2272:2272:2272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a38.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6092:6092:6092) (6066:6066:6066))
        (PORT d[1] (2847:2847:2847) (2771:2771:2771))
        (PORT d[2] (3606:3606:3606) (3652:3652:3652))
        (PORT d[3] (2224:2224:2224) (2130:2130:2130))
        (PORT d[4] (6888:6888:6888) (6638:6638:6638))
        (PORT d[5] (3624:3624:3624) (3669:3669:3669))
        (PORT d[6] (5247:5247:5247) (5279:5279:5279))
        (PORT d[7] (4041:4041:4041) (4016:4016:4016))
        (PORT d[8] (4943:4943:4943) (4999:4999:4999))
        (PORT d[9] (4158:4158:4158) (4159:4159:4159))
        (PORT d[10] (4386:4386:4386) (4337:4337:4337))
        (PORT d[11] (3678:3678:3678) (3796:3796:3796))
        (PORT d[12] (5310:5310:5310) (5263:5263:5263))
        (PORT clk (2191:2191:2191) (2190:2190:2190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2190:2190:2190))
        (PORT d[0] (2709:2709:2709) (2453:2453:2453))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|_\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1306:1306:1306) (1230:1230:1230))
        (PORT datab (1952:1952:1952) (1850:1850:1850))
        (PORT datad (287:287:287) (366:366:366))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a44.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3833:3833:3833) (3597:3597:3597))
        (PORT clk (2236:2236:2236) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2941:2941:2941) (2877:2877:2877))
        (PORT d[1] (4554:4554:4554) (4628:4628:4628))
        (PORT d[2] (4231:4231:4231) (4297:4297:4297))
        (PORT d[3] (3452:3452:3452) (3461:3461:3461))
        (PORT d[4] (4958:4958:4958) (4905:4905:4905))
        (PORT d[5] (4083:4083:4083) (3993:3993:3993))
        (PORT d[6] (3123:3123:3123) (3143:3143:3143))
        (PORT d[7] (3102:3102:3102) (3027:3027:3027))
        (PORT d[8] (5030:5030:5030) (5021:5021:5021))
        (PORT d[9] (5130:5130:5130) (5280:5280:5280))
        (PORT d[10] (3566:3566:3566) (3538:3538:3538))
        (PORT d[11] (3942:3942:3942) (3935:3935:3935))
        (PORT d[12] (5172:5172:5172) (5363:5363:5363))
        (PORT clk (2233:2233:2233) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a44.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1997:1997:1997) (1908:1908:1908))
        (PORT clk (2233:2233:2233) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2272:2272:2272))
        (PORT d[0] (2539:2539:2539) (2462:2462:2462))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a44.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a44.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2374:2374:2374) (2325:2325:2325))
        (PORT d[1] (3395:3395:3395) (3380:3380:3380))
        (PORT d[2] (3408:3408:3408) (3409:3409:3409))
        (PORT d[3] (4042:4042:4042) (4002:4002:4002))
        (PORT d[4] (2697:2697:2697) (2627:2627:2627))
        (PORT d[5] (4349:4349:4349) (4403:4403:4403))
        (PORT d[6] (2329:2329:2329) (2287:2287:2287))
        (PORT d[7] (4347:4347:4347) (4137:4137:4137))
        (PORT d[8] (3180:3180:3180) (3197:3197:3197))
        (PORT d[9] (4358:4358:4358) (4340:4340:4340))
        (PORT d[10] (2643:2643:2643) (2586:2586:2586))
        (PORT d[11] (2877:2877:2877) (2940:2940:2940))
        (PORT d[12] (3744:3744:3744) (3591:3591:3591))
        (PORT clk (2194:2194:2194) (2191:2191:2191))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2191:2191:2191))
        (PORT d[0] (1513:1513:1513) (1434:1434:1434))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a47.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5487:5487:5487) (5201:5201:5201))
        (PORT clk (2257:2257:2257) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3529:3529:3529) (3397:3397:3397))
        (PORT d[1] (1360:1360:1360) (1338:1338:1338))
        (PORT d[2] (2605:2605:2605) (2561:2561:2561))
        (PORT d[3] (3546:3546:3546) (3430:3430:3430))
        (PORT d[4] (3781:3781:3781) (3660:3660:3660))
        (PORT d[5] (3844:3844:3844) (3761:3761:3761))
        (PORT d[6] (4503:4503:4503) (4537:4537:4537))
        (PORT d[7] (3506:3506:3506) (3397:3397:3397))
        (PORT d[8] (1915:1915:1915) (1874:1874:1874))
        (PORT d[9] (3446:3446:3446) (3574:3574:3574))
        (PORT d[10] (3712:3712:3712) (3795:3795:3795))
        (PORT d[11] (4218:4218:4218) (4206:4206:4206))
        (PORT d[12] (3784:3784:3784) (3799:3799:3799))
        (PORT clk (2254:2254:2254) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a47.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1283:1283:1283) (1183:1183:1183))
        (PORT clk (2254:2254:2254) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2295:2295:2295))
        (PORT d[0] (1826:1826:1826) (1737:1737:1737))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a47.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2296:2296:2296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a47.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a47.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1151:1151:1151) (1156:1156:1156))
        (PORT d[1] (1173:1173:1173) (1166:1166:1166))
        (PORT d[2] (3447:3447:3447) (3446:3446:3446))
        (PORT d[3] (1873:1873:1873) (1885:1885:1885))
        (PORT d[4] (5284:5284:5284) (5189:5189:5189))
        (PORT d[5] (2148:2148:2148) (2133:2133:2133))
        (PORT d[6] (1129:1129:1129) (1131:1131:1131))
        (PORT d[7] (1189:1189:1189) (1201:1201:1201))
        (PORT d[8] (1173:1173:1173) (1180:1180:1180))
        (PORT d[9] (4039:4039:4039) (4004:4004:4004))
        (PORT d[10] (1156:1156:1156) (1154:1154:1154))
        (PORT d[11] (1771:1771:1771) (1756:1756:1756))
        (PORT d[12] (1086:1086:1086) (1087:1087:1087))
        (PORT clk (2215:2215:2215) (2214:2214:2214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2214:2214:2214))
        (PORT d[0] (871:871:871) (786:786:786))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|_\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2172:2172:2172) (2073:2073:2073))
        (PORT datab (532:532:532) (581:581:581))
        (PORT datac (1609:1609:1609) (1552:1552:1552))
        (PORT datad (1026:1026:1026) (968:968:968))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[2\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (761:761:761) (758:758:758))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a32.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1806:1806:1806) (1695:1695:1695))
        (PORT clk (2256:2256:2256) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3897:3897:3897) (3766:3766:3766))
        (PORT d[1] (2577:2577:2577) (2487:2487:2487))
        (PORT d[2] (4463:4463:4463) (4426:4426:4426))
        (PORT d[3] (4094:4094:4094) (3935:3935:3935))
        (PORT d[4] (1998:1998:1998) (1948:1948:1948))
        (PORT d[5] (4470:4470:4470) (4345:4345:4345))
        (PORT d[6] (1397:1397:1397) (1383:1383:1383))
        (PORT d[7] (4623:4623:4623) (4406:4406:4406))
        (PORT d[8] (3588:3588:3588) (3521:3521:3521))
        (PORT d[9] (5146:5146:5146) (5247:5247:5247))
        (PORT d[10] (4211:4211:4211) (4258:4258:4258))
        (PORT d[11] (4315:4315:4315) (4265:4265:4265))
        (PORT d[12] (4507:4507:4507) (4545:4545:4545))
        (PORT clk (2253:2253:2253) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a32.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1796:1796:1796) (1641:1641:1641))
        (PORT clk (2253:2253:2253) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2294:2294:2294))
        (PORT d[0] (2339:2339:2339) (2195:2195:2195))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a32.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2295:2295:2295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a32.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4023:4023:4023) (3916:3916:3916))
        (PORT d[1] (1619:1619:1619) (1561:1561:1561))
        (PORT d[2] (3047:3047:3047) (3014:3014:3014))
        (PORT d[3] (5073:5073:5073) (5040:5040:5040))
        (PORT d[4] (6050:6050:6050) (5856:5856:5856))
        (PORT d[5] (1598:1598:1598) (1536:1536:1536))
        (PORT d[6] (4250:4250:4250) (4155:4155:4155))
        (PORT d[7] (1558:1558:1558) (1480:1480:1480))
        (PORT d[8] (1880:1880:1880) (1804:1804:1804))
        (PORT d[9] (1537:1537:1537) (1469:1469:1469))
        (PORT d[10] (1596:1596:1596) (1538:1538:1538))
        (PORT d[11] (1718:1718:1718) (1731:1731:1731))
        (PORT d[12] (5234:5234:5234) (5159:5159:5159))
        (PORT clk (2214:2214:2214) (2213:2213:2213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2213:2213:2213))
        (PORT d[0] (1826:1826:1826) (1753:1753:1753))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a35.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2383:2383:2383) (2225:2225:2225))
        (PORT clk (2236:2236:2236) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4482:4482:4482) (4350:4350:4350))
        (PORT d[1] (3419:3419:3419) (3414:3414:3414))
        (PORT d[2] (2767:2767:2767) (2790:2790:2790))
        (PORT d[3] (4851:4851:4851) (4613:4613:4613))
        (PORT d[4] (4904:4904:4904) (4668:4668:4668))
        (PORT d[5] (4318:4318:4318) (4208:4208:4208))
        (PORT d[6] (3988:3988:3988) (3813:3813:3813))
        (PORT d[7] (4742:4742:4742) (4489:4489:4489))
        (PORT d[8] (3705:3705:3705) (3684:3684:3684))
        (PORT d[9] (4101:4101:4101) (4235:4235:4235))
        (PORT d[10] (3695:3695:3695) (3780:3780:3780))
        (PORT d[11] (4754:4754:4754) (4625:4625:4625))
        (PORT d[12] (4290:4290:4290) (4340:4340:4340))
        (PORT clk (2233:2233:2233) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a35.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2926:2926:2926) (2780:2780:2780))
        (PORT clk (2233:2233:2233) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2273:2273:2273))
        (PORT d[0] (3479:3479:3479) (3332:3332:3332))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a35.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2274:2274:2274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a35.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a35.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3920:3920:3920) (3867:3867:3867))
        (PORT d[1] (3430:3430:3430) (3439:3439:3439))
        (PORT d[2] (1839:1839:1839) (1852:1852:1852))
        (PORT d[3] (4129:4129:4129) (4145:4145:4145))
        (PORT d[4] (6232:6232:6232) (6101:6101:6101))
        (PORT d[5] (2599:2599:2599) (2653:2653:2653))
        (PORT d[6] (3734:3734:3734) (3695:3695:3695))
        (PORT d[7] (4863:4863:4863) (4769:4769:4769))
        (PORT d[8] (4070:4070:4070) (4008:4008:4008))
        (PORT d[9] (2620:2620:2620) (2564:2564:2564))
        (PORT d[10] (3988:3988:3988) (3793:3793:3793))
        (PORT d[11] (1833:1833:1833) (1848:1848:1848))
        (PORT d[12] (5710:5710:5710) (5536:5536:5536))
        (PORT clk (2194:2194:2194) (2192:2192:2192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2192:2192:2192))
        (PORT d[0] (1748:1748:1748) (1681:1681:1681))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|_\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1610:1610:1610) (1435:1435:1435))
        (PORT datab (319:319:319) (405:405:405))
        (PORT datac (2537:2537:2537) (2439:2439:2439))
        (PORT datad (507:507:507) (550:550:550))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[2\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (762:762:762) (758:758:758))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[2\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (778:778:778) (747:747:747))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (693:693:693) (664:664:664))
        (PORT datad (768:768:768) (793:793:793))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a104.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3394:3394:3394) (3211:3211:3211))
        (PORT clk (2194:2194:2194) (2230:2230:2230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a104.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2394:2394:2394) (2377:2377:2377))
        (PORT d[1] (3947:3947:3947) (4054:4054:4054))
        (PORT d[2] (3584:3584:3584) (3672:3672:3672))
        (PORT d[3] (2761:2761:2761) (2782:2782:2782))
        (PORT d[4] (4519:4519:4519) (4567:4567:4567))
        (PORT d[5] (4238:4238:4238) (4201:4201:4201))
        (PORT d[6] (2522:2522:2522) (2562:2562:2562))
        (PORT d[7] (4085:4085:4085) (3997:3997:3997))
        (PORT d[8] (3866:3866:3866) (3929:3929:3929))
        (PORT d[9] (4512:4512:4512) (4681:4681:4681))
        (PORT d[10] (3300:3300:3300) (3301:3301:3301))
        (PORT d[11] (3141:3141:3141) (3139:3139:3139))
        (PORT d[12] (4411:4411:4411) (4581:4581:4581))
        (PORT clk (2191:2191:2191) (2226:2226:2226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a104.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2557:2557:2557) (2419:2419:2419))
        (PORT clk (2191:2191:2191) (2226:2226:2226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a104.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2230:2230:2230))
        (PORT d[0] (3100:3100:3100) (2973:2973:2973))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a104.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a104.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2231:2231:2231))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a104.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a104.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a104.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3231:3231:3231) (3143:3143:3143))
        (PORT d[1] (3300:3300:3300) (3287:3287:3287))
        (PORT d[2] (2416:2416:2416) (2415:2415:2415))
        (PORT d[3] (4125:4125:4125) (4120:4120:4120))
        (PORT d[4] (3490:3490:3490) (3334:3334:3334))
        (PORT d[5] (3131:3131:3131) (3009:3009:3009))
        (PORT d[6] (3338:3338:3338) (3301:3301:3301))
        (PORT d[7] (3085:3085:3085) (2951:2951:2951))
        (PORT d[8] (3354:3354:3354) (3325:3325:3325))
        (PORT d[9] (2859:2859:2859) (2883:2883:2883))
        (PORT d[10] (4265:4265:4265) (4072:4072:4072))
        (PORT d[11] (2741:2741:2741) (2734:2734:2734))
        (PORT d[12] (3412:3412:3412) (3258:3258:3258))
        (PORT clk (2152:2152:2152) (2149:2149:2149))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a104.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2149:2149:2149))
        (PORT d[0] (1836:1836:1836) (1748:1748:1748))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a104.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2150:2150:2150))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a104.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2150:2150:2150))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a104.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2150:2150:2150))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a98.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5019:5019:5019) (4626:4626:4626))
        (PORT clk (2214:2214:2214) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a98.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3011:3011:3011) (2864:2864:2864))
        (PORT d[1] (3469:3469:3469) (3535:3535:3535))
        (PORT d[2] (3465:3465:3465) (3501:3501:3501))
        (PORT d[3] (3527:3527:3527) (3579:3579:3579))
        (PORT d[4] (4016:4016:4016) (3996:3996:3996))
        (PORT d[5] (4508:4508:4508) (4469:4469:4469))
        (PORT d[6] (2638:2638:2638) (2612:2612:2612))
        (PORT d[7] (3385:3385:3385) (3256:3256:3256))
        (PORT d[8] (3309:3309:3309) (3309:3309:3309))
        (PORT d[9] (4032:4032:4032) (4173:4173:4173))
        (PORT d[10] (4203:4203:4203) (4169:4169:4169))
        (PORT d[11] (4271:4271:4271) (4187:4187:4187))
        (PORT d[12] (3397:3397:3397) (3533:3533:3533))
        (PORT clk (2211:2211:2211) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a98.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2535:2535:2535) (2387:2387:2387))
        (PORT clk (2211:2211:2211) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a98.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2251:2251:2251))
        (PORT d[0] (3069:3069:3069) (2944:2944:2944))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a98.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a98.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2252:2252:2252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a98.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a98.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a98.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3875:3875:3875) (3669:3669:3669))
        (PORT d[1] (2999:2999:2999) (2948:2948:2948))
        (PORT d[2] (2544:2544:2544) (2575:2575:2575))
        (PORT d[3] (3006:3006:3006) (2990:2990:2990))
        (PORT d[4] (3707:3707:3707) (3520:3520:3520))
        (PORT d[5] (2950:2950:2950) (3021:3021:3021))
        (PORT d[6] (3633:3633:3633) (3457:3457:3457))
        (PORT d[7] (4018:4018:4018) (3990:3990:3990))
        (PORT d[8] (2517:2517:2517) (2532:2532:2532))
        (PORT d[9] (3465:3465:3465) (3486:3486:3486))
        (PORT d[10] (3702:3702:3702) (3528:3528:3528))
        (PORT d[11] (2913:2913:2913) (2985:2985:2985))
        (PORT d[12] (5624:5624:5624) (5554:5554:5554))
        (PORT clk (2172:2172:2172) (2170:2170:2170))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a98.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2170:2170:2170))
        (PORT d[0] (1876:1876:1876) (1677:1677:1677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a98.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a98.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a98.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a101.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3558:3558:3558) (3336:3336:3336))
        (PORT clk (2214:2214:2214) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a101.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2634:2634:2634) (2586:2586:2586))
        (PORT d[1] (4224:4224:4224) (4294:4294:4294))
        (PORT d[2] (3944:3944:3944) (4022:4022:4022))
        (PORT d[3] (3148:3148:3148) (3177:3177:3177))
        (PORT d[4] (4342:4342:4342) (4331:4331:4331))
        (PORT d[5] (3917:3917:3917) (3913:3913:3913))
        (PORT d[6] (2772:2772:2772) (2798:2798:2798))
        (PORT d[7] (3394:3394:3394) (3310:3310:3310))
        (PORT d[8] (4486:4486:4486) (4505:4505:4505))
        (PORT d[9] (4785:4785:4785) (4949:4949:4949))
        (PORT d[10] (2989:2989:2989) (2993:2993:2993))
        (PORT d[11] (3288:3288:3288) (3280:3280:3280))
        (PORT d[12] (4835:4835:4835) (5022:5022:5022))
        (PORT clk (2211:2211:2211) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a101.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2110:2110:2110) (1937:1937:1937))
        (PORT clk (2211:2211:2211) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a101.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2252:2252:2252))
        (PORT d[0] (2130:2130:2130) (2025:2025:2025))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a101.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a101.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2253:2253:2253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a101.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a101.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a101.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2410:2410:2410) (2369:2369:2369))
        (PORT d[1] (3060:3060:3060) (3058:3058:3058))
        (PORT d[2] (2505:2505:2505) (2532:2532:2532))
        (PORT d[3] (3970:3970:3970) (3932:3932:3932))
        (PORT d[4] (2369:2369:2369) (2319:2319:2319))
        (PORT d[5] (4010:4010:4010) (4074:4074:4074))
        (PORT d[6] (2667:2667:2667) (2604:2604:2604))
        (PORT d[7] (3993:3993:3993) (3790:3790:3790))
        (PORT d[8] (2814:2814:2814) (2842:2842:2842))
        (PORT d[9] (4037:4037:4037) (4029:4029:4029))
        (PORT d[10] (2392:2392:2392) (2353:2353:2353))
        (PORT d[11] (3493:3493:3493) (3532:3532:3532))
        (PORT d[12] (3409:3409:3409) (3267:3267:3267))
        (PORT clk (2172:2172:2172) (2171:2171:2171))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a101.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2171:2171:2171))
        (PORT d[0] (1948:1948:1948) (1787:1787:1787))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a101.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a101.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a101.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|_\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1365:1365:1365) (1365:1365:1365))
        (PORT datab (1339:1339:1339) (1304:1304:1304))
        (PORT datac (1644:1644:1644) (1618:1618:1618))
        (PORT datad (1999:1999:1999) (1939:1939:1939))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a107.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4156:4156:4156) (3905:3905:3905))
        (PORT clk (2246:2246:2246) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a107.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3279:3279:3279) (3207:3207:3207))
        (PORT d[1] (4909:4909:4909) (4973:4973:4973))
        (PORT d[2] (4545:4545:4545) (4603:4603:4603))
        (PORT d[3] (3715:3715:3715) (3710:3710:3710))
        (PORT d[4] (5266:5266:5266) (5215:5215:5215))
        (PORT d[5] (4357:4357:4357) (4281:4281:4281))
        (PORT d[6] (3141:3141:3141) (3158:3158:3158))
        (PORT d[7] (3643:3643:3643) (3538:3538:3538))
        (PORT d[8] (5358:5358:5358) (5339:5339:5339))
        (PORT d[9] (4133:4133:4133) (4329:4329:4329))
        (PORT d[10] (3908:3908:3908) (3874:3874:3874))
        (PORT d[11] (3668:3668:3668) (3681:3681:3681))
        (PORT d[12] (5508:5508:5508) (5690:5690:5690))
        (PORT clk (2243:2243:2243) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a107.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1276:1276:1276) (1176:1176:1176))
        (PORT clk (2243:2243:2243) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a107.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2282:2282:2282))
        (PORT d[0] (1819:1819:1819) (1730:1730:1730))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a107.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a107.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a107.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a107.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a107.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2397:2397:2397) (2349:2349:2349))
        (PORT d[1] (2660:2660:2660) (2638:2638:2638))
        (PORT d[2] (3752:3752:3752) (3730:3730:3730))
        (PORT d[3] (4364:4364:4364) (4322:4322:4322))
        (PORT d[4] (2999:2999:2999) (2913:2913:2913))
        (PORT d[5] (1772:1772:1772) (1768:1768:1768))
        (PORT d[6] (2370:2370:2370) (2333:2333:2333))
        (PORT d[7] (1816:1816:1816) (1801:1801:1801))
        (PORT d[8] (3473:3473:3473) (3481:3481:3481))
        (PORT d[9] (4708:4708:4708) (4680:4680:4680))
        (PORT d[10] (2044:2044:2044) (2012:2012:2012))
        (PORT d[11] (2830:2830:2830) (2857:2857:2857))
        (PORT d[12] (4058:4058:4058) (3889:3889:3889))
        (PORT clk (2204:2204:2204) (2201:2201:2201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a107.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2201:2201:2201))
        (PORT d[0] (607:607:607) (541:541:541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a107.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a107.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a107.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|_\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2368:2368:2368) (2180:2180:2180))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (1545:1545:1545) (1435:1435:1435))
        (PORT datad (1294:1294:1294) (1267:1267:1267))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a11.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6099:6099:6099) (5696:5696:5696))
        (PORT clk (2247:2247:2247) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4649:4649:4649) (4433:4433:4433))
        (PORT d[1] (3228:3228:3228) (3295:3295:3295))
        (PORT d[2] (3378:3378:3378) (3359:3359:3359))
        (PORT d[3] (5059:5059:5059) (4788:4788:4788))
        (PORT d[4] (3804:3804:3804) (3712:3712:3712))
        (PORT d[5] (3727:3727:3727) (3583:3583:3583))
        (PORT d[6] (3101:3101:3101) (3068:3068:3068))
        (PORT d[7] (3681:3681:3681) (3551:3551:3551))
        (PORT d[8] (2625:2625:2625) (2612:2612:2612))
        (PORT d[9] (2880:2880:2880) (2951:2951:2951))
        (PORT d[10] (4636:4636:4636) (4645:4645:4645))
        (PORT d[11] (5523:5523:5523) (5387:5387:5387))
        (PORT d[12] (3630:3630:3630) (3718:3718:3718))
        (PORT clk (2244:2244:2244) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a11.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1996:1996:1996) (1806:1806:1806))
        (PORT clk (2244:2244:2244) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2285:2285:2285))
        (PORT d[0] (2539:2539:2539) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a11.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a11.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5558:5558:5558) (5300:5300:5300))
        (PORT d[1] (3374:3374:3374) (3319:3319:3319))
        (PORT d[2] (4173:4173:4173) (4156:4156:4156))
        (PORT d[3] (1897:1897:1897) (1813:1813:1813))
        (PORT d[4] (5254:5254:5254) (4994:4994:4994))
        (PORT d[5] (3966:3966:3966) (3998:3998:3998))
        (PORT d[6] (5508:5508:5508) (5243:5243:5243))
        (PORT d[7] (4055:4055:4055) (4025:4025:4025))
        (PORT d[8] (3836:3836:3836) (3822:3822:3822))
        (PORT d[9] (4760:4760:4760) (4747:4747:4747))
        (PORT d[10] (2561:2561:2561) (2594:2594:2594))
        (PORT d[11] (3958:3958:3958) (4036:4036:4036))
        (PORT d[12] (5938:5938:5938) (5869:5869:5869))
        (PORT clk (2205:2205:2205) (2204:2204:2204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2204:2204:2204))
        (PORT d[0] (1303:1303:1303) (1157:1157:1157))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2392:2392:2392) (2232:2232:2232))
        (PORT clk (2238:2238:2238) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4795:4795:4795) (4650:4650:4650))
        (PORT d[1] (3419:3419:3419) (3414:3414:3414))
        (PORT d[2] (3390:3390:3390) (3390:3390:3390))
        (PORT d[3] (4831:4831:4831) (4593:4593:4593))
        (PORT d[4] (4880:4880:4880) (4638:4638:4638))
        (PORT d[5] (4610:4610:4610) (4483:4483:4483))
        (PORT d[6] (4001:4001:4001) (3823:3823:3823))
        (PORT d[7] (5061:5061:5061) (4792:4792:4792))
        (PORT d[8] (3712:3712:3712) (3698:3698:3698))
        (PORT d[9] (4085:4085:4085) (4224:4224:4224))
        (PORT d[10] (3702:3702:3702) (3788:3788:3788))
        (PORT d[11] (4736:4736:4736) (4608:4608:4608))
        (PORT d[12] (4598:4598:4598) (4640:4640:4640))
        (PORT clk (2235:2235:2235) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2477:2477:2477) (2317:2317:2317))
        (PORT clk (2235:2235:2235) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2275:2275:2275))
        (PORT d[0] (3020:3020:3020) (2871:2871:2871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2276:2276:2276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4241:4241:4241) (4178:4178:4178))
        (PORT d[1] (3133:3133:3133) (3159:3159:3159))
        (PORT d[2] (1838:1838:1838) (1851:1851:1851))
        (PORT d[3] (4123:4123:4123) (4138:4138:4138))
        (PORT d[4] (6258:6258:6258) (6127:6127:6127))
        (PORT d[5] (2612:2612:2612) (2666:2666:2666))
        (PORT d[6] (3742:3742:3742) (3704:3704:3704))
        (PORT d[7] (4580:4580:4580) (4496:4496:4496))
        (PORT d[8] (3429:3429:3429) (3398:3398:3398))
        (PORT d[9] (2581:2581:2581) (2526:2526:2526))
        (PORT d[10] (2599:2599:2599) (2454:2454:2454))
        (PORT d[11] (1811:1811:1811) (1825:1825:1825))
        (PORT d[12] (4066:4066:4066) (3936:3936:3936))
        (PORT clk (2196:2196:2196) (2194:2194:2194))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2194:2194:2194))
        (PORT d[0] (2354:2354:2354) (2216:2216:2216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2195:2195:2195))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1273:1273:1273) (1197:1197:1197))
        (PORT clk (2234:2234:2234) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3254:3254:3254) (3152:3152:3152))
        (PORT d[1] (2217:2217:2217) (2134:2134:2134))
        (PORT d[2] (3448:3448:3448) (3444:3444:3444))
        (PORT d[3] (3457:3457:3457) (3322:3322:3322))
        (PORT d[4] (3743:3743:3743) (3600:3600:3600))
        (PORT d[5] (3862:3862:3862) (3773:3773:3773))
        (PORT d[6] (2041:2041:2041) (2000:2000:2000))
        (PORT d[7] (4001:4001:4001) (3815:3815:3815))
        (PORT d[8] (2624:2624:2624) (2600:2600:2600))
        (PORT d[9] (4102:4102:4102) (4226:4226:4226))
        (PORT d[10] (3578:3578:3578) (3649:3649:3649))
        (PORT d[11] (3420:3420:3420) (3411:3411:3411))
        (PORT d[12] (3888:3888:3888) (3954:3954:3954))
        (PORT clk (2231:2231:2231) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2108:2108:2108) (1955:1955:1955))
        (PORT clk (2231:2231:2231) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2272:2272:2272))
        (PORT d[0] (2650:2650:2650) (2513:2513:2513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a2.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3366:3366:3366) (3283:3283:3283))
        (PORT d[1] (3693:3693:3693) (3655:3655:3655))
        (PORT d[2] (3825:3825:3825) (3836:3836:3836))
        (PORT d[3] (4446:4446:4446) (4441:4441:4441))
        (PORT d[4] (5389:5389:5389) (5221:5221:5221))
        (PORT d[5] (4359:4359:4359) (4412:4412:4412))
        (PORT d[6] (5118:5118:5118) (5114:5114:5114))
        (PORT d[7] (4955:4955:4955) (4878:4878:4878))
        (PORT d[8] (4283:4283:4283) (4349:4349:4349))
        (PORT d[9] (3410:3410:3410) (3406:3406:3406))
        (PORT d[10] (1998:1998:1998) (1942:1942:1942))
        (PORT d[11] (2373:2373:2373) (2359:2359:2359))
        (PORT d[12] (4928:4928:4928) (4860:4860:4860))
        (PORT clk (2192:2192:2192) (2191:2191:2191))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2191:2191:2191))
        (PORT d[0] (1603:1603:1603) (1544:1544:1544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|_\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1362:1362:1362) (1363:1363:1363))
        (PORT datab (1679:1679:1679) (1610:1610:1610))
        (PORT datac (2018:2018:2018) (1899:1899:1899))
        (PORT datad (1294:1294:1294) (1267:1267:1267))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a5.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6452:6452:6452) (6078:6078:6078))
        (PORT clk (2225:2225:2225) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3947:3947:3947) (3746:3746:3746))
        (PORT d[1] (3425:3425:3425) (3414:3414:3414))
        (PORT d[2] (2736:2736:2736) (2742:2742:2742))
        (PORT d[3] (4077:4077:4077) (3844:3844:3844))
        (PORT d[4] (3170:3170:3170) (3097:3097:3097))
        (PORT d[5] (3052:3052:3052) (2921:2921:2921))
        (PORT d[6] (2436:2436:2436) (2422:2422:2422))
        (PORT d[7] (4262:4262:4262) (4164:4164:4164))
        (PORT d[8] (3182:3182:3182) (3143:3143:3143))
        (PORT d[9] (3301:3301:3301) (3378:3378:3378))
        (PORT d[10] (3413:3413:3413) (3513:3513:3513))
        (PORT d[11] (5066:5066:5066) (4926:4926:4926))
        (PORT d[12] (2979:2979:2979) (3091:3091:3091))
        (PORT clk (2222:2222:2222) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a5.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3101:3101:3101) (2829:2829:2829))
        (PORT clk (2222:2222:2222) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2264:2264:2264))
        (PORT d[0] (3644:3644:3644) (3383:3383:3383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a5.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2265:2265:2265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a5.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6109:6109:6109) (6082:6082:6082))
        (PORT d[1] (2850:2850:2850) (2772:2772:2772))
        (PORT d[2] (3596:3596:3596) (3640:3640:3640))
        (PORT d[3] (2239:2239:2239) (2146:2146:2146))
        (PORT d[4] (6592:6592:6592) (6362:6362:6362))
        (PORT d[5] (3298:3298:3298) (3355:3355:3355))
        (PORT d[6] (4953:4953:4953) (4995:4995:4995))
        (PORT d[7] (4033:4033:4033) (4006:4006:4006))
        (PORT d[8] (4930:4930:4930) (4989:4989:4989))
        (PORT d[9] (4104:4104:4104) (4104:4104:4104))
        (PORT d[10] (2907:2907:2907) (2924:2924:2924))
        (PORT d[11] (3638:3638:3638) (3745:3745:3745))
        (PORT d[12] (5256:5256:5256) (5207:5207:5207))
        (PORT clk (2183:2183:2183) (2183:2183:2183))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2183:2183:2183))
        (PORT d[0] (1831:1831:1831) (1643:1643:1643))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|_\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2074:2074:2074) (1900:1900:1900))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (1993:1993:1993) (1963:1963:1963))
        (PORT datad (1326:1326:1326) (1314:1314:1314))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[2\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (1246:1246:1246) (1227:1227:1227))
        (PORT datac (994:994:994) (985:985:985))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a110.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2416:2416:2416) (2276:2276:2276))
        (PORT clk (2253:2253:2253) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a110.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2707:2707:2707) (2669:2669:2669))
        (PORT d[1] (4258:4258:4258) (4334:4334:4334))
        (PORT d[2] (4601:4601:4601) (4649:4649:4649))
        (PORT d[3] (2364:2364:2364) (2347:2347:2347))
        (PORT d[4] (5679:5679:5679) (5660:5660:5660))
        (PORT d[5] (4221:4221:4221) (4200:4200:4200))
        (PORT d[6] (2511:2511:2511) (2554:2554:2554))
        (PORT d[7] (3674:3674:3674) (3572:3572:3572))
        (PORT d[8] (4750:4750:4750) (4778:4778:4778))
        (PORT d[9] (5440:5440:5440) (5574:5574:5574))
        (PORT d[10] (4140:4140:4140) (4089:4089:4089))
        (PORT d[11] (2794:2794:2794) (2806:2806:2806))
        (PORT d[12] (5093:5093:5093) (5241:5241:5241))
        (PORT clk (2250:2250:2250) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a110.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2102:2102:2102) (1930:1930:1930))
        (PORT clk (2250:2250:2250) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a110.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2290:2290:2290))
        (PORT d[0] (2645:2645:2645) (2484:2484:2484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a110.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a110.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2291:2291:2291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a110.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a110.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a110.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3193:3193:3193) (3092:3092:3092))
        (PORT d[1] (4326:4326:4326) (4283:4283:4283))
        (PORT d[2] (3096:3096:3096) (3088:3088:3088))
        (PORT d[3] (5123:5123:5123) (5086:5086:5086))
        (PORT d[4] (3163:3163:3163) (3010:3010:3010))
        (PORT d[5] (2457:2457:2457) (2340:2340:2340))
        (PORT d[6] (3554:3554:3554) (3469:3469:3469))
        (PORT d[7] (3144:3144:3144) (3024:3024:3024))
        (PORT d[8] (2408:2408:2408) (2417:2417:2417))
        (PORT d[9] (3471:3471:3471) (3464:3464:3464))
        (PORT d[10] (3567:3567:3567) (3356:3356:3356))
        (PORT d[11] (2694:2694:2694) (2688:2688:2688))
        (PORT d[12] (4022:4022:4022) (3844:3844:3844))
        (PORT clk (2211:2211:2211) (2209:2209:2209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a110.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2209:2209:2209))
        (PORT d[0] (1637:1637:1637) (1485:1485:1485))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a110.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a110.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a110.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a113.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3406:3406:3406) (3217:3217:3217))
        (PORT clk (2200:2200:2200) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a113.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2661:2661:2661) (2627:2627:2627))
        (PORT d[1] (4603:4603:4603) (4678:4678:4678))
        (PORT d[2] (3927:3927:3927) (4002:4002:4002))
        (PORT d[3] (3433:3433:3433) (3451:3451:3451))
        (PORT d[4] (5078:5078:5078) (5097:5097:5097))
        (PORT d[5] (3990:3990:3990) (3989:3989:3989))
        (PORT d[6] (2761:2761:2761) (2781:2781:2781))
        (PORT d[7] (4076:4076:4076) (3991:3991:3991))
        (PORT d[8] (4104:4104:4104) (4159:4159:4159))
        (PORT d[9] (4193:4193:4193) (4377:4377:4377))
        (PORT d[10] (3261:3261:3261) (3263:3263:3263))
        (PORT d[11] (3140:3140:3140) (3138:3138:3138))
        (PORT clk (2197:2197:2197) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a113.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2119:2119:2119) (1951:1951:1951))
        (PORT clk (2197:2197:2197) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a113.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2237:2237:2237))
        (PORT d[0] (2662:2662:2662) (2505:2505:2505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a113.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a113.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2238:2238:2238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a113.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a113.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a113.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3205:3205:3205) (3118:3118:3118))
        (PORT d[1] (3671:3671:3671) (3656:3656:3656))
        (PORT d[2] (2408:2408:2408) (2409:2409:2409))
        (PORT d[3] (4373:4373:4373) (4370:4370:4370))
        (PORT d[4] (4094:4094:4094) (3924:3924:3924))
        (PORT d[5] (3452:3452:3452) (3317:3317:3317))
        (PORT d[6] (3293:3293:3293) (3258:3258:3258))
        (PORT d[7] (3424:3424:3424) (3273:3273:3273))
        (PORT d[8] (2796:2796:2796) (2809:2809:2809))
        (PORT d[9] (2826:2826:2826) (2851:2851:2851))
        (PORT d[10] (4323:4323:4323) (4134:4134:4134))
        (PORT d[11] (2700:2700:2700) (2688:2688:2688))
        (PORT clk (2158:2158:2158) (2156:2156:2156))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a113.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2156:2156:2156))
        (PORT d[0] (2067:2067:2067) (1929:1929:1929))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a113.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a113.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a113.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[2\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1459:1459:1459) (1330:1330:1330))
        (PORT datab (634:634:634) (587:587:587))
        (PORT datac (1649:1649:1649) (1607:1607:1607))
        (PORT datad (1335:1335:1335) (1325:1325:1325))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[2\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (979:979:979) (962:962:962))
        (PORT datad (1001:1001:1001) (991:991:991))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a89.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1306:1306:1306) (1229:1229:1229))
        (PORT clk (2230:2230:2230) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a89.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3247:3247:3247) (3145:3145:3145))
        (PORT d[1] (2466:2466:2466) (2484:2484:2484))
        (PORT d[2] (3472:3472:3472) (3467:3467:3467))
        (PORT d[3] (3475:3475:3475) (3339:3339:3339))
        (PORT d[4] (3460:3460:3460) (3330:3330:3330))
        (PORT d[5] (3501:3501:3501) (3424:3424:3424))
        (PORT d[6] (2381:2381:2381) (2329:2329:2329))
        (PORT d[7] (3482:3482:3482) (3346:3346:3346))
        (PORT d[8] (2590:2590:2590) (2565:2565:2565))
        (PORT d[9] (4102:4102:4102) (4225:4225:4225))
        (PORT d[10] (3683:3683:3683) (3755:3755:3755))
        (PORT d[11] (3410:3410:3410) (3404:3404:3404))
        (PORT d[12] (3881:3881:3881) (3946:3946:3946))
        (PORT clk (2227:2227:2227) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a89.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1524:1524:1524) (1393:1393:1393))
        (PORT clk (2227:2227:2227) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2268:2268:2268))
        (PORT d[0] (2067:2067:2067) (1947:1947:1947))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a89.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2269:2269:2269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a89.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a89.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a89.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3350:3350:3350) (3266:3266:3266))
        (PORT d[1] (3423:3423:3423) (3404:3404:3404))
        (PORT d[2] (4113:4113:4113) (4107:4107:4107))
        (PORT d[3] (4131:4131:4131) (4140:4140:4140))
        (PORT d[4] (5383:5383:5383) (5214:5214:5214))
        (PORT d[5] (4046:4046:4046) (4112:4112:4112))
        (PORT d[6] (5103:5103:5103) (5098:5098:5098))
        (PORT d[7] (4949:4949:4949) (4871:4871:4871))
        (PORT d[8] (3942:3942:3942) (4013:4013:4013))
        (PORT d[9] (3188:3188:3188) (3205:3205:3205))
        (PORT d[10] (2264:2264:2264) (2191:2191:2191))
        (PORT d[11] (3181:3181:3181) (3215:3215:3215))
        (PORT d[12] (4589:4589:4589) (4540:4540:4540))
        (PORT clk (2188:2188:2188) (2187:2187:2187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2187:2187:2187))
        (PORT d[0] (1331:1331:1331) (1191:1191:1191))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a89.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a89.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a95.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7094:7094:7094) (6721:6721:6721))
        (PORT clk (2208:2208:2208) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a95.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2821:2821:2821) (2700:2700:2700))
        (PORT d[1] (2043:2043:2043) (2037:2037:2037))
        (PORT d[2] (2050:2050:2050) (2038:2038:2038))
        (PORT d[3] (2772:2772:2772) (2650:2650:2650))
        (PORT d[4] (3119:3119:3119) (2990:2990:2990))
        (PORT d[5] (3160:3160:3160) (3090:3090:3090))
        (PORT d[6] (3529:3529:3529) (3576:3576:3576))
        (PORT d[7] (2812:2812:2812) (2701:2701:2701))
        (PORT d[8] (2554:2554:2554) (2487:2487:2487))
        (PORT d[9] (3043:3043:3043) (3167:3167:3167))
        (PORT d[10] (2689:2689:2689) (2800:2800:2800))
        (PORT d[11] (3897:3897:3897) (3876:3876:3876))
        (PORT d[12] (2933:2933:2933) (3037:3037:3037))
        (PORT clk (2205:2205:2205) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a95.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1845:1845:1845) (1705:1705:1705))
        (PORT clk (2205:2205:2205) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2246:2246:2246))
        (PORT d[0] (2388:2388:2388) (2259:2259:2259))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a95.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a95.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a95.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a95.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4922:4922:4922) (4888:4888:4888))
        (PORT d[1] (2987:2987:2987) (2973:2973:2973))
        (PORT d[2] (3261:3261:3261) (3334:3334:3334))
        (PORT d[3] (3107:3107:3107) (3107:3107:3107))
        (PORT d[4] (4939:4939:4939) (4849:4849:4849))
        (PORT d[5] (3691:3691:3691) (3758:3758:3758))
        (PORT d[6] (3838:3838:3838) (3876:3876:3876))
        (PORT d[7] (4705:4705:4705) (4689:4689:4689))
        (PORT d[8] (3617:3617:3617) (3686:3686:3686))
        (PORT d[9] (3122:3122:3122) (3123:3123:3123))
        (PORT d[10] (3342:3342:3342) (3417:3417:3417))
        (PORT d[11] (2832:2832:2832) (2853:2853:2853))
        (PORT d[12] (5671:5671:5671) (5668:5668:5668))
        (PORT clk (2166:2166:2166) (2165:2165:2165))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2165:2165:2165))
        (PORT d[0] (1969:1969:1969) (1788:1788:1788))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a95.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a95.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[2\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1711:1711:1711) (1674:1674:1674))
        (PORT datab (1407:1407:1407) (1268:1268:1268))
        (PORT datac (1649:1649:1649) (1636:1636:1636))
        (PORT datad (1324:1324:1324) (1255:1255:1255))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a92.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7163:7163:7163) (6806:6806:6806))
        (PORT clk (2190:2190:2190) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a92.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2822:2822:2822) (2714:2714:2714))
        (PORT d[1] (2488:2488:2488) (2509:2509:2509))
        (PORT d[2] (2755:2755:2755) (2759:2759:2759))
        (PORT d[3] (3376:3376:3376) (3214:3214:3214))
        (PORT d[4] (2835:2835:2835) (2720:2720:2720))
        (PORT d[5] (3150:3150:3150) (3080:3080:3080))
        (PORT d[6] (2708:2708:2708) (2659:2659:2659))
        (PORT d[7] (2813:2813:2813) (2702:2702:2702))
        (PORT d[8] (3491:3491:3491) (3411:3411:3411))
        (PORT d[9] (3701:3701:3701) (3836:3836:3836))
        (PORT d[10] (3655:3655:3655) (3717:3717:3717))
        (PORT d[11] (3158:3158:3158) (3166:3166:3166))
        (PORT d[12] (3224:3224:3224) (3307:3307:3307))
        (PORT clk (2187:2187:2187) (2225:2225:2225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a92.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1532:1532:1532) (1397:1397:1397))
        (PORT clk (2187:2187:2187) (2225:2225:2225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2229:2229:2229))
        (PORT d[0] (2075:2075:2075) (1951:1951:1951))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a92.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2230:2230:2230))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a92.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2230:2230:2230))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a92.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3009:3009:3009) (2925:2925:2925))
        (PORT d[1] (2737:2737:2737) (2735:2735:2735))
        (PORT d[2] (3222:3222:3222) (3259:3259:3259))
        (PORT d[3] (4086:4086:4086) (4075:4075:4075))
        (PORT d[4] (4142:4142:4142) (4025:4025:4025))
        (PORT d[5] (3704:3704:3704) (3779:3779:3779))
        (PORT d[6] (4450:4450:4450) (4466:4466:4466))
        (PORT d[7] (4300:4300:4300) (4240:4240:4240))
        (PORT d[8] (3599:3599:3599) (3673:3673:3673))
        (PORT d[9] (2821:2821:2821) (2842:2842:2842))
        (PORT d[10] (3673:3673:3673) (3733:3733:3733))
        (PORT d[11] (2869:2869:2869) (2909:2909:2909))
        (PORT d[12] (4575:4575:4575) (4519:4519:4519))
        (PORT clk (2148:2148:2148) (2148:2148:2148))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2148:2148:2148))
        (PORT d[0] (1535:1535:1535) (1481:1481:1481))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2149:2149:2149))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a92.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2149:2149:2149))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2149:2149:2149))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a86.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6854:6854:6854) (6504:6504:6504))
        (PORT clk (2214:2214:2214) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a86.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2827:2827:2827) (2707:2707:2707))
        (PORT d[1] (2095:2095:2095) (2087:2087:2087))
        (PORT d[2] (2308:2308:2308) (2277:2277:2277))
        (PORT d[3] (2826:2826:2826) (2714:2714:2714))
        (PORT d[4] (3121:3121:3121) (3005:3005:3005))
        (PORT d[5] (3160:3160:3160) (3091:3091:3091))
        (PORT d[6] (3247:3247:3247) (3318:3318:3318))
        (PORT d[7] (2909:2909:2909) (2814:2814:2814))
        (PORT d[8] (2529:2529:2529) (2467:2467:2467))
        (PORT d[9] (3025:3025:3025) (3151:3151:3151))
        (PORT d[10] (2734:2734:2734) (2842:2842:2842))
        (PORT d[11] (3601:3601:3601) (3603:3603:3603))
        (PORT d[12] (2464:2464:2464) (2508:2508:2508))
        (PORT clk (2211:2211:2211) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a86.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1928:1928:1928) (1781:1781:1781))
        (PORT clk (2211:2211:2211) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2253:2253:2253))
        (PORT d[0] (2462:2462:2462) (2338:2338:2338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a86.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2254:2254:2254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a86.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a86.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a86.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4644:4644:4644) (4629:4629:4629))
        (PORT d[1] (3018:3018:3018) (3009:3009:3009))
        (PORT d[2] (3551:3551:3551) (3608:3608:3608))
        (PORT d[3] (3095:3095:3095) (3096:3096:3096))
        (PORT d[4] (4646:4646:4646) (4574:4574:4574))
        (PORT d[5] (3670:3670:3670) (3742:3742:3742))
        (PORT d[6] (4198:4198:4198) (4207:4207:4207))
        (PORT d[7] (4400:4400:4400) (4390:4390:4390))
        (PORT d[8] (4133:4133:4133) (4160:4160:4160))
        (PORT d[9] (3094:3094:3094) (3098:3098:3098))
        (PORT d[10] (3574:3574:3574) (3632:3632:3632))
        (PORT d[11] (2804:2804:2804) (2826:2826:2826))
        (PORT d[12] (5677:5677:5677) (5674:5674:5674))
        (PORT clk (2172:2172:2172) (2172:2172:2172))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2172:2172:2172))
        (PORT d[0] (1470:1470:1470) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a86.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a86.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2173:2173:2173))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[2\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1712:1712:1712) (1675:1675:1675))
        (PORT datab (1441:1441:1441) (1295:1295:1295))
        (PORT datac (1656:1656:1656) (1645:1645:1645))
        (PORT datad (1537:1537:1537) (1440:1440:1440))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a80.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1874:1874:1874) (1769:1769:1769))
        (PORT clk (2200:2200:2200) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a80.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2560:2560:2560) (2468:2468:2468))
        (PORT d[1] (2457:2457:2457) (2477:2477:2477))
        (PORT d[2] (2731:2731:2731) (2736:2736:2736))
        (PORT d[3] (2832:2832:2832) (2711:2711:2711))
        (PORT d[4] (2502:2502:2502) (2404:2404:2404))
        (PORT d[5] (2831:2831:2831) (2768:2768:2768))
        (PORT d[6] (2419:2419:2419) (2381:2381:2381))
        (PORT d[7] (2520:2520:2520) (2430:2430:2430))
        (PORT d[8] (3508:3508:3508) (3439:3439:3439))
        (PORT d[9] (4100:4100:4100) (4224:4224:4224))
        (PORT d[10] (2982:2982:2982) (3080:3080:3080))
        (PORT d[11] (3118:3118:3118) (3126:3126:3126))
        (PORT d[12] (3225:3225:3225) (3308:3308:3308))
        (PORT clk (2197:2197:2197) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a80.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1515:1515:1515) (1391:1391:1391))
        (PORT clk (2197:2197:2197) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2237:2237:2237))
        (PORT d[0] (2058:2058:2058) (1945:1945:1945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a80.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2238:2238:2238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a80.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a80.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a80.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2653:2653:2653) (2587:2587:2587))
        (PORT d[1] (3047:3047:3047) (3027:3027:3027))
        (PORT d[2] (3198:3198:3198) (3234:3234:3234))
        (PORT d[3] (4087:4087:4087) (4075:4075:4075))
        (PORT d[4] (4740:4740:4740) (4574:4574:4574))
        (PORT d[5] (3679:3679:3679) (3756:3756:3756))
        (PORT d[6] (4490:4490:4490) (4508:4508:4508))
        (PORT d[7] (4276:4276:4276) (4216:4216:4216))
        (PORT d[8] (3607:3607:3607) (3681:3681:3681))
        (PORT d[9] (2812:2812:2812) (2834:2834:2834))
        (PORT d[10] (2317:2317:2317) (2250:2250:2250))
        (PORT d[11] (2580:2580:2580) (2630:2630:2630))
        (PORT d[12] (4569:4569:4569) (4512:4512:4512))
        (PORT clk (2158:2158:2158) (2156:2156:2156))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2156:2156:2156))
        (PORT d[0] (1721:1721:1721) (1578:1578:1578))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a80.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a80.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a74.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7604:7604:7604) (7259:7259:7259))
        (PORT clk (2203:2203:2203) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a74.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3798:3798:3798) (3686:3686:3686))
        (PORT d[1] (2762:2762:2762) (2774:2774:2774))
        (PORT d[2] (2655:2655:2655) (2647:2647:2647))
        (PORT d[3] (3877:3877:3877) (3672:3672:3672))
        (PORT d[4] (3909:3909:3909) (3703:3703:3703))
        (PORT d[5] (3462:3462:3462) (3400:3400:3400))
        (PORT d[6] (3024:3024:3024) (2894:2894:2894))
        (PORT d[7] (3847:3847:3847) (3632:3632:3632))
        (PORT d[8] (3062:3062:3062) (3061:3061:3061))
        (PORT d[9] (3460:3460:3460) (3615:3615:3615))
        (PORT d[10] (2668:2668:2668) (2784:2784:2784))
        (PORT d[11] (4081:4081:4081) (3973:3973:3973))
        (PORT d[12] (3246:3246:3246) (3328:3328:3328))
        (PORT clk (2200:2200:2200) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a74.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2897:2897:2897) (2664:2664:2664))
        (PORT clk (2200:2200:2200) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2239:2239:2239))
        (PORT d[0] (3440:3440:3440) (3218:3218:3218))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a74.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2240:2240:2240))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a74.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a74.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2240:2240:2240))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a74.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4270:4270:4270) (4054:4054:4054))
        (PORT d[1] (3489:3489:3489) (3531:3531:3531))
        (PORT d[2] (2149:2149:2149) (2178:2178:2178))
        (PORT d[3] (4796:4796:4796) (4813:4813:4813))
        (PORT d[4] (5208:5208:5208) (5102:5102:5102))
        (PORT d[5] (2949:2949:2949) (3016:3016:3016))
        (PORT d[6] (3720:3720:3720) (3712:3712:3712))
        (PORT d[7] (4059:4059:4059) (4057:4057:4057))
        (PORT d[8] (3758:3758:3758) (3757:3757:3757))
        (PORT d[9] (2921:2921:2921) (2873:2873:2873))
        (PORT d[10] (3224:3224:3224) (3057:3057:3057))
        (PORT d[11] (2824:2824:2824) (2825:2825:2825))
        (PORT d[12] (5007:5007:5007) (4857:4857:4857))
        (PORT clk (2161:2161:2161) (2158:2158:2158))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2158:2158:2158))
        (PORT d[0] (2582:2582:2582) (2417:2417:2417))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2159:2159:2159))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a74.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2159:2159:2159))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a74.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2159:2159:2159))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[2\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1711:1711:1711) (1675:1675:1675))
        (PORT datab (1395:1395:1395) (1268:1268:1268))
        (PORT datac (1651:1651:1651) (1639:1639:1639))
        (PORT datad (1926:1926:1926) (1837:1837:1837))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a83.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7124:7124:7124) (6765:6765:6765))
        (PORT clk (2199:2199:2199) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a83.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2838:2838:2838) (2720:2720:2720))
        (PORT d[1] (2036:2036:2036) (2026:2026:2026))
        (PORT d[2] (2007:2007:2007) (1993:1993:1993))
        (PORT d[3] (2450:2450:2450) (2358:2358:2358))
        (PORT d[4] (3413:3413:3413) (3286:3286:3286))
        (PORT d[5] (2812:2812:2812) (2748:2748:2748))
        (PORT d[6] (3530:3530:3530) (3577:3577:3577))
        (PORT d[7] (2334:2334:2334) (2268:2268:2268))
        (PORT d[8] (2191:2191:2191) (2143:2143:2143))
        (PORT d[9] (3100:3100:3100) (3225:3225:3225))
        (PORT d[10] (2833:2833:2833) (2862:2862:2862))
        (PORT d[11] (3246:3246:3246) (3260:3260:3260))
        (PORT d[12] (2751:2751:2751) (2784:2784:2784))
        (PORT clk (2196:2196:2196) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a83.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2007:2007:2007) (1891:1891:1891))
        (PORT clk (2196:2196:2196) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2238:2238:2238))
        (PORT d[0] (2550:2550:2550) (2445:2445:2445))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a83.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2239:2239:2239))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a83.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a83.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a83.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4967:4967:4967) (4929:4929:4929))
        (PORT d[1] (3337:3337:3337) (3317:3317:3317))
        (PORT d[2] (3904:3904:3904) (3956:3956:3956))
        (PORT d[3] (3146:3146:3146) (3141:3141:3141))
        (PORT d[4] (4630:4630:4630) (4559:4559:4559))
        (PORT d[5] (4230:4230:4230) (4245:4245:4245))
        (PORT d[6] (4522:4522:4522) (4534:4534:4534))
        (PORT d[7] (4731:4731:4731) (4719:4719:4719))
        (PORT d[8] (3596:3596:3596) (3674:3674:3674))
        (PORT d[9] (3294:3294:3294) (3275:3275:3275))
        (PORT d[10] (3662:3662:3662) (3730:3730:3730))
        (PORT d[11] (3111:3111:3111) (3126:3126:3126))
        (PORT d[12] (4607:4607:4607) (4553:4553:4553))
        (PORT clk (2157:2157:2157) (2157:2157:2157))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2157:2157:2157))
        (PORT d[0] (1172:1172:1172) (1079:1079:1079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a83.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a83.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a77.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1585:1585:1585) (1495:1495:1495))
        (PORT clk (2220:2220:2220) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a77.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2904:2904:2904) (2809:2809:2809))
        (PORT d[1] (2473:2473:2473) (2489:2489:2489))
        (PORT d[2] (3088:3088:3088) (3090:3090:3090))
        (PORT d[3] (3166:3166:3166) (3044:3044:3044))
        (PORT d[4] (3451:3451:3451) (3322:3322:3322))
        (PORT d[5] (3478:3478:3478) (3399:3399:3399))
        (PORT d[6] (2368:2368:2368) (2328:2328:2328))
        (PORT d[7] (3443:3443:3443) (3308:3308:3308))
        (PORT d[8] (3874:3874:3874) (3793:3793:3793))
        (PORT d[9] (3427:3427:3427) (3572:3572:3572))
        (PORT d[10] (3358:3358:3358) (3442:3442:3442))
        (PORT d[11] (3390:3390:3390) (3378:3378:3378))
        (PORT d[12] (3564:3564:3564) (3640:3640:3640))
        (PORT clk (2217:2217:2217) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a77.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1533:1533:1533) (1391:1391:1391))
        (PORT clk (2217:2217:2217) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2256:2256:2256))
        (PORT d[0] (2076:2076:2076) (1945:1945:1945))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a77.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a77.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a77.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a77.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3337:3337:3337) (3240:3240:3240))
        (PORT d[1] (3365:3365:3365) (3331:3331:3331))
        (PORT d[2] (3522:3522:3522) (3549:3549:3549))
        (PORT d[3] (4414:4414:4414) (4404:4404:4404))
        (PORT d[4] (5049:5049:5049) (4887:4887:4887))
        (PORT d[5] (4038:4038:4038) (4103:4103:4103))
        (PORT d[6] (4820:4820:4820) (4826:4826:4826))
        (PORT d[7] (4618:4618:4618) (4552:4552:4552))
        (PORT d[8] (3966:3966:3966) (4035:4035:4035))
        (PORT d[9] (3116:3116:3116) (3133:3133:3133))
        (PORT d[10] (2324:2324:2324) (2256:2256:2256))
        (PORT d[11] (2881:2881:2881) (2927:2927:2927))
        (PORT d[12] (4593:4593:4593) (4541:4541:4541))
        (PORT clk (2178:2178:2178) (2175:2175:2175))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2175:2175:2175))
        (PORT d[0] (1598:1598:1598) (1411:1411:1411))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a77.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a77.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[2\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1711:1711:1711) (1675:1675:1675))
        (PORT datab (1335:1335:1335) (1238:1238:1238))
        (PORT datac (1650:1650:1650) (1638:1638:1638))
        (PORT datad (887:887:887) (804:804:804))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[2\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (1679:1679:1679) (1635:1635:1635))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[2\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (255:255:255))
        (PORT datab (1681:1681:1681) (1638:1638:1638))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a65.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4837:4837:4837) (4579:4579:4579))
        (PORT clk (2254:2254:2254) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a65.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1320:1320:1320) (1280:1280:1280))
        (PORT d[1] (5235:5235:5235) (5287:5287:5287))
        (PORT d[2] (4861:4861:4861) (4905:4905:4905))
        (PORT d[3] (1889:1889:1889) (1830:1830:1830))
        (PORT d[4] (5647:5647:5647) (5589:5589:5589))
        (PORT d[5] (4667:4667:4667) (4577:4577:4577))
        (PORT d[6] (1404:1404:1404) (1382:1382:1382))
        (PORT d[7] (4024:4024:4024) (3910:3910:3910))
        (PORT d[8] (1297:1297:1297) (1273:1273:1273))
        (PORT d[9] (4093:4093:4093) (4198:4198:4198))
        (PORT d[10] (4625:4625:4625) (4576:4576:4576))
        (PORT d[11] (4296:4296:4296) (4286:4286:4286))
        (PORT d[12] (1400:1400:1400) (1388:1388:1388))
        (PORT clk (2251:2251:2251) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a65.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1585:1585:1585) (1462:1462:1462))
        (PORT clk (2251:2251:2251) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2291:2291:2291))
        (PORT d[0] (2128:2128:2128) (2016:2016:2016))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a65.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2292:2292:2292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a65.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a65.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a65.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1455:1455:1455) (1437:1437:1437))
        (PORT d[1] (2320:2320:2320) (2310:2310:2310))
        (PORT d[2] (4109:4109:4109) (4089:4089:4089))
        (PORT d[3] (1461:1461:1461) (1438:1438:1438))
        (PORT d[4] (2073:2073:2073) (2017:2017:2017))
        (PORT d[5] (1457:1457:1457) (1446:1446:1446))
        (PORT d[6] (1441:1441:1441) (1435:1435:1435))
        (PORT d[7] (5339:5339:5339) (5096:5096:5096))
        (PORT d[8] (3870:3870:3870) (3874:3874:3874))
        (PORT d[9] (5051:5051:5051) (5008:5008:5008))
        (PORT d[10] (1771:1771:1771) (1765:1765:1765))
        (PORT d[11] (3711:3711:3711) (3675:3675:3675))
        (PORT d[12] (4222:4222:4222) (4153:4153:4153))
        (PORT clk (2212:2212:2212) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2210:2210:2210))
        (PORT d[0] (868:868:868) (794:794:794))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a65.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a65.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a68.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2512:2512:2512) (2364:2364:2364))
        (PORT clk (2226:2226:2226) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3417:3417:3417) (3388:3388:3388))
        (PORT d[1] (4670:4670:4670) (4780:4780:4780))
        (PORT d[2] (3151:3151:3151) (3176:3176:3176))
        (PORT d[3] (2683:2683:2683) (2656:2656:2656))
        (PORT d[4] (5164:5164:5164) (5184:5184:5184))
        (PORT d[5] (5246:5246:5246) (5212:5212:5212))
        (PORT d[6] (3599:3599:3599) (3634:3634:3634))
        (PORT d[7] (4118:4118:4118) (4041:4041:4041))
        (PORT d[8] (4083:4083:4083) (4100:4100:4100))
        (PORT d[9] (4589:4589:4589) (4796:4796:4796))
        (PORT d[10] (5402:5402:5402) (5459:5459:5459))
        (PORT d[11] (3867:3867:3867) (3779:3779:3779))
        (PORT d[12] (3645:3645:3645) (3763:3763:3763))
        (PORT clk (2223:2223:2223) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a68.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3167:3167:3167) (2898:2898:2898))
        (PORT clk (2223:2223:2223) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2262:2262:2262))
        (PORT d[0] (3412:3412:3412) (3180:3180:3180))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a68.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a68.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a68.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3903:3903:3903) (3822:3822:3822))
        (PORT d[1] (3103:3103:3103) (3098:3098:3098))
        (PORT d[2] (2186:2186:2186) (2206:2206:2206))
        (PORT d[3] (3827:3827:3827) (3856:3856:3856))
        (PORT d[4] (3820:3820:3820) (3672:3672:3672))
        (PORT d[5] (2554:2554:2554) (2599:2599:2599))
        (PORT d[6] (3027:3027:3027) (2982:2982:2982))
        (PORT d[7] (3852:3852:3852) (3792:3792:3792))
        (PORT d[8] (2800:2800:2800) (2789:2789:2789))
        (PORT d[9] (2721:2721:2721) (2701:2701:2701))
        (PORT d[10] (2950:2950:2950) (2778:2778:2778))
        (PORT d[11] (2527:2527:2527) (2546:2546:2546))
        (PORT d[12] (4352:4352:4352) (4175:4175:4175))
        (PORT clk (2184:2184:2184) (2181:2181:2181))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2181:2181:2181))
        (PORT d[0] (2629:2629:2629) (2355:2355:2355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2182:2182:2182))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a62.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6074:6074:6074) (5657:5657:5657))
        (PORT clk (2237:2237:2237) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4310:4310:4310) (4115:4115:4115))
        (PORT d[1] (4689:4689:4689) (4677:4677:4677))
        (PORT d[2] (2867:2867:2867) (2911:2911:2911))
        (PORT d[3] (4233:4233:4233) (4266:4266:4266))
        (PORT d[4] (5041:5041:5041) (4998:4998:4998))
        (PORT d[5] (5225:5225:5225) (5169:5169:5169))
        (PORT d[6] (1769:1769:1769) (1766:1766:1766))
        (PORT d[7] (3354:3354:3354) (3237:3237:3237))
        (PORT d[8] (3297:3297:3297) (3298:3298:3298))
        (PORT d[9] (4880:4880:4880) (4952:4952:4952))
        (PORT d[10] (4310:4310:4310) (4334:4334:4334))
        (PORT d[11] (5288:5288:5288) (5180:5180:5180))
        (PORT d[12] (3957:3957:3957) (4032:4032:4032))
        (PORT clk (2234:2234:2234) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a62.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3189:3189:3189) (2923:2923:2923))
        (PORT clk (2234:2234:2234) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2274:2274:2274))
        (PORT d[0] (3732:3732:3732) (3477:3477:3477))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a62.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2275:2275:2275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a62.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a62.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4880:4880:4880) (4633:4633:4633))
        (PORT d[1] (2992:2992:2992) (2944:2944:2944))
        (PORT d[2] (3841:3841:3841) (3839:3839:3839))
        (PORT d[3] (3700:3700:3700) (3662:3662:3662))
        (PORT d[4] (4625:4625:4625) (4398:4398:4398))
        (PORT d[5] (3320:3320:3320) (3388:3388:3388))
        (PORT d[6] (5738:5738:5738) (5434:5434:5434))
        (PORT d[7] (4738:4738:4738) (4686:4686:4686))
        (PORT d[8] (3494:3494:3494) (3491:3491:3491))
        (PORT d[9] (4477:4477:4477) (4480:4480:4480))
        (PORT d[10] (4697:4697:4697) (4500:4500:4500))
        (PORT d[11] (3616:3616:3616) (3699:3699:3699))
        (PORT d[12] (6289:6289:6289) (6198:6198:6198))
        (PORT clk (2195:2195:2195) (2193:2193:2193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2193:2193:2193))
        (PORT d[0] (1997:1997:1997) (1950:1950:1950))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|_\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1912:1912:1912) (1845:1845:1845))
        (PORT datab (1338:1338:1338) (1303:1303:1303))
        (PORT datac (1666:1666:1666) (1510:1510:1510))
        (PORT datad (1338:1338:1338) (1327:1327:1327))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a71.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4156:4156:4156) (3905:3905:3905))
        (PORT clk (2243:2243:2243) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a71.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3222:3222:3222) (3150:3150:3150))
        (PORT d[1] (4612:4612:4612) (4687:4687:4687))
        (PORT d[2] (4228:4228:4228) (4301:4301:4301))
        (PORT d[3] (3394:3394:3394) (3408:3408:3408))
        (PORT d[4] (4932:4932:4932) (4891:4891:4891))
        (PORT d[5] (4078:4078:4078) (4012:4012:4012))
        (PORT d[6] (3425:3425:3425) (3428:3428:3428))
        (PORT d[7] (3330:3330:3330) (3234:3234:3234))
        (PORT d[8] (5350:5350:5350) (5332:5332:5332))
        (PORT d[9] (4806:4806:4806) (4964:4964:4964))
        (PORT d[10] (3940:3940:3940) (3904:3904:3904))
        (PORT d[11] (3667:3667:3667) (3680:3680:3680))
        (PORT d[12] (5461:5461:5461) (5617:5617:5617))
        (PORT clk (2240:2240:2240) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a71.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1279:1279:1279) (1176:1176:1176))
        (PORT clk (2240:2240:2240) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2279:2279:2279))
        (PORT d[0] (1822:1822:1822) (1730:1730:1730))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a71.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2280:2280:2280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a71.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a71.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a71.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2372:2372:2372) (2324:2324:2324))
        (PORT d[1] (2369:2369:2369) (2365:2365:2365))
        (PORT d[2] (3752:3752:3752) (3739:3739:3739))
        (PORT d[3] (4382:4382:4382) (4338:4338:4338))
        (PORT d[4] (3298:3298:3298) (3194:3194:3194))
        (PORT d[5] (2086:2086:2086) (2060:2060:2060))
        (PORT d[6] (2355:2355:2355) (2318:2318:2318))
        (PORT d[7] (4688:4688:4688) (4471:4471:4471))
        (PORT d[8] (3190:3190:3190) (3208:3208:3208))
        (PORT d[9] (4727:4727:4727) (4695:4695:4695))
        (PORT d[10] (2072:2072:2072) (2040:2040:2040))
        (PORT d[11] (2814:2814:2814) (2845:2845:2845))
        (PORT d[12] (4587:4587:4587) (4500:4500:4500))
        (PORT clk (2201:2201:2201) (2198:2198:2198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2198:2198:2198))
        (PORT d[0] (628:628:628) (569:569:569))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a71.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a71.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|_\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1360:1360:1360) (1361:1361:1361))
        (PORT datab (994:994:994) (950:950:950))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (1321:1321:1321) (1248:1248:1248))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a59.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3057:3057:3057) (2887:2887:2887))
        (PORT clk (2212:2212:2212) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2660:2660:2660) (2621:2621:2621))
        (PORT d[1] (4563:4563:4563) (4640:4640:4640))
        (PORT d[2] (3924:3924:3924) (4001:4001:4001))
        (PORT d[3] (3416:3416:3416) (3436:3436:3436))
        (PORT d[4] (4776:4776:4776) (4813:4813:4813))
        (PORT d[5] (4203:4203:4203) (4165:4165:4165))
        (PORT d[6] (2725:2725:2725) (2734:2734:2734))
        (PORT d[7] (4086:4086:4086) (4002:4002:4002))
        (PORT d[8] (4125:4125:4125) (4182:4182:4182))
        (PORT d[9] (4828:4828:4828) (4990:4990:4990))
        (PORT d[10] (3830:3830:3830) (3788:3788:3788))
        (PORT d[11] (3094:3094:3094) (3093:3093:3093))
        (PORT d[12] (4411:4411:4411) (4584:4584:4584))
        (PORT clk (2209:2209:2209) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a59.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2073:2073:2073) (1902:1902:1902))
        (PORT clk (2209:2209:2209) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2248:2248:2248))
        (PORT d[0] (2616:2616:2616) (2456:2456:2456))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a59.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2249:2249:2249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a59.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a59.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2888:2888:2888) (2808:2808:2808))
        (PORT d[1] (3667:3667:3667) (3656:3656:3656))
        (PORT d[2] (2448:2448:2448) (2455:2455:2455))
        (PORT d[3] (4113:4113:4113) (4124:4124:4124))
        (PORT d[4] (3530:3530:3530) (3384:3384:3384))
        (PORT d[5] (3503:3503:3503) (3370:3370:3370))
        (PORT d[6] (3314:3314:3314) (3282:3282:3282))
        (PORT d[7] (3445:3445:3445) (3295:3295:3295))
        (PORT d[8] (3736:3736:3736) (3699:3699:3699))
        (PORT d[9] (2804:2804:2804) (2828:2828:2828))
        (PORT d[10] (3924:3924:3924) (3723:3723:3723))
        (PORT d[11] (2414:2414:2414) (2421:2421:2421))
        (PORT d[12] (3400:3400:3400) (3249:3249:3249))
        (PORT clk (2170:2170:2170) (2167:2167:2167))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2167:2167:2167))
        (PORT d[0] (1656:1656:1656) (1499:1499:1499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a50.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3420:3420:3420) (3241:3241:3241))
        (PORT clk (2185:2185:2185) (2222:2222:2222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2689:2689:2689) (2654:2654:2654))
        (PORT d[1] (4243:4243:4243) (4326:4326:4326))
        (PORT d[2] (3866:3866:3866) (3917:3917:3917))
        (PORT d[3] (3087:3087:3087) (3109:3109:3109))
        (PORT d[4] (5137:5137:5137) (5162:5162:5162))
        (PORT d[5] (4000:4000:4000) (4001:4001:4001))
        (PORT d[6] (2528:2528:2528) (2568:2568:2568))
        (PORT d[7] (3796:3796:3796) (3718:3718:3718))
        (PORT d[8] (3827:3827:3827) (3895:3895:3895))
        (PORT d[9] (4510:4510:4510) (4679:4679:4679))
        (PORT d[10] (3301:3301:3301) (3302:3302:3302))
        (PORT d[11] (3214:3214:3214) (3211:3211:3211))
        (PORT d[12] (4111:4111:4111) (4295:4295:4295))
        (PORT clk (2182:2182:2182) (2218:2218:2218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a50.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2449:2449:2449) (2264:2264:2264))
        (PORT clk (2182:2182:2182) (2218:2218:2218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2222:2222:2222))
        (PORT d[0] (2992:2992:2992) (2818:2818:2818))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a50.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2223:2223:2223))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a50.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2223:2223:2223))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a50.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3197:3197:3197) (3101:3101:3101))
        (PORT d[1] (3037:3037:3037) (3055:3055:3055))
        (PORT d[2] (2401:2401:2401) (2403:2403:2403))
        (PORT d[3] (3798:3798:3798) (3811:3811:3811))
        (PORT d[4] (3844:3844:3844) (3681:3681:3681))
        (PORT d[5] (3122:3122:3122) (2998:2998:2998))
        (PORT d[6] (3262:3262:3262) (3222:3222:3222))
        (PORT d[7] (3140:3140:3140) (2998:2998:2998))
        (PORT d[8] (2758:2758:2758) (2776:2776:2776))
        (PORT d[9] (3140:3140:3140) (3152:3152:3152))
        (PORT d[10] (4277:4277:4277) (4084:4084:4084))
        (PORT d[11] (2707:2707:2707) (2695:2695:2695))
        (PORT d[12] (3078:3078:3078) (2943:2943:2943))
        (PORT clk (2143:2143:2143) (2141:2141:2141))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2141:2141:2141))
        (PORT d[0] (1994:1994:1994) (1825:1825:1825))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2142:2142:2142))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2142:2142:2142))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2142:2142:2142))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a56.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2839:2839:2839) (2674:2674:2674))
        (PORT clk (2218:2218:2218) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2795:2795:2795) (2795:2795:2795))
        (PORT d[1] (4295:4295:4295) (4404:4404:4404))
        (PORT d[2] (3131:3131:3131) (3166:3166:3166))
        (PORT d[3] (2442:2442:2442) (2453:2453:2453))
        (PORT d[4] (4532:4532:4532) (4574:4574:4574))
        (PORT d[5] (4644:4644:4644) (4635:4635:4635))
        (PORT d[6] (3244:3244:3244) (3287:3287:3287))
        (PORT d[7] (3476:3476:3476) (3421:3421:3421))
        (PORT d[8] (3443:3443:3443) (3487:3487:3487))
        (PORT d[9] (4570:4570:4570) (4773:4773:4773))
        (PORT d[10] (5305:5305:5305) (5332:5332:5332))
        (PORT d[11] (3211:3211:3211) (3144:3144:3144))
        (PORT d[12] (3669:3669:3669) (3785:3785:3785))
        (PORT clk (2215:2215:2215) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a56.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4018:4018:4018) (3824:3824:3824))
        (PORT clk (2215:2215:2215) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2252:2252:2252))
        (PORT d[0] (4561:4561:4561) (4378:4378:4378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a56.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2253:2253:2253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a56.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a56.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3551:3551:3551) (3481:3481:3481))
        (PORT d[1] (2754:2754:2754) (2766:2766:2766))
        (PORT d[2] (2166:2166:2166) (2187:2187:2187))
        (PORT d[3] (3702:3702:3702) (3691:3691:3691))
        (PORT d[4] (3435:3435:3435) (3288:3288:3288))
        (PORT d[5] (3262:3262:3262) (3315:3315:3315))
        (PORT d[6] (2689:2689:2689) (2665:2665:2665))
        (PORT d[7] (4009:4009:4009) (3980:3980:3980))
        (PORT d[8] (2776:2776:2776) (2779:2779:2779))
        (PORT d[9] (2706:2706:2706) (2682:2682:2682))
        (PORT d[10] (3321:3321:3321) (3140:3140:3140))
        (PORT d[11] (2169:2169:2169) (2203:2203:2203))
        (PORT d[12] (3521:3521:3521) (3408:3408:3408))
        (PORT clk (2176:2176:2176) (2171:2171:2171))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2171:2171:2171))
        (PORT d[0] (2354:2354:2354) (2213:2213:2213))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|_\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1663:1663:1663) (1620:1620:1620))
        (PORT datab (2319:2319:2319) (2233:2233:2233))
        (PORT datac (1527:1527:1527) (1453:1453:1453))
        (PORT datad (1336:1336:1336) (1325:1325:1325))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a53.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4498:4498:4498) (4244:4244:4244))
        (PORT clk (2252:2252:2252) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3592:3592:3592) (3499:3499:3499))
        (PORT d[1] (5240:5240:5240) (5292:5292:5292))
        (PORT d[2] (4855:4855:4855) (4898:4898:4898))
        (PORT d[3] (2228:2228:2228) (2165:2165:2165))
        (PORT d[4] (5613:5613:5613) (5554:5554:5554))
        (PORT d[5] (4660:4660:4660) (4571:4571:4571))
        (PORT d[6] (2785:2785:2785) (2811:2811:2811))
        (PORT d[7] (3977:3977:3977) (3863:3863:3863))
        (PORT d[8] (1924:1924:1924) (1875:1875:1875))
        (PORT d[9] (4485:4485:4485) (4660:4660:4660))
        (PORT d[10] (4266:4266:4266) (4226:4226:4226))
        (PORT d[11] (3983:3983:3983) (3986:3986:3986))
        (PORT d[12] (3721:3721:3721) (3895:3895:3895))
        (PORT clk (2249:2249:2249) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a53.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1321:1321:1321) (1216:1216:1216))
        (PORT clk (2249:2249:2249) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2289:2289:2289))
        (PORT d[0] (1864:1864:1864) (1770:1770:1770))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a53.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2290:2290:2290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a53.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a53.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1458:1458:1458) (1453:1453:1453))
        (PORT d[1] (2379:2379:2379) (2370:2370:2370))
        (PORT d[2] (4086:4086:4086) (4054:4054:4054))
        (PORT d[3] (4661:4661:4661) (4599:4599:4599))
        (PORT d[4] (1742:1742:1742) (1718:1718:1718))
        (PORT d[5] (1422:1422:1422) (1419:1419:1419))
        (PORT d[6] (2695:2695:2695) (2644:2644:2644))
        (PORT d[7] (1512:1512:1512) (1513:1513:1513))
        (PORT d[8] (3836:3836:3836) (3840:3840:3840))
        (PORT d[9] (5012:5012:5012) (4968:4968:4968))
        (PORT d[10] (2031:2031:2031) (2008:2008:2008))
        (PORT d[11] (3695:3695:3695) (3666:3666:3666))
        (PORT d[12] (4276:4276:4276) (4208:4208:4208))
        (PORT clk (2210:2210:2210) (2208:2208:2208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2208:2208:2208))
        (PORT d[0] (931:931:931) (854:854:854))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|_\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1359:1359:1359) (1359:1359:1359))
        (PORT datab (2132:2132:2132) (2004:2004:2004))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (1182:1182:1182) (1087:1087:1087))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[2\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1039:1039:1039) (1023:1023:1023))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (1001:1001:1001) (991:991:991))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[2\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1026:1026:1026) (1003:1003:1003))
        (PORT datab (1583:1583:1583) (1492:1492:1492))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (1001:1001:1001) (991:991:991))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ins\|typer_data_inst\|altsyncram_component\|auto_generated\|mux3\|result_node\[2\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (603:603:603) (562:562:562))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (1212:1212:1212) (1196:1196:1196))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2442:2442:2442) (2446:2446:2446))
        (PORT d[1] (2066:2066:2066) (2056:2056:2056))
        (PORT d[2] (2116:2116:2116) (2111:2111:2111))
        (PORT clk (2228:2228:2228) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2258:2258:2258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2527:2527:2527))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2176:2176:2176))
        (IOPATH (posedge clk) q (315:315:315) (315:315:315))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (49:49:49))
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_ins\|typer_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1350:1350:1350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1351:1351:1351))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_ins\|typer_index_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1351:1351:1351))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
)
