Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sun Dec 15 20:29:23 2024
| Host         : Nicolas-ainski running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file snake_top_control_sets_placed.rpt
| Design       : snake_top
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    30 |
| Unused register locations in slices containing registers |   101 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              62 |           28 |
| No           | No                    | Yes                    |               5 |            1 |
| No           | Yes                   | No                     |              89 |           26 |
| Yes          | No                    | No                     |              32 |           11 |
| Yes          | No                    | Yes                    |              25 |           10 |
| Yes          | Yes                   | No                     |             246 |          181 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------+----------------------+----------------------+------------------+----------------+
|    Clock Signal   |     Enable Signal    |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+-------------------+----------------------+----------------------+------------------+----------------+
|  U5/DIR1          |                      |                      |                2 |              2 |
|  U6/DIR2          |                      |                      |                1 |              2 |
|  U3/E[0]          |                      | U2/AS[0]             |                1 |              2 |
|  clk_IBUF_BUFG    |                      | U5/SR[0]             |                1 |              5 |
|  clk_IBUF_BUFG    | U3/rand_y            | U5/SR[0]             |                1 |              5 |
|  clk_IBUF_BUFG    | U3/speed[0]_i_1_n_0  |                      |                1 |              6 |
|  clk_IBUF_BUFG    | U3/num               | U3/score0            |                2 |              7 |
|  clk_IBUF_BUFG    | U3/h_all[9]_i_1_n_0  | U3/h_all[99]_i_1_n_0 |                4 |              8 |
|  clk_IBUF_BUFG    | U3/v_all[9]_i_1_n_0  | U3/h_all[99]_i_1_n_0 |                6 |              8 |
|  U1/CLK           | U2/vsenable          |                      |                4 |             10 |
| ~U5/PS2Cf_reg_n_0 |                      | U5/SR[0]             |                4 |             10 |
|  U1/CLK           |                      |                      |                5 |             11 |
|  U5/DIR1          |                      | U5/SR[0]             |                4 |             16 |
|  clk_IBUF_BUFG    | U3/food_x[9]_i_1_n_0 |                      |                6 |             16 |
|  clk_IBUF_BUFG    | U3/h_all[19]_i_1_n_0 | U3/h_all[99]_i_1_n_0 |               15 |             16 |
|  clk_IBUF_BUFG    |                      | U6/clear             |                5 |             18 |
|  clk_IBUF_BUFG    | U3/h_all[29]_i_1_n_0 | U3/h_all[99]_i_1_n_0 |               18 |             20 |
|  clk_IBUF_BUFG    | U3/h_all[39]_i_1_n_0 | U3/h_all[99]_i_1_n_0 |               19 |             20 |
|  clk_IBUF_BUFG    | U3/h_all[49]_i_1_n_0 | U3/h_all[99]_i_1_n_0 |               17 |             20 |
|  clk_IBUF_BUFG    | U3/h_all[59]_i_1_n_0 | U3/h_all[99]_i_1_n_0 |               17 |             20 |
|  clk_IBUF_BUFG    | U3/h_all[69]_i_1_n_0 | U3/h_all[99]_i_1_n_0 |               19 |             20 |
|  clk_IBUF_BUFG    | U3/h_all[79]_i_1_n_0 | U3/h_all[99]_i_1_n_0 |               17 |             20 |
|  clk_IBUF_BUFG    | U3/h_all[89]_i_1_n_0 | U3/h_all[99]_i_1_n_0 |               18 |             20 |
|  clk_IBUF_BUFG    | U3/h_all[99]_i_2_n_0 | U3/h_all[99]_i_1_n_0 |               17 |             20 |
|  clk_IBUF_BUFG    | U3/num               | U3/h_all[99]_i_1_n_0 |                9 |             20 |
|  clk_IBUF_BUFG    |                      | U4/cnt_xd__0         |                6 |             21 |
|  clk_IBUF_BUFG    | U5/p_0_in            | U5/cnt_xd            |                5 |             21 |
|  clk_IBUF_BUFG    |                      | U1/q[21]_i_1_n_0     |                6 |             22 |
|  clk_IBUF_BUFG    | U3/DIR0              | U3/cnt_js            |                7 |             26 |
|  clk_IBUF_BUFG    |                      |                      |               20 |             47 |
+-------------------+----------------------+----------------------+------------------+----------------+


