# ğŸ–¥ï¸ RISC-V 32-bit Assembler and Simulator

This project implements a **three-pass assembler** and **simulator** for the RISC-V 32-bit integer ISA. It is designed to handle a wide range of operations including register operations, memory management, conditionals, and function calls.

The assembler converts assembly code into machine code, while the simulator executes the machine code, showcasing register changes and the final memory state.

---

## âœ¨ Features

### ğŸ› ï¸ Assembler

- **Three-pass design:**
  - ğŸ” **Pass 1:** Symbol table generation and error detection.
  - ğŸ“¦ **Pass 2:** Instruction encoding and address resolution.
  - âœ… **Pass 3:** Machine code output generation and verification.
- Supports standard RISC-V instructions for 32-bit integer operations. ğŸ“
- Handles directives, labels, and pseudo-instructions. ğŸ·ï¸
- Provides detailed error messages for syntax and semantic issues. âš ï¸

### ğŸš€ Simulator

- Executes the generated machine code. ğŸƒâ€â™‚ï¸
- Displays:
  - ğŸ“Š Register states after each instruction.
  - ğŸ—‚ï¸ Final memory state after program execution.
- Implements:
  - â• Arithmetic and logical operations.
  - ğŸ’¾ Load and store instructions for memory management.
  - ğŸ”„ Conditional branching and jumps.
  - ğŸ“ Function call and return mechanisms.
