// Seed: 914118174
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  output tri0 id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign (highz1, strong0) id_6 = -1;
  wire id_11;
endmodule
module module_1 #(
    parameter id_3  = 32'd63,
    parameter id_37 = 32'd99,
    parameter id_4  = 32'd81
) (
    id_1,
    id_2,
    _id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout logic [7:0] id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire _id_4;
  input wire _id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = id_4;
  always_latch deassign id_4[id_4];
  wire [-1 : id_3] id_9;
  parameter id_10 = 1;
  wire id_11;
  logic [-1 : 1] id_12;
  ;
  wire  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  _id_37  ;
  assign id_25 = id_27;
  assign id_8[-1] = -1;
  wire [-1 'h0 : -1] id_38;
  assign id_8[id_37] = -1;
  wire id_39;
  ;
  module_0 modCall_1 (
      id_38,
      id_36,
      id_25,
      id_28,
      id_15,
      id_14,
      id_11,
      id_29,
      id_30,
      id_10
  );
endmodule
