Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Mar 31 15:01:10 2017
| Host         : DESKTOP-G26N4G8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file motor_wrapper_timing_summary_routed.rpt -rpx motor_wrapper_timing_summary_routed.rpx
| Design       : motor_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.727        0.000                      0                 3311        0.026        0.000                      0                 3311        4.020        0.000                       0                  1340  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.727        0.000                      0                 3311        0.026        0.000                      0                 3311        4.020        0.000                       0                  1340  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.727ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.727ns  (required time - arrival time)
  Source:                 motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg5_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.570ns  (logic 3.238ns (37.783%)  route 5.332ns (62.217%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  motor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    motor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  motor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1340, routed)        1.651     2.945    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor_axi_aclk
    SLICE_X43Y93         FDRE                                         r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg5_reg[0]/Q
                         net (fo=8, routed)           1.326     4.727    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/slv_reg5_reg[31][0]
    SLICE_X42Y101        LUT4 (Prop_lut4_I0_O)        0.124     4.851 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/run_dir2_carry_i_8/O
                         net (fo=1, routed)           0.000     4.851    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl_n_4
    SLICE_X42Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.364 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/run_dir2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.364    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/run_dir2_carry_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.481 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/run_dir2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.481    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/run_dir2_carry__0_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.598 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/run_dir2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.598    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/run_dir2_carry__1_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.715 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/run_dir2_carry__2/CO[3]
                         net (fo=1, routed)           0.895     6.610    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/CO[0]
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124     6.734 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/dir_INST_0_i_1/O
                         net (fo=74, routed)          0.891     7.625    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/run_dir1__0
    SLICE_X46Y95         LUT3 (Prop_lut3_I2_O)        0.117     7.742 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry_i_11/O
                         net (fo=1, routed)           0.687     8.429    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/div__95[3]
    SLICE_X45Y97         LUT6 (Prop_lut6_I1_O)        0.348     8.777 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry_i_3/O
                         net (fo=1, routed)           0.000     8.777    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry_i_3_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.327 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.327    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.441 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.441    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry__0_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.669 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry__1/CO[2]
                         net (fo=2, routed)           0.827    10.496    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry__1_n_1
    SLICE_X46Y97         LUT6 (Prop_lut6_I5_O)        0.313    10.809 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr[31]_i_1__0/O
                         net (fo=31, routed)          0.706    11.515    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr[31]_i_1__0_n_0
    SLICE_X42Y94         FDRE                                         r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  motor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    motor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  motor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1340, routed)        1.479    12.658    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/motor_axi_aclk
    SLICE_X42Y94         FDRE                                         r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr_reg[5]/C
                         clock pessimism              0.262    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X42Y94         FDRE (Setup_fdre_C_R)       -0.524    12.242    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.242    
                         arrival time                         -11.515    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.727ns  (required time - arrival time)
  Source:                 motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg5_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.570ns  (logic 3.238ns (37.783%)  route 5.332ns (62.217%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  motor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    motor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  motor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1340, routed)        1.651     2.945    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor_axi_aclk
    SLICE_X43Y93         FDRE                                         r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg5_reg[0]/Q
                         net (fo=8, routed)           1.326     4.727    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/slv_reg5_reg[31][0]
    SLICE_X42Y101        LUT4 (Prop_lut4_I0_O)        0.124     4.851 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/run_dir2_carry_i_8/O
                         net (fo=1, routed)           0.000     4.851    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl_n_4
    SLICE_X42Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.364 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/run_dir2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.364    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/run_dir2_carry_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.481 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/run_dir2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.481    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/run_dir2_carry__0_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.598 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/run_dir2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.598    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/run_dir2_carry__1_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.715 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/run_dir2_carry__2/CO[3]
                         net (fo=1, routed)           0.895     6.610    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/CO[0]
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124     6.734 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/dir_INST_0_i_1/O
                         net (fo=74, routed)          0.891     7.625    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/run_dir1__0
    SLICE_X46Y95         LUT3 (Prop_lut3_I2_O)        0.117     7.742 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry_i_11/O
                         net (fo=1, routed)           0.687     8.429    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/div__95[3]
    SLICE_X45Y97         LUT6 (Prop_lut6_I1_O)        0.348     8.777 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry_i_3/O
                         net (fo=1, routed)           0.000     8.777    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry_i_3_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.327 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.327    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.441 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.441    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry__0_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.669 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry__1/CO[2]
                         net (fo=2, routed)           0.827    10.496    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry__1_n_1
    SLICE_X46Y97         LUT6 (Prop_lut6_I5_O)        0.313    10.809 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr[31]_i_1__0/O
                         net (fo=31, routed)          0.706    11.515    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr[31]_i_1__0_n_0
    SLICE_X42Y94         FDRE                                         r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  motor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    motor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  motor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1340, routed)        1.479    12.658    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/motor_axi_aclk
    SLICE_X42Y94         FDRE                                         r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr_reg[6]/C
                         clock pessimism              0.262    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X42Y94         FDRE (Setup_fdre_C_R)       -0.524    12.242    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.242    
                         arrival time                         -11.515    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.727ns  (required time - arrival time)
  Source:                 motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg5_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.570ns  (logic 3.238ns (37.783%)  route 5.332ns (62.217%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  motor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    motor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  motor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1340, routed)        1.651     2.945    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor_axi_aclk
    SLICE_X43Y93         FDRE                                         r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg5_reg[0]/Q
                         net (fo=8, routed)           1.326     4.727    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/slv_reg5_reg[31][0]
    SLICE_X42Y101        LUT4 (Prop_lut4_I0_O)        0.124     4.851 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/run_dir2_carry_i_8/O
                         net (fo=1, routed)           0.000     4.851    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl_n_4
    SLICE_X42Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.364 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/run_dir2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.364    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/run_dir2_carry_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.481 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/run_dir2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.481    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/run_dir2_carry__0_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.598 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/run_dir2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.598    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/run_dir2_carry__1_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.715 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/run_dir2_carry__2/CO[3]
                         net (fo=1, routed)           0.895     6.610    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/CO[0]
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124     6.734 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/dir_INST_0_i_1/O
                         net (fo=74, routed)          0.891     7.625    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/run_dir1__0
    SLICE_X46Y95         LUT3 (Prop_lut3_I2_O)        0.117     7.742 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry_i_11/O
                         net (fo=1, routed)           0.687     8.429    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/div__95[3]
    SLICE_X45Y97         LUT6 (Prop_lut6_I1_O)        0.348     8.777 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry_i_3/O
                         net (fo=1, routed)           0.000     8.777    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry_i_3_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.327 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.327    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.441 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.441    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry__0_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.669 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry__1/CO[2]
                         net (fo=2, routed)           0.827    10.496    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry__1_n_1
    SLICE_X46Y97         LUT6 (Prop_lut6_I5_O)        0.313    10.809 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr[31]_i_1__0/O
                         net (fo=31, routed)          0.706    11.515    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr[31]_i_1__0_n_0
    SLICE_X42Y94         FDRE                                         r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  motor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    motor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  motor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1340, routed)        1.479    12.658    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/motor_axi_aclk
    SLICE_X42Y94         FDRE                                         r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr_reg[7]/C
                         clock pessimism              0.262    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X42Y94         FDRE (Setup_fdre_C_R)       -0.524    12.242    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.242    
                         arrival time                         -11.515    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.727ns  (required time - arrival time)
  Source:                 motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg5_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.570ns  (logic 3.238ns (37.783%)  route 5.332ns (62.217%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  motor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    motor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  motor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1340, routed)        1.651     2.945    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor_axi_aclk
    SLICE_X43Y93         FDRE                                         r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg5_reg[0]/Q
                         net (fo=8, routed)           1.326     4.727    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/slv_reg5_reg[31][0]
    SLICE_X42Y101        LUT4 (Prop_lut4_I0_O)        0.124     4.851 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/run_dir2_carry_i_8/O
                         net (fo=1, routed)           0.000     4.851    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl_n_4
    SLICE_X42Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.364 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/run_dir2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.364    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/run_dir2_carry_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.481 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/run_dir2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.481    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/run_dir2_carry__0_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.598 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/run_dir2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.598    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/run_dir2_carry__1_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.715 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/run_dir2_carry__2/CO[3]
                         net (fo=1, routed)           0.895     6.610    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/CO[0]
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124     6.734 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/dir_INST_0_i_1/O
                         net (fo=74, routed)          0.891     7.625    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/run_dir1__0
    SLICE_X46Y95         LUT3 (Prop_lut3_I2_O)        0.117     7.742 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry_i_11/O
                         net (fo=1, routed)           0.687     8.429    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/div__95[3]
    SLICE_X45Y97         LUT6 (Prop_lut6_I1_O)        0.348     8.777 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry_i_3/O
                         net (fo=1, routed)           0.000     8.777    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry_i_3_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.327 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.327    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.441 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.441    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry__0_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.669 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry__1/CO[2]
                         net (fo=2, routed)           0.827    10.496    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry__1_n_1
    SLICE_X46Y97         LUT6 (Prop_lut6_I5_O)        0.313    10.809 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr[31]_i_1__0/O
                         net (fo=31, routed)          0.706    11.515    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr[31]_i_1__0_n_0
    SLICE_X42Y94         FDRE                                         r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  motor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    motor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  motor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1340, routed)        1.479    12.658    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/motor_axi_aclk
    SLICE_X42Y94         FDRE                                         r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr_reg[8]/C
                         clock pessimism              0.262    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X42Y94         FDRE (Setup_fdre_C_R)       -0.524    12.242    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr_reg[8]
  -------------------------------------------------------------------
                         required time                         12.242    
                         arrival time                         -11.515    
  -------------------------------------------------------------------
                         slack                                  0.727    

Slack (MET) :             0.749ns  (required time - arrival time)
  Source:                 motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg5_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.548ns  (logic 3.238ns (37.880%)  route 5.310ns (62.120%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  motor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    motor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  motor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1340, routed)        1.651     2.945    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor_axi_aclk
    SLICE_X43Y93         FDRE                                         r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg5_reg[0]/Q
                         net (fo=8, routed)           1.326     4.727    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/slv_reg5_reg[31][0]
    SLICE_X42Y101        LUT4 (Prop_lut4_I0_O)        0.124     4.851 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/run_dir2_carry_i_8/O
                         net (fo=1, routed)           0.000     4.851    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl_n_4
    SLICE_X42Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.364 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/run_dir2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.364    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/run_dir2_carry_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.481 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/run_dir2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.481    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/run_dir2_carry__0_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.598 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/run_dir2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.598    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/run_dir2_carry__1_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.715 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/run_dir2_carry__2/CO[3]
                         net (fo=1, routed)           0.895     6.610    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/CO[0]
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124     6.734 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/dir_INST_0_i_1/O
                         net (fo=74, routed)          0.891     7.625    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/run_dir1__0
    SLICE_X46Y95         LUT3 (Prop_lut3_I2_O)        0.117     7.742 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry_i_11/O
                         net (fo=1, routed)           0.687     8.429    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/div__95[3]
    SLICE_X45Y97         LUT6 (Prop_lut6_I1_O)        0.348     8.777 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry_i_3/O
                         net (fo=1, routed)           0.000     8.777    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry_i_3_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.327 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.327    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.441 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.441    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry__0_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.669 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry__1/CO[2]
                         net (fo=2, routed)           0.827    10.496    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry__1_n_1
    SLICE_X46Y97         LUT6 (Prop_lut6_I5_O)        0.313    10.809 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr[31]_i_1__0/O
                         net (fo=31, routed)          0.684    11.493    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr[31]_i_1__0_n_0
    SLICE_X42Y95         FDRE                                         r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  motor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    motor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  motor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1340, routed)        1.479    12.658    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/motor_axi_aclk
    SLICE_X42Y95         FDRE                                         r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr_reg[10]/C
                         clock pessimism              0.262    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X42Y95         FDRE (Setup_fdre_C_R)       -0.524    12.242    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr_reg[10]
  -------------------------------------------------------------------
                         required time                         12.242    
                         arrival time                         -11.493    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.749ns  (required time - arrival time)
  Source:                 motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg5_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.548ns  (logic 3.238ns (37.880%)  route 5.310ns (62.120%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  motor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    motor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  motor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1340, routed)        1.651     2.945    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor_axi_aclk
    SLICE_X43Y93         FDRE                                         r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg5_reg[0]/Q
                         net (fo=8, routed)           1.326     4.727    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/slv_reg5_reg[31][0]
    SLICE_X42Y101        LUT4 (Prop_lut4_I0_O)        0.124     4.851 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/run_dir2_carry_i_8/O
                         net (fo=1, routed)           0.000     4.851    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl_n_4
    SLICE_X42Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.364 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/run_dir2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.364    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/run_dir2_carry_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.481 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/run_dir2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.481    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/run_dir2_carry__0_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.598 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/run_dir2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.598    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/run_dir2_carry__1_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.715 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/run_dir2_carry__2/CO[3]
                         net (fo=1, routed)           0.895     6.610    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/CO[0]
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124     6.734 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/dir_INST_0_i_1/O
                         net (fo=74, routed)          0.891     7.625    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/run_dir1__0
    SLICE_X46Y95         LUT3 (Prop_lut3_I2_O)        0.117     7.742 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry_i_11/O
                         net (fo=1, routed)           0.687     8.429    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/div__95[3]
    SLICE_X45Y97         LUT6 (Prop_lut6_I1_O)        0.348     8.777 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry_i_3/O
                         net (fo=1, routed)           0.000     8.777    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry_i_3_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.327 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.327    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.441 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.441    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry__0_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.669 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry__1/CO[2]
                         net (fo=2, routed)           0.827    10.496    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry__1_n_1
    SLICE_X46Y97         LUT6 (Prop_lut6_I5_O)        0.313    10.809 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr[31]_i_1__0/O
                         net (fo=31, routed)          0.684    11.493    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr[31]_i_1__0_n_0
    SLICE_X42Y95         FDRE                                         r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  motor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    motor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  motor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1340, routed)        1.479    12.658    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/motor_axi_aclk
    SLICE_X42Y95         FDRE                                         r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr_reg[11]/C
                         clock pessimism              0.262    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X42Y95         FDRE (Setup_fdre_C_R)       -0.524    12.242    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr_reg[11]
  -------------------------------------------------------------------
                         required time                         12.242    
                         arrival time                         -11.493    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.749ns  (required time - arrival time)
  Source:                 motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg5_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.548ns  (logic 3.238ns (37.880%)  route 5.310ns (62.120%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  motor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    motor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  motor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1340, routed)        1.651     2.945    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor_axi_aclk
    SLICE_X43Y93         FDRE                                         r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg5_reg[0]/Q
                         net (fo=8, routed)           1.326     4.727    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/slv_reg5_reg[31][0]
    SLICE_X42Y101        LUT4 (Prop_lut4_I0_O)        0.124     4.851 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/run_dir2_carry_i_8/O
                         net (fo=1, routed)           0.000     4.851    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl_n_4
    SLICE_X42Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.364 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/run_dir2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.364    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/run_dir2_carry_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.481 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/run_dir2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.481    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/run_dir2_carry__0_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.598 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/run_dir2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.598    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/run_dir2_carry__1_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.715 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/run_dir2_carry__2/CO[3]
                         net (fo=1, routed)           0.895     6.610    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/CO[0]
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124     6.734 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/dir_INST_0_i_1/O
                         net (fo=74, routed)          0.891     7.625    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/run_dir1__0
    SLICE_X46Y95         LUT3 (Prop_lut3_I2_O)        0.117     7.742 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry_i_11/O
                         net (fo=1, routed)           0.687     8.429    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/div__95[3]
    SLICE_X45Y97         LUT6 (Prop_lut6_I1_O)        0.348     8.777 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry_i_3/O
                         net (fo=1, routed)           0.000     8.777    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry_i_3_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.327 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.327    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.441 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.441    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry__0_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.669 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry__1/CO[2]
                         net (fo=2, routed)           0.827    10.496    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry__1_n_1
    SLICE_X46Y97         LUT6 (Prop_lut6_I5_O)        0.313    10.809 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr[31]_i_1__0/O
                         net (fo=31, routed)          0.684    11.493    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr[31]_i_1__0_n_0
    SLICE_X42Y95         FDRE                                         r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  motor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    motor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  motor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1340, routed)        1.479    12.658    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/motor_axi_aclk
    SLICE_X42Y95         FDRE                                         r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr_reg[12]/C
                         clock pessimism              0.262    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X42Y95         FDRE (Setup_fdre_C_R)       -0.524    12.242    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr_reg[12]
  -------------------------------------------------------------------
                         required time                         12.242    
                         arrival time                         -11.493    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.749ns  (required time - arrival time)
  Source:                 motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg5_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.548ns  (logic 3.238ns (37.880%)  route 5.310ns (62.120%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  motor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    motor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  motor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1340, routed)        1.651     2.945    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor_axi_aclk
    SLICE_X43Y93         FDRE                                         r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg5_reg[0]/Q
                         net (fo=8, routed)           1.326     4.727    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/slv_reg5_reg[31][0]
    SLICE_X42Y101        LUT4 (Prop_lut4_I0_O)        0.124     4.851 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/run_dir2_carry_i_8/O
                         net (fo=1, routed)           0.000     4.851    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl_n_4
    SLICE_X42Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.364 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/run_dir2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.364    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/run_dir2_carry_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.481 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/run_dir2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.481    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/run_dir2_carry__0_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.598 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/run_dir2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.598    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/run_dir2_carry__1_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.715 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/run_dir2_carry__2/CO[3]
                         net (fo=1, routed)           0.895     6.610    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/CO[0]
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124     6.734 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/dir_INST_0_i_1/O
                         net (fo=74, routed)          0.891     7.625    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/run_dir1__0
    SLICE_X46Y95         LUT3 (Prop_lut3_I2_O)        0.117     7.742 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry_i_11/O
                         net (fo=1, routed)           0.687     8.429    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/div__95[3]
    SLICE_X45Y97         LUT6 (Prop_lut6_I1_O)        0.348     8.777 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry_i_3/O
                         net (fo=1, routed)           0.000     8.777    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry_i_3_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.327 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.327    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.441 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.441    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry__0_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.669 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry__1/CO[2]
                         net (fo=2, routed)           0.827    10.496    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry__1_n_1
    SLICE_X46Y97         LUT6 (Prop_lut6_I5_O)        0.313    10.809 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr[31]_i_1__0/O
                         net (fo=31, routed)          0.684    11.493    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr[31]_i_1__0_n_0
    SLICE_X42Y95         FDRE                                         r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  motor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    motor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  motor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1340, routed)        1.479    12.658    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/motor_axi_aclk
    SLICE_X42Y95         FDRE                                         r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr_reg[9]/C
                         clock pessimism              0.262    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X42Y95         FDRE (Setup_fdre_C_R)       -0.524    12.242    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.242    
                         arrival time                         -11.493    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.752ns  (required time - arrival time)
  Source:                 motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg5_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.546ns  (logic 3.238ns (37.890%)  route 5.308ns (62.110%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  motor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    motor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  motor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1340, routed)        1.651     2.945    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor_axi_aclk
    SLICE_X43Y93         FDRE                                         r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg5_reg[0]/Q
                         net (fo=8, routed)           1.326     4.727    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/slv_reg5_reg[31][0]
    SLICE_X42Y101        LUT4 (Prop_lut4_I0_O)        0.124     4.851 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/run_dir2_carry_i_8/O
                         net (fo=1, routed)           0.000     4.851    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl_n_4
    SLICE_X42Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.364 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/run_dir2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.364    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/run_dir2_carry_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.481 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/run_dir2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.481    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/run_dir2_carry__0_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.598 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/run_dir2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.598    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/run_dir2_carry__1_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.715 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/run_dir2_carry__2/CO[3]
                         net (fo=1, routed)           0.895     6.610    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/CO[0]
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124     6.734 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/dir_INST_0_i_1/O
                         net (fo=74, routed)          0.891     7.625    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/run_dir1__0
    SLICE_X46Y95         LUT3 (Prop_lut3_I2_O)        0.117     7.742 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry_i_11/O
                         net (fo=1, routed)           0.687     8.429    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/div__95[3]
    SLICE_X45Y97         LUT6 (Prop_lut6_I1_O)        0.348     8.777 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry_i_3/O
                         net (fo=1, routed)           0.000     8.777    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry_i_3_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.327 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.327    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.441 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.441    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry__0_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.669 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry__1/CO[2]
                         net (fo=2, routed)           0.827    10.496    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry__1_n_1
    SLICE_X46Y97         LUT6 (Prop_lut6_I5_O)        0.313    10.809 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr[31]_i_1__0/O
                         net (fo=31, routed)          0.682    11.491    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr[31]_i_1__0_n_0
    SLICE_X42Y99         FDRE                                         r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  motor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    motor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  motor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1340, routed)        1.480    12.659    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/motor_axi_aclk
    SLICE_X42Y99         FDRE                                         r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr_reg[25]/C
                         clock pessimism              0.262    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X42Y99         FDRE (Setup_fdre_C_R)       -0.524    12.243    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr_reg[25]
  -------------------------------------------------------------------
                         required time                         12.243    
                         arrival time                         -11.491    
  -------------------------------------------------------------------
                         slack                                  0.752    

Slack (MET) :             0.752ns  (required time - arrival time)
  Source:                 motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg5_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.546ns  (logic 3.238ns (37.890%)  route 5.308ns (62.110%))
  Logic Levels:           12  (CARRY4=7 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  motor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    motor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  motor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1340, routed)        1.651     2.945    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor_axi_aclk
    SLICE_X43Y93         FDRE                                         r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y93         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg5_reg[0]/Q
                         net (fo=8, routed)           1.326     4.727    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/slv_reg5_reg[31][0]
    SLICE_X42Y101        LUT4 (Prop_lut4_I0_O)        0.124     4.851 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/run_dir2_carry_i_8/O
                         net (fo=1, routed)           0.000     4.851    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl_n_4
    SLICE_X42Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.364 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/run_dir2_carry/CO[3]
                         net (fo=1, routed)           0.000     5.364    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/run_dir2_carry_n_0
    SLICE_X42Y102        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.481 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/run_dir2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.481    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/run_dir2_carry__0_n_0
    SLICE_X42Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.598 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/run_dir2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.598    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/run_dir2_carry__1_n_0
    SLICE_X42Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.715 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/run_dir2_carry__2/CO[3]
                         net (fo=1, routed)           0.895     6.610    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/CO[0]
    SLICE_X45Y100        LUT5 (Prop_lut5_I4_O)        0.124     6.734 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/dir_INST_0_i_1/O
                         net (fo=74, routed)          0.891     7.625    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/run_dir1__0
    SLICE_X46Y95         LUT3 (Prop_lut3_I2_O)        0.117     7.742 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry_i_11/O
                         net (fo=1, routed)           0.687     8.429    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/div__95[3]
    SLICE_X45Y97         LUT6 (Prop_lut6_I1_O)        0.348     8.777 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry_i_3/O
                         net (fo=1, routed)           0.000     8.777    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry_i_3_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.327 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.327    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry_n_0
    SLICE_X45Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.441 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.441    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry__0_n_0
    SLICE_X45Y99         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.669 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry__1/CO[2]
                         net (fo=2, routed)           0.827    10.496    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr1_carry__1_n_1
    SLICE_X46Y97         LUT6 (Prop_lut6_I5_O)        0.313    10.809 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr[31]_i_1__0/O
                         net (fo=31, routed)          0.682    11.491    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr[31]_i_1__0_n_0
    SLICE_X42Y99         FDRE                                         r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  motor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    motor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  motor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1340, routed)        1.480    12.659    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/motor_axi_aclk
    SLICE_X42Y99         FDRE                                         r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr_reg[26]/C
                         clock pessimism              0.262    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X42Y99         FDRE (Setup_fdre_C_R)       -0.524    12.243    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr_reg[26]
  -------------------------------------------------------------------
                         required time                         12.243    
                         arrival time                         -11.491    
  -------------------------------------------------------------------
                         slack                                  0.752    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 motor_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.376%)  route 0.177ns (55.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  motor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    motor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  motor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1340, routed)        0.656     0.992    motor_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y101        FDRE                                         r  motor_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  motor_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/Q
                         net (fo=1, routed)           0.177     1.310    motor_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[9]
    SLICE_X26Y99         SRL16E                                       r  motor_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  motor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    motor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  motor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1340, routed)        0.844     1.210    motor_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  motor_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.284    motor_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/raster_count/raster_cntr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/raster_count/raster_cntr_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.420ns (84.029%)  route 0.080ns (15.971%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  motor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    motor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  motor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1340, routed)        0.559     0.895    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/raster_count/motor_axi_aclk
    SLICE_X33Y97         FDRE                                         r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/raster_count/raster_cntr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/raster_count/raster_cntr_reg[9]/Q
                         net (fo=7, routed)           0.079     1.115    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/raster_count/raster_cntr_reg[9]
    SLICE_X33Y97         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.262 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/raster_count/raster_cntr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.262    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/raster_count/raster_cntr_reg[8]_i_1_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.301 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/raster_count/raster_cntr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.301    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/raster_count/raster_cntr_reg[12]_i_1_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.340 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/raster_count/raster_cntr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.340    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/raster_count/raster_cntr_reg[16]_i_1_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.394 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/raster_count/raster_cntr_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.394    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/raster_count/raster_cntr_reg[20]_i_1_n_7
    SLICE_X33Y100        FDRE                                         r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/raster_count/raster_cntr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  motor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    motor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  motor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1340, routed)        0.912     1.278    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/raster_count/motor_axi_aclk
    SLICE_X33Y100        FDRE                                         r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/raster_count/raster_cntr_reg[20]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X33Y100        FDRE (Hold_fdre_C_D)         0.105     1.348    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/raster_count/raster_cntr_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.348    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/pos_ctrl/pos_pwm_cntr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/pos_ctrl/pos_pwm_cntr_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.443%)  route 0.127ns (23.557%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  motor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    motor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  motor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1340, routed)        0.557     0.893    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/pos_ctrl/motor_axi_aclk
    SLICE_X36Y98         FDRE                                         r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/pos_ctrl/pos_pwm_cntr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/pos_ctrl/pos_pwm_cntr_reg[10]/Q
                         net (fo=2, routed)           0.127     1.183    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/pos_ctrl/D[10]
    SLICE_X36Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.339 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/pos_ctrl/pos_pwm_cntr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.339    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/pos_ctrl/pos_pwm_cntr_reg[8]_i_1_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.379 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/pos_ctrl/pos_pwm_cntr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.380    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/pos_ctrl/pos_pwm_cntr_reg[12]_i_1_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.433 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/pos_ctrl/pos_pwm_cntr_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.433    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/pos_ctrl/pos_pwm_cntr_reg[16]_i_1_n_7
    SLICE_X36Y100        FDRE                                         r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/pos_ctrl/pos_pwm_cntr_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  motor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    motor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  motor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1340, routed)        0.911     1.277    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/pos_ctrl/motor_axi_aclk
    SLICE_X36Y100        FDRE                                         r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/pos_ctrl/pos_pwm_cntr_reg[16]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X36Y100        FDRE (Hold_fdre_C_D)         0.134     1.376    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/pos_ctrl/pos_pwm_cntr_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/raster_count/raster_cntr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/raster_count/raster_cntr_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.431ns (84.373%)  route 0.080ns (15.627%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  motor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    motor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  motor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1340, routed)        0.559     0.895    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/raster_count/motor_axi_aclk
    SLICE_X33Y97         FDRE                                         r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/raster_count/raster_cntr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y97         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/raster_count/raster_cntr_reg[9]/Q
                         net (fo=7, routed)           0.079     1.115    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/raster_count/raster_cntr_reg[9]
    SLICE_X33Y97         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.147     1.262 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/raster_count/raster_cntr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.262    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/raster_count/raster_cntr_reg[8]_i_1_n_0
    SLICE_X33Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.301 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/raster_count/raster_cntr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.301    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/raster_count/raster_cntr_reg[12]_i_1_n_0
    SLICE_X33Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.340 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/raster_count/raster_cntr_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.340    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/raster_count/raster_cntr_reg[16]_i_1_n_0
    SLICE_X33Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.405 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/raster_count/raster_cntr_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.405    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/raster_count/raster_cntr_reg[20]_i_1_n_5
    SLICE_X33Y100        FDRE                                         r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/raster_count/raster_cntr_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  motor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    motor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  motor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1340, routed)        0.912     1.278    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/raster_count/motor_axi_aclk
    SLICE_X33Y100        FDRE                                         r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/raster_count/raster_cntr_reg[22]/C
                         clock pessimism             -0.035     1.243    
    SLICE_X33Y100        FDRE (Hold_fdre_C_D)         0.105     1.348    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/raster_count/raster_cntr_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.348    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.413ns (74.764%)  route 0.139ns (25.236%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  motor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    motor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  motor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1340, routed)        0.557     0.893    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/motor_axi_aclk
    SLICE_X42Y98         FDRE                                         r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr_reg[23]/Q
                         net (fo=5, routed)           0.139     1.195    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr_reg_n_0_[23]
    SLICE_X42Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.351 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.351    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr_reg[24]_i_1__0_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.391 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr_reg[28]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.392    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr_reg[28]_i_1__0_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.445 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr_reg[31]_i_2__0/O[0]
                         net (fo=1, routed)           0.000     1.445    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr_reg[31]_i_2__0_n_7
    SLICE_X42Y100        FDRE                                         r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  motor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    motor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  motor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1340, routed)        0.911     1.277    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/motor_axi_aclk
    SLICE_X42Y100        FDRE                                         r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr_reg[29]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X42Y100        FDRE (Hold_fdre_C_D)         0.134     1.376    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.445    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/pos_ctrl/clk_cntr_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/pos_ctrl/clk_cntr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.394ns (75.185%)  route 0.130ns (24.815%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  motor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    motor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  motor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1340, routed)        0.553     0.889    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/pos_ctrl/motor_axi_aclk
    SLICE_X51Y98         FDRE                                         r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/pos_ctrl/clk_cntr_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/pos_ctrl/clk_cntr_reg[24]/Q
                         net (fo=5, routed)           0.129     1.159    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/pos_ctrl/clk_cntr_reg_n_0_[24]
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.319 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/pos_ctrl/clk_cntr_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.319    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/pos_ctrl/clk_cntr_reg[24]_i_1_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.358 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/pos_ctrl/clk_cntr_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.359    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/pos_ctrl/clk_cntr_reg[28]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.413 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/pos_ctrl/clk_cntr_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.413    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/pos_ctrl/p_1_in[29]
    SLICE_X51Y100        FDRE                                         r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/pos_ctrl/clk_cntr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  motor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    motor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  motor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1340, routed)        0.907     1.273    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/pos_ctrl/motor_axi_aclk
    SLICE_X51Y100        FDRE                                         r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/pos_ctrl/clk_cntr_reg[29]/C
                         clock pessimism             -0.035     1.238    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105     1.343    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/pos_ctrl/clk_cntr_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.413    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/pos_ctrl/pos_pwm_cntr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/pos_ctrl/pos_pwm_cntr_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (76.997%)  route 0.127ns (23.003%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  motor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    motor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  motor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1340, routed)        0.557     0.893    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/pos_ctrl/motor_axi_aclk
    SLICE_X36Y98         FDRE                                         r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/pos_ctrl/pos_pwm_cntr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y98         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/pos_ctrl/pos_pwm_cntr_reg[10]/Q
                         net (fo=2, routed)           0.127     1.183    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/pos_ctrl/D[10]
    SLICE_X36Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.339 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/pos_ctrl/pos_pwm_cntr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.339    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/pos_ctrl/pos_pwm_cntr_reg[8]_i_1_n_0
    SLICE_X36Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.379 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/pos_ctrl/pos_pwm_cntr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.380    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/pos_ctrl/pos_pwm_cntr_reg[12]_i_1_n_0
    SLICE_X36Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.446 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/pos_ctrl/pos_pwm_cntr_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.446    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/pos_ctrl/pos_pwm_cntr_reg[16]_i_1_n_5
    SLICE_X36Y100        FDRE                                         r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/pos_ctrl/pos_pwm_cntr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  motor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    motor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  motor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1340, routed)        0.911     1.277    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/pos_ctrl/motor_axi_aclk
    SLICE_X36Y100        FDRE                                         r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/pos_ctrl/pos_pwm_cntr_reg[18]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X36Y100        FDRE (Hold_fdre_C_D)         0.134     1.376    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/pos_ctrl/pos_pwm_cntr_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.446    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg11_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/axi_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.267ns (73.627%)  route 0.096ns (26.373%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  motor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    motor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  motor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1340, routed)        0.639     0.975    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor_axi_aclk
    SLICE_X37Y100        FDRE                                         r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg11_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg11_reg[14]/Q
                         net (fo=1, routed)           0.096     1.212    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/slv_reg11[14]
    SLICE_X39Y99         LUT6 (Prop_lut6_I0_O)        0.045     1.257 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/axi_rdata[14]_i_6/O
                         net (fo=1, routed)           0.000     1.257    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/axi_rdata[14]_i_6_n_0
    SLICE_X39Y99         MUXF7 (Prop_muxf7_I0_O)      0.062     1.319 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/axi_rdata_reg[14]_i_3/O
                         net (fo=1, routed)           0.000     1.319    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/axi_rdata_reg[14]_i_3_n_0
    SLICE_X39Y99         MUXF8 (Prop_muxf8_I1_O)      0.019     1.338 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/axi_rdata_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     1.338    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/reg_data_out__0[14]
    SLICE_X39Y99         FDRE                                         r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/axi_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  motor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    motor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  motor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1340, routed)        0.825     1.191    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor_axi_aclk
    SLICE_X39Y99         FDRE                                         r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/axi_rdata_reg[14]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X39Y99         FDRE (Hold_fdre_C_D)         0.105     1.261    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/axi_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.338    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/pos_ctrl/clk_cntr_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/pos_ctrl/clk_cntr_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.405ns (75.696%)  route 0.130ns (24.304%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  motor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    motor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  motor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1340, routed)        0.553     0.889    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/pos_ctrl/motor_axi_aclk
    SLICE_X51Y98         FDRE                                         r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/pos_ctrl/clk_cntr_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y98         FDRE (Prop_fdre_C_Q)         0.141     1.030 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/pos_ctrl/clk_cntr_reg[24]/Q
                         net (fo=5, routed)           0.129     1.159    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/pos_ctrl/clk_cntr_reg_n_0_[24]
    SLICE_X51Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.319 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/pos_ctrl/clk_cntr_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.319    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/pos_ctrl/clk_cntr_reg[24]_i_1_n_0
    SLICE_X51Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.358 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/pos_ctrl/clk_cntr_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.359    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/pos_ctrl/clk_cntr_reg[28]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.424 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/pos_ctrl/clk_cntr_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.424    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/pos_ctrl/p_1_in[31]
    SLICE_X51Y100        FDRE                                         r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/pos_ctrl/clk_cntr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  motor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    motor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  motor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1340, routed)        0.907     1.273    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/pos_ctrl/motor_axi_aclk
    SLICE_X51Y100        FDRE                                         r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/pos_ctrl/clk_cntr_reg[31]/C
                         clock pessimism             -0.035     1.238    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105     1.343    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_init/pos_pwm_generate/pos_ctrl/clk_cntr_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.343    
                         arrival time                           1.424    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.426ns (75.344%)  route 0.139ns (24.656%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  motor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    motor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  motor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1340, routed)        0.557     0.893    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/motor_axi_aclk
    SLICE_X42Y98         FDRE                                         r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr_reg[23]/Q
                         net (fo=5, routed)           0.139     1.195    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr_reg_n_0_[23]
    SLICE_X42Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.351 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.351    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr_reg[24]_i_1__0_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.391 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr_reg[28]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.392    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr_reg[28]_i_1__0_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.458 r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr_reg[31]_i_2__0/O[2]
                         net (fo=1, routed)           0.000     1.458    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr_reg[31]_i_2__0_n_5
    SLICE_X42Y100        FDRE                                         r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  motor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    motor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  motor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1340, routed)        0.911     1.277    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/motor_axi_aclk
    SLICE_X42Y100        FDRE                                         r  motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr_reg[31]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X42Y100        FDRE (Hold_fdre_C_D)         0.134     1.376    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/motor/motor_run/pos_ctrl/clk_cntr_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  0.082    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { motor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  motor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y88    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y88    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y88    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/axi_araddr_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X35Y88    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/axi_araddr_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X34Y89    motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y104   motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y104   motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y104   motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/axi_awaddr_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y104   motor_i/motor_0/inst/motor_v2_0_MOTOR_AXI_inst/axi_awaddr_reg[5]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y98    motor_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y98    motor_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y96    motor_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y96    motor_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    motor_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    motor_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94    motor_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y104   motor_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y98    motor_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y98    motor_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    motor_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y100   motor_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    motor_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    motor_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    motor_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    motor_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    motor_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    motor_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    motor_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    motor_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK



