-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2.1 (64-bit)
-- Version: 2021.2.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ldpcDec_colUpdate15_Pipeline_VITIS_LOOP_620_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    sub_ln663 : IN STD_LOGIC_VECTOR (13 downto 0);
    r_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    r_ce0 : OUT STD_LOGIC;
    r_we0 : OUT STD_LOGIC;
    r_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
    sub_ln232 : IN STD_LOGIC_VECTOR (13 downto 0);
    l_address0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    l_ce0 : OUT STD_LOGIC;
    l_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    sub_ln623 : IN STD_LOGIC_VECTOR (16 downto 0);
    u_address0 : OUT STD_LOGIC_VECTOR (18 downto 0);
    u_ce0 : OUT STD_LOGIC;
    u_we0 : OUT STD_LOGIC;
    u_d0 : OUT STD_LOGIC_VECTOR (5 downto 0);
    u_q0 : IN STD_LOGIC_VECTOR (5 downto 0);
    u_address1 : OUT STD_LOGIC_VECTOR (18 downto 0);
    u_ce1 : OUT STD_LOGIC;
    u_we1 : OUT STD_LOGIC;
    u_d1 : OUT STD_LOGIC_VECTOR (5 downto 0);
    u_q1 : IN STD_LOGIC_VECTOR (5 downto 0);
    sub_ln624 : IN STD_LOGIC_VECTOR (16 downto 0);
    sub_ln625 : IN STD_LOGIC_VECTOR (16 downto 0);
    sub_ln626 : IN STD_LOGIC_VECTOR (16 downto 0);
    sub_ln627 : IN STD_LOGIC_VECTOR (17 downto 0);
    sub_ln628 : IN STD_LOGIC_VECTOR (17 downto 0);
    sub_ln629 : IN STD_LOGIC_VECTOR (17 downto 0);
    sub_ln630 : IN STD_LOGIC_VECTOR (17 downto 0);
    sub_ln631 : IN STD_LOGIC_VECTOR (17 downto 0);
    sub_ln632 : IN STD_LOGIC_VECTOR (17 downto 0);
    sub_ln633 : IN STD_LOGIC_VECTOR (17 downto 0);
    sub_ln634 : IN STD_LOGIC_VECTOR (17 downto 0);
    sub_ln635 : IN STD_LOGIC_VECTOR (17 downto 0);
    sub_ln636 : IN STD_LOGIC_VECTOR (17 downto 0);
    sub_ln637 : IN STD_LOGIC_VECTOR (17 downto 0) );
end;


architecture behav of ldpcDec_colUpdate15_Pipeline_VITIS_LOOP_620_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (14 downto 0) := "000000000001000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (14 downto 0) := "000000000010000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (14 downto 0) := "000000000100000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (14 downto 0) := "000000001000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (14 downto 0) := "000000010000000";
    constant ap_ST_fsm_pp0_stage8 : STD_LOGIC_VECTOR (14 downto 0) := "000000100000000";
    constant ap_ST_fsm_pp0_stage9 : STD_LOGIC_VECTOR (14 downto 0) := "000001000000000";
    constant ap_ST_fsm_pp0_stage10 : STD_LOGIC_VECTOR (14 downto 0) := "000010000000000";
    constant ap_ST_fsm_pp0_stage11 : STD_LOGIC_VECTOR (14 downto 0) := "000100000000000";
    constant ap_ST_fsm_pp0_stage12 : STD_LOGIC_VECTOR (14 downto 0) := "001000000000000";
    constant ap_ST_fsm_pp0_stage13 : STD_LOGIC_VECTOR (14 downto 0) := "010000000000000";
    constant ap_ST_fsm_pp0_stage14 : STD_LOGIC_VECTOR (14 downto 0) := "100000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv8_A0 : STD_LOGIC_VECTOR (7 downto 0) := "10100000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage14 : signal is "none";
    signal ap_block_state15_pp0_stage14_iter0 : BOOLEAN;
    signal ap_block_state30_pp0_stage14_iter1 : BOOLEAN;
    signal ap_block_pp0_stage14_subdone : BOOLEAN;
    signal icmp_ln620_reg_955 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage14 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal sub_ln637_cast_fu_337_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln637_cast_reg_885 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal sub_ln636_cast_fu_341_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln636_cast_reg_890 : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln635_cast_fu_345_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln635_cast_reg_895 : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln634_cast_fu_349_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln634_cast_reg_900 : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln633_cast_fu_353_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln633_cast_reg_905 : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln632_cast_fu_357_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln632_cast_reg_910 : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln631_cast_fu_361_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln631_cast_reg_915 : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln630_cast_fu_365_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln630_cast_reg_920 : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln629_cast_fu_369_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln629_cast_reg_925 : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln628_cast_fu_373_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln628_cast_reg_930 : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln627_cast_fu_377_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln627_cast_reg_935 : STD_LOGIC_VECTOR (18 downto 0);
    signal sub_ln626_cast_fu_381_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sub_ln626_cast_reg_940 : STD_LOGIC_VECTOR (17 downto 0);
    signal sub_ln625_cast_fu_385_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sub_ln625_cast_reg_945 : STD_LOGIC_VECTOR (17 downto 0);
    signal i_15_reg_950 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln620_fu_413_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln663_1_fu_425_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln663_1_reg_959 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln663_fu_433_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln663_reg_965 : STD_LOGIC_VECTOR (14 downto 0);
    signal u_addr_reg_975 : STD_LOGIC_VECTOR (18 downto 0);
    signal u_addr_1_reg_980 : STD_LOGIC_VECTOR (18 downto 0);
    signal u_addr_2_reg_986 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state17_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal u_addr_3_reg_991 : STD_LOGIC_VECTOR (18 downto 0);
    signal rhs_reg_997 : STD_LOGIC_VECTOR (5 downto 0);
    signal rhs_32_reg_1003 : STD_LOGIC_VECTOR (5 downto 0);
    signal lhs_reg_1009 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln663_fu_495_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal zext_ln663_reg_1014 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state18_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal u_addr_4_reg_1027 : STD_LOGIC_VECTOR (18 downto 0);
    signal u_addr_5_reg_1032 : STD_LOGIC_VECTOR (18 downto 0);
    signal rhs_33_reg_1038 : STD_LOGIC_VECTOR (5 downto 0);
    signal rhs_34_reg_1044 : STD_LOGIC_VECTOR (5 downto 0);
    signal u_addr_6_reg_1050 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_state4_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_state19_pp0_stage3_iter1 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal u_addr_7_reg_1055 : STD_LOGIC_VECTOR (18 downto 0);
    signal u_addr_7_reg_1055_pp0_iter1_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal rhs_35_reg_1060 : STD_LOGIC_VECTOR (5 downto 0);
    signal rhs_36_reg_1066 : STD_LOGIC_VECTOR (5 downto 0);
    signal u_addr_8_reg_1072 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_state5_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_state20_pp0_stage4_iter1 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal u_addr_8_reg_1072_pp0_iter1_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal u_addr_9_reg_1078 : STD_LOGIC_VECTOR (18 downto 0);
    signal u_addr_9_reg_1078_pp0_iter1_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal rhs_37_reg_1083 : STD_LOGIC_VECTOR (5 downto 0);
    signal rhs_38_reg_1089 : STD_LOGIC_VECTOR (5 downto 0);
    signal u_addr_10_reg_1096 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_state6_pp0_stage5_iter0 : BOOLEAN;
    signal ap_block_state21_pp0_stage5_iter1 : BOOLEAN;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal u_addr_10_reg_1096_pp0_iter1_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal u_addr_11_reg_1102 : STD_LOGIC_VECTOR (18 downto 0);
    signal u_addr_11_reg_1102_pp0_iter1_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal rhs_39_reg_1107 : STD_LOGIC_VECTOR (5 downto 0);
    signal rhs_40_reg_1114 : STD_LOGIC_VECTOR (5 downto 0);
    signal u_addr_12_reg_1121 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal ap_block_state7_pp0_stage6_iter0 : BOOLEAN;
    signal ap_block_state22_pp0_stage6_iter1 : BOOLEAN;
    signal ap_block_pp0_stage6_11001 : BOOLEAN;
    signal u_addr_12_reg_1121_pp0_iter1_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal u_addr_13_reg_1127 : STD_LOGIC_VECTOR (18 downto 0);
    signal u_addr_13_reg_1127_pp0_iter1_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln637_fu_590_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln637_reg_1132 : STD_LOGIC_VECTOR (18 downto 0);
    signal rhs_41_reg_1137 : STD_LOGIC_VECTOR (5 downto 0);
    signal rhs_42_reg_1144 : STD_LOGIC_VECTOR (5 downto 0);
    signal u_addr66_reg_1151 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal ap_block_state8_pp0_stage7_iter0 : BOOLEAN;
    signal ap_block_state23_pp0_stage7_iter1 : BOOLEAN;
    signal ap_block_pp0_stage7_11001 : BOOLEAN;
    signal u_addr66_reg_1151_pp0_iter1_reg : STD_LOGIC_VECTOR (18 downto 0);
    signal rhs_43_reg_1157 : STD_LOGIC_VECTOR (5 downto 0);
    signal rhs_44_reg_1164 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln1540_fu_780_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln1540_reg_1171 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_pp0_stage8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage8 : signal is "none";
    signal ap_block_state9_pp0_stage8_iter0 : BOOLEAN;
    signal ap_block_state24_pp0_stage8_iter1 : BOOLEAN;
    signal ap_block_pp0_stage8_11001 : BOOLEAN;
    signal add_ln1540_reg_1171_pp0_iter1_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln70_1_fu_804_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln70_1_reg_1176 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln70_2_fu_809_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln70_2_reg_1181 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln70_3_fu_814_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln70_3_reg_1186 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln70_4_fu_819_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln70_4_reg_1191 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln70_5_fu_824_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln70_5_reg_1196 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln70_6_fu_829_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln70_6_reg_1201 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln70_7_fu_834_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln70_7_reg_1206 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln70_8_fu_839_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln70_8_reg_1211 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln70_9_fu_844_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln70_9_reg_1216 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln70_9_reg_1216_pp0_iter1_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln70_10_fu_849_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln70_10_reg_1221 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln70_10_reg_1221_pp0_iter1_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln70_11_fu_854_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln70_11_reg_1226 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln70_11_reg_1226_pp0_iter1_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln70_12_fu_859_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln70_12_reg_1231 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln70_12_reg_1231_pp0_iter1_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln70_13_fu_864_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln70_13_reg_1236 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln70_13_reg_1236_pp0_iter1_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal sext_ln232_41_fu_445_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal sext_ln623_fu_456_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln624_fu_467_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln625_fu_481_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal sext_ln626_fu_490_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln627_fu_503_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal sext_ln628_fu_513_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln629_fu_522_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal sext_ln630_fu_531_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln631_fu_540_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal sext_ln632_fu_549_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln633_fu_558_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage5 : BOOLEAN;
    signal sext_ln634_fu_567_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln635_fu_576_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage6 : BOOLEAN;
    signal sext_ln636_fu_585_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln637_fu_594_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage7 : BOOLEAN;
    signal sext_ln663_fu_598_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage8 : BOOLEAN;
    signal i_fu_76 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln620_fu_419_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i_15 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln70_fu_798_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_CS_fsm_pp0_stage9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage9 : signal is "none";
    signal ap_block_state10_pp0_stage9_iter0 : BOOLEAN;
    signal ap_block_state25_pp0_stage9_iter1 : BOOLEAN;
    signal ap_block_pp0_stage9_11001 : BOOLEAN;
    signal ap_block_pp0_stage9 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage10 : signal is "none";
    signal ap_block_state11_pp0_stage10_iter0 : BOOLEAN;
    signal ap_block_state26_pp0_stage10_iter1 : BOOLEAN;
    signal ap_block_pp0_stage10_11001 : BOOLEAN;
    signal ap_block_pp0_stage10 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage11 : signal is "none";
    signal ap_block_state12_pp0_stage11_iter0 : BOOLEAN;
    signal ap_block_state27_pp0_stage11_iter1 : BOOLEAN;
    signal ap_block_pp0_stage11_11001 : BOOLEAN;
    signal ap_block_pp0_stage11 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage12 : signal is "none";
    signal ap_block_state13_pp0_stage12_iter0 : BOOLEAN;
    signal ap_block_state28_pp0_stage12_iter1 : BOOLEAN;
    signal ap_block_pp0_stage12_11001 : BOOLEAN;
    signal ap_block_pp0_stage12 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage13 : signal is "none";
    signal ap_block_state14_pp0_stage13_iter0 : BOOLEAN;
    signal ap_block_state29_pp0_stage13_iter1 : BOOLEAN;
    signal ap_block_pp0_stage13_11001 : BOOLEAN;
    signal ap_block_pp0_stage13 : BOOLEAN;
    signal ap_block_pp0_stage14_11001 : BOOLEAN;
    signal ap_block_pp0_stage14 : BOOLEAN;
    signal sub_ln663_cast_fu_401_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln663_2_fu_429_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln232_cast_fu_397_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln232_fu_439_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal sub_ln623_cast_fu_393_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln623_fu_450_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sub_ln624_cast_fu_389_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln624_fu_461_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln625_fu_477_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln626_fu_486_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln627_fu_498_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln628_fu_508_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln629_fu_518_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln630_fu_527_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln631_fu_536_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln632_fu_545_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln633_fu_554_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln634_fu_563_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln635_fu_572_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln636_fu_581_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln232_fu_602_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sext_ln232_42_fu_605_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal ret_fu_608_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal sext_ln232_43_fu_614_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln232_44_fu_618_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_32_fu_621_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln1540_fu_627_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ret_33_fu_630_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sext_ln1540_22_fu_636_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln1540_23_fu_640_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal ret_34_fu_643_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln1540_24_fu_649_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal ret_35_fu_652_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln1540_25_fu_658_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal ret_36_fu_661_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln1540_26_fu_667_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal ret_37_fu_670_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln1540_27_fu_676_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln1540_28_fu_680_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln1540_fu_683_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_38_fu_687_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln1540_29_fu_693_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1540_86_fu_696_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_39_fu_701_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln1540_30_fu_707_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1540_88_fu_710_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_40_fu_715_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln1540_31_fu_721_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1540_90_fu_724_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_41_fu_729_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln1540_32_fu_735_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal ret_42_fu_743_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln1540_33_fu_749_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal ret_43_fu_752_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln1540_34_fu_758_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln1540_35_fu_767_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln1540_92_fu_738_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln1540_97_fu_775_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln1540_96_fu_771_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_44_fu_761_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal sext_ln1540_35_fu_767_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln1541_fu_792_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln1541_fu_792_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_45_fu_786_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to1 : STD_LOGIC;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_block_pp0_stage6_subdone : BOOLEAN;
    signal ap_block_pp0_stage7_subdone : BOOLEAN;
    signal ap_block_pp0_stage8_subdone : BOOLEAN;
    signal ap_block_pp0_stage9_subdone : BOOLEAN;
    signal ap_block_pp0_stage10_subdone : BOOLEAN;
    signal ap_block_pp0_stage11_subdone : BOOLEAN;
    signal ap_block_pp0_stage12_subdone : BOOLEAN;
    signal ap_block_pp0_stage13_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component ldpcDec_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component ldpcDec_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage14,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage14)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage14_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    i_fu_76_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln620_fu_413_p2 = ap_const_lv1_0))) then 
                    i_fu_76 <= add_ln620_fu_419_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_76 <= ap_const_lv8_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln620_reg_955 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then
                add_ln1540_reg_1171 <= add_ln1540_fu_780_p2;
                sub_ln70_10_reg_1221 <= sub_ln70_10_fu_849_p2;
                sub_ln70_11_reg_1226 <= sub_ln70_11_fu_854_p2;
                sub_ln70_12_reg_1231 <= sub_ln70_12_fu_859_p2;
                sub_ln70_13_reg_1236 <= sub_ln70_13_fu_864_p2;
                sub_ln70_1_reg_1176 <= sub_ln70_1_fu_804_p2;
                sub_ln70_2_reg_1181 <= sub_ln70_2_fu_809_p2;
                sub_ln70_3_reg_1186 <= sub_ln70_3_fu_814_p2;
                sub_ln70_4_reg_1191 <= sub_ln70_4_fu_819_p2;
                sub_ln70_5_reg_1196 <= sub_ln70_5_fu_824_p2;
                sub_ln70_6_reg_1201 <= sub_ln70_6_fu_829_p2;
                sub_ln70_7_reg_1206 <= sub_ln70_7_fu_834_p2;
                sub_ln70_8_reg_1211 <= sub_ln70_8_fu_839_p2;
                sub_ln70_9_reg_1216 <= sub_ln70_9_fu_844_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then
                add_ln1540_reg_1171_pp0_iter1_reg <= add_ln1540_reg_1171;
                sub_ln70_10_reg_1221_pp0_iter1_reg <= sub_ln70_10_reg_1221;
                sub_ln70_11_reg_1226_pp0_iter1_reg <= sub_ln70_11_reg_1226;
                sub_ln70_12_reg_1231_pp0_iter1_reg <= sub_ln70_12_reg_1231;
                sub_ln70_13_reg_1236_pp0_iter1_reg <= sub_ln70_13_reg_1236;
                sub_ln70_9_reg_1216_pp0_iter1_reg <= sub_ln70_9_reg_1216;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln620_reg_955 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                add_ln637_reg_1132 <= add_ln637_fu_590_p2;
                u_addr_12_reg_1121 <= sext_ln635_fu_576_p1(19 - 1 downto 0);
                u_addr_13_reg_1127 <= sext_ln636_fu_585_p1(19 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln620_fu_413_p2 = ap_const_lv1_0))) then
                add_ln663_reg_965 <= add_ln663_fu_433_p2;
                u_addr_1_reg_980 <= sext_ln624_fu_467_p1(19 - 1 downto 0);
                u_addr_reg_975 <= sext_ln623_fu_456_p1(19 - 1 downto 0);
                    zext_ln663_1_reg_959(7 downto 0) <= zext_ln663_1_fu_425_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                i_15_reg_950 <= ap_sig_allocacmp_i_15;
                icmp_ln620_reg_955 <= icmp_ln620_fu_413_p2;
                sub_ln625_cast_reg_945 <= sub_ln625_cast_fu_385_p1;
                sub_ln626_cast_reg_940 <= sub_ln626_cast_fu_381_p1;
                sub_ln627_cast_reg_935 <= sub_ln627_cast_fu_377_p1;
                sub_ln628_cast_reg_930 <= sub_ln628_cast_fu_373_p1;
                sub_ln629_cast_reg_925 <= sub_ln629_cast_fu_369_p1;
                sub_ln630_cast_reg_920 <= sub_ln630_cast_fu_365_p1;
                sub_ln631_cast_reg_915 <= sub_ln631_cast_fu_361_p1;
                sub_ln632_cast_reg_910 <= sub_ln632_cast_fu_357_p1;
                sub_ln633_cast_reg_905 <= sub_ln633_cast_fu_353_p1;
                sub_ln634_cast_reg_900 <= sub_ln634_cast_fu_349_p1;
                sub_ln635_cast_reg_895 <= sub_ln635_cast_fu_345_p1;
                sub_ln636_cast_reg_890 <= sub_ln636_cast_fu_341_p1;
                sub_ln637_cast_reg_885 <= sub_ln637_cast_fu_337_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln620_reg_955 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                lhs_reg_1009 <= l_q0;
                u_addr_2_reg_986 <= sext_ln625_fu_481_p1(19 - 1 downto 0);
                u_addr_3_reg_991 <= sext_ln626_fu_490_p1(19 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln620_reg_955 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                rhs_32_reg_1003 <= u_q0;
                rhs_reg_997 <= u_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln620_reg_955 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                rhs_33_reg_1038 <= u_q1;
                rhs_34_reg_1044 <= u_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln620_reg_955 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                rhs_35_reg_1060 <= u_q1;
                rhs_36_reg_1066 <= u_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln620_reg_955 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                rhs_37_reg_1083 <= u_q1;
                rhs_38_reg_1089 <= u_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln620_reg_955 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                rhs_39_reg_1107 <= u_q1;
                rhs_40_reg_1114 <= u_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln620_reg_955 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                rhs_41_reg_1137 <= u_q1;
                rhs_42_reg_1144 <= u_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln620_reg_955 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then
                rhs_43_reg_1157 <= u_q1;
                rhs_44_reg_1164 <= u_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln620_reg_955 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then
                u_addr66_reg_1151 <= sext_ln637_fu_594_p1(19 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then
                u_addr66_reg_1151_pp0_iter1_reg <= u_addr66_reg_1151;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln620_reg_955 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                u_addr_10_reg_1096 <= sext_ln633_fu_558_p1(19 - 1 downto 0);
                u_addr_11_reg_1102 <= sext_ln634_fu_567_p1(19 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                u_addr_10_reg_1096_pp0_iter1_reg <= u_addr_10_reg_1096;
                u_addr_11_reg_1102_pp0_iter1_reg <= u_addr_11_reg_1102;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                u_addr_12_reg_1121_pp0_iter1_reg <= u_addr_12_reg_1121;
                u_addr_13_reg_1127_pp0_iter1_reg <= u_addr_13_reg_1127;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln620_reg_955 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                u_addr_4_reg_1027 <= sext_ln627_fu_503_p1(19 - 1 downto 0);
                u_addr_5_reg_1032 <= sext_ln628_fu_513_p1(19 - 1 downto 0);
                    zext_ln663_reg_1014(7 downto 0) <= zext_ln663_fu_495_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln620_reg_955 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                u_addr_6_reg_1050 <= sext_ln629_fu_522_p1(19 - 1 downto 0);
                u_addr_7_reg_1055 <= sext_ln630_fu_531_p1(19 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                u_addr_7_reg_1055_pp0_iter1_reg <= u_addr_7_reg_1055;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln620_reg_955 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                u_addr_8_reg_1072 <= sext_ln631_fu_540_p1(19 - 1 downto 0);
                u_addr_9_reg_1078 <= sext_ln632_fu_549_p1(19 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                u_addr_8_reg_1072_pp0_iter1_reg <= u_addr_8_reg_1072;
                u_addr_9_reg_1078_pp0_iter1_reg <= u_addr_9_reg_1078;
            end if;
        end if;
    end process;
    zext_ln663_1_reg_959(17 downto 8) <= "0000000000";
    zext_ln663_reg_1014(18 downto 8) <= "00000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage14_subdone, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to1, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage4_subdone, ap_block_pp0_stage5_subdone, ap_block_pp0_stage6_subdone, ap_block_pp0_stage7_subdone, ap_block_pp0_stage8_subdone, ap_block_pp0_stage9_subdone, ap_block_pp0_stage10_subdone, ap_block_pp0_stage11_subdone, ap_block_pp0_stage12_subdone, ap_block_pp0_stage13_subdone, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_idle_pp0_1to1 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                end if;
            when ap_ST_fsm_pp0_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                end if;
            when ap_ST_fsm_pp0_stage8 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                end if;
            when ap_ST_fsm_pp0_stage9 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage9_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                end if;
            when ap_ST_fsm_pp0_stage10 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage10_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                end if;
            when ap_ST_fsm_pp0_stage11 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage11_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                end if;
            when ap_ST_fsm_pp0_stage12 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage12_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage13;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
                end if;
            when ap_ST_fsm_pp0_stage13 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage13_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage14;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage13;
                end if;
            when ap_ST_fsm_pp0_stage14 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage14_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage14;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln1540_86_fu_696_p2 <= std_logic_vector(unsigned(trunc_ln1540_fu_683_p1) + unsigned(rhs_38_reg_1089));
    add_ln1540_88_fu_710_p2 <= std_logic_vector(unsigned(add_ln1540_86_fu_696_p2) + unsigned(rhs_39_reg_1107));
    add_ln1540_90_fu_724_p2 <= std_logic_vector(unsigned(add_ln1540_88_fu_710_p2) + unsigned(rhs_40_reg_1114));
    add_ln1540_92_fu_738_p2 <= std_logic_vector(unsigned(add_ln1540_90_fu_724_p2) + unsigned(rhs_41_reg_1137));
    add_ln1540_96_fu_771_p2 <= std_logic_vector(signed(rhs_43_reg_1157) + signed(rhs_42_reg_1144));
    add_ln1540_97_fu_775_p2 <= std_logic_vector(signed(rhs_44_reg_1164) + signed(add_ln1540_92_fu_738_p2));
    add_ln1540_fu_780_p2 <= std_logic_vector(unsigned(add_ln1540_97_fu_775_p2) + unsigned(add_ln1540_96_fu_771_p2));
    add_ln1541_fu_792_p0 <= u_q1;
    add_ln1541_fu_792_p2 <= std_logic_vector(signed(add_ln1541_fu_792_p0) + signed(add_ln1540_fu_780_p2));
    add_ln232_fu_439_p2 <= std_logic_vector(signed(sub_ln232_cast_fu_397_p1) + signed(zext_ln663_2_fu_429_p1));
    add_ln620_fu_419_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_15) + unsigned(ap_const_lv8_1));
    add_ln623_fu_450_p2 <= std_logic_vector(signed(sub_ln623_cast_fu_393_p1) + signed(zext_ln663_1_fu_425_p1));
    add_ln624_fu_461_p2 <= std_logic_vector(signed(sub_ln624_cast_fu_389_p1) + signed(zext_ln663_1_fu_425_p1));
    add_ln625_fu_477_p2 <= std_logic_vector(signed(sub_ln625_cast_reg_945) + signed(zext_ln663_1_reg_959));
    add_ln626_fu_486_p2 <= std_logic_vector(signed(sub_ln626_cast_reg_940) + signed(zext_ln663_1_reg_959));
    add_ln627_fu_498_p2 <= std_logic_vector(signed(sub_ln627_cast_reg_935) + signed(zext_ln663_fu_495_p1));
    add_ln628_fu_508_p2 <= std_logic_vector(signed(sub_ln628_cast_reg_930) + signed(zext_ln663_fu_495_p1));
    add_ln629_fu_518_p2 <= std_logic_vector(signed(sub_ln629_cast_reg_925) + signed(zext_ln663_reg_1014));
    add_ln630_fu_527_p2 <= std_logic_vector(signed(sub_ln630_cast_reg_920) + signed(zext_ln663_reg_1014));
    add_ln631_fu_536_p2 <= std_logic_vector(signed(sub_ln631_cast_reg_915) + signed(zext_ln663_reg_1014));
    add_ln632_fu_545_p2 <= std_logic_vector(signed(sub_ln632_cast_reg_910) + signed(zext_ln663_reg_1014));
    add_ln633_fu_554_p2 <= std_logic_vector(signed(sub_ln633_cast_reg_905) + signed(zext_ln663_reg_1014));
    add_ln634_fu_563_p2 <= std_logic_vector(signed(sub_ln634_cast_reg_900) + signed(zext_ln663_reg_1014));
    add_ln635_fu_572_p2 <= std_logic_vector(signed(sub_ln635_cast_reg_895) + signed(zext_ln663_reg_1014));
    add_ln636_fu_581_p2 <= std_logic_vector(signed(sub_ln636_cast_reg_890) + signed(zext_ln663_reg_1014));
    add_ln637_fu_590_p2 <= std_logic_vector(signed(sub_ln637_cast_reg_885) + signed(zext_ln663_reg_1014));
    add_ln663_fu_433_p2 <= std_logic_vector(signed(sub_ln663_cast_fu_401_p1) + signed(zext_ln663_2_fu_429_p1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage10 <= ap_CS_fsm(10);
    ap_CS_fsm_pp0_stage11 <= ap_CS_fsm(11);
    ap_CS_fsm_pp0_stage12 <= ap_CS_fsm(12);
    ap_CS_fsm_pp0_stage13 <= ap_CS_fsm(13);
    ap_CS_fsm_pp0_stage14 <= ap_CS_fsm(14);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(6);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(7);
    ap_CS_fsm_pp0_stage8 <= ap_CS_fsm(8);
    ap_CS_fsm_pp0_stage9 <= ap_CS_fsm(9);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage11_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage11_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage12_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage12_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage13_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage13_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage14_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage14_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage7_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage8_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage9_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage9_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage10_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage11_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage12_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage13_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage14_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage3_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage4_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage5_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage6_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage7_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage8_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage9_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage10_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage11_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage12_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp0_stage13_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state30_pp0_stage14_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage4_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage5_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage6_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage7_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage8_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage14_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14_subdone, icmp_ln620_reg_955)
    begin
        if (((icmp_ln620_reg_955 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage14_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then 
            ap_condition_exit_pp0_iter0_stage14 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage14 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage14_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to1_assign_proc : process(ap_enable_reg_pp0_iter1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_0)) then 
            ap_idle_pp0_1to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage14;

    ap_ready_int_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage14_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_15_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, i_fu_76, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_i_15 <= ap_const_lv8_0;
        else 
            ap_sig_allocacmp_i_15 <= i_fu_76;
        end if; 
    end process;

    icmp_ln620_fu_413_p2 <= "1" when (ap_sig_allocacmp_i_15 = ap_const_lv8_A0) else "0";
    l_address0 <= sext_ln232_41_fu_445_p1(16 - 1 downto 0);

    l_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            l_ce0 <= ap_const_logic_1;
        else 
            l_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    r_address0 <= sext_ln663_fu_598_p1(16 - 1 downto 0);

    r_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
            r_ce0 <= ap_const_logic_1;
        else 
            r_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    r_d0 <= ret_45_fu_786_p2(9 downto 9);

    r_we0_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln620_reg_955, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001)
    begin
        if (((icmp_ln620_reg_955 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
            r_we0 <= ap_const_logic_1;
        else 
            r_we0 <= ap_const_logic_0;
        end if; 
    end process;

    ret_32_fu_621_p2 <= std_logic_vector(signed(sext_ln232_43_fu_614_p1) + signed(sext_ln232_44_fu_618_p1));
    ret_33_fu_630_p2 <= std_logic_vector(unsigned(ret_32_fu_621_p2) + unsigned(sext_ln1540_fu_627_p1));
    ret_34_fu_643_p2 <= std_logic_vector(signed(sext_ln1540_22_fu_636_p1) + signed(sext_ln1540_23_fu_640_p1));
    ret_35_fu_652_p2 <= std_logic_vector(unsigned(ret_34_fu_643_p2) + unsigned(sext_ln1540_24_fu_649_p1));
    ret_36_fu_661_p2 <= std_logic_vector(unsigned(ret_35_fu_652_p2) + unsigned(sext_ln1540_25_fu_658_p1));
    ret_37_fu_670_p2 <= std_logic_vector(unsigned(ret_36_fu_661_p2) + unsigned(sext_ln1540_26_fu_667_p1));
    ret_38_fu_687_p2 <= std_logic_vector(signed(sext_ln1540_27_fu_676_p1) + signed(sext_ln1540_28_fu_680_p1));
    ret_39_fu_701_p2 <= std_logic_vector(unsigned(ret_38_fu_687_p2) + unsigned(sext_ln1540_29_fu_693_p1));
    ret_40_fu_715_p2 <= std_logic_vector(unsigned(ret_39_fu_701_p2) + unsigned(sext_ln1540_30_fu_707_p1));
    ret_41_fu_729_p2 <= std_logic_vector(unsigned(ret_40_fu_715_p2) + unsigned(sext_ln1540_31_fu_721_p1));
    ret_42_fu_743_p2 <= std_logic_vector(unsigned(ret_41_fu_729_p2) + unsigned(sext_ln1540_32_fu_735_p1));
    ret_43_fu_752_p2 <= std_logic_vector(unsigned(ret_42_fu_743_p2) + unsigned(sext_ln1540_33_fu_749_p1));
    ret_44_fu_761_p2 <= std_logic_vector(unsigned(ret_43_fu_752_p2) + unsigned(sext_ln1540_34_fu_758_p1));
    ret_45_fu_786_p2 <= std_logic_vector(unsigned(ret_44_fu_761_p2) + unsigned(sext_ln1540_35_fu_767_p1));
    ret_fu_608_p2 <= std_logic_vector(signed(sext_ln232_fu_602_p1) + signed(sext_ln232_42_fu_605_p1));
        sext_ln1540_22_fu_636_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_33_fu_630_p2),9));

        sext_ln1540_23_fu_640_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_34_reg_1044),9));

        sext_ln1540_24_fu_649_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_35_reg_1060),9));

        sext_ln1540_25_fu_658_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_36_reg_1066),9));

        sext_ln1540_26_fu_667_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_37_reg_1083),9));

        sext_ln1540_27_fu_676_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_37_fu_670_p2),10));

        sext_ln1540_28_fu_680_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_38_reg_1089),10));

        sext_ln1540_29_fu_693_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_39_reg_1107),10));

        sext_ln1540_30_fu_707_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_40_reg_1114),10));

        sext_ln1540_31_fu_721_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_41_reg_1137),10));

        sext_ln1540_32_fu_735_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_42_reg_1144),10));

        sext_ln1540_33_fu_749_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_43_reg_1157),10));

        sext_ln1540_34_fu_758_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_44_reg_1164),10));

    sext_ln1540_35_fu_767_p0 <= u_q1;
        sext_ln1540_35_fu_767_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln1540_35_fu_767_p0),10));

        sext_ln1540_fu_627_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_33_reg_1038),8));

        sext_ln232_41_fu_445_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln232_fu_439_p2),64));

        sext_ln232_42_fu_605_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_reg_997),7));

        sext_ln232_43_fu_614_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_fu_608_p2),8));

        sext_ln232_44_fu_618_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_32_reg_1003),8));

        sext_ln232_fu_602_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(lhs_reg_1009),7));

        sext_ln623_fu_456_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln623_fu_450_p2),64));

        sext_ln624_fu_467_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln624_fu_461_p2),64));

        sext_ln625_fu_481_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln625_fu_477_p2),64));

        sext_ln626_fu_490_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln626_fu_486_p2),64));

        sext_ln627_fu_503_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln627_fu_498_p2),64));

        sext_ln628_fu_513_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln628_fu_508_p2),64));

        sext_ln629_fu_522_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln629_fu_518_p2),64));

        sext_ln630_fu_531_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln630_fu_527_p2),64));

        sext_ln631_fu_540_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln631_fu_536_p2),64));

        sext_ln632_fu_549_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln632_fu_545_p2),64));

        sext_ln633_fu_558_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln633_fu_554_p2),64));

        sext_ln634_fu_567_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln634_fu_563_p2),64));

        sext_ln635_fu_576_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln635_fu_572_p2),64));

        sext_ln636_fu_585_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln636_fu_581_p2),64));

        sext_ln637_fu_594_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln637_reg_1132),64));

        sext_ln663_fu_598_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln663_reg_965),64));

        sub_ln232_cast_fu_397_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln232),15));

        sub_ln623_cast_fu_393_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln623),18));

        sub_ln624_cast_fu_389_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln624),18));

        sub_ln625_cast_fu_385_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln625),18));

        sub_ln626_cast_fu_381_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln626),18));

        sub_ln627_cast_fu_377_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln627),19));

        sub_ln628_cast_fu_373_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln628),19));

        sub_ln629_cast_fu_369_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln629),19));

        sub_ln630_cast_fu_365_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln630),19));

        sub_ln631_cast_fu_361_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln631),19));

        sub_ln632_cast_fu_357_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln632),19));

        sub_ln633_cast_fu_353_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln633),19));

        sub_ln634_cast_fu_349_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln634),19));

        sub_ln635_cast_fu_345_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln635),19));

        sub_ln636_cast_fu_341_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln636),19));

        sub_ln637_cast_fu_337_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln637),19));

        sub_ln663_cast_fu_401_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln663),15));

    sub_ln70_10_fu_849_p2 <= std_logic_vector(unsigned(add_ln1541_fu_792_p2) - unsigned(rhs_41_reg_1137));
    sub_ln70_11_fu_854_p2 <= std_logic_vector(unsigned(add_ln1541_fu_792_p2) - unsigned(rhs_42_reg_1144));
    sub_ln70_12_fu_859_p2 <= std_logic_vector(unsigned(add_ln1541_fu_792_p2) - unsigned(rhs_43_reg_1157));
    sub_ln70_13_fu_864_p2 <= std_logic_vector(unsigned(add_ln1541_fu_792_p2) - unsigned(rhs_44_reg_1164));
    sub_ln70_1_fu_804_p2 <= std_logic_vector(unsigned(add_ln1541_fu_792_p2) - unsigned(rhs_32_reg_1003));
    sub_ln70_2_fu_809_p2 <= std_logic_vector(unsigned(add_ln1541_fu_792_p2) - unsigned(rhs_33_reg_1038));
    sub_ln70_3_fu_814_p2 <= std_logic_vector(unsigned(add_ln1541_fu_792_p2) - unsigned(rhs_34_reg_1044));
    sub_ln70_4_fu_819_p2 <= std_logic_vector(unsigned(add_ln1541_fu_792_p2) - unsigned(rhs_35_reg_1060));
    sub_ln70_5_fu_824_p2 <= std_logic_vector(unsigned(add_ln1541_fu_792_p2) - unsigned(rhs_36_reg_1066));
    sub_ln70_6_fu_829_p2 <= std_logic_vector(unsigned(add_ln1541_fu_792_p2) - unsigned(rhs_37_reg_1083));
    sub_ln70_7_fu_834_p2 <= std_logic_vector(unsigned(add_ln1541_fu_792_p2) - unsigned(rhs_38_reg_1089));
    sub_ln70_8_fu_839_p2 <= std_logic_vector(unsigned(add_ln1541_fu_792_p2) - unsigned(rhs_39_reg_1107));
    sub_ln70_9_fu_844_p2 <= std_logic_vector(unsigned(add_ln1541_fu_792_p2) - unsigned(rhs_40_reg_1114));
    sub_ln70_fu_798_p2 <= std_logic_vector(unsigned(add_ln1541_fu_792_p2) - unsigned(rhs_reg_997));
    trunc_ln1540_fu_683_p1 <= ret_37_fu_670_p2(6 - 1 downto 0);

    u_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, u_addr_7_reg_1055_pp0_iter1_reg, ap_CS_fsm_pp0_stage4, u_addr_8_reg_1072_pp0_iter1_reg, u_addr_9_reg_1078_pp0_iter1_reg, ap_CS_fsm_pp0_stage5, u_addr_10_reg_1096_pp0_iter1_reg, u_addr_11_reg_1102_pp0_iter1_reg, ap_CS_fsm_pp0_stage6, u_addr_12_reg_1121_pp0_iter1_reg, u_addr_13_reg_1127_pp0_iter1_reg, ap_CS_fsm_pp0_stage7, u_addr66_reg_1151_pp0_iter1_reg, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage0, sext_ln624_fu_467_p1, ap_block_pp0_stage1, sext_ln626_fu_490_p1, ap_block_pp0_stage2, sext_ln628_fu_513_p1, ap_block_pp0_stage3, sext_ln630_fu_531_p1, ap_block_pp0_stage4, sext_ln632_fu_549_p1, ap_block_pp0_stage5, sext_ln634_fu_567_p1, ap_block_pp0_stage6, sext_ln636_fu_585_p1, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_block_pp0_stage14)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then 
            u_address0 <= u_addr66_reg_1151_pp0_iter1_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage13) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13))) then 
            u_address0 <= u_addr_13_reg_1127_pp0_iter1_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12))) then 
            u_address0 <= u_addr_12_reg_1121_pp0_iter1_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11))) then 
            u_address0 <= u_addr_11_reg_1102_pp0_iter1_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
            u_address0 <= u_addr_10_reg_1096_pp0_iter1_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
            u_address0 <= u_addr_9_reg_1078_pp0_iter1_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
            u_address0 <= u_addr_8_reg_1072_pp0_iter1_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            u_address0 <= u_addr_7_reg_1055_pp0_iter1_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            u_address0 <= sext_ln636_fu_585_p1(19 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            u_address0 <= sext_ln634_fu_567_p1(19 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            u_address0 <= sext_ln632_fu_549_p1(19 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            u_address0 <= sext_ln630_fu_531_p1(19 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            u_address0 <= sext_ln628_fu_513_p1(19 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            u_address0 <= sext_ln626_fu_490_p1(19 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            u_address0 <= sext_ln624_fu_467_p1(19 - 1 downto 0);
        else 
            u_address0 <= "XXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    u_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage14, u_addr_reg_975, u_addr_1_reg_980, u_addr_2_reg_986, ap_CS_fsm_pp0_stage1, u_addr_3_reg_991, ap_CS_fsm_pp0_stage2, u_addr_4_reg_1027, u_addr_5_reg_1032, u_addr_6_reg_1050, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage0, sext_ln623_fu_456_p1, sext_ln625_fu_481_p1, ap_block_pp0_stage1, sext_ln627_fu_503_p1, ap_block_pp0_stage2, sext_ln629_fu_522_p1, ap_block_pp0_stage3, sext_ln631_fu_540_p1, ap_block_pp0_stage4, sext_ln633_fu_558_p1, ap_block_pp0_stage5, sext_ln635_fu_576_p1, ap_block_pp0_stage6, sext_ln637_fu_594_p1, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_block_pp0_stage14)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then 
                u_address1 <= u_addr_6_reg_1050;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13))) then 
                u_address1 <= u_addr_5_reg_1032;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12))) then 
                u_address1 <= u_addr_4_reg_1027;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11))) then 
                u_address1 <= u_addr_3_reg_991;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                u_address1 <= u_addr_2_reg_986;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                u_address1 <= u_addr_1_reg_980;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                u_address1 <= u_addr_reg_975;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                u_address1 <= sext_ln637_fu_594_p1(19 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                u_address1 <= sext_ln635_fu_576_p1(19 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                u_address1 <= sext_ln633_fu_558_p1(19 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                u_address1 <= sext_ln631_fu_540_p1(19 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                u_address1 <= sext_ln629_fu_522_p1(19 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                u_address1 <= sext_ln627_fu_503_p1(19 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                u_address1 <= sext_ln625_fu_481_p1(19 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                u_address1 <= sext_ln623_fu_456_p1(19 - 1 downto 0);
            else 
                u_address1 <= "XXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            u_address1 <= "XXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    u_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_11001, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13_11001, ap_block_pp0_stage14_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13)) or ((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            u_ce0 <= ap_const_logic_1;
        else 
            u_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    u_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_11001, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13_11001, ap_block_pp0_stage14_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13)) or ((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            u_ce1 <= ap_const_logic_1;
        else 
            u_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    u_d0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, add_ln1540_reg_1171_pp0_iter1_reg, sub_ln70_7_reg_1206, sub_ln70_8_reg_1211, sub_ln70_9_reg_1216_pp0_iter1_reg, sub_ln70_10_reg_1221_pp0_iter1_reg, sub_ln70_11_reg_1226_pp0_iter1_reg, sub_ln70_12_reg_1231_pp0_iter1_reg, sub_ln70_13_reg_1236_pp0_iter1_reg, ap_block_pp0_stage7, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_block_pp0_stage14)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then 
                u_d0 <= add_ln1540_reg_1171_pp0_iter1_reg;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13))) then 
                u_d0 <= sub_ln70_13_reg_1236_pp0_iter1_reg;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12))) then 
                u_d0 <= sub_ln70_12_reg_1231_pp0_iter1_reg;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11))) then 
                u_d0 <= sub_ln70_11_reg_1226_pp0_iter1_reg;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                u_d0 <= sub_ln70_10_reg_1221_pp0_iter1_reg;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                u_d0 <= sub_ln70_9_reg_1216_pp0_iter1_reg;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                u_d0 <= sub_ln70_8_reg_1211;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                u_d0 <= sub_ln70_7_reg_1206;
            else 
                u_d0 <= "XXXXXX";
            end if;
        else 
            u_d0 <= "XXXXXX";
        end if; 
    end process;


    u_d1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage8, sub_ln70_1_reg_1176, sub_ln70_2_reg_1181, sub_ln70_3_reg_1186, sub_ln70_4_reg_1191, sub_ln70_5_reg_1196, sub_ln70_6_reg_1201, ap_block_pp0_stage8, sub_ln70_fu_798_p2, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_block_pp0_stage14)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then 
                u_d1 <= sub_ln70_6_reg_1201;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage13) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13))) then 
                u_d1 <= sub_ln70_5_reg_1196;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12))) then 
                u_d1 <= sub_ln70_4_reg_1191;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11))) then 
                u_d1 <= sub_ln70_3_reg_1186;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                u_d1 <= sub_ln70_2_reg_1181;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                u_d1 <= sub_ln70_1_reg_1176;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                u_d1 <= sub_ln70_fu_798_p2;
            else 
                u_d1 <= "XXXXXX";
            end if;
        else 
            u_d1 <= "XXXXXX";
        end if; 
    end process;


    u_we0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_11001, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13_11001, ap_block_pp0_stage14_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13)) or ((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)))) then 
            u_we0 <= ap_const_logic_1;
        else 
            u_we0 <= ap_const_logic_0;
        end if; 
    end process;


    u_we1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage14, icmp_ln620_reg_955, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8_11001, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9_11001, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10_11001, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11_11001, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12_11001, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13_11001, ap_block_pp0_stage14_11001)
    begin
        if ((((icmp_ln620_reg_955 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((icmp_ln620_reg_955 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13)) or ((icmp_ln620_reg_955 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((icmp_ln620_reg_955 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((icmp_ln620_reg_955 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((icmp_ln620_reg_955 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((icmp_ln620_reg_955 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)))) then 
            u_we1 <= ap_const_logic_1;
        else 
            u_we1 <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln663_1_fu_425_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_i_15),18));
    zext_ln663_2_fu_429_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_i_15),15));
    zext_ln663_fu_495_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_15_reg_950),19));
end behav;
