

Microchip MPLAB XC8 Assembler V2.30 build 20200825195618 
                                                                                               Thu Oct 15 14:05:45 2020

Microchip MPLAB XC8 C Compiler v2.30 (Free license) build 20200825195618 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12  0000                     
    13                           ; Version 2.20
    14                           ; Generated 12/02/2020 GMT
    15                           ; 
    16                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4550 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47  0000                     _LATCbits	set	3979
    48  0000                     _PORTBbits	set	3969
    49  0000                     _TRISCbits	set	3988
    50                           
    51                           ; #config settings
    52                           
    53                           	psect	cinit
    54  007F78                     __pcinit:
    55                           	callstack 0
    56  007F78                     start_initialization:
    57                           	callstack 0
    58  007F78                     __initialization:
    59                           	callstack 0
    60  007F78                     end_of_initialization:
    61                           	callstack 0
    62  007F78                     __end_of__initialization:
    63                           	callstack 0
    64  007F78  0100               	movlb	0
    65  007F7A  EFBF  F03F         	goto	_main	;jump to C main() function
    66                           
    67                           	psect	cstackCOMRAM
    68  000001                     __pcstackCOMRAM:
    69                           	callstack 0
    70  000001                     ??_main:
    71                           
    72                           ; 1 bytes @ 0x0
    73  000001                     	ds	2
    74                           
    75 ;;
    76 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    77 ;;
    78 ;; *************** function _main *****************
    79 ;; Defined at:
    80 ;;		line 15 in file "maincode.c"
    81 ;; Parameters:    Size  Location     Type
    82 ;;		None
    83 ;; Auto vars:     Size  Location     Type
    84 ;;		None
    85 ;; Return value:  Size  Location     Type
    86 ;;                  1    wreg      void 
    87 ;; Registers used:
    88 ;;		wreg
    89 ;; Tracked objects:
    90 ;;		On entry : 0/0
    91 ;;		On exit  : 0/0
    92 ;;		Unchanged: 0/0
    93 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    94 ;;      Params:         0       0       0       0       0       0       0       0       0
    95 ;;      Locals:         0       0       0       0       0       0       0       0       0
    96 ;;      Temps:          2       0       0       0       0       0       0       0       0
    97 ;;      Totals:         2       0       0       0       0       0       0       0       0
    98 ;;Total ram usage:        2 bytes
    99 ;; This function calls:
   100 ;;		Nothing
   101 ;; This function is called by:
   102 ;;		Startup code after reset
   103 ;; This function uses a non-reentrant model
   104 ;;
   105                           
   106                           	psect	text0
   107  007F7E                     __ptext0:
   108                           	callstack 0
   109  007F7E                     _main:
   110                           	callstack 31
   111  007F7E                     
   112                           ;maincode.c: 16:     TRISCbits.RC0 = 0;
   113  007F7E  9094               	bcf	148,0,c	;volatile
   114  007F80                     l13:
   115                           
   116                           ;maincode.c: 18:         if (PORTBbits.RB7 == 1){
   117  007F80  AE81               	btfss	129,7,c	;volatile
   118  007F82  EFC5  F03F         	goto	u11
   119  007F86  EFC7  F03F         	goto	u10
   120  007F8A                     u11:
   121  007F8A  EFFB  F03F         	goto	l14
   122  007F8E                     u10:
   123  007F8E                     
   124                           ;maincode.c: 19:             LATCbits.LC0 = 1;
   125  007F8E  808B               	bsf	139,0,c	;volatile
   126  007F90                     
   127                           ;maincode.c: 20:             _delay((unsigned long)((80)*(48000000UL/4000.0)));
   128  007F90  0E05               	movlw	5
   129  007F92  6E02               	movwf	(??_main+1)^0,c
   130  007F94  0EDF               	movlw	223
   131  007F96  6E01               	movwf	??_main^0,c
   132  007F98  0EBC               	movlw	188
   133  007F9A                     u27:
   134  007F9A  2EE8               	decfsz	wreg,f,c
   135  007F9C  D7FE               	bra	u27
   136  007F9E  2E01               	decfsz	??_main^0,f,c
   137  007FA0  D7FC               	bra	u27
   138  007FA2  2E02               	decfsz	(??_main+1)^0,f,c
   139  007FA4  D7FA               	bra	u27
   140  007FA6                     
   141                           ;maincode.c: 21:             LATCbits.LC0 = 0;
   142  007FA6  908B               	bcf	139,0,c	;volatile
   143                           
   144                           ;maincode.c: 22:             _delay((unsigned long)((100)*(48000000UL/4000.0)));
   145  007FA8  0E07               	movlw	7
   146  007FAA  6E02               	movwf	(??_main+1)^0,c
   147  007FAC  0E17               	movlw	23
   148  007FAE  6E01               	movwf	??_main^0,c
   149  007FB0  0E6A               	movlw	106
   150  007FB2                     u37:
   151  007FB2  2EE8               	decfsz	wreg,f,c
   152  007FB4  D7FE               	bra	u37
   153  007FB6  2E01               	decfsz	??_main^0,f,c
   154  007FB8  D7FC               	bra	u37
   155  007FBA  2E02               	decfsz	(??_main+1)^0,f,c
   156  007FBC  D7FA               	bra	u37
   157  007FBE  D000               	nop2	
   158  007FC0                     
   159                           ;maincode.c: 23:             LATCbits.LC0 = 1;
   160  007FC0  808B               	bsf	139,0,c	;volatile
   161                           
   162                           ;maincode.c: 24:             _delay((unsigned long)((80)*(48000000UL/4000.0)));
   163  007FC2  0E05               	movlw	5
   164  007FC4  6E02               	movwf	(??_main+1)^0,c
   165  007FC6  0EDF               	movlw	223
   166  007FC8  6E01               	movwf	??_main^0,c
   167  007FCA  0EBC               	movlw	188
   168  007FCC                     u47:
   169  007FCC  2EE8               	decfsz	wreg,f,c
   170  007FCE  D7FE               	bra	u47
   171  007FD0  2E01               	decfsz	??_main^0,f,c
   172  007FD2  D7FC               	bra	u47
   173  007FD4  2E02               	decfsz	(??_main+1)^0,f,c
   174  007FD6  D7FA               	bra	u47
   175  007FD8                     
   176                           ;maincode.c: 25:             LATCbits.LC0 = 0;
   177  007FD8  908B               	bcf	139,0,c	;volatile
   178                           
   179                           ;maincode.c: 26:             _delay((unsigned long)((700)*(48000000UL/4000.0)));
   180  007FDA  0E2B               	movlw	43
   181  007FDC  6E02               	movwf	(??_main+1)^0,c
   182  007FDE  0E9D               	movlw	157
   183  007FE0  6E01               	movwf	??_main^0,c
   184  007FE2  0EF9               	movlw	249
   185  007FE4                     u57:
   186  007FE4  2EE8               	decfsz	wreg,f,c
   187  007FE6  D7FE               	bra	u57
   188  007FE8  2E01               	decfsz	??_main^0,f,c
   189  007FEA  D7FC               	bra	u57
   190  007FEC  2E02               	decfsz	(??_main+1)^0,f,c
   191  007FEE  D7FA               	bra	u57
   192  007FF0  F000               	nop	
   193                           
   194                           ;maincode.c: 27:         }
   195  007FF2  EFC0  F03F         	goto	l13
   196  007FF6                     l14:
   197                           
   198                           ;maincode.c: 29:             LATCbits.LC0 = 0;
   199  007FF6  908B               	bcf	139,0,c	;volatile
   200  007FF8  EFC0  F03F         	goto	l13
   201  007FFC  EF00  F000         	goto	start
   202  008000                     __end_of_main:
   203                           	callstack 0
   204  0000                     
   205                           	psect	rparam
   206  0000                     
   207                           	psect	idloc
   208                           
   209                           ;Config register IDLOC0 @ 0x200000
   210                           ;	unspecified, using default values
   211  200000                     	org	2097152
   212  200000  FF                 	db	255
   213                           
   214                           ;Config register IDLOC1 @ 0x200001
   215                           ;	unspecified, using default values
   216  200001                     	org	2097153
   217  200001  FF                 	db	255
   218                           
   219                           ;Config register IDLOC2 @ 0x200002
   220                           ;	unspecified, using default values
   221  200002                     	org	2097154
   222  200002  FF                 	db	255
   223                           
   224                           ;Config register IDLOC3 @ 0x200003
   225                           ;	unspecified, using default values
   226  200003                     	org	2097155
   227  200003  FF                 	db	255
   228                           
   229                           ;Config register IDLOC4 @ 0x200004
   230                           ;	unspecified, using default values
   231  200004                     	org	2097156
   232  200004  FF                 	db	255
   233                           
   234                           ;Config register IDLOC5 @ 0x200005
   235                           ;	unspecified, using default values
   236  200005                     	org	2097157
   237  200005  FF                 	db	255
   238                           
   239                           ;Config register IDLOC6 @ 0x200006
   240                           ;	unspecified, using default values
   241  200006                     	org	2097158
   242  200006  FF                 	db	255
   243                           
   244                           ;Config register IDLOC7 @ 0x200007
   245                           ;	unspecified, using default values
   246  200007                     	org	2097159
   247  200007  FF                 	db	255
   248                           
   249                           	psect	config
   250                           
   251                           ;Config register CONFIG1L @ 0x300000
   252                           ;	PLL Prescaler Selection bits
   253                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   254                           ;	System Clock Postscaler Selection bits
   255                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   256                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   257                           ;	USBDIV = 0x0, unprogrammed default
   258  300000                     	org	3145728
   259  300000  00                 	db	0
   260                           
   261                           ;Config register CONFIG1H @ 0x300001
   262                           ;	Oscillator Selection bits
   263                           ;	FOSC = XTPLL_XT, XT oscillator, PLL enabled (XTPLL)
   264                           ;	Fail-Safe Clock Monitor Enable bit
   265                           ;	FCMEN = 0x0, unprogrammed default
   266                           ;	Internal/External Oscillator Switchover bit
   267                           ;	IESO = 0x0, unprogrammed default
   268  300001                     	org	3145729
   269  300001  02                 	db	2
   270                           
   271                           ;Config register CONFIG2L @ 0x300002
   272                           ;	Power-up Timer Enable bit
   273                           ;	PWRT = ON, PWRT enabled
   274                           ;	Brown-out Reset Enable bits
   275                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   276                           ;	Brown-out Reset Voltage bits
   277                           ;	BORV = 0x3, unprogrammed default
   278                           ;	USB Voltage Regulator Enable bit
   279                           ;	VREGEN = 0x0, unprogrammed default
   280  300002                     	org	3145730
   281  300002  18                 	db	24
   282                           
   283                           ;Config register CONFIG2H @ 0x300003
   284                           ;	Watchdog Timer Enable bit
   285                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   286                           ;	Watchdog Timer Postscale Select bits
   287                           ;	WDTPS = 0xF, unprogrammed default
   288  300003                     	org	3145731
   289  300003  1E                 	db	30
   290                           
   291                           ; Padding undefined space
   292  300004                     	org	3145732
   293  300004  FF                 	db	255
   294                           
   295                           ;Config register CONFIG3H @ 0x300005
   296                           ;	CCP2 MUX bit
   297                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   298                           ;	PORTB A/D Enable bit
   299                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   300                           ;	Low-Power Timer 1 Oscillator Enable bit
   301                           ;	LPT1OSC = 0x0, unprogrammed default
   302                           ;	MCLR Pin Enable bit
   303                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   304  300005                     	org	3145733
   305  300005  81                 	db	129
   306                           
   307                           ;Config register CONFIG4L @ 0x300006
   308                           ;	Stack Full/Underflow Reset Enable bit
   309                           ;	STVREN = 0x1, unprogrammed default
   310                           ;	Single-Supply ICSP Enable bit
   311                           ;	LVP = OFF, Single-Supply ICSP disabled
   312                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   313                           ;	ICPRT = 0x0, unprogrammed default
   314                           ;	Extended Instruction Set Enable bit
   315                           ;	XINST = 0x0, unprogrammed default
   316                           ;	Background Debugger Enable bit
   317                           ;	DEBUG = 0x1, unprogrammed default
   318  300006                     	org	3145734
   319  300006  81                 	db	129
   320                           
   321                           ; Padding undefined space
   322  300007                     	org	3145735
   323  300007  FF                 	db	255
   324                           
   325                           ;Config register CONFIG5L @ 0x300008
   326                           ;	unspecified, using default values
   327                           ;	Code Protection bit
   328                           ;	CP0 = 0x1, unprogrammed default
   329                           ;	Code Protection bit
   330                           ;	CP1 = 0x1, unprogrammed default
   331                           ;	Code Protection bit
   332                           ;	CP2 = 0x1, unprogrammed default
   333                           ;	Code Protection bit
   334                           ;	CP3 = 0x1, unprogrammed default
   335  300008                     	org	3145736
   336  300008  0F                 	db	15
   337                           
   338                           ;Config register CONFIG5H @ 0x300009
   339                           ;	unspecified, using default values
   340                           ;	Boot Block Code Protection bit
   341                           ;	CPB = 0x1, unprogrammed default
   342                           ;	Data EEPROM Code Protection bit
   343                           ;	CPD = 0x1, unprogrammed default
   344  300009                     	org	3145737
   345  300009  C0                 	db	192
   346                           
   347                           ;Config register CONFIG6L @ 0x30000A
   348                           ;	unspecified, using default values
   349                           ;	Write Protection bit
   350                           ;	WRT0 = 0x1, unprogrammed default
   351                           ;	Write Protection bit
   352                           ;	WRT1 = 0x1, unprogrammed default
   353                           ;	Write Protection bit
   354                           ;	WRT2 = 0x1, unprogrammed default
   355                           ;	Write Protection bit
   356                           ;	WRT3 = 0x1, unprogrammed default
   357  30000A                     	org	3145738
   358  30000A  0F                 	db	15
   359                           
   360                           ;Config register CONFIG6H @ 0x30000B
   361                           ;	unspecified, using default values
   362                           ;	Configuration Register Write Protection bit
   363                           ;	WRTC = 0x1, unprogrammed default
   364                           ;	Boot Block Write Protection bit
   365                           ;	WRTB = 0x1, unprogrammed default
   366                           ;	Data EEPROM Write Protection bit
   367                           ;	WRTD = 0x1, unprogrammed default
   368  30000B                     	org	3145739
   369  30000B  E0                 	db	224
   370                           
   371                           ;Config register CONFIG7L @ 0x30000C
   372                           ;	unspecified, using default values
   373                           ;	Table Read Protection bit
   374                           ;	EBTR0 = 0x1, unprogrammed default
   375                           ;	Table Read Protection bit
   376                           ;	EBTR1 = 0x1, unprogrammed default
   377                           ;	Table Read Protection bit
   378                           ;	EBTR2 = 0x1, unprogrammed default
   379                           ;	Table Read Protection bit
   380                           ;	EBTR3 = 0x1, unprogrammed default
   381  30000C                     	org	3145740
   382  30000C  0F                 	db	15
   383                           
   384                           ;Config register CONFIG7H @ 0x30000D
   385                           ;	unspecified, using default values
   386                           ;	Boot Block Table Read Protection bit
   387                           ;	EBTRB = 0x1, unprogrammed default
   388  30000D                     	org	3145741
   389  30000D  40                 	db	64
   390                           tosu	equ	0xFFF
   391                           tosh	equ	0xFFE
   392                           tosl	equ	0xFFD
   393                           stkptr	equ	0xFFC
   394                           pclatu	equ	0xFFB
   395                           pclath	equ	0xFFA
   396                           pcl	equ	0xFF9
   397                           tblptru	equ	0xFF8
   398                           tblptrh	equ	0xFF7
   399                           tblptrl	equ	0xFF6
   400                           tablat	equ	0xFF5
   401                           prodh	equ	0xFF4
   402                           prodl	equ	0xFF3
   403                           indf0	equ	0xFEF
   404                           postinc0	equ	0xFEE
   405                           postdec0	equ	0xFED
   406                           preinc0	equ	0xFEC
   407                           plusw0	equ	0xFEB
   408                           fsr0h	equ	0xFEA
   409                           fsr0l	equ	0xFE9
   410                           wreg	equ	0xFE8
   411                           indf1	equ	0xFE7
   412                           postinc1	equ	0xFE6
   413                           postdec1	equ	0xFE5
   414                           preinc1	equ	0xFE4
   415                           plusw1	equ	0xFE3
   416                           fsr1h	equ	0xFE2
   417                           fsr1l	equ	0xFE1
   418                           bsr	equ	0xFE0
   419                           indf2	equ	0xFDF
   420                           postinc2	equ	0xFDE
   421                           postdec2	equ	0xFDD
   422                           preinc2	equ	0xFDC
   423                           plusw2	equ	0xFDB
   424                           fsr2h	equ	0xFDA
   425                           fsr2l	equ	0xFD9
   426                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      2       2       1        2.1%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
ABS                  0      0       0      20        0.0%
BIGRAM             7FF      0       0      21        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.30 build 20200825195618 
Symbol Table                                                                                   Thu Oct 15 14:05:45 2020

                     l13 7F80                       l14 7FF6                       u10 7F8E  
                     u11 7F8A                       u27 7F9A                       u37 7FB2  
                     u47 7FCC                       u57 7FE4                      l700 7FA6  
                    l702 7FC0                      l704 7FD8                      l694 7F7E  
                    l696 7F8E                      l698 7F90                      wreg 000FE8  
                   _main 7F7E                     start 0000             ___param_bank 000000  
                  ?_main 0001          __initialization 7F78             __end_of_main 8000  
                 ??_main 0001            __activetblptr 000000               __accesstop 0060  
__end_of__initialization 7F78            ___rparam_used 000001           __pcstackCOMRAM 0001  
                __Hparam 0000                  __Lparam 0000                  __pcinit 7F78  
                __ramtop 0800                  __ptext0 7F7E     end_of_initialization 7F78  
              _PORTBbits 000F81                _TRISCbits 000F94      start_initialization 7F78  
               _LATCbits 000F8B                 __Hrparam 0000                 __Lrparam 0000  
          __size_of_main 0082  
