#include "sim/init.hh"

namespace {

const uint8_t data_m5_objects_DMA_Controller[] = {
    120,156,181,82,77,143,211,48,16,29,167,105,119,183,44,116,
    197,15,64,28,35,36,54,167,69,28,16,130,221,130,132,180,
    229,163,233,1,114,177,210,100,218,134,218,113,136,29,216,156,
    151,255,13,51,206,118,171,94,184,225,196,79,243,198,246,204,
    155,177,115,184,27,35,154,111,158,2,216,41,25,5,253,2,
    182,0,11,182,2,216,10,80,1,164,1,8,230,3,216,14,
    64,133,144,134,196,67,192,16,86,2,138,33,252,6,184,5,
    248,150,14,161,24,65,18,29,81,160,242,15,141,72,144,229,
    24,158,245,230,9,65,82,234,79,203,239,152,187,222,245,136,
    96,222,46,187,43,83,185,198,40,133,141,119,77,103,111,229,
    222,149,239,196,14,104,94,178,216,37,25,8,144,10,150,76,
    250,72,117,58,96,69,229,144,117,223,18,29,121,122,196,178,
    217,67,101,28,123,207,201,110,195,248,144,62,56,164,167,48,
    79,162,144,213,113,82,251,132,64,163,142,235,198,56,147,27,
    21,31,42,60,223,108,28,11,44,185,157,209,67,174,236,152,
    64,202,42,211,40,165,27,123,162,77,209,42,166,28,215,117,
    53,122,127,126,115,35,55,152,21,84,250,144,232,231,172,201,
    180,59,237,155,144,224,143,22,171,156,150,56,102,161,51,105,
    239,61,156,234,170,203,21,90,55,33,179,225,5,235,164,202,
    28,173,119,254,192,12,173,205,214,120,217,174,86,116,160,223,
    101,107,83,89,124,223,24,61,45,27,159,231,238,228,194,176,
    131,187,175,179,170,200,156,105,186,47,45,182,24,113,97,123,
    176,215,4,241,198,104,36,168,214,93,27,175,81,95,60,95,
    117,241,178,45,85,17,127,125,249,66,206,222,37,31,228,226,
    151,145,215,248,19,85,252,175,198,213,157,111,48,87,110,57,
    247,72,240,55,17,143,105,78,196,199,104,180,123,56,250,226,
    188,230,214,88,175,153,216,253,75,154,251,151,196,173,220,199,
    157,7,187,171,251,223,242,253,69,191,234,175,246,53,43,177,
    44,121,44,206,196,89,240,23,223,15,201,237,
};

EmbeddedPython embedded_m5_objects_DMA_Controller(
    "m5/objects/DMA_Controller.py",
    "/home/hongyu/gem5-fy/build/X86_MESI_Two_Level/mem/protocol/DMA_Controller.py",
    "m5.objects.DMA_Controller",
    data_m5_objects_DMA_Controller,
    460,
    870);

} // anonymous namespace
