<html>

<!-- Mirrored from www.hgy413.com/hgydocs/IA32/whgdata/whlstf72.htm by HTTrack Website Copier/3.x [XR&CO'2014], Thu, 08 Sep 2022 16:28:01 GMT -->
<head>
<title>Search Words List</title>
<meta http-equiv="content-type" content="text/html; charset=utf-8">
<meta name="generator" content="RoboHelp by eHelp Corporation   www.ehelp.com">
<meta name "description" content="WebHelp 5.10">
<base target="bsscright">
<style>
<!--
body {margin-left:1pt; margin-top:1pt; margin-right:1pt;font-family:"宋体"; font-size:9pt;}

A:link {font-family:"宋体"; font-size:9pt; color:#000000;  font-style:normal;  text-decoration:none; }
A:visited {font-family:"宋体"; font-size:9pt; color:#000000; font-style:normal;  text-decoration:none; }
A:active {background-color:#cccccc;}
A:hover {font-family:"宋体"; font-size:9pt; color:#007f00; font-style:normal;  text-decoration:underline; }

.tabs {background-color:#c0c0c0;}
.ftsheader {margin-left:10pt; margin-top:0pt;}
.ftsbody {margin-left:10pt; margin-top:0pt;}
.inactive {color:#666666;}
.ftsheader {background-color:Silver; } 

body {background-color:White; } 
p {color:Black; } p {font-family:sans-serif; } p {font-size:small; } p {font-style:Normal; } p {text-decoration:none; } 
A:link {color:Black; } A:link {font-family:sans-serif; } A:link {font-size:small; } A:link {font-style:Normal; } A:link {text-decoration:none; } 
A:visited {color:Black; } A:visited {font-family:sans-serif; } A:visited {font-size:small; } A:visited {font-style:Normal; } A:visited {text-decoration:none; } 
A:active {background-color:Silver; } 
A:hover {color:Blue; } A:hover {font-family:sans-serif; } A:hover {font-size:small; } A:hover {font-style:Normal; } A:hover {text-decoration:underline; } 

-->
</style>
</head>
<body marginheight="0"  marginwidth="0">
<p class="ftsbody" align="center"><a href="whlstf71.html" target="_self" title="前一个搜索组"><b>&lt;&lt;</b></a><br><br></p>
<p class="ftsbody">
<a name="bms_X_O"></a><a name="subkey_X_O"></a><a href="../instruct32_hh/vc160.html"><b>XOR</b></a> <br><nobr><a name="bm_X"></a><a name="subkey_X_O"></a>xor <a href="../instruct32_hh/vc328.html"><b>1</b></a> <a href="../PentiumM_HH/EventsB/Length_Changing_Prefix_Stall.html"><b>2</b></a> <a href="../Pentium4_HH/Lips/lipspro_partial_stall.html"><b>3</b></a> <a href="../PentiumM_HH/EventsB/partial_stall_cycles.html"><b>4</b></a> <a href="../xscinstruct_hh/WXOR.html"><b>5</b></a> <a href="../instruct64_hh/6400393.html"><b>6</b></a> <a href="../instruct64_hh/6400386.html"><b>7</b></a> <a href="../instruct64_hh/6400385.html"><b>8</b></a> <a href="../instruct32_hh/vc270.html"><b>9</b></a> <a href="../instruct32_hh/vc269.html"><b>10</b></a> <a href="../instruct32_hh/vc283.html"><b>11</b></a> <a href="../xscinstruct_hh/EOR_(Thumb).html"><b>12</b></a> </nobr><br><a name="bm_X"></a><a href="../instruct32_hh/vc329.html"><b>xorpd</b></a> <br><a name="bm_X"></a><a href="../instruct32_hh/vc330.html"><b>xorps</b></a> <br><nobr><a name="bms_X_P"></a><a name="subkey_X_P"></a>xpn <a href="../Itanium2_HH/AdviceIPF2_HH/collect_additional_events_to_determine_the_cause_of_back-end_flush_stalls.html"><b>1</b></a> <a href="../Itanium2_HH/AdviceIPF2_HH/back-end_xpn_flush_stalls.html"><b>2</b></a> <a href="../Itanium2_HH/Events642/be_flush_bubble.html"><b>3</b></a> </nobr><br><a name="bm_X"></a><a href="../Itanium2_HH/Events642/serialization_events.html"><b>xpnflush</b></a> <br><nobr><a name="bms_X_S"></a><a name="subkey_X_S"></a>xsc2 <a href="../XScale_HH/XscEvents/Branch_Misprediction_(0x6).html"><b>1</b></a> <a href="../XScale_HH/XscEvents/wmmx_data_dependency_stall_(0x17).html"><b>2</b></a> </nobr><br><nobr><a name="bm_X"></a>xsc_coprocessor_res <a href="../XScale_HH/LipsXSc/Coprocessor_Result_Penalty.html"><b>1</b></a> <a href="../XScale_HH/LipsXSc/Static_Analysis_Penalties.html"><b>2</b></a> </nobr><br><a name="bm_X"></a><a href="../ht_index.html"><b>XSC_COPROCESSOR_RES</b></a> <br><nobr><a name="bm_X"></a>xsc_dataproc_res <a href="../XScale_HH/LipsXSc/Data_Process_Penalty.html"><b>1</b></a> <a href="../XScale_HH/LipsXSc/Static_Analysis_Penalties.html"><b>2</b></a> <a href="../XScale_HH/LipsXSc/REG_Penalty.html"><b>3</b></a> </nobr><br><a name="bm_X"></a><a href="../XScale_HH/LipsXSc/IS_ADDRMODE.html"><b>xsc_is_addrmode</b></a> <br><a name="bm_X"></a><a href="../XScale_HH/LipsXSc/IS_CONCheck.html"><b>xsc_is_concheck</b></a> <br><a name="bm_X"></a><a href="../XScale_HH/LipsXSc/IS_LDMSTM.html"><b>xsc_is_ldmstm</b></a> <br><a name="bm_X"></a><a href="../XScale_HH/LipsXSc/IS_MULtoShift.html"><b>xsc_is_multoshift</b></a> <br><a name="bm_X"></a><a href="../XScale_HH/LipsXSc/IS_ShiftByREG.html"><b>xsc_is_shiftbyreg</b></a> <br><a name="bm_X"></a><a href="../XScale_HH/LipsXSc/IS_SWP.html"><b>xsc_is_swp</b></a> <br><a name="bm_X"></a><a href="../XScale_HH/LipsXSc/IS_LDMSTM.html"><b>xsc_ldmstm</b></a> <br><a name="bm_X"></a><a href="../XScale_HH/LipsXSc/Multiply_Instruction_Resource_Latency_Penalty.html"><b>xsc_ldmstm_1</b></a> <br><a name="bm_X"></a><a href="../XScale_HH/LipsXSc/Successive_Load_Store_Instructions_Penalty.html"><b>xsc_ldmstm_2</b></a> <br><a name="bm_X"></a><a href="../XScale_HH/LipsXSc/Successive_Load_Store_Instructions_Penalty.html"><b>xsc_ldmstm_3</b></a> <br><nobr><a name="bm_X"></a>xsc_ldmstm_n <a href="../XScale_HH/LipsXSc/Load_Store_Multiple_of_n_Register.html"><b>1</b></a> <a href="../XScale_HH/LipsXSc/Static_Analysis_Penalties.html"><b>2</b></a> </nobr><br><a name="bm_X"></a><a href="../ht_index.html"><b>XSC_LDMSTM_N</b></a> <br><nobr><a name="bm_X"></a>xsc_ldrstr_res <a href="../XScale_HH/LipsXSc/Load_Operand_Penalty.html"><b>1</b></a> <a href="../XScale_HH/LipsXSc/Static_Analysis_Penalties.html"><b>2</b></a> <a href="../XScale_HH/LipsXSc/REG_Penalty.html"><b>3</b></a> </nobr><br><a name="bm_X"></a><a href="../ht_index.html"><b>XSC_MUL_CONDITION</b></a> <br><nobr><a name="bm_X"></a>xsc_mul_condition <a href="../XScale_HH/LipsXSc/IS_CONCheck.html"><b>1</b></a> <a href="../XScale_HH/LipsXSc/Static_Analysis_Penalties.html"><b>2</b></a> <a href="../XScale_HH/LipsXSc/Multiply_Instruction_Condition_Code_Penalty.html"><b>3</b></a> </nobr><br><nobr><a name="bm_X"></a>xsc_multiply_res <a href="../XScale_HH/LipsXSc/Static_Analysis_Penalties.html"><b>1</b></a> <a href="../XScale_HH/LipsXSc/REG_Penalty.html"><b>2</b></a> <a href="../XScale_HH/LipsXSc/Multiply_Result_Penalty.html"><b>3</b></a> </nobr><br><a name="bm_X"></a><a href="../ht_index.html"><b>XSC_MULTIPLY_RES</b></a> <br><a name="bm_X"></a><a href="../XScale_HH/LipsXSc/Multiply_Result_Penalty.html"><b>xsc_multuply_res</b></a> <br><nobr><a name="bm_X"></a>xsc_pld_advice <a href="../XScale_HH/LipsXSc/Load_Operand_Penalty.html"><b>1</b></a> <a href="../XScale_HH/LipsXSc/Successive_Load_Store_Instructions_Penalty.html"><b>2</b></a> <a href="../XScale_HH/LipsXSc/Static_Analysis_Penalties.html"><b>3</b></a> <a href="../XScale_HH/LipsXSc/Prefetch_Advice.html"><b>4</b></a> </nobr><br><nobr><a name="bm_X"></a>xsc_pld_s1 <a href="../XScale_HH/LipsXSc/Successive_Load_Store_Instructions_Penalty.html"><b>1</b></a> <a href="../XScale_HH/LipsXSc/Prefetch_Advice.html"><b>2</b></a> </nobr><br><nobr><a name="bm_X"></a>xsc_pld_s2 <a href="../XScale_HH/LipsXSc/Successive_Load_Store_Instructions_Penalty.html"><b>1</b></a> <a href="../XScale_HH/LipsXSc/Prefetch_Advice.html"><b>2</b></a> </nobr><br><a name="bm_X"></a><a href="../XScale_HH/LipsXSc/Prefetch_Advice.html"><b>xsc_pld_s3</b></a> <br><nobr><a name="bm_X"></a>xsc_reg_dep <a href="../XScale_HH/LipsXSc/Static_Analysis_Penalties.html"><b>1</b></a> <a href="../XScale_HH/LipsXSc/REG_Penalty.html"><b>2</b></a> </nobr><br><a name="bm_X"></a><a href="../ht_index.html"><b>XSC_REG_DEP</b></a> <br><nobr><a name="bm_X"></a>xsc_reg_r0 <a href="../XScale_HH/LipsXSc/Load_Operand_Penalty.html"><b>1</b></a> <a href="../XScale_HH/LipsXSc/Coprocessor_Result_Penalty.html"><b>2</b></a> <a href="../XScale_HH/LipsXSc/Status_Rgister.html"><b>3</b></a> <a href="../XScale_HH/LipsXSc/Saturated_Result_Penalty.html"><b>4</b></a> <a href="../XScale_HH/LipsXSc/Multiply_Result_Penalty.html"><b>5</b></a> </nobr><br><nobr><a name="bm_X"></a>xsc_reg_r1 <a href="../XScale_HH/LipsXSc/LDRSTR_RES.html"><b>1</b></a> <a href="../XScale_HH/LipsXSc/Data_Process_Penalty.html"><b>2</b></a> <a href="../XScale_HH/LipsXSc/Coprocessor_Result_Penalty.html"><b>3</b></a> <a href="../XScale_HH/LipsXSc/REG_Penalty.html"><b>4</b></a> </nobr><br><a name="bm_X"></a><a href="../XScale_HH/LipsXSc/REG_Penalty.html"><b>xsc_reg_r2</b></a> <br><a name="bm_X"></a><a href="../XScale_HH/LipsXSc/REG_Penalty.html"><b>xsc_reg_r3</b></a> <br><a name="bm_X"></a><a href="../XScale_HH/LipsXSc/CDT_RES.html"><b>xsc_reg_r5</b></a> <br><a name="bm_X"></a><a href="../XScale_HH/LipsXSc/REG_Penalty.html"><b>xsc_reg_r6</b></a> <br><a name="bm_X"></a><a href="../XScale_HH/LipsXSc/REG_Penalty.html"><b>xsc_reg_r8</b></a> <br><a name="bm_X"></a><a href="../XScale_HH/LipsXSc/REG_Penalty.html"><b>xsc_reg_reg</b></a> <br><nobr><a name="bm_X"></a>xsc_resource <a href="../XScale_HH/LipsXSc/Static_Analysis_Penalties.html"><b>1</b></a> <a href="../XScale_HH/LipsXSc/Multiply_Instruction_Resource_Latency_Penalty.html"><b>2</b></a> </nobr><br><a name="bm_X"></a><a href="../ht_index.html"><b>XSC_RESOURCE</b></a> <br><a name="bm_X"></a><a href="../ht_index.html"><b>XSC_SATURATED_RES</b></a> <br><nobr><a name="bm_X"></a>xsc_saturated_res <a href="../XScale_HH/LipsXSc/Static_Analysis_Penalties.html"><b>1</b></a> <a href="../XScale_HH/LipsXSc/Saturated_Result_Penalty.html"><b>2</b></a> <a href="../XScale_HH/LipsXSc/REG_Penalty.html"><b>3</b></a> </nobr><br><a name="bm_X"></a><a href="../ht_index.html"><b>XSC_STATUS_RES</b></a> <br><nobr><a name="bm_X"></a>xsc_status_res <a href="../XScale_HH/LipsXSc/Status_Rgister.html"><b>1</b></a> <a href="../XScale_HH/LipsXSc/Static_Analysis_Penalties.html"><b>2</b></a> </nobr><br><a name="bm_X"></a><a href="../ht_index.html"><b>XSC_SUCC_LoadStore</b></a> <br><nobr><a name="bm_X"></a>xsc_succ_loadstore <a href="../XScale_HH/LipsXSc/Successive_Load_Store_Instructions_Penalty.html"><b>1</b></a> <a href="../XScale_HH/LipsXSc/Static_Analysis_Penalties.html"><b>2</b></a> <a href="../XScale_HH/LipsXSc/Prefetch_Advice.html"><b>3</b></a> </nobr><br><nobr><a name="bm_X"></a>xsc_swp <a href="../XScale_HH/LipsXSc/IS_SWP.html"><b>1</b></a> <a href="../XScale_HH/LipsXSc/SWP_Penalty.html"><b>2</b></a> <a href="../XScale_HH/LipsXSc/Successive_Load_Store_Instructions_Penalty.html"><b>3</b></a> <a href="../XScale_HH/LipsXSc/Static_Analysis_Penalties.html"><b>4</b></a> </nobr><br><a name="bm_X"></a><a href="../ht_index.html"><b>Xscale</b></a> <br><nobr><a name="bm_X"></a>XScale <a href="../xscinstruct_hh/Inst_Overview_of_Instructions.html"><b>1</b></a> <a href="../xscinstruct_hh/WSTR.html"><b>2</b></a> <a href="../xscinstruct_hh/Conditional_Execution.html"><b>3</b></a> </nobr><br><nobr><a name="bm_X"></a>xscale <a href="../xscinstruct_hh/INST_MCRR.html"><b>1</b></a> <a href="../ht_index.html"><b>2</b></a> <a href="../disclaimer.html"><b>3</b></a> <a href="../xscinstruct_hh/Inst_Overview_of_Instructions.html"><b>4</b></a> <a href="../xscinstruct_hh/INST_MRRC.html"><b>5</b></a> <a href="../xscinstruct_hh/notational_conventions.html"><b>6</b></a> <a href="../xscinstruct_hh/TMRRC.html"><b>7</b></a> <a href="../xscinstruct_hh/TMRC.html"><b>8</b></a> <a href="../xscinstruct_hh/TMOVMSK.html"><b>9</b></a> <a href="../xscinstruct_hh/TMIAPH.html"><b>10</b></a> <a href="../xscinstruct_hh/TMIA.html"><b>11</b></a> <a href="../xscinstruct_hh/TMCRR.html"><b>12</b></a> <a href="../xscinstruct_hh/TMCR.html"><b>13</b></a> <a href="../xscinstruct_hh/TINSR.html"><b>14</b></a> <a href="../xscinstruct_hh/TEXTRM.html"><b>15</b></a> <a href="../xscinstruct_hh/TEXTRC.html"><b>16</b></a> <a href="../xscinstruct_hh/TBCST.html"><b>17</b></a> <a href="../xscinstruct_hh/TANDC.html"><b>18</b></a> <a href="../xscinstruct_hh/WLDR.html"><b>19</b></a> <a href="../xscinstruct_hh/TORC.html"><b>20</b></a> <a href="../xscinstruct_hh/WSTR.html"><b>21</b></a> <a href="../Reference_HH/About_Instruction_Sets.html"><b>22</b></a> <a href="../xscinstruct_hh/WZERO.html"><b>23</b></a> <a href="../XScale_HH/LipsXSc/IS_ShiftByREG.html"><b>24</b></a> <a href="../XScale_HH/LipsXSc/IS_CONCheck.html"><b>25</b></a> <a href="../XScale_HH/LipsXSc/IS_ADDRMODE.html"><b>26</b></a> <a href="../XScale_HH/XscEvents/about_events.html"><b>27</b></a> <a href="../XScale_HH/LipsXSc/Successive_Load_Store_Instructions_Penalty.html"><b>28</b></a> <a href="../XScale_HH/LipsXSc/Static_Analysis_Penalties.html"><b>29</b></a> <a href="../xscinstruct_hh/32-bit_instructions.html"><b>30</b></a> <a href="../xscinstruct_hh/16-bit_instructions.html"><b>31</b></a> <a href="../XScale_HH/XscEvents/Instruction_Cache_Miss_(0x0).html"><b>32</b></a> <a href="../XScale_HH/XscEvents/Data_Dependency_Stall_(0x2).html"><b>33</b></a> <a href="../xscinstruct_hh/Address_Unindexed_(AM_5).html"><b>34</b></a> </nobr><br><nobr><a name="bm_X"></a>xscw_cdp_res <a href="../XScale_HH/LipsXSc/CDP_RES.html"><b>1</b></a> <a href="../XScale_HH/LipsXSc/WREG_Penalty.html"><b>2</b></a> </nobr><br><nobr><a name="bm_X"></a>xscw_cdt_res <a href="../XScale_HH/LipsXSc/CDT_RES.html"><b>1</b></a> <a href="../XScale_HH/LipsXSc/WREG_Penalty.html"><b>2</b></a> </nobr><br><a name="bm_X"></a><a href="../XScale_HH/LipsXSc/CorIP_RESOURCE.html"><b>xscw_corip_resource</b></a> <br><a name="bm_X"></a><a href="../ht_index.html"><b>XSCW_CorIP_RESOURCE</b></a> <br><nobr><a name="bm_X"></a>xscw_ldrstr_res <a href="../XScale_HH/LipsXSc/LDRSTR_RES.html"><b>1</b></a> <a href="../XScale_HH/LipsXSc/WREG_Penalty.html"><b>2</b></a> </nobr><br><a name="bm_X"></a><a href="../ht_index.html"><b>XSCW_MAC</b></a> <br><a name="bm_X"></a><a href="../XScale_HH/LipsXSc/MAC.html"><b>xscw_mac</b></a> <br><a name="bm_X"></a><a href="../XScale_HH/LipsXSc/MemCP_RESOURCE.html"><b>xscw_memcp_resource</b></a> <br><a name="bm_X"></a><a href="../ht_index.html"><b>XSCW_MemCP_RESOURCE</b></a> <br><a name="bm_X"></a><a href="../ht_index.html"><b>XSCW_MulP_RESOURCE</b></a> <br><a name="bm_X"></a><a href="../XScale_HH/LipsXSc/MulP_RESOURCE.html"><b>xscw_mulp_resource</b></a> <br><a name="bm_X"></a><a href="../XScale_HH/LipsXSc/WREG_Penalty.html"><b>xscw_reg_dep</b></a> <br><a name="bm_X"></a><a href="../ht_index.html"><b>XSCW_REG_DEP</b></a> <br><a name="bm_X"></a><a href="../XScale_HH/LipsXSc/WREG_Penalty.html"><b>xscw_reg_reg</b></a> <br><nobr><a name="bm_X"></a>xscw_reg_wr0 <a href="../XScale_HH/LipsXSc/CDT_RES.html"><b>1</b></a> <a href="../XScale_HH/LipsXSc/WREG_Penalty.html"><b>2</b></a> </nobr><br><nobr><a name="bm_X"></a>xscw_reg_wr2 <a href="../XScale_HH/LipsXSc/LDRSTR_RES.html"><b>1</b></a> <a href="../XScale_HH/LipsXSc/WREG_Penalty.html"><b>2</b></a> </nobr><br><nobr><a name="bm_X"></a>xscw_reg_wr4 <a href="../XScale_HH/LipsXSc/CDP_RES.html"><b>1</b></a> <a href="../XScale_HH/LipsXSc/WREG_Penalty.html"><b>2</b></a> </nobr><br><nobr><a name="bm_X"></a>xsz <a href="../instruct64_hh/6400371.html"><b>1</b></a> <a href="../instruct64_hh/6400370.html"><b>2</b></a> <a href="../instruct64_hh/6400388.html"><b>3</b></a> <a href="../instruct64_hh/6400387.html"><b>4</b></a> <a href="../instruct64_hh/6400115.html"><b>5</b></a> </nobr><br><nobr><a name="bms_X_U"></a><a name="subkey_X_U"></a>xuf <a href="../instruct64_hh/6400197.html"><b>1</b></a> <a href="../instruct64_hh/6400420.html"><b>2</b></a> </nobr><br><a name="bms_X_X"></a><a name="subkey_X_X"></a><a href="../instruct32_hh/vc130.html"><b>xx</b></a> <br><a name="bm_X"></a><a href="../Itanium2_HH/Events642/IA64_INST_RETIRED.html"><b>xx10</b></a> <br><nobr><a name="bm_X"></a>xxm <a href="../instruct32_hh/vc182.html"><b>1</b></a> <a href="../instruct32_hh/vc193.html"><b>2</b></a> <a href="../instruct32_hh/vc192.html"><b>3</b></a> <a href="../instruct32_hh/vc240.html"><b>4</b></a> <a href="../instruct32_hh/vc293.html"><b>5</b></a> <a href="../instruct32_hh/vc292.html"><b>6</b></a> </nobr><br><a name="bm_X"></a><a href="../instruct32_hh/vc221.html"><b>xxm1</b></a> <br><a name="bm_X"></a><a href="../instruct32_hh/vc221.html"><b>xxm2</b></a> <br><nobr><a name="bm_X"></a>xxxxxx <a href="../instruct32_hh/vc72.html"><b>1</b></a> <a href="../instruct32_hh/vc71.html"><b>2</b></a> </nobr><br><nobr><a name="bms_X_Y"></a><a name="subkey_X_Y"></a>xy <a href="../xscinstruct_hh/INST_MIAxy.html"><b>1</b></a> <a href="../instruct32_hh/vc81.html"><b>2</b></a> </nobr><br><nobr><a name="bm_X"></a>xyz <a href="../Pentium4_HH/Pentium4P_HH/ERP/Clockticks_per_Instructions_Retired.html"><b>1</b></a> <a href="../Pentium4_HH/ER4/Clockticks_per_Instructions_Retired.html"><b>2</b></a> </nobr><br>
<br><br>
<nobr><a name="bm_Y"></a><a name="subkey_Y"></a>y <a href="../xscinstruct_hh/INST_MIAxy.html"><b>1</b></a> <a href="../Itanium2_HH/Events642/hpw_data_references.html"><b>2</b></a> <a href="../Itanium2_HH/Events642/fp_true_sirstall.html"><b>3</b></a> <a href="../Itanium2_HH/Events642/fp_ops_retired.html"><b>4</b></a> <a href="../Itanium2_HH/Events642/fp_flush_to_zero.html"><b>5</b></a> <a href="../Itanium2_HH/Events642/fp_false_sirstall.html"><b>6</b></a> <a href="../Itanium2_HH/Events642/fp_failed_fchkf.html"><b>7</b></a> <a href="../Itanium2_HH/Events642/encbr_mispred_detail.html"><b>8</b></a> <a href="../Itanium2_HH/Events642/dtlb_inserts_hpw_retired.html"><b>9</b></a> <a href="../Itanium2_HH/Events642/dtlb_inserts_hpw.html"><b>10</b></a> <a href="../Itanium2_HH/Events642/DATA_REFERENCES_SET1.html"><b>11</b></a> <a href="../Itanium2_HH/Events642/DATA_REFERENCES_SET0.html"><b>12</b></a> <a href="../instruct32_hh/vc32.html"><b>13</b></a> <a href="../ht_index.html"><b>14</b></a> <a href="../Itanium2_HH/Events642/L1I_EAR_EVENTS.html"><b>15</b></a> <a href="../Itanium2_HH/Events642/L1DTLB_TRANSFER.html"><b>16</b></a> <a href="../Itanium2_HH/Events642/L1D_READS_SET1.html"><b>17</b></a> <a href="../Itanium2_HH/Events642/L1D_READS_SET0.html"><b>18</b></a> <a href="../Itanium2_HH/Events642/l1d_read_misses.html"><b>19</b></a> <a href="../Itanium2_HH/Events642/ITLB_MISSES_FETCH.html"><b>20</b></a> <a href="../Itanium2_HH/Events642/ISB_BUNPAIRS_IN.html"><b>21</b></a> <a href="../Itanium2_HH/Events642/INST_FAILED_CHKA_LDC_ALAT.html"><b>22</b></a> <a href="../Itanium2_HH/Events642/inst_dispersed.html"><b>23</b></a> <a href="../Itanium2_HH/Events642/INST_CHKA_LDC_ALAT.html"><b>24</b></a> <a href="../Itanium2_HH/Events642/IA64_TAGGED_INST_RETIRED.html"><b>25</b></a> <a href="../Itanium2_HH/Events642/IA64_INST_RETIRED.html"><b>26</b></a> <a href="../instruct32_hh/intrins_api.html"><b>27</b></a> <a href="../xscinstruct_hh/INST_SMULW.html"><b>28</b></a> <a href="../xscinstruct_hh/INST_SMUL.html"><b>29</b></a> <a href="../xscinstruct_hh/INST_SMLAW.html"><b>30</b></a> <a href="../xscinstruct_hh/INST_SMLAL_(DSP).html"><b>31</b></a> <a href="../xscinstruct_hh/INST_SMLA.html"><b>32</b></a> <a href="../Itanium2_HH/Events642/L2_DATA_REFERENCES.html"><b>33</b></a> <a href="../Itanium2_HH/Events642/l2_bypass.html"><b>34</b></a> <a href="../Itanium2_HH/Events642/l2_bad_lines_selected.html"><b>35</b></a> <a href="../Itanium2_HH/Events642/l1itlb_inserts_hpw.html"><b>36</b></a> <a href="../Itanium2_HH/Events642/l1i_strm_prefetches.html"><b>37</b></a> <a href="../Itanium2_HH/Events642/l1i_snoop.html"><b>38</b></a> <a href="../Itanium2_HH/Events642/L1I_READS.html"><b>39</b></a> <a href="../Itanium2_HH/Events642/l1i_purge.html"><b>40</b></a> <a href="../Itanium2_HH/Events642/L1I_PREFETCHES.html"><b>41</b></a> <a href="../Itanium2_HH/Events642/l1i_fills.html"><b>42</b></a> <a href="../Itanium2_HH/Events642/l1i_fetch_rab_hit.html"><b>43</b></a> <a href="../Itanium2_HH/Events642/L1I_FETCH_ISB_HIT.html"><b>44</b></a> <a href="../instruct32_hh/vc107.html"><b>45</b></a> <a href="../Itanium2_HH/Events642/l2_ozq_cancels1.html"><b>46</b></a> <a href="../Itanium2_HH/Events642/l2_ozq_cancels0.html"><b>47</b></a> <a href="../Itanium2_HH/Events642/L2_OPS_ISSUED.html"><b>48</b></a> <a href="../Itanium2_HH/Events642/L2_MISSES.html"><b>49</b></a> <a href="../Itanium2_HH/Events642/l2_l3access_cancel.html"><b>50</b></a> <a href="../Itanium2_HH/Events642/L2_ISSUED_RECIRC_OZQ_ACC.html"><b>51</b></a> <a href="../Itanium2_HH/Events642/L2_ISSUED_RECIRC_IFETCH.html"><b>52</b></a> <a href="../Itanium2_HH/Events642/L2_INST_PREFETCHES.html"><b>53</b></a> <a href="../Itanium2_HH/Events642/L2_INST_DEMAND_READS.html"><b>54</b></a> <a href="../Itanium2_HH/Events642/l2_ifet_cancels.html"><b>55</b></a> <a href="../Itanium2_HH/Events642/l2_got_recirc_ozq_acc.html"><b>56</b></a> <a href="../Itanium2_HH/Events642/l2_got_recirc_ifetch.html"><b>57</b></a> <a href="../Itanium2_HH/Events642/l2_force_recirc.html"><b>58</b></a> <a href="../Itanium2_HH/Events642/misaligned_loads_retired.html"><b>59</b></a> <a href="../Itanium2_HH/Events642/loads_retired.html"><b>60</b></a> <a href="../Itanium2_HH/Events642/L3_WRITES.html"><b>61</b></a> <a href="../Itanium2_HH/Events642/L3_REFERENCES.html"><b>62</b></a> <a href="../Itanium2_HH/Events642/L3_READS.html"><b>63</b></a> <a href="../Itanium2_HH/Events642/L3_MISSES.html"><b>64</b></a> <a href="../Itanium2_HH/Events642/L2DTLB_MISSES.html"><b>65</b></a> <a href="../Itanium2_HH/Events642/l2_synth_probe.html"><b>66</b></a> <a href="../Itanium2_HH/Events642/L2_STORE_HIT_SHARED.html"><b>67</b></a> <a href="../Itanium2_HH/Events642/L2_REFERENCES.html"><b>68</b></a> <a href="../Itanium2_HH/Events642/L2_OZQ_CANCELS2.html"><b>69</b></a> <a href="../instruct32_hh/vc81.html"><b>70</b></a> <a href="../instruct32_hh/vc140.html"><b>71</b></a> <a href="../instruct32_hh/vc133.html"><b>72</b></a> <a href="../instruct32_hh/vc132.html"><b>73</b></a> <a href="../Itanium2_HH/Events642/uc_loads_retired.html"><b>74</b></a> <a href="../Itanium2_HH/Events642/syll_overcount.html"><b>75</b></a> <a href="../Itanium2_HH/Events642/syll_not_dispersed.html"><b>76</b></a> <a href="../Itanium2_HH/Events642/stores_retired.html"><b>77</b></a> <a href="../Itanium2_HH/Events642/RSE_REFERENCES_RETIRED.html"><b>78</b></a> <a href="../Itanium2_HH/Events642/predicate_squashed_retired.html"><b>79</b></a> <a href="../Itanium2_HH/Events642/nops_retired.html"><b>80</b></a> <a href="../Itanium2_HH/Events642/misaligned_stores_retired.html"><b>81</b></a> <a href="../xscinstruct_hh/TMIA.html"><b>82</b></a> <a href="../Itanium2_HH/Events642/uc_stores_retired.html"><b>83</b></a> <a href="../instruct64_hh/6400289.html"><b>84</b></a> <a href="../instruct64_hh/6400317.html"><b>85</b></a> <a href="../Pentium4_HH/Advice4_HH/Loop_Unrolling.html"><b>86</b></a> <a href="../instruct64_hh/6400331.html"><b>87</b></a> <a href="../instruct64_hh/6400327.html"><b>88</b></a> <a href="../instruct64_hh/6400325.html"><b>89</b></a> <a href="../instruct64_hh/6400323.html"><b>90</b></a> <a href="../instruct64_hh/6400321.html"><b>91</b></a> <a href="../instruct64_hh/6400319.html"><b>92</b></a> <a href="../instruct64_hh/6400345.html"><b>93</b></a> <a href="../instruct64_hh/6400343.html"><b>94</b></a> <a href="../instruct64_hh/6400339.html"><b>95</b></a> <a href="../instruct64_hh/6400335.html"><b>96</b></a> <a href="../instruct64_hh/6400379.html"><b>97</b></a> <a href="../PentiumM_HH/AdviceB_HH/frequent_branch_mispredictions.html"><b>98</b></a> <a href="../Itanium2_HH/Events642/branch_event.html"><b>99</b></a> <a href="../Itanium2_HH/Events642/br_path_pred2.html"><b>100</b></a> <a href="../Itanium2_HH/Events642/br_path_pred.html"><b>101</b></a> <a href="../Itanium2_HH/Events642/br_mispred_detail2.html"><b>102</b></a> <a href="../Itanium2_HH/Events642/BR_MISPRED_DETAIL.html"><b>103</b></a> <a href="../Itanium2_HH/Events642/be_br_mispred_detail.html"><b>104</b></a> <a href="../Itanium2_HH/Events642/alat_capacity_miss.html"><b>105</b></a> <a href="../Itanium2_HH/Events642/DATA_EAR_EVENTS.html"><b>106</b></a> <a href="../Itanium2_HH/Events642/data_debug_register_matches.html"><b>107</b></a> <a href="../instruct32_hh/vc303.html"><b>108</b></a> </nobr><br><br><br></p><p class="ftsbody" align="center"><a href="whlstf73.html" target="_self" title="下一个搜索组"><b>&gt;&gt;</b></a>

</body>


<!-- Mirrored from www.hgy413.com/hgydocs/IA32/whgdata/whlstf72.htm by HTTrack Website Copier/3.x [XR&CO'2014], Thu, 08 Sep 2022 16:28:51 GMT -->
</html>

