INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/velic/OneDrive/Desktop/vitis-hls/Assignment_9/VIVADO/project_2/project_2.ip_user_files/bd/design_1/ip/design_1_zadoff_chu_0_0/sources_1/ip/cordic_0_1/sim/cordic_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cordic_0'
