{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666794377767 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666794377767 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 26 08:26:17 2022 " "Processing started: Wed Oct 26 08:26:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666794377767 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666794377767 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off busified_16decoder -c busified_16decoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off busified_16decoder -c busified_16decoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666794377767 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666794378351 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666794378351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busified_16decoder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file busified_16decoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 busified_16decoder " "Found entity 1: busified_16decoder" {  } { { "busified_16decoder.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/busified_16decoder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666794386254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666794386254 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "busified_16decoder " "Elaborating entity \"busified_16decoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666794386274 ""}
{ "Warning" "WSGN_SEARCH_FILE" "b16_invert.vhd 2 1 " "Using design file b16_invert.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 b16_invert-LogicFunc " "Found design unit 1: b16_invert-LogicFunc" {  } { { "b16_invert.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_invert.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666794386649 ""} { "Info" "ISGN_ENTITY_NAME" "1 b16_invert " "Found entity 1: b16_invert" {  } { { "b16_invert.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/b16_invert.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666794386649 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666794386649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b16_invert b16_invert:inst3 " "Elaborating entity \"b16_invert\" for hierarchy \"b16_invert:inst3\"" {  } { { "busified_16decoder.bdf" "inst3" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/busified_16decoder.bdf" { { 232 1088 1248 312 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666794386653 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus_split_out.vhd 2 1 " "Using design file bus_split_out.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_split_out-LogicFunc " "Found design unit 1: bus_split_out-LogicFunc" {  } { { "bus_split_out.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus_split_out.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666794386673 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_split_out " "Found entity 1: bus_split_out" {  } { { "bus_split_out.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus_split_out.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666794386673 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666794386673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_split_out bus_split_out:inst2 " "Elaborating entity \"bus_split_out\" for hierarchy \"bus_split_out:inst2\"" {  } { { "busified_16decoder.bdf" "inst2" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/busified_16decoder.bdf" { { 232 936 1080 536 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666794386673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74154 74154:inst24 " "Elaborating entity \"74154\" for hierarchy \"74154:inst24\"" {  } { { "busified_16decoder.bdf" "inst24" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/busified_16decoder.bdf" { { 240 800 920 528 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666794386693 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74154:inst24 " "Elaborated megafunction instantiation \"74154:inst24\"" {  } { { "busified_16decoder.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/busified_16decoder.bdf" { { 240 800 920 528 "inst24" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666794386705 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus_split.vhd 2 1 " "Using design file bus_split.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bus_split-LogicFunc " "Found design unit 1: bus_split-LogicFunc" {  } { { "bus_split.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus_split.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666794386716 ""} { "Info" "ISGN_ENTITY_NAME" "1 bus_split " "Found entity 1: bus_split" {  } { { "bus_split.vhd" "" { Text "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/bus_split.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666794386716 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1666794386716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_split bus_split:inst4 " "Elaborating entity \"bus_split\" for hierarchy \"bus_split:inst4\"" {  } { { "busified_16decoder.bdf" "inst4" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/busified_16decoder.bdf" { { 232 568 712 536 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666794386716 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1666794387096 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1666794387310 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1666794387310 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[15\] " "No output dependent on input pin \"input\[15\]\"" {  } { { "busified_16decoder.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/busified_16decoder.bdf" { { 256 352 520 272 "input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666794387341 "|busified_16decoder|input[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[14\] " "No output dependent on input pin \"input\[14\]\"" {  } { { "busified_16decoder.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/busified_16decoder.bdf" { { 256 352 520 272 "input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666794387341 "|busified_16decoder|input[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[13\] " "No output dependent on input pin \"input\[13\]\"" {  } { { "busified_16decoder.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/busified_16decoder.bdf" { { 256 352 520 272 "input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666794387341 "|busified_16decoder|input[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[12\] " "No output dependent on input pin \"input\[12\]\"" {  } { { "busified_16decoder.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/busified_16decoder.bdf" { { 256 352 520 272 "input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666794387341 "|busified_16decoder|input[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[11\] " "No output dependent on input pin \"input\[11\]\"" {  } { { "busified_16decoder.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/busified_16decoder.bdf" { { 256 352 520 272 "input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666794387341 "|busified_16decoder|input[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[10\] " "No output dependent on input pin \"input\[10\]\"" {  } { { "busified_16decoder.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/busified_16decoder.bdf" { { 256 352 520 272 "input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666794387341 "|busified_16decoder|input[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[9\] " "No output dependent on input pin \"input\[9\]\"" {  } { { "busified_16decoder.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/busified_16decoder.bdf" { { 256 352 520 272 "input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666794387341 "|busified_16decoder|input[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[8\] " "No output dependent on input pin \"input\[8\]\"" {  } { { "busified_16decoder.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/busified_16decoder.bdf" { { 256 352 520 272 "input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666794387341 "|busified_16decoder|input[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[7\] " "No output dependent on input pin \"input\[7\]\"" {  } { { "busified_16decoder.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/busified_16decoder.bdf" { { 256 352 520 272 "input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666794387341 "|busified_16decoder|input[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[6\] " "No output dependent on input pin \"input\[6\]\"" {  } { { "busified_16decoder.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/busified_16decoder.bdf" { { 256 352 520 272 "input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666794387341 "|busified_16decoder|input[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[5\] " "No output dependent on input pin \"input\[5\]\"" {  } { { "busified_16decoder.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/busified_16decoder.bdf" { { 256 352 520 272 "input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666794387341 "|busified_16decoder|input[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input\[4\] " "No output dependent on input pin \"input\[4\]\"" {  } { { "busified_16decoder.bdf" "" { Schematic "C:/Users/dudkr/Desktop/16 bit computer/A- current/a-Fpga implementation/16_bit/busified_16decoder.bdf" { { 256 352 520 272 "input" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1666794387341 "|busified_16decoder|input[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1666794387341 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "48 " "Implemented 48 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1666794387341 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1666794387341 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Implemented 16 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1666794387341 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1666794387341 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4835 " "Peak virtual memory: 4835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666794387349 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 26 08:26:27 2022 " "Processing ended: Wed Oct 26 08:26:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666794387349 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666794387349 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666794387349 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666794387349 ""}
