Analysis & Synthesis report for game
Sat Sep 21 10:06:01 2019
Quartus II Version 8.1 Build 163 10/28/2008 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for VGA:vga1|over:rom|altsyncram:altsyncram_component|altsyncram_9591:auto_generated
 14. Source assignments for timg:i_timg|altsyncram:altsyncram_component|altsyncram_p491:auto_generated
 15. Source assignments for over:i_over|altsyncram:altsyncram_component|altsyncram_9591:auto_generated
 16. Parameter Settings for User Entity Instance: VGA:vga1|over:rom|altsyncram:altsyncram_component
 17. Parameter Settings for User Entity Instance: timg:i_timg|altsyncram:altsyncram_component
 18. Parameter Settings for User Entity Instance: over:i_over|altsyncram:altsyncram_component
 19. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Sep 21 10:06:01 2019    ;
; Quartus II Version                 ; 8.1 Build 163 10/28/2008 SJ Full Version ;
; Revision Name                      ; game                                     ;
; Top-level Entity Name              ; game                                     ;
; Family                             ; Cyclone III                              ;
; Total logic elements               ; 533                                      ;
;     Total combinational functions  ; 533                                      ;
;     Dedicated logic registers      ; 165                                      ;
; Total registers                    ; 165                                      ;
; Total pins                         ; 9                                        ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 442,368                                  ;
; Embedded Multiplier 9-bit elements ; 0                                        ;
; Total PLLs                         ; 0                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                            ;
+----------------------------------------------------------------+--------------------+--------------------+
; Option                                                         ; Setting            ; Default Value      ;
+----------------------------------------------------------------+--------------------+--------------------+
; Device                                                         ; EP3C40Q240C8       ;                    ;
; Top-level entity name                                          ; game               ; game               ;
; Family name                                                    ; Cyclone III        ; Stratix II         ;
; Use Generated Physical Constraints File                        ; Off                ;                    ;
; Use smart compilation                                          ; Off                ; Off                ;
; Restructure Multiplexers                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                            ; Off                ; Off                ;
; Preserve fewer node names                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                      ; Off                ; Off                ;
; Verilog Version                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                       ; Auto               ; Auto               ;
; Safe State Machine                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                              ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                     ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                 ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                        ; On                 ; On                 ;
; Parallel Synthesis                                             ; Off                ; Off                ;
; DSP Block Balancing                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                             ; On                 ; On                 ;
; Power-Up Don't Care                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                 ; Off                ; Off                ;
; Optimization Technique                                         ; Balanced           ; Balanced           ;
; Carry Chain Length                                             ; 70                 ; 70                 ;
; Auto Carry Chains                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                          ; Off                ; Off                ;
; Perform gate-level register retiming                           ; Off                ; Off                ;
; Allow register retiming to trade off Tsu/Tco with Fmax         ; On                 ; On                 ;
; Auto ROM Replacement                                           ; On                 ; On                 ;
; Auto RAM Replacement                                           ; On                 ; On                 ;
; Auto DSP Block Replacement                                     ; On                 ; On                 ;
; Auto Shift Register Replacement                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                  ; On                 ; On                 ;
; Strict RAM Replacement                                         ; Off                ; Off                ;
; Allow Synchronous Control Signals                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                         ; Off                ; Off                ;
; Auto RAM Block Balancing                                       ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                              ; Off                ; Off                ;
; Auto Resource Sharing                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                  ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing            ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives              ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                             ; Off                ; Off                ;
; Synchronization Register Chain Length                          ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report       ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100                ; 100                ;
; Clock MUX Protection                                           ; On                 ; On                 ;
; Auto Gated Clock Conversion                                    ; Off                ; Off                ;
; Block Design Naming                                            ; Auto               ; Auto               ;
; SDC constraint protection                                      ; Off                ; Off                ;
; Synthesis Effort                                               ; Auto               ; Auto               ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On                 ; On                 ;
; Analysis & Synthesis Message Level                             ; Medium             ; Medium             ;
+----------------------------------------------------------------+--------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                             ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                   ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+
; XIHAO.vhd                        ; yes             ; User VHDL File               ; D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/XIHAO.vhd              ;
; VGA.vhd                          ; yes             ; User VHDL File               ; D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/VGA.vhd                ;
; game.vhd                         ; yes             ; User VHDL File               ; D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/game.vhd               ;
; over.vhd                         ; yes             ; User Wizard-Generated File   ; D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/over.vhd               ;
; receiver.vhd                     ; yes             ; User VHDL File               ; D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/receiver.vhd           ;
; vga640480.vhd                    ; yes             ; User VHDL File               ; D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/vga640480.vhd          ;
; mid.vhd                          ; yes             ; User VHDL File               ; D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/mid.vhd                ;
; timg.vhd                         ; yes             ; User Wizard-Generated File   ; D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/timg.vhd               ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; e:/quartusll8.1/quartus/quartus/libraries/megafunctions/altsyncram.tdf         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; e:/quartusll8.1/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc  ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; e:/quartusll8.1/quartus/quartus/libraries/megafunctions/lpm_mux.inc            ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; e:/quartusll8.1/quartus/quartus/libraries/megafunctions/lpm_decode.inc         ;
; aglobal81.inc                    ; yes             ; Megafunction                 ; e:/quartusll8.1/quartus/quartus/libraries/megafunctions/aglobal81.inc          ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; e:/quartusll8.1/quartus/quartus/libraries/megafunctions/a_rdenreg.inc          ;
; altrom.inc                       ; yes             ; Megafunction                 ; e:/quartusll8.1/quartus/quartus/libraries/megafunctions/altrom.inc             ;
; altram.inc                       ; yes             ; Megafunction                 ; e:/quartusll8.1/quartus/quartus/libraries/megafunctions/altram.inc             ;
; altdpram.inc                     ; yes             ; Megafunction                 ; e:/quartusll8.1/quartus/quartus/libraries/megafunctions/altdpram.inc           ;
; altqpram.inc                     ; yes             ; Megafunction                 ; e:/quartusll8.1/quartus/quartus/libraries/megafunctions/altqpram.inc           ;
; db/altsyncram_9591.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/db/altsyncram_9591.tdf ;
; db/decode_b7a.tdf                ; yes             ; Auto-Generated Megafunction  ; D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/db/decode_b7a.tdf      ;
; db/mux_tlb.tdf                   ; yes             ; Auto-Generated Megafunction  ; D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/db/mux_tlb.tdf         ;
; db/altsyncram_p491.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/db/altsyncram_p491.tdf ;
; db/decode_37a.tdf                ; yes             ; Auto-Generated Megafunction  ; D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/db/decode_37a.tdf      ;
; db/mux_llb.tdf                   ; yes             ; Auto-Generated Megafunction  ; D:/大学/大三/大三上/数字电路综合课程设计/自己/wyh/game3/db/mux_llb.tdf         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary            ;
+---------------------------------------------+----------+
; Resource                                    ; Usage    ;
+---------------------------------------------+----------+
; Estimated Total logic elements              ; 533      ;
;                                             ;          ;
; Total combinational functions               ; 533      ;
; Logic element usage by number of LUT inputs ;          ;
;     -- 4 input functions                    ; 203      ;
;     -- 3 input functions                    ; 168      ;
;     -- <=2 input functions                  ; 162      ;
;                                             ;          ;
; Logic elements by mode                      ;          ;
;     -- normal mode                          ; 346      ;
;     -- arithmetic mode                      ; 187      ;
;                                             ;          ;
; Total registers                             ; 165      ;
;     -- Dedicated logic registers            ; 165      ;
;     -- I/O registers                        ; 0        ;
;                                             ;          ;
; I/O pins                                    ; 9        ;
; Total memory bits                           ; 442368   ;
; Maximum fan-out node                        ; clk25MHz ;
; Maximum fan-out                             ; 157      ;
; Total fan-out                               ; 2861     ;
; Average fan-out                             ; 3.72     ;
+---------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                     ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                           ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------+--------------+
; |game                                        ; 533 (70)          ; 165 (19)     ; 442368      ; 0            ; 0       ; 0         ; 9    ; 0            ; |game                                                                                                         ; work         ;
;    |VGA:vga1|                                ; 227 (208)         ; 70 (64)      ; 196608      ; 0            ; 0       ; 0         ; 0    ; 0            ; |game|VGA:vga1                                                                                                ; work         ;
;       |over:rom|                             ; 19 (0)            ; 6 (0)        ; 196608      ; 0            ; 0       ; 0         ; 0    ; 0            ; |game|VGA:vga1|over:rom                                                                                       ; work         ;
;          |altsyncram:altsyncram_component|   ; 19 (0)            ; 6 (0)        ; 196608      ; 0            ; 0       ; 0         ; 0    ; 0            ; |game|VGA:vga1|over:rom|altsyncram:altsyncram_component                                                       ; work         ;
;             |altsyncram_9591:auto_generated| ; 19 (0)            ; 6 (6)        ; 196608      ; 0            ; 0       ; 0         ; 0    ; 0            ; |game|VGA:vga1|over:rom|altsyncram:altsyncram_component|altsyncram_9591:auto_generated                        ; work         ;
;                |decode_b7a:rden_decode|      ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |game|VGA:vga1|over:rom|altsyncram:altsyncram_component|altsyncram_9591:auto_generated|decode_b7a:rden_decode ; work         ;
;                |mux_tlb:mux2|                ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |game|VGA:vga1|over:rom|altsyncram:altsyncram_component|altsyncram_9591:auto_generated|mux_tlb:mux2           ; work         ;
;    |XIHAO:xihao1|                            ; 32 (32)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |game|XIHAO:xihao1                                                                                            ; work         ;
;    |mid:i_mid|                               ; 80 (80)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |game|mid:i_mid                                                                                               ; work         ;
;    |over:i_over|                             ; 16 (0)            ; 6 (0)        ; 196608      ; 0            ; 0       ; 0         ; 0    ; 0            ; |game|over:i_over                                                                                             ; work         ;
;       |altsyncram:altsyncram_component|      ; 16 (0)            ; 6 (0)        ; 196608      ; 0            ; 0       ; 0         ; 0    ; 0            ; |game|over:i_over|altsyncram:altsyncram_component                                                             ; work         ;
;          |altsyncram_9591:auto_generated|    ; 16 (0)            ; 6 (6)        ; 196608      ; 0            ; 0       ; 0         ; 0    ; 0            ; |game|over:i_over|altsyncram:altsyncram_component|altsyncram_9591:auto_generated                              ; work         ;
;             |decode_b7a:rden_decode|         ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |game|over:i_over|altsyncram:altsyncram_component|altsyncram_9591:auto_generated|decode_b7a:rden_decode       ; work         ;
;             |mux_tlb:mux2|                   ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |game|over:i_over|altsyncram:altsyncram_component|altsyncram_9591:auto_generated|mux_tlb:mux2                 ; work         ;
;    |receiver:i_receiver|                     ; 65 (65)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |game|receiver:i_receiver                                                                                     ; work         ;
;    |timg:i_timg|                             ; 0 (0)             ; 2 (0)        ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |game|timg:i_timg                                                                                             ; work         ;
;       |altsyncram:altsyncram_component|      ; 0 (0)             ; 2 (0)        ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |game|timg:i_timg|altsyncram:altsyncram_component                                                             ; work         ;
;          |altsyncram_p491:auto_generated|    ; 0 (0)             ; 2 (2)        ; 49152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |game|timg:i_timg|altsyncram:altsyncram_component|altsyncram_p491:auto_generated                              ; work         ;
;    |vga640480:i_vga640480|                   ; 43 (43)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |game|vga640480:i_vga640480                                                                                   ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+----------+
; Name                                                                                        ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF      ;
+---------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+----------+
; VGA:vga1|over:rom|altsyncram:altsyncram_component|altsyncram_9591:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 65536        ; 3            ; --           ; --           ; 196608 ; over.mif ;
; over:i_over|altsyncram:altsyncram_component|altsyncram_9591:auto_generated|ALTSYNCRAM       ; AUTO ; ROM  ; 65536        ; 3            ; --           ; --           ; 196608 ; over.mif ;
; timg:i_timg|altsyncram:altsyncram_component|altsyncram_p491:auto_generated|ALTSYNCRAM       ; AUTO ; ROM  ; 16384        ; 3            ; --           ; --           ; 49152  ; timg.mif ;
+---------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------+----------+


+-----------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                             ;
+-----------------------------------------------------+----------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal              ; Free of Timing Hazards ;
+-----------------------------------------------------+----------------------------------+------------------------+
; receiver:i_receiver|key_code[2]                     ; receiver:i_receiver|receive_flag ; yes                    ;
; receiver:i_receiver|key_code[0]                     ; receiver:i_receiver|receive_flag ; yes                    ;
; receiver:i_receiver|key_code[1]                     ; receiver:i_receiver|receive_flag ; yes                    ;
; receiver:i_receiver|key_code[3]                     ; receiver:i_receiver|receive_flag ; yes                    ;
; receiver:i_receiver|key_code[6]                     ; receiver:i_receiver|receive_flag ; yes                    ;
; receiver:i_receiver|key_code[5]                     ; receiver:i_receiver|receive_flag ; yes                    ;
; receiver:i_receiver|key_code[4]                     ; receiver:i_receiver|receive_flag ; yes                    ;
; mid:i_mid|count_tempv[6]                            ; mid:i_mid|process_0~0            ; yes                    ;
; mid:i_mid|count_tempv[5]                            ; mid:i_mid|process_0~0            ; yes                    ;
; mid:i_mid|count_tempv[4]                            ; mid:i_mid|process_0~0            ; yes                    ;
; mid:i_mid|count_tempv[3]                            ; mid:i_mid|process_0~0            ; yes                    ;
; mid:i_mid|count_tempv[2]                            ; mid:i_mid|process_0~0            ; yes                    ;
; Number of user-specified and inferred latches = 12  ;                                  ;                        ;
+-----------------------------------------------------+----------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; borderX[0]                            ; Stuck at GND due to stuck port data_in ;
; conterY[1]                            ; Merged with conterY[0]                 ;
; conterY[0]                            ; Stuck at GND due to stuck port data_in ;
; qb0                                   ; Merged with qa0                        ;
; VGA:vga1|qb1                          ; Merged with VGA:vga1|qa1               ;
; VGA:vga1|qa2                          ; Merged with VGA:vga1|qb2               ;
; VGA:vga1|cnt[0]                       ; Merged with XIHAO:xihao1|CounterX1[0]  ;
; Total Number of Removed Registers = 7 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 165   ;
; Number of registers using Synchronous Clear  ; 20    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 67    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; VGA:vga1|ballY[6]                      ; 7       ;
; VGA:vga1|ballY[1]                      ; 4       ;
; VGA:vga1|ballX[6]                      ; 4       ;
; Total number of inverted registers = 3 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+
; 4:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |game|VGA:vga1|PaddlePosition[0] ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |game|vga640480:i_vga640480|g    ;
; 128:1              ; 2 bits    ; 170 LEs       ; 2 LEs                ; 168 LEs                ; Yes        ; |game|qa0                        ;
; 37:1               ; 8 bits    ; 192 LEs       ; 16 LEs               ; 176 LEs                ; Yes        ; |game|conterY[5]                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |game|VGA:vga1|b                 ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |game|b~1                        ;
; 1:1                ; 8 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |game|Add1                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for VGA:vga1|over:rom|altsyncram:altsyncram_component|altsyncram_9591:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for timg:i_timg|altsyncram:altsyncram_component|altsyncram_p491:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for over:i_over|altsyncram:altsyncram_component|altsyncram_9591:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA:vga1|over:rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------+
; Parameter Name                     ; Value                ; Type                               ;
+------------------------------------+----------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                            ;
; WIDTH_A                            ; 3                    ; Signed Integer                     ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                     ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                     ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WIDTH_B                            ; 1                    ; Untyped                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; INIT_FILE                          ; over.mif             ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_9591      ; Untyped                            ;
+------------------------------------+----------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: timg:i_timg|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 3                    ; Signed Integer               ;
; WIDTHAD_A                          ; 14                   ; Signed Integer               ;
; NUMWORDS_A                         ; 16384                ; Signed Integer               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; timg.mif             ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_p491      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: over:i_over|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 3                    ; Signed Integer               ;
; WIDTHAD_A                          ; 16                   ; Signed Integer               ;
; NUMWORDS_A                         ; 65536                ; Signed Integer               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; over.mif             ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_9591      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 8.1 Build 163 10/28/2008 SJ Full Version
    Info: Processing started: Sat Sep 21 10:05:56 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off game -c game
Info: Found 2 design units, including 1 entities, in source file XIHAO.vhd
    Info: Found design unit 1: XIHAO-BEHAV
    Info: Found entity 1: XIHAO
Info: Found 2 design units, including 1 entities, in source file VGA.vhd
    Info: Found design unit 1: VGA-ONE
    Info: Found entity 1: VGA
Info: Found 2 design units, including 1 entities, in source file game.vhd
    Info: Found design unit 1: game-one
    Info: Found entity 1: game
Info: Found 2 design units, including 1 entities, in source file over.vhd
    Info: Found design unit 1: over-SYN
    Info: Found entity 1: over
Info: Found 2 design units, including 1 entities, in source file receiver.vhd
    Info: Found design unit 1: receiver-behavioral
    Info: Found entity 1: receiver
Info: Found 2 design units, including 1 entities, in source file vga640480.vhd
    Info: Found design unit 1: vga640480-ONE
    Info: Found entity 1: vga640480
Info: Found 2 design units, including 1 entities, in source file mid.vhd
    Info: Found design unit 1: mid-one
    Info: Found entity 1: mid
Info: Found 2 design units, including 1 entities, in source file timg.vhd
    Info: Found design unit 1: timg-SYN
    Info: Found entity 1: timg
Info: Elaborating entity "game" for the top level hierarchy
Warning (10492): VHDL Process Statement warning at game.vhd(171): signal "r0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at game.vhd(172): signal "g0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at game.vhd(173): signal "b0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at game.vhd(174): signal "hs0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at game.vhd(175): signal "vs0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at game.vhd(177): signal "gameover" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at game.vhd(178): signal "r1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at game.vhd(179): signal "g1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at game.vhd(180): signal "b1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at game.vhd(182): signal "rgbover" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at game.vhd(183): signal "rgbover" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at game.vhd(184): signal "rgbover" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at game.vhd(186): signal "hs1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at game.vhd(187): signal "vs1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "XIHAO" for hierarchy "XIHAO:xihao1"
Info: Elaborating entity "VGA" for hierarchy "VGA:vga1"
Info: Elaborating entity "over" for hierarchy "VGA:vga1|over:rom"
Info: Elaborating entity "altsyncram" for hierarchy "VGA:vga1|over:rom|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "VGA:vga1|over:rom|altsyncram:altsyncram_component"
Info: Instantiated megafunction "VGA:vga1|over:rom|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "over.mif"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "65536"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "widthad_a" = "16"
    Info: Parameter "width_a" = "3"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_9591.tdf
    Info: Found entity 1: altsyncram_9591
Info: Elaborating entity "altsyncram_9591" for hierarchy "VGA:vga1|over:rom|altsyncram:altsyncram_component|altsyncram_9591:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/decode_b7a.tdf
    Info: Found entity 1: decode_b7a
Info: Elaborating entity "decode_b7a" for hierarchy "VGA:vga1|over:rom|altsyncram:altsyncram_component|altsyncram_9591:auto_generated|decode_b7a:rden_decode"
Info: Found 1 design units, including 1 entities, in source file db/mux_tlb.tdf
    Info: Found entity 1: mux_tlb
Info: Elaborating entity "mux_tlb" for hierarchy "VGA:vga1|over:rom|altsyncram:altsyncram_component|altsyncram_9591:auto_generated|mux_tlb:mux2"
Info: Elaborating entity "mid" for hierarchy "mid:i_mid"
Warning (10492): VHDL Process Statement warning at mid.vhd(39): signal "vcnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mid.vhd(39): signal "hcnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mid.vhd(43): signal "vcnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mid.vhd(45): signal "hcnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mid.vhd(46): signal "qin" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mid.vhd(50): signal "vcnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mid.vhd(50): signal "borderY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mid.vhd(50): signal "hcnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mid.vhd(50): signal "borderX" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mid.vhd(53): signal "borderX" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at mid.vhd(54): signal "borderY" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at mid.vhd(37): inferring latch(es) for signal or variable "count_temph", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at mid.vhd(37): inferring latch(es) for signal or variable "count_tempv", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "count_tempv[0]" at mid.vhd(37)
Info (10041): Inferred latch for "count_tempv[1]" at mid.vhd(37)
Info (10041): Inferred latch for "count_tempv[2]" at mid.vhd(37)
Info (10041): Inferred latch for "count_tempv[3]" at mid.vhd(37)
Info (10041): Inferred latch for "count_tempv[4]" at mid.vhd(37)
Info (10041): Inferred latch for "count_tempv[5]" at mid.vhd(37)
Info (10041): Inferred latch for "count_tempv[6]" at mid.vhd(37)
Info (10041): Inferred latch for "count_temph[0]" at mid.vhd(37)
Info (10041): Inferred latch for "count_temph[1]" at mid.vhd(37)
Info (10041): Inferred latch for "count_temph[2]" at mid.vhd(37)
Info (10041): Inferred latch for "count_temph[3]" at mid.vhd(37)
Info (10041): Inferred latch for "count_temph[4]" at mid.vhd(37)
Info (10041): Inferred latch for "count_temph[5]" at mid.vhd(37)
Info (10041): Inferred latch for "count_temph[6]" at mid.vhd(37)
Info: Elaborating entity "vga640480" for hierarchy "vga640480:i_vga640480"
Info: Elaborating entity "timg" for hierarchy "timg:i_timg"
Info: Elaborating entity "altsyncram" for hierarchy "timg:i_timg|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "timg:i_timg|altsyncram:altsyncram_component"
Info: Instantiated megafunction "timg:i_timg|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "timg.mif"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "16384"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "widthad_a" = "14"
    Info: Parameter "width_a" = "3"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_p491.tdf
    Info: Found entity 1: altsyncram_p491
Info: Elaborating entity "altsyncram_p491" for hierarchy "timg:i_timg|altsyncram:altsyncram_component|altsyncram_p491:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/decode_37a.tdf
    Info: Found entity 1: decode_37a
Info: Elaborating entity "decode_37a" for hierarchy "timg:i_timg|altsyncram:altsyncram_component|altsyncram_p491:auto_generated|decode_37a:rden_decode"
Info: Found 1 design units, including 1 entities, in source file db/mux_llb.tdf
    Info: Found entity 1: mux_llb
Info: Elaborating entity "mux_llb" for hierarchy "timg:i_timg|altsyncram:altsyncram_component|altsyncram_p491:auto_generated|mux_llb:mux2"
Info: Elaborating entity "receiver" for hierarchy "receiver:i_receiver"
Warning (10492): VHDL Process Statement warning at receiver.vhd(75): signal "rec_shift_reg" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at receiver.vhd(79): inferring latch(es) for signal or variable "key_code", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "key_code[0]" at receiver.vhd(79)
Info (10041): Inferred latch for "key_code[1]" at receiver.vhd(79)
Info (10041): Inferred latch for "key_code[2]" at receiver.vhd(79)
Info (10041): Inferred latch for "key_code[3]" at receiver.vhd(79)
Info (10041): Inferred latch for "key_code[4]" at receiver.vhd(79)
Info (10041): Inferred latch for "key_code[5]" at receiver.vhd(79)
Info (10041): Inferred latch for "key_code[6]" at receiver.vhd(79)
Info (10041): Inferred latch for "key_code[7]" at receiver.vhd(79)
Warning: Latch mid:i_mid|count_tempv[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal conterY[6]
Warning: Latch mid:i_mid|count_tempv[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal conterY[5]
Warning: Latch mid:i_mid|count_tempv[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal conterY[4]
Warning: Latch mid:i_mid|count_tempv[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal conterY[3]
Warning: Latch mid:i_mid|count_tempv[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal conterY[2]
Info: Implemented 629 device resources after synthesis - the final resource count might be different
    Info: Implemented 4 input pins
    Info: Implemented 5 output pins
    Info: Implemented 566 logic cells
    Info: Implemented 54 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 39 warnings
    Info: Peak virtual memory: 282 megabytes
    Info: Processing ended: Sat Sep 21 10:06:01 2019
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:04


