HelpInfo,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:audio_mss
Implementation;Synthesis|| CL157 ||@W:*Output RCOSC_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||audio_mss.srr(58);liberoaction://cross_probe/hdl/file/'C:\Users\aybasha\Downloads\DigitalSixthSense_audioTest\synthesis\audio_mss.srr'/linenumber/58||audio_mss_tmp_MSS_CCC_0_MSS_CCC.v(62);liberoaction://cross_probe/hdl/file/'C:\Users\aybasha\Downloads\DigitalSixthSense_audioTest\component\work\audio_mss\MSS_CCC_0\audio_mss_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/62
Implementation;Synthesis|| CL157 ||@W:*Output MAINXIN_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||audio_mss.srr(59);liberoaction://cross_probe/hdl/file/'C:\Users\aybasha\Downloads\DigitalSixthSense_audioTest\synthesis\audio_mss.srr'/linenumber/59||audio_mss_tmp_MSS_CCC_0_MSS_CCC.v(63);liberoaction://cross_probe/hdl/file/'C:\Users\aybasha\Downloads\DigitalSixthSense_audioTest\component\work\audio_mss\MSS_CCC_0\audio_mss_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/63
Implementation;Synthesis|| CL157 ||@W:*Output LPXIN_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||audio_mss.srr(60);liberoaction://cross_probe/hdl/file/'C:\Users\aybasha\Downloads\DigitalSixthSense_audioTest\synthesis\audio_mss.srr'/linenumber/60||audio_mss_tmp_MSS_CCC_0_MSS_CCC.v(64);liberoaction://cross_probe/hdl/file/'C:\Users\aybasha\Downloads\DigitalSixthSense_audioTest\component\work\audio_mss\MSS_CCC_0\audio_mss_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/64
Implementation;Synthesis|| MT246 ||@W:Blackbox MSSINT is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) ||audio_mss.srr(273);liberoaction://cross_probe/hdl/file/'C:\Users\aybasha\Downloads\DigitalSixthSense_audioTest\synthesis\audio_mss.srr'/linenumber/273||audio_mss.v(533);liberoaction://cross_probe/hdl/file/'c:\users\aybasha\downloads\digitalsixthsense_audiotest\component\work\audio_mss\audio_mss.v'/linenumber/533
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||audio_mss.srr(289);liberoaction://cross_probe/hdl/file/'C:\Users\aybasha\Downloads\DigitalSixthSense_audioTest\synthesis\audio_mss.srr'/linenumber/289||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||audio_mss.srr(291);liberoaction://cross_probe/hdl/file/'C:\Users\aybasha\Downloads\DigitalSixthSense_audioTest\synthesis\audio_mss.srr'/linenumber/291||null;null
Implementation;Compile;RootName:audio_mss
Implementation;Compile||(null)||Please refer to the log file for details about 328 Warning(s) , 1 Info(s)||audio_mss_compile_log.rpt;liberoaction://open_report/file/audio_mss_compile_log.rpt||(null);(null)
Implementation;Place and Route||OnlineHelp;liberoaction://open_online_help/98304003||Info: I/O Bank Assigner detected (1) out of (6) I/O Bank(s) with locked I/O technologies.||(null);(null)||(null);(null)
Implementation;Place and Route;RootName:audio_mss
Implementation;Place and Route||(null)||Please refer to the log file for details about 2 Info(s)||audio_mss_placeroute_log.rpt;liberoaction://open_report/file/audio_mss_placeroute_log.rpt||(null);(null)
Implementation;Generate Bitstream;RootName:audio_mss
