#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri Jun  7 14:05:13 2024
# Process ID: 18568
# Current directory: C:/Users/coe_user/Documents/ECE574_Local/homework/final
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19420 C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.xpr
# Log file: C:/Users/coe_user/Documents/ECE574_Local/homework/final/vivado.log
# Journal file: C:/Users/coe_user/Documents/ECE574_Local/homework/final\vivado.jou
# Running On: coe-loan-008, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 4, Host memory: 34040 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.xpr
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Common 17-344] 'open_project' was cancelled
open_project C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_if_module'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_if_module' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/blk_mem_data.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/data_mem_init_0_to_255.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/blk_mem_program.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/step1_asm_init_progmem_wo_jumpx.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_if_module_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/if_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/pc_stack_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_stack
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_if_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_if_module
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_if_module_behav xil_defaultlib.tb_if_module xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_if_module_behav xil_defaultlib.tb_if_module xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2989] 'uut' is not declared [C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_if_module.sv:84]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1533.340 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_if_module'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_if_module' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/blk_mem_data.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/data_mem_init_0_to_255.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/blk_mem_program.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/step1_asm_init_progmem_wo_jumpx.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_if_module_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/if_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/pc_stack_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_stack
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_if_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_if_module
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_if_module_behav xil_defaultlib.tb_if_module xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_if_module_behav xil_defaultlib.tb_if_module xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 8 for port 'rdreg_i' [C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_if_module.sv:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_stack
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_program
Compiling module xil_defaultlib.if_module
Compiling module xil_defaultlib.tb_if_module
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_if_module_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1533.340 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_if_module_behav -key {Behavioral:sim_1:Functional:tb_if_module} -tclbatch {tb_if_module.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_if_module.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_if_module.uut_if.prog_mem.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:31 . Memory (MB): peak = 1544.266 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:33 . Memory (MB): peak = 1544.266 ; gain = 10.926
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:42 . Memory (MB): peak = 1544.266 ; gain = 10.926
INFO: [Common 17-344] 'launch_simulation' was cancelled
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_if_module.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: xsimkernel Simulation Memory Usage: 7865992 KB (Peak: 7865992 KB), Simulation CPU Usage: 19562 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_if_module'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_if_module' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/blk_mem_data.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/data_mem_init_0_to_255.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/blk_mem_program.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/step1_asm_init_progmem_wo_jumpx.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_if_module_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/if_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/pc_stack_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_stack
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_if_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_if_module
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_if_module_behav xil_defaultlib.tb_if_module xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_if_module_behav xil_defaultlib.tb_if_module xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 8 for port 'rdreg_i' [C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_if_module.sv:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_stack
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_program
Compiling module xil_defaultlib.if_module
Compiling module xil_defaultlib.tb_if_module
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_if_module_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1544.266 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_if_module_behav -key {Behavioral:sim_1:Functional:tb_if_module} -tclbatch {tb_if_module.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_if_module.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_if_module.uut_if.prog_mem.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:50 . Memory (MB): peak = 1555.445 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:52 . Memory (MB): peak = 1555.445 ; gain = 11.180
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:01:02 . Memory (MB): peak = 1555.445 ; gain = 11.180
INFO: [Common 17-344] 'launch_simulation' was cancelled
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
close_sim
INFO: xsimkernel Simulation Memory Usage: 10500 KB (Peak: 10500 KB), Simulation CPU Usage: 31343 ms
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_if_module'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_if_module' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/blk_mem_data.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/data_mem_init_0_to_255.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/blk_mem_program.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/step1_asm_init_progmem_wo_jumpx.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_if_module_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_if_module_behav xil_defaultlib.tb_if_module xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_if_module_behav xil_defaultlib.tb_if_module xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 8 for port 'rdreg_i' [C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_if_module.sv:42]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_if_module_behav -key {Behavioral:sim_1:Functional:tb_if_module} -tclbatch {tb_if_module.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_if_module.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_if_module.uut_if.prog_mem.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1564.316 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1564.316 ; gain = 2.703
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 1564.316 ; gain = 2.703
INFO: [Common 17-344] 'launch_simulation' was cancelled
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_if_module.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_if_module'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_if_module' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/blk_mem_data.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/data_mem_init_0_to_255.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/blk_mem_program.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/step1_asm_init_progmem_wo_jumpx.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_if_module_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/if_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/pc_stack_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_stack
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_if_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_if_module
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_if_module_behav xil_defaultlib.tb_if_module xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_if_module_behav xil_defaultlib.tb_if_module xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 8 for port 'rdreg_i' [C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_if_module.sv:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_stack
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_program
Compiling module xil_defaultlib.if_module
Compiling module xil_defaultlib.tb_if_module
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_if_module_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1564.316 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_if_module_behav -key {Behavioral:sim_1:Functional:tb_if_module} -tclbatch {tb_if_module.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_if_module.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_if_module.uut_if.prog_mem.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
At time                    0, instruction = xxxx, prog_cnt = 000, zflg = 0, rdreg = 000
At time                 5000, instruction = 0000, prog_cnt = 000, zflg = 0, rdreg = 000
At time               105000, instruction = 0000, prog_cnt = 001, zflg = 0, rdreg = 000
At time               115000, instruction = 0000, prog_cnt = 002, zflg = 0, rdreg = 000
At time               125000, instruction = e303, prog_cnt = 003, zflg = 0, rdreg = 000
At time               135000, instruction = e303, prog_cnt = 004, zflg = 0, rdreg = 000
At time               145000, instruction = e404, prog_cnt = 005, zflg = 0, rdreg = 000
At time               155000, instruction = e505, prog_cnt = 006, zflg = 0, rdreg = 000
At time               165000, instruction = e606, prog_cnt = 007, zflg = 0, rdreg = 000
At time               175000, instruction = e707, prog_cnt = 008, zflg = 0, rdreg = 000
At time               185000, instruction = 0112, prog_cnt = 009, zflg = 0, rdreg = 000
At time               195000, instruction = 1223, prog_cnt = 00a, zflg = 0, rdreg = 000
At time               205000, instruction = 2334, prog_cnt = 00b, zflg = 0, rdreg = 000
At time               210000, instruction = 2334, prog_cnt = 00b, zflg = 1, rdreg = 003
At time               215000, instruction = 3445, prog_cnt = 00c, zflg = 1, rdreg = 003
At time               220000, instruction = 3445, prog_cnt = 00c, zflg = 0, rdreg = 003
At time               225000, instruction = 4556, prog_cnt = 00d, zflg = 0, rdreg = 003
At time               235000, instruction = 5667, prog_cnt = 00e, zflg = 0, rdreg = 003
At time               245000, instruction = d2a0, prog_cnt = 00f, zflg = 0, rdreg = 003
At time               255000, instruction = 1000, prog_cnt = 010, zflg = 0, rdreg = 003
At time               265000, instruction = c1a0, prog_cnt = 011, zflg = 0, rdreg = 003
At time               275000, instruction = 1000, prog_cnt = 012, zflg = 0, rdreg = 003
At time               285000, instruction = 1000, prog_cnt = 013, zflg = 0, rdreg = 003
At time               295000, instruction = 1000, prog_cnt = 014, zflg = 0, rdreg = 003
At time               305000, instruction = 1000, prog_cnt = 015, zflg = 0, rdreg = 003
At time               315000, instruction = 1000, prog_cnt = 016, zflg = 0, rdreg = 003
At time               325000, instruction = 1000, prog_cnt = 017, zflg = 0, rdreg = 003
At time               335000, instruction = 1000, prog_cnt = 018, zflg = 0, rdreg = 003
At time               345000, instruction = 1000, prog_cnt = 019, zflg = 0, rdreg = 003
At time               355000, instruction = 0000, prog_cnt = 01a, zflg = 0, rdreg = 003
At time               365000, instruction = 0000, prog_cnt = 01b, zflg = 0, rdreg = 003
At time               375000, instruction = 0000, prog_cnt = 01c, zflg = 0, rdreg = 003
At time               385000, instruction = 0000, prog_cnt = 01d, zflg = 0, rdreg = 003
At time               395000, instruction = 0000, prog_cnt = 01e, zflg = 0, rdreg = 003
At time               405000, instruction = 0000, prog_cnt = 01f, zflg = 0, rdreg = 003
At time               415000, instruction = 0000, prog_cnt = 020, zflg = 0, rdreg = 003
$finish called at time : 420 ns : File "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_if_module.sv" Line 78
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_if_module_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1564.316 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_if_module.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_if_module.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_if_module.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_if_module.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_if_module.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_if_module.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_if_module.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_if_module'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_if_module' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/blk_mem_data.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/data_mem_init_0_to_255.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/blk_mem_program.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/step1_asm_init_progmem_wo_jumpx.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_if_module_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/if_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/pc_stack_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_stack
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_if_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_if_module
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_if_module_behav xil_defaultlib.tb_if_module xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_if_module_behav xil_defaultlib.tb_if_module xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 8 for port 'rdreg_i' [C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_if_module.sv:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_stack
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_program
Compiling module xil_defaultlib.if_module
Compiling module xil_defaultlib.tb_if_module
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_if_module_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2628.973 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_if_module_behav -key {Behavioral:sim_1:Functional:tb_if_module} -tclbatch {tb_if_module.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_if_module.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_if_module.uut_if.prog_mem.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
At time                    0, instruction = xxxx, prog_cnt = 000, zflg = 0, rdreg = 000
At time                 5000, instruction = 0000, prog_cnt = 000, zflg = 0, rdreg = 000
At time               105000, instruction = 0000, prog_cnt = 001, zflg = 0, rdreg = 000
At time               115000, instruction = 0000, prog_cnt = 002, zflg = 0, rdreg = 000
At time               125000, instruction = e303, prog_cnt = 003, zflg = 0, rdreg = 000
At time               135000, instruction = e303, prog_cnt = 004, zflg = 0, rdreg = 000
At time               145000, instruction = e404, prog_cnt = 005, zflg = 0, rdreg = 000
At time               155000, instruction = e505, prog_cnt = 006, zflg = 0, rdreg = 000
At time               165000, instruction = e606, prog_cnt = 007, zflg = 0, rdreg = 000
At time               175000, instruction = e707, prog_cnt = 008, zflg = 0, rdreg = 000
At time               185000, instruction = 0112, prog_cnt = 009, zflg = 0, rdreg = 000
At time               195000, instruction = 1223, prog_cnt = 00a, zflg = 0, rdreg = 000
At time               205000, instruction = 2334, prog_cnt = 00b, zflg = 0, rdreg = 000
At time               210000, instruction = 2334, prog_cnt = 00b, zflg = 1, rdreg = 003
At time               215000, instruction = 3445, prog_cnt = 00c, zflg = 1, rdreg = 003
At time               220000, instruction = 3445, prog_cnt = 00c, zflg = 0, rdreg = 003
At time               225000, instruction = 4556, prog_cnt = 00d, zflg = 0, rdreg = 003
At time               235000, instruction = 5667, prog_cnt = 00e, zflg = 0, rdreg = 003
At time               245000, instruction = d2a0, prog_cnt = 00f, zflg = 0, rdreg = 003
At time               255000, instruction = 1000, prog_cnt = 010, zflg = 0, rdreg = 003
At time               265000, instruction = c1a0, prog_cnt = 011, zflg = 0, rdreg = 003
At time               275000, instruction = 1000, prog_cnt = 012, zflg = 0, rdreg = 003
At time               285000, instruction = 1000, prog_cnt = 013, zflg = 0, rdreg = 003
At time               295000, instruction = 1000, prog_cnt = 014, zflg = 0, rdreg = 003
At time               305000, instruction = 1000, prog_cnt = 015, zflg = 0, rdreg = 003
At time               315000, instruction = 1000, prog_cnt = 016, zflg = 0, rdreg = 003
At time               325000, instruction = 1000, prog_cnt = 017, zflg = 0, rdreg = 003
At time               335000, instruction = 1000, prog_cnt = 018, zflg = 0, rdreg = 003
At time               345000, instruction = 1000, prog_cnt = 019, zflg = 0, rdreg = 003
At time               355000, instruction = 0000, prog_cnt = 01a, zflg = 0, rdreg = 003
At time               365000, instruction = 0000, prog_cnt = 01b, zflg = 0, rdreg = 003
At time               375000, instruction = 0000, prog_cnt = 01c, zflg = 0, rdreg = 003
At time               385000, instruction = 0000, prog_cnt = 01d, zflg = 0, rdreg = 003
At time               395000, instruction = 0000, prog_cnt = 01e, zflg = 0, rdreg = 003
At time               405000, instruction = 0000, prog_cnt = 01f, zflg = 0, rdreg = 003
At time               415000, instruction = 0000, prog_cnt = 020, zflg = 0, rdreg = 003
$finish called at time : 420 ns : File "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_if_module.sv" Line 78
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_if_module_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2628.973 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_if_module.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_if_module.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_if_module'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_if_module' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/blk_mem_data.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/data_mem_init_0_to_255.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/blk_mem_program.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/step1_asm_init_progmem_wo_jumpx.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_if_module_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/if_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/pc_stack_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_stack
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_if_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_if_module
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_if_module_behav xil_defaultlib.tb_if_module xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_if_module_behav xil_defaultlib.tb_if_module xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 8 for port 'rdreg_i' [C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_if_module.sv:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_stack
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_program
Compiling module xil_defaultlib.if_module
Compiling module xil_defaultlib.tb_if_module
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_if_module_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2636.234 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_if_module_behav -key {Behavioral:sim_1:Functional:tb_if_module} -tclbatch {tb_if_module.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_if_module.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_if_module.uut_if.prog_mem.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
At time                    0, instruction = xxxx, prog_cnt = 000, zflg = 0, rdreg = 000
At time                 5000, instruction = 0000, prog_cnt = 000, zflg = 0, rdreg = 000
At time               105000, instruction = 0000, prog_cnt = 001, zflg = 0, rdreg = 000
At time               115000, instruction = 0000, prog_cnt = 002, zflg = 0, rdreg = 000
At time               125000, instruction = e202, prog_cnt = 003, zflg = 0, rdreg = 000
At time               135000, instruction = e303, prog_cnt = 004, zflg = 0, rdreg = 000
At time               145000, instruction = e404, prog_cnt = 005, zflg = 0, rdreg = 000
At time               155000, instruction = e505, prog_cnt = 006, zflg = 0, rdreg = 000
At time               165000, instruction = e606, prog_cnt = 007, zflg = 0, rdreg = 000
At time               175000, instruction = e707, prog_cnt = 008, zflg = 0, rdreg = 000
At time               185000, instruction = 0112, prog_cnt = 009, zflg = 0, rdreg = 000
At time               195000, instruction = 1223, prog_cnt = 00a, zflg = 0, rdreg = 000
At time               200000, instruction = 1223, prog_cnt = 00a, zflg = 1, rdreg = 003
At time               205000, instruction = 2334, prog_cnt = 00b, zflg = 1, rdreg = 003
At time               210000, instruction = 2334, prog_cnt = 00b, zflg = 0, rdreg = 003
At time               215000, instruction = 3445, prog_cnt = 00c, zflg = 0, rdreg = 003
At time               225000, instruction = 4556, prog_cnt = 00d, zflg = 0, rdreg = 003
At time               235000, instruction = 5667, prog_cnt = 00e, zflg = 0, rdreg = 003
At time               245000, instruction = d2a0, prog_cnt = 00f, zflg = 0, rdreg = 003
At time               255000, instruction = 1000, prog_cnt = 010, zflg = 0, rdreg = 003
At time               265000, instruction = c1a0, prog_cnt = 011, zflg = 0, rdreg = 003
At time               275000, instruction = 1000, prog_cnt = 012, zflg = 0, rdreg = 003
At time               285000, instruction = 1000, prog_cnt = 013, zflg = 0, rdreg = 003
At time               295000, instruction = 1000, prog_cnt = 014, zflg = 0, rdreg = 003
At time               305000, instruction = 1000, prog_cnt = 015, zflg = 0, rdreg = 003
At time               315000, instruction = 1000, prog_cnt = 016, zflg = 0, rdreg = 003
At time               325000, instruction = 1000, prog_cnt = 017, zflg = 0, rdreg = 003
At time               335000, instruction = 1000, prog_cnt = 018, zflg = 0, rdreg = 003
At time               345000, instruction = 1000, prog_cnt = 019, zflg = 0, rdreg = 003
At time               355000, instruction = 0000, prog_cnt = 01a, zflg = 0, rdreg = 003
At time               365000, instruction = 0000, prog_cnt = 01b, zflg = 0, rdreg = 003
At time               375000, instruction = 0000, prog_cnt = 01c, zflg = 0, rdreg = 003
At time               385000, instruction = 0000, prog_cnt = 01d, zflg = 0, rdreg = 003
At time               395000, instruction = 0000, prog_cnt = 01e, zflg = 0, rdreg = 003
At time               405000, instruction = 0000, prog_cnt = 01f, zflg = 0, rdreg = 003
$finish called at time : 410 ns : File "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_if_module.sv" Line 78
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_if_module_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 2636.234 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_if_module.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_if_module.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_if_module.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_if_module'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_if_module' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/blk_mem_data.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/data_mem_init_0_to_255.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/blk_mem_program.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/step1_asm_init_progmem_wo_jumpx.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_if_module_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/if_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/pc_stack_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_stack
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_if_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_if_module
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_if_module_behav xil_defaultlib.tb_if_module xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_if_module_behav xil_defaultlib.tb_if_module xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 8 for port 'rdreg_i' [C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_if_module.sv:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_stack
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_program
Compiling module xil_defaultlib.if_module
Compiling module xil_defaultlib.tb_if_module
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_if_module_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2636.234 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_if_module_behav -key {Behavioral:sim_1:Functional:tb_if_module} -tclbatch {tb_if_module.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_if_module.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_if_module.uut_if.prog_mem.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
At time                    0, instruction = xxxx, prog_cnt = 000, zflg = 0, rdreg = 000
At time:                 5000, 0000000000000000
At time                 5000, instruction = 0000, prog_cnt = 000, zflg = 0, rdreg = 000
At time:                15000, 0000000000000000
At time:                25000, 0000000000000000
At time:                35000, 0000000000000000
At time:                45000, 0000000000000000
At time:                55000, 0000000000000000
At time:                65000, 0000000000000000
At time:                75000, 0000000000000000
At time:                85000, 0000000000000000
At time:                95000, 0000000000000000
At time:               105000, 0000000000000000
At time               105000, instruction = 0000, prog_cnt = 001, zflg = 0, rdreg = 000
At time:               115000, 0000000000000000
At time               115000, instruction = 0000, prog_cnt = 002, zflg = 0, rdreg = 000
At time:               125000, 1110001000000010
At time               125000, instruction = e202, prog_cnt = 003, zflg = 0, rdreg = 000
At time:               135000, 1110001100000011
At time               135000, instruction = e303, prog_cnt = 004, zflg = 0, rdreg = 000
At time:               145000, 1110010000000100
At time               145000, instruction = e404, prog_cnt = 005, zflg = 0, rdreg = 000
At time:               155000, 1110010100000101
At time               155000, instruction = e505, prog_cnt = 006, zflg = 0, rdreg = 000
At time:               165000, 1110011000000110
At time               165000, instruction = e606, prog_cnt = 007, zflg = 0, rdreg = 000
At time:               175000, 1110011100000111
At time               175000, instruction = e707, prog_cnt = 008, zflg = 0, rdreg = 000
At time:               185000, 0000000100010010
At time               185000, instruction = 0112, prog_cnt = 009, zflg = 0, rdreg = 000
At time:               195000, 0001001000100011
At time               195000, instruction = 1223, prog_cnt = 00a, zflg = 0, rdreg = 000
At time               200000, instruction = 1223, prog_cnt = 00a, zflg = 1, rdreg = 003
At time:               205000, 0010001100110100
At time               205000, instruction = 2334, prog_cnt = 00b, zflg = 1, rdreg = 003
At time               210000, instruction = 2334, prog_cnt = 00b, zflg = 0, rdreg = 003
At time:               215000, 0011010001000101
At time               215000, instruction = 3445, prog_cnt = 00c, zflg = 0, rdreg = 003
At time:               225000, 0100010101010110
At time               225000, instruction = 4556, prog_cnt = 00d, zflg = 0, rdreg = 003
At time:               235000, 0101011001100111
At time               235000, instruction = 5667, prog_cnt = 00e, zflg = 0, rdreg = 003
At time:               245000, 1101001010100000
At time               245000, instruction = d2a0, prog_cnt = 00f, zflg = 0, rdreg = 003
At time:               255000, 0001000000000000
At time               255000, instruction = 1000, prog_cnt = 010, zflg = 0, rdreg = 003
At time:               265000, 1100000110100000
At time               265000, instruction = c1a0, prog_cnt = 011, zflg = 0, rdreg = 003
At time:               275000, 0001000000000000
At time               275000, instruction = 1000, prog_cnt = 012, zflg = 0, rdreg = 003
At time:               285000, 0001000000000000
At time               285000, instruction = 1000, prog_cnt = 013, zflg = 0, rdreg = 003
At time:               295000, 0001000000000000
At time               295000, instruction = 1000, prog_cnt = 014, zflg = 0, rdreg = 003
At time:               305000, 0001000000000000
At time               305000, instruction = 1000, prog_cnt = 015, zflg = 0, rdreg = 003
At time:               315000, 0001000000000000
At time               315000, instruction = 1000, prog_cnt = 016, zflg = 0, rdreg = 003
At time:               325000, 0001000000000000
At time               325000, instruction = 1000, prog_cnt = 017, zflg = 0, rdreg = 003
At time:               335000, 0001000000000000
At time               335000, instruction = 1000, prog_cnt = 018, zflg = 0, rdreg = 003
At time:               345000, 0001000000000000
At time               345000, instruction = 1000, prog_cnt = 019, zflg = 0, rdreg = 003
At time:               355000, 0000000000000000
At time               355000, instruction = 0000, prog_cnt = 01a, zflg = 0, rdreg = 003
At time:               365000, 0000000000000000
At time               365000, instruction = 0000, prog_cnt = 01b, zflg = 0, rdreg = 003
At time:               375000, 0000000000000000
At time               375000, instruction = 0000, prog_cnt = 01c, zflg = 0, rdreg = 003
At time:               385000, 0000000000000000
At time               385000, instruction = 0000, prog_cnt = 01d, zflg = 0, rdreg = 003
At time:               395000, 0000000000000000
At time               395000, instruction = 0000, prog_cnt = 01e, zflg = 0, rdreg = 003
At time:               405000, 0000000000000000
At time               405000, instruction = 0000, prog_cnt = 01f, zflg = 0, rdreg = 003
$finish called at time : 410 ns : File "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_if_module.sv" Line 78
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_if_module_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2636.234 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_if_module.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_if_module'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_if_module' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/blk_mem_data.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/data_mem_init_0_to_255.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/blk_mem_program.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/step1_asm_init_progmem_wo_jumpx.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_if_module_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/if_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/pc_stack_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_stack
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_if_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_if_module
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_if_module_behav xil_defaultlib.tb_if_module xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_if_module_behav xil_defaultlib.tb_if_module xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 8 for port 'rdreg_i' [C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_if_module.sv:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_stack
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_program
Compiling module xil_defaultlib.if_module
Compiling module xil_defaultlib.tb_if_module
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_if_module_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2636.234 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_if_module_behav -key {Behavioral:sim_1:Functional:tb_if_module} -tclbatch {tb_if_module.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_if_module.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_if_module.uut_if.prog_mem.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
At time                    0, instruction = xxxx, prog_cnt = 000, zflg = 0, rdreg = 000
posedge clk_i time:                 5000, 0000000000000000
At time                 5000, instruction = 0000, prog_cnt = 000, zflg = 0, rdreg = 000
posedge clk_i time:                15000, 0000000000000000
posedge clk_i time:                25000, 0000000000000000
posedge clk_i time:                35000, 0000000000000000
posedge clk_i time:                45000, 0000000000000000
posedge clk_i time:                55000, 0000000000000000
posedge clk_i time:                65000, 0000000000000000
posedge clk_i time:                75000, 0000000000000000
posedge clk_i time:                85000, 0000000000000000
posedge clk_i time:                95000, 0000000000000000
posedge clk_i time:               105000, 0000000000000000
At time               105000, instruction = 0000, prog_cnt = 001, zflg = 0, rdreg = 000
posedge clk_i time:               115000, 0000000000000000
At time               115000, instruction = 0000, prog_cnt = 002, zflg = 0, rdreg = 000
posedge clk_i time:               125000, 1110001000000010
At time               125000, instruction = e202, prog_cnt = 003, zflg = 0, rdreg = 000
posedge clk_i time:               135000, 1110001100000011
At time               135000, instruction = e303, prog_cnt = 004, zflg = 0, rdreg = 000
posedge clk_i time:               145000, 1110010000000100
At time               145000, instruction = e404, prog_cnt = 005, zflg = 0, rdreg = 000
posedge clk_i time:               155000, 1110010100000101
At time               155000, instruction = e505, prog_cnt = 006, zflg = 0, rdreg = 000
posedge clk_i time:               165000, 1110011000000110
At time               165000, instruction = e606, prog_cnt = 007, zflg = 0, rdreg = 000
posedge clk_i time:               175000, 1110011100000111
At time               175000, instruction = e707, prog_cnt = 008, zflg = 0, rdreg = 000
posedge clk_i time:               185000, 0000000100010010
At time               185000, instruction = 0112, prog_cnt = 009, zflg = 0, rdreg = 000
posedge clk_i time:               195000, 0001001000100011
At time               195000, instruction = 1223, prog_cnt = 00a, zflg = 0, rdreg = 000
At time               200000, instruction = 1223, prog_cnt = 00a, zflg = 1, rdreg = 003
posedge clk_i time:               205000, 0010001100110100
At time               205000, instruction = 2334, prog_cnt = 00b, zflg = 1, rdreg = 003
At time               210000, instruction = 2334, prog_cnt = 00b, zflg = 0, rdreg = 003
posedge clk_i time:               215000, 0011010001000101
At time               215000, instruction = 3445, prog_cnt = 00c, zflg = 0, rdreg = 003
posedge clk_i time:               225000, 0100010101010110
At time               225000, instruction = 4556, prog_cnt = 00d, zflg = 0, rdreg = 003
posedge clk_i time:               235000, 0101011001100111
At time               235000, instruction = 5667, prog_cnt = 00e, zflg = 0, rdreg = 003
posedge clk_i time:               245000, 1101001010100000
At time               245000, instruction = d2a0, prog_cnt = 00f, zflg = 0, rdreg = 003
posedge clk_i time:               255000, 0001000000000000
At time               255000, instruction = 1000, prog_cnt = 010, zflg = 0, rdreg = 003
posedge clk_i time:               265000, 1100000110100000
At time               265000, instruction = c1a0, prog_cnt = 011, zflg = 0, rdreg = 003
posedge clk_i time:               275000, 0001000000000000
At time               275000, instruction = 1000, prog_cnt = 012, zflg = 0, rdreg = 003
posedge clk_i time:               285000, 0001000000000000
At time               285000, instruction = 1000, prog_cnt = 013, zflg = 0, rdreg = 003
posedge clk_i time:               295000, 0001000000000000
At time               295000, instruction = 1000, prog_cnt = 014, zflg = 0, rdreg = 003
posedge clk_i time:               305000, 0001000000000000
At time               305000, instruction = 1000, prog_cnt = 015, zflg = 0, rdreg = 003
posedge clk_i time:               315000, 0001000000000000
At time               315000, instruction = 1000, prog_cnt = 016, zflg = 0, rdreg = 003
posedge clk_i time:               325000, 0001000000000000
At time               325000, instruction = 1000, prog_cnt = 017, zflg = 0, rdreg = 003
posedge clk_i time:               335000, 0001000000000000
At time               335000, instruction = 1000, prog_cnt = 018, zflg = 0, rdreg = 003
posedge clk_i time:               345000, 0001000000000000
At time               345000, instruction = 1000, prog_cnt = 019, zflg = 0, rdreg = 003
posedge clk_i time:               355000, 0000000000000000
At time               355000, instruction = 0000, prog_cnt = 01a, zflg = 0, rdreg = 003
posedge clk_i time:               365000, 0000000000000000
At time               365000, instruction = 0000, prog_cnt = 01b, zflg = 0, rdreg = 003
posedge clk_i time:               375000, 0000000000000000
At time               375000, instruction = 0000, prog_cnt = 01c, zflg = 0, rdreg = 003
posedge clk_i time:               385000, 0000000000000000
At time               385000, instruction = 0000, prog_cnt = 01d, zflg = 0, rdreg = 003
posedge clk_i time:               395000, 0000000000000000
At time               395000, instruction = 0000, prog_cnt = 01e, zflg = 0, rdreg = 003
posedge clk_i time:               405000, 0000000000000000
At time               405000, instruction = 0000, prog_cnt = 01f, zflg = 0, rdreg = 003
$finish called at time : 410 ns : File "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_if_module.sv" Line 78
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_if_module_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2636.234 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property CONFIG.Register_PortA_Output_of_Memory_Primitives {false} [get_ips blk_mem_program]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_if_module.sv:]
generate_target all [get_files  C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/ip/blk_mem_program/blk_mem_program.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_program'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_program'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_program'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_program'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_program'...
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_if_module'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_if_module' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/blk_mem_data.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/data_mem_init_0_to_255.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/blk_mem_program.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/step1_asm_init_progmem_wo_jumpx.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_if_module_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.gen/sources_1/ip/blk_mem_program/sim/blk_mem_program.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_program
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_if_module_behav xil_defaultlib.tb_if_module xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_if_module_behav xil_defaultlib.tb_if_module xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 8 for port 'rdreg_i' [C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_if_module.sv:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_stack
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_program
Compiling module xil_defaultlib.if_module
Compiling module xil_defaultlib.tb_if_module
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_if_module_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2636.234 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_if_module_behav -key {Behavioral:sim_1:Functional:tb_if_module} -tclbatch {tb_if_module.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_if_module.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_if_module.uut_if.prog_mem.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
At time                    0, instruction = xxxx, prog_cnt = 000, zflg = 0, rdreg = 000
posedge clk_i time:                 5000, 0000000000000000
At time                 5000, instruction = 0000, prog_cnt = 000, zflg = 0, rdreg = 000
posedge clk_i time:                15000, 0000000000000000
posedge clk_i time:                25000, 0000000000000000
posedge clk_i time:                35000, 0000000000000000
posedge clk_i time:                45000, 0000000000000000
posedge clk_i time:                55000, 0000000000000000
posedge clk_i time:                65000, 0000000000000000
posedge clk_i time:                75000, 0000000000000000
posedge clk_i time:                85000, 0000000000000000
posedge clk_i time:                95000, 0000000000000000
posedge clk_i time:               105000, 0000000000000000
At time               105000, instruction = 0000, prog_cnt = 001, zflg = 0, rdreg = 000
posedge clk_i time:               115000, 1110001000000010
At time               115000, instruction = e202, prog_cnt = 002, zflg = 0, rdreg = 000
posedge clk_i time:               125000, 1110001100000011
At time               125000, instruction = e303, prog_cnt = 003, zflg = 0, rdreg = 000
posedge clk_i time:               135000, 1110010000000100
At time               135000, instruction = e404, prog_cnt = 004, zflg = 0, rdreg = 000
posedge clk_i time:               145000, 1110010100000101
At time               145000, instruction = e505, prog_cnt = 005, zflg = 0, rdreg = 000
posedge clk_i time:               155000, 1110011000000110
At time               155000, instruction = e606, prog_cnt = 006, zflg = 0, rdreg = 000
posedge clk_i time:               165000, 1110011100000111
At time               165000, instruction = e707, prog_cnt = 007, zflg = 0, rdreg = 000
posedge clk_i time:               175000, 0000000100010010
At time               175000, instruction = 0112, prog_cnt = 008, zflg = 0, rdreg = 000
posedge clk_i time:               185000, 0001001000100011
At time               185000, instruction = 1223, prog_cnt = 009, zflg = 0, rdreg = 000
posedge clk_i time:               195000, 0010001100110100
At time               195000, instruction = 2334, prog_cnt = 00a, zflg = 0, rdreg = 000
At time               200000, instruction = 2334, prog_cnt = 00a, zflg = 1, rdreg = 003
posedge clk_i time:               205000, 0011010001000101
At time               205000, instruction = 3445, prog_cnt = 00b, zflg = 1, rdreg = 003
At time               210000, instruction = 3445, prog_cnt = 00b, zflg = 0, rdreg = 003
posedge clk_i time:               215000, 0100010101010110
At time               215000, instruction = 4556, prog_cnt = 00c, zflg = 0, rdreg = 003
posedge clk_i time:               225000, 0101011001100111
At time               225000, instruction = 5667, prog_cnt = 00d, zflg = 0, rdreg = 003
posedge clk_i time:               235000, 1101001010100000
At time               235000, instruction = d2a0, prog_cnt = 00e, zflg = 0, rdreg = 003
posedge clk_i time:               245000, 0001000000000000
At time               245000, instruction = 1000, prog_cnt = 00f, zflg = 0, rdreg = 003
posedge clk_i time:               255000, 1100000110100000
At time               255000, instruction = c1a0, prog_cnt = 010, zflg = 0, rdreg = 003
posedge clk_i time:               265000, 0001000000000000
At time               265000, instruction = 1000, prog_cnt = 011, zflg = 0, rdreg = 003
posedge clk_i time:               275000, 0001000000000000
At time               275000, instruction = 1000, prog_cnt = 012, zflg = 0, rdreg = 003
posedge clk_i time:               285000, 0001000000000000
At time               285000, instruction = 1000, prog_cnt = 013, zflg = 0, rdreg = 003
posedge clk_i time:               295000, 0001000000000000
At time               295000, instruction = 1000, prog_cnt = 014, zflg = 0, rdreg = 003
posedge clk_i time:               305000, 0001000000000000
At time               305000, instruction = 1000, prog_cnt = 015, zflg = 0, rdreg = 003
posedge clk_i time:               315000, 0001000000000000
At time               315000, instruction = 1000, prog_cnt = 016, zflg = 0, rdreg = 003
posedge clk_i time:               325000, 0001000000000000
At time               325000, instruction = 1000, prog_cnt = 017, zflg = 0, rdreg = 003
posedge clk_i time:               335000, 0001000000000000
At time               335000, instruction = 1000, prog_cnt = 018, zflg = 0, rdreg = 003
posedge clk_i time:               345000, 0000000000000000
At time               345000, instruction = 0000, prog_cnt = 019, zflg = 0, rdreg = 003
posedge clk_i time:               355000, 0000000000000000
At time               355000, instruction = 0000, prog_cnt = 01a, zflg = 0, rdreg = 003
posedge clk_i time:               365000, 0000000000000000
At time               365000, instruction = 0000, prog_cnt = 01b, zflg = 0, rdreg = 003
posedge clk_i time:               375000, 0000000000000000
At time               375000, instruction = 0000, prog_cnt = 01c, zflg = 0, rdreg = 003
posedge clk_i time:               385000, 0000000000000000
At time               385000, instruction = 0000, prog_cnt = 01d, zflg = 0, rdreg = 003
posedge clk_i time:               395000, 0000000000000000
At time               395000, instruction = 0000, prog_cnt = 01e, zflg = 0, rdreg = 003
posedge clk_i time:               405000, 0000000000000000
At time               405000, instruction = 0000, prog_cnt = 01f, zflg = 0, rdreg = 003
$finish called at time : 410 ns : File "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_if_module.sv" Line 78
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_if_module_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2636.234 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_if_module.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_if_module.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_if_module.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_if_module.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_if_module.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_if_module.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_if_module'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_if_module' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/blk_mem_data.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/data_mem_init_0_to_255.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/blk_mem_program.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/step1_asm_init_progmem_wo_jumpx.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_if_module_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/if_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/pc_stack_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_stack
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_if_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_if_module
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_if_module_behav xil_defaultlib.tb_if_module xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_if_module_behav xil_defaultlib.tb_if_module xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 8 for port 'rdreg_i' [C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_if_module.sv:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_stack
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_program
Compiling module xil_defaultlib.if_module
Compiling module xil_defaultlib.tb_if_module
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_if_module_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2636.234 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_if_module_behav -key {Behavioral:sim_1:Functional:tb_if_module} -tclbatch {tb_if_module.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_if_module.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_if_module.uut_if.prog_mem.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
At time                    0, instruction = 0000, prog_cnt = 000, zflg = 0, rdreg = 000
At time               105000, instruction = 0000, prog_cnt = 001, zflg = 0, rdreg = 000
At time               105000, instruction = e202, prog_cnt = 001, zflg = 0, rdreg = 000
At time               115000, instruction = e202, prog_cnt = 002, zflg = 0, rdreg = 000
At time               115000, instruction = e303, prog_cnt = 002, zflg = 0, rdreg = 000
At time               125000, instruction = e303, prog_cnt = 003, zflg = 0, rdreg = 000
At time               125000, instruction = e404, prog_cnt = 003, zflg = 0, rdreg = 000
At time               135000, instruction = e404, prog_cnt = 004, zflg = 0, rdreg = 000
At time               135000, instruction = e505, prog_cnt = 004, zflg = 0, rdreg = 000
At time               145000, instruction = e505, prog_cnt = 005, zflg = 0, rdreg = 000
At time               145000, instruction = e606, prog_cnt = 005, zflg = 0, rdreg = 000
At time               155000, instruction = e606, prog_cnt = 006, zflg = 0, rdreg = 000
At time               155000, instruction = e707, prog_cnt = 006, zflg = 0, rdreg = 000
At time               165000, instruction = e707, prog_cnt = 007, zflg = 0, rdreg = 000
At time               165000, instruction = 0112, prog_cnt = 007, zflg = 0, rdreg = 000
At time               175000, instruction = 0112, prog_cnt = 008, zflg = 0, rdreg = 000
At time               175000, instruction = 1223, prog_cnt = 008, zflg = 0, rdreg = 000
At time               185000, instruction = 1223, prog_cnt = 009, zflg = 0, rdreg = 000
At time               185000, instruction = 2334, prog_cnt = 009, zflg = 0, rdreg = 000
At time               195000, instruction = 2334, prog_cnt = 00a, zflg = 0, rdreg = 000
At time               195000, instruction = 3445, prog_cnt = 00a, zflg = 0, rdreg = 000
At time               200000, instruction = 3445, prog_cnt = 00a, zflg = 1, rdreg = 003
At time               205000, instruction = 3445, prog_cnt = 00b, zflg = 1, rdreg = 003
At time               205000, instruction = 4556, prog_cnt = 00b, zflg = 1, rdreg = 003
At time               210000, instruction = 4556, prog_cnt = 00b, zflg = 0, rdreg = 003
At time               215000, instruction = 4556, prog_cnt = 00c, zflg = 0, rdreg = 003
At time               215000, instruction = 5667, prog_cnt = 00c, zflg = 0, rdreg = 003
At time               225000, instruction = 5667, prog_cnt = 00d, zflg = 0, rdreg = 003
At time               225000, instruction = d2a0, prog_cnt = 00d, zflg = 0, rdreg = 003
At time               235000, instruction = d2a0, prog_cnt = 00e, zflg = 0, rdreg = 003
At time               235000, instruction = 1000, prog_cnt = 00e, zflg = 0, rdreg = 003
At time               245000, instruction = 1000, prog_cnt = 00f, zflg = 0, rdreg = 003
At time               245000, instruction = c1a0, prog_cnt = 00f, zflg = 0, rdreg = 003
At time               255000, instruction = c1a0, prog_cnt = 010, zflg = 0, rdreg = 003
At time               255000, instruction = 1000, prog_cnt = 010, zflg = 0, rdreg = 003
At time               265000, instruction = 1000, prog_cnt = 011, zflg = 0, rdreg = 003
At time               275000, instruction = 1000, prog_cnt = 012, zflg = 0, rdreg = 003
At time               285000, instruction = 1000, prog_cnt = 013, zflg = 0, rdreg = 003
At time               295000, instruction = 1000, prog_cnt = 014, zflg = 0, rdreg = 003
At time               305000, instruction = 1000, prog_cnt = 015, zflg = 0, rdreg = 003
At time               315000, instruction = 1000, prog_cnt = 016, zflg = 0, rdreg = 003
At time               325000, instruction = 1000, prog_cnt = 017, zflg = 0, rdreg = 003
At time               335000, instruction = 1000, prog_cnt = 018, zflg = 0, rdreg = 003
At time               335000, instruction = 0000, prog_cnt = 018, zflg = 0, rdreg = 003
At time               345000, instruction = 0000, prog_cnt = 019, zflg = 0, rdreg = 003
At time               355000, instruction = 0000, prog_cnt = 01a, zflg = 0, rdreg = 003
At time               365000, instruction = 0000, prog_cnt = 01b, zflg = 0, rdreg = 003
At time               375000, instruction = 0000, prog_cnt = 01c, zflg = 0, rdreg = 003
At time               385000, instruction = 0000, prog_cnt = 01d, zflg = 0, rdreg = 003
At time               395000, instruction = 0000, prog_cnt = 01e, zflg = 0, rdreg = 003
At time               405000, instruction = 0000, prog_cnt = 01f, zflg = 0, rdreg = 003
$finish called at time : 410 ns : File "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_if_module.sv" Line 78
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_if_module_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2636.234 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_if_module.sv:]
close_sim
ERROR: [Common 17-180] Spawn failed: No error
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Common 17-39] 'close_sim' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_if_module'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_if_module' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/blk_mem_data.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/data_mem_init_0_to_255.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/blk_mem_program.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/step1_asm_init_progmem_wo_jumpx.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_if_module_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/if_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/pc_stack_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_stack
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_if_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_if_module
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_if_module_behav xil_defaultlib.tb_if_module xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_if_module_behav xil_defaultlib.tb_if_module xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 8 for port 'rdreg_i' [C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_if_module.sv:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_stack
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_program
Compiling module xil_defaultlib.if_module
Compiling module xil_defaultlib.tb_if_module
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_if_module_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2636.234 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_if_module_behav -key {Behavioral:sim_1:Functional:tb_if_module} -tclbatch {tb_if_module.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_if_module.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_if_module.uut_if.prog_mem.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
At time                    0, instruction = 0000, prog_cnt = 000, zflg = 0, rdreg = 000
At time                 5000, instruction = e202, prog_cnt = 000, zflg = 0, rdreg = 000
At time               105000, instruction = e202, prog_cnt = 001, zflg = 0, rdreg = 000
At time               115000, instruction = e202, prog_cnt = 002, zflg = 0, rdreg = 000
At time               115000, instruction = e303, prog_cnt = 002, zflg = 0, rdreg = 000
At time               125000, instruction = e303, prog_cnt = 003, zflg = 0, rdreg = 000
At time               125000, instruction = e404, prog_cnt = 003, zflg = 0, rdreg = 000
At time               135000, instruction = e404, prog_cnt = 004, zflg = 0, rdreg = 000
At time               135000, instruction = e505, prog_cnt = 004, zflg = 0, rdreg = 000
At time               145000, instruction = e505, prog_cnt = 005, zflg = 0, rdreg = 000
At time               145000, instruction = e606, prog_cnt = 005, zflg = 0, rdreg = 000
At time               155000, instruction = e606, prog_cnt = 006, zflg = 0, rdreg = 000
At time               155000, instruction = e707, prog_cnt = 006, zflg = 0, rdreg = 000
At time               165000, instruction = e707, prog_cnt = 007, zflg = 0, rdreg = 000
At time               165000, instruction = 0112, prog_cnt = 007, zflg = 0, rdreg = 000
At time               175000, instruction = 0112, prog_cnt = 008, zflg = 0, rdreg = 000
At time               175000, instruction = 1223, prog_cnt = 008, zflg = 0, rdreg = 000
At time               185000, instruction = 1223, prog_cnt = 009, zflg = 0, rdreg = 000
At time               185000, instruction = 2334, prog_cnt = 009, zflg = 0, rdreg = 000
At time               195000, instruction = 2334, prog_cnt = 00a, zflg = 0, rdreg = 000
At time               195000, instruction = 3445, prog_cnt = 00a, zflg = 0, rdreg = 000
At time               200000, instruction = 3445, prog_cnt = 00a, zflg = 1, rdreg = 003
At time               205000, instruction = 3445, prog_cnt = 00b, zflg = 1, rdreg = 003
At time               205000, instruction = 4556, prog_cnt = 00b, zflg = 1, rdreg = 003
At time               210000, instruction = 4556, prog_cnt = 00b, zflg = 0, rdreg = 003
At time               215000, instruction = 4556, prog_cnt = 00c, zflg = 0, rdreg = 003
At time               215000, instruction = 5667, prog_cnt = 00c, zflg = 0, rdreg = 003
At time               225000, instruction = 5667, prog_cnt = 00d, zflg = 0, rdreg = 003
At time               225000, instruction = d2a0, prog_cnt = 00d, zflg = 0, rdreg = 003
At time               235000, instruction = d2a0, prog_cnt = 00e, zflg = 0, rdreg = 003
At time               235000, instruction = 1000, prog_cnt = 00e, zflg = 0, rdreg = 003
At time               245000, instruction = 1000, prog_cnt = 00f, zflg = 0, rdreg = 003
At time               245000, instruction = c1a0, prog_cnt = 00f, zflg = 0, rdreg = 003
At time               255000, instruction = c1a0, prog_cnt = 010, zflg = 0, rdreg = 003
At time               255000, instruction = 1000, prog_cnt = 010, zflg = 0, rdreg = 003
At time               265000, instruction = 1000, prog_cnt = 011, zflg = 0, rdreg = 003
At time               275000, instruction = 1000, prog_cnt = 012, zflg = 0, rdreg = 003
At time               285000, instruction = 1000, prog_cnt = 013, zflg = 0, rdreg = 003
At time               295000, instruction = 1000, prog_cnt = 014, zflg = 0, rdreg = 003
At time               305000, instruction = 1000, prog_cnt = 015, zflg = 0, rdreg = 003
At time               315000, instruction = 1000, prog_cnt = 016, zflg = 0, rdreg = 003
At time               325000, instruction = 1000, prog_cnt = 017, zflg = 0, rdreg = 003
At time               335000, instruction = 1000, prog_cnt = 018, zflg = 0, rdreg = 003
At time               335000, instruction = 0000, prog_cnt = 018, zflg = 0, rdreg = 003
At time               345000, instruction = 0000, prog_cnt = 019, zflg = 0, rdreg = 003
At time               355000, instruction = 0000, prog_cnt = 01a, zflg = 0, rdreg = 003
At time               365000, instruction = 0000, prog_cnt = 01b, zflg = 0, rdreg = 003
At time               375000, instruction = 0000, prog_cnt = 01c, zflg = 0, rdreg = 003
At time               385000, instruction = 0000, prog_cnt = 01d, zflg = 0, rdreg = 003
At time               395000, instruction = 0000, prog_cnt = 01e, zflg = 0, rdreg = 003
At time               405000, instruction = 0000, prog_cnt = 01f, zflg = 0, rdreg = 003
$finish called at time : 410 ns : File "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_if_module.sv" Line 79
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_if_module_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2636.234 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_if_module'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_if_module' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/blk_mem_data.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/data_mem_init_0_to_255.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/blk_mem_program.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/step1_asm_init_progmem_wo_jumpx.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_if_module_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_if_module_behav xil_defaultlib.tb_if_module xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_if_module_behav xil_defaultlib.tb_if_module xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 8 for port 'rdreg_i' [C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_if_module.sv:42]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2637.480 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_if_module'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_if_module' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/blk_mem_data.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/data_mem_init_0_to_255.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/blk_mem_program.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/step1_asm_init_progmem_wo_jumpx.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_if_module_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_if_module_behav xil_defaultlib.tb_if_module xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_if_module_behav xil_defaultlib.tb_if_module xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 8 for port 'rdreg_i' [C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_if_module.sv:42]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_if_module_behav -key {Behavioral:sim_1:Functional:tb_if_module} -tclbatch {tb_if_module.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_if_module.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_if_module.uut_if.prog_mem.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
At time                    0, instruction = 0000, prog_cnt = 000, zflg = 0, rdreg = 000
At time                 5000, instruction = e202, prog_cnt = 000, zflg = 0, rdreg = 000
At time               105000, instruction = e202, prog_cnt = 001, zflg = 0, rdreg = 000
At time               115000, instruction = e202, prog_cnt = 002, zflg = 0, rdreg = 000
At time               115000, instruction = e303, prog_cnt = 002, zflg = 0, rdreg = 000
At time               125000, instruction = e303, prog_cnt = 003, zflg = 0, rdreg = 000
At time               125000, instruction = e404, prog_cnt = 003, zflg = 0, rdreg = 000
At time               135000, instruction = e404, prog_cnt = 004, zflg = 0, rdreg = 000
At time               135000, instruction = e505, prog_cnt = 004, zflg = 0, rdreg = 000
At time               145000, instruction = e505, prog_cnt = 005, zflg = 0, rdreg = 000
At time               145000, instruction = e606, prog_cnt = 005, zflg = 0, rdreg = 000
At time               155000, instruction = e606, prog_cnt = 006, zflg = 0, rdreg = 000
At time               155000, instruction = e707, prog_cnt = 006, zflg = 0, rdreg = 000
At time               165000, instruction = e707, prog_cnt = 007, zflg = 0, rdreg = 000
At time               165000, instruction = 0112, prog_cnt = 007, zflg = 0, rdreg = 000
At time               175000, instruction = 0112, prog_cnt = 008, zflg = 0, rdreg = 000
At time               175000, instruction = 1223, prog_cnt = 008, zflg = 0, rdreg = 000
At time               185000, instruction = 1223, prog_cnt = 009, zflg = 0, rdreg = 000
At time               185000, instruction = 2334, prog_cnt = 009, zflg = 0, rdreg = 000
At time               195000, instruction = 2334, prog_cnt = 00a, zflg = 0, rdreg = 000
At time               195000, instruction = 3445, prog_cnt = 00a, zflg = 0, rdreg = 000
At time               200000, instruction = 3445, prog_cnt = 00a, zflg = 1, rdreg = 003
At time               205000, instruction = 3445, prog_cnt = 00b, zflg = 1, rdreg = 003
At time               205000, instruction = 4556, prog_cnt = 00b, zflg = 1, rdreg = 003
At time               210000, instruction = 4556, prog_cnt = 00b, zflg = 0, rdreg = 003
At time               215000, instruction = 4556, prog_cnt = 00c, zflg = 0, rdreg = 003
At time               215000, instruction = 5667, prog_cnt = 00c, zflg = 0, rdreg = 003
At time               225000, instruction = 5667, prog_cnt = 00d, zflg = 0, rdreg = 003
At time               225000, instruction = d2a0, prog_cnt = 00d, zflg = 0, rdreg = 003
At time               235000, instruction = d2a0, prog_cnt = 00e, zflg = 0, rdreg = 003
At time               235000, instruction = 1000, prog_cnt = 00e, zflg = 0, rdreg = 003
At time               245000, instruction = 1000, prog_cnt = 00f, zflg = 0, rdreg = 003
At time               245000, instruction = c1a0, prog_cnt = 00f, zflg = 0, rdreg = 003
At time               255000, instruction = c1a0, prog_cnt = 010, zflg = 0, rdreg = 003
At time               255000, instruction = 1000, prog_cnt = 010, zflg = 0, rdreg = 003
At time               265000, instruction = 1000, prog_cnt = 011, zflg = 0, rdreg = 003
At time               275000, instruction = 1000, prog_cnt = 012, zflg = 0, rdreg = 003
At time               285000, instruction = 1000, prog_cnt = 013, zflg = 0, rdreg = 003
At time               295000, instruction = 1000, prog_cnt = 014, zflg = 0, rdreg = 003
At time               305000, instruction = 1000, prog_cnt = 015, zflg = 0, rdreg = 003
At time               315000, instruction = 1000, prog_cnt = 016, zflg = 0, rdreg = 003
At time               325000, instruction = 1000, prog_cnt = 017, zflg = 0, rdreg = 003
At time               335000, instruction = 1000, prog_cnt = 018, zflg = 0, rdreg = 003
At time               335000, instruction = 0000, prog_cnt = 018, zflg = 0, rdreg = 003
At time               345000, instruction = 0000, prog_cnt = 019, zflg = 0, rdreg = 003
At time               355000, instruction = 0000, prog_cnt = 01a, zflg = 0, rdreg = 003
At time               365000, instruction = 0000, prog_cnt = 01b, zflg = 0, rdreg = 003
At time               375000, instruction = 0000, prog_cnt = 01c, zflg = 0, rdreg = 003
At time               385000, instruction = 0000, prog_cnt = 01d, zflg = 0, rdreg = 003
At time               395000, instruction = 0000, prog_cnt = 01e, zflg = 0, rdreg = 003
At time               405000, instruction = 0000, prog_cnt = 01f, zflg = 0, rdreg = 003
$finish called at time : 410 ns : File "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_if_module.sv" Line 79
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_if_module_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2637.480 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_if_module.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_if_module'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_if_module' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/blk_mem_data.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/data_mem_init_0_to_255.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/blk_mem_program.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/step1_asm_init_progmem_wo_jumpx.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_if_module_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/if_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/pc_stack_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_stack
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_if_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_if_module
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_if_module_behav xil_defaultlib.tb_if_module xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_if_module_behav xil_defaultlib.tb_if_module xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 8 for port 'rdreg_i' [C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_if_module.sv:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_stack
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_program
Compiling module xil_defaultlib.if_module
Compiling module xil_defaultlib.tb_if_module
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_if_module_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2659.203 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_if_module_behav -key {Behavioral:sim_1:Functional:tb_if_module} -tclbatch {tb_if_module.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_if_module.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_if_module.uut_if.prog_mem.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
At time                    0, instruction = 0000, prog_cnt = 000, zflg = 0, rdreg = 000
At time                45000, instruction = 0000, prog_cnt = 001, zflg = 0, rdreg = 000
At time                45000, instruction = e202, prog_cnt = 001, zflg = 0, rdreg = 000
At time                55000, instruction = e202, prog_cnt = 002, zflg = 0, rdreg = 000
At time                55000, instruction = e303, prog_cnt = 002, zflg = 0, rdreg = 000
At time                65000, instruction = e303, prog_cnt = 003, zflg = 0, rdreg = 000
At time                65000, instruction = e404, prog_cnt = 003, zflg = 0, rdreg = 000
At time                75000, instruction = e404, prog_cnt = 004, zflg = 0, rdreg = 000
At time                75000, instruction = e505, prog_cnt = 004, zflg = 0, rdreg = 000
At time                85000, instruction = e505, prog_cnt = 005, zflg = 0, rdreg = 000
At time                85000, instruction = e606, prog_cnt = 005, zflg = 0, rdreg = 000
At time                95000, instruction = e606, prog_cnt = 006, zflg = 0, rdreg = 000
At time                95000, instruction = e707, prog_cnt = 006, zflg = 0, rdreg = 000
At time               105000, instruction = e707, prog_cnt = 007, zflg = 0, rdreg = 000
At time               105000, instruction = 0112, prog_cnt = 007, zflg = 0, rdreg = 000
At time               115000, instruction = 0112, prog_cnt = 008, zflg = 0, rdreg = 000
At time               115000, instruction = 1223, prog_cnt = 008, zflg = 0, rdreg = 000
At time               125000, instruction = 1223, prog_cnt = 009, zflg = 0, rdreg = 000
At time               125000, instruction = 2334, prog_cnt = 009, zflg = 0, rdreg = 000
At time               135000, instruction = 2334, prog_cnt = 00a, zflg = 0, rdreg = 000
At time               135000, instruction = 3445, prog_cnt = 00a, zflg = 0, rdreg = 000
At time               140000, instruction = 3445, prog_cnt = 00a, zflg = 1, rdreg = 003
At time               145000, instruction = 3445, prog_cnt = 00b, zflg = 1, rdreg = 003
At time               145000, instruction = 4556, prog_cnt = 00b, zflg = 1, rdreg = 003
At time               150000, instruction = 4556, prog_cnt = 00b, zflg = 0, rdreg = 003
At time               155000, instruction = 4556, prog_cnt = 00c, zflg = 0, rdreg = 003
At time               155000, instruction = 5667, prog_cnt = 00c, zflg = 0, rdreg = 003
At time               165000, instruction = 5667, prog_cnt = 00d, zflg = 0, rdreg = 003
At time               165000, instruction = d2a0, prog_cnt = 00d, zflg = 0, rdreg = 003
At time               175000, instruction = d2a0, prog_cnt = 00e, zflg = 0, rdreg = 003
At time               175000, instruction = 1000, prog_cnt = 00e, zflg = 0, rdreg = 003
At time               185000, instruction = 1000, prog_cnt = 00f, zflg = 0, rdreg = 003
At time               185000, instruction = c1a0, prog_cnt = 00f, zflg = 0, rdreg = 003
At time               195000, instruction = c1a0, prog_cnt = 010, zflg = 0, rdreg = 003
At time               195000, instruction = 1000, prog_cnt = 010, zflg = 0, rdreg = 003
At time               205000, instruction = 1000, prog_cnt = 011, zflg = 0, rdreg = 003
At time               215000, instruction = 1000, prog_cnt = 012, zflg = 0, rdreg = 003
At time               225000, instruction = 1000, prog_cnt = 013, zflg = 0, rdreg = 003
At time               235000, instruction = 1000, prog_cnt = 014, zflg = 0, rdreg = 003
At time               245000, instruction = 1000, prog_cnt = 015, zflg = 0, rdreg = 003
At time               255000, instruction = 1000, prog_cnt = 016, zflg = 0, rdreg = 003
At time               265000, instruction = 1000, prog_cnt = 017, zflg = 0, rdreg = 003
At time               275000, instruction = 1000, prog_cnt = 018, zflg = 0, rdreg = 003
At time               275000, instruction = 0000, prog_cnt = 018, zflg = 0, rdreg = 003
At time               285000, instruction = 0000, prog_cnt = 019, zflg = 0, rdreg = 003
At time               295000, instruction = 0000, prog_cnt = 01a, zflg = 0, rdreg = 003
At time               305000, instruction = 0000, prog_cnt = 01b, zflg = 0, rdreg = 003
At time               315000, instruction = 0000, prog_cnt = 01c, zflg = 0, rdreg = 003
At time               325000, instruction = 0000, prog_cnt = 01d, zflg = 0, rdreg = 003
At time               335000, instruction = 0000, prog_cnt = 01e, zflg = 0, rdreg = 003
At time               345000, instruction = 0000, prog_cnt = 01f, zflg = 0, rdreg = 003
$finish called at time : 350 ns : File "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_if_module.sv" Line 78
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_if_module_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2659.203 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_if_module.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_if_module.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_if_module.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_if_module.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_if_module'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_if_module' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/blk_mem_data.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/data_mem_init_0_to_255.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/blk_mem_program.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/step1_asm_init_progmem_wo_jumpx.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_if_module_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/if_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/pc_stack_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_stack
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_if_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_if_module
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_if_module_behav xil_defaultlib.tb_if_module xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_if_module_behav xil_defaultlib.tb_if_module xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 8 for port 'rdreg_i' [C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_if_module.sv:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_stack
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_program
Compiling module xil_defaultlib.if_module
Compiling module xil_defaultlib.tb_if_module
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_if_module_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2659.203 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_if_module_behav -key {Behavioral:sim_1:Functional:tb_if_module} -tclbatch {tb_if_module.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_if_module.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_if_module.uut_if.prog_mem.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
At time                    0, instruction = 0000, prog_cnt = 000, zflg = 0, rdreg = 000
At time                65000, instruction = 0000, prog_cnt = 001, zflg = 0, rdreg = 000
At time                65000, instruction = e202, prog_cnt = 001, zflg = 0, rdreg = 000
At time                75000, instruction = e202, prog_cnt = 002, zflg = 0, rdreg = 000
At time                75000, instruction = e303, prog_cnt = 002, zflg = 0, rdreg = 000
At time                85000, instruction = e303, prog_cnt = 003, zflg = 0, rdreg = 000
At time                85000, instruction = e404, prog_cnt = 003, zflg = 0, rdreg = 000
At time                95000, instruction = e404, prog_cnt = 004, zflg = 0, rdreg = 000
At time                95000, instruction = e505, prog_cnt = 004, zflg = 0, rdreg = 000
At time               105000, instruction = e505, prog_cnt = 005, zflg = 0, rdreg = 000
At time               105000, instruction = e606, prog_cnt = 005, zflg = 0, rdreg = 000
At time               115000, instruction = e606, prog_cnt = 006, zflg = 0, rdreg = 000
At time               115000, instruction = e707, prog_cnt = 006, zflg = 0, rdreg = 000
At time               125000, instruction = e707, prog_cnt = 007, zflg = 0, rdreg = 000
At time               125000, instruction = 0112, prog_cnt = 007, zflg = 0, rdreg = 000
At time               135000, instruction = 0112, prog_cnt = 008, zflg = 0, rdreg = 000
At time               135000, instruction = 1223, prog_cnt = 008, zflg = 0, rdreg = 000
At time               145000, instruction = 1223, prog_cnt = 009, zflg = 0, rdreg = 000
At time               145000, instruction = 2334, prog_cnt = 009, zflg = 0, rdreg = 000
At time               155000, instruction = 2334, prog_cnt = 00a, zflg = 0, rdreg = 000
At time               155000, instruction = 3445, prog_cnt = 00a, zflg = 0, rdreg = 000
At time               160000, instruction = 3445, prog_cnt = 00a, zflg = 1, rdreg = 003
At time               165000, instruction = 3445, prog_cnt = 00b, zflg = 1, rdreg = 003
At time               165000, instruction = 4556, prog_cnt = 00b, zflg = 1, rdreg = 003
At time               170000, instruction = 4556, prog_cnt = 00b, zflg = 0, rdreg = 003
At time               175000, instruction = 4556, prog_cnt = 00c, zflg = 0, rdreg = 003
At time               175000, instruction = 5667, prog_cnt = 00c, zflg = 0, rdreg = 003
At time               185000, instruction = 5667, prog_cnt = 00d, zflg = 0, rdreg = 003
At time               185000, instruction = d2a0, prog_cnt = 00d, zflg = 0, rdreg = 003
At time               195000, instruction = d2a0, prog_cnt = 00e, zflg = 0, rdreg = 003
At time               195000, instruction = 1000, prog_cnt = 00e, zflg = 0, rdreg = 003
At time               205000, instruction = 1000, prog_cnt = 00f, zflg = 0, rdreg = 003
At time               205000, instruction = c1a0, prog_cnt = 00f, zflg = 0, rdreg = 003
At time               215000, instruction = c1a0, prog_cnt = 010, zflg = 0, rdreg = 003
At time               215000, instruction = 1000, prog_cnt = 010, zflg = 0, rdreg = 003
At time               225000, instruction = 1000, prog_cnt = 011, zflg = 0, rdreg = 003
At time               235000, instruction = 1000, prog_cnt = 012, zflg = 0, rdreg = 003
At time               245000, instruction = 1000, prog_cnt = 013, zflg = 0, rdreg = 003
At time               255000, instruction = 1000, prog_cnt = 014, zflg = 0, rdreg = 003
At time               265000, instruction = 1000, prog_cnt = 015, zflg = 0, rdreg = 003
At time               275000, instruction = 1000, prog_cnt = 016, zflg = 0, rdreg = 003
At time               285000, instruction = 1000, prog_cnt = 017, zflg = 0, rdreg = 003
At time               295000, instruction = 1000, prog_cnt = 018, zflg = 0, rdreg = 003
At time               295000, instruction = 0000, prog_cnt = 018, zflg = 0, rdreg = 003
At time               305000, instruction = 0000, prog_cnt = 019, zflg = 0, rdreg = 003
At time               315000, instruction = 0000, prog_cnt = 01a, zflg = 0, rdreg = 003
At time               325000, instruction = 0000, prog_cnt = 01b, zflg = 0, rdreg = 003
At time               335000, instruction = 0000, prog_cnt = 01c, zflg = 0, rdreg = 003
At time               345000, instruction = 0000, prog_cnt = 01d, zflg = 0, rdreg = 003
At time               355000, instruction = 0000, prog_cnt = 01e, zflg = 0, rdreg = 003
At time               365000, instruction = 0000, prog_cnt = 01f, zflg = 0, rdreg = 003
$finish called at time : 370 ns : File "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_if_module.sv" Line 72
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_if_module_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 2659.203 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_if_module.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_if_module.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_if_module.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_if_module.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_if_module.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_if_module.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_if_module.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_if_module.sv:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_if_module.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_if_module'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_if_module' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/blk_mem_data.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/data_mem_init_0_to_255.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/blk_mem_program.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/step1_asm_init_progmem_wo_jumpx.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_if_module_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/if_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/pc_stack_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_stack
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_if_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_if_module
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_if_module_behav xil_defaultlib.tb_if_module xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_if_module_behav xil_defaultlib.tb_if_module xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 8 for port 'rdreg_i' [C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_if_module.sv:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_stack
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_program
Compiling module xil_defaultlib.if_module
Compiling module xil_defaultlib.tb_if_module
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_if_module_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2659.203 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_if_module_behav -key {Behavioral:sim_1:Functional:tb_if_module} -tclbatch {tb_if_module.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_if_module.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_if_module.uut_if.prog_mem.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
At time                    0, instruction = 0000, prog_cnt = 000, zflg = 0, rdreg = 000
At time                65000, instruction = 0000, prog_cnt = 001, zflg = 0, rdreg = 000
At time                65000, instruction = e202, prog_cnt = 001, zflg = 0, rdreg = 000
At time                75000, instruction = e202, prog_cnt = 002, zflg = 0, rdreg = 000
At time                75000, instruction = e303, prog_cnt = 002, zflg = 0, rdreg = 000
At time                85000, instruction = e303, prog_cnt = 003, zflg = 0, rdreg = 000
At time                85000, instruction = e404, prog_cnt = 003, zflg = 0, rdreg = 000
At time                95000, instruction = e404, prog_cnt = 004, zflg = 0, rdreg = 000
At time                95000, instruction = e505, prog_cnt = 004, zflg = 0, rdreg = 000
At time               105000, instruction = e505, prog_cnt = 005, zflg = 0, rdreg = 000
At time               105000, instruction = e606, prog_cnt = 005, zflg = 0, rdreg = 000
At time               115000, instruction = e606, prog_cnt = 006, zflg = 0, rdreg = 000
At time               115000, instruction = e707, prog_cnt = 006, zflg = 0, rdreg = 000
At time               125000, instruction = e707, prog_cnt = 007, zflg = 0, rdreg = 000
At time               125000, instruction = 0112, prog_cnt = 007, zflg = 0, rdreg = 000
At time               135000, instruction = 0112, prog_cnt = 008, zflg = 0, rdreg = 000
At time               135000, instruction = 1223, prog_cnt = 008, zflg = 0, rdreg = 000
At time               145000, instruction = 1223, prog_cnt = 009, zflg = 0, rdreg = 000
At time               145000, instruction = 2334, prog_cnt = 009, zflg = 0, rdreg = 000
At time               155000, instruction = 2334, prog_cnt = 00a, zflg = 0, rdreg = 000
At time               155000, instruction = 3445, prog_cnt = 00a, zflg = 0, rdreg = 000
At time               160000, instruction = 3445, prog_cnt = 00a, zflg = 1, rdreg = 003
At time               165000, instruction = 3445, prog_cnt = 00b, zflg = 1, rdreg = 003
At time               165000, instruction = 4556, prog_cnt = 00b, zflg = 1, rdreg = 003
At time               170000, instruction = 4556, prog_cnt = 00b, zflg = 0, rdreg = 003
At time               175000, instruction = 4556, prog_cnt = 00c, zflg = 0, rdreg = 003
At time               175000, instruction = 5667, prog_cnt = 00c, zflg = 0, rdreg = 003
At time               185000, instruction = 5667, prog_cnt = 00d, zflg = 0, rdreg = 003
At time               185000, instruction = d2a0, prog_cnt = 00d, zflg = 0, rdreg = 003
At time               195000, instruction = d2a0, prog_cnt = 00e, zflg = 0, rdreg = 003
At time               195000, instruction = 1000, prog_cnt = 00e, zflg = 0, rdreg = 003
At time               205000, instruction = 1000, prog_cnt = 00f, zflg = 0, rdreg = 003
At time               205000, instruction = c1a0, prog_cnt = 00f, zflg = 0, rdreg = 003
At time               215000, instruction = c1a0, prog_cnt = 010, zflg = 0, rdreg = 003
At time               215000, instruction = 1000, prog_cnt = 010, zflg = 0, rdreg = 003
At time               225000, instruction = 1000, prog_cnt = 011, zflg = 0, rdreg = 003
At time               235000, instruction = 1000, prog_cnt = 012, zflg = 0, rdreg = 003
At time               245000, instruction = 1000, prog_cnt = 013, zflg = 0, rdreg = 003
At time               255000, instruction = 1000, prog_cnt = 014, zflg = 0, rdreg = 003
At time               265000, instruction = 1000, prog_cnt = 015, zflg = 0, rdreg = 003
At time               275000, instruction = 1000, prog_cnt = 016, zflg = 0, rdreg = 003
At time               285000, instruction = 1000, prog_cnt = 017, zflg = 0, rdreg = 003
At time               295000, instruction = 1000, prog_cnt = 018, zflg = 0, rdreg = 003
At time               295000, instruction = 0000, prog_cnt = 018, zflg = 0, rdreg = 003
At time               305000, instruction = 0000, prog_cnt = 019, zflg = 0, rdreg = 003
At time               315000, instruction = 0000, prog_cnt = 01a, zflg = 0, rdreg = 003
At time               325000, instruction = 0000, prog_cnt = 01b, zflg = 0, rdreg = 003
At time               335000, instruction = 0000, prog_cnt = 01c, zflg = 0, rdreg = 003
At time               345000, instruction = 0000, prog_cnt = 01d, zflg = 0, rdreg = 003
At time               355000, instruction = 0000, prog_cnt = 01e, zflg = 0, rdreg = 003
At time               365000, instruction = 0000, prog_cnt = 01f, zflg = 0, rdreg = 003
$finish called at time : 370 ns : File "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_if_module.sv" Line 72
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_if_module_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 2669.797 ; gain = 10.594
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_if_module.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_if_module'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_if_module' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/blk_mem_data.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/data_mem_init_0_to_255.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/blk_mem_program.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/step1_asm_init_progmem_wo_jumpx.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_if_module_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/if_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/pc_stack_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_stack
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_if_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_if_module
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_if_module_behav xil_defaultlib.tb_if_module xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_if_module_behav xil_defaultlib.tb_if_module xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 8 for port 'rdreg_i' [C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_if_module.sv:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_stack
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_program
Compiling module xil_defaultlib.if_module
Compiling module xil_defaultlib.tb_if_module
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_if_module_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2669.797 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_if_module_behav -key {Behavioral:sim_1:Functional:tb_if_module} -tclbatch {tb_if_module.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_if_module.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_if_module.uut_if.prog_mem.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
At time                    0, instruction = 0000, prog_cnt = 000, pmem_addr = 000000000001
At time                65000, instruction = 0000, prog_cnt = 001, pmem_addr = 000000000010
At time                65000, instruction = e202, prog_cnt = 001, pmem_addr = 000000000010
At time                75000, instruction = e202, prog_cnt = 002, pmem_addr = 000000000011
At time                75000, instruction = e303, prog_cnt = 002, pmem_addr = 000000000011
At time                85000, instruction = e303, prog_cnt = 003, pmem_addr = 000000000100
At time                85000, instruction = e404, prog_cnt = 003, pmem_addr = 000000000100
At time                95000, instruction = e404, prog_cnt = 004, pmem_addr = 000000000101
At time                95000, instruction = e505, prog_cnt = 004, pmem_addr = 000000000101
At time               105000, instruction = e505, prog_cnt = 005, pmem_addr = 000000000110
At time               105000, instruction = e606, prog_cnt = 005, pmem_addr = 000000000110
At time               115000, instruction = e606, prog_cnt = 006, pmem_addr = 000000000111
At time               115000, instruction = e707, prog_cnt = 006, pmem_addr = 000000000111
At time               125000, instruction = e707, prog_cnt = 007, pmem_addr = 000000001000
At time               125000, instruction = 0112, prog_cnt = 007, pmem_addr = 000000001000
At time               135000, instruction = 0112, prog_cnt = 008, pmem_addr = 000000001001
At time               135000, instruction = 1223, prog_cnt = 008, pmem_addr = 000000001001
At time               145000, instruction = 1223, prog_cnt = 009, pmem_addr = 000000001010
At time               145000, instruction = 2334, prog_cnt = 009, pmem_addr = 000000001010
At time               155000, instruction = 2334, prog_cnt = 00a, pmem_addr = 000000001011
At time               155000, instruction = 3445, prog_cnt = 00a, pmem_addr = 000000001011
At time               165000, instruction = 3445, prog_cnt = 00b, pmem_addr = 000000001100
At time               165000, instruction = 4556, prog_cnt = 00b, pmem_addr = 000000001100
At time               175000, instruction = 4556, prog_cnt = 00c, pmem_addr = 000000001101
At time               175000, instruction = 5667, prog_cnt = 00c, pmem_addr = 000000001101
At time               185000, instruction = 5667, prog_cnt = 00d, pmem_addr = 000000001110
At time               185000, instruction = d2a0, prog_cnt = 00d, pmem_addr = 000000001110
At time               195000, instruction = d2a0, prog_cnt = 00e, pmem_addr = 000000001111
At time               195000, instruction = 1000, prog_cnt = 00e, pmem_addr = 000000001111
At time               205000, instruction = 1000, prog_cnt = 00f, pmem_addr = 000000010000
At time               205000, instruction = c1a0, prog_cnt = 00f, pmem_addr = 000000010000
At time               215000, instruction = c1a0, prog_cnt = 010, pmem_addr = 000000010001
At time               215000, instruction = 1000, prog_cnt = 010, pmem_addr = 000000010001
At time               225000, instruction = 1000, prog_cnt = 011, pmem_addr = 000000010010
At time               235000, instruction = 1000, prog_cnt = 012, pmem_addr = 000000010011
At time               245000, instruction = 1000, prog_cnt = 013, pmem_addr = 000000010100
At time               255000, instruction = 1000, prog_cnt = 014, pmem_addr = 000000010101
At time               265000, instruction = 1000, prog_cnt = 015, pmem_addr = 000000010110
At time               275000, instruction = 1000, prog_cnt = 016, pmem_addr = 000000010111
At time               285000, instruction = 1000, prog_cnt = 017, pmem_addr = 000000011000
At time               295000, instruction = 1000, prog_cnt = 018, pmem_addr = 000000011001
At time               295000, instruction = 0000, prog_cnt = 018, pmem_addr = 000000011001
At time               305000, instruction = 0000, prog_cnt = 019, pmem_addr = 000000011010
At time               315000, instruction = 0000, prog_cnt = 01a, pmem_addr = 000000011011
At time               325000, instruction = 0000, prog_cnt = 01b, pmem_addr = 000000011100
At time               335000, instruction = 0000, prog_cnt = 01c, pmem_addr = 000000011101
At time               345000, instruction = 0000, prog_cnt = 01d, pmem_addr = 000000011110
At time               355000, instruction = 0000, prog_cnt = 01e, pmem_addr = 000000011111
At time               365000, instruction = 0000, prog_cnt = 01f, pmem_addr = 000000100000
$finish called at time : 370 ns : File "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_if_module.sv" Line 72
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_if_module_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2669.797 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_if_module.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_if_module'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_if_module' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/blk_mem_data.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/data_mem_init_0_to_255.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/blk_mem_program.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/step1_asm_init_progmem_wo_jumpx.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_if_module_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/if_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/pc_stack_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_stack
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_if_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_if_module
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_if_module_behav xil_defaultlib.tb_if_module xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_if_module_behav xil_defaultlib.tb_if_module xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 8 for port 'rdreg_i' [C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_if_module.sv:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_stack
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_program
Compiling module xil_defaultlib.if_module
Compiling module xil_defaultlib.tb_if_module
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_if_module_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2669.797 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_if_module_behav -key {Behavioral:sim_1:Functional:tb_if_module} -tclbatch {tb_if_module.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_if_module.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_if_module.uut_if.prog_mem.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
At time                    0, instruction = 0000, prog_cnt = 000, pmem_addr = 000000000001
At time                60000, instruction = 0000, prog_cnt = 001, pmem_addr = 000000000010
At time                70000, instruction = 0000, prog_cnt = 002, pmem_addr = 000000000011
At time                70000, instruction = e303, prog_cnt = 002, pmem_addr = 000000000011
At time                80000, instruction = e303, prog_cnt = 003, pmem_addr = 000000000100
At time                80000, instruction = e404, prog_cnt = 003, pmem_addr = 000000000100
At time                90000, instruction = e404, prog_cnt = 004, pmem_addr = 000000000101
At time                90000, instruction = e505, prog_cnt = 004, pmem_addr = 000000000101
At time               100000, instruction = e505, prog_cnt = 005, pmem_addr = 000000000110
At time               100000, instruction = e606, prog_cnt = 005, pmem_addr = 000000000110
At time               110000, instruction = e606, prog_cnt = 006, pmem_addr = 000000000111
At time               110000, instruction = e707, prog_cnt = 006, pmem_addr = 000000000111
At time               120000, instruction = e707, prog_cnt = 007, pmem_addr = 000000001000
At time               120000, instruction = 0112, prog_cnt = 007, pmem_addr = 000000001000
At time               130000, instruction = 0112, prog_cnt = 008, pmem_addr = 000000001001
At time               130000, instruction = 1223, prog_cnt = 008, pmem_addr = 000000001001
At time               140000, instruction = 1223, prog_cnt = 009, pmem_addr = 000000001010
At time               140000, instruction = 2334, prog_cnt = 009, pmem_addr = 000000001010
At time               150000, instruction = 2334, prog_cnt = 00a, pmem_addr = 000000001011
At time               150000, instruction = 3445, prog_cnt = 00a, pmem_addr = 000000001011
At time               160000, instruction = 3445, prog_cnt = 00b, pmem_addr = 000000001100
At time               160000, instruction = 4556, prog_cnt = 00b, pmem_addr = 000000001100
At time               170000, instruction = 4556, prog_cnt = 00c, pmem_addr = 000000001101
At time               170000, instruction = 5667, prog_cnt = 00c, pmem_addr = 000000001101
At time               180000, instruction = 5667, prog_cnt = 00d, pmem_addr = 000000001110
At time               180000, instruction = d2a0, prog_cnt = 00d, pmem_addr = 000000001110
At time               190000, instruction = d2a0, prog_cnt = 00e, pmem_addr = 000000001111
At time               190000, instruction = 1000, prog_cnt = 00e, pmem_addr = 000000001111
At time               200000, instruction = 1000, prog_cnt = 00f, pmem_addr = 000000010000
At time               200000, instruction = c1a0, prog_cnt = 00f, pmem_addr = 000000010000
At time               210000, instruction = c1a0, prog_cnt = 010, pmem_addr = 000000010001
At time               210000, instruction = 1000, prog_cnt = 010, pmem_addr = 000000010001
At time               220000, instruction = 1000, prog_cnt = 011, pmem_addr = 000000010010
At time               230000, instruction = 1000, prog_cnt = 012, pmem_addr = 000000010011
At time               240000, instruction = 1000, prog_cnt = 013, pmem_addr = 000000010100
At time               250000, instruction = 1000, prog_cnt = 014, pmem_addr = 000000010101
At time               260000, instruction = 1000, prog_cnt = 015, pmem_addr = 000000010110
At time               270000, instruction = 1000, prog_cnt = 016, pmem_addr = 000000010111
At time               280000, instruction = 1000, prog_cnt = 017, pmem_addr = 000000011000
At time               290000, instruction = 1000, prog_cnt = 018, pmem_addr = 000000011001
At time               290000, instruction = 0000, prog_cnt = 018, pmem_addr = 000000011001
At time               300000, instruction = 0000, prog_cnt = 019, pmem_addr = 000000011010
At time               310000, instruction = 0000, prog_cnt = 01a, pmem_addr = 000000011011
At time               320000, instruction = 0000, prog_cnt = 01b, pmem_addr = 000000011100
At time               330000, instruction = 0000, prog_cnt = 01c, pmem_addr = 000000011101
At time               340000, instruction = 0000, prog_cnt = 01d, pmem_addr = 000000011110
At time               350000, instruction = 0000, prog_cnt = 01e, pmem_addr = 000000011111
At time               360000, instruction = 0000, prog_cnt = 01f, pmem_addr = 000000100000
$finish called at time : 370 ns : File "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_if_module.sv" Line 72
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_if_module_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 2669.797 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_if_module.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_if_module'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2023.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_if_module' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/blk_mem_data.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/data_mem_init_0_to_255.coe'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/blk_mem_program.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/step1_asm_init_progmem_wo_jumpx.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_if_module_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/if_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module if_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/pc_stack_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_stack
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_if_module.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_if_module
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_if_module_behav xil_defaultlib.tb_if_module xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_if_module_behav xil_defaultlib.tb_if_module xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 12 differs from formal bit length 8 for port 'rdreg_i' [C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_if_module.sv:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_program
Compiling module xil_defaultlib.pc_stack
Compiling module xil_defaultlib.if_module
Compiling module xil_defaultlib.tb_if_module
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_if_module_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2669.797 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_if_module_behav -key {Behavioral:sim_1:Functional:tb_if_module} -tclbatch {tb_if_module.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_if_module.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_if_module.uut_if.prog_mem.inst.\native_mem_module.blk_mem_gen_v8_4_7_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
At time                    0, instruction = 0000, prog_cnt = 000, pmem_addr = 000000000001
At time                60000, instruction = 0000, prog_cnt = 001, pmem_addr = 000000000010
At time                70000, instruction = 0000, prog_cnt = 002, pmem_addr = 000000000011
At time                70000, instruction = e303, prog_cnt = 002, pmem_addr = 000000000011
At time                80000, instruction = e303, prog_cnt = 003, pmem_addr = 000000000100
At time                80000, instruction = e404, prog_cnt = 003, pmem_addr = 000000000100
At time                90000, instruction = e404, prog_cnt = 004, pmem_addr = 000000000101
At time                90000, instruction = e505, prog_cnt = 004, pmem_addr = 000000000101
At time               100000, instruction = e505, prog_cnt = 005, pmem_addr = 000000000110
At time               100000, instruction = e606, prog_cnt = 005, pmem_addr = 000000000110
At time               110000, instruction = e606, prog_cnt = 006, pmem_addr = 000000000111
At time               110000, instruction = e707, prog_cnt = 006, pmem_addr = 000000000111
At time               120000, instruction = e707, prog_cnt = 007, pmem_addr = 000000001000
At time               120000, instruction = 0112, prog_cnt = 007, pmem_addr = 000000001000
At time               130000, instruction = 0112, prog_cnt = 008, pmem_addr = 000000001001
At time               130000, instruction = 1223, prog_cnt = 008, pmem_addr = 000000001001
At time               140000, instruction = 1223, prog_cnt = 009, pmem_addr = 000000001010
At time               140000, instruction = 2334, prog_cnt = 009, pmem_addr = 000000001010
At time               150000, instruction = 2334, prog_cnt = 00a, pmem_addr = 000000001011
At time               150000, instruction = 3445, prog_cnt = 00a, pmem_addr = 000000001011
At time               160000, instruction = 3445, prog_cnt = 00b, pmem_addr = 000000001100
At time               160000, instruction = 4556, prog_cnt = 00b, pmem_addr = 000000001100
At time               170000, instruction = 4556, prog_cnt = 00c, pmem_addr = 000000001101
At time               170000, instruction = 5667, prog_cnt = 00c, pmem_addr = 000000001101
At time               180000, instruction = 5667, prog_cnt = 00d, pmem_addr = 000000001110
At time               180000, instruction = d2a0, prog_cnt = 00d, pmem_addr = 000000001110
At time               190000, instruction = d2a0, prog_cnt = 00e, pmem_addr = 000000001111
At time               190000, instruction = 1000, prog_cnt = 00e, pmem_addr = 000000001111
At time               200000, instruction = 1000, prog_cnt = 00f, pmem_addr = 000000010000
At time               200000, instruction = c1a0, prog_cnt = 00f, pmem_addr = 000000010000
At time               210000, instruction = c1a0, prog_cnt = 010, pmem_addr = 000000010001
At time               210000, instruction = 1000, prog_cnt = 010, pmem_addr = 000000010001
At time               220000, instruction = 1000, prog_cnt = 011, pmem_addr = 000000010010
At time               230000, instruction = 1000, prog_cnt = 012, pmem_addr = 000000010011
At time               240000, instruction = 1000, prog_cnt = 013, pmem_addr = 000000010100
At time               250000, instruction = 1000, prog_cnt = 014, pmem_addr = 000000010101
At time               260000, instruction = 1000, prog_cnt = 015, pmem_addr = 000000010110
At time               270000, instruction = 1000, prog_cnt = 016, pmem_addr = 000000010111
At time               280000, instruction = 1000, prog_cnt = 017, pmem_addr = 000000011000
At time               290000, instruction = 1000, prog_cnt = 018, pmem_addr = 000000011001
At time               290000, instruction = 0000, prog_cnt = 018, pmem_addr = 000000011001
At time               300000, instruction = 0000, prog_cnt = 019, pmem_addr = 000000011010
At time               310000, instruction = 0000, prog_cnt = 01a, pmem_addr = 000000011011
At time               320000, instruction = 0000, prog_cnt = 01b, pmem_addr = 000000011100
At time               330000, instruction = 0000, prog_cnt = 01c, pmem_addr = 000000011101
At time               340000, instruction = 0000, prog_cnt = 01d, pmem_addr = 000000011110
At time               350000, instruction = 0000, prog_cnt = 01e, pmem_addr = 000000011111
At time               360000, instruction = 0000, prog_cnt = 01f, pmem_addr = 000000100000
$finish called at time : 370 ns : File "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sim_1/new/tb_if_module.sv" Line 72
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_if_module_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 2669.797 ; gain = 0.000
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/ip/blk_mem_program/blk_mem_program.xci]
launch_runs blk_mem_program_synth_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: blk_mem_program
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 1a9896abd3b3fa32 to dir: c:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.gen/sources_1/ip/blk_mem_program
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.cache/ip/2023.2/1/a/1a9896abd3b3fa32/blk_mem_program.dcp to c:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.gen/sources_1/ip/blk_mem_program/blk_mem_program.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.gen/sources_1/ip/blk_mem_program/blk_mem_program.dcp
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_if_module.sv:]
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.cache/ip/2023.2/1/a/1a9896abd3b3fa32/blk_mem_program_sim_netlist.v to c:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.gen/sources_1/ip/blk_mem_program/blk_mem_program_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.gen/sources_1/ip/blk_mem_program/blk_mem_program_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.cache/ip/2023.2/1/a/1a9896abd3b3fa32/blk_mem_program_sim_netlist.vhdl to c:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.gen/sources_1/ip/blk_mem_program/blk_mem_program_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.gen/sources_1/ip/blk_mem_program/blk_mem_program_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.cache/ip/2023.2/1/a/1a9896abd3b3fa32/blk_mem_program_stub.v to c:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.gen/sources_1/ip/blk_mem_program/blk_mem_program_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.gen/sources_1/ip/blk_mem_program/blk_mem_program_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.cache/ip/2023.2/1/a/1a9896abd3b3fa32/blk_mem_program_stub.vhdl to c:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.gen/sources_1/ip/blk_mem_program/blk_mem_program_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.gen/sources_1/ip/blk_mem_program/blk_mem_program_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP blk_mem_program, cache-ID = 1a9896abd3b3fa32; cache size = 0.954 MB.
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/ip/blk_mem_program/blk_mem_program.xci' is already up-to-date
ERROR: [Common 17-180] Spawn failed: No error
ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.
ERROR: [Vivado 12-4146] Open Elaborated Design failed due to the following error:
ERROR: [Common 17-69] Command failed: ERROR: [Vivado 12-4756] Launch of runs aborted due to earlier errors while preparing sub-designs for run execution.


synth_design -top if_module -part xc7a100tcsg324-1 -lint 
Command: synth_design -top if_module -part xc7a100tcsg324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21128
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2669.797 ; gain = 0.000
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-6157] synthesizing module 'if_module' [C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/if_module.sv:24]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_program' [C:/Users/coe_user/Documents/ECE574_Local/homework/final/.Xil/Vivado-18568-coe-loan-008/realtime/blk_mem_program_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_program' (1#1) [C:/Users/coe_user/Documents/ECE574_Local/homework/final/.Xil/Vivado-18568-coe-loan-008/realtime/blk_mem_program_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'pc_stack' [C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/pc_stack_module.sv:23]
WARNING: [Synth 8-7137] Register stack_reg in module pc_stack has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-7137] Register stack_reg in module pc_stack has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
INFO: [Synth 8-6155] done synthesizing module 'pc_stack' (2#1) [C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/pc_stack_module.sv:23]
WARNING: [Synth 8-7137] Register push_reg in module if_module has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/if_module.sv:73]
WARNING: [Synth 8-7137] Register pop_reg in module if_module has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/if_module.sv:74]
WARNING: [Synth 8-7137] Register push_reg in module if_module has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/if_module.sv:73]
WARNING: [Synth 8-7137] Register pop_reg in module if_module has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/if_module.sv:74]
INFO: [Synth 8-6155] done synthesizing module 'if_module' (3#1) [C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/if_module.sv:24]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2669.797 ; gain = 0.000
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Jun  7 15:29:42 2024
| Host         : coe-loan-008 running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+---------+--------------+----------+
| Rule ID | # Violations | # Waived |
+---------+--------------+----------+


INFO: [Synth 37-85] Total of 0 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2669.797 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
13 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2669.797 ; gain = 0.000
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: if_module
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2669.797 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'if_module' [C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/if_module.sv:24]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_program' [C:/Users/coe_user/Documents/ECE574_Local/homework/final/.Xil/Vivado-18568-coe-loan-008/realtime/blk_mem_program_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_program' (0#1) [C:/Users/coe_user/Documents/ECE574_Local/homework/final/.Xil/Vivado-18568-coe-loan-008/realtime/blk_mem_program_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'pc_stack' [C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/pc_stack_module.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'pc_stack' (0#1) [C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/pc_stack_module.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'if_module' (0#1) [C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/if_module.sv:24]
WARNING: [Synth 8-7137] Register stack_reg in module pc_stack has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code 
WARNING: [Synth 8-4767] Trying to implement RAM 'stack_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM is sensitive to asynchronous reset signal. this RTL style is not supported. 
RAM "stack_reg" dissolved into registers
WARNING: [Synth 8-7137] Register push_reg in module if_module has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/if_module.sv:73]
WARNING: [Synth 8-7137] Register pop_reg in module if_module has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/new/if_module.sv:74]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2669.797 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2669.797 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2669.797 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.gen/sources_1/ip/blk_mem_program/blk_mem_program.dcp' for cell 'prog_mem'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2669.797 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2669.797 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2669.797 ; gain = 0.000
14 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 2669.797 ; gain = 0.000
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property CONFIG.Enable_A {Always_Enabled} [get_ips blk_mem_program]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_if_module.sv:]
generate_target all [get_files  C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/ip/blk_mem_program/blk_mem_program.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_program'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_program'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_program'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_program'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_program'...
ERROR: [Common 17-180] Spawn failed: No error
catch { config_ip_cache -export [get_ips -all blk_mem_program] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: blk_mem_program
export_ip_user_files -of_objects [get_files C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/ip/blk_mem_program/blk_mem_program.xci] -no_script -sync -force -quiet
launch_runs blk_mem_program_synth_1 -jobs 2
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: blk_mem_program
[Fri Jun  7 15:40:16 2024] Launched blk_mem_program_synth_1...
Run output will be captured here: C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.runs/blk_mem_program_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.srcs/sources_1/ip/blk_mem_program/blk_mem_program.xci] -directory C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.ip_user_files -ipstatic_source_dir C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.cache/compile_simlib/modelsim} {questa=C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.cache/compile_simlib/questa} {riviera=C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.cache/compile_simlib/riviera} {activehdl=C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sources_1\new\if_module.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\coe_user\Documents\ECE574_Local\homework\final\FinalProject.srcs\sim_1\new\tb_if_module.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_if_module'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.sim/sim_1/behav/xsim/simulate.log"
reset_run blk_mem_program_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/coe_user/Documents/ECE574_Local/homework/final/FinalProject.runs/blk_mem_program_synth_1

exit
INFO: [Common 17-206] Exiting Vivado at Fri Jun  7 15:41:29 2024...
