{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1609217144649 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FloatingPointSQRT EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"FloatingPointSQRT\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1609217144856 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1609217144919 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1609217144919 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1609217150614 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1609217150854 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1609217158076 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1609217158076 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1609217158076 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/" { { 0 { 0 ""} 0 10848 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1609217158709 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/" { { 0 { 0 ""} 0 10849 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1609217158709 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/" { { 0 { 0 ""} 0 10850 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1609217158709 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1609217158709 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "66 66 " "No exact pin location assignment(s) for 66 pins of 66 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_o\[0\] " "Pin data_o\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_o[0] } } } { "../FP_SquareRoot_ModelSim/FP_SQRT.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/FP_SQRT.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_o[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1609217161125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_o\[1\] " "Pin data_o\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_o[1] } } } { "../FP_SquareRoot_ModelSim/FP_SQRT.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/FP_SQRT.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_o[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1609217161125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_o\[2\] " "Pin data_o\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_o[2] } } } { "../FP_SquareRoot_ModelSim/FP_SQRT.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/FP_SQRT.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_o[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1609217161125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_o\[3\] " "Pin data_o\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_o[3] } } } { "../FP_SquareRoot_ModelSim/FP_SQRT.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/FP_SQRT.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_o[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1609217161125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_o\[4\] " "Pin data_o\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_o[4] } } } { "../FP_SquareRoot_ModelSim/FP_SQRT.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/FP_SQRT.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_o[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1609217161125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_o\[5\] " "Pin data_o\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_o[5] } } } { "../FP_SquareRoot_ModelSim/FP_SQRT.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/FP_SQRT.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_o[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1609217161125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_o\[6\] " "Pin data_o\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_o[6] } } } { "../FP_SquareRoot_ModelSim/FP_SQRT.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/FP_SQRT.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_o[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1609217161125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_o\[7\] " "Pin data_o\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_o[7] } } } { "../FP_SquareRoot_ModelSim/FP_SQRT.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/FP_SQRT.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_o[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1609217161125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_o\[8\] " "Pin data_o\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_o[8] } } } { "../FP_SquareRoot_ModelSim/FP_SQRT.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/FP_SQRT.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_o[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1609217161125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_o\[9\] " "Pin data_o\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_o[9] } } } { "../FP_SquareRoot_ModelSim/FP_SQRT.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/FP_SQRT.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_o[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1609217161125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_o\[10\] " "Pin data_o\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_o[10] } } } { "../FP_SquareRoot_ModelSim/FP_SQRT.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/FP_SQRT.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_o[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1609217161125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_o\[11\] " "Pin data_o\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_o[11] } } } { "../FP_SquareRoot_ModelSim/FP_SQRT.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/FP_SQRT.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_o[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1609217161125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_o\[12\] " "Pin data_o\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_o[12] } } } { "../FP_SquareRoot_ModelSim/FP_SQRT.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/FP_SQRT.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_o[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1609217161125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_o\[13\] " "Pin data_o\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_o[13] } } } { "../FP_SquareRoot_ModelSim/FP_SQRT.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/FP_SQRT.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_o[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1609217161125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_o\[14\] " "Pin data_o\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_o[14] } } } { "../FP_SquareRoot_ModelSim/FP_SQRT.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/FP_SQRT.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_o[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1609217161125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_o\[15\] " "Pin data_o\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_o[15] } } } { "../FP_SquareRoot_ModelSim/FP_SQRT.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/FP_SQRT.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_o[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1609217161125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_o\[16\] " "Pin data_o\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_o[16] } } } { "../FP_SquareRoot_ModelSim/FP_SQRT.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/FP_SQRT.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_o[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1609217161125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_o\[17\] " "Pin data_o\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_o[17] } } } { "../FP_SquareRoot_ModelSim/FP_SQRT.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/FP_SQRT.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_o[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1609217161125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_o\[18\] " "Pin data_o\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_o[18] } } } { "../FP_SquareRoot_ModelSim/FP_SQRT.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/FP_SQRT.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_o[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1609217161125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_o\[19\] " "Pin data_o\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_o[19] } } } { "../FP_SquareRoot_ModelSim/FP_SQRT.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/FP_SQRT.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_o[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1609217161125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_o\[20\] " "Pin data_o\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_o[20] } } } { "../FP_SquareRoot_ModelSim/FP_SQRT.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/FP_SQRT.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_o[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1609217161125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_o\[21\] " "Pin data_o\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_o[21] } } } { "../FP_SquareRoot_ModelSim/FP_SQRT.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/FP_SQRT.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_o[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1609217161125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_o\[22\] " "Pin data_o\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_o[22] } } } { "../FP_SquareRoot_ModelSim/FP_SQRT.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/FP_SQRT.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_o[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1609217161125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_o\[23\] " "Pin data_o\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_o[23] } } } { "../FP_SquareRoot_ModelSim/FP_SQRT.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/FP_SQRT.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_o[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1609217161125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_o\[24\] " "Pin data_o\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_o[24] } } } { "../FP_SquareRoot_ModelSim/FP_SQRT.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/FP_SQRT.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_o[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1609217161125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_o\[25\] " "Pin data_o\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_o[25] } } } { "../FP_SquareRoot_ModelSim/FP_SQRT.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/FP_SQRT.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_o[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1609217161125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_o\[26\] " "Pin data_o\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_o[26] } } } { "../FP_SquareRoot_ModelSim/FP_SQRT.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/FP_SQRT.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_o[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1609217161125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_o\[27\] " "Pin data_o\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_o[27] } } } { "../FP_SquareRoot_ModelSim/FP_SQRT.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/FP_SQRT.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_o[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1609217161125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_o\[28\] " "Pin data_o\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_o[28] } } } { "../FP_SquareRoot_ModelSim/FP_SQRT.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/FP_SQRT.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_o[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1609217161125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_o\[29\] " "Pin data_o\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_o[29] } } } { "../FP_SquareRoot_ModelSim/FP_SQRT.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/FP_SQRT.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_o[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1609217161125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_o\[30\] " "Pin data_o\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_o[30] } } } { "../FP_SquareRoot_ModelSim/FP_SQRT.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/FP_SQRT.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_o[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1609217161125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_o\[31\] " "Pin data_o\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_o[31] } } } { "../FP_SquareRoot_ModelSim/FP_SQRT.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/FP_SQRT.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_o[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1609217161125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_i\[31\] " "Pin data_i\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_i[31] } } } { "../FP_SquareRoot_ModelSim/FP_SQRT.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/FP_SQRT.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_i[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1609217161125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "../FP_SquareRoot_ModelSim/FP_SQRT.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/FP_SQRT.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1609217161125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "start " "Pin start not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { start } } } { "../FP_SquareRoot_ModelSim/FP_SQRT.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/FP_SQRT.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { start } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1609217161125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_i\[30\] " "Pin data_i\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_i[30] } } } { "../FP_SquareRoot_ModelSim/FP_SQRT.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/FP_SQRT.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_i[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1609217161125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_i\[29\] " "Pin data_i\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_i[29] } } } { "../FP_SquareRoot_ModelSim/FP_SQRT.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/FP_SQRT.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_i[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1609217161125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_i\[28\] " "Pin data_i\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_i[28] } } } { "../FP_SquareRoot_ModelSim/FP_SQRT.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/FP_SQRT.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_i[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1609217161125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_i\[27\] " "Pin data_i\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_i[27] } } } { "../FP_SquareRoot_ModelSim/FP_SQRT.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/FP_SQRT.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_i[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1609217161125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_i\[26\] " "Pin data_i\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_i[26] } } } { "../FP_SquareRoot_ModelSim/FP_SQRT.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/FP_SQRT.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_i[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1609217161125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_i\[25\] " "Pin data_i\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_i[25] } } } { "../FP_SquareRoot_ModelSim/FP_SQRT.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/FP_SQRT.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_i[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1609217161125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_i\[24\] " "Pin data_i\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_i[24] } } } { "../FP_SquareRoot_ModelSim/FP_SQRT.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/FP_SQRT.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_i[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1609217161125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_i\[23\] " "Pin data_i\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_i[23] } } } { "../FP_SquareRoot_ModelSim/FP_SQRT.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/FP_SQRT.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_i[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1609217161125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_i\[1\] " "Pin data_i\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_i[1] } } } { "../FP_SquareRoot_ModelSim/FP_SQRT.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/FP_SQRT.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_i[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1609217161125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_i\[20\] " "Pin data_i\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_i[20] } } } { "../FP_SquareRoot_ModelSim/FP_SQRT.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/FP_SQRT.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_i[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1609217161125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_i\[19\] " "Pin data_i\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_i[19] } } } { "../FP_SquareRoot_ModelSim/FP_SQRT.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/FP_SQRT.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_i[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1609217161125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_i\[18\] " "Pin data_i\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_i[18] } } } { "../FP_SquareRoot_ModelSim/FP_SQRT.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/FP_SQRT.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_i[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1609217161125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_i\[17\] " "Pin data_i\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_i[17] } } } { "../FP_SquareRoot_ModelSim/FP_SQRT.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/FP_SQRT.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_i[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1609217161125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_i\[22\] " "Pin data_i\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_i[22] } } } { "../FP_SquareRoot_ModelSim/FP_SQRT.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/FP_SQRT.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_i[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1609217161125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_i\[21\] " "Pin data_i\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_i[21] } } } { "../FP_SquareRoot_ModelSim/FP_SQRT.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/FP_SQRT.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_i[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1609217161125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_i\[8\] " "Pin data_i\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_i[8] } } } { "../FP_SquareRoot_ModelSim/FP_SQRT.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/FP_SQRT.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_i[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1609217161125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_i\[7\] " "Pin data_i\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_i[7] } } } { "../FP_SquareRoot_ModelSim/FP_SQRT.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/FP_SQRT.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_i[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1609217161125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_i\[6\] " "Pin data_i\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_i[6] } } } { "../FP_SquareRoot_ModelSim/FP_SQRT.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/FP_SQRT.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_i[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1609217161125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_i\[5\] " "Pin data_i\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_i[5] } } } { "../FP_SquareRoot_ModelSim/FP_SQRT.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/FP_SQRT.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_i[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1609217161125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_i\[4\] " "Pin data_i\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_i[4] } } } { "../FP_SquareRoot_ModelSim/FP_SQRT.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/FP_SQRT.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_i[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1609217161125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_i\[3\] " "Pin data_i\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_i[3] } } } { "../FP_SquareRoot_ModelSim/FP_SQRT.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/FP_SQRT.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_i[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1609217161125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_i\[2\] " "Pin data_i\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_i[2] } } } { "../FP_SquareRoot_ModelSim/FP_SQRT.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/FP_SQRT.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_i[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1609217161125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_i\[16\] " "Pin data_i\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_i[16] } } } { "../FP_SquareRoot_ModelSim/FP_SQRT.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/FP_SQRT.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_i[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1609217161125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_i\[15\] " "Pin data_i\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_i[15] } } } { "../FP_SquareRoot_ModelSim/FP_SQRT.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/FP_SQRT.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_i[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1609217161125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_i\[14\] " "Pin data_i\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_i[14] } } } { "../FP_SquareRoot_ModelSim/FP_SQRT.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/FP_SQRT.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_i[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1609217161125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_i\[13\] " "Pin data_i\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_i[13] } } } { "../FP_SquareRoot_ModelSim/FP_SQRT.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/FP_SQRT.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_i[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1609217161125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_i\[12\] " "Pin data_i\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_i[12] } } } { "../FP_SquareRoot_ModelSim/FP_SQRT.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/FP_SQRT.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_i[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1609217161125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_i\[11\] " "Pin data_i\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_i[11] } } } { "../FP_SquareRoot_ModelSim/FP_SQRT.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/FP_SQRT.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_i[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1609217161125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_i\[10\] " "Pin data_i\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_i[10] } } } { "../FP_SquareRoot_ModelSim/FP_SQRT.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/FP_SQRT.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_i[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1609217161125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_i\[9\] " "Pin data_i\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_i[9] } } } { "../FP_SquareRoot_ModelSim/FP_SQRT.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/FP_SQRT.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_i[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1609217161125 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_i\[0\] " "Pin data_i\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data_i[0] } } } { "../FP_SquareRoot_ModelSim/FP_SQRT.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/FP_SQRT.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_i[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1609217161125 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1609217161125 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FloatingPointSQRT.sdc " "Synopsys Design Constraints File file not found: 'FloatingPointSQRT.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1609217164613 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1609217164614 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1609217164781 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1609217166391 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "../FP_SquareRoot_ModelSim/FP_SQRT.v" "" { Text "C:/GitHub/Verilog-Assignments/FP_SquareRoot_ModelSim/FP_SQRT.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1609217166391 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1609217169625 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1609217169632 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1609217169633 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1609217169645 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1609217169663 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1609217169694 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1609217169697 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1609217169725 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1609217169725 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "65 unused 3.3V 33 32 0 " "Number of I/O pins in group: 65 (unused VREF, 3.3V VCCIO, 33 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1609217169802 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1609217169802 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1609217169802 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 63 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1609217169811 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1609217169811 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1609217169811 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1609217169811 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1609217169811 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1609217169811 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1609217169811 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1609217169811 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1609217169811 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1609217169811 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1609217170396 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1609217179982 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:15 " "Fitter placement preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1609217195039 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1609217195406 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1609217270807 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:15 " "Fitter placement operations ending: elapsed time is 00:01:15" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1609217270807 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1609217273272 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "46 X33_Y12 X43_Y23 " "Router estimated peak interconnect usage is 46% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } { { "loc" "" { Generic "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/" { { 1 { 0 "Router estimated peak interconnect usage is 46% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 46% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} 33 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1609217308335 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1609217308335 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:02:32 " "Fitter routing operations ending: elapsed time is 00:02:32" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1609217427323 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1609217427332 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1609217427332 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "17.61 " "Total time spent on timing analysis during the Fitter is 17.61 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1609217428094 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1609217428194 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "32 " "Found 32 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_o\[0\] 0 " "Pin \"data_o\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1609217428726 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_o\[1\] 0 " "Pin \"data_o\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1609217428726 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_o\[2\] 0 " "Pin \"data_o\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1609217428726 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_o\[3\] 0 " "Pin \"data_o\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1609217428726 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_o\[4\] 0 " "Pin \"data_o\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1609217428726 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_o\[5\] 0 " "Pin \"data_o\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1609217428726 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_o\[6\] 0 " "Pin \"data_o\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1609217428726 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_o\[7\] 0 " "Pin \"data_o\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1609217428726 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_o\[8\] 0 " "Pin \"data_o\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1609217428726 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_o\[9\] 0 " "Pin \"data_o\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1609217428726 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_o\[10\] 0 " "Pin \"data_o\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1609217428726 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_o\[11\] 0 " "Pin \"data_o\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1609217428726 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_o\[12\] 0 " "Pin \"data_o\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1609217428726 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_o\[13\] 0 " "Pin \"data_o\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1609217428726 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_o\[14\] 0 " "Pin \"data_o\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1609217428726 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_o\[15\] 0 " "Pin \"data_o\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1609217428726 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_o\[16\] 0 " "Pin \"data_o\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1609217428726 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_o\[17\] 0 " "Pin \"data_o\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1609217428726 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_o\[18\] 0 " "Pin \"data_o\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1609217428726 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_o\[19\] 0 " "Pin \"data_o\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1609217428726 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_o\[20\] 0 " "Pin \"data_o\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1609217428726 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_o\[21\] 0 " "Pin \"data_o\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1609217428726 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_o\[22\] 0 " "Pin \"data_o\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1609217428726 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_o\[23\] 0 " "Pin \"data_o\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1609217428726 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_o\[24\] 0 " "Pin \"data_o\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1609217428726 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_o\[25\] 0 " "Pin \"data_o\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1609217428726 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_o\[26\] 0 " "Pin \"data_o\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1609217428726 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_o\[27\] 0 " "Pin \"data_o\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1609217428726 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_o\[28\] 0 " "Pin \"data_o\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1609217428726 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_o\[29\] 0 " "Pin \"data_o\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1609217428726 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_o\[30\] 0 " "Pin \"data_o\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1609217428726 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_o\[31\] 0 " "Pin \"data_o\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1609217428726 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1609217428726 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1609217434331 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1609217435256 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1609217440868 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:14 " "Fitter post-fit operations ending: elapsed time is 00:00:14" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1609217442036 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1609217443206 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/GitHub/Verilog-Assignments/FloatingPointSQRT/output_files/FloatingPointSQRT.fit.smsg " "Generated suppressed messages file C:/GitHub/Verilog-Assignments/FloatingPointSQRT/output_files/FloatingPointSQRT.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1609217444994 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4880 " "Peak virtual memory: 4880 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1609217452002 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 29 11:50:52 2020 " "Processing ended: Tue Dec 29 11:50:52 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1609217452002 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:21 " "Elapsed time: 00:05:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1609217452002 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:02 " "Total CPU time (on all processors): 00:04:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1609217452002 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1609217452002 ""}
