{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714906272321 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Symbol File Quartus Prime " "Running Quartus Prime Create Symbol File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714906272321 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 05 22:51:12 2024 " "Processing started: Sun May 05 22:51:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714906272321 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1714906272321 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RECOP -c RECOP --generate_symbol=\"C:/Users/shaar/Downloads/ASSIGNMENT1/Selected VHDL source design files/instruction_reg.vhd\" " "Command: quartus_map --read_settings_files=on --write_settings_files=off RECOP -c RECOP --generate_symbol=\"C:/Users/shaar/Downloads/ASSIGNMENT1/Selected VHDL source design files/instruction_reg.vhd\"" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1714906272321 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "reg_write instruction_reg.vhd(46) " "VHDL error at instruction_reg.vhd(46): object \"reg_write\" is used but not declared" {  } { { "selected vhdl source design files/instruction_reg.vhd" "" { Text "C:/Users/shaar/Downloads/ASSIGNMENT1/selected vhdl source design files/instruction_reg.vhd" 46 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Design Software" 0 -1 1714906273292 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "rst instruction_reg.vhd(47) " "VHDL error at instruction_reg.vhd(47): object \"rst\" is used but not declared" {  } { { "selected vhdl source design files/instruction_reg.vhd" "" { Text "C:/Users/shaar/Downloads/ASSIGNMENT1/selected vhdl source design files/instruction_reg.vhd" 47 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Design Software" 0 -1 1714906273292 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Create Symbol File 2 s 0 s Quartus Prime " "Quartus Prime Create Symbol File was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4731 " "Peak virtual memory: 4731 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714906273325 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun May 05 22:51:13 2024 " "Processing ended: Sun May 05 22:51:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714906273325 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714906273325 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714906273325 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1714906273325 ""}
