# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../iumul32_pac.vhd" \
"../../../../../../iumul32reg.vhd" \
"../../../../../vhd/iumul32reg_test.vhd" \

# Do not sort compile order
nosort
