\doxysection{Mem\+Sys\+Ctl\+\_\+\+Type Struct Reference}
\hypertarget{struct_mem_sys_ctl___type}{}\label{struct_mem_sys_ctl___type}\index{MemSysCtl\_Type@{MemSysCtl\_Type}}


Structure type to access the Memory System Control Registers (MEMSYSCTL).  




{\ttfamily \#include $<$core\+\_\+cm55.\+h$>$}

\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{_face___access__inferencing_2src_2edge-impulse-sdk_2_c_m_s_i_s_2_core_2_include_2core__cm85_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga50aeeb7a0f2336e55daf3c017e887308}{MSCR}}
\item 
\mbox{\hyperlink{_face___access__inferencing_2src_2edge-impulse-sdk_2_c_m_s_i_s_2_core_2_include_2core__cm85_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gab7bf577222fbef207e960e2e213ec234}{PFCR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaa0bba78d15cb5ea6ab5a2b40d126d550}{RESERVED1}} \mbox{[}2U\mbox{]}
\item 
\mbox{\hyperlink{_face___access__inferencing_2src_2edge-impulse-sdk_2_c_m_s_i_s_2_core_2_include_2core__cm85_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gae1f50eb38c18dbc2e6d6d6f7783cf979}{ITCMCR}}
\item 
\mbox{\hyperlink{_face___access__inferencing_2src_2edge-impulse-sdk_2_c_m_s_i_s_2_core_2_include_2core__cm85_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga4feffb03890e7723fbb40471d90e7b4d}{DTCMCR}}
\item 
\mbox{\hyperlink{_face___access__inferencing_2src_2edge-impulse-sdk_2_c_m_s_i_s_2_core_2_include_2core__cm85_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga919d0064a3c2b7d07e862718361dfa8f}{PAHBCR}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gad821747c67eb38b4ea25d6633f6a7e54}{RESERVED2}} \mbox{[}313U\mbox{]}
\item 
\mbox{\hyperlink{_face___access__inferencing_2src_2edge-impulse-sdk_2_c_m_s_i_s_2_core_2_include_2core__cm85_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gafabc6e56c002042e5a8b22ab3be84a81}{ITGU\+\_\+\+CTRL}}
\item 
\mbox{\hyperlink{_face___access__inferencing_2src_2edge-impulse-sdk_2_c_m_s_i_s_2_core_2_include_2core__cm85_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga9590da56284ca82afe99cefb4c7c3863}{ITGU\+\_\+\+CFG}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga1daa42746969000c4b9789aafda4d880}{RESERVED3}} \mbox{[}2U\mbox{]}
\item 
\mbox{\hyperlink{_face___access__inferencing_2src_2edge-impulse-sdk_2_c_m_s_i_s_2_core_2_include_2core__cm85_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7bc2ced88877b908b42954837feb91b5}{ITGU\+\_\+\+LUT}} \mbox{[}16U\mbox{]}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga0285293604b23c1390a96e1a5646a5ef}{RESERVED4}} \mbox{[}44U\mbox{]}
\item 
\mbox{\hyperlink{_face___access__inferencing_2src_2edge-impulse-sdk_2_c_m_s_i_s_2_core_2_include_2core__cm85_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga7139dd0ed6154f11b6eeb9136415ea67}{DTGU\+\_\+\+CTRL}}
\item 
\mbox{\hyperlink{_face___access__inferencing_2src_2edge-impulse-sdk_2_c_m_s_i_s_2_core_2_include_2core__cm85_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga660b74908248c874bd58c7df609710ce}{DTGU\+\_\+\+CFG}}
\item 
uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_gaf26158d6664a6e0650d797596f01cd30}{RESERVED5}} \mbox{[}2U\mbox{]}
\item 
\mbox{\hyperlink{_face___access__inferencing_2src_2edge-impulse-sdk_2_c_m_s_i_s_2_core_2_include_2core__cm85_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+IOM}} uint32\+\_\+t \mbox{\hyperlink{group___c_m_s_i_s__core___debug_functions_ga93f7e04eaf7c80bbc855fe15b6068aaf}{DTGU\+\_\+\+LUT}} \mbox{[}16U\mbox{]}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Structure type to access the Memory System Control Registers (MEMSYSCTL). 

The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
Arduino/\+Get\+Started\+With\+Machine\+Learning\+On\+Arduino/tflite-\/micro-\/arduino-\/examples-\/main/src/third\+\_\+party/cmsis/\+CMSIS/\+Core/\+Include/\mbox{\hyperlink{_arduino_2_get_started_with_machine_learning_on_arduino_2tflite-micro-arduino-examples-main_2src7b3fe8ff741f5ef6b6f5280449ede01f}{core\+\_\+cm55.\+h}}\item 
Arduino/\+Get\+Started\+With\+Machine\+Learning\+On\+Arduino/tflite-\/micro-\/arduino-\/examples-\/main/src/third\+\_\+party/cmsis/\+CMSIS/\+Core/\+Include/\mbox{\hyperlink{_arduino_2_get_started_with_machine_learning_on_arduino_2tflite-micro-arduino-examples-main_2srcd6380f98bdbfc774a990e8eca8788130}{core\+\_\+cm85.\+h}}\item 
Face\+\_\+\+Access\+\_\+inferencing/src/edge-\/impulse-\/sdk/\+CMSIS/\+Core/\+Include/\mbox{\hyperlink{_face___access__inferencing_2src_2edge-impulse-sdk_2_c_m_s_i_s_2_core_2_include_2core__cm55_8h}{core\+\_\+cm55.\+h}}\item 
Face\+\_\+\+Access\+\_\+inferencing/src/edge-\/impulse-\/sdk/\+CMSIS/\+Core/\+Include/\mbox{\hyperlink{_face___access__inferencing_2src_2edge-impulse-sdk_2_c_m_s_i_s_2_core_2_include_2core__cm85_8h}{core\+\_\+cm85.\+h}}\end{DoxyCompactItemize}
