###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID pgmicro02)
#  Generated on:      Thu Mar 23 00:08:06 2023
#  Design:            minimips
#  Command:           opt_design -post_cts -drv
###############################################################
Path 1: MET (1.315 ns) Clock Gating Setup Check with Pin U1_pf_RC_CG_HIER_INST1/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U1_pf_RC_CG_HIER_INST1/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U1_pf_RC_CG_HIER_INST1/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.727             -0.767
      Net Latency:+          0.584 (P)          0.904 (P)
          Arrival:=          9.857              5.137
 
Clock Gating Setup:-         0.000
    Required Time:=          9.857
     Launch Clock:-          5.137
        Data Path:-          3.404
            Slack:=          1.315
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                              (ns)    (ns)   Given     (ns)  
#                                                                                                                To           
#                                                                                                             Start           
#                                                                                                             Point           
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock  F     (arrival)       1  0.003   0.004       -    4.237  
  clock                                                -      -      -     (net)           1      -       -       -        -  
  clock__L1_I0/Q                                       -      A->Q   R     INX16           1  0.009   0.163       -    4.400  
  clock__L1_N0                                         -      -      -     (net)           1      -       -       -        -  
  clock__L2_I0/Q                                       -      A->Q   F     INX8            3  0.061   0.068       -    4.467  
  clock__L2_N0                                         -      -      -     (net)           3      -       -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                          -      A->Q   F     BUX16          18  0.085   0.110       -    4.578  
  CTS_37                                               -      -      -     (net)          18      -       -       -        -  
  U1_pf_RC_CG_HIER_INST1/CTS_csf_BUF_clock_G0_L2_18/Q  -      A->Q   F     BUX4            1  0.068   0.084       -    4.662  
  U1_pf_RC_CG_HIER_INST1/CTS_11                        -      -      -     (net)           1      -       -       -        -  
  U1_pf_RC_CG_HIER_INST1/CTS_csf_BUF_clock_G0_L3_15/Q  -      A->Q   F     BUX1            1  0.036   0.126       -    4.789  
  U1_pf_RC_CG_HIER_INST1/CTS_10                        -      -      -     (net)           1      -       -       -        -  
  U1_pf_RC_CG_HIER_INST1/CTS_10__L1_I0/Q               -      A->Q   R     INX2            1  0.091   0.052       -    4.840  
  U1_pf_RC_CG_HIER_INST1/CTS_10__L1_N0                 -      -      -     (net)           1      -       -       -        -  
  U1_pf_RC_CG_HIER_INST1/CTS_10__L2_I0/Q               -      A->Q   F     INX2            2  0.058   0.036       -    4.876  
  U1_pf_RC_CG_HIER_INST1/CTS_10__L2_N0                 -      -      -     (net)           2      -       -       -        -  
  U1_pf_RC_CG_HIER_INST1/CTS_cdb_BUF_clock_G0_L4_25/Q  -      A->Q   F     BUX0            1  0.040   0.146       -    5.022  
  U1_pf_RC_CG_HIER_INST1/CTS_9                         -      -      -     (net)           1      -       -       -        -  
  U1_pf_RC_CG_HIER_INST1/CTS_ccd_BUF_clock_G0_L5_16/Q  -      A->Q   F     BUX1            1  0.100   0.115       -    5.137  
  U1_pf_RC_CG_HIER_INST1/CTS_8                         -      -      -     (net)           1      -       -       -        -  
  U1_pf_RC_CG_HIER_INST1/enl_reg/Q                     -      D->Q   F     DLLQX1          1  0.053   0.286   3.118    8.541  
  U1_pf_RC_CG_HIER_INST1/enl                           -      -      -     (net)           1      -       -       -        -  
  U1_pf_RC_CG_HIER_INST1/g12/B                         -      B      F     AND2X2          1  0.105   0.000       -    8.541  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                              (ns)    (ns)  Given     (ns)  
#                                                                                                               To           
#                                                                                                            Start           
#                                                                                                            Point           
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock  R     (arrival)       1  0.003   0.004      -    9.277  
  clock                                                -      -      -     (net)           1      -       -      -        -  
  clock__L1_I0/Q                                       -      A->Q   F     INX16           1  0.009   0.141      -    9.418  
  clock__L1_N0                                         -      -      -     (net)           1      -       -      -        -  
  clock__L2_I0/Q                                       -      A->Q   R     INX8            3  0.057   0.070      -    9.488  
  clock__L2_N0                                         -      -      -     (net)           3      -       -      -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                          -      A->Q   R     BUX16          18  0.095   0.099      -    9.588  
  CTS_37                                               -      -      -     (net)          18      -       -      -        -  
  U1_pf_RC_CG_HIER_INST1/CTS_csf_BUF_clock_G0_L2_18/Q  -      A->Q   R     BUX4            1  0.073   0.074      -    9.662  
  U1_pf_RC_CG_HIER_INST1/CTS_11                        -      -      -     (net)           1      -       -      -        -  
  U1_pf_RC_CG_HIER_INST1/CTS_csf_BUF_clock_G0_L3_15/Q  -      A->Q   R     BUX1            1  0.039   0.110      -    9.772  
  U1_pf_RC_CG_HIER_INST1/CTS_10                        -      -      -     (net)           1      -       -      -        -  
  U1_pf_RC_CG_HIER_INST1/CTS_10__L1_I0/Q               -      A->Q   F     INX2            1  0.099   0.047      -    9.819  
  U1_pf_RC_CG_HIER_INST1/CTS_10__L1_N0                 -      -      -     (net)           1      -       -      -        -  
  U1_pf_RC_CG_HIER_INST1/CTS_10__L2_I0/Q               -      A->Q   R     INX2            2  0.051   0.037      -    9.857  
  U1_pf_RC_CG_HIER_INST1/CTS_10__L2_N0                 -      -      -     (net)           2      -       -      -        -  
  U1_pf_RC_CG_HIER_INST1/g12/A                         -      A      R     AND2X2          2  0.046   0.000      -    9.857  
#--------------------------------------------------------------------------------------------------------------------------
Path 2: MET (1.546 ns) Clock Gating Setup Check with Pin U2_ei_RC_CG_HIER_INST3/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U2_ei_RC_CG_HIER_INST3/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U2_ei_RC_CG_HIER_INST3/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.727             -0.767
      Net Latency:+          0.495 (P)          0.941 (P)
          Arrival:=          9.767              5.174
 
Clock Gating Setup:-         0.000
    Required Time:=          9.767
     Launch Clock:-          5.174
        Data Path:-          3.047
            Slack:=          1.546
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                              (ns)    (ns)   Given     (ns)  
#                                                                                                                To           
#                                                                                                             Start           
#                                                                                                             Point           
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock  F     (arrival)       1  0.003   0.004       -    4.237  
  clock                                                -      -      -     (net)           1      -       -       -        -  
  clock__L1_I0/Q                                       -      A->Q   R     INX16           1  0.009   0.163       -    4.400  
  clock__L1_N0                                         -      -      -     (net)           1      -       -       -        -  
  clock__L2_I0/Q                                       -      A->Q   F     INX8            3  0.061   0.068       -    4.467  
  clock__L2_N0                                         -      -      -     (net)           3      -       -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                          -      A->Q   F     BUX16          18  0.085   0.108       -    4.576  
  CTS_37                                               -      -      -     (net)          18      -       -       -        -  
  U2_ei_RC_CG_HIER_INST3/CTS_cdb_BUF_clock_G0_L2_16/Q  -      A->Q   F     BUX2            1  0.067   0.104       -    4.679  
  U2_ei_RC_CG_HIER_INST3/CTS_13                        -      -      -     (net)           1      -       -       -        -  
  U2_ei_RC_CG_HIER_INST3/CTS_csf_BUF_clock_G0_L3_13/Q  -      A->Q   F     BUX2            2  0.057   0.100       -    4.779  
  U2_ei_RC_CG_HIER_INST3/CTS_12                        -      -      -     (net)           2      -       -       -        -  
  U2_ei_RC_CG_HIER_INST3/CTS_cdb_BUF_clock_G0_L4_23/Q  -      A->Q   F     BUX0            1  0.056   0.131       -    4.910  
  U2_ei_RC_CG_HIER_INST3/CTS_11                        -      -      -     (net)           1      -       -       -        -  
  U2_ei_RC_CG_HIER_INST3/CTS_cdb_BUF_clock_G0_L5_12/Q  -      A->Q   F     BUX0            1  0.073   0.148       -    5.058  
  U2_ei_RC_CG_HIER_INST3/CTS_10                        -      -      -     (net)           1      -       -       -        -  
  U2_ei_RC_CG_HIER_INST3/CTS_ccd_BUF_clock_G0_L6_4/Q   -      A->Q   F     BUX1            1  0.090   0.115       -    5.174  
  U2_ei_RC_CG_HIER_INST3/CTS_9                         -      -      -     (net)           1      -       -       -        -  
  U2_ei_RC_CG_HIER_INST3/enl_reg/Q                     -      D->Q   F     DLLQX1          1  0.056   0.279   2.769    8.221  
  U2_ei_RC_CG_HIER_INST3/enl                           -      -      -     (net)           1      -       -       -        -  
  U2_ei_RC_CG_HIER_INST3/g12/B                         -      B      F     AND2X2          1  0.099   0.000       -    8.221  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                              (ns)    (ns)  Given     (ns)  
#                                                                                                               To           
#                                                                                                            Start           
#                                                                                                            Point           
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock  R     (arrival)       1  0.003   0.004      -    9.277  
  clock                                                -      -      -     (net)           1      -       -      -        -  
  clock__L1_I0/Q                                       -      A->Q   F     INX16           1  0.009   0.141      -    9.418  
  clock__L1_N0                                         -      -      -     (net)           1      -       -      -        -  
  clock__L2_I0/Q                                       -      A->Q   R     INX8            3  0.057   0.070      -    9.488  
  clock__L2_N0                                         -      -      -     (net)           3      -       -      -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                          -      A->Q   R     BUX16          18  0.095   0.097      -    9.586  
  CTS_37                                               -      -      -     (net)          18      -       -      -        -  
  U2_ei_RC_CG_HIER_INST3/CTS_cdb_BUF_clock_G0_L2_16/Q  -      A->Q   R     BUX2            1  0.073   0.093      -    9.678  
  U2_ei_RC_CG_HIER_INST3/CTS_13                        -      -      -     (net)           1      -       -      -        -  
  U2_ei_RC_CG_HIER_INST3/CTS_csf_BUF_clock_G0_L3_13/Q  -      A->Q   R     BUX2            2  0.061   0.089      -    9.767  
  U2_ei_RC_CG_HIER_INST3/CTS_12                        -      -      -     (net)           2      -       -      -        -  
  U2_ei_RC_CG_HIER_INST3/g12/A                         -      A      R     AND2X2          2  0.060   0.001      -    9.767  
#--------------------------------------------------------------------------------------------------------------------------
Path 3: MET (1.723 ns) Clock Gating Setup Check with Pin U2_ei_RC_CG_HIER_INST2/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U2_ei_RC_CG_HIER_INST2/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U2_ei_RC_CG_HIER_INST2/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.727             -0.767
      Net Latency:+          0.604 (P)          0.919 (P)
          Arrival:=          9.877              5.152
 
Clock Gating Setup:-         0.000
    Required Time:=          9.877
     Launch Clock:-          5.152
        Data Path:-          3.003
            Slack:=          1.723
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay    Time  Arrival  
#                                                                                              (ns)    (ns)   Given     (ns)  
#                                                                                                                To           
#                                                                                                             Start           
#                                                                                                             Point           
#---------------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock  F     (arrival)       1  0.003   0.004       -    4.237  
  clock                                                -      -      -     (net)           1      -       -       -        -  
  clock__L1_I0/Q                                       -      A->Q   R     INX16           1  0.009   0.163       -    4.400  
  clock__L1_N0                                         -      -      -     (net)           1      -       -       -        -  
  clock__L2_I0/Q                                       -      A->Q   F     INX8            3  0.061   0.068       -    4.467  
  clock__L2_N0                                         -      -      -     (net)           3      -       -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                          -      A->Q   F     BUX16          18  0.085   0.110       -    4.577  
  CTS_37                                               -      -      -     (net)          18      -       -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_cdb_BUF_clock_G0_L2_17/Q  -      A->Q   F     BUX2            1  0.068   0.113       -    4.690  
  U2_ei_RC_CG_HIER_INST2/CTS_11                        -      -      -     (net)           1      -       -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_csf_BUF_clock_G0_L3_14/Q  -      A->Q   F     BUX1            1  0.070   0.122       -    4.812  
  U2_ei_RC_CG_HIER_INST2/CTS_10                        -      -      -     (net)           1      -       -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_10__L1_I0/Q               -      A->Q   R     INX2            1  0.072   0.051       -    4.863  
  U2_ei_RC_CG_HIER_INST2/CTS_10__L1_N0                 -      -      -     (net)           1      -       -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_10__L2_I0/Q               -      A->Q   F     INX3            2  0.062   0.039       -    4.902  
  U2_ei_RC_CG_HIER_INST2/CTS_10__L2_N0                 -      -      -     (net)           2      -       -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_cdb_BUF_clock_G0_L4_24/Q  -      A->Q   F     BUX0            1  0.044   0.152       -    5.054  
  U2_ei_RC_CG_HIER_INST2/CTS_9                         -      -      -     (net)           1      -       -       -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_ccd_BUF_clock_G0_L5_14/Q  -      A->Q   F     BUX2            1  0.106   0.098       -    5.152  
  U2_ei_RC_CG_HIER_INST2/CTS_8                         -      -      -     (net)           1      -       -       -        -  
  U2_ei_RC_CG_HIER_INST2/enl_reg/Q                     -      D->Q   F     DLLQX1          1  0.037   0.285   2.718    8.154  
  U2_ei_RC_CG_HIER_INST2/enl                           -      -      -     (net)           1      -       -       -        -  
  U2_ei_RC_CG_HIER_INST2/g12/B                         -      B      F     AND2X4          1  0.106   0.000       -    8.154  
#---------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay   Time  Arrival  
#                                                                                              (ns)    (ns)  Given     (ns)  
#                                                                                                               To           
#                                                                                                            Start           
#                                                                                                            Point           
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock  R     (arrival)       1  0.003   0.004      -    9.277  
  clock                                                -      -      -     (net)           1      -       -      -        -  
  clock__L1_I0/Q                                       -      A->Q   F     INX16           1  0.009   0.141      -    9.418  
  clock__L1_N0                                         -      -      -     (net)           1      -       -      -        -  
  clock__L2_I0/Q                                       -      A->Q   R     INX8            3  0.057   0.070      -    9.488  
  clock__L2_N0                                         -      -      -     (net)           3      -       -      -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                          -      A->Q   R     BUX16          18  0.095   0.099      -    9.587  
  CTS_37                                               -      -      -     (net)          18      -       -      -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_cdb_BUF_clock_G0_L2_17/Q  -      A->Q   R     BUX2            1  0.073   0.102      -    9.689  
  U2_ei_RC_CG_HIER_INST2/CTS_11                        -      -      -     (net)           1      -       -      -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_csf_BUF_clock_G0_L3_14/Q  -      A->Q   R     BUX1            1  0.076   0.104      -    9.793  
  U2_ei_RC_CG_HIER_INST2/CTS_10                        -      -      -     (net)           1      -       -      -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_10__L1_I0/Q               -      A->Q   F     INX2            1  0.077   0.047      -    9.840  
  U2_ei_RC_CG_HIER_INST2/CTS_10__L1_N0                 -      -      -     (net)           1      -       -      -        -  
  U2_ei_RC_CG_HIER_INST2/CTS_10__L2_I0/Q               -      A->Q   R     INX3            2  0.053   0.037      -    9.877  
  U2_ei_RC_CG_HIER_INST2/CTS_10__L2_N0                 -      -      -     (net)           2      -       -      -        -  
  U2_ei_RC_CG_HIER_INST2/g12/A                         -      A      R     AND2X4          2  0.045   0.001      -    9.877  
#--------------------------------------------------------------------------------------------------------------------------
Path 4: MET (3.973 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST15/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST15/enl_reg/GN
            Clock:(F) clock
         Endpoint:(R) U7_banc_RC_CG_HIER_INST15/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.727             -0.767
      Net Latency:+          0.437 (P)          0.973 (P)
          Arrival:=          9.710              5.206
 
Clock Gating Setup:-         0.000
    Required Time:=          9.710
     Launch Clock:-          5.206
        Data Path:-          0.531
            Slack:=          3.973
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock  F     (arrival)       1  0.003   0.004    4.237  
  clock                                                  -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                                         -      A->Q   R     INX16           1  0.009   0.163    4.400  
  clock__L1_N0                                           -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                                         -      A->Q   F     INX8            3  0.061   0.068    4.467  
  clock__L2_N0                                           -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                            -      A->Q   F     BUX16          18  0.085   0.109    4.576  
  CTS_37                                                 -      -      -     (net)          18      -       -        -  
  U7_banc_RC_CG_HIER_INST15/CTS_cdb_BUF_clock_G0_L2_6/Q  -      A->Q   F     BUX1            1  0.067   0.185    4.761  
  U7_banc_RC_CG_HIER_INST15/CTS_10                       -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST15/CTS_cdb_BUF_clock_G0_L3_4/Q  -      A->Q   F     BUX0            1  0.170   0.259    5.020  
  U7_banc_RC_CG_HIER_INST15/CTS_9                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST15/CTS_ccd_BUF_clock_G0_L4_7/Q  -      A->Q   F     BUX2            1  0.221   0.186    5.206  
  U7_banc_RC_CG_HIER_INST15/CTS_8                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST15/enl_reg/Q                    -      GN->Q  R     DLLQX1          1  0.130   0.531    5.737  
  U7_banc_RC_CG_HIER_INST15/enl                          -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST15/g13/B                        -      B      R     AND2X4          1  0.570   0.005    5.737  
#---------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock  R     (arrival)       1  0.003   0.004    9.277  
  clock                                                  -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                                         -      A->Q   F     INX16           1  0.009   0.141    9.418  
  clock__L1_N0                                           -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                                         -      A->Q   R     INX8            3  0.057   0.070    9.488  
  clock__L2_N0                                           -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                            -      A->Q   R     BUX16          18  0.095   0.097    9.586  
  CTS_37                                                 -      -      -     (net)          18      -       -        -  
  U7_banc_RC_CG_HIER_INST15/CTS_cdb_BUF_clock_G0_L2_7/Q  -      A->Q   R     BUX0            1  0.072   0.124    9.710  
  U7_banc_RC_CG_HIER_INST15/CTS_11                       -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST15/g13/A                        -      A      R     AND2X4          1  0.125   0.000    9.710  
#---------------------------------------------------------------------------------------------------------------------
Path 5: MET (4.117 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST17/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST17/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST17/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.727             -0.767
      Net Latency:+          0.444 (P)          0.965 (P)
          Arrival:=          9.717              5.198
 
Clock Gating Setup:-         0.000
    Required Time:=          9.717
     Launch Clock:-          5.198
        Data Path:-          0.402
            Slack:=          4.117
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock  F     (arrival)       1  0.003   0.004    4.237  
  clock                                                  -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                                         -      A->Q   R     INX16           1  0.009   0.163    4.400  
  clock__L1_N0                                           -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                                         -      A->Q   F     INX8            3  0.061   0.068    4.467  
  clock__L2_N0                                           -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                            -      A->Q   F     BUX16          18  0.085   0.111    4.578  
  CTS_37                                                 -      -      -     (net)          18      -       -        -  
  U7_banc_RC_CG_HIER_INST17/CTS_cdb_BUF_clock_G0_L2_3/Q  -      A->Q   F     BUX1            1  0.068   0.160    4.738  
  U7_banc_RC_CG_HIER_INST17/CTS_12                       -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST17/CTS_cdb_BUF_clock_G0_L3_2/Q  -      A->Q   F     BUX0            1  0.131   0.153    4.891  
  U7_banc_RC_CG_HIER_INST17/CTS_11                       -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST17/CTS_cdb_BUF_clock_G0_L4_3/Q  -      A->Q   F     BUX0            1  0.075   0.170    5.061  
  U7_banc_RC_CG_HIER_INST17/CTS_10                       -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST17/CTS_ccd_BUF_clock_G0_L5_2/Q  -      A->Q   F     BUX2            1  0.121   0.137    5.198  
  U7_banc_RC_CG_HIER_INST17/CTS_9                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST17/enl_reg/Q                    -      GN->Q  F     DLLQX1          1  0.087   0.402    5.600  
  U7_banc_RC_CG_HIER_INST17/enl                          -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST17/g13/B                        -      B      F     AND2X4          1  0.204   0.002    5.600  
#---------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock  R     (arrival)       1  0.003   0.004    9.277  
  clock                                                  -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                                         -      A->Q   F     INX16           1  0.009   0.141    9.418  
  clock__L1_N0                                           -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                                         -      A->Q   R     INX8            3  0.057   0.070    9.488  
  clock__L2_N0                                           -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                            -      A->Q   R     BUX16          18  0.095   0.098    9.586  
  CTS_37                                                 -      -      -     (net)          18      -       -        -  
  U7_banc_RC_CG_HIER_INST17/CTS_cdb_BUF_clock_G0_L2_4/Q  -      A->Q   R     BUX0            1  0.072   0.131    9.717  
  U7_banc_RC_CG_HIER_INST17/CTS_13                       -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST17/g13/A                        -      A      R     AND2X4          1  0.137   0.000    9.717  
#---------------------------------------------------------------------------------------------------------------------
Path 6: MET (4.124 ns) Clock Gating Setup Check with Pin U3_di_RC_CG_HIER_INST4/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U3_di_RC_CG_HIER_INST4/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U3_di_RC_CG_HIER_INST4/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.727             -0.767
      Net Latency:+          0.410 (P)          1.008 (P)
          Arrival:=          9.683              5.241
 
Clock Gating Setup:-         0.000
    Required Time:=          9.683
     Launch Clock:-          5.241
        Data Path:-          0.319
            Slack:=          4.124
     Timing Path:

#-------------------------------------------------------------------------------------------------------------------
# Timing Point                                         Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                              (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------------------------
  clock                                                -      clock  F     (arrival)       1  0.003   0.004    4.237  
  clock                                                -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                                       -      A->Q   R     INX16           1  0.009   0.163    4.400  
  clock__L1_N0                                         -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                                       -      A->Q   F     INX8            3  0.061   0.060    4.460  
  clock__L2_N0                                         -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_2/Q                          -      A->Q   F     BUX1            2  0.084   0.137    4.598  
  CTS_47                                               -      -      -     (net)           2      -       -        -  
  CTS_ccd_BUF_clock_G0_L2_19/Q                         -      A->Q   F     BUX2            2  0.090   0.103    4.701  
  CTS_46                                               -      -      -     (net)           2      -       -        -  
  U3_di_RC_CG_HIER_INST4/CTS_cdb_BUF_clock_G0_L3_16/Q  -      A->Q   F     BUX0            1  0.049   0.129    4.830  
  U3_di_RC_CG_HIER_INST4/CTS_8                         -      -      -     (net)           1      -       -        -  
  U3_di_RC_CG_HIER_INST4/CTS_cdb_BUF_clock_G0_L4_28/Q  -      A->Q   F     BUX0            1  0.073   0.215    5.045  
  U3_di_RC_CG_HIER_INST4/CTS_7                         -      -      -     (net)           1      -       -        -  
  U3_di_RC_CG_HIER_INST4/CTS_ccd_BUF_clock_G0_L5_19/Q  -      A->Q   F     BUX0            1  0.192   0.196    5.241  
  U3_di_RC_CG_HIER_INST4/CTS_6                         -      -      -     (net)           1      -       -        -  
  U3_di_RC_CG_HIER_INST4/enl_reg/Q                     -      GN->Q  F     DLLQX1          1  0.112   0.319    5.559  
  U3_di_RC_CG_HIER_INST4/enl                           -      -      -     (net)           1      -       -        -  
  U3_di_RC_CG_HIER_INST4/g12/B                         -      B      F     AND2X2          1  0.105   0.000    5.559  
#-------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------
# Timing Point                  Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                       (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------
  clock                         -      clock  R     (arrival)       1  0.003   0.004    9.277  
  clock                         -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                -      A->Q   F     INX16           1  0.009   0.141    9.418  
  clock__L1_N0                  -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                -      A->Q   R     INX8            3  0.057   0.063    9.481  
  clock__L2_N0                  -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_2/Q   -      A->Q   R     BUX1            2  0.094   0.119    9.600  
  CTS_47                        -      -      -     (net)           2      -       -        -  
  CTS_47__I1/Q                  -      A->Q   R     BUX2            1  0.097   0.083    9.683  
  CTS_47__N1                    -      -      -     (net)           1      -       -        -  
  U3_di_RC_CG_HIER_INST4/g12/A  -      A      R     AND2X2          1  0.040   0.000    9.683  
#--------------------------------------------------------------------------------------------
Path 7: MET (4.127 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST11/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST11/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST11/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.727             -0.767
      Net Latency:+          0.427 (P)          0.926 (P)
          Arrival:=          9.699              5.159
 
Clock Gating Setup:-         0.000
    Required Time:=          9.699
     Launch Clock:-          5.159
        Data Path:-          0.413
            Slack:=          4.127
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  F     (arrival)       1  0.003   0.004    4.237  
  clock                                                   -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                                          -      A->Q   R     INX16           1  0.009   0.163    4.400  
  clock__L1_N0                                            -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                                          -      A->Q   F     INX8            3  0.061   0.068    4.467  
  clock__L2_N0                                            -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                             -      A->Q   F     BUX16          18  0.085   0.111    4.578  
  CTS_37                                                  -      -      -     (net)          18      -       -        -  
  U7_banc_RC_CG_HIER_INST11/CTS_cdb_BUF_clock_G0_L2_11/Q  -      A->Q   F     BUX3            2  0.068   0.134    4.712  
  U7_banc_RC_CG_HIER_INST11/CTS_11                        -      -      -     (net)           2      -       -        -  
  U7_banc_RC_CG_HIER_INST11/CTS_cdb_BUF_clock_G0_L3_8/Q   -      A->Q   F     BUX1            1  0.104   0.191    4.904  
  U7_banc_RC_CG_HIER_INST11/CTS_10                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST11/CTS_cdb_BUF_clock_G0_L4_16/Q  -      A->Q   F     BUX1            1  0.165   0.131    5.035  
  U7_banc_RC_CG_HIER_INST11/CTS_9                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST11/CTS_ccd_BUF_clock_G0_L5_7/Q   -      A->Q   F     BUX2            1  0.055   0.124    5.159  
  U7_banc_RC_CG_HIER_INST11/CTS_8                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST11/enl_reg/Q                     -      GN->Q  F     DLLQX1          1  0.092   0.413    5.572  
  U7_banc_RC_CG_HIER_INST11/enl                           -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST11/g13/B                         -      B      F     AND2X4          1  0.216   0.002    5.572  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  R     (arrival)       1  0.003   0.004    9.277  
  clock                                                   -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                                          -      A->Q   F     INX16           1  0.009   0.141    9.418  
  clock__L1_N0                                            -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                                          -      A->Q   R     INX8            3  0.057   0.070    9.488  
  clock__L2_N0                                            -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                             -      A->Q   R     BUX16          18  0.095   0.100    9.588  
  CTS_37                                                  -      -      -     (net)          18      -       -        -  
  U7_banc_RC_CG_HIER_INST11/CTS_cdb_BUF_clock_G0_L2_11/Q  -      A->Q   R     BUX3            2  0.073   0.111    9.699  
  U7_banc_RC_CG_HIER_INST11/CTS_11                        -      -      -     (net)           2      -       -        -  
  U7_banc_RC_CG_HIER_INST11/g13/A                         -      A      R     AND2X4          2  0.103   0.002    9.699  
#----------------------------------------------------------------------------------------------------------------------
Path 8: MET (4.132 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST13/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST13/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST13/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.727             -0.767
      Net Latency:+          0.475 (P)          0.963 (P)
          Arrival:=          9.748              5.196
 
Clock Gating Setup:-         0.000
    Required Time:=          9.748
     Launch Clock:-          5.196
        Data Path:-          0.420
            Slack:=          4.132
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  F     (arrival)       1  0.003   0.004    4.237  
  clock                                                   -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                                          -      A->Q   R     INX16           1  0.009   0.163    4.400  
  clock__L1_N0                                            -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                                          -      A->Q   F     INX8            3  0.061   0.068    4.467  
  clock__L2_N0                                            -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                             -      A->Q   F     BUX16          18  0.085   0.107    4.575  
  CTS_37                                                  -      -      -     (net)          18      -       -        -  
  U7_banc_RC_CG_HIER_INST13/CTS_cdb_BUF_clock_G0_L2_9/Q   -      A->Q   F     BUX1            2  0.067   0.181    4.756  
  U7_banc_RC_CG_HIER_INST13/CTS_11                        -      -      -     (net)           2      -       -        -  
  U7_banc_RC_CG_HIER_INST13/CTS_cdb_BUF_clock_G0_L3_6/Q   -      A->Q   F     BUX1            1  0.165   0.178    4.934  
  U7_banc_RC_CG_HIER_INST13/CTS_10                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST13/CTS_cdb_BUF_clock_G0_L4_12/Q  -      A->Q   F     BUX1            1  0.121   0.128    5.062  
  U7_banc_RC_CG_HIER_INST13/CTS_9                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST13/CTS_ccd_BUF_clock_G0_L5_5/Q   -      A->Q   F     BUX2            1  0.064   0.134    5.196  
  U7_banc_RC_CG_HIER_INST13/CTS_8                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST13/enl_reg/Q                     -      GN->Q  F     DLLQX1          1  0.103   0.420    5.617  
  U7_banc_RC_CG_HIER_INST13/enl                           -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST13/g13/B                         -      B      F     AND2X4          1  0.223   0.002    5.617  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock  R     (arrival)       1  0.003   0.004    9.277  
  clock                                                  -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                                         -      A->Q   F     INX16           1  0.009   0.141    9.418  
  clock__L1_N0                                           -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                                         -      A->Q   R     INX8            3  0.057   0.070    9.488  
  clock__L2_N0                                           -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                            -      A->Q   R     BUX16          18  0.095   0.096    9.585  
  CTS_37                                                 -      -      -     (net)          18      -       -        -  
  U7_banc_RC_CG_HIER_INST13/CTS_cdb_BUF_clock_G0_L2_9/Q  -      A->Q   R     BUX1            2  0.072   0.164    9.748  
  U7_banc_RC_CG_HIER_INST13/CTS_11                       -      -      -     (net)           2      -       -        -  
  U7_banc_RC_CG_HIER_INST13/g13/A                        -      A      R     AND2X4          2  0.185   0.001    9.748  
#---------------------------------------------------------------------------------------------------------------------
Path 9: MET (4.149 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST12/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST12/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST12/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.727             -0.767
      Net Latency:+          0.446 (P)          0.932 (P)
          Arrival:=          9.719              5.165
 
Clock Gating Setup:-         0.000
    Required Time:=          9.719
     Launch Clock:-          5.165
        Data Path:-          0.404
            Slack:=          4.149
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  F     (arrival)       1  0.003   0.004    4.237  
  clock                                                   -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                                          -      A->Q   R     INX16           1  0.009   0.163    4.400  
  clock__L1_N0                                            -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                                          -      A->Q   F     INX8            3  0.061   0.068    4.467  
  clock__L2_N0                                            -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                             -      A->Q   F     BUX16          18  0.085   0.109    4.577  
  CTS_37                                                  -      -      -     (net)          18      -       -        -  
  U7_banc_RC_CG_HIER_INST12/CTS_cdb_BUF_clock_G0_L2_10/Q  -      A->Q   F     BUX2            2  0.068   0.144    4.721  
  U7_banc_RC_CG_HIER_INST12/CTS_11                        -      -      -     (net)           2      -       -        -  
  U7_banc_RC_CG_HIER_INST12/CTS_cdb_BUF_clock_G0_L3_7/Q   -      A->Q   F     BUX1            1  0.118   0.200    4.921  
  U7_banc_RC_CG_HIER_INST12/CTS_10                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST12/CTS_cdb_BUF_clock_G0_L4_14/Q  -      A->Q   F     BUX1            1  0.173   0.136    5.057  
  U7_banc_RC_CG_HIER_INST12/CTS_9                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST12/CTS_ccd_BUF_clock_G0_L5_6/Q   -      A->Q   F     BUX2            1  0.059   0.108    5.165  
  U7_banc_RC_CG_HIER_INST12/CTS_8                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST12/enl_reg/Q                     -      GN->Q  F     DLLQX1          1  0.066   0.404    5.569  
  U7_banc_RC_CG_HIER_INST12/enl                           -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST12/g13/B                         -      B      F     AND2X4          1  0.214   0.002    5.569  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  R     (arrival)       1  0.003   0.004    9.277  
  clock                                                   -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                                          -      A->Q   F     INX16           1  0.009   0.141    9.418  
  clock__L1_N0                                            -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                                          -      A->Q   R     INX8            3  0.057   0.070    9.488  
  clock__L2_N0                                            -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                             -      A->Q   R     BUX16          18  0.095   0.099    9.587  
  CTS_37                                                  -      -      -     (net)          18      -       -        -  
  U7_banc_RC_CG_HIER_INST12/CTS_cdb_BUF_clock_G0_L2_10/Q  -      A->Q   R     BUX2            2  0.073   0.132    9.719  
  U7_banc_RC_CG_HIER_INST12/CTS_11                        -      -      -     (net)           2      -       -        -  
  U7_banc_RC_CG_HIER_INST12/g13/A                         -      A      R     AND2X4          2  0.131   0.002    9.719  
#----------------------------------------------------------------------------------------------------------------------
Path 10: MET (4.150 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST18/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST18/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST18/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.727             -0.767
      Net Latency:+          0.446 (P)          1.016 (P)
          Arrival:=          9.719              5.249
 
Clock Gating Setup:-         0.000
    Required Time:=          9.719
     Launch Clock:-          5.249
        Data Path:-          0.319
            Slack:=          4.150
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock  F     (arrival)       1  0.003   0.004    4.237  
  clock                                                  -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                                         -      A->Q   R     INX16           1  0.009   0.163    4.400  
  clock__L1_N0                                           -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                                         -      A->Q   F     INX8            3  0.061   0.068    4.467  
  clock__L2_N0                                           -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                            -      A->Q   F     BUX16          18  0.085   0.109    4.577  
  CTS_37                                                 -      -      -     (net)          18      -       -        -  
  U7_banc_RC_CG_HIER_INST18/CTS_cdb_BUF_clock_G0_L2_1/Q  -      A->Q   F     BUX1            1  0.068   0.180    4.757  
  U7_banc_RC_CG_HIER_INST18/CTS_12                       -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST18/CTS_cdb_BUF_clock_G0_L3_1/Q  -      A->Q   F     BUX0            1  0.162   0.175    4.932  
  U7_banc_RC_CG_HIER_INST18/CTS_11                       -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST18/CTS_cdb_BUF_clock_G0_L4_1/Q  -      A->Q   F     BUX0            1  0.094   0.190    5.122  
  U7_banc_RC_CG_HIER_INST18/CTS_10                       -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST18/CTS_ccd_BUF_clock_G0_L5_1/Q  -      A->Q   F     BUX3            1  0.144   0.128    5.249  
  U7_banc_RC_CG_HIER_INST18/CTS_9                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST18/enl_reg/Q                    -      GN->Q  F     DLLQX1          1  0.069   0.319    5.569  
  U7_banc_RC_CG_HIER_INST18/enl                          -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST18/g13/B                        -      B      F     AND2X4          1  0.121   0.000    5.569  
#---------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock  R     (arrival)       1  0.003   0.004    9.277  
  clock                                                  -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                                         -      A->Q   F     INX16           1  0.009   0.141    9.418  
  clock__L1_N0                                           -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                                         -      A->Q   R     INX8            3  0.057   0.070    9.488  
  clock__L2_N0                                           -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                            -      A->Q   R     BUX16          18  0.095   0.098    9.586  
  CTS_37                                                 -      -      -     (net)          18      -       -        -  
  U7_banc_RC_CG_HIER_INST18/CTS_cdb_BUF_clock_G0_L2_2/Q  -      A->Q   R     BUX0            1  0.072   0.133    9.719  
  U7_banc_RC_CG_HIER_INST18/CTS_13                       -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST18/g13/A                        -      A      R     AND2X4          1  0.141   0.000    9.719  
#---------------------------------------------------------------------------------------------------------------------
Path 11: MET (4.200 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST25/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST25/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST25/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.727             -0.767
      Net Latency:+          0.532 (P)          0.964 (P)
          Arrival:=          9.805              5.197
 
Clock Gating Setup:-         0.000
    Required Time:=          9.805
     Launch Clock:-          5.197
        Data Path:-          0.408
            Slack:=          4.200
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  F     (arrival)       1  0.003   0.004    4.237  
  clock                                                   -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                                          -      A->Q   R     INX16           1  0.009   0.163    4.400  
  clock__L1_N0                                            -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                                          -      A->Q   F     INX8            3  0.061   0.058    4.458  
  clock__L2_N0                                            -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_3/Q                             -      A->Q   F     BUX1            1  0.083   0.126    4.584  
  CTS_52                                                  -      -      -     (net)           1      -       -        -  
  CTS_52__L1_I0/Q                                         -      A->Q   F     BUX4            1  0.074   0.115    4.699  
  CTS_52__L1_N0                                           -      -      -     (net)           1      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_20/Q                            -      A->Q   F     BUX16          49  0.078   0.124    4.823  
  CTS_51                                                  -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST25/CTS_cdb_BUF_clock_G0_L3_35/Q  -      A->Q   F     BUX0            1  0.096   0.166    4.989  
  U7_banc_RC_CG_HIER_INST25/CTS_7                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST25/CTS_ccd_BUF_clock_G0_L4_65/Q  -      A->Q   F     BUX1            1  0.106   0.208    5.197  
  U7_banc_RC_CG_HIER_INST25/CTS_6                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST25/enl_reg/Q                     -      GN->Q  F     DLLQX1          1  0.191   0.408    5.605  
  U7_banc_RC_CG_HIER_INST25/enl                           -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST25/g13/B                         -      B      F     AND2X4          1  0.181   0.001    5.605  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       1  0.003   0.004    9.277  
  clock                            -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                   -      A->Q   F     INX16           1  0.009   0.141    9.418  
  clock__L1_N0                     -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                   -      A->Q   R     INX8            3  0.057   0.061    9.478  
  clock__L2_N0                     -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_3/Q      -      A->Q   R     BUX1            1  0.093   0.109    9.587  
  CTS_52                           -      -      -     (net)           1      -       -        -  
  CTS_52__L1_I0/Q                  -      A->Q   R     BUX4            1  0.079   0.104    9.691  
  CTS_52__L1_N0                    -      -      -     (net)           1      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_20/Q     -      A->Q   R     BUX16          49  0.085   0.114    9.805  
  CTS_51                           -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST25/g13/A  -      A      R     AND2X4         49  0.105   0.006    9.805  
#-----------------------------------------------------------------------------------------------
Path 12: MET (4.206 ns) Clock Gating Setup Check with Pin U4_ex_U1_alu_RC_CG_HIER_INST7/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U4_ex_U1_alu_RC_CG_HIER_INST7/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U4_ex_U1_alu_RC_CG_HIER_INST7/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.727             -0.767
      Net Latency:+          0.633 (P)          1.092 (P)
          Arrival:=          9.906              5.325
 
Clock Gating Setup:-         0.000
    Required Time:=          9.906
     Launch Clock:-          5.325
        Data Path:-          0.375
            Slack:=          4.206
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                     (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock  F     (arrival)       1  0.003   0.004    4.237  
  clock                                                       -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                                              -      A->Q   R     INX16           1  0.009   0.163    4.400  
  clock__L1_N0                                                -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                                              -      A->Q   F     INX8            3  0.061   0.068    4.467  
  clock__L2_N0                                                -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                                 -      A->Q   F     BUX16          18  0.085   0.109    4.576  
  CTS_37                                                      -      -      -     (net)          18      -       -        -  
  CTS_37__I2/Q                                                -      A->Q   F     BUX0            1  0.067   0.204    4.780  
  CTS_37__N2                                                  -      -      -     (net)           1      -       -        -  
  U4_ex_U1_alu_RC_CG_HIER_INST7/CTS_cdb_BUF_clock_G0_L2_13/Q  -      A->Q   F     BUX1            2  0.176   0.189    4.969  
  U4_ex_U1_alu_RC_CG_HIER_INST7/CTS_8                         -      -      -     (net)           2      -       -        -  
  U4_ex_U1_alu_RC_CG_HIER_INST7/CTS_ccd_BUF_clock_G0_L3_10/Q  -      A->Q   F     BUX0            1  0.134   0.164    5.132  
  U4_ex_U1_alu_RC_CG_HIER_INST7/CTS_7                         -      -      -     (net)           1      -       -        -  
  U4_ex_U1_alu_RC_CG_HIER_INST7/CTS_cdb_BUF_clock_G0_L4_19/Q  -      A->Q   F     BUX0            1  0.089   0.192    5.325  
  U4_ex_U1_alu_RC_CG_HIER_INST7/CTS_6                         -      -      -     (net)           1      -       -        -  
  U4_ex_U1_alu_RC_CG_HIER_INST7/enl_reg/Q                     -      GN->Q  F     DLLQX1          1  0.149   0.375    5.700  
  U4_ex_U1_alu_RC_CG_HIER_INST7/enl                           -      -      -     (net)           1      -       -        -  
  U4_ex_U1_alu_RC_CG_HIER_INST7/g13/B                         -      B      F     AND2X4          1  0.156   0.001    5.700  
#--------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                     (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock  R     (arrival)       1  0.003   0.004    9.277  
  clock                                                       -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                                              -      A->Q   F     INX16           1  0.009   0.141    9.418  
  clock__L1_N0                                                -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                                              -      A->Q   R     INX8            3  0.057   0.070    9.488  
  clock__L2_N0                                                -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                                 -      A->Q   R     BUX16          18  0.095   0.098    9.586  
  CTS_37                                                      -      -      -     (net)          18      -       -        -  
  CTS_37__I2/Q                                                -      A->Q   R     BUX0            1  0.072   0.160    9.745  
  CTS_37__N2                                                  -      -      -     (net)           1      -       -        -  
  U4_ex_U1_alu_RC_CG_HIER_INST7/CTS_cdb_BUF_clock_G0_L2_13/Q  -      A->Q   R     BUX1            2  0.189   0.160    9.906  
  U4_ex_U1_alu_RC_CG_HIER_INST7/CTS_8                         -      -      -     (net)           2      -       -        -  
  U4_ex_U1_alu_RC_CG_HIER_INST7/g13/A                         -      A      R     AND2X4          2  0.149   0.001    9.906  
#--------------------------------------------------------------------------------------------------------------------------
Path 13: MET (4.208 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST16/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST16/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST16/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.727             -0.767
      Net Latency:+          0.452 (P)          0.968 (P)
          Arrival:=          9.725              5.201
 
Clock Gating Setup:-         0.000
    Required Time:=          9.725
     Launch Clock:-          5.201
        Data Path:-          0.316
            Slack:=          4.208
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock  F     (arrival)       1  0.003   0.004    4.237  
  clock                                                  -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                                         -      A->Q   R     INX16           1  0.009   0.163    4.400  
  clock__L1_N0                                           -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                                         -      A->Q   F     INX8            3  0.061   0.068    4.467  
  clock__L2_N0                                           -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                            -      A->Q   F     BUX16          18  0.085   0.108    4.575  
  CTS_37                                                 -      -      -     (net)          18      -       -        -  
  U7_banc_RC_CG_HIER_INST16/CTS_cdb_BUF_clock_G0_L2_5/Q  -      A->Q   F     BUX2            2  0.067   0.153    4.728  
  U7_banc_RC_CG_HIER_INST16/CTS_11                       -      -      -     (net)           2      -       -        -  
  U7_banc_RC_CG_HIER_INST16/CTS_cdb_BUF_clock_G0_L3_3/Q  -      A->Q   F     BUX1            1  0.133   0.172    4.900  
  U7_banc_RC_CG_HIER_INST16/CTS_10                       -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST16/CTS_cdb_BUF_clock_G0_L4_6/Q  -      A->Q   F     BUX0            1  0.123   0.176    5.077  
  U7_banc_RC_CG_HIER_INST16/CTS_9                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST16/CTS_ccd_BUF_clock_G0_L5_3/Q  -      A->Q   F     BUX2            1  0.111   0.124    5.201  
  U7_banc_RC_CG_HIER_INST16/CTS_8                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST16/enl_reg/Q                    -      GN->Q  F     DLLQX1          1  0.070   0.316    5.517  
  U7_banc_RC_CG_HIER_INST16/enl                          -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST16/g13/B                        -      B      F     AND2X4          1  0.115   0.000    5.517  
#---------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock  R     (arrival)       1  0.003   0.004    9.277  
  clock                                                  -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                                         -      A->Q   F     INX16           1  0.009   0.141    9.418  
  clock__L1_N0                                           -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                                         -      A->Q   R     INX8            3  0.057   0.070    9.488  
  clock__L2_N0                                           -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                            -      A->Q   R     BUX16          18  0.095   0.097    9.585  
  CTS_37                                                 -      -      -     (net)          18      -       -        -  
  U7_banc_RC_CG_HIER_INST16/CTS_cdb_BUF_clock_G0_L2_5/Q  -      A->Q   R     BUX2            2  0.072   0.140    9.725  
  U7_banc_RC_CG_HIER_INST16/CTS_11                       -      -      -     (net)           2      -       -        -  
  U7_banc_RC_CG_HIER_INST16/g13/A                        -      A      R     AND2X4          2  0.147   0.001    9.725  
#---------------------------------------------------------------------------------------------------------------------
Path 14: MET (4.258 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST14/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST14/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST14/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.727             -0.767
      Net Latency:+          0.421 (P)          0.897 (P)
          Arrival:=          9.694              5.130
 
Clock Gating Setup:-         0.000
    Required Time:=          9.694
     Launch Clock:-          5.130
        Data Path:-          0.306
            Slack:=          4.258
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  F     (arrival)       1  0.003   0.004    4.237  
  clock                                                   -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                                          -      A->Q   R     INX16           1  0.009   0.163    4.400  
  clock__L1_N0                                            -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                                          -      A->Q   F     INX8            3  0.061   0.068    4.467  
  clock__L2_N0                                            -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                             -      A->Q   F     BUX16          18  0.085   0.107    4.574  
  CTS_37                                                  -      -      -     (net)          18      -       -        -  
  U7_banc_RC_CG_HIER_INST14/CTS_cdb_BUF_clock_G0_L2_8/Q   -      A->Q   F     BUX3            2  0.067   0.132    4.707  
  U7_banc_RC_CG_HIER_INST14/CTS_11                        -      -      -     (net)           2      -       -        -  
  U7_banc_RC_CG_HIER_INST14/CTS_cdb_BUF_clock_G0_L3_5/Q   -      A->Q   F     BUX1            1  0.102   0.195    4.902  
  U7_banc_RC_CG_HIER_INST14/CTS_10                        -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST14/CTS_cdb_BUF_clock_G0_L4_10/Q  -      A->Q   F     BUX1            1  0.172   0.137    5.039  
  U7_banc_RC_CG_HIER_INST14/CTS_9                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST14/CTS_ccd_BUF_clock_G0_L5_4/Q   -      A->Q   F     BUX2            1  0.060   0.091    5.130  
  U7_banc_RC_CG_HIER_INST14/CTS_8                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST14/enl_reg/Q                     -      GN->Q  F     DLLQX1          1  0.042   0.306    5.436  
  U7_banc_RC_CG_HIER_INST14/enl                           -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST14/g13/B                         -      B      F     AND2X4          1  0.113   0.000    5.436  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock  R     (arrival)       1  0.003   0.004    9.277  
  clock                                                  -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                                         -      A->Q   F     INX16           1  0.009   0.141    9.418  
  clock__L1_N0                                           -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                                         -      A->Q   R     INX8            3  0.057   0.070    9.488  
  clock__L2_N0                                           -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                            -      A->Q   R     BUX16          18  0.095   0.096    9.584  
  CTS_37                                                 -      -      -     (net)          18      -       -        -  
  U7_banc_RC_CG_HIER_INST14/CTS_cdb_BUF_clock_G0_L2_8/Q  -      A->Q   R     BUX3            2  0.072   0.109    9.694  
  U7_banc_RC_CG_HIER_INST14/CTS_11                       -      -      -     (net)           2      -       -        -  
  U7_banc_RC_CG_HIER_INST14/g13/A                        -      A      R     AND2X4          2  0.101   0.001    9.694  
#---------------------------------------------------------------------------------------------------------------------
Path 15: MET (4.259 ns) Clock Gating Setup Check with Pin U4_ex_U1_alu_RC_CG_HIER_INST6/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U4_ex_U1_alu_RC_CG_HIER_INST6/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U4_ex_U1_alu_RC_CG_HIER_INST6/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.727             -0.767
      Net Latency:+          0.540 (P)          1.031 (P)
          Arrival:=          9.813              5.264
 
Clock Gating Setup:-         0.000
    Required Time:=          9.813
     Launch Clock:-          5.264
        Data Path:-          0.289
            Slack:=          4.259
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                     (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock  F     (arrival)       1  0.003   0.004    4.237  
  clock                                                       -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                                              -      A->Q   R     INX16           1  0.009   0.163    4.400  
  clock__L1_N0                                                -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                                              -      A->Q   F     INX8            3  0.061   0.068    4.467  
  clock__L2_N0                                                -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                                 -      A->Q   F     BUX16          18  0.085   0.109    4.576  
  CTS_37                                                      -      -      -     (net)          18      -       -        -  
  U4_ex_U1_alu_RC_CG_HIER_INST6/CTS_cdb_BUF_clock_G0_L2_14/Q  -      A->Q   F     BUX1            1  0.067   0.116    4.692  
  U4_ex_U1_alu_RC_CG_HIER_INST6/CTS_13                        -      -      -     (net)           1      -       -        -  
  U4_ex_U1_alu_RC_CG_HIER_INST6/CTS_csf_BUF_clock_G0_L3_11/Q  -      A->Q   F     BUX1            2  0.065   0.146    4.838  
  U4_ex_U1_alu_RC_CG_HIER_INST6/CTS_12                        -      -      -     (net)           2      -       -        -  
  U4_ex_U1_alu_RC_CG_HIER_INST6/CTS_cdb_BUF_clock_G0_L4_20/Q  -      A->Q   F     BUX0            1  0.110   0.150    4.987  
  U4_ex_U1_alu_RC_CG_HIER_INST6/CTS_11                        -      -      -     (net)           1      -       -        -  
  U4_ex_U1_alu_RC_CG_HIER_INST6/CTS_cdb_BUF_clock_G0_L5_9/Q   -      A->Q   F     BUX0            1  0.079   0.157    5.145  
  U4_ex_U1_alu_RC_CG_HIER_INST6/CTS_10                        -      -      -     (net)           1      -       -        -  
  U4_ex_U1_alu_RC_CG_HIER_INST6/CTS_ccd_BUF_clock_G0_L6_1/Q   -      A->Q   F     BUX1            1  0.101   0.120    5.264  
  U4_ex_U1_alu_RC_CG_HIER_INST6/CTS_9                         -      -      -     (net)           1      -       -        -  
  U4_ex_U1_alu_RC_CG_HIER_INST6/enl_reg/Q                     -      GN->Q  F     DLLQX1          1  0.059   0.289    5.553  
  U4_ex_U1_alu_RC_CG_HIER_INST6/enl                           -      -      -     (net)           1      -       -        -  
  U4_ex_U1_alu_RC_CG_HIER_INST6/g13/B                         -      B      F     AND2X2          1  0.090   0.000    5.553  
#--------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                     (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock  R     (arrival)       1  0.003   0.004    9.277  
  clock                                                       -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                                              -      A->Q   F     INX16           1  0.009   0.141    9.418  
  clock__L1_N0                                                -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                                              -      A->Q   R     INX8            3  0.057   0.070    9.488  
  clock__L2_N0                                                -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                                 -      A->Q   R     BUX16          18  0.095   0.098    9.586  
  CTS_37                                                      -      -      -     (net)          18      -       -        -  
  U4_ex_U1_alu_RC_CG_HIER_INST6/CTS_cdb_BUF_clock_G0_L2_14/Q  -      A->Q   R     BUX1            1  0.072   0.099    9.684  
  U4_ex_U1_alu_RC_CG_HIER_INST6/CTS_13                        -      -      -     (net)           1      -       -        -  
  U4_ex_U1_alu_RC_CG_HIER_INST6/CTS_csf_BUF_clock_G0_L3_11/Q  -      A->Q   R     BUX1            2  0.069   0.128    9.813  
  U4_ex_U1_alu_RC_CG_HIER_INST6/CTS_12                        -      -      -     (net)           2      -       -        -  
  U4_ex_U1_alu_RC_CG_HIER_INST6/g13/A                         -      A      R     AND2X2          2  0.120   0.001    9.813  
#--------------------------------------------------------------------------------------------------------------------------
Path 16: MET (4.267 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST35/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST35/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST35/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.727             -0.767
      Net Latency:+          0.530 (P)          0.979 (P)
          Arrival:=          9.802              5.212
 
Clock Gating Setup:-         0.000
    Required Time:=          9.802
     Launch Clock:-          5.212
        Data Path:-          0.323
            Slack:=          4.267
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  F     (arrival)       1  0.003   0.004    4.237  
  clock                                                   -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                                          -      A->Q   R     INX16           1  0.009   0.163    4.400  
  clock__L1_N0                                            -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                                          -      A->Q   F     INX8            3  0.061   0.058    4.458  
  clock__L2_N0                                            -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_3/Q                             -      A->Q   F     BUX1            1  0.083   0.126    4.584  
  CTS_52                                                  -      -      -     (net)           1      -       -        -  
  CTS_52__L1_I0/Q                                         -      A->Q   F     BUX4            1  0.074   0.115    4.699  
  CTS_52__L1_N0                                           -      -      -     (net)           1      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_20/Q                            -      A->Q   F     BUX16          49  0.078   0.124    4.823  
  CTS_51                                                  -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST35/CTS_cdb_BUF_clock_G0_L3_25/Q  -      A->Q   F     BUX0            1  0.096   0.219    5.042  
  U7_banc_RC_CG_HIER_INST35/CTS_7                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST35/CTS_ccd_BUF_clock_G0_L4_45/Q  -      A->Q   F     BUX1            1  0.189   0.170    5.212  
  U7_banc_RC_CG_HIER_INST35/CTS_6                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST35/enl_reg/Q                     -      GN->Q  F     DLLQX1          1  0.100   0.323    5.535  
  U7_banc_RC_CG_HIER_INST35/enl                           -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST35/g13/B                         -      B      F     AND2X4          1  0.113   0.000    5.535  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       1  0.003   0.004    9.277  
  clock                            -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                   -      A->Q   F     INX16           1  0.009   0.141    9.418  
  clock__L1_N0                     -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                   -      A->Q   R     INX8            3  0.057   0.061    9.478  
  clock__L2_N0                     -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_3/Q      -      A->Q   R     BUX1            1  0.093   0.109    9.587  
  CTS_52                           -      -      -     (net)           1      -       -        -  
  CTS_52__L1_I0/Q                  -      A->Q   R     BUX4            1  0.079   0.104    9.691  
  CTS_52__L1_N0                    -      -      -     (net)           1      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_20/Q     -      A->Q   R     BUX16          49  0.085   0.112    9.802  
  CTS_51                           -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST35/g13/A  -      A      R     AND2X4         49  0.105   0.003    9.802  
#-----------------------------------------------------------------------------------------------
Path 17: MET (4.293 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST23/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST23/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST23/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.727             -0.767
      Net Latency:+          0.533 (P)          0.973 (P)
          Arrival:=          9.806              5.206
 
Clock Gating Setup:-         0.000
    Required Time:=          9.806
     Launch Clock:-          5.206
        Data Path:-          0.306
            Slack:=          4.293
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  F     (arrival)       1  0.003   0.004    4.237  
  clock                                                   -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                                          -      A->Q   R     INX16           1  0.009   0.163    4.400  
  clock__L1_N0                                            -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                                          -      A->Q   F     INX8            3  0.061   0.058    4.458  
  clock__L2_N0                                            -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_3/Q                             -      A->Q   F     BUX1            1  0.083   0.126    4.584  
  CTS_52                                                  -      -      -     (net)           1      -       -        -  
  CTS_52__L1_I0/Q                                         -      A->Q   F     BUX4            1  0.074   0.115    4.699  
  CTS_52__L1_N0                                           -      -      -     (net)           1      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_20/Q                            -      A->Q   F     BUX16          49  0.078   0.126    4.825  
  CTS_51                                                  -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST23/CTS_cdb_BUF_clock_G0_L3_37/Q  -      A->Q   F     BUX0            1  0.096   0.228    5.053  
  U7_banc_RC_CG_HIER_INST23/CTS_7                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST23/CTS_ccd_BUF_clock_G0_L4_69/Q  -      A->Q   F     BUX1            1  0.203   0.154    5.206  
  U7_banc_RC_CG_HIER_INST23/CTS_6                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST23/enl_reg/Q                     -      GN->Q  F     DLLQX1          1  0.073   0.306    5.513  
  U7_banc_RC_CG_HIER_INST23/enl                           -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST23/g13/B                         -      B      F     AND2X4          1  0.103   0.000    5.513  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       1  0.003   0.004    9.277  
  clock                            -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                   -      A->Q   F     INX16           1  0.009   0.141    9.418  
  clock__L1_N0                     -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                   -      A->Q   R     INX8            3  0.057   0.061    9.478  
  clock__L2_N0                     -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_3/Q      -      A->Q   R     BUX1            1  0.093   0.109    9.587  
  CTS_52                           -      -      -     (net)           1      -       -        -  
  CTS_52__L1_I0/Q                  -      A->Q   R     BUX4            1  0.079   0.104    9.691  
  CTS_52__L1_N0                    -      -      -     (net)           1      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_20/Q     -      A->Q   R     BUX16          49  0.085   0.115    9.806  
  CTS_51                           -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST23/g13/A  -      A      R     AND2X4         49  0.105   0.007    9.806  
#-----------------------------------------------------------------------------------------------
Path 18: MET (4.294 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST28/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST28/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST28/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.727             -0.767
      Net Latency:+          0.533 (P)          0.911 (P)
          Arrival:=          9.805              5.144
 
Clock Gating Setup:-         0.000
    Required Time:=          9.805
     Launch Clock:-          5.144
        Data Path:-          0.367
            Slack:=          4.294
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  F     (arrival)       1  0.003   0.004    4.237  
  clock                                                   -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                                          -      A->Q   R     INX16           1  0.009   0.163    4.400  
  clock__L1_N0                                            -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                                          -      A->Q   F     INX8            3  0.061   0.058    4.458  
  clock__L2_N0                                            -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_3/Q                             -      A->Q   F     BUX1            1  0.083   0.126    4.584  
  CTS_52                                                  -      -      -     (net)           1      -       -        -  
  CTS_52__L1_I0/Q                                         -      A->Q   F     BUX4            1  0.074   0.115    4.699  
  CTS_52__L1_N0                                           -      -      -     (net)           1      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_20/Q                            -      A->Q   F     BUX16          49  0.078   0.127    4.826  
  CTS_51                                                  -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST28/CTS_cdb_BUF_clock_G0_L3_32/Q  -      A->Q   F     BUX0            1  0.096   0.145    4.970  
  U7_banc_RC_CG_HIER_INST28/CTS_7                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST28/CTS_ccd_BUF_clock_G0_L4_59/Q  -      A->Q   F     BUX0            1  0.077   0.174    5.144  
  U7_banc_RC_CG_HIER_INST28/CTS_6                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST28/enl_reg/Q                     -      GN->Q  F     DLLQX1          1  0.126   0.367    5.511  
  U7_banc_RC_CG_HIER_INST28/enl                           -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST28/g13/B                         -      B      F     AND2X4          1  0.152   0.001    5.511  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       1  0.003   0.004    9.277  
  clock                            -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                   -      A->Q   F     INX16           1  0.009   0.141    9.418  
  clock__L1_N0                     -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                   -      A->Q   R     INX8            3  0.057   0.061    9.478  
  clock__L2_N0                     -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_3/Q      -      A->Q   R     BUX1            1  0.093   0.109    9.587  
  CTS_52                           -      -      -     (net)           1      -       -        -  
  CTS_52__L1_I0/Q                  -      A->Q   R     BUX4            1  0.079   0.104    9.691  
  CTS_52__L1_N0                    -      -      -     (net)           1      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_20/Q     -      A->Q   R     BUX16          49  0.085   0.115    9.805  
  CTS_51                           -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST28/g13/A  -      A      R     AND2X4         49  0.105   0.006    9.805  
#-----------------------------------------------------------------------------------------------
Path 19: MET (4.296 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST37/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST37/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST37/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.727             -0.767
      Net Latency:+          0.535 (P)          0.959 (P)
          Arrival:=          9.808              5.192
 
Clock Gating Setup:-         0.000
    Required Time:=          9.808
     Launch Clock:-          5.192
        Data Path:-          0.320
            Slack:=          4.296
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  F     (arrival)       1  0.003   0.004    4.237  
  clock                                                   -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                                          -      A->Q   R     INX16           1  0.009   0.163    4.400  
  clock__L1_N0                                            -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                                          -      A->Q   F     INX8            3  0.061   0.058    4.458  
  clock__L2_N0                                            -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_3/Q                             -      A->Q   F     BUX1            1  0.083   0.126    4.584  
  CTS_52                                                  -      -      -     (net)           1      -       -        -  
  CTS_52__L1_I0/Q                                         -      A->Q   F     BUX4            1  0.074   0.115    4.699  
  CTS_52__L1_N0                                           -      -      -     (net)           1      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_20/Q                            -      A->Q   F     BUX16          49  0.078   0.125    4.825  
  CTS_51                                                  -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST37/CTS_cdb_BUF_clock_G0_L3_23/Q  -      A->Q   F     BUX0            1  0.096   0.202    5.027  
  U7_banc_RC_CG_HIER_INST37/CTS_7                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST37/CTS_ccd_BUF_clock_G0_L4_41/Q  -      A->Q   F     BUX1            1  0.162   0.166    5.192  
  U7_banc_RC_CG_HIER_INST37/CTS_6                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST37/enl_reg/Q                     -      GN->Q  F     DLLQX1          1  0.103   0.320    5.512  
  U7_banc_RC_CG_HIER_INST37/enl                           -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST37/g13/B                         -      B      F     AND2X4          1  0.109   0.000    5.512  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       1  0.003   0.004    9.277  
  clock                            -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                   -      A->Q   F     INX16           1  0.009   0.141    9.418  
  clock__L1_N0                     -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                   -      A->Q   R     INX8            3  0.057   0.061    9.478  
  clock__L2_N0                     -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_3/Q      -      A->Q   R     BUX1            1  0.093   0.109    9.587  
  CTS_52                           -      -      -     (net)           1      -       -        -  
  CTS_52__L1_I0/Q                  -      A->Q   R     BUX4            1  0.079   0.104    9.691  
  CTS_52__L1_N0                    -      -      -     (net)           1      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_20/Q     -      A->Q   R     BUX16          49  0.085   0.117    9.808  
  CTS_51                           -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST37/g13/A  -      A      R     AND2X4         49  0.105   0.008    9.808  
#-----------------------------------------------------------------------------------------------
Path 20: MET (4.302 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST29/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST29/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST29/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.727             -0.767
      Net Latency:+          0.533 (P)          0.958 (P)
          Arrival:=          9.806              5.191
 
Clock Gating Setup:-         0.000
    Required Time:=          9.806
     Launch Clock:-          5.191
        Data Path:-          0.312
            Slack:=          4.302
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  F     (arrival)       1  0.003   0.004    4.237  
  clock                                                   -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                                          -      A->Q   R     INX16           1  0.009   0.163    4.400  
  clock__L1_N0                                            -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                                          -      A->Q   F     INX8            3  0.061   0.058    4.458  
  clock__L2_N0                                            -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_3/Q                             -      A->Q   F     BUX1            1  0.083   0.126    4.584  
  CTS_52                                                  -      -      -     (net)           1      -       -        -  
  CTS_52__L1_I0/Q                                         -      A->Q   F     BUX4            1  0.074   0.115    4.699  
  CTS_52__L1_N0                                           -      -      -     (net)           1      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_20/Q                            -      A->Q   F     BUX16          49  0.078   0.127    4.826  
  CTS_51                                                  -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST29/CTS_cdb_BUF_clock_G0_L3_31/Q  -      A->Q   F     BUX0            1  0.096   0.210    5.036  
  U7_banc_RC_CG_HIER_INST29/CTS_7                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST29/CTS_ccd_BUF_clock_G0_L4_57/Q  -      A->Q   F     BUX1            1  0.175   0.155    5.191  
  U7_banc_RC_CG_HIER_INST29/CTS_6                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST29/enl_reg/Q                     -      GN->Q  F     DLLQX1          1  0.083   0.312    5.504  
  U7_banc_RC_CG_HIER_INST29/enl                           -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST29/g13/B                         -      B      F     AND2X4          1  0.107   0.000    5.504  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       1  0.003   0.004    9.277  
  clock                            -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                   -      A->Q   F     INX16           1  0.009   0.141    9.418  
  clock__L1_N0                     -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                   -      A->Q   R     INX8            3  0.057   0.061    9.478  
  clock__L2_N0                     -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_3/Q      -      A->Q   R     BUX1            1  0.093   0.109    9.587  
  CTS_52                           -      -      -     (net)           1      -       -        -  
  CTS_52__L1_I0/Q                  -      A->Q   R     BUX4            1  0.079   0.104    9.691  
  CTS_52__L1_N0                    -      -      -     (net)           1      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_20/Q     -      A->Q   R     BUX16          49  0.085   0.115    9.806  
  CTS_51                           -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST29/g13/A  -      A      R     AND2X4         49  0.105   0.006    9.806  
#-----------------------------------------------------------------------------------------------
Path 21: MET (4.304 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST34/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST34/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST34/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.727             -0.767
      Net Latency:+          0.533 (P)          0.943 (P)
          Arrival:=          9.806              5.176
 
Clock Gating Setup:-         0.000
    Required Time:=          9.806
     Launch Clock:-          5.176
        Data Path:-          0.326
            Slack:=          4.304
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  F     (arrival)       1  0.003   0.004    4.237  
  clock                                                   -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                                          -      A->Q   R     INX16           1  0.009   0.163    4.400  
  clock__L1_N0                                            -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                                          -      A->Q   F     INX8            3  0.061   0.058    4.458  
  clock__L2_N0                                            -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_3/Q                             -      A->Q   F     BUX1            1  0.083   0.126    4.584  
  CTS_52                                                  -      -      -     (net)           1      -       -        -  
  CTS_52__L1_I0/Q                                         -      A->Q   F     BUX4            1  0.074   0.115    4.699  
  CTS_52__L1_N0                                           -      -      -     (net)           1      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_20/Q                            -      A->Q   F     BUX16          49  0.078   0.123    4.822  
  CTS_51                                                  -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST34/CTS_cdb_BUF_clock_G0_L3_26/Q  -      A->Q   F     BUX0            1  0.096   0.179    5.001  
  U7_banc_RC_CG_HIER_INST34/CTS_7                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST34/CTS_ccd_BUF_clock_G0_L4_47/Q  -      A->Q   F     BUX1            1  0.126   0.175    5.176  
  U7_banc_RC_CG_HIER_INST34/CTS_6                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST34/enl_reg/Q                     -      GN->Q  F     DLLQX1          1  0.131   0.326    5.502  
  U7_banc_RC_CG_HIER_INST34/enl                           -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST34/g13/B                         -      B      F     AND2X4          1  0.109   0.000    5.502  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       1  0.003   0.004    9.277  
  clock                            -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                   -      A->Q   F     INX16           1  0.009   0.141    9.418  
  clock__L1_N0                     -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                   -      A->Q   R     INX8            3  0.057   0.061    9.478  
  clock__L2_N0                     -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_3/Q      -      A->Q   R     BUX1            1  0.093   0.109    9.587  
  CTS_52                           -      -      -     (net)           1      -       -        -  
  CTS_52__L1_I0/Q                  -      A->Q   R     BUX4            1  0.079   0.104    9.691  
  CTS_52__L1_N0                    -      -      -     (net)           1      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_20/Q     -      A->Q   R     BUX16          49  0.085   0.115    9.806  
  CTS_51                           -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST34/g13/A  -      A      R     AND2X4         49  0.105   0.006    9.806  
#-----------------------------------------------------------------------------------------------
Path 22: MET (4.304 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST9/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST9/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST9/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.727             -0.767
      Net Latency:+          0.534 (P)          0.948 (P)
          Arrival:=          9.807              5.181
 
Clock Gating Setup:-         0.000
    Required Time:=          9.807
     Launch Clock:-          5.181
        Data Path:-          0.321
            Slack:=          4.304
     Timing Path:

#---------------------------------------------------------------------------------------------------------------------
# Timing Point                                           Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------------------------------
  clock                                                  -      clock  F     (arrival)       1  0.003   0.004    4.237  
  clock                                                  -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                                         -      A->Q   R     INX16           1  0.009   0.163    4.400  
  clock__L1_N0                                           -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                                         -      A->Q   F     INX8            3  0.061   0.058    4.458  
  clock__L2_N0                                           -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_3/Q                            -      A->Q   F     BUX1            1  0.083   0.126    4.584  
  CTS_52                                                 -      -      -     (net)           1      -       -        -  
  CTS_52__L1_I0/Q                                        -      A->Q   F     BUX4            1  0.074   0.115    4.699  
  CTS_52__L1_N0                                          -      -      -     (net)           1      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_20/Q                           -      A->Q   F     BUX16          49  0.078   0.127    4.826  
  CTS_51                                                 -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST9/CTS_cdb_BUF_clock_G0_L3_20/Q  -      A->Q   F     BUX0            1  0.096   0.191    5.017  
  U7_banc_RC_CG_HIER_INST9/CTS_7                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST9/CTS_ccd_BUF_clock_G0_L4_35/Q  -      A->Q   F     BUX1            1  0.145   0.164    5.181  
  U7_banc_RC_CG_HIER_INST9/CTS_6                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST9/enl_reg/Q                     -      GN->Q  F     DLLQX1          1  0.107   0.322    5.503  
  U7_banc_RC_CG_HIER_INST9/enl                           -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST9/g13/B                         -      B      F     AND2X2          1  0.110   0.000    5.503  
#---------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------
# Timing Point                    Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                         (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------
  clock                           -      clock  R     (arrival)       1  0.003   0.004    9.277  
  clock                           -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                  -      A->Q   F     INX16           1  0.009   0.141    9.418  
  clock__L1_N0                    -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                  -      A->Q   R     INX8            3  0.057   0.061    9.478  
  clock__L2_N0                    -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_3/Q     -      A->Q   R     BUX1            1  0.093   0.109    9.587  
  CTS_52                          -      -      -     (net)           1      -       -        -  
  CTS_52__L1_I0/Q                 -      A->Q   R     BUX4            1  0.079   0.104    9.691  
  CTS_52__L1_N0                   -      -      -     (net)           1      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_20/Q    -      A->Q   R     BUX16          49  0.085   0.116    9.807  
  CTS_51                          -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST9/g13/A  -      A      R     AND2X2         49  0.105   0.007    9.807  
#----------------------------------------------------------------------------------------------
Path 23: MET (4.313 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST38/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST38/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST38/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.727             -0.767
      Net Latency:+          0.533 (P)          0.887 (P)
          Arrival:=          9.805              5.120
 
Clock Gating Setup:-         0.000
    Required Time:=          9.805
     Launch Clock:-          5.120
        Data Path:-          0.372
            Slack:=          4.313
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  F     (arrival)       1  0.003   0.004    4.237  
  clock                                                   -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                                          -      A->Q   R     INX16           1  0.009   0.163    4.400  
  clock__L1_N0                                            -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                                          -      A->Q   F     INX8            3  0.061   0.058    4.458  
  clock__L2_N0                                            -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_3/Q                             -      A->Q   F     BUX1            1  0.083   0.126    4.584  
  CTS_52                                                  -      -      -     (net)           1      -       -        -  
  CTS_52__L1_I0/Q                                         -      A->Q   F     BUX4            1  0.074   0.115    4.699  
  CTS_52__L1_N0                                           -      -      -     (net)           1      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_20/Q                            -      A->Q   F     BUX16          49  0.078   0.127    4.826  
  CTS_51                                                  -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST38/CTS_cdb_BUF_clock_G0_L3_22/Q  -      A->Q   F     BUX0            1  0.096   0.157    4.983  
  U7_banc_RC_CG_HIER_INST38/CTS_7                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST38/CTS_ccd_BUF_clock_G0_L4_39/Q  -      A->Q   F     BUX1            1  0.095   0.137    5.120  
  U7_banc_RC_CG_HIER_INST38/CTS_6                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST38/enl_reg/Q                     -      GN->Q  F     DLLQX1          1  0.085   0.372    5.492  
  U7_banc_RC_CG_HIER_INST38/enl                           -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST38/g13/B                         -      B      F     AND2X4          1  0.170   0.001    5.492  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       1  0.003   0.004    9.277  
  clock                            -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                   -      A->Q   F     INX16           1  0.009   0.141    9.418  
  clock__L1_N0                     -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                   -      A->Q   R     INX8            3  0.057   0.061    9.478  
  clock__L2_N0                     -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_3/Q      -      A->Q   R     BUX1            1  0.093   0.109    9.587  
  CTS_52                           -      -      -     (net)           1      -       -        -  
  CTS_52__L1_I0/Q                  -      A->Q   R     BUX4            1  0.079   0.104    9.691  
  CTS_52__L1_N0                    -      -      -     (net)           1      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_20/Q     -      A->Q   R     BUX16          49  0.085   0.114    9.805  
  CTS_51                           -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST38/g13/A  -      A      R     AND2X4         49  0.105   0.006    9.805  
#-----------------------------------------------------------------------------------------------
Path 24: MET (4.318 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST33/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST33/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST33/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.727             -0.767
      Net Latency:+          0.534 (P)          0.915 (P)
          Arrival:=          9.807              5.148
 
Clock Gating Setup:-         0.000
    Required Time:=          9.807
     Launch Clock:-          5.148
        Data Path:-          0.341
            Slack:=          4.318
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  F     (arrival)       1  0.003   0.004    4.237  
  clock                                                   -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                                          -      A->Q   R     INX16           1  0.009   0.163    4.400  
  clock__L1_N0                                            -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                                          -      A->Q   F     INX8            3  0.061   0.058    4.458  
  clock__L2_N0                                            -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_3/Q                             -      A->Q   F     BUX1            1  0.083   0.126    4.584  
  CTS_52                                                  -      -      -     (net)           1      -       -        -  
  CTS_52__L1_I0/Q                                         -      A->Q   F     BUX4            1  0.074   0.115    4.699  
  CTS_52__L1_N0                                           -      -      -     (net)           1      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_20/Q                            -      A->Q   F     BUX16          49  0.078   0.127    4.826  
  CTS_51                                                  -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST33/CTS_cdb_BUF_clock_G0_L3_27/Q  -      A->Q   F     BUX0            1  0.096   0.180    5.006  
  U7_banc_RC_CG_HIER_INST33/CTS_7                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST33/CTS_ccd_BUF_clock_G0_L4_49/Q  -      A->Q   F     BUX1            1  0.127   0.142    5.148  
  U7_banc_RC_CG_HIER_INST33/CTS_6                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST33/enl_reg/Q                     -      GN->Q  F     DLLQX1          1  0.080   0.341    5.489  
  U7_banc_RC_CG_HIER_INST33/enl                           -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST33/g13/B                         -      B      F     AND2X4          1  0.137   0.001    5.489  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       1  0.003   0.004    9.277  
  clock                            -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                   -      A->Q   F     INX16           1  0.009   0.141    9.418  
  clock__L1_N0                     -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                   -      A->Q   R     INX8            3  0.057   0.061    9.478  
  clock__L2_N0                     -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_3/Q      -      A->Q   R     BUX1            1  0.093   0.109    9.587  
  CTS_52                           -      -      -     (net)           1      -       -        -  
  CTS_52__L1_I0/Q                  -      A->Q   R     BUX4            1  0.079   0.104    9.691  
  CTS_52__L1_N0                    -      -      -     (net)           1      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_20/Q     -      A->Q   R     BUX16          49  0.085   0.116    9.807  
  CTS_51                           -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST33/g13/A  -      A      R     AND2X4         49  0.105   0.007    9.807  
#-----------------------------------------------------------------------------------------------
Path 25: MET (4.323 ns) Clock Gating Setup Check with Pin RC_CG_DECLONE_HIER_INST/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) RC_CG_DECLONE_HIER_INST/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) RC_CG_DECLONE_HIER_INST/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.727             -0.767
      Net Latency:+          0.527 (P)          0.914 (P)
          Arrival:=          9.799              5.147
 
Clock Gating Setup:-         0.000
    Required Time:=          9.799
     Launch Clock:-          5.147
        Data Path:-          0.330
            Slack:=          4.323
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------
# Timing Point                                          Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                               (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------
  clock                                                 -      clock  F     (arrival)       1  0.003   0.004    4.237  
  clock                                                 -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                                        -      A->Q   R     INX16           1  0.009   0.163    4.400  
  clock__L1_N0                                          -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                                        -      A->Q   F     INX8            3  0.061   0.060    4.460  
  clock__L2_N0                                          -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_2/Q                           -      A->Q   F     BUX1            2  0.084   0.137    4.598  
  CTS_47                                                -      -      -     (net)           2      -       -        -  
  CTS_ccd_BUF_clock_G0_L2_19/Q                          -      A->Q   F     BUX2            2  0.090   0.103    4.701  
  CTS_46                                                -      -      -     (net)           2      -       -        -  
  CTS_cdb_BUF_clock_G0_L3_17/Q                          -      A->Q   F     BUX1            2  0.049   0.125    4.825  
  CTS_45                                                -      -      -     (net)           2      -       -        -  
  RC_CG_DECLONE_HIER_INST/CTS_cdb_BUF_clock_G0_L4_29/Q  -      A->Q   F     BUX0            1  0.084   0.140    4.965  
  RC_CG_DECLONE_HIER_INST/CTS_6                         -      -      -     (net)           1      -       -        -  
  RC_CG_DECLONE_HIER_INST/CTS_ccd_BUF_clock_G0_L5_22/Q  -      A->Q   F     BUX0            1  0.075   0.182    5.147  
  RC_CG_DECLONE_HIER_INST/CTS_5                         -      -      -     (net)           1      -       -        -  
  RC_CG_DECLONE_HIER_INST/enl_reg/Q                     -      GN->Q  F     DLLQX1          1  0.140   0.330    5.477  
  RC_CG_DECLONE_HIER_INST/enl                           -      -      -     (net)           1      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/B                         -      B      F     AND2X4          1  0.110   0.000    5.477  
#--------------------------------------------------------------------------------------------------------------------
     Other End Path:

#---------------------------------------------------------------------------------------------
# Timing Point                   Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                        (ns)    (ns)     (ns)  
#---------------------------------------------------------------------------------------------
  clock                          -      clock  R     (arrival)       1  0.003   0.004    9.277  
  clock                          -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                 -      A->Q   F     INX16           1  0.009   0.141    9.418  
  clock__L1_N0                   -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                 -      A->Q   R     INX8            3  0.057   0.063    9.481  
  clock__L2_N0                   -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_2/Q    -      A->Q   R     BUX1            2  0.094   0.119    9.600  
  CTS_47                         -      -      -     (net)           2      -       -        -  
  CTS_ccd_BUF_clock_G0_L2_19/Q   -      A->Q   R     BUX2            2  0.097   0.091    9.691  
  CTS_46                         -      -      -     (net)           2      -       -        -  
  CTS_cdb_BUF_clock_G0_L3_17/Q   -      A->Q   R     BUX1            2  0.053   0.108    9.799  
  CTS_45                         -      -      -     (net)           2      -       -        -  
  RC_CG_DECLONE_HIER_INST/g12/A  -      A      R     AND2X4          2  0.090   0.000    9.799  
#---------------------------------------------------------------------------------------------
Path 26: MET (4.325 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST36/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST36/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST36/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.727             -0.767
      Net Latency:+          0.532 (P)          0.879 (P)
          Arrival:=          9.805              5.112
 
Clock Gating Setup:-         0.000
    Required Time:=          9.805
     Launch Clock:-          5.112
        Data Path:-          0.368
            Slack:=          4.325
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  F     (arrival)       1  0.003   0.004    4.237  
  clock                                                   -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                                          -      A->Q   R     INX16           1  0.009   0.163    4.400  
  clock__L1_N0                                            -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                                          -      A->Q   F     INX8            3  0.061   0.058    4.458  
  clock__L2_N0                                            -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_3/Q                             -      A->Q   F     BUX1            1  0.083   0.126    4.584  
  CTS_52                                                  -      -      -     (net)           1      -       -        -  
  CTS_52__L1_I0/Q                                         -      A->Q   F     BUX4            1  0.074   0.115    4.699  
  CTS_52__L1_N0                                           -      -      -     (net)           1      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_20/Q                            -      A->Q   F     BUX16          49  0.078   0.128    4.827  
  CTS_51                                                  -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST36/CTS_cdb_BUF_clock_G0_L3_24/Q  -      A->Q   F     BUX0            1  0.096   0.167    4.994  
  U7_banc_RC_CG_HIER_INST36/CTS_7                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST36/CTS_ccd_BUF_clock_G0_L4_43/Q  -      A->Q   F     BUX1            1  0.108   0.117    5.112  
  U7_banc_RC_CG_HIER_INST36/CTS_6                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST36/enl_reg/Q                     -      GN->Q  F     DLLQX1          1  0.054   0.368    5.480  
  U7_banc_RC_CG_HIER_INST36/enl                           -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST36/g13/B                         -      B      F     AND2X4          1  0.175   0.001    5.480  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       1  0.003   0.004    9.277  
  clock                            -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                   -      A->Q   F     INX16           1  0.009   0.141    9.418  
  clock__L1_N0                     -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                   -      A->Q   R     INX8            3  0.057   0.061    9.478  
  clock__L2_N0                     -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_3/Q      -      A->Q   R     BUX1            1  0.093   0.109    9.587  
  CTS_52                           -      -      -     (net)           1      -       -        -  
  CTS_52__L1_I0/Q                  -      A->Q   R     BUX4            1  0.079   0.104    9.691  
  CTS_52__L1_N0                    -      -      -     (net)           1      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_20/Q     -      A->Q   R     BUX16          49  0.085   0.114    9.805  
  CTS_51                           -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST36/g13/A  -      A      R     AND2X4         49  0.105   0.006    9.805  
#-----------------------------------------------------------------------------------------------
Path 27: MET (4.331 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST30/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST30/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST30/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.727             -0.767
      Net Latency:+          0.530 (P)          0.912 (P)
          Arrival:=          9.802              5.145
 
Clock Gating Setup:-         0.000
    Required Time:=          9.802
     Launch Clock:-          5.145
        Data Path:-          0.327
            Slack:=          4.331
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  F     (arrival)       1  0.003   0.004    4.237  
  clock                                                   -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                                          -      A->Q   R     INX16           1  0.009   0.163    4.400  
  clock__L1_N0                                            -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                                          -      A->Q   F     INX8            3  0.061   0.058    4.458  
  clock__L2_N0                                            -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_3/Q                             -      A->Q   F     BUX1            1  0.083   0.126    4.584  
  CTS_52                                                  -      -      -     (net)           1      -       -        -  
  CTS_52__L1_I0/Q                                         -      A->Q   F     BUX4            1  0.074   0.115    4.699  
  CTS_52__L1_N0                                           -      -      -     (net)           1      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_20/Q                            -      A->Q   F     BUX16          49  0.078   0.124    4.823  
  CTS_51                                                  -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST30/CTS_cdb_BUF_clock_G0_L3_30/Q  -      A->Q   F     BUX0            1  0.096   0.175    4.998  
  U7_banc_RC_CG_HIER_INST30/CTS_7                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST30/CTS_ccd_BUF_clock_G0_L4_55/Q  -      A->Q   F     BUX1            1  0.120   0.147    5.145  
  U7_banc_RC_CG_HIER_INST30/CTS_6                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST30/enl_reg/Q                     -      GN->Q  F     DLLQX1          1  0.090   0.327    5.472  
  U7_banc_RC_CG_HIER_INST30/enl                           -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST30/g13/B                         -      B      F     AND2X4          1  0.120   0.000    5.472  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       1  0.003   0.004    9.277  
  clock                            -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                   -      A->Q   F     INX16           1  0.009   0.141    9.418  
  clock__L1_N0                     -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                   -      A->Q   R     INX8            3  0.057   0.061    9.478  
  clock__L2_N0                     -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_3/Q      -      A->Q   R     BUX1            1  0.093   0.109    9.587  
  CTS_52                           -      -      -     (net)           1      -       -        -  
  CTS_52__L1_I0/Q                  -      A->Q   R     BUX4            1  0.079   0.104    9.691  
  CTS_52__L1_N0                    -      -      -     (net)           1      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_20/Q     -      A->Q   R     BUX16          49  0.085   0.112    9.802  
  CTS_51                           -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST30/g13/A  -      A      R     AND2X4         49  0.105   0.003    9.802  
#-----------------------------------------------------------------------------------------------
Path 28: MET (4.346 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST39/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST39/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST39/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.727             -0.767
      Net Latency:+          0.534 (P)          0.888 (P)
          Arrival:=          9.807              5.121
 
Clock Gating Setup:-         0.000
    Required Time:=          9.807
     Launch Clock:-          5.121
        Data Path:-          0.340
            Slack:=          4.346
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  F     (arrival)       1  0.003   0.004    4.237  
  clock                                                   -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                                          -      A->Q   R     INX16           1  0.009   0.163    4.400  
  clock__L1_N0                                            -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                                          -      A->Q   F     INX8            3  0.061   0.058    4.458  
  clock__L2_N0                                            -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_3/Q                             -      A->Q   F     BUX1            1  0.083   0.126    4.584  
  CTS_52                                                  -      -      -     (net)           1      -       -        -  
  CTS_52__L1_I0/Q                                         -      A->Q   F     BUX4            1  0.074   0.115    4.699  
  CTS_52__L1_N0                                           -      -      -     (net)           1      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_20/Q                            -      A->Q   F     BUX16          49  0.078   0.124    4.824  
  CTS_51                                                  -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST39/CTS_cdb_BUF_clock_G0_L3_21/Q  -      A->Q   F     BUX0            1  0.096   0.155    4.979  
  U7_banc_RC_CG_HIER_INST39/CTS_7                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST39/CTS_ccd_BUF_clock_G0_L4_37/Q  -      A->Q   F     BUX1            1  0.092   0.142    5.121  
  U7_banc_RC_CG_HIER_INST39/CTS_6                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST39/enl_reg/Q                     -      GN->Q  F     DLLQX1          1  0.094   0.340    5.461  
  U7_banc_RC_CG_HIER_INST39/enl                           -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST39/g13/B                         -      B      F     AND2X4          1  0.132   0.001    5.461  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       1  0.003   0.004    9.277  
  clock                            -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                   -      A->Q   F     INX16           1  0.009   0.141    9.418  
  clock__L1_N0                     -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                   -      A->Q   R     INX8            3  0.057   0.061    9.478  
  clock__L2_N0                     -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_3/Q      -      A->Q   R     BUX1            1  0.093   0.109    9.587  
  CTS_52                           -      -      -     (net)           1      -       -        -  
  CTS_52__L1_I0/Q                  -      A->Q   R     BUX4            1  0.079   0.104    9.691  
  CTS_52__L1_N0                    -      -      -     (net)           1      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_20/Q     -      A->Q   R     BUX16          49  0.085   0.116    9.807  
  CTS_51                           -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST39/g13/A  -      A      R     AND2X4         49  0.105   0.007    9.807  
#-----------------------------------------------------------------------------------------------
Path 29: MET (4.349 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST20/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST20/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST20/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.727             -0.767
      Net Latency:+          0.532 (P)          0.923 (P)
          Arrival:=          9.805              5.156
 
Clock Gating Setup:-         0.000
    Required Time:=          9.805
     Launch Clock:-          5.156
        Data Path:-          0.299
            Slack:=          4.349
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  F     (arrival)       1  0.003   0.004    4.237  
  clock                                                   -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                                          -      A->Q   R     INX16           1  0.009   0.163    4.400  
  clock__L1_N0                                            -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                                          -      A->Q   F     INX8            3  0.061   0.058    4.458  
  clock__L2_N0                                            -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_3/Q                             -      A->Q   F     BUX1            1  0.083   0.126    4.584  
  CTS_52                                                  -      -      -     (net)           1      -       -        -  
  CTS_52__L1_I0/Q                                         -      A->Q   F     BUX4            1  0.074   0.115    4.699  
  CTS_52__L1_N0                                           -      -      -     (net)           1      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_20/Q                            -      A->Q   F     BUX16          49  0.078   0.125    4.824  
  CTS_51                                                  -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST20/CTS_cdb_BUF_clock_G0_L3_40/Q  -      A->Q   F     BUX0            1  0.096   0.159    4.983  
  U7_banc_RC_CG_HIER_INST20/CTS_7                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST20/CTS_ccd_BUF_clock_G0_L4_75/Q  -      A->Q   F     BUX0            1  0.097   0.173    5.156  
  U7_banc_RC_CG_HIER_INST20/CTS_6                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST20/enl_reg/Q                     -      GN->Q  F     DLLQX1          1  0.117   0.299    5.455  
  U7_banc_RC_CG_HIER_INST20/enl                           -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST20/g13/B                         -      B      F     AND2X2          1  0.084   0.000    5.455  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       1  0.003   0.004    9.277  
  clock                            -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                   -      A->Q   F     INX16           1  0.009   0.141    9.418  
  clock__L1_N0                     -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                   -      A->Q   R     INX8            3  0.057   0.061    9.478  
  clock__L2_N0                     -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_3/Q      -      A->Q   R     BUX1            1  0.093   0.109    9.587  
  CTS_52                           -      -      -     (net)           1      -       -        -  
  CTS_52__L1_I0/Q                  -      A->Q   R     BUX4            1  0.079   0.104    9.691  
  CTS_52__L1_N0                    -      -      -     (net)           1      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_20/Q     -      A->Q   R     BUX16          49  0.085   0.114    9.805  
  CTS_51                           -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST20/g13/A  -      A      R     AND2X2         49  0.105   0.005    9.805  
#-----------------------------------------------------------------------------------------------
Path 30: MET (4.351 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST27/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST27/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST27/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.727             -0.767
      Net Latency:+          0.535 (P)          0.910 (P)
          Arrival:=          9.808              5.143
 
Clock Gating Setup:-         0.000
    Required Time:=          9.808
     Launch Clock:-          5.143
        Data Path:-          0.314
            Slack:=          4.351
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  F     (arrival)       1  0.003   0.004    4.237  
  clock                                                   -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                                          -      A->Q   R     INX16           1  0.009   0.163    4.400  
  clock__L1_N0                                            -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                                          -      A->Q   F     INX8            3  0.061   0.058    4.458  
  clock__L2_N0                                            -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_3/Q                             -      A->Q   F     BUX1            1  0.083   0.126    4.584  
  CTS_52                                                  -      -      -     (net)           1      -       -        -  
  CTS_52__L1_I0/Q                                         -      A->Q   F     BUX4            1  0.074   0.115    4.699  
  CTS_52__L1_N0                                           -      -      -     (net)           1      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_20/Q                            -      A->Q   F     BUX16          49  0.078   0.127    4.826  
  CTS_51                                                  -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST27/CTS_ccd_BUF_clock_G0_L3_33/Q  -      A->Q   F     BUX0            1  0.096   0.177    5.003  
  U7_banc_RC_CG_HIER_INST27/CTS_7                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST27/CTS_cdb_BUF_clock_G0_L4_61/Q  -      A->Q   F     BUX1            1  0.123   0.140    5.143  
  U7_banc_RC_CG_HIER_INST27/CTS_6                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST27/enl_reg/Q                     -      GN->Q  F     DLLQX1          1  0.079   0.314    5.456  
  U7_banc_RC_CG_HIER_INST27/enl                           -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST27/g13/B                         -      B      F     AND2X4          1  0.109   0.000    5.456  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       1  0.003   0.004    9.277  
  clock                            -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                   -      A->Q   F     INX16           1  0.009   0.141    9.418  
  clock__L1_N0                     -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                   -      A->Q   R     INX8            3  0.057   0.061    9.478  
  clock__L2_N0                     -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_3/Q      -      A->Q   R     BUX1            1  0.093   0.109    9.587  
  CTS_52                           -      -      -     (net)           1      -       -        -  
  CTS_52__L1_I0/Q                  -      A->Q   R     BUX4            1  0.079   0.104    9.691  
  CTS_52__L1_N0                    -      -      -     (net)           1      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_20/Q     -      A->Q   R     BUX16          49  0.085   0.117    9.808  
  CTS_51                           -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST27/g13/A  -      A      R     AND2X4         49  0.105   0.008    9.808  
#-----------------------------------------------------------------------------------------------
Path 31: MET (4.363 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST21/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST21/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST21/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.727             -0.767
      Net Latency:+          0.535 (P)          0.893 (P)
          Arrival:=          9.807              5.126
 
Clock Gating Setup:-         0.000
    Required Time:=          9.807
     Launch Clock:-          5.126
        Data Path:-          0.318
            Slack:=          4.363
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  F     (arrival)       1  0.003   0.004    4.237  
  clock                                                   -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                                          -      A->Q   R     INX16           1  0.009   0.163    4.400  
  clock__L1_N0                                            -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                                          -      A->Q   F     INX8            3  0.061   0.058    4.458  
  clock__L2_N0                                            -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_3/Q                             -      A->Q   F     BUX1            1  0.083   0.126    4.584  
  CTS_52                                                  -      -      -     (net)           1      -       -        -  
  CTS_52__L1_I0/Q                                         -      A->Q   F     BUX4            1  0.074   0.115    4.699  
  CTS_52__L1_N0                                           -      -      -     (net)           1      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_20/Q                            -      A->Q   F     BUX16          49  0.078   0.124    4.824  
  CTS_51                                                  -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST21/CTS_cdb_BUF_clock_G0_L3_39/Q  -      A->Q   F     BUX0            1  0.096   0.151    4.975  
  U7_banc_RC_CG_HIER_INST21/CTS_7                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST21/CTS_ccd_BUF_clock_G0_L4_73/Q  -      A->Q   F     BUX1            1  0.086   0.151    5.126  
  U7_banc_RC_CG_HIER_INST21/CTS_6                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST21/enl_reg/Q                     -      GN->Q  F     DLLQX1          1  0.109   0.318    5.444  
  U7_banc_RC_CG_HIER_INST21/enl                           -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST21/g13/B                         -      B      F     AND2X4          1  0.106   0.000    5.444  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       1  0.003   0.004    9.277  
  clock                            -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                   -      A->Q   F     INX16           1  0.009   0.141    9.418  
  clock__L1_N0                     -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                   -      A->Q   R     INX8            3  0.057   0.061    9.478  
  clock__L2_N0                     -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_3/Q      -      A->Q   R     BUX1            1  0.093   0.109    9.587  
  CTS_52                           -      -      -     (net)           1      -       -        -  
  CTS_52__L1_I0/Q                  -      A->Q   R     BUX4            1  0.079   0.104    9.691  
  CTS_52__L1_N0                    -      -      -     (net)           1      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_20/Q     -      A->Q   R     BUX16          49  0.085   0.117    9.807  
  CTS_51                           -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST21/g13/A  -      A      R     AND2X4         49  0.105   0.008    9.807  
#-----------------------------------------------------------------------------------------------
Path 32: MET (4.368 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST10/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST10/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST10/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.727             -0.767
      Net Latency:+          0.465 (P)          0.843 (P)
          Arrival:=          9.738              5.076
 
Clock Gating Setup:-         0.000
    Required Time:=          9.738
     Launch Clock:-          5.076
        Data Path:-          0.295
            Slack:=          4.368
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  F     (arrival)       1  0.003   0.004    4.237  
  clock                                                   -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                                          -      A->Q   R     INX16           1  0.009   0.163    4.400  
  clock__L1_N0                                            -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                                          -      A->Q   F     INX8            3  0.061   0.068    4.467  
  clock__L2_N0                                            -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                             -      A->Q   F     BUX16          18  0.085   0.110    4.577  
  CTS_37                                                  -      -      -     (net)          18      -       -        -  
  U7_banc_RC_CG_HIER_INST10/CTS_cdb_BUF_clock_G0_L2_12/Q  -      A->Q   F     BUX2            2  0.068   0.164    4.741  
  U7_banc_RC_CG_HIER_INST10/CTS_9                         -      -      -     (net)           2      -       -        -  
  U7_banc_RC_CG_HIER_INST10/CTS_cdb_BUF_clock_G0_L3_9/Q   -      A->Q   F     BUX1            1  0.149   0.218    4.959  
  U7_banc_RC_CG_HIER_INST10/CTS_8                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST10/CTS_ccd_BUF_clock_G0_L4_18/Q  -      A->Q   F     BUX2            1  0.191   0.116    5.076  
  U7_banc_RC_CG_HIER_INST10/CTS_7                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST10/enl_reg/Q                     -      GN->Q  F     DLLQX1          1  0.039   0.295    5.370  
  U7_banc_RC_CG_HIER_INST10/enl                           -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST10/g13/B                         -      B      F     AND2X4          1  0.102   0.000    5.370  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  R     (arrival)       1  0.003   0.004    9.277  
  clock                                                   -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                                          -      A->Q   F     INX16           1  0.009   0.141    9.418  
  clock__L1_N0                                            -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                                          -      A->Q   R     INX8            3  0.057   0.070    9.488  
  clock__L2_N0                                            -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                             -      A->Q   R     BUX16          18  0.095   0.099    9.587  
  CTS_37                                                  -      -      -     (net)          18      -       -        -  
  U7_banc_RC_CG_HIER_INST10/CTS_cdb_BUF_clock_G0_L2_12/Q  -      A->Q   R     BUX2            2  0.073   0.151    9.738  
  U7_banc_RC_CG_HIER_INST10/CTS_9                         -      -      -     (net)           2      -       -        -  
  U7_banc_RC_CG_HIER_INST10/g13/A                         -      A      R     AND2X4          2  0.166   0.004    9.738  
#----------------------------------------------------------------------------------------------------------------------
Path 33: MET (4.368 ns) Clock Gating Setup Check with Pin U9_bus_ctrl_RC_CG_HIER_INST42/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U9_bus_ctrl_RC_CG_HIER_INST42/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U9_bus_ctrl_RC_CG_HIER_INST42/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.727             -0.767
      Net Latency:+          0.609 (P)          0.974 (P)
          Arrival:=          9.882              5.207
 
Clock Gating Setup:-         0.000
    Required Time:=          9.882
     Launch Clock:-          5.207
        Data Path:-          0.306
            Slack:=          4.368
     Timing Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                     (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock  F     (arrival)       1  0.003   0.004    4.237  
  clock                                                       -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                                              -      A->Q   R     INX16           1  0.009   0.163    4.400  
  clock__L1_N0                                                -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                                              -      A->Q   F     INX8            3  0.061   0.068    4.467  
  clock__L2_N0                                                -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                                 -      A->Q   F     BUX16          18  0.085   0.109    4.576  
  CTS_37                                                      -      -      -     (net)          18      -       -        -  
  U9_bus_ctrl_RC_CG_HIER_INST42/CTS_csf_BUF_clock_G0_L2_15/Q  -      A->Q   F     BUX6            1  0.067   0.086    4.662  
  U9_bus_ctrl_RC_CG_HIER_INST42/CTS_15                        -      -      -     (net)           1      -       -        -  
  U9_bus_ctrl_RC_CG_HIER_INST42/CTS_csf_BUF_clock_G0_L3_12/Q  -      A->Q   F     BUX1            2  0.038   0.133    4.795  
  U9_bus_ctrl_RC_CG_HIER_INST42/CTS_14                        -      -      -     (net)           2      -       -        -  
  U9_bus_ctrl_RC_CG_HIER_INST42/CTS_cdb_BUF_clock_G0_L4_21/Q  -      A->Q   F     BUX0            1  0.100   0.145    4.940  
  U9_bus_ctrl_RC_CG_HIER_INST42/CTS_12                        -      -      -     (net)           1      -       -        -  
  U9_bus_ctrl_RC_CG_HIER_INST42/CTS_cdb_BUF_clock_G0_L5_10/Q  -      A->Q   F     BUX0            1  0.077   0.169    5.109  
  U9_bus_ctrl_RC_CG_HIER_INST42/CTS_11                        -      -      -     (net)           1      -       -        -  
  U9_bus_ctrl_RC_CG_HIER_INST42/CTS_ccd_BUF_clock_G0_L6_2/Q   -      A->Q   F     BUX2            1  0.119   0.098    5.207  
  U9_bus_ctrl_RC_CG_HIER_INST42/CTS_10                        -      -      -     (net)           1      -       -        -  
  U9_bus_ctrl_RC_CG_HIER_INST42/enl_reg/Q                     -      GN->Q  F     DLLQX1          1  0.034   0.306    5.514  
  U9_bus_ctrl_RC_CG_HIER_INST42/enl                           -      -      -     (net)           1      -       -        -  
  U9_bus_ctrl_RC_CG_HIER_INST42/g13/B                         -      B      F     AND2X4          1  0.115   0.000    5.514  
#--------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#--------------------------------------------------------------------------------------------------------------------------
# Timing Point                                                Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                     (ns)    (ns)     (ns)  
#--------------------------------------------------------------------------------------------------------------------------
  clock                                                       -      clock  R     (arrival)       1  0.003   0.004    9.277  
  clock                                                       -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                                              -      A->Q   F     INX16           1  0.009   0.141    9.418  
  clock__L1_N0                                                -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                                              -      A->Q   R     INX8            3  0.057   0.070    9.488  
  clock__L2_N0                                                -      -      -     (net)           3      -       -        -  
  CTS_ccl_BUF_clock_G0_L1_1/Q                                 -      A->Q   R     BUX16          18  0.095   0.098    9.586  
  CTS_37                                                      -      -      -     (net)          18      -       -        -  
  U9_bus_ctrl_RC_CG_HIER_INST42/CTS_csf_BUF_clock_G0_L2_15/Q  -      A->Q   R     BUX6            1  0.072   0.074    9.660  
  U9_bus_ctrl_RC_CG_HIER_INST42/CTS_15                        -      -      -     (net)           1      -       -        -  
  U9_bus_ctrl_RC_CG_HIER_INST42/CTS_csf_BUF_clock_G0_L3_12/Q  -      A->Q   R     BUX1            2  0.040   0.116    9.777  
  U9_bus_ctrl_RC_CG_HIER_INST42/CTS_14                        -      -      -     (net)           2      -       -        -  
  U9_bus_ctrl_RC_CG_HIER_INST42/CTS_cdb_BUF_clock_G0_L4_22/Q  -      A->Q   R     BUX1            1  0.109   0.105    9.882  
  U9_bus_ctrl_RC_CG_HIER_INST42/CTS_13                        -      -      -     (net)           1      -       -        -  
  U9_bus_ctrl_RC_CG_HIER_INST42/g13/A                         -      A      R     AND2X4          1  0.070   0.000    9.882  
#--------------------------------------------------------------------------------------------------------------------------
Path 34: MET (4.369 ns) Clock Gating Setup Check with Pin U8_syscop_RC_CG_HIER_INST40/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U8_syscop_RC_CG_HIER_INST40/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U8_syscop_RC_CG_HIER_INST40/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.727             -0.767
      Net Latency:+          0.533 (P)          0.907 (P)
          Arrival:=          9.806              5.140
 
Clock Gating Setup:-         0.000
    Required Time:=          9.806
     Launch Clock:-          5.140
        Data Path:-          0.296
            Slack:=          4.369
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------
# Timing Point                                              Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                   (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------
  clock                                                     -      clock  F     (arrival)       1  0.003   0.004    4.237  
  clock                                                     -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                                            -      A->Q   R     INX16           1  0.009   0.163    4.400  
  clock__L1_N0                                              -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                                            -      A->Q   F     INX8            3  0.061   0.058    4.458  
  clock__L2_N0                                              -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_3/Q                               -      A->Q   F     BUX1            1  0.083   0.126    4.584  
  CTS_52                                                    -      -      -     (net)           1      -       -        -  
  CTS_52__L1_I0/Q                                           -      A->Q   F     BUX4            1  0.074   0.115    4.699  
  CTS_52__L1_N0                                             -      -      -     (net)           1      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_20/Q                              -      A->Q   F     BUX16          49  0.078   0.124    4.823  
  CTS_51                                                    -      -      -     (net)          49      -       -        -  
  U8_syscop_RC_CG_HIER_INST40/CTS_cdb_BUF_clock_G0_L3_19/Q  -      A->Q   F     BUX0            1  0.096   0.164    4.987  
  U8_syscop_RC_CG_HIER_INST40/CTS_7                         -      -      -     (net)           1      -       -        -  
  U8_syscop_RC_CG_HIER_INST40/CTS_ccd_BUF_clock_G0_L4_33/Q  -      A->Q   F     BUX1            1  0.104   0.153    5.140  
  U8_syscop_RC_CG_HIER_INST40/CTS_6                         -      -      -     (net)           1      -       -        -  
  U8_syscop_RC_CG_HIER_INST40/enl_reg/Q                     -      GN->Q  F     DLLQX1          1  0.105   0.296    5.437  
  U8_syscop_RC_CG_HIER_INST40/enl                           -      -      -     (net)           1      -       -        -  
  U8_syscop_RC_CG_HIER_INST40/g12/B                         -      B      F     AND2X2          1  0.084   0.000    5.437  
#------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  clock                              -      clock  R     (arrival)       1  0.003   0.004    9.277  
  clock                              -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                     -      A->Q   F     INX16           1  0.009   0.141    9.418  
  clock__L1_N0                       -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                     -      A->Q   R     INX8            3  0.057   0.061    9.478  
  clock__L2_N0                       -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_3/Q        -      A->Q   R     BUX1            1  0.093   0.109    9.587  
  CTS_52                             -      -      -     (net)           1      -       -        -  
  CTS_52__L1_I0/Q                    -      A->Q   R     BUX4            1  0.079   0.104    9.691  
  CTS_52__L1_N0                      -      -      -     (net)           1      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_20/Q       -      A->Q   R     BUX16          49  0.085   0.115    9.806  
  CTS_51                             -      -      -     (net)          49      -       -        -  
  U8_syscop_RC_CG_HIER_INST40/g12/A  -      A      R     AND2X2         49  0.105   0.006    9.806  
#-------------------------------------------------------------------------------------------------
Path 35: MET (4.372 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST26/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST26/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST26/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.727             -0.767
      Net Latency:+          0.530 (P)          0.877 (P)
          Arrival:=          9.803              5.110
 
Clock Gating Setup:-         0.000
    Required Time:=          9.803
     Launch Clock:-          5.110
        Data Path:-          0.322
            Slack:=          4.372
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  F     (arrival)       1  0.003   0.004    4.237  
  clock                                                   -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                                          -      A->Q   R     INX16           1  0.009   0.163    4.400  
  clock__L1_N0                                            -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                                          -      A->Q   F     INX8            3  0.061   0.058    4.458  
  clock__L2_N0                                            -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_3/Q                             -      A->Q   F     BUX1            1  0.083   0.126    4.584  
  CTS_52                                                  -      -      -     (net)           1      -       -        -  
  CTS_52__L1_I0/Q                                         -      A->Q   F     BUX4            1  0.074   0.115    4.699  
  CTS_52__L1_N0                                           -      -      -     (net)           1      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_20/Q                            -      A->Q   F     BUX16          49  0.078   0.126    4.826  
  CTS_51                                                  -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST26/CTS_cdb_BUF_clock_G0_L3_34/Q  -      A->Q   F     BUX0            1  0.096   0.156    4.981  
  U7_banc_RC_CG_HIER_INST26/CTS_7                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST26/CTS_ccd_BUF_clock_G0_L4_63/Q  -      A->Q   F     BUX1            1  0.092   0.128    5.110  
  U7_banc_RC_CG_HIER_INST26/CTS_6                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST26/enl_reg/Q                     -      GN->Q  F     DLLQX1          1  0.073   0.322    5.431  
  U7_banc_RC_CG_HIER_INST26/enl                           -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST26/g13/B                         -      B      F     AND2X4          1  0.119   0.000    5.431  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       1  0.003   0.004    9.277  
  clock                            -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                   -      A->Q   F     INX16           1  0.009   0.141    9.418  
  clock__L1_N0                     -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                   -      A->Q   R     INX8            3  0.057   0.061    9.478  
  clock__L2_N0                     -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_3/Q      -      A->Q   R     BUX1            1  0.093   0.109    9.587  
  CTS_52                           -      -      -     (net)           1      -       -        -  
  CTS_52__L1_I0/Q                  -      A->Q   R     BUX4            1  0.079   0.104    9.691  
  CTS_52__L1_N0                    -      -      -     (net)           1      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_20/Q     -      A->Q   R     BUX16          49  0.085   0.112    9.803  
  CTS_51                           -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST26/g13/A  -      A      R     AND2X4         49  0.105   0.003    9.803  
#-----------------------------------------------------------------------------------------------
Path 36: MET (4.375 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST24/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST24/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST24/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.727             -0.767
      Net Latency:+          0.533 (P)          0.879 (P)
          Arrival:=          9.806              5.112
 
Clock Gating Setup:-         0.000
    Required Time:=          9.806
     Launch Clock:-          5.112
        Data Path:-          0.319
            Slack:=          4.375
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  F     (arrival)       1  0.003   0.004    4.237  
  clock                                                   -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                                          -      A->Q   R     INX16           1  0.009   0.163    4.400  
  clock__L1_N0                                            -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                                          -      A->Q   F     INX8            3  0.061   0.058    4.458  
  clock__L2_N0                                            -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_3/Q                             -      A->Q   F     BUX1            1  0.083   0.126    4.584  
  CTS_52                                                  -      -      -     (net)           1      -       -        -  
  CTS_52__L1_I0/Q                                         -      A->Q   F     BUX4            1  0.074   0.115    4.699  
  CTS_52__L1_N0                                           -      -      -     (net)           1      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_20/Q                            -      A->Q   F     BUX16          49  0.078   0.125    4.824  
  CTS_51                                                  -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST24/CTS_cdb_BUF_clock_G0_L3_36/Q  -      A->Q   F     BUX0            1  0.096   0.160    4.985  
  U7_banc_RC_CG_HIER_INST24/CTS_7                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST24/CTS_ccd_BUF_clock_G0_L4_67/Q  -      A->Q   F     BUX1            1  0.098   0.127    5.112  
  U7_banc_RC_CG_HIER_INST24/CTS_6                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST24/enl_reg/Q                     -      GN->Q  F     DLLQX1          1  0.070   0.319    5.431  
  U7_banc_RC_CG_HIER_INST24/enl                           -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST24/g13/B                         -      B      F     AND2X4          1  0.117   0.000    5.431  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       1  0.003   0.004    9.277  
  clock                            -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                   -      A->Q   F     INX16           1  0.009   0.141    9.418  
  clock__L1_N0                     -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                   -      A->Q   R     INX8            3  0.057   0.061    9.478  
  clock__L2_N0                     -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_3/Q      -      A->Q   R     BUX1            1  0.093   0.109    9.587  
  CTS_52                           -      -      -     (net)           1      -       -        -  
  CTS_52__L1_I0/Q                  -      A->Q   R     BUX4            1  0.079   0.104    9.691  
  CTS_52__L1_N0                    -      -      -     (net)           1      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_20/Q     -      A->Q   R     BUX16          49  0.085   0.115    9.806  
  CTS_51                           -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST24/g13/A  -      A      R     AND2X4         49  0.105   0.006    9.806  
#-----------------------------------------------------------------------------------------------
Path 37: MET (4.379 ns) Clock Gating Setup Check with Pin U8_syscop_RC_CG_HIER_INST41/g12/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U8_syscop_RC_CG_HIER_INST41/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U8_syscop_RC_CG_HIER_INST41/g12/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.727             -0.767
      Net Latency:+          0.531 (P)          0.852 (P)
          Arrival:=          9.804              5.085
 
Clock Gating Setup:-         0.000
    Required Time:=          9.804
     Launch Clock:-          5.085
        Data Path:-          0.340
            Slack:=          4.379
     Timing Path:

#------------------------------------------------------------------------------------------------------------------------
# Timing Point                                              Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                   (ns)    (ns)     (ns)  
#------------------------------------------------------------------------------------------------------------------------
  clock                                                     -      clock  F     (arrival)       1  0.003   0.004    4.237  
  clock                                                     -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                                            -      A->Q   R     INX16           1  0.009   0.163    4.400  
  clock__L1_N0                                              -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                                            -      A->Q   F     INX8            3  0.061   0.058    4.458  
  clock__L2_N0                                              -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_3/Q                               -      A->Q   F     BUX1            1  0.083   0.126    4.584  
  CTS_52                                                    -      -      -     (net)           1      -       -        -  
  CTS_52__L1_I0/Q                                           -      A->Q   F     BUX4            1  0.074   0.115    4.699  
  CTS_52__L1_N0                                             -      -      -     (net)           1      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_20/Q                              -      A->Q   F     BUX16          49  0.078   0.127    4.826  
  CTS_51                                                    -      -      -     (net)          49      -       -        -  
  U8_syscop_RC_CG_HIER_INST41/CTS_cdb_BUF_clock_G0_L3_18/Q  -      A->Q   F     BUX0            1  0.096   0.147    4.973  
  U8_syscop_RC_CG_HIER_INST41/CTS_7                         -      -      -     (net)           1      -       -        -  
  U8_syscop_RC_CG_HIER_INST41/CTS_ccd_BUF_clock_G0_L4_31/Q  -      A->Q   F     BUX1            1  0.080   0.112    5.085  
  U8_syscop_RC_CG_HIER_INST41/CTS_6                         -      -      -     (net)           1      -       -        -  
  U8_syscop_RC_CG_HIER_INST41/enl_reg/Q                     -      GN->Q  F     DLLQX1          1  0.056   0.340    5.425  
  U8_syscop_RC_CG_HIER_INST41/enl                           -      -      -     (net)           1      -       -        -  
  U8_syscop_RC_CG_HIER_INST41/g12/B                         -      B      F     AND2X2          1  0.142   0.001    5.425  
#------------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-------------------------------------------------------------------------------------------------
# Timing Point                       Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                            (ns)    (ns)     (ns)  
#-------------------------------------------------------------------------------------------------
  clock                              -      clock  R     (arrival)       1  0.003   0.004    9.277  
  clock                              -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                     -      A->Q   F     INX16           1  0.009   0.141    9.418  
  clock__L1_N0                       -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                     -      A->Q   R     INX8            3  0.057   0.061    9.478  
  clock__L2_N0                       -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_3/Q        -      A->Q   R     BUX1            1  0.093   0.109    9.587  
  CTS_52                             -      -      -     (net)           1      -       -        -  
  CTS_52__L1_I0/Q                    -      A->Q   R     BUX4            1  0.079   0.104    9.691  
  CTS_52__L1_N0                      -      -      -     (net)           1      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_20/Q       -      A->Q   R     BUX16          49  0.085   0.113    9.804  
  CTS_51                             -      -      -     (net)          49      -       -        -  
  U8_syscop_RC_CG_HIER_INST41/g12/A  -      A      R     AND2X2         49  0.105   0.005    9.804  
#-------------------------------------------------------------------------------------------------
Path 38: MET (4.393 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST19/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST19/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST19/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.727             -0.767
      Net Latency:+          0.532 (P)          0.871 (P)
          Arrival:=          9.805              5.104
 
Clock Gating Setup:-         0.000
    Required Time:=          9.805
     Launch Clock:-          5.104
        Data Path:-          0.308
            Slack:=          4.393
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  F     (arrival)       1  0.003   0.004    4.237  
  clock                                                   -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                                          -      A->Q   R     INX16           1  0.009   0.163    4.400  
  clock__L1_N0                                            -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                                          -      A->Q   F     INX8            3  0.061   0.058    4.458  
  clock__L2_N0                                            -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_3/Q                             -      A->Q   F     BUX1            1  0.083   0.126    4.584  
  CTS_52                                                  -      -      -     (net)           1      -       -        -  
  CTS_52__L1_I0/Q                                         -      A->Q   F     BUX4            1  0.074   0.115    4.699  
  CTS_52__L1_N0                                           -      -      -     (net)           1      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_20/Q                            -      A->Q   F     BUX16          49  0.078   0.123    4.822  
  CTS_51                                                  -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST19/CTS_cdb_BUF_clock_G0_L3_41/Q  -      A->Q   F     BUX0            1  0.096   0.158    4.981  
  U7_banc_RC_CG_HIER_INST19/CTS_7                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST19/CTS_ccd_BUF_clock_G0_L4_77/Q  -      A->Q   F     BUX1            1  0.096   0.124    5.104  
  U7_banc_RC_CG_HIER_INST19/CTS_6                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST19/enl_reg/Q                     -      GN->Q  F     DLLQX1          1  0.066   0.308    5.412  
  U7_banc_RC_CG_HIER_INST19/enl                           -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST19/g13/B                         -      B      F     AND2X4          1  0.107   0.000    5.412  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       1  0.003   0.004    9.277  
  clock                            -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                   -      A->Q   F     INX16           1  0.009   0.141    9.418  
  clock__L1_N0                     -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                   -      A->Q   R     INX8            3  0.057   0.061    9.478  
  clock__L2_N0                     -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_3/Q      -      A->Q   R     BUX1            1  0.093   0.109    9.587  
  CTS_52                           -      -      -     (net)           1      -       -        -  
  CTS_52__L1_I0/Q                  -      A->Q   R     BUX4            1  0.079   0.104    9.691  
  CTS_52__L1_N0                    -      -      -     (net)           1      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_20/Q     -      A->Q   R     BUX16          49  0.085   0.114    9.805  
  CTS_51                           -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST19/g13/A  -      A      R     AND2X4         49  0.105   0.006    9.805  
#-----------------------------------------------------------------------------------------------
Path 39: MET (4.403 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST32/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST32/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST32/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.727             -0.767
      Net Latency:+          0.533 (P)          0.853 (P)
          Arrival:=          9.805              5.086
 
Clock Gating Setup:-         0.000
    Required Time:=          9.805
     Launch Clock:-          5.086
        Data Path:-          0.316
            Slack:=          4.403
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  F     (arrival)       1  0.003   0.004    4.237  
  clock                                                   -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                                          -      A->Q   R     INX16           1  0.009   0.163    4.400  
  clock__L1_N0                                            -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                                          -      A->Q   F     INX8            3  0.061   0.058    4.458  
  clock__L2_N0                                            -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_3/Q                             -      A->Q   F     BUX1            1  0.083   0.126    4.584  
  CTS_52                                                  -      -      -     (net)           1      -       -        -  
  CTS_52__L1_I0/Q                                         -      A->Q   F     BUX4            1  0.074   0.115    4.699  
  CTS_52__L1_N0                                           -      -      -     (net)           1      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_20/Q                            -      A->Q   F     BUX16          49  0.078   0.127    4.826  
  CTS_51                                                  -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST32/CTS_ccd_BUF_clock_G0_L3_28/Q  -      A->Q   F     BUX0            1  0.096   0.146    4.971  
  U7_banc_RC_CG_HIER_INST32/CTS_7                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST32/CTS_cdb_BUF_clock_G0_L4_51/Q  -      A->Q   F     BUX1            1  0.079   0.115    5.086  
  U7_banc_RC_CG_HIER_INST32/CTS_6                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST32/enl_reg/Q                     -      GN->Q  F     DLLQX1          1  0.060   0.316    5.402  
  U7_banc_RC_CG_HIER_INST32/enl                           -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST32/g13/B                         -      B      F     AND2X4          1  0.117   0.000    5.402  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       1  0.003   0.004    9.277  
  clock                            -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                   -      A->Q   F     INX16           1  0.009   0.141    9.418  
  clock__L1_N0                     -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                   -      A->Q   R     INX8            3  0.057   0.061    9.478  
  clock__L2_N0                     -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_3/Q      -      A->Q   R     BUX1            1  0.093   0.109    9.587  
  CTS_52                           -      -      -     (net)           1      -       -        -  
  CTS_52__L1_I0/Q                  -      A->Q   R     BUX4            1  0.079   0.104    9.691  
  CTS_52__L1_N0                    -      -      -     (net)           1      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_20/Q     -      A->Q   R     BUX16          49  0.085   0.114    9.805  
  CTS_51                           -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST32/g13/A  -      A      R     AND2X4         49  0.105   0.006    9.805  
#-----------------------------------------------------------------------------------------------
Path 40: MET (4.406 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST22/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST22/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST22/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.727             -0.767
      Net Latency:+          0.534 (P)          0.858 (P)
          Arrival:=          9.807              5.091
 
Clock Gating Setup:-         0.000
    Required Time:=          9.807
     Launch Clock:-          5.091
        Data Path:-          0.309
            Slack:=          4.406
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  F     (arrival)       1  0.003   0.004    4.237  
  clock                                                   -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                                          -      A->Q   R     INX16           1  0.009   0.163    4.400  
  clock__L1_N0                                            -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                                          -      A->Q   F     INX8            3  0.061   0.058    4.458  
  clock__L2_N0                                            -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_3/Q                             -      A->Q   F     BUX1            1  0.083   0.126    4.584  
  CTS_52                                                  -      -      -     (net)           1      -       -        -  
  CTS_52__L1_I0/Q                                         -      A->Q   F     BUX4            1  0.074   0.115    4.699  
  CTS_52__L1_N0                                           -      -      -     (net)           1      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_20/Q                            -      A->Q   F     BUX16          49  0.078   0.127    4.826  
  CTS_51                                                  -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST22/CTS_ccd_BUF_clock_G0_L3_38/Q  -      A->Q   F     BUX0            1  0.096   0.152    4.978  
  U7_banc_RC_CG_HIER_INST22/CTS_7                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST22/CTS_cdb_BUF_clock_G0_L4_71/Q  -      A->Q   F     BUX1            1  0.086   0.114    5.091  
  U7_banc_RC_CG_HIER_INST22/CTS_6                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST22/enl_reg/Q                     -      GN->Q  F     DLLQX1          1  0.056   0.309    5.401  
  U7_banc_RC_CG_HIER_INST22/enl                           -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST22/g13/B                         -      B      F     AND2X4          1  0.111   0.000    5.401  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       1  0.003   0.004    9.277  
  clock                            -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                   -      A->Q   F     INX16           1  0.009   0.141    9.418  
  clock__L1_N0                     -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                   -      A->Q   R     INX8            3  0.057   0.061    9.478  
  clock__L2_N0                     -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_3/Q      -      A->Q   R     BUX1            1  0.093   0.109    9.587  
  CTS_52                           -      -      -     (net)           1      -       -        -  
  CTS_52__L1_I0/Q                  -      A->Q   R     BUX4            1  0.079   0.104    9.691  
  CTS_52__L1_N0                    -      -      -     (net)           1      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_20/Q     -      A->Q   R     BUX16          49  0.085   0.116    9.807  
  CTS_51                           -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST22/g13/A  -      A      R     AND2X4         49  0.105   0.007    9.807  
#-----------------------------------------------------------------------------------------------
Path 41: MET (4.427 ns) Clock Gating Setup Check with Pin U7_banc_RC_CG_HIER_INST31/g13/A->B 
             View:default_emulate_view
            Group:reg2cgate
       Startpoint:(F) U7_banc_RC_CG_HIER_INST31/enl_reg/GN
            Clock:(F) clock
         Endpoint:(F) U7_banc_RC_CG_HIER_INST31/g13/B
            Clock:(R) clock
 
                           Capture             Launch
       Clock Edge:+         10.000              5.000
      Src Latency:+         -0.727             -0.767
      Net Latency:+          0.535 (P)          0.853 (P)
          Arrival:=          9.808              5.086
 
Clock Gating Setup:-         0.000
    Required Time:=          9.808
     Launch Clock:-          5.086
        Data Path:-          0.294
            Slack:=          4.427
     Timing Path:

#----------------------------------------------------------------------------------------------------------------------
# Timing Point                                            Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                                                 (ns)    (ns)     (ns)  
#----------------------------------------------------------------------------------------------------------------------
  clock                                                   -      clock  F     (arrival)       1  0.003   0.004    4.237  
  clock                                                   -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                                          -      A->Q   R     INX16           1  0.009   0.163    4.400  
  clock__L1_N0                                            -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                                          -      A->Q   F     INX8            3  0.061   0.058    4.458  
  clock__L2_N0                                            -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_3/Q                             -      A->Q   F     BUX1            1  0.083   0.126    4.584  
  CTS_52                                                  -      -      -     (net)           1      -       -        -  
  CTS_52__L1_I0/Q                                         -      A->Q   F     BUX4            1  0.074   0.115    4.699  
  CTS_52__L1_N0                                           -      -      -     (net)           1      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_20/Q                            -      A->Q   F     BUX16          49  0.078   0.126    4.826  
  CTS_51                                                  -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST31/CTS_cdb_BUF_clock_G0_L3_29/Q  -      A->Q   F     BUX0            1  0.096   0.147    4.972  
  U7_banc_RC_CG_HIER_INST31/CTS_7                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST31/CTS_ccd_BUF_clock_G0_L4_53/Q  -      A->Q   F     BUX1            1  0.080   0.114    5.086  
  U7_banc_RC_CG_HIER_INST31/CTS_6                         -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST31/enl_reg/Q                     -      GN->Q  F     DLLQX1          1  0.058   0.294    5.381  
  U7_banc_RC_CG_HIER_INST31/enl                           -      -      -     (net)           1      -       -        -  
  U7_banc_RC_CG_HIER_INST31/g13/B                         -      B      F     AND2X2          1  0.095   0.000    5.381  
#----------------------------------------------------------------------------------------------------------------------
     Other End Path:

#-----------------------------------------------------------------------------------------------
# Timing Point                     Flags  Arc    Edge  Cell       Fanout  Trans   Delay  Arrival  
#                                                                          (ns)    (ns)     (ns)  
#-----------------------------------------------------------------------------------------------
  clock                            -      clock  R     (arrival)       1  0.003   0.004    9.277  
  clock                            -      -      -     (net)           1      -       -        -  
  clock__L1_I0/Q                   -      A->Q   F     INX16           1  0.009   0.141    9.418  
  clock__L1_N0                     -      -      -     (net)           1      -       -        -  
  clock__L2_I0/Q                   -      A->Q   R     INX8            3  0.057   0.061    9.478  
  clock__L2_N0                     -      -      -     (net)           3      -       -        -  
  CTS_csf_BUF_clock_G0_L1_3/Q      -      A->Q   R     BUX1            1  0.093   0.109    9.587  
  CTS_52                           -      -      -     (net)           1      -       -        -  
  CTS_52__L1_I0/Q                  -      A->Q   R     BUX4            1  0.079   0.104    9.691  
  CTS_52__L1_N0                    -      -      -     (net)           1      -       -        -  
  CTS_ccl_BUF_clock_G0_L2_20/Q     -      A->Q   R     BUX16          49  0.085   0.117    9.808  
  CTS_51                           -      -      -     (net)          49      -       -        -  
  U7_banc_RC_CG_HIER_INST31/g13/A  -      A      R     AND2X2         49  0.105   0.008    9.808  
#-----------------------------------------------------------------------------------------------

