$date
  Wed Oct 15 14:59:08 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module mux_4x1_tb $end
$var reg 2 ! selectt[1:0] $end
$var reg 4 " input[3:0] $end
$var reg 1 # output $end
$scope module uut_mux $end
$var reg 4 $ i[3:0] $end
$var reg 2 % s[1:0] $end
$var reg 1 & o $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b00 !
b0000 "
0#
b0000 $
b00 %
0&
#10000000
b0001 "
1#
b0001 $
1&
#20000000
b01 !
0#
b01 %
0&
#30000000
b0011 "
1#
b0011 $
1&
#40000000
b1001 "
0#
b1001 $
0&
#50000000
b10 !
b10 %
#60000000
b1101 "
1#
b1101 $
1&
#70000000
b0000 "
0#
b0000 $
0&
#80000000
b11 !
b11 %
#90000000
b1000 "
1#
b1000 $
1&
#100000000
b1100 "
b1100 $
