\hypertarget{struct_f_l_a_s_h___type_def}{}\doxysection{FLASH\+\_\+\+Type\+Def Struct Reference}
\label{struct_f_l_a_s_h___type_def}\index{FLASH\_TypeDef@{FLASH\_TypeDef}}


FLASH Registers.  




{\ttfamily \#include $<$stm32f722xx.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a9cb55206b29a8c16354747c556ab8bea}{ACR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a84c491be6c66b1d5b6a2efd0740b3d0c}{KEYR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_afc4900646681dfe1ca43133d376c4423}{OPTKEYR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}{SR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_acfef9b6d7da4271943edc04d7dfdf595}{OPTCR}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a1dddf235f246a1d4e7e5084cd51e2dd0}{OPTCR1}}
\item 
\mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_f_l_a_s_h___type_def_a9665b73ccf809971dfcc9e20643b0fba}{OPTCR2}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
FLASH Registers. 

Definition at line \mbox{\hyperlink{stm32f722xx_8h_source_l00367}{367}} of file \mbox{\hyperlink{stm32f722xx_8h_source}{stm32f722xx.\+h}}.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_f_l_a_s_h___type_def_a9cb55206b29a8c16354747c556ab8bea}\label{struct_f_l_a_s_h___type_def_a9cb55206b29a8c16354747c556ab8bea}} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!ACR@{ACR}}
\index{ACR@{ACR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{ACR}{ACR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t ACR}

FLASH access control register, Address offset\+: 0x00 

Definition at line \mbox{\hyperlink{stm32f722xx_8h_source_l00369}{369}} of file \mbox{\hyperlink{stm32f722xx_8h_source}{stm32f722xx.\+h}}.

\mbox{\Hypertarget{struct_f_l_a_s_h___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}\label{struct_f_l_a_s_h___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!CR@{CR}}
\index{CR@{CR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR}

FLASH control register, Address offset\+: 0x10 

Definition at line \mbox{\hyperlink{stm32f722xx_8h_source_l00373}{373}} of file \mbox{\hyperlink{stm32f722xx_8h_source}{stm32f722xx.\+h}}.

\mbox{\Hypertarget{struct_f_l_a_s_h___type_def_a84c491be6c66b1d5b6a2efd0740b3d0c}\label{struct_f_l_a_s_h___type_def_a84c491be6c66b1d5b6a2efd0740b3d0c}} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!KEYR@{KEYR}}
\index{KEYR@{KEYR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{KEYR}{KEYR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t KEYR}

FLASH key register, Address offset\+: 0x04 

Definition at line \mbox{\hyperlink{stm32f722xx_8h_source_l00370}{370}} of file \mbox{\hyperlink{stm32f722xx_8h_source}{stm32f722xx.\+h}}.

\mbox{\Hypertarget{struct_f_l_a_s_h___type_def_acfef9b6d7da4271943edc04d7dfdf595}\label{struct_f_l_a_s_h___type_def_acfef9b6d7da4271943edc04d7dfdf595}} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!OPTCR@{OPTCR}}
\index{OPTCR@{OPTCR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{OPTCR}{OPTCR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t OPTCR}

FLASH option control register , Address offset\+: 0x14 

Definition at line \mbox{\hyperlink{stm32f722xx_8h_source_l00374}{374}} of file \mbox{\hyperlink{stm32f722xx_8h_source}{stm32f722xx.\+h}}.

\mbox{\Hypertarget{struct_f_l_a_s_h___type_def_a1dddf235f246a1d4e7e5084cd51e2dd0}\label{struct_f_l_a_s_h___type_def_a1dddf235f246a1d4e7e5084cd51e2dd0}} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!OPTCR1@{OPTCR1}}
\index{OPTCR1@{OPTCR1}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{OPTCR1}{OPTCR1}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t OPTCR1}

FLASH option control register 1 , Address offset\+: 0x18 

Definition at line \mbox{\hyperlink{stm32f722xx_8h_source_l00375}{375}} of file \mbox{\hyperlink{stm32f722xx_8h_source}{stm32f722xx.\+h}}.

\mbox{\Hypertarget{struct_f_l_a_s_h___type_def_a9665b73ccf809971dfcc9e20643b0fba}\label{struct_f_l_a_s_h___type_def_a9665b73ccf809971dfcc9e20643b0fba}} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!OPTCR2@{OPTCR2}}
\index{OPTCR2@{OPTCR2}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{OPTCR2}{OPTCR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t OPTCR2}

FLASH option control register 2 , Address offset\+: 0x1C 

Definition at line \mbox{\hyperlink{stm32f722xx_8h_source_l00376}{376}} of file \mbox{\hyperlink{stm32f722xx_8h_source}{stm32f722xx.\+h}}.

\mbox{\Hypertarget{struct_f_l_a_s_h___type_def_afc4900646681dfe1ca43133d376c4423}\label{struct_f_l_a_s_h___type_def_afc4900646681dfe1ca43133d376c4423}} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!OPTKEYR@{OPTKEYR}}
\index{OPTKEYR@{OPTKEYR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{OPTKEYR}{OPTKEYR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t OPTKEYR}

FLASH option key register, Address offset\+: 0x08 

Definition at line \mbox{\hyperlink{stm32f722xx_8h_source_l00371}{371}} of file \mbox{\hyperlink{stm32f722xx_8h_source}{stm32f722xx.\+h}}.

\mbox{\Hypertarget{struct_f_l_a_s_h___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}\label{struct_f_l_a_s_h___type_def_af6aca2bbd40c0fb6df7c3aebe224a360}} 
\index{FLASH\_TypeDef@{FLASH\_TypeDef}!SR@{SR}}
\index{SR@{SR}!FLASH\_TypeDef@{FLASH\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SR}{SR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t SR}

FLASH status register, Address offset\+: 0x0C 

Definition at line \mbox{\hyperlink{stm32f722xx_8h_source_l00372}{372}} of file \mbox{\hyperlink{stm32f722xx_8h_source}{stm32f722xx.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Autodrone32/\+Libraries/\+CMSIS/\+Device/\+ST/\+STM32\+F7xx/\+Include/\mbox{\hyperlink{stm32f722xx_8h}{stm32f722xx.\+h}}\end{DoxyCompactItemize}
