lu_refsrc_7_Isrc_13_14_3_refsnk_7.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc0 < B0) then 0 else (3 * 5))
lu_refsrc_7_Isrc_13_14_3_refsnk_7.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc0 < B0) then 0 else (3 * 5))
lu_refsrc_2_Isrc_19_17_1_refsnk_3.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc0 < B0) then 0 else Isrc1)
lu_refsrc_2_Isrc_19_17_1_refsnk_3.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc0 < B0) then 0 else Isrc1)
lu_refsrc_5_Isrc_18_7_refsnk_6.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B0 < Isrc0) then 0 else Isrc1)
lu_refsrc_5_Isrc_18_7_refsnk_6.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B0 < Isrc0) then 0 else Isrc1)
lu_refsrc_8_Isrc_11_16_10_refsnk_8.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else (B0 - 3))
lu_refsrc_8_Isrc_11_16_10_refsnk_8.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else (B0 - 3))
lu_refsrc_1_Isrc_15_8_7_refsnk_1.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc0 < B0) then 0 else (Isrc0 - 6))
lu_refsrc_1_Isrc_15_8_7_refsnk_1.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc0 < B0) then 0 else (Isrc0 - 6))
lu_refsrc_8_Isrc_7_15_3_refsnk_8.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else (Isrc1 - 3))
lu_refsrc_8_Isrc_7_15_3_refsnk_8.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else (Isrc1 - 3))
lu_refsrc_2_Isrc_12_3_0_refsnk_3.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc0 < B0) then 0 else 3)
lu_refsrc_2_Isrc_12_3_0_refsnk_3.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc0 < B0) then 0 else 3)
lu_refsrc_0_Isrc_11_8_5_refsnk_0.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc0 < B0) then 0 else Isrc1)
lu_refsrc_0_Isrc_11_8_5_refsnk_0.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc0 < B0) then 0 else Isrc1)
lu_refsrc_3_Isrc_15_11_1_refsnk_2.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc0 < B0) then 0 else Isrc1)
lu_refsrc_3_Isrc_15_11_1_refsnk_2.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc0 < B0) then 0 else Isrc1)
lu_refsrc_9_Isrc_9_18_7_refsnk_10.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else Isrc1)
lu_refsrc_9_Isrc_9_18_7_refsnk_10.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else Isrc1)
lu_refsrc_4_Isrc_14_8_refsnk_1.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B0 < Isrc0) then 0 else (Isrc0 - 5))
lu_refsrc_4_Isrc_14_8_refsnk_1.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B0 < Isrc0) then 0 else (Isrc0 - 5))
lu_refsrc_5_Isrc_15_9_refsnk_6.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B0 < Isrc0) then 0 else Isrc1)
lu_refsrc_5_Isrc_15_9_refsnk_6.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B0 < Isrc0) then 0 else Isrc1)
lu_refsrc_5_Isrc_19_3_refsnk_6.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B0 < Isrc0) then 0 else 3)
lu_refsrc_5_Isrc_19_3_refsnk_6.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B0 < Isrc0) then 0 else 3)
lu_refsrc_4_Isrc_7_1_refsnk_1.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B0 < Isrc0) then 0 else 2)
lu_refsrc_4_Isrc_7_1_refsnk_1.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B0 < Isrc0) then 0 else 2)
lu_refsrc_0_Isrc_17_7_4_refsnk_2.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc0 < B0) then 0 else Isrc1)
lu_refsrc_0_Isrc_17_7_4_refsnk_2.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc0 < B0) then 0 else Isrc1)
lu_refsrc_6_Isrc_16_6_refsnk_2.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc0 < B0) then 0 else (3 + 4))
lu_refsrc_6_Isrc_16_6_refsnk_2.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc0 < B0) then 0 else (3 + 4))
lu_refsrc_8_Isrc_15_18_10_refsnk_8.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else (B0 - 1))
lu_refsrc_8_Isrc_15_18_10_refsnk_8.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else (B0 - 1))
lu_refsrc_2_Isrc_16_6_3_refsnk_3.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc0 < B0) then 0 else 6)
lu_refsrc_2_Isrc_16_6_3_refsnk_3.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc0 < B0) then 0 else 6)
lu_refsrc_6_Isrc_14_0_refsnk_0.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B0 < Isrc0) then 0 else 1)
lu_refsrc_6_Isrc_14_0_refsnk_0.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B0 < Isrc0) then 0 else 1)
lu_refsrc_8_Isrc_6_17_1_refsnk_8.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else (B0 - 2))
lu_refsrc_8_Isrc_6_17_1_refsnk_8.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else (B0 - 2))
lu_refsrc_10_Isrc_17_17_9_refsnk_9.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else Isrc1)
lu_refsrc_10_Isrc_17_17_9_refsnk_9.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else Isrc1)
lu_refsrc_2_Isrc_4_1_0_refsnk_3.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc0 < B0) then 0 else 1)
lu_refsrc_2_Isrc_4_1_0_refsnk_3.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc0 < B0) then 0 else 1)
lu_refsrc_3_Isrc_19_14_10_refsnk_2.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc0 < B0) then 0 else Isrc1)
lu_refsrc_3_Isrc_19_14_10_refsnk_2.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc0 < B0) then 0 else Isrc1)
lu_refsrc_9_Isrc_3_19_2_refsnk_10.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else Isrc1)
lu_refsrc_9_Isrc_3_19_2_refsnk_10.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else Isrc1)
lu_refsrc_10_Isrc_15_17_13_refsnk_9.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else Isrc1)
lu_refsrc_10_Isrc_15_17_13_refsnk_9.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else Isrc1)
lu_refsrc_8_Isrc_1_9_0_refsnk_8.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else (2 * 5))
lu_refsrc_8_Isrc_1_9_0_refsnk_8.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else (2 * 5))
lu_refsrc_6_Isrc_4_0_refsnk_0.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc0 < B0) then 0 else 1)
lu_refsrc_6_Isrc_4_0_refsnk_0.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc0 < B0) then 0 else 1)
lu_refsrc_10_Isrc_5_13_1_refsnk_9.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else Isrc1)
lu_refsrc_10_Isrc_5_13_1_refsnk_9.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else Isrc1)
lu_refsrc_4_Isrc_16_2_refsnk_1.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc0 < B0) then 0 else 3)
lu_refsrc_4_Isrc_16_2_refsnk_1.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc0 < B0) then 0 else 3)
lu_refsrc_8_Isrc_15_16_9_refsnk_8.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else (B0 - 3))
lu_refsrc_8_Isrc_15_16_9_refsnk_8.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else (B0 - 3))
lu_refsrc_5_Isrc_12_9_refsnk_6.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc0 < B0) then 0 else Isrc1)
lu_refsrc_5_Isrc_12_9_refsnk_6.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc0 < B0) then 0 else Isrc1)
lu_refsrc_2_Isrc_19_9_8_refsnk_3.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc0 < B0) then 0 else Isrc1)
lu_refsrc_2_Isrc_19_9_8_refsnk_3.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc0 < B0) then 0 else Isrc1)
lu_refsrc_10_Isrc_9_11_6_refsnk_9.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc0 < B0) then 0 else Isrc1)
lu_refsrc_10_Isrc_9_11_6_refsnk_9.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc0 < B0) then 0 else Isrc1)
lu_refsrc_5_Isrc_18_2_refsnk_6.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B0 < Isrc0) then 0 else 2)
lu_refsrc_5_Isrc_18_2_refsnk_6.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B0 < Isrc0) then 0 else 2)
lu_refsrc_1_Isrc_18_2_0_refsnk_1.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc0 < B0) then 0 else 3)
lu_refsrc_1_Isrc_18_2_0_refsnk_1.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc0 < B0) then 0 else 3)
lu_refsrc_4_Isrc_17_3_refsnk_4.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B0 < Isrc0) then 0 else 3)
lu_refsrc_4_Isrc_17_3_refsnk_4.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B0 < Isrc0) then 0 else 3)
lu_refsrc_10_Isrc_18_19_2_refsnk_9.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc0 < B0) then 0 else Isrc1)
lu_refsrc_10_Isrc_18_19_2_refsnk_9.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc0 < B0) then 0 else Isrc1)
lu_refsrc_10_Isrc_9_15_1_refsnk_9.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else Isrc1)
lu_refsrc_10_Isrc_9_15_1_refsnk_9.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else Isrc1)
lu_refsrc_7_Isrc_6_19_4_refsnk_7.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else Isrc1)
lu_refsrc_7_Isrc_6_19_4_refsnk_7.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else Isrc1)
lu_refsrc_2_Isrc_19_14_3_refsnk_3.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc0 < B0) then 0 else Isrc1)
lu_refsrc_2_Isrc_19_14_3_refsnk_3.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc0 < B0) then 0 else Isrc1)
lu_refsrc_9_Isrc_13_14_12_refsnk_10.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc0 < B0) then 0 else Isrc1)
lu_refsrc_9_Isrc_13_14_12_refsnk_10.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc0 < B0) then 0 else Isrc1)
lu_refsrc_2_Isrc_9_6_1_refsnk_3.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc0 < B0) then 0 else 6)
lu_refsrc_2_Isrc_9_6_1_refsnk_3.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc0 < B0) then 0 else 6)
lu_refsrc_5_Isrc_15_14_refsnk_6.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B0 < Isrc1) then 0 else Isrc1)
lu_refsrc_5_Isrc_15_14_refsnk_6.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B0 < Isrc1) then 0 else Isrc1)
lu_refsrc_1_Isrc_14_13_7_refsnk_8.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc0 < B0) then 0 else Isrc0)
lu_refsrc_1_Isrc_14_13_7_refsnk_8.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc0 < B0) then 0 else Isrc0)
lu_refsrc_0_Isrc_14_5_1_refsnk_0.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc0 < B0) then 0 else 5)
lu_refsrc_0_Isrc_14_5_1_refsnk_0.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc0 < B0) then 0 else 5)
lu_refsrc_8_Isrc_2_11_1_refsnk_8.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else (Isrc1 - 3))
lu_refsrc_8_Isrc_2_11_1_refsnk_8.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else (Isrc1 - 3))
lu_refsrc_6_Isrc_17_2_refsnk_0.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B0 < Isrc0) then 0 else 3)
lu_refsrc_6_Isrc_17_2_refsnk_0.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (B0 < Isrc0) then 0 else 3)
lu_refsrc_7_Isrc_9_9_7_refsnk_7.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else (2 * 5))
lu_refsrc_7_Isrc_9_9_7_refsnk_7.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc1 < B0) then 0 else (2 * 5))
lu_refsrc_0_Isrc_14_7_4_refsnk_2.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc0 < B0) then 0 else Isrc1)
lu_refsrc_0_Isrc_14_7_4_refsnk_2.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if (Isrc0 < B0) then 0 else Isrc1)
lu_refsrc_7_Isrc_12_15_3_refsnk_7.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 + B0) < (Isrc1 + Isrc1)) then 0 else (B0 - 4))
lu_refsrc_7_Isrc_12_15_3_refsnk_7.Isnk1.CLS32_DS8.ris_refsrc_Isrc_Psrc_refsnk_Isnk_Psnk Prog: (if ((Isrc0 + B0) < (Isrc1 + Isrc1)) then 0 else (B0 - 4))
