<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="JK01.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="JK01_TB_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="JK01_summary.html"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="JK01_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="JK01_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="JK01_tb_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="JK_FF_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="jk01.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="jk01.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="jk01.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="jk01.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="jk01.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="jk01.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="jk01.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="jk01.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="jk01.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="jk01.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="jk01.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="jk01.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="jk01.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="jk01.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="jk01.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="jk01.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="jk01.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="jk01.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="jk01.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="jk01_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="jk01_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="jk01_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="jk01_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="jk01_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="jk01_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="jk01_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="jk01_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="jk01_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="jk01_par.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="jk01_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="jk01_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="jk01_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="jk01_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1628451504" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1628451504">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1628451605" xil_pn:in_ck="3508817379388298625" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1628451605">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="JK01.vhd"/>
      <outfile xil_pn:name="JK01_TB.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1628451504" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="7177896090810707665" xil_pn:start_ts="1628451504">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1628451504" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="5521369788039946121" xil_pn:start_ts="1628451504">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1628451504" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="4284395437573173856" xil_pn:start_ts="1628451504">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1628451608" xil_pn:in_ck="3508817379388298625" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1628451608">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="JK01.vhd"/>
      <outfile xil_pn:name="JK01_TB.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1628451611" xil_pn:in_ck="3508817379388298625" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="9188560220539666767" xil_pn:start_ts="1628451608">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="JK01_tb_beh.prj"/>
      <outfile xil_pn:name="JK01_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1628451611" xil_pn:in_ck="-8720600566011269090" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-2962453945680898820" xil_pn:start_ts="1628451611">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="JK01_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1628451246" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1628451246">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1628451246" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3846894788604001073" xil_pn:start_ts="1628451246">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1628451246" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="4284395437573173856" xil_pn:start_ts="1628451246">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1628451246" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1628451246">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1628451246" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-2859494937179041159" xil_pn:start_ts="1628451246">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1628451246" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="4779560239316253549" xil_pn:start_ts="1628451246">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1628451246" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-4938145392923754454" xil_pn:start_ts="1628451246">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1628451252" xil_pn:in_ck="3252563272102" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="-4595951489896343010" xil_pn:start_ts="1628451246">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="jk01.lso"/>
      <outfile xil_pn:name="jk01.ngc"/>
      <outfile xil_pn:name="jk01.ngr"/>
      <outfile xil_pn:name="jk01.prj"/>
      <outfile xil_pn:name="jk01.stx"/>
      <outfile xil_pn:name="jk01.syr"/>
      <outfile xil_pn:name="jk01.xst"/>
      <outfile xil_pn:name="jk01_vhdl.prj"/>
      <outfile xil_pn:name="jk01_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1628451259" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="7693343400670117006" xil_pn:start_ts="1628451259">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1628451263" xil_pn:in_ck="4657680413628" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="2411648209070605960" xil_pn:start_ts="1628451259">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="jk01.bld"/>
      <outfile xil_pn:name="jk01.ngd"/>
      <outfile xil_pn:name="jk01_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1628451266" xil_pn:in_ck="4657680413629" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="6037968062645765743" xil_pn:start_ts="1628451263">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="jk01.pcf"/>
      <outfile xil_pn:name="jk01_map.map"/>
      <outfile xil_pn:name="jk01_map.mrp"/>
      <outfile xil_pn:name="jk01_map.ncd"/>
      <outfile xil_pn:name="jk01_map.ngm"/>
      <outfile xil_pn:name="jk01_map.xrpt"/>
      <outfile xil_pn:name="jk01_summary.xml"/>
      <outfile xil_pn:name="jk01_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1628451272" xil_pn:in_ck="5523643100604750166" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="3266239339701135281" xil_pn:start_ts="1628451266">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="jk01.ncd"/>
      <outfile xil_pn:name="jk01.pad"/>
      <outfile xil_pn:name="jk01.par"/>
      <outfile xil_pn:name="jk01.ptwx"/>
      <outfile xil_pn:name="jk01.unroutes"/>
      <outfile xil_pn:name="jk01.xpi"/>
      <outfile xil_pn:name="jk01_pad.csv"/>
      <outfile xil_pn:name="jk01_pad.txt"/>
      <outfile xil_pn:name="jk01_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1628451272" xil_pn:in_ck="4657680413497" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1628451270">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="jk01.twr"/>
      <outfile xil_pn:name="jk01.twx"/>
    </transform>
  </transforms>

</generated_project>
