EESchema-LIBRARY Version 2.3
#encoding utf-8
#SamacSys ECAD Model LPC1754FBD80,551
#/1084422/310627/2.49/80/3/Integrated Circuit
DEF LPC1754FBD80,551 IC 0 30 Y Y 1 F N
F0 "IC" 3550 1900 50 H V L CNN
F1 "LPC1754FBD80,551" 3550 1800 50 H V L CNN
F2 "QFP50P1400X1400X160-80N" 3550 1700 50 H I L CNN
F3 "http://www.nxp.com/docs/en/data-sheet/LPC1759_58_56_54_52_51.pdf" 3550 1600 50 H I L CNN
F4 "MCU 32Bit ARM Cortex M3 128KB Flash" 3550 1500 50 H I L CNN "Description"
F5 "1.6" 3550 1400 50 H I L CNN "Height"
F6 "771-LPC1754FBD80551" 3550 1300 50 H I L CNN "Mouser Part Number"
F7 "https://www.mouser.co.uk/ProductDetail/NXP-Semiconductors/LPC1754FBD80551?qs=XO2CtKvNMEgWyKZcSKUdvQ%3D%3D" 3550 1200 50 H I L CNN "Mouser Price/Stock"
F8 "NXP" 3550 1100 50 H I L CNN "Manufacturer_Name"
F9 "LPC1754FBD80,551" 3550 1000 50 H I L CNN "Manufacturer_Part_Number"
DRAW
X TDO/SWO 1 0 0 200 R 50 50 0 0 P
X TDI 2 0 -100 200 R 50 50 0 0 P
X TMS/SWDIO 3 0 -200 200 R 50 50 0 0 P
X TRST 4 0 -300 200 R 50 50 0 0 P
X TCK/SWDCLK 5 0 -400 200 R 50 50 0 0 P
X P0[26]/AD0[3]/AOUT/RXD3 6 0 -500 200 R 50 50 0 0 P
X P0[25]/AD0[2]/I2SRX__SDA/TXD3 7 0 -600 200 R 50 50 0 0 P
X VDDA 8 0 -700 200 R 50 50 0 0 P
X VSSA 9 0 -800 200 R 50 50 0 0 P
X VREFP 10 0 -900 200 R 50 50 0 0 P
X RSTOUT 11 0 -1000 200 R 50 50 0 0 P
X VREFN 12 0 -1100 200 R 50 50 0 0 P
X RTCX1 13 0 -1200 200 R 50 50 0 0 P
X RESET 14 0 -1300 200 R 50 50 0 0 P
X RTCX2 15 0 -1400 200 R 50 50 0 0 P
X VBAT 16 0 -1500 200 R 50 50 0 0 P
X P1[31]/SCK1/AD0[5] 17 0 -1600 200 R 50 50 0 0 P
X P1[30]/VBUS/AD0[4] 18 0 -1700 200 R 50 50 0 0 P
X XTAL1 19 0 -1800 200 R 50 50 0 0 P
X XTAL2 20 0 -1900 200 R 50 50 0 0 P
X VDD(3V3)_1 21 900 -4000 200 U 50 50 0 0 P
X P0[29]/USB_D+ 22 1000 -4000 200 U 50 50 0 0 P
X P0[30]/USB_D- 23 1100 -4000 200 U 50 50 0 0 P
X VSS_1 24 1200 -4000 200 U 50 50 0 0 P
X P1[18]/USB_UP_LED/PWM1[1]/CAP1[0] 25 1300 -4000 200 U 50 50 0 0 P
X P1[19]/MCOA0/USB_PPWRCAP1[1] 26 1400 -4000 200 U 50 50 0 0 P
X P1[20]/MCI0/PWM1[2]/SCK0 27 1500 -4000 200 U 50 50 0 0 P
X P1[22]/MCOB0/USB_PWRD/MAT1[0] 28 1600 -4000 200 U 50 50 0 0 P
X P1[23]/MCI1/PWM1[4]/MISO0 29 1700 -4000 200 U 50 50 0 0 P
X P1[24]/MCI2/PWM1[5]/MOSI0 30 1800 -4000 200 U 50 50 0 0 P
X P1[25]/MCOA1/MAT1[1] 31 1900 -4000 200 U 50 50 0 0 P
X P1[26]/MCOB1/PWM1[6]/CAP0[0] 32 2000 -4000 200 U 50 50 0 0 P
X VSS_2 33 2100 -4000 200 U 50 50 0 0 P
X VDD(REG)(3V3)_1 34 2200 -4000 200 U 50 50 0 0 P
X P1[28]/MCOA2/PCAP1[0]/MAT0[0] 35 2300 -4000 200 U 50 50 0 0 P
X P1[29]/MCOB2/PCAP1[1]/MAT0[1] 36 2400 -4000 200 U 50 50 0 0 P
X P0[0]/RD1/TXD3/SDA1 37 2500 -4000 200 U 50 50 0 0 P
X P0[1]/TD1/RXD3/SCL1 38 2600 -4000 200 U 50 50 0 0 P
X P0[10]/TXD2/SDA2/MAT3[0] 39 2700 -4000 200 U 50 50 0 0 P
X P0[11]/RXD2/SCL2/MAT3[1] 40 2800 -4000 200 U 50 50 0 0 P
X P2[0]/PWM1[1]/TXD1 60 3700 0 200 L 50 50 0 0 P
X P2[1]/PWM1[2]/RXD1 59 3700 -100 200 L 50 50 0 0 P
X P2[2]/PWM1[3]/CTS1/TRACEDATA[3] 58 3700 -200 200 L 50 50 0 0 P
X VSS_4 57 3700 -300 200 L 50 50 0 0 P
X VDD(3V3)_3 56 3700 -400 200 L 50 50 0 0 P
X P2[3]/PWM1[4]/DCD1/TRACEDATA[2] 55 3700 -500 200 L 50 50 0 0 P
X P2[4]/PWM1[5]/DSR1/TRACEDATA[1] 54 3700 -600 200 L 50 50 0 0 P
X P2[5]/PWM1[6]/DTR1/TRACEDATA[0] 53 3700 -700 200 L 50 50 0 0 P
X P2[6]/PCAP1[0]/RI1/TRACECLK 52 3700 -800 200 L 50 50 0 0 P
X P2[7]/RD2/RTS1 51 3700 -900 200 L 50 50 0 0 P
X P2[8]/TD2/TXD2 50 3700 -1000 200 L 50 50 0 0 P
X P2[9]/USB_CONNECT/RXD2 49 3700 -1100 200 L 50 50 0 0 P
X P0[16]/RXD1/SSEL0/SSEL 48 3700 -1200 200 L 50 50 0 0 P
X P0[15]/TXD1/SCK0/SCK 47 3700 -1300 200 L 50 50 0 0 P
X P0[17]/CTS1/MISO0/MISO 46 3700 -1400 200 L 50 50 0 0 P
X P0[18]/DCD1/MOSI0/MOSI 45 3700 -1500 200 L 50 50 0 0 P
X P0[22]/RTS1/TD1 44 3700 -1600 200 L 50 50 0 0 P
X VSS_3 43 3700 -1700 200 L 50 50 0 0 P
X VDD(3V3)_2 42 3700 -1800 200 L 50 50 0 0 P
X P2[10]/EINT0/NMI 41 3700 -1900 200 L 50 50 0 0 P
X P0[3]/RXD0/AD0[6] 80 900 1900 200 D 50 50 0 0 P
X P0[2]/TXD0/AD0[7] 79 1000 1900 200 D 50 50 0 0 P
X VSS_6 78 1100 1900 200 D 50 50 0 0 P
X VDD(3V3)_4 77 1200 1900 200 D 50 50 0 0 P
X P1[0]/ENET_TXD0 76 1300 1900 200 D 50 50 0 0 P
X P1[1]/ENET_TXD1 75 1400 1900 200 D 50 50 0 0 P
X P1[4]/ENET_TX_EN 74 1500 1900 200 D 50 50 0 0 P
X P1[8]/ENET_CRS 73 1600 1900 200 D 50 50 0 0 P
X P1[9]/ENET_RXD0 72 1700 1900 200 D 50 50 0 0 P
X P1[10]/ENET_RXD1 71 1800 1900 200 D 50 50 0 0 P
X P1[14]/ENET_RX_ER 70 1900 1900 200 D 50 50 0 0 P
X P1[15]/ENET_REF_CLK 69 2000 1900 200 D 50 50 0 0 P
X P4[29]/TX_MCLK/MAT2[1]/RXD3 68 2100 1900 200 D 50 50 0 0 P
X VDD(REG)(3V3)_2 67 2200 1900 200 D 50 50 0 0 P
X VSS_5 66 2300 1900 200 D 50 50 0 0 P
X P4[28]/RX_MCLK/MAT2[0]/TXD3 65 2400 1900 200 D 50 50 0 0 P
X P0[6]/I2SRX_SDA/SSEL1/MAT2[0] 64 2500 1900 200 D 50 50 0 0 P
X P0[7]/I2STX_CLK/SCK1/MAT2[1] 63 2600 1900 200 D 50 50 0 0 P
X P0[8]/I2STX_WS/MISO1/MAT2[2] 62 2700 1900 200 D 50 50 0 0 P
X P0[9]/I2STX_SDA/MOSI1/MAT2[3] 61 2800 1900 200 D 50 50 0 0 P
P 5 0 1 6 200 1700 3500 1700 3500 -3800 200 -3800 200 1700 N
ENDDRAW
ENDDEF
#
#End Library
