# ALU architecture used in the processor
## Schematic

<p align = "center">
  <img src = "https://github.com/petergad14/VeriRISC-processor/assets/139645814/5a285684-76ba-4106-ba38-033b0561f09a" width = "400", height = "300">
</p>


## Instruction set

<p align = "center">
  <img src = "https://github.com/petergad14/VeriRISC-processor/assets/139645814/d648f4c9-785e-4ec2-8bdd-368957d40805" width = "400", height = "300">
</p>

## Waveform for the testbench and results

<p align = "center">
  <img src = "https://github.com/petergad14/VeriRISC-processor/assets/139645814/e7f1ae18-1d10-432e-97d2-67e8aedbe51e" width = "700", height = "400">
</p>

<p align = "center">
  <img src = "https://github.com/petergad14/VeriRISC-processor/assets/139645814/55b10811-e853-4326-8aaa-1f873119664c" width = "700", height = "300">
</p>


