# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_1.ip_user_files/bd/design_2/sim/design_2.v" \
"../../../../project_1.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" \
"../../../../project_1.srcs/sources_1/bd/design_2/hdl/design_2_wrapper.v" \
"../../../../project_1.srcs/sources_1/new/main.v" \
"../../../../project_1.srcs/sim_1/new/test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
