Analysis & Synthesis report for termProject
Fri Jun 09 17:45:38 2023
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Parameter Settings for User Entity Instance: Top-level Entity: |TrianglesVsCircles
 10. Elapsed Time Per Partition
 11. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+---------------------------------+--------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Jun 09 17:45:38 2023      ;
; Quartus II 64-Bit Version       ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                   ; termProject                                ;
; Top-level Entity Name           ; TrianglesVsCircles                         ;
; Family                          ; Cyclone V                                  ;
; Logic utilization (in ALMs)     ; N/A                                        ;
; Total registers                 ; 0                                          ;
; Total pins                      ; 37                                         ;
; Total virtual pins              ; 0                                          ;
; Total block memory bits         ; 0                                          ;
; Total DSP Blocks                ; 0                                          ;
; Total HSSI RX PCSs              ; 0                                          ;
; Total HSSI PMA RX Deserializers ; 0                                          ;
; Total HSSI TX PCSs              ; 0                                          ;
; Total HSSI TX Channels          ; 0                                          ;
; Total PLLs                      ; 0                                          ;
; Total DLLs                      ; 0                                          ;
+---------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA6F31C6       ;                    ;
; Top-level entity name                                                           ; TrianglesVsCircles ; termProject        ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                           ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                             ; Library ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------+---------+
; TrianglesVsCircles.v             ; yes             ; User Verilog HDL File  ; D:/altera/13.1/Projects/TermProject/TrianglesVsCircles.v ;         ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimate of Logic utilization (ALMs needed) ; 0     ;
;                                             ;       ;
; Combinational ALUT usage for logic          ; 0     ;
;     -- 7 input functions                    ; 0     ;
;     -- 6 input functions                    ; 0     ;
;     -- 5 input functions                    ; 0     ;
;     -- 4 input functions                    ; 0     ;
;     -- <=3 input functions                  ; 0     ;
;                                             ;       ;
; Dedicated logic registers                   ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 37    ;
; Total DSP Blocks                            ; 0     ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 1     ;
; Total fan-out                               ; 37    ;
; Average fan-out                             ; 0.50  ;
+---------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                       ;
+----------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------+--------------+
; |TrianglesVsCircles        ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 37   ; 0            ; |TrianglesVsCircles ; work         ;
+----------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |TrianglesVsCircles ;
+-------------------+-------+--------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                   ;
+-------------------+-------+--------------------------------------------------------+
; BOARD_SIZE        ; 10    ; Signed Integer                                         ;
; MAX_MOVES         ; 25    ; Signed Integer                                         ;
; WINNING_PLACEMENT ; 4     ; Signed Integer                                         ;
; IDLE              ; 000   ; Unsigned Binary                                        ;
; TRIANGLES_TURN    ; 001   ; Unsigned Binary                                        ;
; CIRCLES_TURN      ; 010   ; Unsigned Binary                                        ;
; CHECK_WIN         ; 011   ; Unsigned Binary                                        ;
; GAME_OVER         ; 100   ; Unsigned Binary                                        ;
; EMPTY             ; 00    ; Unsigned Binary                                        ;
; TRIANGLE          ; 01    ; Unsigned Binary                                        ;
; CIRCLE            ; 10    ; Unsigned Binary                                        ;
; OCCUPIED          ; 11    ; Unsigned Binary                                        ;
+-------------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Fri Jun 09 17:45:37 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off termProject -c termProject
Info (11104): Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead.
Warning (10090): Verilog HDL syntax warning at TrianglesVsCircles.v(158): extra block comment delimiter characters /* within block comment
Info (12021): Found 1 design units, including 1 entities, in source file trianglesvscircles.v
    Info (12023): Found entity 1: TrianglesVsCircles
Info (12021): Found 0 design units, including 0 entities, in source file display.v
Info (12021): Found 1 design units, including 1 entities, in source file input_handler.v
    Info (12023): Found entity 1: input_handler
Info (12021): Found 1 design units, including 1 entities, in source file input_handler_tb.v
    Info (12023): Found entity 1: input_handler_tb
Info (12021): Found 1 design units, including 1 entities, in source file debouncer.v
    Info (12023): Found entity 1: Debouncer
Info (12021): Found 1 design units, including 1 entities, in source file debounced_input_handler.v
    Info (12023): Found entity 1: debounced_input_handler
Info (12021): Found 1 design units, including 1 entities, in source file debounced_input_handler_tb.v
    Info (12023): Found entity 1: debounced_input_handler_tb
Info (12021): Found 0 design units, including 0 entities, in source file check_win_condition_wrapper.v
Info (12021): Found 1 design units, including 1 entities, in source file tb_check_win_condition_wrapper.v
    Info (12023): Found entity 1: tb_check_win_condition_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file reset_game_tb.v
    Info (12023): Found entity 1: reset_game_tb
Info (12021): Found 1 design units, including 1 entities, in source file is_valid_move_tb.v
    Info (12023): Found entity 1: is_valid_move_tb
Info (12127): Elaborating entity "TrianglesVsCircles" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at TrianglesVsCircles.v(35): object "board" assigned a value but never read
Warning (10034): Output port "vga_red" at TrianglesVsCircles.v(9) has no driver
Warning (10034): Output port "vga_green" at TrianglesVsCircles.v(10) has no driver
Warning (10034): Output port "vga_blue" at TrianglesVsCircles.v(12) has no driver
Warning (10034): Output port "vga_hsync" at TrianglesVsCircles.v(7) has no driver
Warning (10034): Output port "vga_vsync" at TrianglesVsCircles.v(8) has no driver
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "board" into its bus
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "vga_hsync" is stuck at GND
    Warning (13410): Pin "vga_vsync" is stuck at GND
    Warning (13410): Pin "vga_red[0]" is stuck at GND
    Warning (13410): Pin "vga_red[1]" is stuck at GND
    Warning (13410): Pin "vga_red[2]" is stuck at GND
    Warning (13410): Pin "vga_red[3]" is stuck at GND
    Warning (13410): Pin "vga_red[4]" is stuck at GND
    Warning (13410): Pin "vga_red[5]" is stuck at GND
    Warning (13410): Pin "vga_red[6]" is stuck at GND
    Warning (13410): Pin "vga_red[7]" is stuck at GND
    Warning (13410): Pin "vga_red[8]" is stuck at GND
    Warning (13410): Pin "vga_red[9]" is stuck at GND
    Warning (13410): Pin "vga_green[0]" is stuck at GND
    Warning (13410): Pin "vga_green[1]" is stuck at GND
    Warning (13410): Pin "vga_green[2]" is stuck at GND
    Warning (13410): Pin "vga_green[3]" is stuck at GND
    Warning (13410): Pin "vga_green[4]" is stuck at GND
    Warning (13410): Pin "vga_green[5]" is stuck at GND
    Warning (13410): Pin "vga_green[6]" is stuck at GND
    Warning (13410): Pin "vga_green[7]" is stuck at GND
    Warning (13410): Pin "vga_green[8]" is stuck at GND
    Warning (13410): Pin "vga_green[9]" is stuck at GND
    Warning (13410): Pin "vga_blue[0]" is stuck at GND
    Warning (13410): Pin "vga_blue[1]" is stuck at GND
    Warning (13410): Pin "vga_blue[2]" is stuck at GND
    Warning (13410): Pin "vga_blue[3]" is stuck at GND
    Warning (13410): Pin "vga_blue[4]" is stuck at GND
    Warning (13410): Pin "vga_blue[5]" is stuck at GND
    Warning (13410): Pin "vga_blue[6]" is stuck at GND
    Warning (13410): Pin "vga_blue[7]" is stuck at GND
    Warning (13410): Pin "vga_blue[8]" is stuck at GND
    Warning (13410): Pin "vga_blue[9]" is stuck at GND
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 5 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "clk"
    Warning (15610): No output dependent on input pin "reset"
    Warning (15610): No output dependent on input pin "logic_0_button"
    Warning (15610): No output dependent on input pin "logic_1_button"
    Warning (15610): No output dependent on input pin "activity_button"
Info (21057): Implemented 37 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 32 output pins
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 46 warnings
    Info: Peak virtual memory: 4689 megabytes
    Info: Processing ended: Fri Jun 09 17:45:38 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


