vendor_name = ModelSim
source_file = 1, C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/definitions.sv
source_file = 1, C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/reg_file.sv
source_file = 1, C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/instr_rom.sv
source_file = 1, C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/pc.sv
source_file = 1, C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/incrementor.sv
source_file = 1, C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/data_mem.sv
source_file = 1, C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/instr_fetch.sv
source_file = 1, C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/top_level.sv
source_file = 1, C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/mux_2.sv
source_file = 1, C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/mux_4.sv
source_file = 1, C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/accumulator.sv
source_file = 1, C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/controller.sv
source_file = 1, C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/simulation/modelsim/machine_code.bin
source_file = 1, C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/simulation/modelsim/mem_init.dat
source_file = 1, C:/Users/anda0/Documents/GitHub/EnDMe-Processor/Project/alu.sv
design_name = top_level
instance = comp, \CLK~input , CLK~input, top_level, 1
instance = comp, \RESET~input , RESET~input, top_level, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, top_level, 1
