Accel-Sim [build accelsim-commit-2260456ea5e6a1420f5734f145a4b7d8ab1d4737_modified_1.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-948c0e1a_modified_5.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:512:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    1 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option       0,8,16,32,64,96 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   70 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3      1,4,8,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1447.0:1447.0:1447.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               ./hw_run/rodinia_2.0-ft/9.1/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,2 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                  8,4 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 20,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                  2,2 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                  2,2 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1447000000.000000:1447000000.000000:1447000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000069108500346:0.00000000069108500346:0.00000000069108500346:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007f4335700000,66564
launching memcpy command : MemcpyHtoD,0x00007f4335710600,66564
Processing kernel ./hw_run/rodinia_2.0-ft/9.1/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-1.traceg
-kernel name = _Z20needle_cuda_shared_1PiS_S_iiii
-kernel id = 1
-grid dim = (1,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 32
-binary version = 70
-cuda stream id = 0
Header info loaded for kernel command : ./hw_run/rodinia_2.0-ft/9.1/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-1.traceg
launching kernel name: _Z20needle_cuda_shared_1PiS_S_iiii uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
Destroy streams for kernel 1: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_S_iiii 
kernel_launch_uid = 1 
gpu_sim_cycle = 9259
gpu_sim_insn = 9252
gpu_sim_insn_fp = 0
gpu_bytes_leidos = 2180
gpu_bytes_leidos_Desde_MemFetch = 3552
gpu_arithmetic_intensity = 0.00000000000000
gpu_gflops = 0.000000
gpu_ipc =       0.9992
gpu_tot_sim_cycle = 9259
gpu_tot_sim_insn = 9252
gpu_tot_ipc =       0.9992
gpu_tot_issued_cta = 1
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5625% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0120
partiton_level_parallism_total  =       0.0120
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0000
L2_BW  =       0.5551 GB/Sec
L2_BW_total  =       0.5551 GB/Sec
gpu_total_sim_rate=3084

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 112
	L1D_total_cache_misses = 97
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 66
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 46

Total_core_cache_fail_stats:
ctas_completed 1, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
809, 
gpgpu_n_tot_thrd_icount = 9252
gpgpu_n_tot_w_icount = 809
gpgpu_n_stall_shd_mem = 433
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 65
gpgpu_n_mem_write_global = 46
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 289
gpgpu_n_store_insn = 256
gpgpu_n_shmem_insn = 1825
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 420
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 13
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:29	W0_Idle:12976	W0_Scoreboard:3220	W1:34	W2:30	W3:30	W4:30	W5:30	W6:30	W7:30	W8:30	W9:30	W10:30	W11:30	W12:30	W13:30	W14:30	W15:30	W16:353	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:809	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 520 {8:65,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1840 {40:46,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2600 {40:65,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 368 {8:46,}
maxmflatency = 349 
max_icnt2mem_latency = 34 
maxmrqlatency = 24 
max_icnt2sh_latency = 4 
averagemflatency = 334 
avg_icnt2mem_latency = 43 
avg_mrq_latency = 11 
avg_icnt2sh_latency = 3 
mrq_lat_table:7 	28 	0 	0 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	46 	65 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	106 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	106 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5407         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5428         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5412         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5424         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5392      5472         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5394      5823         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5409      5824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5416      5826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5460         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5463         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5467         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5470         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5436         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5431         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5448         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5441         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  3.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  3.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  3.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  3.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 65/20 = 3.250000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         3         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         3         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         3         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         3         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 65
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        477    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        476    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        474    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        518    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        321       486    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        338       726    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        340       918    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        339       913    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:        475    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:        475    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:        479    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:        523    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:        478    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:        428    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:        475    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:        474    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        343         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        343         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        342         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        339         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        334       349         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        342       335         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        344       336         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        342       337         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        343         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        344         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        347         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        347         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        342         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        341         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        341         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        343         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5439 n_nop=5434 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007354
n_activity=53 dram_eff=0.07547
bk0: 4a 5425i bk1: 0a 5439i bk2: 0a 5439i bk3: 0a 5439i bk4: 0a 5439i bk5: 0a 5439i bk6: 0a 5439i bk7: 0a 5439i bk8: 0a 5439i bk9: 0a 5439i bk10: 0a 5439i bk11: 0a 5439i bk12: 0a 5439i bk13: 0a 5439i bk14: 0a 5439i bk15: 0a 5439i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000735 
total_CMD = 5439 
util_bw = 4 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 5421 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5439 
n_nop = 5434 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000184 
CoL_Bus_Util = 0.000735 
Either_Row_CoL_Bus_Util = 0.000919 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004596 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00459643
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5439 n_nop=5439 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5439i bk1: 0a 5439i bk2: 0a 5439i bk3: 0a 5439i bk4: 0a 5439i bk5: 0a 5439i bk6: 0a 5439i bk7: 0a 5439i bk8: 0a 5439i bk9: 0a 5439i bk10: 0a 5439i bk11: 0a 5439i bk12: 0a 5439i bk13: 0a 5439i bk14: 0a 5439i bk15: 0a 5439i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5439 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5439 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5439 
n_nop = 5439 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5439 n_nop=5434 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007354
n_activity=53 dram_eff=0.07547
bk0: 4a 5425i bk1: 0a 5439i bk2: 0a 5439i bk3: 0a 5439i bk4: 0a 5439i bk5: 0a 5439i bk6: 0a 5439i bk7: 0a 5439i bk8: 0a 5439i bk9: 0a 5439i bk10: 0a 5439i bk11: 0a 5439i bk12: 0a 5439i bk13: 0a 5439i bk14: 0a 5439i bk15: 0a 5439i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000735 
total_CMD = 5439 
util_bw = 4 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 5421 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5439 
n_nop = 5434 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000184 
CoL_Bus_Util = 0.000735 
Either_Row_CoL_Bus_Util = 0.000919 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004596 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00459643
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5439 n_nop=5439 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5439i bk1: 0a 5439i bk2: 0a 5439i bk3: 0a 5439i bk4: 0a 5439i bk5: 0a 5439i bk6: 0a 5439i bk7: 0a 5439i bk8: 0a 5439i bk9: 0a 5439i bk10: 0a 5439i bk11: 0a 5439i bk12: 0a 5439i bk13: 0a 5439i bk14: 0a 5439i bk15: 0a 5439i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5439 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5439 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5439 
n_nop = 5439 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5439 n_nop=5434 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007354
n_activity=53 dram_eff=0.07547
bk0: 4a 5425i bk1: 0a 5439i bk2: 0a 5439i bk3: 0a 5439i bk4: 0a 5439i bk5: 0a 5439i bk6: 0a 5439i bk7: 0a 5439i bk8: 0a 5439i bk9: 0a 5439i bk10: 0a 5439i bk11: 0a 5439i bk12: 0a 5439i bk13: 0a 5439i bk14: 0a 5439i bk15: 0a 5439i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000735 
total_CMD = 5439 
util_bw = 4 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 5421 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5439 
n_nop = 5434 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000184 
CoL_Bus_Util = 0.000735 
Either_Row_CoL_Bus_Util = 0.000919 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004596 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00459643
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5439 n_nop=5439 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5439i bk1: 0a 5439i bk2: 0a 5439i bk3: 0a 5439i bk4: 0a 5439i bk5: 0a 5439i bk6: 0a 5439i bk7: 0a 5439i bk8: 0a 5439i bk9: 0a 5439i bk10: 0a 5439i bk11: 0a 5439i bk12: 0a 5439i bk13: 0a 5439i bk14: 0a 5439i bk15: 0a 5439i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5439 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5439 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5439 
n_nop = 5439 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5439 n_nop=5435 n_act=1 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005516
n_activity=53 dram_eff=0.0566
bk0: 3a 5426i bk1: 0a 5439i bk2: 0a 5439i bk3: 0a 5439i bk4: 0a 5439i bk5: 0a 5439i bk6: 0a 5439i bk7: 0a 5439i bk8: 0a 5439i bk9: 0a 5439i bk10: 0a 5439i bk11: 0a 5439i bk12: 0a 5439i bk13: 0a 5439i bk14: 0a 5439i bk15: 0a 5439i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000552 
total_CMD = 5439 
util_bw = 3 
Wasted_Col = 13 
Wasted_Row = 0 
Idle = 5423 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5439 
n_nop = 5435 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 3 
Row_Bus_Util =  0.000184 
CoL_Bus_Util = 0.000552 
Either_Row_CoL_Bus_Util = 0.000735 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002206 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00220629
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5439 n_nop=5439 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5439i bk1: 0a 5439i bk2: 0a 5439i bk3: 0a 5439i bk4: 0a 5439i bk5: 0a 5439i bk6: 0a 5439i bk7: 0a 5439i bk8: 0a 5439i bk9: 0a 5439i bk10: 0a 5439i bk11: 0a 5439i bk12: 0a 5439i bk13: 0a 5439i bk14: 0a 5439i bk15: 0a 5439i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5439 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5439 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5439 
n_nop = 5439 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5439 n_nop=5430 n_act=2 n_pre=0 n_ref_event=0 n_req=7 n_rd=7 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001287
n_activity=108 dram_eff=0.06481
bk0: 3a 5426i bk1: 4a 5425i bk2: 0a 5439i bk3: 0a 5439i bk4: 0a 5439i bk5: 0a 5439i bk6: 0a 5439i bk7: 0a 5439i bk8: 0a 5439i bk9: 0a 5439i bk10: 0a 5439i bk11: 0a 5439i bk12: 0a 5439i bk13: 0a 5439i bk14: 0a 5439i bk15: 0a 5439i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.714286
Row_Buffer_Locality_read = 0.714286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001287 
total_CMD = 5439 
util_bw = 7 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 5405 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5439 
n_nop = 5430 
Read = 7 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 7 
total_req = 7 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 7 
Row_Bus_Util =  0.000368 
CoL_Bus_Util = 0.001287 
Either_Row_CoL_Bus_Util = 0.001655 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004596 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00459643
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5439 n_nop=5439 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5439i bk1: 0a 5439i bk2: 0a 5439i bk3: 0a 5439i bk4: 0a 5439i bk5: 0a 5439i bk6: 0a 5439i bk7: 0a 5439i bk8: 0a 5439i bk9: 0a 5439i bk10: 0a 5439i bk11: 0a 5439i bk12: 0a 5439i bk13: 0a 5439i bk14: 0a 5439i bk15: 0a 5439i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5439 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5439 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5439 
n_nop = 5439 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5439 n_nop=5433 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007354
n_activity=80 dram_eff=0.05
bk0: 3a 5425i bk1: 1a 5427i bk2: 0a 5439i bk3: 0a 5439i bk4: 0a 5439i bk5: 0a 5439i bk6: 0a 5439i bk7: 0a 5439i bk8: 0a 5439i bk9: 0a 5439i bk10: 0a 5439i bk11: 0a 5439i bk12: 0a 5439i bk13: 0a 5439i bk14: 0a 5439i bk15: 0a 5439i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000735 
total_CMD = 5439 
util_bw = 4 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 5409 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5439 
n_nop = 5433 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000368 
CoL_Bus_Util = 0.000735 
Either_Row_CoL_Bus_Util = 0.001103 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004596 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00459643
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5439 n_nop=5439 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5439i bk1: 0a 5439i bk2: 0a 5439i bk3: 0a 5439i bk4: 0a 5439i bk5: 0a 5439i bk6: 0a 5439i bk7: 0a 5439i bk8: 0a 5439i bk9: 0a 5439i bk10: 0a 5439i bk11: 0a 5439i bk12: 0a 5439i bk13: 0a 5439i bk14: 0a 5439i bk15: 0a 5439i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5439 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5439 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5439 
n_nop = 5439 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5439 n_nop=5433 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007354
n_activity=80 dram_eff=0.05
bk0: 3a 5425i bk1: 1a 5427i bk2: 0a 5439i bk3: 0a 5439i bk4: 0a 5439i bk5: 0a 5439i bk6: 0a 5439i bk7: 0a 5439i bk8: 0a 5439i bk9: 0a 5439i bk10: 0a 5439i bk11: 0a 5439i bk12: 0a 5439i bk13: 0a 5439i bk14: 0a 5439i bk15: 0a 5439i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000735 
total_CMD = 5439 
util_bw = 4 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 5409 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5439 
n_nop = 5433 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000368 
CoL_Bus_Util = 0.000735 
Either_Row_CoL_Bus_Util = 0.001103 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004596 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00459643
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5439 n_nop=5439 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5439i bk1: 0a 5439i bk2: 0a 5439i bk3: 0a 5439i bk4: 0a 5439i bk5: 0a 5439i bk6: 0a 5439i bk7: 0a 5439i bk8: 0a 5439i bk9: 0a 5439i bk10: 0a 5439i bk11: 0a 5439i bk12: 0a 5439i bk13: 0a 5439i bk14: 0a 5439i bk15: 0a 5439i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5439 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5439 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5439 
n_nop = 5439 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5439 n_nop=5433 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007354
n_activity=80 dram_eff=0.05
bk0: 3a 5425i bk1: 1a 5427i bk2: 0a 5439i bk3: 0a 5439i bk4: 0a 5439i bk5: 0a 5439i bk6: 0a 5439i bk7: 0a 5439i bk8: 0a 5439i bk9: 0a 5439i bk10: 0a 5439i bk11: 0a 5439i bk12: 0a 5439i bk13: 0a 5439i bk14: 0a 5439i bk15: 0a 5439i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000735 
total_CMD = 5439 
util_bw = 4 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 5409 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5439 
n_nop = 5433 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000368 
CoL_Bus_Util = 0.000735 
Either_Row_CoL_Bus_Util = 0.001103 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004596 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00459643
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5439 n_nop=5439 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5439i bk1: 0a 5439i bk2: 0a 5439i bk3: 0a 5439i bk4: 0a 5439i bk5: 0a 5439i bk6: 0a 5439i bk7: 0a 5439i bk8: 0a 5439i bk9: 0a 5439i bk10: 0a 5439i bk11: 0a 5439i bk12: 0a 5439i bk13: 0a 5439i bk14: 0a 5439i bk15: 0a 5439i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5439 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5439 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5439 
n_nop = 5439 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5439 n_nop=5434 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007354
n_activity=53 dram_eff=0.07547
bk0: 4a 5425i bk1: 0a 5439i bk2: 0a 5439i bk3: 0a 5439i bk4: 0a 5439i bk5: 0a 5439i bk6: 0a 5439i bk7: 0a 5439i bk8: 0a 5439i bk9: 0a 5439i bk10: 0a 5439i bk11: 0a 5439i bk12: 0a 5439i bk13: 0a 5439i bk14: 0a 5439i bk15: 0a 5439i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000735 
total_CMD = 5439 
util_bw = 4 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 5421 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5439 
n_nop = 5434 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000184 
CoL_Bus_Util = 0.000735 
Either_Row_CoL_Bus_Util = 0.000919 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004596 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00459643
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5439 n_nop=5439 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5439i bk1: 0a 5439i bk2: 0a 5439i bk3: 0a 5439i bk4: 0a 5439i bk5: 0a 5439i bk6: 0a 5439i bk7: 0a 5439i bk8: 0a 5439i bk9: 0a 5439i bk10: 0a 5439i bk11: 0a 5439i bk12: 0a 5439i bk13: 0a 5439i bk14: 0a 5439i bk15: 0a 5439i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5439 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5439 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5439 
n_nop = 5439 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5439 n_nop=5434 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007354
n_activity=53 dram_eff=0.07547
bk0: 4a 5425i bk1: 0a 5439i bk2: 0a 5439i bk3: 0a 5439i bk4: 0a 5439i bk5: 0a 5439i bk6: 0a 5439i bk7: 0a 5439i bk8: 0a 5439i bk9: 0a 5439i bk10: 0a 5439i bk11: 0a 5439i bk12: 0a 5439i bk13: 0a 5439i bk14: 0a 5439i bk15: 0a 5439i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000735 
total_CMD = 5439 
util_bw = 4 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 5421 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5439 
n_nop = 5434 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000184 
CoL_Bus_Util = 0.000735 
Either_Row_CoL_Bus_Util = 0.000919 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004596 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00459643
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5439 n_nop=5439 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5439i bk1: 0a 5439i bk2: 0a 5439i bk3: 0a 5439i bk4: 0a 5439i bk5: 0a 5439i bk6: 0a 5439i bk7: 0a 5439i bk8: 0a 5439i bk9: 0a 5439i bk10: 0a 5439i bk11: 0a 5439i bk12: 0a 5439i bk13: 0a 5439i bk14: 0a 5439i bk15: 0a 5439i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5439 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5439 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5439 
n_nop = 5439 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5439 n_nop=5434 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007354
n_activity=53 dram_eff=0.07547
bk0: 4a 5425i bk1: 0a 5439i bk2: 0a 5439i bk3: 0a 5439i bk4: 0a 5439i bk5: 0a 5439i bk6: 0a 5439i bk7: 0a 5439i bk8: 0a 5439i bk9: 0a 5439i bk10: 0a 5439i bk11: 0a 5439i bk12: 0a 5439i bk13: 0a 5439i bk14: 0a 5439i bk15: 0a 5439i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000735 
total_CMD = 5439 
util_bw = 4 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 5421 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5439 
n_nop = 5434 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000184 
CoL_Bus_Util = 0.000735 
Either_Row_CoL_Bus_Util = 0.000919 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004596 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00459643
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5439 n_nop=5439 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5439i bk1: 0a 5439i bk2: 0a 5439i bk3: 0a 5439i bk4: 0a 5439i bk5: 0a 5439i bk6: 0a 5439i bk7: 0a 5439i bk8: 0a 5439i bk9: 0a 5439i bk10: 0a 5439i bk11: 0a 5439i bk12: 0a 5439i bk13: 0a 5439i bk14: 0a 5439i bk15: 0a 5439i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5439 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5439 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5439 
n_nop = 5439 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5439 n_nop=5435 n_act=1 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005516
n_activity=53 dram_eff=0.0566
bk0: 3a 5426i bk1: 0a 5439i bk2: 0a 5439i bk3: 0a 5439i bk4: 0a 5439i bk5: 0a 5439i bk6: 0a 5439i bk7: 0a 5439i bk8: 0a 5439i bk9: 0a 5439i bk10: 0a 5439i bk11: 0a 5439i bk12: 0a 5439i bk13: 0a 5439i bk14: 0a 5439i bk15: 0a 5439i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000552 
total_CMD = 5439 
util_bw = 3 
Wasted_Col = 13 
Wasted_Row = 0 
Idle = 5423 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5439 
n_nop = 5435 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 3 
Row_Bus_Util =  0.000184 
CoL_Bus_Util = 0.000552 
Either_Row_CoL_Bus_Util = 0.000735 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002206 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00220629
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5439 n_nop=5439 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5439i bk1: 0a 5439i bk2: 0a 5439i bk3: 0a 5439i bk4: 0a 5439i bk5: 0a 5439i bk6: 0a 5439i bk7: 0a 5439i bk8: 0a 5439i bk9: 0a 5439i bk10: 0a 5439i bk11: 0a 5439i bk12: 0a 5439i bk13: 0a 5439i bk14: 0a 5439i bk15: 0a 5439i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5439 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5439 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5439 
n_nop = 5439 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5439 n_nop=5434 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007354
n_activity=53 dram_eff=0.07547
bk0: 4a 5425i bk1: 0a 5439i bk2: 0a 5439i bk3: 0a 5439i bk4: 0a 5439i bk5: 0a 5439i bk6: 0a 5439i bk7: 0a 5439i bk8: 0a 5439i bk9: 0a 5439i bk10: 0a 5439i bk11: 0a 5439i bk12: 0a 5439i bk13: 0a 5439i bk14: 0a 5439i bk15: 0a 5439i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000735 
total_CMD = 5439 
util_bw = 4 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 5421 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5439 
n_nop = 5434 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000184 
CoL_Bus_Util = 0.000735 
Either_Row_CoL_Bus_Util = 0.000919 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004596 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00459643
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5439 n_nop=5439 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5439i bk1: 0a 5439i bk2: 0a 5439i bk3: 0a 5439i bk4: 0a 5439i bk5: 0a 5439i bk6: 0a 5439i bk7: 0a 5439i bk8: 0a 5439i bk9: 0a 5439i bk10: 0a 5439i bk11: 0a 5439i bk12: 0a 5439i bk13: 0a 5439i bk14: 0a 5439i bk15: 0a 5439i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5439 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5439 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5439 
n_nop = 5439 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5439 n_nop=5434 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007354
n_activity=53 dram_eff=0.07547
bk0: 4a 5425i bk1: 0a 5439i bk2: 0a 5439i bk3: 0a 5439i bk4: 0a 5439i bk5: 0a 5439i bk6: 0a 5439i bk7: 0a 5439i bk8: 0a 5439i bk9: 0a 5439i bk10: 0a 5439i bk11: 0a 5439i bk12: 0a 5439i bk13: 0a 5439i bk14: 0a 5439i bk15: 0a 5439i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000735 
total_CMD = 5439 
util_bw = 4 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 5421 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5439 
n_nop = 5434 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000184 
CoL_Bus_Util = 0.000735 
Either_Row_CoL_Bus_Util = 0.000919 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004596 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00459643
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5439 n_nop=5439 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5439i bk1: 0a 5439i bk2: 0a 5439i bk3: 0a 5439i bk4: 0a 5439i bk5: 0a 5439i bk6: 0a 5439i bk7: 0a 5439i bk8: 0a 5439i bk9: 0a 5439i bk10: 0a 5439i bk11: 0a 5439i bk12: 0a 5439i bk13: 0a 5439i bk14: 0a 5439i bk15: 0a 5439i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5439 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5439 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5439 
n_nop = 5439 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5439 n_nop=5434 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007354
n_activity=53 dram_eff=0.07547
bk0: 4a 5425i bk1: 0a 5439i bk2: 0a 5439i bk3: 0a 5439i bk4: 0a 5439i bk5: 0a 5439i bk6: 0a 5439i bk7: 0a 5439i bk8: 0a 5439i bk9: 0a 5439i bk10: 0a 5439i bk11: 0a 5439i bk12: 0a 5439i bk13: 0a 5439i bk14: 0a 5439i bk15: 0a 5439i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000735 
total_CMD = 5439 
util_bw = 4 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 5421 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5439 
n_nop = 5434 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000184 
CoL_Bus_Util = 0.000735 
Either_Row_CoL_Bus_Util = 0.000919 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004596 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00459643
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5439 n_nop=5439 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5439i bk1: 0a 5439i bk2: 0a 5439i bk3: 0a 5439i bk4: 0a 5439i bk5: 0a 5439i bk6: 0a 5439i bk7: 0a 5439i bk8: 0a 5439i bk9: 0a 5439i bk10: 0a 5439i bk11: 0a 5439i bk12: 0a 5439i bk13: 0a 5439i bk14: 0a 5439i bk15: 0a 5439i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5439 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5439 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5439 
n_nop = 5439 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5439 n_nop=5434 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007354
n_activity=53 dram_eff=0.07547
bk0: 4a 5425i bk1: 0a 5439i bk2: 0a 5439i bk3: 0a 5439i bk4: 0a 5439i bk5: 0a 5439i bk6: 0a 5439i bk7: 0a 5439i bk8: 0a 5439i bk9: 0a 5439i bk10: 0a 5439i bk11: 0a 5439i bk12: 0a 5439i bk13: 0a 5439i bk14: 0a 5439i bk15: 0a 5439i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000735 
total_CMD = 5439 
util_bw = 4 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 5421 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5439 
n_nop = 5434 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000184 
CoL_Bus_Util = 0.000735 
Either_Row_CoL_Bus_Util = 0.000919 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004596 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00459643
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5439 n_nop=5439 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5439i bk1: 0a 5439i bk2: 0a 5439i bk3: 0a 5439i bk4: 0a 5439i bk5: 0a 5439i bk6: 0a 5439i bk7: 0a 5439i bk8: 0a 5439i bk9: 0a 5439i bk10: 0a 5439i bk11: 0a 5439i bk12: 0a 5439i bk13: 0a 5439i bk14: 0a 5439i bk15: 0a 5439i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5439 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5439 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5439 
n_nop = 5439 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 7, Miss = 6, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 7, Miss = 6, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 7, Miss = 6, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 6, Miss = 5, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 7, Miss = 6, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 3, Miss = 3, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 3, Miss = 3, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 3, Miss = 3, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 4, Miss = 3, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 3, Miss = 3, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 4, Miss = 3, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 3, Miss = 3, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 7, Miss = 6, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 7, Miss = 6, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 7, Miss = 6, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 6, Miss = 5, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 7, Miss = 6, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 7, Miss = 6, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 7, Miss = 6, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 111
L2_total_cache_misses = 97
L2_total_cache_miss_rate = 0.8739
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 31
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 31
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 46
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=111
icnt_total_pkts_simt_to_mem=111
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 111
Req_Network_cycles = 9259
Req_Network_injected_packets_per_cycle =       0.0120 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       1.0000
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0002

Reply_Network_injected_packets_num = 111
Reply_Network_cycles = 9259
Reply_Network_injected_packets_per_cycle =        0.0120
Reply_Network_conflicts_per_cycle =        0.0029
Reply_Network_conflicts_per_cycle_util =       0.2432
Reply_Bank_Level_Parallism =       1.0000
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0001
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 3084 (inst/sec)
gpgpu_simulation_rate = 3086 (cycle/sec)
gpgpu_silicon_slowdown = 468891x
Processing kernel ./hw_run/rodinia_2.0-ft/9.1/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-2.traceg
-kernel name = _Z20needle_cuda_shared_1PiS_S_iiii
-kernel id = 2
-grid dim = (2,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 32
-binary version = 70
-cuda stream id = 0
Header info loaded for kernel command : ./hw_run/rodinia_2.0-ft/9.1/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-2.traceg
launching kernel name: _Z20needle_cuda_shared_1PiS_S_iiii uid: 2
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 1,0,0
Destroy streams for kernel 2: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_S_iiii 
kernel_launch_uid = 2 
gpu_sim_cycle = 9229
gpu_sim_insn = 18504
gpu_sim_insn_fp = 0
gpu_bytes_leidos = 6540
gpu_bytes_leidos_Desde_MemFetch = 10656
gpu_arithmetic_intensity = 0.00000000000000
gpu_gflops = 0.000000
gpu_ipc =       2.0050
gpu_tot_sim_cycle = 18488
gpu_tot_sim_insn = 27756
gpu_tot_ipc =       1.5013
gpu_tot_issued_cta = 3
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5625% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0241
partiton_level_parallism_total  =       0.0180
partiton_level_parallism_util =       1.2759
partiton_level_parallism_util_total  =       1.1684
L2_BW  =       1.1138 GB/Sec
L2_BW_total  =       0.8340 GB/Sec
gpu_total_sim_rate=5551

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 336
	L1D_total_cache_misses = 291
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.015
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 130
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 65
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 42
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 65
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 198
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 138

Total_core_cache_fail_stats:
ctas_completed 3, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
809, 
gpgpu_n_tot_thrd_icount = 27756
gpgpu_n_tot_w_icount = 2427
gpgpu_n_stall_shd_mem = 1299
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 195
gpgpu_n_mem_write_global = 138
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 867
gpgpu_n_store_insn = 768
gpgpu_n_shmem_insn = 5475
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1260
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 39
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:87	W0_Idle:38451	W0_Scoreboard:9501	W1:102	W2:90	W3:90	W4:90	W5:90	W6:90	W7:90	W8:90	W9:90	W10:90	W11:90	W12:90	W13:90	W14:90	W15:90	W16:1059	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:2427	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1560 {8:195,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5520 {40:138,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7800 {40:195,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1104 {8:138,}
maxmflatency = 349 
max_icnt2mem_latency = 34 
maxmrqlatency = 24 
max_icnt2sh_latency = 4 
averagemflatency = 291 
avg_icnt2mem_latency = 35 
avg_mrq_latency = 7 
avg_icnt2sh_latency = 3 
mrq_lat_table:36 	85 	0 	0 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	158 	175 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	318 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	324 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5407      5407         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5428      5428         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5412      5412         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5424      5424         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5392      5472         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5472         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5394      5823         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5823         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5409      5824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5824         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5416      5826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5826         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5460      5460         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5463      5463         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5467      5467         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5470      5470         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5436      5436         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5431      5431         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5448      5448         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5441      5441         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  7.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  7.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  7.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  6.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  5.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  5.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  5.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  5.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:  7.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:  7.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  7.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  6.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:  7.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:  7.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:  7.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 175/36 = 4.861111
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         6         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         5         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         5         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         5         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         6         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         6         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 175
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        518       477    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        516       476    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        514       474    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        512       518    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        357       608    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        486    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        367       566    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        726    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        369       556    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        918    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        368       553    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        913    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:        516       475    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:        516       475    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:        520       479    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:        516       523    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:        519       478    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:        518       428    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:        516       475    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:        514       474    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        343       343         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        343       343         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        342       342         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        339       339         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        334       349         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        349         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        342       335         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        335         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        344       336         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        336         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        342       337         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        337         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        343       343         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        344       344         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        347       347         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        347       347         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        342       343         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        341       341         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        341       341         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        343       343         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10860 n_nop=10847 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001013
n_activity=119 dram_eff=0.09244
bk0: 7a 10846i bk1: 4a 10846i bk2: 0a 10860i bk3: 0a 10860i bk4: 0a 10860i bk5: 0a 10860i bk6: 0a 10860i bk7: 0a 10860i bk8: 0a 10860i bk9: 0a 10860i bk10: 0a 10860i bk11: 0a 10860i bk12: 0a 10860i bk13: 0a 10860i bk14: 0a 10860i bk15: 0a 10860i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.054054
Bank_Level_Parallism_Col = 1.057143
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.057143 

BW Util details:
bwutil = 0.001013 
total_CMD = 10860 
util_bw = 11 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 10823 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10860 
n_nop = 10847 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000184 
CoL_Bus_Util = 0.001013 
Either_Row_CoL_Bus_Util = 0.001197 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004328 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00432781
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10860 n_nop=10860 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10860i bk1: 0a 10860i bk2: 0a 10860i bk3: 0a 10860i bk4: 0a 10860i bk5: 0a 10860i bk6: 0a 10860i bk7: 0a 10860i bk8: 0a 10860i bk9: 0a 10860i bk10: 0a 10860i bk11: 0a 10860i bk12: 0a 10860i bk13: 0a 10860i bk14: 0a 10860i bk15: 0a 10860i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10860 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10860 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10860 
n_nop = 10860 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10860 n_nop=10847 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001013
n_activity=119 dram_eff=0.09244
bk0: 7a 10846i bk1: 4a 10846i bk2: 0a 10860i bk3: 0a 10860i bk4: 0a 10860i bk5: 0a 10860i bk6: 0a 10860i bk7: 0a 10860i bk8: 0a 10860i bk9: 0a 10860i bk10: 0a 10860i bk11: 0a 10860i bk12: 0a 10860i bk13: 0a 10860i bk14: 0a 10860i bk15: 0a 10860i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.054054
Bank_Level_Parallism_Col = 1.057143
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.057143 

BW Util details:
bwutil = 0.001013 
total_CMD = 10860 
util_bw = 11 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 10823 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10860 
n_nop = 10847 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000184 
CoL_Bus_Util = 0.001013 
Either_Row_CoL_Bus_Util = 0.001197 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004328 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00432781
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10860 n_nop=10860 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10860i bk1: 0a 10860i bk2: 0a 10860i bk3: 0a 10860i bk4: 0a 10860i bk5: 0a 10860i bk6: 0a 10860i bk7: 0a 10860i bk8: 0a 10860i bk9: 0a 10860i bk10: 0a 10860i bk11: 0a 10860i bk12: 0a 10860i bk13: 0a 10860i bk14: 0a 10860i bk15: 0a 10860i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10860 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10860 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10860 
n_nop = 10860 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10860 n_nop=10847 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001013
n_activity=119 dram_eff=0.09244
bk0: 7a 10846i bk1: 4a 10846i bk2: 0a 10860i bk3: 0a 10860i bk4: 0a 10860i bk5: 0a 10860i bk6: 0a 10860i bk7: 0a 10860i bk8: 0a 10860i bk9: 0a 10860i bk10: 0a 10860i bk11: 0a 10860i bk12: 0a 10860i bk13: 0a 10860i bk14: 0a 10860i bk15: 0a 10860i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.054054
Bank_Level_Parallism_Col = 1.057143
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.057143 

BW Util details:
bwutil = 0.001013 
total_CMD = 10860 
util_bw = 11 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 10823 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10860 
n_nop = 10847 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000184 
CoL_Bus_Util = 0.001013 
Either_Row_CoL_Bus_Util = 0.001197 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004328 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00432781
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10860 n_nop=10860 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10860i bk1: 0a 10860i bk2: 0a 10860i bk3: 0a 10860i bk4: 0a 10860i bk5: 0a 10860i bk6: 0a 10860i bk7: 0a 10860i bk8: 0a 10860i bk9: 0a 10860i bk10: 0a 10860i bk11: 0a 10860i bk12: 0a 10860i bk13: 0a 10860i bk14: 0a 10860i bk15: 0a 10860i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10860 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10860 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10860 
n_nop = 10860 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10860 n_nop=10849 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008287
n_activity=119 dram_eff=0.07563
bk0: 6a 10847i bk1: 3a 10847i bk2: 0a 10860i bk3: 0a 10860i bk4: 0a 10860i bk5: 0a 10860i bk6: 0a 10860i bk7: 0a 10860i bk8: 0a 10860i bk9: 0a 10860i bk10: 0a 10860i bk11: 0a 10860i bk12: 0a 10860i bk13: 0a 10860i bk14: 0a 10860i bk15: 0a 10860i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.060606
Bank_Level_Parallism_Col = 1.064516
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.064516 

BW Util details:
bwutil = 0.000829 
total_CMD = 10860 
util_bw = 9 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 10827 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10860 
n_nop = 10849 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000184 
CoL_Bus_Util = 0.000829 
Either_Row_CoL_Bus_Util = 0.001013 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002118 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00211786
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10860 n_nop=10860 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10860i bk1: 0a 10860i bk2: 0a 10860i bk3: 0a 10860i bk4: 0a 10860i bk5: 0a 10860i bk6: 0a 10860i bk7: 0a 10860i bk8: 0a 10860i bk9: 0a 10860i bk10: 0a 10860i bk11: 0a 10860i bk12: 0a 10860i bk13: 0a 10860i bk14: 0a 10860i bk15: 0a 10860i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10860 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10860 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10860 
n_nop = 10860 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10860 n_nop=10846 n_act=2 n_pre=0 n_ref_event=0 n_req=12 n_rd=12 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001105
n_activity=151 dram_eff=0.07947
bk0: 5a 10846i bk1: 7a 10845i bk2: 0a 10860i bk3: 0a 10860i bk4: 0a 10860i bk5: 0a 10860i bk6: 0a 10860i bk7: 0a 10860i bk8: 0a 10860i bk9: 0a 10860i bk10: 0a 10860i bk11: 0a 10860i bk12: 0a 10860i bk13: 0a 10860i bk14: 0a 10860i bk15: 0a 10860i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001105 
total_CMD = 10860 
util_bw = 12 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 10819 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10860 
n_nop = 10846 
Read = 12 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 12 
total_req = 12 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 12 
Row_Bus_Util =  0.000184 
CoL_Bus_Util = 0.001105 
Either_Row_CoL_Bus_Util = 0.001289 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002302 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00230203
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10860 n_nop=10855 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003683
n_activity=53 dram_eff=0.07547
bk0: 4a 10846i bk1: 0a 10860i bk2: 0a 10860i bk3: 0a 10860i bk4: 0a 10860i bk5: 0a 10860i bk6: 0a 10860i bk7: 0a 10860i bk8: 0a 10860i bk9: 0a 10860i bk10: 0a 10860i bk11: 0a 10860i bk12: 0a 10860i bk13: 0a 10860i bk14: 0a 10860i bk15: 0a 10860i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000368 
total_CMD = 10860 
util_bw = 4 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 10842 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10860 
n_nop = 10855 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000092 
CoL_Bus_Util = 0.000368 
Either_Row_CoL_Bus_Util = 0.000460 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002302 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00230203
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10860 n_nop=10849 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008287
n_activity=98 dram_eff=0.09184
bk0: 5a 10846i bk1: 4a 10847i bk2: 0a 10860i bk3: 0a 10860i bk4: 0a 10860i bk5: 0a 10860i bk6: 0a 10860i bk7: 0a 10860i bk8: 0a 10860i bk9: 0a 10860i bk10: 0a 10860i bk11: 0a 10860i bk12: 0a 10860i bk13: 0a 10860i bk14: 0a 10860i bk15: 0a 10860i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000829 
total_CMD = 10860 
util_bw = 9 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 10824 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10860 
n_nop = 10849 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000184 
CoL_Bus_Util = 0.000829 
Either_Row_CoL_Bus_Util = 0.001013 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002302 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00230203
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10860 n_nop=10858 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.208e-05
n_activity=40 dram_eff=0.025
bk0: 1a 10848i bk1: 0a 10860i bk2: 0a 10860i bk3: 0a 10860i bk4: 0a 10860i bk5: 0a 10860i bk6: 0a 10860i bk7: 0a 10860i bk8: 0a 10860i bk9: 0a 10860i bk10: 0a 10860i bk11: 0a 10860i bk12: 0a 10860i bk13: 0a 10860i bk14: 0a 10860i bk15: 0a 10860i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000092 
total_CMD = 10860 
util_bw = 1 
Wasted_Col = 12 
Wasted_Row = 0 
Idle = 10847 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10860 
n_nop = 10858 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000092 
CoL_Bus_Util = 0.000092 
Either_Row_CoL_Bus_Util = 0.000184 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10860 n_nop=10848 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009208
n_activity=111 dram_eff=0.09009
bk0: 5a 10846i bk1: 5a 10847i bk2: 0a 10860i bk3: 0a 10860i bk4: 0a 10860i bk5: 0a 10860i bk6: 0a 10860i bk7: 0a 10860i bk8: 0a 10860i bk9: 0a 10860i bk10: 0a 10860i bk11: 0a 10860i bk12: 0a 10860i bk13: 0a 10860i bk14: 0a 10860i bk15: 0a 10860i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000921 
total_CMD = 10860 
util_bw = 10 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 10823 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10860 
n_nop = 10848 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000184 
CoL_Bus_Util = 0.000921 
Either_Row_CoL_Bus_Util = 0.001105 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002302 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00230203
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10860 n_nop=10858 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.208e-05
n_activity=40 dram_eff=0.025
bk0: 1a 10848i bk1: 0a 10860i bk2: 0a 10860i bk3: 0a 10860i bk4: 0a 10860i bk5: 0a 10860i bk6: 0a 10860i bk7: 0a 10860i bk8: 0a 10860i bk9: 0a 10860i bk10: 0a 10860i bk11: 0a 10860i bk12: 0a 10860i bk13: 0a 10860i bk14: 0a 10860i bk15: 0a 10860i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000092 
total_CMD = 10860 
util_bw = 1 
Wasted_Col = 12 
Wasted_Row = 0 
Idle = 10847 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10860 
n_nop = 10858 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000092 
CoL_Bus_Util = 0.000092 
Either_Row_CoL_Bus_Util = 0.000184 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10860 n_nop=10848 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009208
n_activity=111 dram_eff=0.09009
bk0: 5a 10846i bk1: 5a 10847i bk2: 0a 10860i bk3: 0a 10860i bk4: 0a 10860i bk5: 0a 10860i bk6: 0a 10860i bk7: 0a 10860i bk8: 0a 10860i bk9: 0a 10860i bk10: 0a 10860i bk11: 0a 10860i bk12: 0a 10860i bk13: 0a 10860i bk14: 0a 10860i bk15: 0a 10860i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000921 
total_CMD = 10860 
util_bw = 10 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 10823 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10860 
n_nop = 10848 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000184 
CoL_Bus_Util = 0.000921 
Either_Row_CoL_Bus_Util = 0.001105 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002302 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00230203
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10860 n_nop=10858 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=9.208e-05
n_activity=40 dram_eff=0.025
bk0: 1a 10848i bk1: 0a 10860i bk2: 0a 10860i bk3: 0a 10860i bk4: 0a 10860i bk5: 0a 10860i bk6: 0a 10860i bk7: 0a 10860i bk8: 0a 10860i bk9: 0a 10860i bk10: 0a 10860i bk11: 0a 10860i bk12: 0a 10860i bk13: 0a 10860i bk14: 0a 10860i bk15: 0a 10860i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000092 
total_CMD = 10860 
util_bw = 1 
Wasted_Col = 12 
Wasted_Row = 0 
Idle = 10847 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10860 
n_nop = 10858 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000092 
CoL_Bus_Util = 0.000092 
Either_Row_CoL_Bus_Util = 0.000184 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10860 n_nop=10847 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001013
n_activity=119 dram_eff=0.09244
bk0: 7a 10846i bk1: 4a 10846i bk2: 0a 10860i bk3: 0a 10860i bk4: 0a 10860i bk5: 0a 10860i bk6: 0a 10860i bk7: 0a 10860i bk8: 0a 10860i bk9: 0a 10860i bk10: 0a 10860i bk11: 0a 10860i bk12: 0a 10860i bk13: 0a 10860i bk14: 0a 10860i bk15: 0a 10860i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.054054
Bank_Level_Parallism_Col = 1.057143
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.057143 

BW Util details:
bwutil = 0.001013 
total_CMD = 10860 
util_bw = 11 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 10823 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10860 
n_nop = 10847 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000184 
CoL_Bus_Util = 0.001013 
Either_Row_CoL_Bus_Util = 0.001197 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004328 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00432781
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10860 n_nop=10860 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10860i bk1: 0a 10860i bk2: 0a 10860i bk3: 0a 10860i bk4: 0a 10860i bk5: 0a 10860i bk6: 0a 10860i bk7: 0a 10860i bk8: 0a 10860i bk9: 0a 10860i bk10: 0a 10860i bk11: 0a 10860i bk12: 0a 10860i bk13: 0a 10860i bk14: 0a 10860i bk15: 0a 10860i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10860 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10860 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10860 
n_nop = 10860 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10860 n_nop=10847 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001013
n_activity=119 dram_eff=0.09244
bk0: 7a 10846i bk1: 4a 10846i bk2: 0a 10860i bk3: 0a 10860i bk4: 0a 10860i bk5: 0a 10860i bk6: 0a 10860i bk7: 0a 10860i bk8: 0a 10860i bk9: 0a 10860i bk10: 0a 10860i bk11: 0a 10860i bk12: 0a 10860i bk13: 0a 10860i bk14: 0a 10860i bk15: 0a 10860i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.054054
Bank_Level_Parallism_Col = 1.057143
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.057143 

BW Util details:
bwutil = 0.001013 
total_CMD = 10860 
util_bw = 11 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 10823 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10860 
n_nop = 10847 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000184 
CoL_Bus_Util = 0.001013 
Either_Row_CoL_Bus_Util = 0.001197 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004328 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00432781
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10860 n_nop=10860 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10860i bk1: 0a 10860i bk2: 0a 10860i bk3: 0a 10860i bk4: 0a 10860i bk5: 0a 10860i bk6: 0a 10860i bk7: 0a 10860i bk8: 0a 10860i bk9: 0a 10860i bk10: 0a 10860i bk11: 0a 10860i bk12: 0a 10860i bk13: 0a 10860i bk14: 0a 10860i bk15: 0a 10860i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10860 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10860 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10860 
n_nop = 10860 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10860 n_nop=10847 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001013
n_activity=119 dram_eff=0.09244
bk0: 7a 10846i bk1: 4a 10846i bk2: 0a 10860i bk3: 0a 10860i bk4: 0a 10860i bk5: 0a 10860i bk6: 0a 10860i bk7: 0a 10860i bk8: 0a 10860i bk9: 0a 10860i bk10: 0a 10860i bk11: 0a 10860i bk12: 0a 10860i bk13: 0a 10860i bk14: 0a 10860i bk15: 0a 10860i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.054054
Bank_Level_Parallism_Col = 1.057143
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.057143 

BW Util details:
bwutil = 0.001013 
total_CMD = 10860 
util_bw = 11 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 10823 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10860 
n_nop = 10847 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000184 
CoL_Bus_Util = 0.001013 
Either_Row_CoL_Bus_Util = 0.001197 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004328 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00432781
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10860 n_nop=10860 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10860i bk1: 0a 10860i bk2: 0a 10860i bk3: 0a 10860i bk4: 0a 10860i bk5: 0a 10860i bk6: 0a 10860i bk7: 0a 10860i bk8: 0a 10860i bk9: 0a 10860i bk10: 0a 10860i bk11: 0a 10860i bk12: 0a 10860i bk13: 0a 10860i bk14: 0a 10860i bk15: 0a 10860i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10860 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10860 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10860 
n_nop = 10860 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10860 n_nop=10849 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008287
n_activity=119 dram_eff=0.07563
bk0: 6a 10847i bk1: 3a 10847i bk2: 0a 10860i bk3: 0a 10860i bk4: 0a 10860i bk5: 0a 10860i bk6: 0a 10860i bk7: 0a 10860i bk8: 0a 10860i bk9: 0a 10860i bk10: 0a 10860i bk11: 0a 10860i bk12: 0a 10860i bk13: 0a 10860i bk14: 0a 10860i bk15: 0a 10860i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.060606
Bank_Level_Parallism_Col = 1.064516
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.064516 

BW Util details:
bwutil = 0.000829 
total_CMD = 10860 
util_bw = 9 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 10827 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10860 
n_nop = 10849 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000184 
CoL_Bus_Util = 0.000829 
Either_Row_CoL_Bus_Util = 0.001013 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002118 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00211786
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10860 n_nop=10860 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10860i bk1: 0a 10860i bk2: 0a 10860i bk3: 0a 10860i bk4: 0a 10860i bk5: 0a 10860i bk6: 0a 10860i bk7: 0a 10860i bk8: 0a 10860i bk9: 0a 10860i bk10: 0a 10860i bk11: 0a 10860i bk12: 0a 10860i bk13: 0a 10860i bk14: 0a 10860i bk15: 0a 10860i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10860 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10860 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10860 
n_nop = 10860 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10860 n_nop=10847 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001013
n_activity=119 dram_eff=0.09244
bk0: 7a 10846i bk1: 4a 10846i bk2: 0a 10860i bk3: 0a 10860i bk4: 0a 10860i bk5: 0a 10860i bk6: 0a 10860i bk7: 0a 10860i bk8: 0a 10860i bk9: 0a 10860i bk10: 0a 10860i bk11: 0a 10860i bk12: 0a 10860i bk13: 0a 10860i bk14: 0a 10860i bk15: 0a 10860i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.054054
Bank_Level_Parallism_Col = 1.057143
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.057143 

BW Util details:
bwutil = 0.001013 
total_CMD = 10860 
util_bw = 11 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 10823 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10860 
n_nop = 10847 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000184 
CoL_Bus_Util = 0.001013 
Either_Row_CoL_Bus_Util = 0.001197 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004328 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00432781
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10860 n_nop=10860 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10860i bk1: 0a 10860i bk2: 0a 10860i bk3: 0a 10860i bk4: 0a 10860i bk5: 0a 10860i bk6: 0a 10860i bk7: 0a 10860i bk8: 0a 10860i bk9: 0a 10860i bk10: 0a 10860i bk11: 0a 10860i bk12: 0a 10860i bk13: 0a 10860i bk14: 0a 10860i bk15: 0a 10860i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10860 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10860 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10860 
n_nop = 10860 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10860 n_nop=10848 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009208
n_activity=106 dram_eff=0.09434
bk0: 6a 10846i bk1: 4a 10846i bk2: 0a 10860i bk3: 0a 10860i bk4: 0a 10860i bk5: 0a 10860i bk6: 0a 10860i bk7: 0a 10860i bk8: 0a 10860i bk9: 0a 10860i bk10: 0a 10860i bk11: 0a 10860i bk12: 0a 10860i bk13: 0a 10860i bk14: 0a 10860i bk15: 0a 10860i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.055556
Bank_Level_Parallism_Col = 1.058824
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.058824 

BW Util details:
bwutil = 0.000921 
total_CMD = 10860 
util_bw = 10 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 10824 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10860 
n_nop = 10848 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000184 
CoL_Bus_Util = 0.000921 
Either_Row_CoL_Bus_Util = 0.001105 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004328 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00432781
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10860 n_nop=10860 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10860i bk1: 0a 10860i bk2: 0a 10860i bk3: 0a 10860i bk4: 0a 10860i bk5: 0a 10860i bk6: 0a 10860i bk7: 0a 10860i bk8: 0a 10860i bk9: 0a 10860i bk10: 0a 10860i bk11: 0a 10860i bk12: 0a 10860i bk13: 0a 10860i bk14: 0a 10860i bk15: 0a 10860i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10860 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10860 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10860 
n_nop = 10860 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10860 n_nop=10847 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001013
n_activity=119 dram_eff=0.09244
bk0: 7a 10846i bk1: 4a 10846i bk2: 0a 10860i bk3: 0a 10860i bk4: 0a 10860i bk5: 0a 10860i bk6: 0a 10860i bk7: 0a 10860i bk8: 0a 10860i bk9: 0a 10860i bk10: 0a 10860i bk11: 0a 10860i bk12: 0a 10860i bk13: 0a 10860i bk14: 0a 10860i bk15: 0a 10860i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.054054
Bank_Level_Parallism_Col = 1.057143
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.057143 

BW Util details:
bwutil = 0.001013 
total_CMD = 10860 
util_bw = 11 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 10823 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10860 
n_nop = 10847 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000184 
CoL_Bus_Util = 0.001013 
Either_Row_CoL_Bus_Util = 0.001197 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004328 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00432781
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10860 n_nop=10860 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10860i bk1: 0a 10860i bk2: 0a 10860i bk3: 0a 10860i bk4: 0a 10860i bk5: 0a 10860i bk6: 0a 10860i bk7: 0a 10860i bk8: 0a 10860i bk9: 0a 10860i bk10: 0a 10860i bk11: 0a 10860i bk12: 0a 10860i bk13: 0a 10860i bk14: 0a 10860i bk15: 0a 10860i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10860 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10860 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10860 
n_nop = 10860 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10860 n_nop=10847 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001013
n_activity=119 dram_eff=0.09244
bk0: 7a 10846i bk1: 4a 10846i bk2: 0a 10860i bk3: 0a 10860i bk4: 0a 10860i bk5: 0a 10860i bk6: 0a 10860i bk7: 0a 10860i bk8: 0a 10860i bk9: 0a 10860i bk10: 0a 10860i bk11: 0a 10860i bk12: 0a 10860i bk13: 0a 10860i bk14: 0a 10860i bk15: 0a 10860i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.054054
Bank_Level_Parallism_Col = 1.057143
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.057143 

BW Util details:
bwutil = 0.001013 
total_CMD = 10860 
util_bw = 11 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 10823 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10860 
n_nop = 10847 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000184 
CoL_Bus_Util = 0.001013 
Either_Row_CoL_Bus_Util = 0.001197 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004328 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00432781
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=10860 n_nop=10860 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 10860i bk1: 0a 10860i bk2: 0a 10860i bk3: 0a 10860i bk4: 0a 10860i bk5: 0a 10860i bk6: 0a 10860i bk7: 0a 10860i bk8: 0a 10860i bk9: 0a 10860i bk10: 0a 10860i bk11: 0a 10860i bk12: 0a 10860i bk13: 0a 10860i bk14: 0a 10860i bk15: 0a 10860i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 10860 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 10860 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 10860 
n_nop = 10860 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 7, Miss = 6, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 14, Miss = 11, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 7, Miss = 6, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 14, Miss = 11, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 7, Miss = 6, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 14, Miss = 11, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 6, Miss = 5, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 12, Miss = 10, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 17, Miss = 11, Miss_rate = 0.647, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 6, Miss = 5, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 7, Miss = 6, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 9, Miss = 8, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 6, Miss = 5, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 3, Miss = 3, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 6, Miss = 5, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 4, Miss = 3, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 6, Miss = 5, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 4, Miss = 3, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 7, Miss = 6, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 14, Miss = 11, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 7, Miss = 6, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 14, Miss = 11, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 7, Miss = 6, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 14, Miss = 11, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 6, Miss = 5, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 12, Miss = 10, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 7, Miss = 6, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 14, Miss = 11, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 12, Miss = 10, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 7, Miss = 6, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 14, Miss = 11, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 7, Miss = 6, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 14, Miss = 11, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 333
L2_total_cache_misses = 271
L2_total_cache_miss_rate = 0.8138
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 79
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 42
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 31
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 65
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 195
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 138
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=333
icnt_total_pkts_simt_to_mem=333
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 333
Req_Network_cycles = 18488
Req_Network_injected_packets_per_cycle =       0.0180 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       1.1684
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0003

Reply_Network_injected_packets_num = 333
Reply_Network_cycles = 18488
Reply_Network_injected_packets_per_cycle =        0.0180
Reply_Network_conflicts_per_cycle =        0.0035
Reply_Network_conflicts_per_cycle_util =       0.2013
Reply_Bank_Level_Parallism =       1.0472
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0002
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 5551 (inst/sec)
gpgpu_simulation_rate = 3697 (cycle/sec)
gpgpu_silicon_slowdown = 391398x
Processing kernel ./hw_run/rodinia_2.0-ft/9.1/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-3.traceg
-kernel name = _Z20needle_cuda_shared_1PiS_S_iiii
-kernel id = 3
-grid dim = (3,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 32
-binary version = 70
-cuda stream id = 0
Header info loaded for kernel command : ./hw_run/rodinia_2.0-ft/9.1/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-3.traceg
launching kernel name: _Z20needle_cuda_shared_1PiS_S_iiii uid: 3
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 2,0,0
Destroy streams for kernel 3: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_S_iiii 
kernel_launch_uid = 3 
gpu_sim_cycle = 9244
gpu_sim_insn = 27756
gpu_sim_insn_fp = 0
gpu_bytes_leidos = 13080
gpu_bytes_leidos_Desde_MemFetch = 21312
gpu_arithmetic_intensity = 0.00000000000000
gpu_gflops = 0.000000
gpu_ipc =       3.0026
gpu_tot_sim_cycle = 27732
gpu_tot_sim_insn = 55512
gpu_tot_ipc =       2.0017
gpu_tot_issued_cta = 6
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5625% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0360
partiton_level_parallism_total  =       0.0240
partiton_level_parallism_util =       1.5275
partiton_level_parallism_util_total  =       1.3241
L2_BW  =       1.6680 GB/Sec
L2_BW_total  =       1.1120 GB/Sec
gpu_total_sim_rate=6939

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 672
	L1D_total_cache_misses = 582
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 232
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 158
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 84
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 34
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 158
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 396
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 276

Total_core_cache_fail_stats:
ctas_completed 6, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
809, 
gpgpu_n_tot_thrd_icount = 55512
gpgpu_n_tot_w_icount = 4854
gpgpu_n_stall_shd_mem = 2598
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 390
gpgpu_n_mem_write_global = 276
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1734
gpgpu_n_store_insn = 1536
gpgpu_n_shmem_insn = 10950
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2520
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 78
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:174	W0_Idle:76461	W0_Scoreboard:18855	W1:204	W2:180	W3:180	W4:180	W5:180	W6:180	W7:180	W8:180	W9:180	W10:180	W11:180	W12:180	W13:180	W14:180	W15:180	W16:2118	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:4854	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3120 {8:390,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11040 {40:276,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 15600 {40:390,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2208 {8:276,}
maxmflatency = 349 
max_icnt2mem_latency = 34 
maxmrqlatency = 24 
max_icnt2sh_latency = 4 
averagemflatency = 274 
avg_icnt2mem_latency = 32 
avg_mrq_latency = 6 
avg_icnt2sh_latency = 2 
mrq_lat_table:70 	183 	0 	0 	78 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	335 	331 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	636 	30 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	656 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5407      5407         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5407         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5428      5428         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5427         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5412      5412         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5412         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5424      5424         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5424         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5392      5472         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5472      5471         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5394      5823         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5823      5822         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5409      5824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5824      5824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5416      5826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5826      5826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5460      5460         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5461         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5463      5463         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5463         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5467      5467         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5466         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5470      5470         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5470         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5436      5436         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5436         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5431      5431         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5432         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5448      5448         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5449         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5441      5441         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5441         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 10.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 10.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 10.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  9.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  8.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  7.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  4.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  7.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  5.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  7.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  5.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 10.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 10.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 10.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  9.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 10.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:  8.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 10.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 10.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 331/52 = 6.365385
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        10         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        10         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        10         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         9         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8        10         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         6         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         7         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         4         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         7         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         5         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         7         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         5         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        10         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        10         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        10         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         9         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        10         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        10         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        10         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 331
min_bank_accesses = 0!
chip skew: 18/3 = 6.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        533       517    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        476    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        532       517    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        475    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        530       514    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        473    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        509       511    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        518    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        390       657    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        623       486    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        379       611    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        564       726    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        382       563    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        555       917    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        380       560    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        551       912    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:        532       516    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:        476    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:        532       516    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:        474    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:        536       520    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:        478    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:        513       516    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:        523    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:        534       518    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:        478    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:        562       518    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:        429    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:        532       516    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:        476    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:        530       514    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:        473    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        343       343         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        342         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        343       343         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        342         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        342       342         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        341         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        339       339         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        339         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        334       349         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        349       349         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        342       335         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        335       335         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        344       336         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        336       335         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        342       337         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        337       336         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        343       343         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        343         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        344       344         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        343         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        347       347         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        346         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        347       347         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        346         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        342       343         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        342         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        341       341         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        344         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        341       341         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        343         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        343       343         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        341         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16290 n_nop=16271 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001044
n_activity=157 dram_eff=0.1083
bk0: 10a 16276i bk1: 7a 16276i bk2: 0a 16290i bk3: 0a 16290i bk4: 0a 16290i bk5: 0a 16290i bk6: 0a 16290i bk7: 0a 16290i bk8: 0a 16290i bk9: 0a 16290i bk10: 0a 16290i bk11: 0a 16290i bk12: 0a 16290i bk13: 0a 16290i bk14: 0a 16290i bk15: 0a 16290i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.046512
Bank_Level_Parallism_Col = 1.048780
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.048780 

BW Util details:
bwutil = 0.001044 
total_CMD = 16290 
util_bw = 17 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 16247 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16290 
n_nop = 16271 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000123 
CoL_Bus_Util = 0.001044 
Either_Row_CoL_Bus_Util = 0.001166 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002885 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00288521
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16290 n_nop=16285 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002455
n_activity=53 dram_eff=0.07547
bk0: 4a 16276i bk1: 0a 16290i bk2: 0a 16290i bk3: 0a 16290i bk4: 0a 16290i bk5: 0a 16290i bk6: 0a 16290i bk7: 0a 16290i bk8: 0a 16290i bk9: 0a 16290i bk10: 0a 16290i bk11: 0a 16290i bk12: 0a 16290i bk13: 0a 16290i bk14: 0a 16290i bk15: 0a 16290i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000246 
total_CMD = 16290 
util_bw = 4 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 16272 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16290 
n_nop = 16285 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.000246 
Either_Row_CoL_Bus_Util = 0.000307 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001535 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00153468
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16290 n_nop=16271 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001044
n_activity=158 dram_eff=0.1076
bk0: 10a 16276i bk1: 7a 16276i bk2: 0a 16290i bk3: 0a 16290i bk4: 0a 16290i bk5: 0a 16290i bk6: 0a 16290i bk7: 0a 16290i bk8: 0a 16290i bk9: 0a 16290i bk10: 0a 16290i bk11: 0a 16290i bk12: 0a 16290i bk13: 0a 16290i bk14: 0a 16290i bk15: 0a 16290i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.046512
Bank_Level_Parallism_Col = 1.048780
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.048780 

BW Util details:
bwutil = 0.001044 
total_CMD = 16290 
util_bw = 17 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 16247 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16290 
n_nop = 16271 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000123 
CoL_Bus_Util = 0.001044 
Either_Row_CoL_Bus_Util = 0.001166 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002885 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00288521
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16290 n_nop=16285 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002455
n_activity=53 dram_eff=0.07547
bk0: 4a 16276i bk1: 0a 16290i bk2: 0a 16290i bk3: 0a 16290i bk4: 0a 16290i bk5: 0a 16290i bk6: 0a 16290i bk7: 0a 16290i bk8: 0a 16290i bk9: 0a 16290i bk10: 0a 16290i bk11: 0a 16290i bk12: 0a 16290i bk13: 0a 16290i bk14: 0a 16290i bk15: 0a 16290i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000246 
total_CMD = 16290 
util_bw = 4 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 16272 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16290 
n_nop = 16285 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.000246 
Either_Row_CoL_Bus_Util = 0.000307 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001535 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00153468
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16290 n_nop=16271 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001044
n_activity=157 dram_eff=0.1083
bk0: 10a 16276i bk1: 7a 16276i bk2: 0a 16290i bk3: 0a 16290i bk4: 0a 16290i bk5: 0a 16290i bk6: 0a 16290i bk7: 0a 16290i bk8: 0a 16290i bk9: 0a 16290i bk10: 0a 16290i bk11: 0a 16290i bk12: 0a 16290i bk13: 0a 16290i bk14: 0a 16290i bk15: 0a 16290i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.046512
Bank_Level_Parallism_Col = 1.048780
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.048780 

BW Util details:
bwutil = 0.001044 
total_CMD = 16290 
util_bw = 17 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 16247 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16290 
n_nop = 16271 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000123 
CoL_Bus_Util = 0.001044 
Either_Row_CoL_Bus_Util = 0.001166 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002885 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00288521
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16290 n_nop=16285 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002455
n_activity=53 dram_eff=0.07547
bk0: 4a 16276i bk1: 0a 16290i bk2: 0a 16290i bk3: 0a 16290i bk4: 0a 16290i bk5: 0a 16290i bk6: 0a 16290i bk7: 0a 16290i bk8: 0a 16290i bk9: 0a 16290i bk10: 0a 16290i bk11: 0a 16290i bk12: 0a 16290i bk13: 0a 16290i bk14: 0a 16290i bk15: 0a 16290i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000246 
total_CMD = 16290 
util_bw = 4 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 16272 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16290 
n_nop = 16285 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.000246 
Either_Row_CoL_Bus_Util = 0.000307 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001535 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00153468
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16290 n_nop=16273 n_act=2 n_pre=0 n_ref_event=0 n_req=15 n_rd=15 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009208
n_activity=157 dram_eff=0.09554
bk0: 9a 16277i bk1: 6a 16277i bk2: 0a 16290i bk3: 0a 16290i bk4: 0a 16290i bk5: 0a 16290i bk6: 0a 16290i bk7: 0a 16290i bk8: 0a 16290i bk9: 0a 16290i bk10: 0a 16290i bk11: 0a 16290i bk12: 0a 16290i bk13: 0a 16290i bk14: 0a 16290i bk15: 0a 16290i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866667
Row_Buffer_Locality_read = 0.866667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.051282
Bank_Level_Parallism_Col = 1.054054
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.054054 

BW Util details:
bwutil = 0.000921 
total_CMD = 16290 
util_bw = 15 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 16251 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16290 
n_nop = 16273 
Read = 15 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 15 
total_req = 15 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 15 
Row_Bus_Util =  0.000123 
CoL_Bus_Util = 0.000921 
Either_Row_CoL_Bus_Util = 0.001044 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001412 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00141191
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16290 n_nop=16286 n_act=1 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001842
n_activity=53 dram_eff=0.0566
bk0: 3a 16277i bk1: 0a 16290i bk2: 0a 16290i bk3: 0a 16290i bk4: 0a 16290i bk5: 0a 16290i bk6: 0a 16290i bk7: 0a 16290i bk8: 0a 16290i bk9: 0a 16290i bk10: 0a 16290i bk11: 0a 16290i bk12: 0a 16290i bk13: 0a 16290i bk14: 0a 16290i bk15: 0a 16290i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000184 
total_CMD = 16290 
util_bw = 3 
Wasted_Col = 13 
Wasted_Row = 0 
Idle = 16274 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16290 
n_nop = 16286 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 3 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.000184 
Either_Row_CoL_Bus_Util = 0.000246 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000737 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000736648
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16290 n_nop=16270 n_act=2 n_pre=0 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001105
n_activity=195 dram_eff=0.09231
bk0: 8a 16275i bk1: 10a 16274i bk2: 0a 16290i bk3: 0a 16290i bk4: 0a 16290i bk5: 0a 16290i bk6: 0a 16290i bk7: 0a 16290i bk8: 0a 16290i bk9: 0a 16290i bk10: 0a 16290i bk11: 0a 16290i bk12: 0a 16290i bk13: 0a 16290i bk14: 0a 16290i bk15: 0a 16290i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001105 
total_CMD = 16290 
util_bw = 18 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 16241 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16290 
n_nop = 16270 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 18 
Row_Bus_Util =  0.000123 
CoL_Bus_Util = 0.001105 
Either_Row_CoL_Bus_Util = 0.001228 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001535 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00153468
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16290 n_nop=16278 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006139
n_activity=119 dram_eff=0.08403
bk0: 6a 16276i bk1: 4a 16276i bk2: 0a 16290i bk3: 0a 16290i bk4: 0a 16290i bk5: 0a 16290i bk6: 0a 16290i bk7: 0a 16290i bk8: 0a 16290i bk9: 0a 16290i bk10: 0a 16290i bk11: 0a 16290i bk12: 0a 16290i bk13: 0a 16290i bk14: 0a 16290i bk15: 0a 16290i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.027027
Bank_Level_Parallism_Col = 1.028571
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.028571 

BW Util details:
bwutil = 0.000614 
total_CMD = 16290 
util_bw = 10 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 16253 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16290 
n_nop = 16278 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000123 
CoL_Bus_Util = 0.000614 
Either_Row_CoL_Bus_Util = 0.000737 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003008 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00300798
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16290 n_nop=16275 n_act=2 n_pre=0 n_ref_event=0 n_req=13 n_rd=13 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000798
n_activity=114 dram_eff=0.114
bk0: 7a 16276i bk1: 6a 16277i bk2: 0a 16290i bk3: 0a 16290i bk4: 0a 16290i bk5: 0a 16290i bk6: 0a 16290i bk7: 0a 16290i bk8: 0a 16290i bk9: 0a 16290i bk10: 0a 16290i bk11: 0a 16290i bk12: 0a 16290i bk13: 0a 16290i bk14: 0a 16290i bk15: 0a 16290i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.846154
Row_Buffer_Locality_read = 0.846154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000798 
total_CMD = 16290 
util_bw = 13 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 16250 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16290 
n_nop = 16275 
Read = 13 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 13 
total_req = 13 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 13 
Row_Bus_Util =  0.000123 
CoL_Bus_Util = 0.000798 
Either_Row_CoL_Bus_Util = 0.000921 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001535 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00153468
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16290 n_nop=16283 n_act=2 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003069
n_activity=97 dram_eff=0.05155
bk0: 4a 16276i bk1: 1a 16278i bk2: 0a 16290i bk3: 0a 16290i bk4: 0a 16290i bk5: 0a 16290i bk6: 0a 16290i bk7: 0a 16290i bk8: 0a 16290i bk9: 0a 16290i bk10: 0a 16290i bk11: 0a 16290i bk12: 0a 16290i bk13: 0a 16290i bk14: 0a 16290i bk15: 0a 16290i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000307 
total_CMD = 16290 
util_bw = 5 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 16259 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16290 
n_nop = 16283 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 5 
Row_Bus_Util =  0.000123 
CoL_Bus_Util = 0.000307 
Either_Row_CoL_Bus_Util = 0.000430 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000061 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.13874e-05
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16290 n_nop=16273 n_act=2 n_pre=0 n_ref_event=0 n_req=15 n_rd=15 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009208
n_activity=140 dram_eff=0.1071
bk0: 7a 16276i bk1: 8a 16277i bk2: 0a 16290i bk3: 0a 16290i bk4: 0a 16290i bk5: 0a 16290i bk6: 0a 16290i bk7: 0a 16290i bk8: 0a 16290i bk9: 0a 16290i bk10: 0a 16290i bk11: 0a 16290i bk12: 0a 16290i bk13: 0a 16290i bk14: 0a 16290i bk15: 0a 16290i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866667
Row_Buffer_Locality_read = 0.866667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000921 
total_CMD = 16290 
util_bw = 15 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 16248 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16290 
n_nop = 16273 
Read = 15 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 15 
total_req = 15 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 15 
Row_Bus_Util =  0.000123 
CoL_Bus_Util = 0.000921 
Either_Row_CoL_Bus_Util = 0.001044 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001535 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00153468
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16290 n_nop=16282 n_act=2 n_pre=0 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003683
n_activity=110 dram_eff=0.05455
bk0: 5a 16276i bk1: 1a 16278i bk2: 0a 16290i bk3: 0a 16290i bk4: 0a 16290i bk5: 0a 16290i bk6: 0a 16290i bk7: 0a 16290i bk8: 0a 16290i bk9: 0a 16290i bk10: 0a 16290i bk11: 0a 16290i bk12: 0a 16290i bk13: 0a 16290i bk14: 0a 16290i bk15: 0a 16290i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000368 
total_CMD = 16290 
util_bw = 6 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 16258 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16290 
n_nop = 16282 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 6 
Row_Bus_Util =  0.000123 
CoL_Bus_Util = 0.000368 
Either_Row_CoL_Bus_Util = 0.000491 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000061 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.13874e-05
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16290 n_nop=16273 n_act=2 n_pre=0 n_ref_event=0 n_req=15 n_rd=15 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009208
n_activity=140 dram_eff=0.1071
bk0: 7a 16276i bk1: 8a 16277i bk2: 0a 16290i bk3: 0a 16290i bk4: 0a 16290i bk5: 0a 16290i bk6: 0a 16290i bk7: 0a 16290i bk8: 0a 16290i bk9: 0a 16290i bk10: 0a 16290i bk11: 0a 16290i bk12: 0a 16290i bk13: 0a 16290i bk14: 0a 16290i bk15: 0a 16290i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866667
Row_Buffer_Locality_read = 0.866667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000921 
total_CMD = 16290 
util_bw = 15 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 16248 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16290 
n_nop = 16273 
Read = 15 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 15 
total_req = 15 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 15 
Row_Bus_Util =  0.000123 
CoL_Bus_Util = 0.000921 
Either_Row_CoL_Bus_Util = 0.001044 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001535 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00153468
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16290 n_nop=16282 n_act=2 n_pre=0 n_ref_event=0 n_req=6 n_rd=6 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003683
n_activity=110 dram_eff=0.05455
bk0: 5a 16276i bk1: 1a 16278i bk2: 0a 16290i bk3: 0a 16290i bk4: 0a 16290i bk5: 0a 16290i bk6: 0a 16290i bk7: 0a 16290i bk8: 0a 16290i bk9: 0a 16290i bk10: 0a 16290i bk11: 0a 16290i bk12: 0a 16290i bk13: 0a 16290i bk14: 0a 16290i bk15: 0a 16290i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000368 
total_CMD = 16290 
util_bw = 6 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 16258 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16290 
n_nop = 16282 
Read = 6 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 6 
total_req = 6 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 6 
Row_Bus_Util =  0.000123 
CoL_Bus_Util = 0.000368 
Either_Row_CoL_Bus_Util = 0.000491 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000061 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.13874e-05
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16290 n_nop=16271 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001044
n_activity=157 dram_eff=0.1083
bk0: 10a 16276i bk1: 7a 16276i bk2: 0a 16290i bk3: 0a 16290i bk4: 0a 16290i bk5: 0a 16290i bk6: 0a 16290i bk7: 0a 16290i bk8: 0a 16290i bk9: 0a 16290i bk10: 0a 16290i bk11: 0a 16290i bk12: 0a 16290i bk13: 0a 16290i bk14: 0a 16290i bk15: 0a 16290i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.046512
Bank_Level_Parallism_Col = 1.048780
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.048780 

BW Util details:
bwutil = 0.001044 
total_CMD = 16290 
util_bw = 17 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 16247 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16290 
n_nop = 16271 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000123 
CoL_Bus_Util = 0.001044 
Either_Row_CoL_Bus_Util = 0.001166 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002885 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00288521
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16290 n_nop=16285 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002455
n_activity=53 dram_eff=0.07547
bk0: 4a 16276i bk1: 0a 16290i bk2: 0a 16290i bk3: 0a 16290i bk4: 0a 16290i bk5: 0a 16290i bk6: 0a 16290i bk7: 0a 16290i bk8: 0a 16290i bk9: 0a 16290i bk10: 0a 16290i bk11: 0a 16290i bk12: 0a 16290i bk13: 0a 16290i bk14: 0a 16290i bk15: 0a 16290i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000246 
total_CMD = 16290 
util_bw = 4 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 16272 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16290 
n_nop = 16285 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.000246 
Either_Row_CoL_Bus_Util = 0.000307 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001535 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00153468
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16290 n_nop=16271 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001044
n_activity=157 dram_eff=0.1083
bk0: 10a 16276i bk1: 7a 16276i bk2: 0a 16290i bk3: 0a 16290i bk4: 0a 16290i bk5: 0a 16290i bk6: 0a 16290i bk7: 0a 16290i bk8: 0a 16290i bk9: 0a 16290i bk10: 0a 16290i bk11: 0a 16290i bk12: 0a 16290i bk13: 0a 16290i bk14: 0a 16290i bk15: 0a 16290i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.046512
Bank_Level_Parallism_Col = 1.048780
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.048780 

BW Util details:
bwutil = 0.001044 
total_CMD = 16290 
util_bw = 17 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 16247 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16290 
n_nop = 16271 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000123 
CoL_Bus_Util = 0.001044 
Either_Row_CoL_Bus_Util = 0.001166 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002885 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00288521
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16290 n_nop=16285 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002455
n_activity=53 dram_eff=0.07547
bk0: 4a 16276i bk1: 0a 16290i bk2: 0a 16290i bk3: 0a 16290i bk4: 0a 16290i bk5: 0a 16290i bk6: 0a 16290i bk7: 0a 16290i bk8: 0a 16290i bk9: 0a 16290i bk10: 0a 16290i bk11: 0a 16290i bk12: 0a 16290i bk13: 0a 16290i bk14: 0a 16290i bk15: 0a 16290i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000246 
total_CMD = 16290 
util_bw = 4 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 16272 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16290 
n_nop = 16285 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.000246 
Either_Row_CoL_Bus_Util = 0.000307 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001535 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00153468
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16290 n_nop=16271 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001044
n_activity=158 dram_eff=0.1076
bk0: 10a 16276i bk1: 7a 16276i bk2: 0a 16290i bk3: 0a 16290i bk4: 0a 16290i bk5: 0a 16290i bk6: 0a 16290i bk7: 0a 16290i bk8: 0a 16290i bk9: 0a 16290i bk10: 0a 16290i bk11: 0a 16290i bk12: 0a 16290i bk13: 0a 16290i bk14: 0a 16290i bk15: 0a 16290i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.046512
Bank_Level_Parallism_Col = 1.048780
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.048780 

BW Util details:
bwutil = 0.001044 
total_CMD = 16290 
util_bw = 17 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 16247 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16290 
n_nop = 16271 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000123 
CoL_Bus_Util = 0.001044 
Either_Row_CoL_Bus_Util = 0.001166 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002885 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00288521
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16290 n_nop=16285 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002455
n_activity=53 dram_eff=0.07547
bk0: 4a 16276i bk1: 0a 16290i bk2: 0a 16290i bk3: 0a 16290i bk4: 0a 16290i bk5: 0a 16290i bk6: 0a 16290i bk7: 0a 16290i bk8: 0a 16290i bk9: 0a 16290i bk10: 0a 16290i bk11: 0a 16290i bk12: 0a 16290i bk13: 0a 16290i bk14: 0a 16290i bk15: 0a 16290i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000246 
total_CMD = 16290 
util_bw = 4 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 16272 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16290 
n_nop = 16285 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.000246 
Either_Row_CoL_Bus_Util = 0.000307 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001535 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00153468
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16290 n_nop=16273 n_act=2 n_pre=0 n_ref_event=0 n_req=15 n_rd=15 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009208
n_activity=157 dram_eff=0.09554
bk0: 9a 16277i bk1: 6a 16277i bk2: 0a 16290i bk3: 0a 16290i bk4: 0a 16290i bk5: 0a 16290i bk6: 0a 16290i bk7: 0a 16290i bk8: 0a 16290i bk9: 0a 16290i bk10: 0a 16290i bk11: 0a 16290i bk12: 0a 16290i bk13: 0a 16290i bk14: 0a 16290i bk15: 0a 16290i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866667
Row_Buffer_Locality_read = 0.866667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.051282
Bank_Level_Parallism_Col = 1.054054
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.054054 

BW Util details:
bwutil = 0.000921 
total_CMD = 16290 
util_bw = 15 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 16251 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16290 
n_nop = 16273 
Read = 15 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 15 
total_req = 15 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 15 
Row_Bus_Util =  0.000123 
CoL_Bus_Util = 0.000921 
Either_Row_CoL_Bus_Util = 0.001044 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001412 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00141191
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16290 n_nop=16286 n_act=1 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001842
n_activity=53 dram_eff=0.0566
bk0: 3a 16277i bk1: 0a 16290i bk2: 0a 16290i bk3: 0a 16290i bk4: 0a 16290i bk5: 0a 16290i bk6: 0a 16290i bk7: 0a 16290i bk8: 0a 16290i bk9: 0a 16290i bk10: 0a 16290i bk11: 0a 16290i bk12: 0a 16290i bk13: 0a 16290i bk14: 0a 16290i bk15: 0a 16290i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.666667
Row_Buffer_Locality_read = 0.666667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000184 
total_CMD = 16290 
util_bw = 3 
Wasted_Col = 13 
Wasted_Row = 0 
Idle = 16274 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16290 
n_nop = 16286 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 3 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.000184 
Either_Row_CoL_Bus_Util = 0.000246 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000737 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000736648
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16290 n_nop=16271 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001044
n_activity=157 dram_eff=0.1083
bk0: 10a 16276i bk1: 7a 16276i bk2: 0a 16290i bk3: 0a 16290i bk4: 0a 16290i bk5: 0a 16290i bk6: 0a 16290i bk7: 0a 16290i bk8: 0a 16290i bk9: 0a 16290i bk10: 0a 16290i bk11: 0a 16290i bk12: 0a 16290i bk13: 0a 16290i bk14: 0a 16290i bk15: 0a 16290i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.046512
Bank_Level_Parallism_Col = 1.048780
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.048780 

BW Util details:
bwutil = 0.001044 
total_CMD = 16290 
util_bw = 17 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 16247 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16290 
n_nop = 16271 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000123 
CoL_Bus_Util = 0.001044 
Either_Row_CoL_Bus_Util = 0.001166 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002885 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00288521
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16290 n_nop=16285 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002455
n_activity=53 dram_eff=0.07547
bk0: 4a 16276i bk1: 0a 16290i bk2: 0a 16290i bk3: 0a 16290i bk4: 0a 16290i bk5: 0a 16290i bk6: 0a 16290i bk7: 0a 16290i bk8: 0a 16290i bk9: 0a 16290i bk10: 0a 16290i bk11: 0a 16290i bk12: 0a 16290i bk13: 0a 16290i bk14: 0a 16290i bk15: 0a 16290i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000246 
total_CMD = 16290 
util_bw = 4 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 16272 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16290 
n_nop = 16285 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.000246 
Either_Row_CoL_Bus_Util = 0.000307 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001535 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00153468
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16290 n_nop=16274 n_act=2 n_pre=0 n_ref_event=0 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008594
n_activity=122 dram_eff=0.1148
bk0: 8a 16276i bk1: 6a 16276i bk2: 0a 16290i bk3: 0a 16290i bk4: 0a 16290i bk5: 0a 16290i bk6: 0a 16290i bk7: 0a 16290i bk8: 0a 16290i bk9: 0a 16290i bk10: 0a 16290i bk11: 0a 16290i bk12: 0a 16290i bk13: 0a 16290i bk14: 0a 16290i bk15: 0a 16290i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.050000
Bank_Level_Parallism_Col = 1.052632
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.052632 

BW Util details:
bwutil = 0.000859 
total_CMD = 16290 
util_bw = 14 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 16250 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16290 
n_nop = 16274 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 14 
Row_Bus_Util =  0.000123 
CoL_Bus_Util = 0.000859 
Either_Row_CoL_Bus_Util = 0.000982 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002885 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00288521
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16290 n_nop=16285 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002455
n_activity=53 dram_eff=0.07547
bk0: 4a 16276i bk1: 0a 16290i bk2: 0a 16290i bk3: 0a 16290i bk4: 0a 16290i bk5: 0a 16290i bk6: 0a 16290i bk7: 0a 16290i bk8: 0a 16290i bk9: 0a 16290i bk10: 0a 16290i bk11: 0a 16290i bk12: 0a 16290i bk13: 0a 16290i bk14: 0a 16290i bk15: 0a 16290i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000246 
total_CMD = 16290 
util_bw = 4 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 16272 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16290 
n_nop = 16285 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.000246 
Either_Row_CoL_Bus_Util = 0.000307 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001535 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00153468
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16290 n_nop=16271 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001044
n_activity=157 dram_eff=0.1083
bk0: 10a 16276i bk1: 7a 16276i bk2: 0a 16290i bk3: 0a 16290i bk4: 0a 16290i bk5: 0a 16290i bk6: 0a 16290i bk7: 0a 16290i bk8: 0a 16290i bk9: 0a 16290i bk10: 0a 16290i bk11: 0a 16290i bk12: 0a 16290i bk13: 0a 16290i bk14: 0a 16290i bk15: 0a 16290i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.046512
Bank_Level_Parallism_Col = 1.048780
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.048780 

BW Util details:
bwutil = 0.001044 
total_CMD = 16290 
util_bw = 17 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 16247 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16290 
n_nop = 16271 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000123 
CoL_Bus_Util = 0.001044 
Either_Row_CoL_Bus_Util = 0.001166 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002885 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00288521
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16290 n_nop=16285 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002455
n_activity=53 dram_eff=0.07547
bk0: 4a 16276i bk1: 0a 16290i bk2: 0a 16290i bk3: 0a 16290i bk4: 0a 16290i bk5: 0a 16290i bk6: 0a 16290i bk7: 0a 16290i bk8: 0a 16290i bk9: 0a 16290i bk10: 0a 16290i bk11: 0a 16290i bk12: 0a 16290i bk13: 0a 16290i bk14: 0a 16290i bk15: 0a 16290i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000246 
total_CMD = 16290 
util_bw = 4 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 16272 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16290 
n_nop = 16285 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.000246 
Either_Row_CoL_Bus_Util = 0.000307 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001535 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00153468
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16290 n_nop=16271 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001044
n_activity=158 dram_eff=0.1076
bk0: 10a 16276i bk1: 7a 16276i bk2: 0a 16290i bk3: 0a 16290i bk4: 0a 16290i bk5: 0a 16290i bk6: 0a 16290i bk7: 0a 16290i bk8: 0a 16290i bk9: 0a 16290i bk10: 0a 16290i bk11: 0a 16290i bk12: 0a 16290i bk13: 0a 16290i bk14: 0a 16290i bk15: 0a 16290i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.046512
Bank_Level_Parallism_Col = 1.048780
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.048780 

BW Util details:
bwutil = 0.001044 
total_CMD = 16290 
util_bw = 17 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 16247 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16290 
n_nop = 16271 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000123 
CoL_Bus_Util = 0.001044 
Either_Row_CoL_Bus_Util = 0.001166 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002885 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00288521
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=16290 n_nop=16285 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002455
n_activity=53 dram_eff=0.07547
bk0: 4a 16276i bk1: 0a 16290i bk2: 0a 16290i bk3: 0a 16290i bk4: 0a 16290i bk5: 0a 16290i bk6: 0a 16290i bk7: 0a 16290i bk8: 0a 16290i bk9: 0a 16290i bk10: 0a 16290i bk11: 0a 16290i bk12: 0a 16290i bk13: 0a 16290i bk14: 0a 16290i bk15: 0a 16290i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000246 
total_CMD = 16290 
util_bw = 4 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 16272 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 16290 
n_nop = 16285 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.000246 
Either_Row_CoL_Bus_Util = 0.000307 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001535 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00153468

========= L2 cache stats =========
L2_cache_bank[0]: Access = 14, Miss = 11, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 21, Miss = 16, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 7, Miss = 6, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 14, Miss = 11, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 21, Miss = 16, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 7, Miss = 6, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 14, Miss = 11, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 21, Miss = 16, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 7, Miss = 6, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 12, Miss = 10, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 18, Miss = 15, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 6, Miss = 5, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 27, Miss = 16, Miss_rate = 0.593, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 17, Miss = 11, Miss_rate = 0.647, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 5, Miss = 4, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 15, Miss = 12, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 9, Miss = 7, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 9, Miss = 8, Miss_rate = 0.889, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 3, Miss = 3, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 18, Miss = 14, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 9, Miss = 7, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 4, Miss = 3, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 18, Miss = 14, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 9, Miss = 7, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 11, Miss = 9, Miss_rate = 0.818, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 4, Miss = 3, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 14, Miss = 11, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 21, Miss = 16, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 7, Miss = 6, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 14, Miss = 11, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 21, Miss = 16, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 7, Miss = 6, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 14, Miss = 11, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 21, Miss = 16, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 7, Miss = 6, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 12, Miss = 10, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 18, Miss = 15, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 6, Miss = 5, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 14, Miss = 11, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 21, Miss = 16, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 7, Miss = 6, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 12, Miss = 10, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 18, Miss = 14, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 14, Miss = 11, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 21, Miss = 16, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 7, Miss = 6, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 14, Miss = 11, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 21, Miss = 16, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 7, Miss = 6, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 666
L2_total_cache_misses = 523
L2_total_cache_miss_rate = 0.7853
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 59
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 131
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 200
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 84
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 34
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 158
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 390
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 276
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=666
icnt_total_pkts_simt_to_mem=666
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 666
Req_Network_cycles = 27732
Req_Network_injected_packets_per_cycle =       0.0240 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       1.3241
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0004

Reply_Network_injected_packets_num = 666
Reply_Network_cycles = 27732
Reply_Network_injected_packets_per_cycle =        0.0240
Reply_Network_conflicts_per_cycle =        0.0038
Reply_Network_conflicts_per_cycle_util =       0.1828
Reply_Bank_Level_Parallism =       1.1483
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0003
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 8 sec (8 sec)
gpgpu_simulation_rate = 6939 (inst/sec)
gpgpu_simulation_rate = 3466 (cycle/sec)
gpgpu_silicon_slowdown = 417484x
Processing kernel ./hw_run/rodinia_2.0-ft/9.1/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-4.traceg
-kernel name = _Z20needle_cuda_shared_1PiS_S_iiii
-kernel id = 4
-grid dim = (4,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 32
-binary version = 70
-cuda stream id = 0
Header info loaded for kernel command : ./hw_run/rodinia_2.0-ft/9.1/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-4.traceg
launching kernel name: _Z20needle_cuda_shared_1PiS_S_iiii uid: 4
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 3,0,0
Destroy streams for kernel 4: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_S_iiii 
kernel_launch_uid = 4 
gpu_sim_cycle = 9226
gpu_sim_insn = 37008
gpu_sim_insn_fp = 0
gpu_bytes_leidos = 21800
gpu_bytes_leidos_Desde_MemFetch = 35520
gpu_arithmetic_intensity = 0.00000000000000
gpu_gflops = 0.000000
gpu_ipc =       4.0113
gpu_tot_sim_cycle = 36958
gpu_tot_sim_insn = 92520
gpu_tot_ipc =       2.5034
gpu_tot_issued_cta = 10
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5625% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0481
partiton_level_parallism_total  =       0.0300
partiton_level_parallism_util =       1.9821
partiton_level_parallism_util_total  =       1.5268
L2_BW  =       2.2284 GB/Sec
L2_BW_total  =       1.3907 GB/Sec
gpu_total_sim_rate=8410

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1120
	L1D_total_cache_misses = 970
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 424
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 226
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 140
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 94
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 226
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 660
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 460

Total_core_cache_fail_stats:
ctas_completed 10, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
809, 
gpgpu_n_tot_thrd_icount = 92520
gpgpu_n_tot_w_icount = 8090
gpgpu_n_stall_shd_mem = 4330
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 650
gpgpu_n_mem_write_global = 460
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2890
gpgpu_n_store_insn = 2560
gpgpu_n_shmem_insn = 18250
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 4200
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 130
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:290	W0_Idle:126952	W0_Scoreboard:31264	W1:340	W2:300	W3:300	W4:300	W5:300	W6:300	W7:300	W8:300	W9:300	W10:300	W11:300	W12:300	W13:300	W14:300	W15:300	W16:3530	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:8090	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5200 {8:650,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 18400 {40:460,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 26000 {40:650,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3680 {8:460,}
maxmflatency = 349 
max_icnt2mem_latency = 34 
maxmrqlatency = 24 
max_icnt2sh_latency = 5 
averagemflatency = 267 
avg_icnt2mem_latency = 30 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 2 
mrq_lat_table:120 	312 	1 	0 	100 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	577 	533 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	1060 	50 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1084 	26 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	8 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5407      5407         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5407      5408         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5428      5428         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5427      5429         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5412      5412         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5412      5415         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5424      5424         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5424      5427         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5392      5472         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5472      5471         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5394      5823         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5823      5822         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5409      5824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5824      5824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5416      5826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5826      5826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5460      5460         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5461      5463         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5463      5463         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5463      5464         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5467      5467         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5466      5468         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5470      5470         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5470      5471         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5436      5436         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5436      5437         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5431      5431         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5432      5434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5448      5448         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5449      5451         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5441      5441         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5441      5444         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 13.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  7.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 13.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  7.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 13.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  7.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 12.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  6.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 12.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  8.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 13.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  9.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  9.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  9.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  9.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 13.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:  7.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 13.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:  7.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 13.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:  7.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 12.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:  6.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 13.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:  7.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 10.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:  6.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 13.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:  7.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 13.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:  7.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 533/64 = 8.328125
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        13        10         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        13        10         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        13        10         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        12         9         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         6         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        12        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        13         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         6         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         9        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         9         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         9        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         9         5         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        13        10         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        13        10         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        13        10         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        12         9         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         6         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        13        10         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        10         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         6         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        13        10         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        13        10         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         7         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 533
min_bank_accesses = 0!
chip skew: 25/9 = 2.78
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        542       533    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        517       478    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        541       533    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        515       477    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        539       531    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        514       476    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        508       509    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        511       520    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        496       683    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        593       608    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        442       633    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        544       566    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        475       567    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        514       556    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        473       563    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        511       552    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:        540       532    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:        516       477    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:        540       532    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:        515       476    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:        545       536    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:        519       480    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:        512       514    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:        515       523    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:        543       535    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:        518       479    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:        589       563    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:        519       431    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:        540       532    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:        516       477    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:        539       531    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:        514       476    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        343       343         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        342       345         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        343       343         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        342       343         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        342       342         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        341       344         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        339       339         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        339       341         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        334       349         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        349       349         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        342       335         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        335       335         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        344       336         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        336       335         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        342       337         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        337       336         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        343       343         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        343       344         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        344       344         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        343       345         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        347       347         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        346       347         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        347       347         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        346       346         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        342       343         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        342       345         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        341       341         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        344       344         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        341       341         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        343       344         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        343       343         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        341       345         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21710 n_nop=21685 n_act=2 n_pre=0 n_ref_event=0 n_req=23 n_rd=23 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001059
n_activity=199 dram_eff=0.1156
bk0: 13a 21696i bk1: 10a 21694i bk2: 0a 21710i bk3: 0a 21710i bk4: 0a 21710i bk5: 0a 21710i bk6: 0a 21710i bk7: 0a 21710i bk8: 0a 21710i bk9: 0a 21710i bk10: 0a 21710i bk11: 0a 21710i bk12: 0a 21710i bk13: 0a 21710i bk14: 0a 21710i bk15: 0a 21710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.913043
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.060000
Bank_Level_Parallism_Col = 1.062500
Bank_Level_Parallism_Ready = 1.043478
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.062500 

BW Util details:
bwutil = 0.001059 
total_CMD = 21710 
util_bw = 23 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 21660 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21710 
n_nop = 21685 
Read = 23 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 23 
Row_Bus_Util =  0.000092 
CoL_Bus_Util = 0.001059 
Either_Row_CoL_Bus_Util = 0.001152 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002165 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0021649
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21710 n_nop=21697 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005067
n_activity=118 dram_eff=0.09322
bk0: 7a 21696i bk1: 4a 21696i bk2: 0a 21710i bk3: 0a 21710i bk4: 0a 21710i bk5: 0a 21710i bk6: 0a 21710i bk7: 0a 21710i bk8: 0a 21710i bk9: 0a 21710i bk10: 0a 21710i bk11: 0a 21710i bk12: 0a 21710i bk13: 0a 21710i bk14: 0a 21710i bk15: 0a 21710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.026316
Bank_Level_Parallism_Col = 1.027778
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.027778 

BW Util details:
bwutil = 0.000507 
total_CMD = 21710 
util_bw = 11 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 21672 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21710 
n_nop = 21697 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000092 
CoL_Bus_Util = 0.000507 
Either_Row_CoL_Bus_Util = 0.000599 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002257 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00225702
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21710 n_nop=21685 n_act=2 n_pre=0 n_ref_event=0 n_req=23 n_rd=23 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001059
n_activity=200 dram_eff=0.115
bk0: 13a 21696i bk1: 10a 21694i bk2: 0a 21710i bk3: 0a 21710i bk4: 0a 21710i bk5: 0a 21710i bk6: 0a 21710i bk7: 0a 21710i bk8: 0a 21710i bk9: 0a 21710i bk10: 0a 21710i bk11: 0a 21710i bk12: 0a 21710i bk13: 0a 21710i bk14: 0a 21710i bk15: 0a 21710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.913043
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.060000
Bank_Level_Parallism_Col = 1.062500
Bank_Level_Parallism_Ready = 1.043478
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.062500 

BW Util details:
bwutil = 0.001059 
total_CMD = 21710 
util_bw = 23 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 21660 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21710 
n_nop = 21685 
Read = 23 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 23 
Row_Bus_Util =  0.000092 
CoL_Bus_Util = 0.001059 
Either_Row_CoL_Bus_Util = 0.001152 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002165 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0021649
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21710 n_nop=21697 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005067
n_activity=118 dram_eff=0.09322
bk0: 7a 21696i bk1: 4a 21696i bk2: 0a 21710i bk3: 0a 21710i bk4: 0a 21710i bk5: 0a 21710i bk6: 0a 21710i bk7: 0a 21710i bk8: 0a 21710i bk9: 0a 21710i bk10: 0a 21710i bk11: 0a 21710i bk12: 0a 21710i bk13: 0a 21710i bk14: 0a 21710i bk15: 0a 21710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.026316
Bank_Level_Parallism_Col = 1.027778
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.027778 

BW Util details:
bwutil = 0.000507 
total_CMD = 21710 
util_bw = 11 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 21672 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21710 
n_nop = 21697 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000092 
CoL_Bus_Util = 0.000507 
Either_Row_CoL_Bus_Util = 0.000599 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002257 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00225702
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21710 n_nop=21685 n_act=2 n_pre=0 n_ref_event=0 n_req=23 n_rd=23 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001059
n_activity=199 dram_eff=0.1156
bk0: 13a 21696i bk1: 10a 21694i bk2: 0a 21710i bk3: 0a 21710i bk4: 0a 21710i bk5: 0a 21710i bk6: 0a 21710i bk7: 0a 21710i bk8: 0a 21710i bk9: 0a 21710i bk10: 0a 21710i bk11: 0a 21710i bk12: 0a 21710i bk13: 0a 21710i bk14: 0a 21710i bk15: 0a 21710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.913043
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.060000
Bank_Level_Parallism_Col = 1.062500
Bank_Level_Parallism_Ready = 1.043478
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.062500 

BW Util details:
bwutil = 0.001059 
total_CMD = 21710 
util_bw = 23 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 21660 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21710 
n_nop = 21685 
Read = 23 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 23 
Row_Bus_Util =  0.000092 
CoL_Bus_Util = 0.001059 
Either_Row_CoL_Bus_Util = 0.001152 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002165 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0021649
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21710 n_nop=21697 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005067
n_activity=118 dram_eff=0.09322
bk0: 7a 21696i bk1: 4a 21696i bk2: 0a 21710i bk3: 0a 21710i bk4: 0a 21710i bk5: 0a 21710i bk6: 0a 21710i bk7: 0a 21710i bk8: 0a 21710i bk9: 0a 21710i bk10: 0a 21710i bk11: 0a 21710i bk12: 0a 21710i bk13: 0a 21710i bk14: 0a 21710i bk15: 0a 21710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.026316
Bank_Level_Parallism_Col = 1.027778
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.027778 

BW Util details:
bwutil = 0.000507 
total_CMD = 21710 
util_bw = 11 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 21672 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21710 
n_nop = 21697 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000092 
CoL_Bus_Util = 0.000507 
Either_Row_CoL_Bus_Util = 0.000599 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002257 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00225702
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21710 n_nop=21687 n_act=2 n_pre=0 n_ref_event=0 n_req=21 n_rd=21 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009673
n_activity=198 dram_eff=0.1061
bk0: 12a 21696i bk1: 9a 21696i bk2: 0a 21710i bk3: 0a 21710i bk4: 0a 21710i bk5: 0a 21710i bk6: 0a 21710i bk7: 0a 21710i bk8: 0a 21710i bk9: 0a 21710i bk10: 0a 21710i bk11: 0a 21710i bk12: 0a 21710i bk13: 0a 21710i bk14: 0a 21710i bk15: 0a 21710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904762
Row_Buffer_Locality_read = 0.904762
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.065217
Bank_Level_Parallism_Col = 1.068182
Bank_Level_Parallism_Ready = 1.047619
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.068182 

BW Util details:
bwutil = 0.000967 
total_CMD = 21710 
util_bw = 21 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 21664 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21710 
n_nop = 21687 
Read = 21 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 21 
total_req = 21 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 21 
Row_Bus_Util =  0.000092 
CoL_Bus_Util = 0.000967 
Either_Row_CoL_Bus_Util = 0.001059 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001059 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00105942
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21710 n_nop=21699 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004146
n_activity=118 dram_eff=0.07627
bk0: 6a 21697i bk1: 3a 21697i bk2: 0a 21710i bk3: 0a 21710i bk4: 0a 21710i bk5: 0a 21710i bk6: 0a 21710i bk7: 0a 21710i bk8: 0a 21710i bk9: 0a 21710i bk10: 0a 21710i bk11: 0a 21710i bk12: 0a 21710i bk13: 0a 21710i bk14: 0a 21710i bk15: 0a 21710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.029412
Bank_Level_Parallism_Col = 1.031250
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.031250 

BW Util details:
bwutil = 0.000415 
total_CMD = 21710 
util_bw = 9 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 21676 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21710 
n_nop = 21699 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000092 
CoL_Bus_Util = 0.000415 
Either_Row_CoL_Bus_Util = 0.000507 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001105 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00110548
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21710 n_nop=21683 n_act=2 n_pre=0 n_ref_event=0 n_req=25 n_rd=25 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001152
n_activity=248 dram_eff=0.1008
bk0: 12a 21695i bk1: 13a 21694i bk2: 0a 21710i bk3: 0a 21710i bk4: 0a 21710i bk5: 0a 21710i bk6: 0a 21710i bk7: 0a 21710i bk8: 0a 21710i bk9: 0a 21710i bk10: 0a 21710i bk11: 0a 21710i bk12: 0a 21710i bk13: 0a 21710i bk14: 0a 21710i bk15: 0a 21710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.920000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001152 
total_CMD = 21710 
util_bw = 25 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 21654 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21710 
n_nop = 21683 
Read = 25 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 25 
total_req = 25 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 25 
Row_Bus_Util =  0.000092 
CoL_Bus_Util = 0.001152 
Either_Row_CoL_Bus_Util = 0.001244 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001152 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00115154
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21710 n_nop=21693 n_act=2 n_pre=0 n_ref_event=0 n_req=15 n_rd=15 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006909
n_activity=173 dram_eff=0.08671
bk0: 8a 21696i bk1: 7a 21695i bk2: 0a 21710i bk3: 0a 21710i bk4: 0a 21710i bk5: 0a 21710i bk6: 0a 21710i bk7: 0a 21710i bk8: 0a 21710i bk9: 0a 21710i bk10: 0a 21710i bk11: 0a 21710i bk12: 0a 21710i bk13: 0a 21710i bk14: 0a 21710i bk15: 0a 21710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866667
Row_Buffer_Locality_read = 0.866667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.023256
Bank_Level_Parallism_Col = 1.024390
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.024390 

BW Util details:
bwutil = 0.000691 
total_CMD = 21710 
util_bw = 15 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 21667 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21710 
n_nop = 21693 
Read = 15 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 15 
total_req = 15 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 15 
Row_Bus_Util =  0.000092 
CoL_Bus_Util = 0.000691 
Either_Row_CoL_Bus_Util = 0.000783 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002257 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00225702
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21710 n_nop=21687 n_act=2 n_pre=0 n_ref_event=0 n_req=21 n_rd=21 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009673
n_activity=161 dram_eff=0.1304
bk0: 13a 21693i bk1: 8a 21696i bk2: 0a 21710i bk3: 0a 21710i bk4: 0a 21710i bk5: 0a 21710i bk6: 0a 21710i bk7: 0a 21710i bk8: 0a 21710i bk9: 0a 21710i bk10: 0a 21710i bk11: 0a 21710i bk12: 0a 21710i bk13: 0a 21710i bk14: 0a 21710i bk15: 0a 21710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904762
Row_Buffer_Locality_read = 0.904762
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.019608
Bank_Level_Parallism_Col = 1.020408
Bank_Level_Parallism_Ready = 1.047619
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.020408 

BW Util details:
bwutil = 0.000967 
total_CMD = 21710 
util_bw = 21 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 21659 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21710 
n_nop = 21687 
Read = 21 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 21 
total_req = 21 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 21 
Row_Bus_Util =  0.000092 
CoL_Bus_Util = 0.000967 
Either_Row_CoL_Bus_Util = 0.001059 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001198 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0011976
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21710 n_nop=21698 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004606
n_activity=116 dram_eff=0.08621
bk0: 6a 21695i bk1: 4a 21696i bk2: 0a 21710i bk3: 0a 21710i bk4: 0a 21710i bk5: 0a 21710i bk6: 0a 21710i bk7: 0a 21710i bk8: 0a 21710i bk9: 0a 21710i bk10: 0a 21710i bk11: 0a 21710i bk12: 0a 21710i bk13: 0a 21710i bk14: 0a 21710i bk15: 0a 21710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.026316
Bank_Level_Parallism_Col = 1.027778
Bank_Level_Parallism_Ready = 1.100000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.027778 

BW Util details:
bwutil = 0.000461 
total_CMD = 21710 
util_bw = 10 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 21672 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21710 
n_nop = 21698 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000092 
CoL_Bus_Util = 0.000461 
Either_Row_CoL_Bus_Util = 0.000553 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000092 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.21234e-05
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21710 n_nop=21688 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009212
n_activity=170 dram_eff=0.1176
bk0: 9a 21694i bk1: 11a 21697i bk2: 0a 21710i bk3: 0a 21710i bk4: 0a 21710i bk5: 0a 21710i bk6: 0a 21710i bk7: 0a 21710i bk8: 0a 21710i bk9: 0a 21710i bk10: 0a 21710i bk11: 0a 21710i bk12: 0a 21710i bk13: 0a 21710i bk14: 0a 21710i bk15: 0a 21710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.020833
Bank_Level_Parallism_Col = 1.021739
Bank_Level_Parallism_Ready = 1.050000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.021739 

BW Util details:
bwutil = 0.000921 
total_CMD = 21710 
util_bw = 20 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 21662 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21710 
n_nop = 21688 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000092 
CoL_Bus_Util = 0.000921 
Either_Row_CoL_Bus_Util = 0.001013 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001152 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00115154
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21710 n_nop=21694 n_act=2 n_pre=0 n_ref_event=0 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006449
n_activity=155 dram_eff=0.09032
bk0: 9a 21694i bk1: 5a 21696i bk2: 0a 21710i bk3: 0a 21710i bk4: 0a 21710i bk5: 0a 21710i bk6: 0a 21710i bk7: 0a 21710i bk8: 0a 21710i bk9: 0a 21710i bk10: 0a 21710i bk11: 0a 21710i bk12: 0a 21710i bk13: 0a 21710i bk14: 0a 21710i bk15: 0a 21710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.023256
Bank_Level_Parallism_Col = 1.024390
Bank_Level_Parallism_Ready = 1.071429
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.024390 

BW Util details:
bwutil = 0.000645 
total_CMD = 21710 
util_bw = 14 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 21667 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21710 
n_nop = 21694 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 14 
Row_Bus_Util =  0.000092 
CoL_Bus_Util = 0.000645 
Either_Row_CoL_Bus_Util = 0.000737 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000092 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.21234e-05
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21710 n_nop=21688 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009212
n_activity=170 dram_eff=0.1176
bk0: 9a 21694i bk1: 11a 21697i bk2: 0a 21710i bk3: 0a 21710i bk4: 0a 21710i bk5: 0a 21710i bk6: 0a 21710i bk7: 0a 21710i bk8: 0a 21710i bk9: 0a 21710i bk10: 0a 21710i bk11: 0a 21710i bk12: 0a 21710i bk13: 0a 21710i bk14: 0a 21710i bk15: 0a 21710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.020833
Bank_Level_Parallism_Col = 1.021739
Bank_Level_Parallism_Ready = 1.050000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.021739 

BW Util details:
bwutil = 0.000921 
total_CMD = 21710 
util_bw = 20 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 21662 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21710 
n_nop = 21688 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000092 
CoL_Bus_Util = 0.000921 
Either_Row_CoL_Bus_Util = 0.001013 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001152 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00115154
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21710 n_nop=21694 n_act=2 n_pre=0 n_ref_event=0 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006449
n_activity=154 dram_eff=0.09091
bk0: 9a 21694i bk1: 5a 21696i bk2: 0a 21710i bk3: 0a 21710i bk4: 0a 21710i bk5: 0a 21710i bk6: 0a 21710i bk7: 0a 21710i bk8: 0a 21710i bk9: 0a 21710i bk10: 0a 21710i bk11: 0a 21710i bk12: 0a 21710i bk13: 0a 21710i bk14: 0a 21710i bk15: 0a 21710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.023256
Bank_Level_Parallism_Col = 1.024390
Bank_Level_Parallism_Ready = 1.071429
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.024390 

BW Util details:
bwutil = 0.000645 
total_CMD = 21710 
util_bw = 14 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 21667 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21710 
n_nop = 21694 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 14 
Row_Bus_Util =  0.000092 
CoL_Bus_Util = 0.000645 
Either_Row_CoL_Bus_Util = 0.000737 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000092 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.21234e-05
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21710 n_nop=21685 n_act=2 n_pre=0 n_ref_event=0 n_req=23 n_rd=23 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001059
n_activity=198 dram_eff=0.1162
bk0: 13a 21696i bk1: 10a 21696i bk2: 0a 21710i bk3: 0a 21710i bk4: 0a 21710i bk5: 0a 21710i bk6: 0a 21710i bk7: 0a 21710i bk8: 0a 21710i bk9: 0a 21710i bk10: 0a 21710i bk11: 0a 21710i bk12: 0a 21710i bk13: 0a 21710i bk14: 0a 21710i bk15: 0a 21710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.913043
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.040816
Bank_Level_Parallism_Col = 1.042553
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.042553 

BW Util details:
bwutil = 0.001059 
total_CMD = 21710 
util_bw = 23 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 21661 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21710 
n_nop = 21685 
Read = 23 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 23 
Row_Bus_Util =  0.000092 
CoL_Bus_Util = 0.001059 
Either_Row_CoL_Bus_Util = 0.001152 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002165 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0021649
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21710 n_nop=21697 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005067
n_activity=119 dram_eff=0.09244
bk0: 7a 21696i bk1: 4a 21696i bk2: 0a 21710i bk3: 0a 21710i bk4: 0a 21710i bk5: 0a 21710i bk6: 0a 21710i bk7: 0a 21710i bk8: 0a 21710i bk9: 0a 21710i bk10: 0a 21710i bk11: 0a 21710i bk12: 0a 21710i bk13: 0a 21710i bk14: 0a 21710i bk15: 0a 21710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.026316
Bank_Level_Parallism_Col = 1.027778
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.027778 

BW Util details:
bwutil = 0.000507 
total_CMD = 21710 
util_bw = 11 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 21672 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21710 
n_nop = 21697 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000092 
CoL_Bus_Util = 0.000507 
Either_Row_CoL_Bus_Util = 0.000599 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002211 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00221096
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21710 n_nop=21685 n_act=2 n_pre=0 n_ref_event=0 n_req=23 n_rd=23 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001059
n_activity=198 dram_eff=0.1162
bk0: 13a 21696i bk1: 10a 21696i bk2: 0a 21710i bk3: 0a 21710i bk4: 0a 21710i bk5: 0a 21710i bk6: 0a 21710i bk7: 0a 21710i bk8: 0a 21710i bk9: 0a 21710i bk10: 0a 21710i bk11: 0a 21710i bk12: 0a 21710i bk13: 0a 21710i bk14: 0a 21710i bk15: 0a 21710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.913043
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.040816
Bank_Level_Parallism_Col = 1.042553
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.042553 

BW Util details:
bwutil = 0.001059 
total_CMD = 21710 
util_bw = 23 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 21661 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21710 
n_nop = 21685 
Read = 23 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 23 
Row_Bus_Util =  0.000092 
CoL_Bus_Util = 0.001059 
Either_Row_CoL_Bus_Util = 0.001152 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002165 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0021649
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21710 n_nop=21697 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005067
n_activity=118 dram_eff=0.09322
bk0: 7a 21696i bk1: 4a 21696i bk2: 0a 21710i bk3: 0a 21710i bk4: 0a 21710i bk5: 0a 21710i bk6: 0a 21710i bk7: 0a 21710i bk8: 0a 21710i bk9: 0a 21710i bk10: 0a 21710i bk11: 0a 21710i bk12: 0a 21710i bk13: 0a 21710i bk14: 0a 21710i bk15: 0a 21710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.026316
Bank_Level_Parallism_Col = 1.027778
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.027778 

BW Util details:
bwutil = 0.000507 
total_CMD = 21710 
util_bw = 11 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 21672 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21710 
n_nop = 21697 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000092 
CoL_Bus_Util = 0.000507 
Either_Row_CoL_Bus_Util = 0.000599 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002211 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00221096
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21710 n_nop=21685 n_act=2 n_pre=0 n_ref_event=0 n_req=23 n_rd=23 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001059
n_activity=199 dram_eff=0.1156
bk0: 13a 21696i bk1: 10a 21696i bk2: 0a 21710i bk3: 0a 21710i bk4: 0a 21710i bk5: 0a 21710i bk6: 0a 21710i bk7: 0a 21710i bk8: 0a 21710i bk9: 0a 21710i bk10: 0a 21710i bk11: 0a 21710i bk12: 0a 21710i bk13: 0a 21710i bk14: 0a 21710i bk15: 0a 21710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.913043
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.040816
Bank_Level_Parallism_Col = 1.042553
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.042553 

BW Util details:
bwutil = 0.001059 
total_CMD = 21710 
util_bw = 23 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 21661 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21710 
n_nop = 21685 
Read = 23 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 23 
Row_Bus_Util =  0.000092 
CoL_Bus_Util = 0.001059 
Either_Row_CoL_Bus_Util = 0.001152 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002165 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0021649
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21710 n_nop=21697 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005067
n_activity=118 dram_eff=0.09322
bk0: 7a 21696i bk1: 4a 21696i bk2: 0a 21710i bk3: 0a 21710i bk4: 0a 21710i bk5: 0a 21710i bk6: 0a 21710i bk7: 0a 21710i bk8: 0a 21710i bk9: 0a 21710i bk10: 0a 21710i bk11: 0a 21710i bk12: 0a 21710i bk13: 0a 21710i bk14: 0a 21710i bk15: 0a 21710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.026316
Bank_Level_Parallism_Col = 1.027778
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.027778 

BW Util details:
bwutil = 0.000507 
total_CMD = 21710 
util_bw = 11 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 21672 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21710 
n_nop = 21697 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000092 
CoL_Bus_Util = 0.000507 
Either_Row_CoL_Bus_Util = 0.000599 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002211 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00221096
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21710 n_nop=21687 n_act=2 n_pre=0 n_ref_event=0 n_req=21 n_rd=21 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009673
n_activity=198 dram_eff=0.1061
bk0: 12a 21697i bk1: 9a 21697i bk2: 0a 21710i bk3: 0a 21710i bk4: 0a 21710i bk5: 0a 21710i bk6: 0a 21710i bk7: 0a 21710i bk8: 0a 21710i bk9: 0a 21710i bk10: 0a 21710i bk11: 0a 21710i bk12: 0a 21710i bk13: 0a 21710i bk14: 0a 21710i bk15: 0a 21710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904762
Row_Buffer_Locality_read = 0.904762
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.044444
Bank_Level_Parallism_Col = 1.046512
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.046512 

BW Util details:
bwutil = 0.000967 
total_CMD = 21710 
util_bw = 21 
Wasted_Col = 24 
Wasted_Row = 0 
Idle = 21665 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21710 
n_nop = 21687 
Read = 21 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 21 
total_req = 21 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 21 
Row_Bus_Util =  0.000092 
CoL_Bus_Util = 0.000967 
Either_Row_CoL_Bus_Util = 0.001059 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001059 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00105942
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21710 n_nop=21699 n_act=2 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004146
n_activity=118 dram_eff=0.07627
bk0: 6a 21697i bk1: 3a 21697i bk2: 0a 21710i bk3: 0a 21710i bk4: 0a 21710i bk5: 0a 21710i bk6: 0a 21710i bk7: 0a 21710i bk8: 0a 21710i bk9: 0a 21710i bk10: 0a 21710i bk11: 0a 21710i bk12: 0a 21710i bk13: 0a 21710i bk14: 0a 21710i bk15: 0a 21710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.777778
Row_Buffer_Locality_read = 0.777778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.029412
Bank_Level_Parallism_Col = 1.031250
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.031250 

BW Util details:
bwutil = 0.000415 
total_CMD = 21710 
util_bw = 9 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 21676 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21710 
n_nop = 21699 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 9 
Row_Bus_Util =  0.000092 
CoL_Bus_Util = 0.000415 
Either_Row_CoL_Bus_Util = 0.000507 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001059 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00105942
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21710 n_nop=21685 n_act=2 n_pre=0 n_ref_event=0 n_req=23 n_rd=23 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001059
n_activity=198 dram_eff=0.1162
bk0: 13a 21696i bk1: 10a 21696i bk2: 0a 21710i bk3: 0a 21710i bk4: 0a 21710i bk5: 0a 21710i bk6: 0a 21710i bk7: 0a 21710i bk8: 0a 21710i bk9: 0a 21710i bk10: 0a 21710i bk11: 0a 21710i bk12: 0a 21710i bk13: 0a 21710i bk14: 0a 21710i bk15: 0a 21710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.913043
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.040816
Bank_Level_Parallism_Col = 1.042553
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.042553 

BW Util details:
bwutil = 0.001059 
total_CMD = 21710 
util_bw = 23 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 21661 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21710 
n_nop = 21685 
Read = 23 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 23 
Row_Bus_Util =  0.000092 
CoL_Bus_Util = 0.001059 
Either_Row_CoL_Bus_Util = 0.001152 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002165 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0021649
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21710 n_nop=21697 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005067
n_activity=118 dram_eff=0.09322
bk0: 7a 21696i bk1: 4a 21696i bk2: 0a 21710i bk3: 0a 21710i bk4: 0a 21710i bk5: 0a 21710i bk6: 0a 21710i bk7: 0a 21710i bk8: 0a 21710i bk9: 0a 21710i bk10: 0a 21710i bk11: 0a 21710i bk12: 0a 21710i bk13: 0a 21710i bk14: 0a 21710i bk15: 0a 21710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.026316
Bank_Level_Parallism_Col = 1.027778
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.027778 

BW Util details:
bwutil = 0.000507 
total_CMD = 21710 
util_bw = 11 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 21672 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21710 
n_nop = 21697 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000092 
CoL_Bus_Util = 0.000507 
Either_Row_CoL_Bus_Util = 0.000599 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002211 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00221096
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21710 n_nop=21690 n_act=2 n_pre=0 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008291
n_activity=138 dram_eff=0.1304
bk0: 10a 21696i bk1: 8a 21696i bk2: 0a 21710i bk3: 0a 21710i bk4: 0a 21710i bk5: 0a 21710i bk6: 0a 21710i bk7: 0a 21710i bk8: 0a 21710i bk9: 0a 21710i bk10: 0a 21710i bk11: 0a 21710i bk12: 0a 21710i bk13: 0a 21710i bk14: 0a 21710i bk15: 0a 21710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.045455
Bank_Level_Parallism_Col = 1.047619
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.047619 

BW Util details:
bwutil = 0.000829 
total_CMD = 21710 
util_bw = 18 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 21666 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21710 
n_nop = 21690 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 18 
Row_Bus_Util =  0.000092 
CoL_Bus_Util = 0.000829 
Either_Row_CoL_Bus_Util = 0.000921 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002165 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0021649
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21710 n_nop=21698 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004606
n_activity=107 dram_eff=0.09346
bk0: 6a 21696i bk1: 4a 21696i bk2: 0a 21710i bk3: 0a 21710i bk4: 0a 21710i bk5: 0a 21710i bk6: 0a 21710i bk7: 0a 21710i bk8: 0a 21710i bk9: 0a 21710i bk10: 0a 21710i bk11: 0a 21710i bk12: 0a 21710i bk13: 0a 21710i bk14: 0a 21710i bk15: 0a 21710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.027027
Bank_Level_Parallism_Col = 1.028571
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.028571 

BW Util details:
bwutil = 0.000461 
total_CMD = 21710 
util_bw = 10 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 21673 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21710 
n_nop = 21698 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000092 
CoL_Bus_Util = 0.000461 
Either_Row_CoL_Bus_Util = 0.000553 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002211 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00221096
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21710 n_nop=21685 n_act=2 n_pre=0 n_ref_event=0 n_req=23 n_rd=23 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001059
n_activity=197 dram_eff=0.1168
bk0: 13a 21696i bk1: 10a 21696i bk2: 0a 21710i bk3: 0a 21710i bk4: 0a 21710i bk5: 0a 21710i bk6: 0a 21710i bk7: 0a 21710i bk8: 0a 21710i bk9: 0a 21710i bk10: 0a 21710i bk11: 0a 21710i bk12: 0a 21710i bk13: 0a 21710i bk14: 0a 21710i bk15: 0a 21710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.913043
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.040816
Bank_Level_Parallism_Col = 1.042553
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.042553 

BW Util details:
bwutil = 0.001059 
total_CMD = 21710 
util_bw = 23 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 21661 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21710 
n_nop = 21685 
Read = 23 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 23 
Row_Bus_Util =  0.000092 
CoL_Bus_Util = 0.001059 
Either_Row_CoL_Bus_Util = 0.001152 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002165 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0021649
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21710 n_nop=21697 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005067
n_activity=118 dram_eff=0.09322
bk0: 7a 21696i bk1: 4a 21696i bk2: 0a 21710i bk3: 0a 21710i bk4: 0a 21710i bk5: 0a 21710i bk6: 0a 21710i bk7: 0a 21710i bk8: 0a 21710i bk9: 0a 21710i bk10: 0a 21710i bk11: 0a 21710i bk12: 0a 21710i bk13: 0a 21710i bk14: 0a 21710i bk15: 0a 21710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.026316
Bank_Level_Parallism_Col = 1.027778
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.027778 

BW Util details:
bwutil = 0.000507 
total_CMD = 21710 
util_bw = 11 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 21672 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21710 
n_nop = 21697 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000092 
CoL_Bus_Util = 0.000507 
Either_Row_CoL_Bus_Util = 0.000599 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002211 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00221096
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21710 n_nop=21685 n_act=2 n_pre=0 n_ref_event=0 n_req=23 n_rd=23 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001059
n_activity=199 dram_eff=0.1156
bk0: 13a 21696i bk1: 10a 21696i bk2: 0a 21710i bk3: 0a 21710i bk4: 0a 21710i bk5: 0a 21710i bk6: 0a 21710i bk7: 0a 21710i bk8: 0a 21710i bk9: 0a 21710i bk10: 0a 21710i bk11: 0a 21710i bk12: 0a 21710i bk13: 0a 21710i bk14: 0a 21710i bk15: 0a 21710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.913043
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.040816
Bank_Level_Parallism_Col = 1.042553
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.042553 

BW Util details:
bwutil = 0.001059 
total_CMD = 21710 
util_bw = 23 
Wasted_Col = 26 
Wasted_Row = 0 
Idle = 21661 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21710 
n_nop = 21685 
Read = 23 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 23 
Row_Bus_Util =  0.000092 
CoL_Bus_Util = 0.001059 
Either_Row_CoL_Bus_Util = 0.001152 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002165 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0021649
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21710 n_nop=21697 n_act=2 n_pre=0 n_ref_event=0 n_req=11 n_rd=11 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005067
n_activity=119 dram_eff=0.09244
bk0: 7a 21696i bk1: 4a 21696i bk2: 0a 21710i bk3: 0a 21710i bk4: 0a 21710i bk5: 0a 21710i bk6: 0a 21710i bk7: 0a 21710i bk8: 0a 21710i bk9: 0a 21710i bk10: 0a 21710i bk11: 0a 21710i bk12: 0a 21710i bk13: 0a 21710i bk14: 0a 21710i bk15: 0a 21710i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.818182
Row_Buffer_Locality_read = 0.818182
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.026316
Bank_Level_Parallism_Col = 1.027778
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.027778 

BW Util details:
bwutil = 0.000507 
total_CMD = 21710 
util_bw = 11 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 21672 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21710 
n_nop = 21697 
Read = 11 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 11 
total_req = 11 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 11 
Row_Bus_Util =  0.000092 
CoL_Bus_Util = 0.000507 
Either_Row_CoL_Bus_Util = 0.000599 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002211 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00221096

========= L2 cache stats =========
L2_cache_bank[0]: Access = 21, Miss = 16, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 28, Miss = 21, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 14, Miss = 11, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 7, Miss = 6, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 21, Miss = 16, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 28, Miss = 21, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 14, Miss = 11, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 7, Miss = 6, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 21, Miss = 16, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 28, Miss = 21, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 14, Miss = 11, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 7, Miss = 6, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 18, Miss = 15, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 24, Miss = 20, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 12, Miss = 10, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 6, Miss = 5, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 37, Miss = 21, Miss_rate = 0.568, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 23, Miss = 17, Miss_rate = 0.739, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 27, Miss = 16, Miss_rate = 0.593, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 9, Miss = 6, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 21, Miss = 16, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 21, Miss = 17, Miss_rate = 0.810, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 15, Miss = 12, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 7, Miss = 6, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 25, Miss = 19, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 16, Miss = 13, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 18, Miss = 14, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 11, Miss = 8, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 25, Miss = 19, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 16, Miss = 13, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 18, Miss = 14, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 11, Miss = 8, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 21, Miss = 16, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 28, Miss = 21, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 14, Miss = 11, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 7, Miss = 6, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 21, Miss = 16, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 28, Miss = 21, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 14, Miss = 11, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 7, Miss = 6, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 21, Miss = 16, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 28, Miss = 21, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 14, Miss = 11, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 7, Miss = 6, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 18, Miss = 15, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 24, Miss = 20, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 12, Miss = 10, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 6, Miss = 5, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 21, Miss = 16, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 28, Miss = 21, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 14, Miss = 11, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 7, Miss = 6, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 18, Miss = 14, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 24, Miss = 18, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 12, Miss = 10, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 21, Miss = 16, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 28, Miss = 21, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 14, Miss = 11, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 7, Miss = 6, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 21, Miss = 16, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 28, Miss = 21, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 14, Miss = 11, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 7, Miss = 6, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1110
L2_total_cache_misses = 853
L2_total_cache_miss_rate = 0.7685
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 117
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 223
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 310
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 140
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 94
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 226
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 650
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 460
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1110
icnt_total_pkts_simt_to_mem=1110
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1110
Req_Network_cycles = 36958
Req_Network_injected_packets_per_cycle =       0.0300 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       1.5268
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0005

Reply_Network_injected_packets_num = 1110
Reply_Network_cycles = 36958
Reply_Network_injected_packets_per_cycle =        0.0300
Reply_Network_conflicts_per_cycle =        0.0050
Reply_Network_conflicts_per_cycle_util =       0.2199
Reply_Bank_Level_Parallism =       1.3121
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0004
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 11 sec (11 sec)
gpgpu_simulation_rate = 8410 (inst/sec)
gpgpu_simulation_rate = 3359 (cycle/sec)
gpgpu_silicon_slowdown = 430782x
Processing kernel ./hw_run/rodinia_2.0-ft/9.1/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-5.traceg
-kernel name = _Z20needle_cuda_shared_1PiS_S_iiii
-kernel id = 5
-grid dim = (5,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 32
-binary version = 70
-cuda stream id = 0
Header info loaded for kernel command : ./hw_run/rodinia_2.0-ft/9.1/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-5.traceg
launching kernel name: _Z20needle_cuda_shared_1PiS_S_iiii uid: 5
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 4,0,0
Destroy streams for kernel 5: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_S_iiii 
kernel_launch_uid = 5 
gpu_sim_cycle = 9229
gpu_sim_insn = 46260
gpu_sim_insn_fp = 0
gpu_bytes_leidos = 32700
gpu_bytes_leidos_Desde_MemFetch = 53280
gpu_arithmetic_intensity = 0.00000000000000
gpu_gflops = 0.000000
gpu_ipc =       5.0125
gpu_tot_sim_cycle = 46187
gpu_tot_sim_insn = 138780
gpu_tot_ipc =       3.0047
gpu_tot_issued_cta = 15
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5625% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0601
partiton_level_parallism_total  =       0.0360
partiton_level_parallism_util =       2.4667
partiton_level_parallism_util_total  =       1.7489
L2_BW  =       2.7846 GB/Sec
L2_BW_total  =       1.6692 GB/Sec
gpu_total_sim_rate=9912

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1680
	L1D_total_cache_misses = 1455
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 594
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 381
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 210
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 99
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 381
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 990
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 690

Total_core_cache_fail_stats:
ctas_completed 15, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
809, 
gpgpu_n_tot_thrd_icount = 138780
gpgpu_n_tot_w_icount = 12135
gpgpu_n_stall_shd_mem = 6495
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 975
gpgpu_n_mem_write_global = 690
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 4335
gpgpu_n_store_insn = 3840
gpgpu_n_shmem_insn = 27375
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 6300
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 195
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:435	W0_Idle:189908	W0_Scoreboard:46716	W1:510	W2:450	W3:450	W4:450	W5:450	W6:450	W7:450	W8:450	W9:450	W10:450	W11:450	W12:450	W13:450	W14:450	W15:450	W16:5295	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:12135	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7800 {8:975,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 27600 {40:690,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 39000 {40:975,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5520 {8:690,}
maxmflatency = 349 
max_icnt2mem_latency = 35 
maxmrqlatency = 24 
max_icnt2sh_latency = 8 
averagemflatency = 261 
avg_icnt2mem_latency = 29 
avg_mrq_latency = 4 
avg_icnt2sh_latency = 2 
mrq_lat_table:186 	478 	17 	0 	100 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	884 	781 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	1582 	83 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1620 	44 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	11 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5407      5407         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5407      5408         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5428      5428         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5427      5429         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5412      5412         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5412      5415         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5424      5424         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5424      5427         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5392      5472         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5472      5471         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5394      5823         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5823      5822         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5409      5824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5824      5824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5416      5826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5826      5826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5460      5460         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5461      5463         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5463      5463         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5463      5464         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5467      5467         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5466      5468         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5470      5470         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5470      5471         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5436      5436         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5436      5437         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5431      5431         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5432      5434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5448      5448         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5449      5451         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5441      5441         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5441      5444         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 20.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 10.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 20.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 10.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 19.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 10.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 19.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  9.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 18.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 10.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 18.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  8.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 16.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 11.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 16.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 11.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 20.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 10.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 20.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 10.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 19.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 10.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 19.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:  9.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 20.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 10.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 16.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:  8.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 20.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 10.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 20.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 10.000000  7.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 781/64 = 12.203125
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        20        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        10         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        20        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        10         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        19        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        10         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        19        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         9         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        18        17         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        10        10         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        18        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        16        15         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        11         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        16        15         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        11         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        20        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        10         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        20        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        10         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        19        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        10         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        19        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         9         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        20        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        10         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        16        10         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         8         6         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        20        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        10         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        20        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        10         7         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 781
min_bank_accesses = 0!
chip skew: 35/14 = 2.50
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        530       543    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        533       518    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        529       542    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        532       516    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        538       540    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        530       515    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        497       509    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        509       512    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        544       700    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        556       657    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        526       597    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        511       610    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        492       591    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        496       563    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        490       588    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        493       559    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:        530       542    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:        532       517    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:        529       542    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:        531       516    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:        544       546    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:        535       519    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:        502       514    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:        513       516    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:        522       545    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:        535       519    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:        573       590    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:        564       519    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:        529       542    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:        532       517    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:        528       540    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:        530       515    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        343       343         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        342       345         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        343       343         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        342       343         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        342       342         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        341       344         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        339       339         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        339       341         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        334       349         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        349       349         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        342       335         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        335       335         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        344       336         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        336       335         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        342       337         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        337       336         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        343       343         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        343       344         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        344       344         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        343       345         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        347       347         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        346       347         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        347       347         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        346       346         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        342       343         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        342       345         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        341       341         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        344       344         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        341       341         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        343       344         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        343       343         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        341       345         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27131 n_nop=27096 n_act=2 n_pre=0 n_ref_event=0 n_req=33 n_rd=33 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001216
n_activity=244 dram_eff=0.1352
bk0: 20a 27114i bk1: 13a 27114i bk2: 0a 27131i bk3: 0a 27131i bk4: 0a 27131i bk5: 0a 27131i bk6: 0a 27131i bk7: 0a 27131i bk8: 0a 27131i bk9: 0a 27131i bk10: 0a 27131i bk11: 0a 27131i bk12: 0a 27131i bk13: 0a 27131i bk14: 0a 27131i bk15: 0a 27131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.939394
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.063492
Bank_Level_Parallism_Col = 1.065574
Bank_Level_Parallism_Ready = 1.060606
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.065574 

BW Util details:
bwutil = 0.001216 
total_CMD = 27131 
util_bw = 33 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 27068 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27131 
n_nop = 27096 
Read = 33 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 33 
total_req = 33 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 33 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.001216 
Either_Row_CoL_Bus_Util = 0.001290 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001769 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00176919
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27131 n_nop=27112 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006266
n_activity=148 dram_eff=0.1149
bk0: 10a 27117i bk1: 7a 27117i bk2: 0a 27131i bk3: 0a 27131i bk4: 0a 27131i bk5: 0a 27131i bk6: 0a 27131i bk7: 0a 27131i bk8: 0a 27131i bk9: 0a 27131i bk10: 0a 27131i bk11: 0a 27131i bk12: 0a 27131i bk13: 0a 27131i bk14: 0a 27131i bk15: 0a 27131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.022727
Bank_Level_Parallism_Col = 1.023810
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.023810 

BW Util details:
bwutil = 0.000627 
total_CMD = 27131 
util_bw = 17 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 27087 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27131 
n_nop = 27112 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.000627 
Either_Row_CoL_Bus_Util = 0.000700 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001806 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00180605
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27131 n_nop=27096 n_act=2 n_pre=0 n_ref_event=0 n_req=33 n_rd=33 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001216
n_activity=244 dram_eff=0.1352
bk0: 20a 27115i bk1: 13a 27115i bk2: 0a 27131i bk3: 0a 27131i bk4: 0a 27131i bk5: 0a 27131i bk6: 0a 27131i bk7: 0a 27131i bk8: 0a 27131i bk9: 0a 27131i bk10: 0a 27131i bk11: 0a 27131i bk12: 0a 27131i bk13: 0a 27131i bk14: 0a 27131i bk15: 0a 27131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.939394
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.048387
Bank_Level_Parallism_Col = 1.050000
Bank_Level_Parallism_Ready = 1.030303
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.050000 

BW Util details:
bwutil = 0.001216 
total_CMD = 27131 
util_bw = 33 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 27069 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27131 
n_nop = 27096 
Read = 33 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 33 
total_req = 33 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 33 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.001216 
Either_Row_CoL_Bus_Util = 0.001290 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001769 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00176919
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27131 n_nop=27112 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006266
n_activity=148 dram_eff=0.1149
bk0: 10a 27117i bk1: 7a 27117i bk2: 0a 27131i bk3: 0a 27131i bk4: 0a 27131i bk5: 0a 27131i bk6: 0a 27131i bk7: 0a 27131i bk8: 0a 27131i bk9: 0a 27131i bk10: 0a 27131i bk11: 0a 27131i bk12: 0a 27131i bk13: 0a 27131i bk14: 0a 27131i bk15: 0a 27131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.022727
Bank_Level_Parallism_Col = 1.023810
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.023810 

BW Util details:
bwutil = 0.000627 
total_CMD = 27131 
util_bw = 17 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 27087 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27131 
n_nop = 27112 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.000627 
Either_Row_CoL_Bus_Util = 0.000700 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001806 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00180605
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27131 n_nop=27097 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001179
n_activity=236 dram_eff=0.1356
bk0: 19a 27115i bk1: 13a 27114i bk2: 0a 27131i bk3: 0a 27131i bk4: 0a 27131i bk5: 0a 27131i bk6: 0a 27131i bk7: 0a 27131i bk8: 0a 27131i bk9: 0a 27131i bk10: 0a 27131i bk11: 0a 27131i bk12: 0a 27131i bk13: 0a 27131i bk14: 0a 27131i bk15: 0a 27131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.065574
Bank_Level_Parallism_Col = 1.067797
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.067797 

BW Util details:
bwutil = 0.001179 
total_CMD = 27131 
util_bw = 32 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 27070 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27131 
n_nop = 27097 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.001179 
Either_Row_CoL_Bus_Util = 0.001253 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001732 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00173234
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27131 n_nop=27112 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006266
n_activity=148 dram_eff=0.1149
bk0: 10a 27117i bk1: 7a 27117i bk2: 0a 27131i bk3: 0a 27131i bk4: 0a 27131i bk5: 0a 27131i bk6: 0a 27131i bk7: 0a 27131i bk8: 0a 27131i bk9: 0a 27131i bk10: 0a 27131i bk11: 0a 27131i bk12: 0a 27131i bk13: 0a 27131i bk14: 0a 27131i bk15: 0a 27131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.022727
Bank_Level_Parallism_Col = 1.023810
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.023810 

BW Util details:
bwutil = 0.000627 
total_CMD = 27131 
util_bw = 17 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 27087 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27131 
n_nop = 27112 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.000627 
Either_Row_CoL_Bus_Util = 0.000700 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001806 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00180605
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27131 n_nop=27098 n_act=2 n_pre=0 n_ref_event=0 n_req=31 n_rd=31 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001143
n_activity=237 dram_eff=0.1308
bk0: 19a 27114i bk1: 12a 27116i bk2: 0a 27131i bk3: 0a 27131i bk4: 0a 27131i bk5: 0a 27131i bk6: 0a 27131i bk7: 0a 27131i bk8: 0a 27131i bk9: 0a 27131i bk10: 0a 27131i bk11: 0a 27131i bk12: 0a 27131i bk13: 0a 27131i bk14: 0a 27131i bk15: 0a 27131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935484
Row_Buffer_Locality_read = 0.935484
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.067797
Bank_Level_Parallism_Col = 1.070175
Bank_Level_Parallism_Ready = 1.064516
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.070175 

BW Util details:
bwutil = 0.001143 
total_CMD = 27131 
util_bw = 31 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 27072 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27131 
n_nop = 27098 
Read = 31 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 31 
total_req = 31 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 31 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.001143 
Either_Row_CoL_Bus_Util = 0.001216 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000885 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000884597
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27131 n_nop=27114 n_act=2 n_pre=0 n_ref_event=0 n_req=15 n_rd=15 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005529
n_activity=148 dram_eff=0.1014
bk0: 9a 27118i bk1: 6a 27118i bk2: 0a 27131i bk3: 0a 27131i bk4: 0a 27131i bk5: 0a 27131i bk6: 0a 27131i bk7: 0a 27131i bk8: 0a 27131i bk9: 0a 27131i bk10: 0a 27131i bk11: 0a 27131i bk12: 0a 27131i bk13: 0a 27131i bk14: 0a 27131i bk15: 0a 27131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866667
Row_Buffer_Locality_read = 0.866667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.025000
Bank_Level_Parallism_Col = 1.026316
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.026316 

BW Util details:
bwutil = 0.000553 
total_CMD = 27131 
util_bw = 15 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 27091 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27131 
n_nop = 27114 
Read = 15 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 15 
total_req = 15 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 15 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.000553 
Either_Row_CoL_Bus_Util = 0.000627 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000885 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000884597
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27131 n_nop=27094 n_act=2 n_pre=0 n_ref_event=0 n_req=35 n_rd=35 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00129
n_activity=299 dram_eff=0.1171
bk0: 18a 27114i bk1: 17a 27115i bk2: 0a 27131i bk3: 0a 27131i bk4: 0a 27131i bk5: 0a 27131i bk6: 0a 27131i bk7: 0a 27131i bk8: 0a 27131i bk9: 0a 27131i bk10: 0a 27131i bk11: 0a 27131i bk12: 0a 27131i bk13: 0a 27131i bk14: 0a 27131i bk15: 0a 27131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942857
Row_Buffer_Locality_read = 0.942857
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001290 
total_CMD = 27131 
util_bw = 35 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 27063 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27131 
n_nop = 27094 
Read = 35 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 35 
total_req = 35 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 35 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.001290 
Either_Row_CoL_Bus_Util = 0.001364 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000958 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000958313
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27131 n_nop=27109 n_act=2 n_pre=0 n_ref_event=0 n_req=20 n_rd=20 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007372
n_activity=216 dram_eff=0.09259
bk0: 10a 27116i bk1: 10a 27115i bk2: 0a 27131i bk3: 0a 27131i bk4: 0a 27131i bk5: 0a 27131i bk6: 0a 27131i bk7: 0a 27131i bk8: 0a 27131i bk9: 0a 27131i bk10: 0a 27131i bk11: 0a 27131i bk12: 0a 27131i bk13: 0a 27131i bk14: 0a 27131i bk15: 0a 27131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.900000
Row_Buffer_Locality_read = 0.900000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.020000
Bank_Level_Parallism_Col = 1.020833
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.020833 

BW Util details:
bwutil = 0.000737 
total_CMD = 27131 
util_bw = 20 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 27081 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27131 
n_nop = 27109 
Read = 20 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 20 
total_req = 20 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 20 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.000737 
Either_Row_CoL_Bus_Util = 0.000811 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001806 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00180605
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27131 n_nop=27097 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001179
n_activity=208 dram_eff=0.1538
bk0: 18a 27114i bk1: 14a 27117i bk2: 0a 27131i bk3: 0a 27131i bk4: 0a 27131i bk5: 0a 27131i bk6: 0a 27131i bk7: 0a 27131i bk8: 0a 27131i bk9: 0a 27131i bk10: 0a 27131i bk11: 0a 27131i bk12: 0a 27131i bk13: 0a 27131i bk14: 0a 27131i bk15: 0a 27131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.016129
Bank_Level_Parallism_Col = 1.016667
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.016667 

BW Util details:
bwutil = 0.001179 
total_CMD = 27131 
util_bw = 32 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 27069 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27131 
n_nop = 27097 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.001179 
Either_Row_CoL_Bus_Util = 0.001253 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000958 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000958313
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27131 n_nop=27115 n_act=2 n_pre=0 n_ref_event=0 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000516
n_activity=132 dram_eff=0.1061
bk0: 8a 27116i bk1: 6a 27117i bk2: 0a 27131i bk3: 0a 27131i bk4: 0a 27131i bk5: 0a 27131i bk6: 0a 27131i bk7: 0a 27131i bk8: 0a 27131i bk9: 0a 27131i bk10: 0a 27131i bk11: 0a 27131i bk12: 0a 27131i bk13: 0a 27131i bk14: 0a 27131i bk15: 0a 27131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.023810
Bank_Level_Parallism_Col = 1.025000
Bank_Level_Parallism_Ready = 1.071429
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.025000 

BW Util details:
bwutil = 0.000516 
total_CMD = 27131 
util_bw = 14 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 27089 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27131 
n_nop = 27115 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 14 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.000516 
Either_Row_CoL_Bus_Util = 0.000590 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000074 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.37164e-05
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27131 n_nop=27098 n_act=2 n_pre=0 n_ref_event=0 n_req=31 n_rd=31 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001143
n_activity=212 dram_eff=0.1462
bk0: 16a 27112i bk1: 15a 27116i bk2: 0a 27131i bk3: 0a 27131i bk4: 0a 27131i bk5: 0a 27131i bk6: 0a 27131i bk7: 0a 27131i bk8: 0a 27131i bk9: 0a 27131i bk10: 0a 27131i bk11: 0a 27131i bk12: 0a 27131i bk13: 0a 27131i bk14: 0a 27131i bk15: 0a 27131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935484
Row_Buffer_Locality_read = 0.935484
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.031746
Bank_Level_Parallism_Col = 1.032787
Bank_Level_Parallism_Ready = 1.064516
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.032787 

BW Util details:
bwutil = 0.001143 
total_CMD = 27131 
util_bw = 31 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 27068 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27131 
n_nop = 27098 
Read = 31 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 31 
total_req = 31 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 31 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.001143 
Either_Row_CoL_Bus_Util = 0.001216 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001032 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00103203
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27131 n_nop=27110 n_act=2 n_pre=0 n_ref_event=0 n_req=19 n_rd=19 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007003
n_activity=184 dram_eff=0.1033
bk0: 11a 27115i bk1: 8a 27117i bk2: 0a 27131i bk3: 0a 27131i bk4: 0a 27131i bk5: 0a 27131i bk6: 0a 27131i bk7: 0a 27131i bk8: 0a 27131i bk9: 0a 27131i bk10: 0a 27131i bk11: 0a 27131i bk12: 0a 27131i bk13: 0a 27131i bk14: 0a 27131i bk15: 0a 27131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894737
Row_Buffer_Locality_read = 0.894737
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.020833
Bank_Level_Parallism_Col = 1.021739
Bank_Level_Parallism_Ready = 1.052632
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.021739 

BW Util details:
bwutil = 0.000700 
total_CMD = 27131 
util_bw = 19 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 27083 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27131 
n_nop = 27110 
Read = 19 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 19 
total_req = 19 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 19 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.000700 
Either_Row_CoL_Bus_Util = 0.000774 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000074 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.37164e-05
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27131 n_nop=27098 n_act=2 n_pre=0 n_ref_event=0 n_req=31 n_rd=31 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001143
n_activity=211 dram_eff=0.1469
bk0: 16a 27111i bk1: 15a 27114i bk2: 0a 27131i bk3: 0a 27131i bk4: 0a 27131i bk5: 0a 27131i bk6: 0a 27131i bk7: 0a 27131i bk8: 0a 27131i bk9: 0a 27131i bk10: 0a 27131i bk11: 0a 27131i bk12: 0a 27131i bk13: 0a 27131i bk14: 0a 27131i bk15: 0a 27131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935484
Row_Buffer_Locality_read = 0.935484
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.079365
Bank_Level_Parallism_Col = 1.081967
Bank_Level_Parallism_Ready = 1.096774
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.081967 

BW Util details:
bwutil = 0.001143 
total_CMD = 27131 
util_bw = 31 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 27068 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27131 
n_nop = 27098 
Read = 31 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 31 
total_req = 31 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 31 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.001143 
Either_Row_CoL_Bus_Util = 0.001216 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001106 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00110575
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27131 n_nop=27110 n_act=2 n_pre=0 n_ref_event=0 n_req=19 n_rd=19 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007003
n_activity=183 dram_eff=0.1038
bk0: 11a 27115i bk1: 8a 27117i bk2: 0a 27131i bk3: 0a 27131i bk4: 0a 27131i bk5: 0a 27131i bk6: 0a 27131i bk7: 0a 27131i bk8: 0a 27131i bk9: 0a 27131i bk10: 0a 27131i bk11: 0a 27131i bk12: 0a 27131i bk13: 0a 27131i bk14: 0a 27131i bk15: 0a 27131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.894737
Row_Buffer_Locality_read = 0.894737
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.020833
Bank_Level_Parallism_Col = 1.021739
Bank_Level_Parallism_Ready = 1.052632
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.021739 

BW Util details:
bwutil = 0.000700 
total_CMD = 27131 
util_bw = 19 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 27083 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27131 
n_nop = 27110 
Read = 19 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 19 
total_req = 19 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 19 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.000700 
Either_Row_CoL_Bus_Util = 0.000774 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000074 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.37164e-05
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27131 n_nop=27096 n_act=2 n_pre=0 n_ref_event=0 n_req=33 n_rd=33 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001216
n_activity=236 dram_eff=0.1398
bk0: 20a 27113i bk1: 13a 27116i bk2: 0a 27131i bk3: 0a 27131i bk4: 0a 27131i bk5: 0a 27131i bk6: 0a 27131i bk7: 0a 27131i bk8: 0a 27131i bk9: 0a 27131i bk10: 0a 27131i bk11: 0a 27131i bk12: 0a 27131i bk13: 0a 27131i bk14: 0a 27131i bk15: 0a 27131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.939394
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.047619
Bank_Level_Parallism_Col = 1.049180
Bank_Level_Parallism_Ready = 1.030303
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.049180 

BW Util details:
bwutil = 0.001216 
total_CMD = 27131 
util_bw = 33 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 27068 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27131 
n_nop = 27096 
Read = 33 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 33 
total_req = 33 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 33 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.001216 
Either_Row_CoL_Bus_Util = 0.001290 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001843 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00184291
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27131 n_nop=27112 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006266
n_activity=149 dram_eff=0.1141
bk0: 10a 27117i bk1: 7a 27117i bk2: 0a 27131i bk3: 0a 27131i bk4: 0a 27131i bk5: 0a 27131i bk6: 0a 27131i bk7: 0a 27131i bk8: 0a 27131i bk9: 0a 27131i bk10: 0a 27131i bk11: 0a 27131i bk12: 0a 27131i bk13: 0a 27131i bk14: 0a 27131i bk15: 0a 27131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.022727
Bank_Level_Parallism_Col = 1.023810
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.023810 

BW Util details:
bwutil = 0.000627 
total_CMD = 27131 
util_bw = 17 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 27087 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27131 
n_nop = 27112 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.000627 
Either_Row_CoL_Bus_Util = 0.000700 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001769 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00176919
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27131 n_nop=27096 n_act=2 n_pre=0 n_ref_event=0 n_req=33 n_rd=33 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001216
n_activity=235 dram_eff=0.1404
bk0: 20a 27112i bk1: 13a 27114i bk2: 0a 27131i bk3: 0a 27131i bk4: 0a 27131i bk5: 0a 27131i bk6: 0a 27131i bk7: 0a 27131i bk8: 0a 27131i bk9: 0a 27131i bk10: 0a 27131i bk11: 0a 27131i bk12: 0a 27131i bk13: 0a 27131i bk14: 0a 27131i bk15: 0a 27131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.939394
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.112903
Bank_Level_Parallism_Col = 1.116667
Bank_Level_Parallism_Ready = 1.060606
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.116667 

BW Util details:
bwutil = 0.001216 
total_CMD = 27131 
util_bw = 33 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 27069 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27131 
n_nop = 27096 
Read = 33 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 33 
total_req = 33 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 33 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.001216 
Either_Row_CoL_Bus_Util = 0.001290 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001917 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00191663
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27131 n_nop=27112 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006266
n_activity=148 dram_eff=0.1149
bk0: 10a 27117i bk1: 7a 27117i bk2: 0a 27131i bk3: 0a 27131i bk4: 0a 27131i bk5: 0a 27131i bk6: 0a 27131i bk7: 0a 27131i bk8: 0a 27131i bk9: 0a 27131i bk10: 0a 27131i bk11: 0a 27131i bk12: 0a 27131i bk13: 0a 27131i bk14: 0a 27131i bk15: 0a 27131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.022727
Bank_Level_Parallism_Col = 1.023810
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.023810 

BW Util details:
bwutil = 0.000627 
total_CMD = 27131 
util_bw = 17 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 27087 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27131 
n_nop = 27112 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.000627 
Either_Row_CoL_Bus_Util = 0.000700 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001769 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00176919
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27131 n_nop=27097 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001179
n_activity=235 dram_eff=0.1362
bk0: 19a 27114i bk1: 13a 27116i bk2: 0a 27131i bk3: 0a 27131i bk4: 0a 27131i bk5: 0a 27131i bk6: 0a 27131i bk7: 0a 27131i bk8: 0a 27131i bk9: 0a 27131i bk10: 0a 27131i bk11: 0a 27131i bk12: 0a 27131i bk13: 0a 27131i bk14: 0a 27131i bk15: 0a 27131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.049180
Bank_Level_Parallism_Col = 1.050847
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.050847 

BW Util details:
bwutil = 0.001179 
total_CMD = 27131 
util_bw = 32 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 27070 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27131 
n_nop = 27097 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.001179 
Either_Row_CoL_Bus_Util = 0.001253 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001769 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00176919
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27131 n_nop=27112 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006266
n_activity=148 dram_eff=0.1149
bk0: 10a 27117i bk1: 7a 27117i bk2: 0a 27131i bk3: 0a 27131i bk4: 0a 27131i bk5: 0a 27131i bk6: 0a 27131i bk7: 0a 27131i bk8: 0a 27131i bk9: 0a 27131i bk10: 0a 27131i bk11: 0a 27131i bk12: 0a 27131i bk13: 0a 27131i bk14: 0a 27131i bk15: 0a 27131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.022727
Bank_Level_Parallism_Col = 1.023810
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.023810 

BW Util details:
bwutil = 0.000627 
total_CMD = 27131 
util_bw = 17 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 27087 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27131 
n_nop = 27112 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.000627 
Either_Row_CoL_Bus_Util = 0.000700 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001769 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00176919
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27131 n_nop=27098 n_act=2 n_pre=0 n_ref_event=0 n_req=31 n_rd=31 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001143
n_activity=236 dram_eff=0.1314
bk0: 19a 27113i bk1: 12a 27115i bk2: 0a 27131i bk3: 0a 27131i bk4: 0a 27131i bk5: 0a 27131i bk6: 0a 27131i bk7: 0a 27131i bk8: 0a 27131i bk9: 0a 27131i bk10: 0a 27131i bk11: 0a 27131i bk12: 0a 27131i bk13: 0a 27131i bk14: 0a 27131i bk15: 0a 27131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935484
Row_Buffer_Locality_read = 0.935484
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.101695
Bank_Level_Parallism_Col = 1.105263
Bank_Level_Parallism_Ready = 1.064516
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.105263 

BW Util details:
bwutil = 0.001143 
total_CMD = 27131 
util_bw = 31 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 27072 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27131 
n_nop = 27098 
Read = 31 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 31 
total_req = 31 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 31 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.001143 
Either_Row_CoL_Bus_Util = 0.001216 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001179 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00117946
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27131 n_nop=27114 n_act=2 n_pre=0 n_ref_event=0 n_req=15 n_rd=15 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005529
n_activity=148 dram_eff=0.1014
bk0: 9a 27118i bk1: 6a 27118i bk2: 0a 27131i bk3: 0a 27131i bk4: 0a 27131i bk5: 0a 27131i bk6: 0a 27131i bk7: 0a 27131i bk8: 0a 27131i bk9: 0a 27131i bk10: 0a 27131i bk11: 0a 27131i bk12: 0a 27131i bk13: 0a 27131i bk14: 0a 27131i bk15: 0a 27131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.866667
Row_Buffer_Locality_read = 0.866667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.025000
Bank_Level_Parallism_Col = 1.026316
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.026316 

BW Util details:
bwutil = 0.000553 
total_CMD = 27131 
util_bw = 15 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 27091 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27131 
n_nop = 27114 
Read = 15 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 15 
total_req = 15 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 15 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.000553 
Either_Row_CoL_Bus_Util = 0.000627 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000848 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000847739
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27131 n_nop=27096 n_act=2 n_pre=0 n_ref_event=0 n_req=33 n_rd=33 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001216
n_activity=235 dram_eff=0.1404
bk0: 20a 27112i bk1: 13a 27114i bk2: 0a 27131i bk3: 0a 27131i bk4: 0a 27131i bk5: 0a 27131i bk6: 0a 27131i bk7: 0a 27131i bk8: 0a 27131i bk9: 0a 27131i bk10: 0a 27131i bk11: 0a 27131i bk12: 0a 27131i bk13: 0a 27131i bk14: 0a 27131i bk15: 0a 27131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.939394
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.112903
Bank_Level_Parallism_Col = 1.116667
Bank_Level_Parallism_Ready = 1.060606
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.116667 

BW Util details:
bwutil = 0.001216 
total_CMD = 27131 
util_bw = 33 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 27069 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27131 
n_nop = 27096 
Read = 33 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 33 
total_req = 33 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 33 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.001216 
Either_Row_CoL_Bus_Util = 0.001290 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001917 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00191663
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27131 n_nop=27112 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006266
n_activity=148 dram_eff=0.1149
bk0: 10a 27117i bk1: 7a 27117i bk2: 0a 27131i bk3: 0a 27131i bk4: 0a 27131i bk5: 0a 27131i bk6: 0a 27131i bk7: 0a 27131i bk8: 0a 27131i bk9: 0a 27131i bk10: 0a 27131i bk11: 0a 27131i bk12: 0a 27131i bk13: 0a 27131i bk14: 0a 27131i bk15: 0a 27131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.022727
Bank_Level_Parallism_Col = 1.023810
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.023810 

BW Util details:
bwutil = 0.000627 
total_CMD = 27131 
util_bw = 17 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 27087 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27131 
n_nop = 27112 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.000627 
Either_Row_CoL_Bus_Util = 0.000700 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001769 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00176919
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27131 n_nop=27103 n_act=2 n_pre=0 n_ref_event=0 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009583
n_activity=173 dram_eff=0.1503
bk0: 16a 27114i bk1: 10a 27117i bk2: 0a 27131i bk3: 0a 27131i bk4: 0a 27131i bk5: 0a 27131i bk6: 0a 27131i bk7: 0a 27131i bk8: 0a 27131i bk9: 0a 27131i bk10: 0a 27131i bk11: 0a 27131i bk12: 0a 27131i bk13: 0a 27131i bk14: 0a 27131i bk15: 0a 27131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923077
Row_Buffer_Locality_read = 0.923077
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.036364
Bank_Level_Parallism_Col = 1.037736
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.037736 

BW Util details:
bwutil = 0.000958 
total_CMD = 27131 
util_bw = 26 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 27076 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27131 
n_nop = 27103 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 26 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.000958 
Either_Row_CoL_Bus_Util = 0.001032 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001843 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00184291
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27131 n_nop=27115 n_act=2 n_pre=0 n_ref_event=0 n_req=14 n_rd=14 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000516
n_activity=123 dram_eff=0.1138
bk0: 8a 27117i bk1: 6a 27117i bk2: 0a 27131i bk3: 0a 27131i bk4: 0a 27131i bk5: 0a 27131i bk6: 0a 27131i bk7: 0a 27131i bk8: 0a 27131i bk9: 0a 27131i bk10: 0a 27131i bk11: 0a 27131i bk12: 0a 27131i bk13: 0a 27131i bk14: 0a 27131i bk15: 0a 27131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.857143
Row_Buffer_Locality_read = 0.857143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.024390
Bank_Level_Parallism_Col = 1.025641
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.025641 

BW Util details:
bwutil = 0.000516 
total_CMD = 27131 
util_bw = 14 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 27090 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27131 
n_nop = 27115 
Read = 14 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 14 
total_req = 14 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 14 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.000516 
Either_Row_CoL_Bus_Util = 0.000590 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001769 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00176919
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27131 n_nop=27096 n_act=2 n_pre=0 n_ref_event=0 n_req=33 n_rd=33 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001216
n_activity=235 dram_eff=0.1404
bk0: 20a 27112i bk1: 13a 27114i bk2: 0a 27131i bk3: 0a 27131i bk4: 0a 27131i bk5: 0a 27131i bk6: 0a 27131i bk7: 0a 27131i bk8: 0a 27131i bk9: 0a 27131i bk10: 0a 27131i bk11: 0a 27131i bk12: 0a 27131i bk13: 0a 27131i bk14: 0a 27131i bk15: 0a 27131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.939394
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.095238
Bank_Level_Parallism_Col = 1.098361
Bank_Level_Parallism_Ready = 1.060606
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.098361 

BW Util details:
bwutil = 0.001216 
total_CMD = 27131 
util_bw = 33 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 27068 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27131 
n_nop = 27096 
Read = 33 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 33 
total_req = 33 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 33 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.001216 
Either_Row_CoL_Bus_Util = 0.001290 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001769 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00176919
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27131 n_nop=27112 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006266
n_activity=148 dram_eff=0.1149
bk0: 10a 27117i bk1: 7a 27117i bk2: 0a 27131i bk3: 0a 27131i bk4: 0a 27131i bk5: 0a 27131i bk6: 0a 27131i bk7: 0a 27131i bk8: 0a 27131i bk9: 0a 27131i bk10: 0a 27131i bk11: 0a 27131i bk12: 0a 27131i bk13: 0a 27131i bk14: 0a 27131i bk15: 0a 27131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.022727
Bank_Level_Parallism_Col = 1.023810
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.023810 

BW Util details:
bwutil = 0.000627 
total_CMD = 27131 
util_bw = 17 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 27087 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27131 
n_nop = 27112 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.000627 
Either_Row_CoL_Bus_Util = 0.000700 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001769 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00176919
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27131 n_nop=27096 n_act=2 n_pre=0 n_ref_event=0 n_req=33 n_rd=33 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001216
n_activity=237 dram_eff=0.1392
bk0: 20a 27113i bk1: 13a 27116i bk2: 0a 27131i bk3: 0a 27131i bk4: 0a 27131i bk5: 0a 27131i bk6: 0a 27131i bk7: 0a 27131i bk8: 0a 27131i bk9: 0a 27131i bk10: 0a 27131i bk11: 0a 27131i bk12: 0a 27131i bk13: 0a 27131i bk14: 0a 27131i bk15: 0a 27131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.939394
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.047619
Bank_Level_Parallism_Col = 1.049180
Bank_Level_Parallism_Ready = 1.030303
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.049180 

BW Util details:
bwutil = 0.001216 
total_CMD = 27131 
util_bw = 33 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 27068 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27131 
n_nop = 27096 
Read = 33 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 33 
total_req = 33 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 33 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.001216 
Either_Row_CoL_Bus_Util = 0.001290 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001843 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00184291
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=27131 n_nop=27112 n_act=2 n_pre=0 n_ref_event=0 n_req=17 n_rd=17 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006266
n_activity=149 dram_eff=0.1141
bk0: 10a 27117i bk1: 7a 27117i bk2: 0a 27131i bk3: 0a 27131i bk4: 0a 27131i bk5: 0a 27131i bk6: 0a 27131i bk7: 0a 27131i bk8: 0a 27131i bk9: 0a 27131i bk10: 0a 27131i bk11: 0a 27131i bk12: 0a 27131i bk13: 0a 27131i bk14: 0a 27131i bk15: 0a 27131i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.882353
Row_Buffer_Locality_read = 0.882353
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.022727
Bank_Level_Parallism_Col = 1.023810
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.023810 

BW Util details:
bwutil = 0.000627 
total_CMD = 27131 
util_bw = 17 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 27087 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 27131 
n_nop = 27112 
Read = 17 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 17 
total_req = 17 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 17 
Row_Bus_Util =  0.000074 
CoL_Bus_Util = 0.000627 
Either_Row_CoL_Bus_Util = 0.000700 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001769 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00176919

========= L2 cache stats =========
L2_cache_bank[0]: Access = 28, Miss = 21, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 42, Miss = 32, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 21, Miss = 16, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 14, Miss = 11, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 28, Miss = 21, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 42, Miss = 32, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 21, Miss = 16, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 14, Miss = 11, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 28, Miss = 21, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 41, Miss = 31, Miss_rate = 0.756, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 21, Miss = 16, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 14, Miss = 11, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 24, Miss = 20, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 37, Miss = 31, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 18, Miss = 15, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 12, Miss = 10, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 50, Miss = 29, Miss_rate = 0.580, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 39, Miss = 27, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 37, Miss = 21, Miss_rate = 0.568, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 12, Miss = 8, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 34, Miss = 26, Miss_rate = 0.765, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 37, Miss = 26, Miss_rate = 0.703, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 21, Miss = 16, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 10, Miss = 8, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 30, Miss = 24, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 25, Miss = 19, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 14, Miss = 10, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 30, Miss = 24, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 25, Miss = 19, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 14, Miss = 10, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 28, Miss = 21, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 42, Miss = 32, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 21, Miss = 16, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 14, Miss = 11, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 28, Miss = 21, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 42, Miss = 32, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 21, Miss = 16, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 14, Miss = 11, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 28, Miss = 21, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 41, Miss = 31, Miss_rate = 0.756, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 21, Miss = 16, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 14, Miss = 11, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 24, Miss = 20, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 37, Miss = 31, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 18, Miss = 15, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 12, Miss = 10, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 28, Miss = 21, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 41, Miss = 32, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 21, Miss = 16, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 14, Miss = 11, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 24, Miss = 18, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 37, Miss = 28, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 18, Miss = 14, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 12, Miss = 10, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 28, Miss = 21, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 42, Miss = 32, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 21, Miss = 16, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 14, Miss = 11, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 28, Miss = 21, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 42, Miss = 32, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 21, Miss = 16, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 14, Miss = 11, Miss_rate = 0.786, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1665
L2_total_cache_misses = 1261
L2_total_cache_miss_rate = 0.7574
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 194
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 260
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 521
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 210
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 99
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 381
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 975
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 690
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1665
icnt_total_pkts_simt_to_mem=1665
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1665
Req_Network_cycles = 46187
Req_Network_injected_packets_per_cycle =       0.0360 
Req_Network_conflicts_per_cycle =       0.0005
Req_Network_conflicts_per_cycle_util =       0.0231
Req_Bank_Level_Parallism =       1.7489
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0006

Reply_Network_injected_packets_num = 1665
Reply_Network_cycles = 46187
Reply_Network_injected_packets_per_cycle =        0.0360
Reply_Network_conflicts_per_cycle =        0.0063
Reply_Network_conflicts_per_cycle_util =       0.2616
Reply_Bank_Level_Parallism =       1.4866
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0005
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 14 sec (14 sec)
gpgpu_simulation_rate = 9912 (inst/sec)
gpgpu_simulation_rate = 3299 (cycle/sec)
gpgpu_silicon_slowdown = 438617x
Processing kernel ./hw_run/rodinia_2.0-ft/9.1/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-6.traceg
-kernel name = _Z20needle_cuda_shared_1PiS_S_iiii
-kernel id = 6
-grid dim = (6,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 32
-binary version = 70
-cuda stream id = 0
Header info loaded for kernel command : ./hw_run/rodinia_2.0-ft/9.1/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-6.traceg
launching kernel name: _Z20needle_cuda_shared_1PiS_S_iiii uid: 6
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 5,0,0
Destroy streams for kernel 6: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_S_iiii 
kernel_launch_uid = 6 
gpu_sim_cycle = 9230
gpu_sim_insn = 55512
gpu_sim_insn_fp = 0
gpu_bytes_leidos = 45780
gpu_bytes_leidos_Desde_MemFetch = 74592
gpu_arithmetic_intensity = 0.00000000000000
gpu_gflops = 0.000000
gpu_ipc =       6.0143
gpu_tot_sim_cycle = 55417
gpu_tot_sim_insn = 194292
gpu_tot_ipc =       3.5060
gpu_tot_issued_cta = 21
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5625% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0722
partiton_level_parallism_total  =       0.0421
partiton_level_parallism_util =       3.0691
partiton_level_parallism_util_total  =       1.9940
L2_BW  =       3.3411 GB/Sec
L2_BW_total  =       1.9477 GB/Sec
gpu_total_sim_rate=11428

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2352
	L1D_total_cache_misses = 2037
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 882
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 483
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 294
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 189
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 483
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1386
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 966

Total_core_cache_fail_stats:
ctas_completed 21, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
809, 
gpgpu_n_tot_thrd_icount = 194292
gpgpu_n_tot_w_icount = 16989
gpgpu_n_stall_shd_mem = 9093
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1365
gpgpu_n_mem_write_global = 966
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 6069
gpgpu_n_store_insn = 5376
gpgpu_n_shmem_insn = 38325
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 8820
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 273
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:609	W0_Idle:265430	W0_Scoreboard:65238	W1:714	W2:630	W3:630	W4:630	W5:630	W6:630	W7:630	W8:630	W9:630	W10:630	W11:630	W12:630	W13:630	W14:630	W15:630	W16:7413	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:16989	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 10920 {8:1365,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 38640 {40:966,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 54600 {40:1365,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7728 {8:966,}
maxmflatency = 349 
max_icnt2mem_latency = 40 
maxmrqlatency = 24 
max_icnt2sh_latency = 8 
averagemflatency = 258 
avg_icnt2mem_latency = 29 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 2 
mrq_lat_table:263 	681 	31 	0 	100 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1256 	1075 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	2204 	127 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2258 	72 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	14 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5407      5407         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5407      5408         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5428      5428         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5427      5429         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5412      5412         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5412      5415         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5424      5424         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5424      5427         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5392      5472         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5472      5471         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5394      5823         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5823      5822         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5409      5824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5824      5824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5416      5826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5826      5826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5460      5460         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5461      5463         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5463      5463         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5463      5464         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5467      5467         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5466      5468         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5470      5470         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5470      5471         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5436      5436         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5436      5437         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5431      5431         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5432      5434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5448      5448         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5449      5451         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5441      5441         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5441      5444         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 26.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 13.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 26.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 13.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 25.000000 19.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 13.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 25.000000 19.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 12.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 23.000000 23.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 13.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 23.000000 19.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 14.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 22.000000 22.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 14.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 22.000000 22.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 14.000000 11.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 26.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 13.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 26.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 13.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 25.000000 19.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 13.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 25.000000 19.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 12.000000  9.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 25.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 13.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 21.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 10.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 26.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 13.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 26.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 13.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1075/64 = 16.796875
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        26        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        13        10         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        26        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        13        10         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        25        19         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        13        10         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        25        19         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        12         9         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        23        23         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        13        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        23        19         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        14         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        22        22         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        14        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        22        22         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        14        11         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        26        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        13        10         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        26        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        13        10         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        25        19         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        13        10         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        25        19         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        12         9         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        25        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        13        10         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        21        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        10         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        26        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        13        10         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        26        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        13        10         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1075
min_bank_accesses = 0!
chip skew: 46/18 = 2.56
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        540       531    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        542       533    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        539       531    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        541       532    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        538       539    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        539       531    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        507       497    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        508       509    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        588       685    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        545       683    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        574       636    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        485       633    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        515       567    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        513       567    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        514       565    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        511       562    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:        540       532    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:        541       532    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:        539       531    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:        540       532    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:        544       546    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:        545       536    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:        512       504    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:        512       513    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:        543       524    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:        544       535    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:        585       573    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:        591       564    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:        538       531    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:        541       533    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:        538       529    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:        539       531    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        343       343         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        342       345         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        343       343         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        342       343         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        342       342         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        341       344         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        339       339         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        339       341         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        334       349         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        349       349         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        342       335         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        335       335         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        344       336         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        336       335         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        342       337         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        337       336         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        343       343         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        343       344         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        344       344         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        343       345         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        347       347         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        346       347         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        347       347         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        346       346         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        342       343         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        342       345         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        341       341         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        344       344         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        341       341         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        343       344         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        343       343         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        341       345         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32553 n_nop=32505 n_act=2 n_pre=0 n_ref_event=0 n_req=46 n_rd=46 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001413
n_activity=291 dram_eff=0.1581
bk0: 26a 32535i bk1: 20a 32534i bk2: 0a 32553i bk3: 0a 32553i bk4: 0a 32553i bk5: 0a 32553i bk6: 0a 32553i bk7: 0a 32553i bk8: 0a 32553i bk9: 0a 32553i bk10: 0a 32553i bk11: 0a 32553i bk12: 0a 32553i bk13: 0a 32553i bk14: 0a 32553i bk15: 0a 32553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956522
Row_Buffer_Locality_read = 0.956522
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.064103
Bank_Level_Parallism_Col = 1.065789
Bank_Level_Parallism_Ready = 1.065217
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.065789 

BW Util details:
bwutil = 0.001413 
total_CMD = 32553 
util_bw = 46 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 32475 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32553 
n_nop = 32505 
Read = 46 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 46 
total_req = 46 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 46 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.001413 
Either_Row_CoL_Bus_Util = 0.001475 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001505 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00150524
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32553 n_nop=32528 n_act=2 n_pre=0 n_ref_event=0 n_req=23 n_rd=23 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007065
n_activity=178 dram_eff=0.1292
bk0: 13a 32539i bk1: 10a 32539i bk2: 0a 32553i bk3: 0a 32553i bk4: 0a 32553i bk5: 0a 32553i bk6: 0a 32553i bk7: 0a 32553i bk8: 0a 32553i bk9: 0a 32553i bk10: 0a 32553i bk11: 0a 32553i bk12: 0a 32553i bk13: 0a 32553i bk14: 0a 32553i bk15: 0a 32553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.913043
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.020000
Bank_Level_Parallism_Col = 1.020833
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.020833 

BW Util details:
bwutil = 0.000707 
total_CMD = 32553 
util_bw = 23 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 32503 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32553 
n_nop = 32528 
Read = 23 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 23 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.000707 
Either_Row_CoL_Bus_Util = 0.000768 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001505 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00150524
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32553 n_nop=32505 n_act=2 n_pre=0 n_ref_event=0 n_req=46 n_rd=46 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001413
n_activity=290 dram_eff=0.1586
bk0: 26a 32536i bk1: 20a 32535i bk2: 0a 32553i bk3: 0a 32553i bk4: 0a 32553i bk5: 0a 32553i bk6: 0a 32553i bk7: 0a 32553i bk8: 0a 32553i bk9: 0a 32553i bk10: 0a 32553i bk11: 0a 32553i bk12: 0a 32553i bk13: 0a 32553i bk14: 0a 32553i bk15: 0a 32553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956522
Row_Buffer_Locality_read = 0.956522
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.051948
Bank_Level_Parallism_Col = 1.053333
Bank_Level_Parallism_Ready = 1.043478
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.053333 

BW Util details:
bwutil = 0.001413 
total_CMD = 32553 
util_bw = 46 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 32476 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32553 
n_nop = 32505 
Read = 46 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 46 
total_req = 46 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 46 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.001413 
Either_Row_CoL_Bus_Util = 0.001475 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001505 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00150524
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32553 n_nop=32528 n_act=2 n_pre=0 n_ref_event=0 n_req=23 n_rd=23 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007065
n_activity=178 dram_eff=0.1292
bk0: 13a 32539i bk1: 10a 32539i bk2: 0a 32553i bk3: 0a 32553i bk4: 0a 32553i bk5: 0a 32553i bk6: 0a 32553i bk7: 0a 32553i bk8: 0a 32553i bk9: 0a 32553i bk10: 0a 32553i bk11: 0a 32553i bk12: 0a 32553i bk13: 0a 32553i bk14: 0a 32553i bk15: 0a 32553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.913043
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.020000
Bank_Level_Parallism_Col = 1.020833
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.020833 

BW Util details:
bwutil = 0.000707 
total_CMD = 32553 
util_bw = 23 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 32503 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32553 
n_nop = 32528 
Read = 23 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 23 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.000707 
Either_Row_CoL_Bus_Util = 0.000768 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001505 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00150524
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32553 n_nop=32507 n_act=2 n_pre=0 n_ref_event=0 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001352
n_activity=277 dram_eff=0.1588
bk0: 25a 32536i bk1: 19a 32534i bk2: 0a 32553i bk3: 0a 32553i bk4: 0a 32553i bk5: 0a 32553i bk6: 0a 32553i bk7: 0a 32553i bk8: 0a 32553i bk9: 0a 32553i bk10: 0a 32553i bk11: 0a 32553i bk12: 0a 32553i bk13: 0a 32553i bk14: 0a 32553i bk15: 0a 32553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954545
Row_Buffer_Locality_read = 0.954545
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.066667
Bank_Level_Parallism_Col = 1.068493
Bank_Level_Parallism_Ready = 1.068182
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.068493 

BW Util details:
bwutil = 0.001352 
total_CMD = 32553 
util_bw = 44 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 32478 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32553 
n_nop = 32507 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 44 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.001352 
Either_Row_CoL_Bus_Util = 0.001413 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001475 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00147452
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32553 n_nop=32528 n_act=2 n_pre=0 n_ref_event=0 n_req=23 n_rd=23 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007065
n_activity=178 dram_eff=0.1292
bk0: 13a 32539i bk1: 10a 32539i bk2: 0a 32553i bk3: 0a 32553i bk4: 0a 32553i bk5: 0a 32553i bk6: 0a 32553i bk7: 0a 32553i bk8: 0a 32553i bk9: 0a 32553i bk10: 0a 32553i bk11: 0a 32553i bk12: 0a 32553i bk13: 0a 32553i bk14: 0a 32553i bk15: 0a 32553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.913043
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.020000
Bank_Level_Parallism_Col = 1.020833
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.020833 

BW Util details:
bwutil = 0.000707 
total_CMD = 32553 
util_bw = 23 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 32503 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32553 
n_nop = 32528 
Read = 23 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 23 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.000707 
Either_Row_CoL_Bus_Util = 0.000768 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001505 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00150524
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32553 n_nop=32507 n_act=2 n_pre=0 n_ref_event=0 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001352
n_activity=276 dram_eff=0.1594
bk0: 25a 32536i bk1: 19a 32538i bk2: 0a 32553i bk3: 0a 32553i bk4: 0a 32553i bk5: 0a 32553i bk6: 0a 32553i bk7: 0a 32553i bk8: 0a 32553i bk9: 0a 32553i bk10: 0a 32553i bk11: 0a 32553i bk12: 0a 32553i bk13: 0a 32553i bk14: 0a 32553i bk15: 0a 32553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954545
Row_Buffer_Locality_read = 0.954545
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.055556
Bank_Level_Parallism_Col = 1.057143
Bank_Level_Parallism_Ready = 1.045455
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.057143 

BW Util details:
bwutil = 0.001352 
total_CMD = 32553 
util_bw = 44 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 32481 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32553 
n_nop = 32507 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 44 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.001352 
Either_Row_CoL_Bus_Util = 0.001413 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000737 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000737259
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32553 n_nop=32530 n_act=2 n_pre=0 n_ref_event=0 n_req=21 n_rd=21 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006451
n_activity=178 dram_eff=0.118
bk0: 12a 32540i bk1: 9a 32540i bk2: 0a 32553i bk3: 0a 32553i bk4: 0a 32553i bk5: 0a 32553i bk6: 0a 32553i bk7: 0a 32553i bk8: 0a 32553i bk9: 0a 32553i bk10: 0a 32553i bk11: 0a 32553i bk12: 0a 32553i bk13: 0a 32553i bk14: 0a 32553i bk15: 0a 32553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904762
Row_Buffer_Locality_read = 0.904762
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.021739
Bank_Level_Parallism_Col = 1.022727
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.022727 

BW Util details:
bwutil = 0.000645 
total_CMD = 32553 
util_bw = 21 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 32507 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32553 
n_nop = 32530 
Read = 21 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 21 
total_req = 21 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 21 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.000645 
Either_Row_CoL_Bus_Util = 0.000707 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000737 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000737259
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32553 n_nop=32505 n_act=2 n_pre=0 n_ref_event=0 n_req=46 n_rd=46 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001413
n_activity=347 dram_eff=0.1326
bk0: 23a 32536i bk1: 23a 32537i bk2: 0a 32553i bk3: 0a 32553i bk4: 0a 32553i bk5: 0a 32553i bk6: 0a 32553i bk7: 0a 32553i bk8: 0a 32553i bk9: 0a 32553i bk10: 0a 32553i bk11: 0a 32553i bk12: 0a 32553i bk13: 0a 32553i bk14: 0a 32553i bk15: 0a 32553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956522
Row_Buffer_Locality_read = 0.956522
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001413 
total_CMD = 32553 
util_bw = 46 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 32474 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32553 
n_nop = 32505 
Read = 46 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 46 
total_req = 46 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 46 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.001413 
Either_Row_CoL_Bus_Util = 0.001475 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000799 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000798698
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32553 n_nop=32525 n_act=2 n_pre=0 n_ref_event=0 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007987
n_activity=263 dram_eff=0.09886
bk0: 13a 32537i bk1: 13a 32536i bk2: 0a 32553i bk3: 0a 32553i bk4: 0a 32553i bk5: 0a 32553i bk6: 0a 32553i bk7: 0a 32553i bk8: 0a 32553i bk9: 0a 32553i bk10: 0a 32553i bk11: 0a 32553i bk12: 0a 32553i bk13: 0a 32553i bk14: 0a 32553i bk15: 0a 32553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923077
Row_Buffer_Locality_read = 0.923077
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.017241
Bank_Level_Parallism_Col = 1.017857
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.017857 

BW Util details:
bwutil = 0.000799 
total_CMD = 32553 
util_bw = 26 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 32495 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32553 
n_nop = 32525 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 26 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.000799 
Either_Row_CoL_Bus_Util = 0.000860 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001505 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00150524
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32553 n_nop=32509 n_act=2 n_pre=0 n_ref_event=0 n_req=42 n_rd=42 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00129
n_activity=255 dram_eff=0.1647
bk0: 23a 32536i bk1: 19a 32539i bk2: 0a 32553i bk3: 0a 32553i bk4: 0a 32553i bk5: 0a 32553i bk6: 0a 32553i bk7: 0a 32553i bk8: 0a 32553i bk9: 0a 32553i bk10: 0a 32553i bk11: 0a 32553i bk12: 0a 32553i bk13: 0a 32553i bk14: 0a 32553i bk15: 0a 32553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.952381
Row_Buffer_Locality_read = 0.952381
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.013889
Bank_Level_Parallism_Col = 1.014286
Bank_Level_Parallism_Ready = 1.023810
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.014286 

BW Util details:
bwutil = 0.001290 
total_CMD = 32553 
util_bw = 42 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 32481 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32553 
n_nop = 32509 
Read = 42 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 42 
total_req = 42 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 42 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.001290 
Either_Row_CoL_Bus_Util = 0.001352 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000799 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000798698
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32553 n_nop=32529 n_act=2 n_pre=0 n_ref_event=0 n_req=22 n_rd=22 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006758
n_activity=178 dram_eff=0.1236
bk0: 14a 32536i bk1: 8a 32539i bk2: 0a 32553i bk3: 0a 32553i bk4: 0a 32553i bk5: 0a 32553i bk6: 0a 32553i bk7: 0a 32553i bk8: 0a 32553i bk9: 0a 32553i bk10: 0a 32553i bk11: 0a 32553i bk12: 0a 32553i bk13: 0a 32553i bk14: 0a 32553i bk15: 0a 32553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.909091
Row_Buffer_Locality_read = 0.909091
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.019231
Bank_Level_Parallism_Col = 1.020000
Bank_Level_Parallism_Ready = 1.045455
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.020000 

BW Util details:
bwutil = 0.000676 
total_CMD = 32553 
util_bw = 22 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 32501 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32553 
n_nop = 32529 
Read = 22 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 22 
total_req = 22 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 22 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.000676 
Either_Row_CoL_Bus_Util = 0.000737 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000092 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.21574e-05
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32553 n_nop=32507 n_act=2 n_pre=0 n_ref_event=0 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001352
n_activity=253 dram_eff=0.1739
bk0: 22a 32534i bk1: 22a 32533i bk2: 0a 32553i bk3: 0a 32553i bk4: 0a 32553i bk5: 0a 32553i bk6: 0a 32553i bk7: 0a 32553i bk8: 0a 32553i bk9: 0a 32553i bk10: 0a 32553i bk11: 0a 32553i bk12: 0a 32553i bk13: 0a 32553i bk14: 0a 32553i bk15: 0a 32553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954545
Row_Buffer_Locality_read = 0.954545
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.050633
Bank_Level_Parallism_Col = 1.051948
Bank_Level_Parallism_Ready = 1.090909
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.051948 

BW Util details:
bwutil = 0.001352 
total_CMD = 32553 
util_bw = 44 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 32474 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32553 
n_nop = 32507 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 44 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.001352 
Either_Row_CoL_Bus_Util = 0.001413 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000952 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000952293
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32553 n_nop=32526 n_act=2 n_pre=0 n_ref_event=0 n_req=25 n_rd=25 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000768
n_activity=217 dram_eff=0.1152
bk0: 14a 32537i bk1: 11a 32539i bk2: 0a 32553i bk3: 0a 32553i bk4: 0a 32553i bk5: 0a 32553i bk6: 0a 32553i bk7: 0a 32553i bk8: 0a 32553i bk9: 0a 32553i bk10: 0a 32553i bk11: 0a 32553i bk12: 0a 32553i bk13: 0a 32553i bk14: 0a 32553i bk15: 0a 32553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.920000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.018519
Bank_Level_Parallism_Col = 1.019231
Bank_Level_Parallism_Ready = 1.040000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.019231 

BW Util details:
bwutil = 0.000768 
total_CMD = 32553 
util_bw = 25 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 32499 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32553 
n_nop = 32526 
Read = 25 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 25 
total_req = 25 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 25 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.000768 
Either_Row_CoL_Bus_Util = 0.000829 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000061 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.14383e-05
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32553 n_nop=32507 n_act=2 n_pre=0 n_ref_event=0 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001352
n_activity=250 dram_eff=0.176
bk0: 22a 32533i bk1: 22a 32532i bk2: 0a 32553i bk3: 0a 32553i bk4: 0a 32553i bk5: 0a 32553i bk6: 0a 32553i bk7: 0a 32553i bk8: 0a 32553i bk9: 0a 32553i bk10: 0a 32553i bk11: 0a 32553i bk12: 0a 32553i bk13: 0a 32553i bk14: 0a 32553i bk15: 0a 32553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954545
Row_Buffer_Locality_read = 0.954545
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.089744
Bank_Level_Parallism_Col = 1.092105
Bank_Level_Parallism_Ready = 1.113636
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.092105 

BW Util details:
bwutil = 0.001352 
total_CMD = 32553 
util_bw = 44 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 32475 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32553 
n_nop = 32507 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 44 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.001352 
Either_Row_CoL_Bus_Util = 0.001413 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000983 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000983012
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32553 n_nop=32526 n_act=2 n_pre=0 n_ref_event=0 n_req=25 n_rd=25 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000768
n_activity=214 dram_eff=0.1168
bk0: 14a 32537i bk1: 11a 32539i bk2: 0a 32553i bk3: 0a 32553i bk4: 0a 32553i bk5: 0a 32553i bk6: 0a 32553i bk7: 0a 32553i bk8: 0a 32553i bk9: 0a 32553i bk10: 0a 32553i bk11: 0a 32553i bk12: 0a 32553i bk13: 0a 32553i bk14: 0a 32553i bk15: 0a 32553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.920000
Row_Buffer_Locality_read = 0.920000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.018519
Bank_Level_Parallism_Col = 1.019231
Bank_Level_Parallism_Ready = 1.040000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.019231 

BW Util details:
bwutil = 0.000768 
total_CMD = 32553 
util_bw = 25 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 32499 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32553 
n_nop = 32526 
Read = 25 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 25 
total_req = 25 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 25 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.000768 
Either_Row_CoL_Bus_Util = 0.000829 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000061 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.14383e-05
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32553 n_nop=32505 n_act=2 n_pre=0 n_ref_event=0 n_req=46 n_rd=46 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001413
n_activity=277 dram_eff=0.1661
bk0: 26a 32534i bk1: 20a 32533i bk2: 0a 32553i bk3: 0a 32553i bk4: 0a 32553i bk5: 0a 32553i bk6: 0a 32553i bk7: 0a 32553i bk8: 0a 32553i bk9: 0a 32553i bk10: 0a 32553i bk11: 0a 32553i bk12: 0a 32553i bk13: 0a 32553i bk14: 0a 32553i bk15: 0a 32553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956522
Row_Buffer_Locality_read = 0.956522
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.062500
Bank_Level_Parallism_Col = 1.064103
Bank_Level_Parallism_Ready = 1.065217
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.064103 

BW Util details:
bwutil = 0.001413 
total_CMD = 32553 
util_bw = 46 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 32473 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32553 
n_nop = 32505 
Read = 46 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 46 
total_req = 46 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 46 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.001413 
Either_Row_CoL_Bus_Util = 0.001475 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001659 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00165883
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32553 n_nop=32528 n_act=2 n_pre=0 n_ref_event=0 n_req=23 n_rd=23 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007065
n_activity=179 dram_eff=0.1285
bk0: 13a 32539i bk1: 10a 32539i bk2: 0a 32553i bk3: 0a 32553i bk4: 0a 32553i bk5: 0a 32553i bk6: 0a 32553i bk7: 0a 32553i bk8: 0a 32553i bk9: 0a 32553i bk10: 0a 32553i bk11: 0a 32553i bk12: 0a 32553i bk13: 0a 32553i bk14: 0a 32553i bk15: 0a 32553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.913043
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.020000
Bank_Level_Parallism_Col = 1.020833
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.020833 

BW Util details:
bwutil = 0.000707 
total_CMD = 32553 
util_bw = 23 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 32503 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32553 
n_nop = 32528 
Read = 23 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 23 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.000707 
Either_Row_CoL_Bus_Util = 0.000768 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001475 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00147452
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32553 n_nop=32505 n_act=2 n_pre=0 n_ref_event=0 n_req=46 n_rd=46 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001413
n_activity=275 dram_eff=0.1673
bk0: 26a 32534i bk1: 20a 32532i bk2: 0a 32553i bk3: 0a 32553i bk4: 0a 32553i bk5: 0a 32553i bk6: 0a 32553i bk7: 0a 32553i bk8: 0a 32553i bk9: 0a 32553i bk10: 0a 32553i bk11: 0a 32553i bk12: 0a 32553i bk13: 0a 32553i bk14: 0a 32553i bk15: 0a 32553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956522
Row_Buffer_Locality_read = 0.956522
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.116883
Bank_Level_Parallism_Col = 1.120000
Bank_Level_Parallism_Ready = 1.086957
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.120000 

BW Util details:
bwutil = 0.001413 
total_CMD = 32553 
util_bw = 46 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 32476 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32553 
n_nop = 32505 
Read = 46 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 46 
total_req = 46 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 46 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.001413 
Either_Row_CoL_Bus_Util = 0.001475 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001659 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00165883
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32553 n_nop=32528 n_act=2 n_pre=0 n_ref_event=0 n_req=23 n_rd=23 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007065
n_activity=178 dram_eff=0.1292
bk0: 13a 32539i bk1: 10a 32539i bk2: 0a 32553i bk3: 0a 32553i bk4: 0a 32553i bk5: 0a 32553i bk6: 0a 32553i bk7: 0a 32553i bk8: 0a 32553i bk9: 0a 32553i bk10: 0a 32553i bk11: 0a 32553i bk12: 0a 32553i bk13: 0a 32553i bk14: 0a 32553i bk15: 0a 32553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.913043
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.020000
Bank_Level_Parallism_Col = 1.020833
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.020833 

BW Util details:
bwutil = 0.000707 
total_CMD = 32553 
util_bw = 23 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 32503 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32553 
n_nop = 32528 
Read = 23 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 23 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.000707 
Either_Row_CoL_Bus_Util = 0.000768 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001475 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00147452
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32553 n_nop=32507 n_act=2 n_pre=0 n_ref_event=0 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001352
n_activity=274 dram_eff=0.1606
bk0: 25a 32535i bk1: 19a 32534i bk2: 0a 32553i bk3: 0a 32553i bk4: 0a 32553i bk5: 0a 32553i bk6: 0a 32553i bk7: 0a 32553i bk8: 0a 32553i bk9: 0a 32553i bk10: 0a 32553i bk11: 0a 32553i bk12: 0a 32553i bk13: 0a 32553i bk14: 0a 32553i bk15: 0a 32553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954545
Row_Buffer_Locality_read = 0.954545
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.065789
Bank_Level_Parallism_Col = 1.067568
Bank_Level_Parallism_Ready = 1.068182
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.067568 

BW Util details:
bwutil = 0.001352 
total_CMD = 32553 
util_bw = 44 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 32477 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32553 
n_nop = 32507 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 44 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.001352 
Either_Row_CoL_Bus_Util = 0.001413 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001567 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00156668
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32553 n_nop=32528 n_act=2 n_pre=0 n_ref_event=0 n_req=23 n_rd=23 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007065
n_activity=178 dram_eff=0.1292
bk0: 13a 32539i bk1: 10a 32539i bk2: 0a 32553i bk3: 0a 32553i bk4: 0a 32553i bk5: 0a 32553i bk6: 0a 32553i bk7: 0a 32553i bk8: 0a 32553i bk9: 0a 32553i bk10: 0a 32553i bk11: 0a 32553i bk12: 0a 32553i bk13: 0a 32553i bk14: 0a 32553i bk15: 0a 32553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.913043
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.020000
Bank_Level_Parallism_Col = 1.020833
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.020833 

BW Util details:
bwutil = 0.000707 
total_CMD = 32553 
util_bw = 23 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 32503 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32553 
n_nop = 32528 
Read = 23 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 23 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.000707 
Either_Row_CoL_Bus_Util = 0.000768 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001475 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00147452
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32553 n_nop=32507 n_act=2 n_pre=0 n_ref_event=0 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001352
n_activity=276 dram_eff=0.1594
bk0: 25a 32535i bk1: 19a 32533i bk2: 0a 32553i bk3: 0a 32553i bk4: 0a 32553i bk5: 0a 32553i bk6: 0a 32553i bk7: 0a 32553i bk8: 0a 32553i bk9: 0a 32553i bk10: 0a 32553i bk11: 0a 32553i bk12: 0a 32553i bk13: 0a 32553i bk14: 0a 32553i bk15: 0a 32553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954545
Row_Buffer_Locality_read = 0.954545
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.108108
Bank_Level_Parallism_Col = 1.111111
Bank_Level_Parallism_Ready = 1.090909
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.111111 

BW Util details:
bwutil = 0.001352 
total_CMD = 32553 
util_bw = 44 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 32479 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32553 
n_nop = 32507 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 44 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.001352 
Either_Row_CoL_Bus_Util = 0.001413 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001044 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00104445
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32553 n_nop=32530 n_act=2 n_pre=0 n_ref_event=0 n_req=21 n_rd=21 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006451
n_activity=178 dram_eff=0.118
bk0: 12a 32540i bk1: 9a 32540i bk2: 0a 32553i bk3: 0a 32553i bk4: 0a 32553i bk5: 0a 32553i bk6: 0a 32553i bk7: 0a 32553i bk8: 0a 32553i bk9: 0a 32553i bk10: 0a 32553i bk11: 0a 32553i bk12: 0a 32553i bk13: 0a 32553i bk14: 0a 32553i bk15: 0a 32553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.904762
Row_Buffer_Locality_read = 0.904762
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.021739
Bank_Level_Parallism_Col = 1.022727
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.022727 

BW Util details:
bwutil = 0.000645 
total_CMD = 32553 
util_bw = 21 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 32507 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32553 
n_nop = 32530 
Read = 21 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 21 
total_req = 21 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 21 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.000645 
Either_Row_CoL_Bus_Util = 0.000707 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000707 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00070654
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32553 n_nop=32506 n_act=2 n_pre=0 n_ref_event=0 n_req=45 n_rd=45 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001382
n_activity=273 dram_eff=0.1648
bk0: 25a 32534i bk1: 20a 32532i bk2: 0a 32553i bk3: 0a 32553i bk4: 0a 32553i bk5: 0a 32553i bk6: 0a 32553i bk7: 0a 32553i bk8: 0a 32553i bk9: 0a 32553i bk10: 0a 32553i bk11: 0a 32553i bk12: 0a 32553i bk13: 0a 32553i bk14: 0a 32553i bk15: 0a 32553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955556
Row_Buffer_Locality_read = 0.955556
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.118421
Bank_Level_Parallism_Col = 1.121622
Bank_Level_Parallism_Ready = 1.088889
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.121622 

BW Util details:
bwutil = 0.001382 
total_CMD = 32553 
util_bw = 45 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 32477 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32553 
n_nop = 32506 
Read = 45 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 45 
total_req = 45 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 45 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.001382 
Either_Row_CoL_Bus_Util = 0.001444 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001659 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00165883
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32553 n_nop=32528 n_act=2 n_pre=0 n_ref_event=0 n_req=23 n_rd=23 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007065
n_activity=178 dram_eff=0.1292
bk0: 13a 32539i bk1: 10a 32539i bk2: 0a 32553i bk3: 0a 32553i bk4: 0a 32553i bk5: 0a 32553i bk6: 0a 32553i bk7: 0a 32553i bk8: 0a 32553i bk9: 0a 32553i bk10: 0a 32553i bk11: 0a 32553i bk12: 0a 32553i bk13: 0a 32553i bk14: 0a 32553i bk15: 0a 32553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.913043
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.020000
Bank_Level_Parallism_Col = 1.020833
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.020833 

BW Util details:
bwutil = 0.000707 
total_CMD = 32553 
util_bw = 23 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 32503 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32553 
n_nop = 32528 
Read = 23 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 23 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.000707 
Either_Row_CoL_Bus_Util = 0.000768 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001475 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00147452
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32553 n_nop=32514 n_act=2 n_pre=0 n_ref_event=0 n_req=37 n_rd=37 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001137
n_activity=211 dram_eff=0.1754
bk0: 21a 32536i bk1: 16a 32536i bk2: 0a 32553i bk3: 0a 32553i bk4: 0a 32553i bk5: 0a 32553i bk6: 0a 32553i bk7: 0a 32553i bk8: 0a 32553i bk9: 0a 32553i bk10: 0a 32553i bk11: 0a 32553i bk12: 0a 32553i bk13: 0a 32553i bk14: 0a 32553i bk15: 0a 32553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.945946
Row_Buffer_Locality_read = 0.945946
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.044118
Bank_Level_Parallism_Col = 1.045455
Bank_Level_Parallism_Ready = 1.027027
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.045455 

BW Util details:
bwutil = 0.001137 
total_CMD = 32553 
util_bw = 37 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 32485 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32553 
n_nop = 32514 
Read = 37 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 37 
total_req = 37 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 37 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.001137 
Either_Row_CoL_Bus_Util = 0.001198 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001628 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00162811
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32553 n_nop=32533 n_act=2 n_pre=0 n_ref_event=0 n_req=18 n_rd=18 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005529
n_activity=139 dram_eff=0.1295
bk0: 10a 32539i bk1: 8a 32539i bk2: 0a 32553i bk3: 0a 32553i bk4: 0a 32553i bk5: 0a 32553i bk6: 0a 32553i bk7: 0a 32553i bk8: 0a 32553i bk9: 0a 32553i bk10: 0a 32553i bk11: 0a 32553i bk12: 0a 32553i bk13: 0a 32553i bk14: 0a 32553i bk15: 0a 32553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.888889
Row_Buffer_Locality_read = 0.888889
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.022222
Bank_Level_Parallism_Col = 1.023256
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.023256 

BW Util details:
bwutil = 0.000553 
total_CMD = 32553 
util_bw = 18 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 32508 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32553 
n_nop = 32533 
Read = 18 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 18 
total_req = 18 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 18 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.000553 
Either_Row_CoL_Bus_Util = 0.000614 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001475 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00147452
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32553 n_nop=32505 n_act=2 n_pre=0 n_ref_event=0 n_req=46 n_rd=46 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001413
n_activity=275 dram_eff=0.1673
bk0: 26a 32533i bk1: 20a 32532i bk2: 0a 32553i bk3: 0a 32553i bk4: 0a 32553i bk5: 0a 32553i bk6: 0a 32553i bk7: 0a 32553i bk8: 0a 32553i bk9: 0a 32553i bk10: 0a 32553i bk11: 0a 32553i bk12: 0a 32553i bk13: 0a 32553i bk14: 0a 32553i bk15: 0a 32553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956522
Row_Buffer_Locality_read = 0.956522
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.101266
Bank_Level_Parallism_Col = 1.103896
Bank_Level_Parallism_Ready = 1.086957
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.103896 

BW Util details:
bwutil = 0.001413 
total_CMD = 32553 
util_bw = 46 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 32474 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32553 
n_nop = 32505 
Read = 46 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 46 
total_req = 46 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 46 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.001413 
Either_Row_CoL_Bus_Util = 0.001475 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001567 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00156668
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32553 n_nop=32528 n_act=2 n_pre=0 n_ref_event=0 n_req=23 n_rd=23 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007065
n_activity=178 dram_eff=0.1292
bk0: 13a 32539i bk1: 10a 32539i bk2: 0a 32553i bk3: 0a 32553i bk4: 0a 32553i bk5: 0a 32553i bk6: 0a 32553i bk7: 0a 32553i bk8: 0a 32553i bk9: 0a 32553i bk10: 0a 32553i bk11: 0a 32553i bk12: 0a 32553i bk13: 0a 32553i bk14: 0a 32553i bk15: 0a 32553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.913043
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.020000
Bank_Level_Parallism_Col = 1.020833
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.020833 

BW Util details:
bwutil = 0.000707 
total_CMD = 32553 
util_bw = 23 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 32503 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32553 
n_nop = 32528 
Read = 23 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 23 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.000707 
Either_Row_CoL_Bus_Util = 0.000768 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001475 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00147452
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32553 n_nop=32505 n_act=2 n_pre=0 n_ref_event=0 n_req=46 n_rd=46 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001413
n_activity=277 dram_eff=0.1661
bk0: 26a 32535i bk1: 20a 32537i bk2: 0a 32553i bk3: 0a 32553i bk4: 0a 32553i bk5: 0a 32553i bk6: 0a 32553i bk7: 0a 32553i bk8: 0a 32553i bk9: 0a 32553i bk10: 0a 32553i bk11: 0a 32553i bk12: 0a 32553i bk13: 0a 32553i bk14: 0a 32553i bk15: 0a 32553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956522
Row_Buffer_Locality_read = 0.956522
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.038961
Bank_Level_Parallism_Col = 1.040000
Bank_Level_Parallism_Ready = 1.021739
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.040000 

BW Util details:
bwutil = 0.001413 
total_CMD = 32553 
util_bw = 46 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 32476 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32553 
n_nop = 32505 
Read = 46 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 46 
total_req = 46 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 46 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.001413 
Either_Row_CoL_Bus_Util = 0.001475 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001536 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00153596
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=32553 n_nop=32528 n_act=2 n_pre=0 n_ref_event=0 n_req=23 n_rd=23 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007065
n_activity=179 dram_eff=0.1285
bk0: 13a 32539i bk1: 10a 32539i bk2: 0a 32553i bk3: 0a 32553i bk4: 0a 32553i bk5: 0a 32553i bk6: 0a 32553i bk7: 0a 32553i bk8: 0a 32553i bk9: 0a 32553i bk10: 0a 32553i bk11: 0a 32553i bk12: 0a 32553i bk13: 0a 32553i bk14: 0a 32553i bk15: 0a 32553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.913043
Row_Buffer_Locality_read = 0.913043
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.020000
Bank_Level_Parallism_Col = 1.020833
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.020833 

BW Util details:
bwutil = 0.000707 
total_CMD = 32553 
util_bw = 23 
Wasted_Col = 27 
Wasted_Row = 0 
Idle = 32503 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 32553 
n_nop = 32528 
Read = 23 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 23 
total_req = 23 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 23 
Row_Bus_Util =  0.000061 
CoL_Bus_Util = 0.000707 
Either_Row_CoL_Bus_Util = 0.000768 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001475 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00147452

========= L2 cache stats =========
L2_cache_bank[0]: Access = 42, Miss = 32, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 56, Miss = 42, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 28, Miss = 21, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 21, Miss = 16, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 42, Miss = 32, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 56, Miss = 42, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 28, Miss = 21, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 21, Miss = 16, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 41, Miss = 31, Miss_rate = 0.756, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 54, Miss = 41, Miss_rate = 0.759, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 28, Miss = 21, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 21, Miss = 16, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 37, Miss = 31, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 50, Miss = 41, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 24, Miss = 20, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 18, Miss = 15, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 66, Miss = 39, Miss_rate = 0.591, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 55, Miss = 36, Miss_rate = 0.655, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 50, Miss = 29, Miss_rate = 0.580, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 15, Miss = 10, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 50, Miss = 35, Miss_rate = 0.700, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 53, Miss = 35, Miss_rate = 0.660, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 34, Miss = 26, Miss_rate = 0.765, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 13, Miss = 10, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 50, Miss = 38, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 44, Miss = 34, Miss_rate = 0.773, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 17, Miss = 12, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 50, Miss = 38, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 44, Miss = 34, Miss_rate = 0.773, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 17, Miss = 12, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 42, Miss = 32, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 56, Miss = 42, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 28, Miss = 21, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 21, Miss = 16, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 42, Miss = 32, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 56, Miss = 42, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 28, Miss = 21, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 21, Miss = 16, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 41, Miss = 31, Miss_rate = 0.756, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 54, Miss = 41, Miss_rate = 0.759, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 28, Miss = 21, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 21, Miss = 16, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 37, Miss = 31, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 50, Miss = 41, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 24, Miss = 20, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 18, Miss = 15, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 41, Miss = 32, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 54, Miss = 41, Miss_rate = 0.759, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 28, Miss = 21, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 21, Miss = 16, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 37, Miss = 28, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 50, Miss = 37, Miss_rate = 0.740, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 24, Miss = 18, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 18, Miss = 14, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 42, Miss = 32, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 56, Miss = 42, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 28, Miss = 21, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 21, Miss = 16, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 42, Miss = 32, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 56, Miss = 42, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 28, Miss = 21, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 21, Miss = 16, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2331
L2_total_cache_misses = 1747
L2_total_cache_miss_rate = 0.7495
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 290
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 382
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 693
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 294
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 189
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 483
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1365
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 966
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2331
icnt_total_pkts_simt_to_mem=2331
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2331
Req_Network_cycles = 55417
Req_Network_injected_packets_per_cycle =       0.0421 
Req_Network_conflicts_per_cycle =       0.0013
Req_Network_conflicts_per_cycle_util =       0.0599
Req_Bank_Level_Parallism =       1.9940
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0001
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0007

Reply_Network_injected_packets_num = 2331
Reply_Network_cycles = 55417
Reply_Network_injected_packets_per_cycle =        0.0421
Reply_Network_conflicts_per_cycle =        0.0076
Reply_Network_conflicts_per_cycle_util =       0.3047
Reply_Bank_Level_Parallism =       1.6830
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0001
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0005
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 17 sec (17 sec)
gpgpu_simulation_rate = 11428 (inst/sec)
gpgpu_simulation_rate = 3259 (cycle/sec)
gpgpu_silicon_slowdown = 444001x
Processing kernel ./hw_run/rodinia_2.0-ft/9.1/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-7.traceg
-kernel name = _Z20needle_cuda_shared_1PiS_S_iiii
-kernel id = 7
-grid dim = (7,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 32
-binary version = 70
-cuda stream id = 0
Header info loaded for kernel command : ./hw_run/rodinia_2.0-ft/9.1/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-7.traceg
launching kernel name: _Z20needle_cuda_shared_1PiS_S_iiii uid: 7
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 6,0,0
Destroy streams for kernel 7: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_S_iiii 
kernel_launch_uid = 7 
gpu_sim_cycle = 9234
gpu_sim_insn = 64764
gpu_sim_insn_fp = 0
gpu_bytes_leidos = 61040
gpu_bytes_leidos_Desde_MemFetch = 99456
gpu_arithmetic_intensity = 0.00000000000000
gpu_gflops = 0.000000
gpu_ipc =       7.0136
gpu_tot_sim_cycle = 64651
gpu_tot_sim_insn = 259056
gpu_tot_ipc =       4.0070
gpu_tot_issued_cta = 28
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5625% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0841
partiton_level_parallism_total  =       0.0481
partiton_level_parallism_util =       3.9442
partiton_level_parallism_util_total  =       2.2753
L2_BW  =       3.8963 GB/Sec
L2_BW_total  =       2.2260 GB/Sec
gpu_total_sim_rate=12336

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 3136
	L1D_total_cache_misses = 2716
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 28
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 700
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 392
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 196
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 700
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1848
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1288

Total_core_cache_fail_stats:
ctas_completed 28, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
809, 
gpgpu_n_tot_thrd_icount = 259056
gpgpu_n_tot_w_icount = 22652
gpgpu_n_stall_shd_mem = 12124
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1820
gpgpu_n_mem_write_global = 1288
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 8092
gpgpu_n_store_insn = 7168
gpgpu_n_shmem_insn = 51100
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 11760
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 364
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:812	W0_Idle:353517	W0_Scoreboard:86847	W1:952	W2:840	W3:840	W4:840	W5:840	W6:840	W7:840	W8:840	W9:840	W10:840	W11:840	W12:840	W13:840	W14:840	W15:840	W16:9884	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:22652	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14560 {8:1820,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 51520 {40:1288,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 72800 {40:1820,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 10304 {8:1288,}
maxmflatency = 349 
max_icnt2mem_latency = 40 
maxmrqlatency = 24 
max_icnt2sh_latency = 8 
averagemflatency = 256 
avg_icnt2mem_latency = 28 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 2 
mrq_lat_table:349 	906 	60 	0 	100 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1693 	1415 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	2931 	177 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3003 	104 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	17 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5407      5407         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5407      5408         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5428      5428         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5427      5429         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5412      5412         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5412      5415         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5424      5424         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5424      5427         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5392      5472         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5472      5471         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5394      5823         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5823      5822         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5409      5824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5824      5824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5416      5826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5826      5826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5460      5460         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5461      5463         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5463      5463         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5463      5464         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5467      5467         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5466      5468         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5470      5470         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5470      5471         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5436      5436         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5436      5437         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5431      5431         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5432      5434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5448      5448         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5449      5451         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5441      5441         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5441      5444         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 32.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 20.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 32.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 20.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 31.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 19.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 31.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 19.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 19.000000 17.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 27.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 19.000000 14.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 20.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 28.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 20.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 32.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 20.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 32.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 20.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 31.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 19.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 31.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 19.000000 12.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 30.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 20.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 26.000000 21.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 16.000000 10.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 32.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 20.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 32.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 20.000000 13.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1415/64 = 22.109375
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        32        26         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        20        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        32        26         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        20        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        31        25         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        19        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        31        25         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        19        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        28        28         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        19        17         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        27        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        19        14         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        28        28         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        20        15         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        28        28         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        20        15         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        32        26         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        20        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        32        26         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        20        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        31        25         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        19        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        31        25         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        19        12         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        30        25         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        20        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        26        21         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        16        10         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        32        26         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        20        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        32        26         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        20        13         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1415
min_bank_accesses = 0!
chip skew: 58/26 = 2.23
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        546       541    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        530       542    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        545       541    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        529       541    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        544       546    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        549       555    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        513       515    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        508       525    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        609       689    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        514       688    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        607       650    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        512       582    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        528       569    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        493       590    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        528       567    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        492       587    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:        546       541    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:        530       541    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:        546       541    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:        529       541    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:        544       546    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:        545       544    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:        518       514    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:        502       514    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:        557       545    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:        522       544    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:        593       586    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:        573       590    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:        544       540    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:        529       542    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:        544       538    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:        528       539    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        343       343         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        342       345         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        343       343         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        342       343         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        342       342         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        341       344         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        339       339         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        339       341         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        334       349         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        349       349         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        342       335         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        335       335         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        344       336         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        336       335         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        342       337         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        337       336         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        343       343         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        343       344         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        344       344         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        343       345         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        347       347         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        346       347         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        347       347         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        346       346         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        342       343         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        342       345         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        341       341         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        344       344         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        341       341         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        343       344         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        343       343         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        341       345         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37977 n_nop=37917 n_act=2 n_pre=0 n_ref_event=0 n_req=58 n_rd=58 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001527
n_activity=338 dram_eff=0.1716
bk0: 32a 37958i bk1: 26a 37956i bk2: 0a 37977i bk3: 0a 37977i bk4: 0a 37977i bk5: 0a 37977i bk6: 0a 37977i bk7: 0a 37977i bk8: 0a 37977i bk9: 0a 37977i bk10: 0a 37977i bk11: 0a 37977i bk12: 0a 37977i bk13: 0a 37977i bk14: 0a 37977i bk15: 0a 37977i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.065217
Bank_Level_Parallism_Col = 1.066667
Bank_Level_Parallism_Ready = 1.068966
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.066667 

BW Util details:
bwutil = 0.001527 
total_CMD = 37977 
util_bw = 58 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 37885 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37977 
n_nop = 37917 
Read = 58 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 58 
Row_Bus_Util =  0.000053 
CoL_Bus_Util = 0.001527 
Either_Row_CoL_Bus_Util = 0.001580 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001317 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00131659
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37977 n_nop=37942 n_act=2 n_pre=0 n_ref_event=0 n_req=33 n_rd=33 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008689
n_activity=222 dram_eff=0.1486
bk0: 20a 37961i bk1: 13a 37963i bk2: 0a 37977i bk3: 0a 37977i bk4: 0a 37977i bk5: 0a 37977i bk6: 0a 37977i bk7: 0a 37977i bk8: 0a 37977i bk9: 0a 37977i bk10: 0a 37977i bk11: 0a 37977i bk12: 0a 37977i bk13: 0a 37977i bk14: 0a 37977i bk15: 0a 37977i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.939394
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.016129
Bank_Level_Parallism_Col = 1.016667
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.016667 

BW Util details:
bwutil = 0.000869 
total_CMD = 37977 
util_bw = 33 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 37915 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37977 
n_nop = 37942 
Read = 33 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 33 
total_req = 33 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 33 
Row_Bus_Util =  0.000053 
CoL_Bus_Util = 0.000869 
Either_Row_CoL_Bus_Util = 0.000922 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001317 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00131659
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37977 n_nop=37917 n_act=2 n_pre=0 n_ref_event=0 n_req=58 n_rd=58 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001527
n_activity=337 dram_eff=0.1721
bk0: 32a 37959i bk1: 26a 37957i bk2: 0a 37977i bk3: 0a 37977i bk4: 0a 37977i bk5: 0a 37977i bk6: 0a 37977i bk7: 0a 37977i bk8: 0a 37977i bk9: 0a 37977i bk10: 0a 37977i bk11: 0a 37977i bk12: 0a 37977i bk13: 0a 37977i bk14: 0a 37977i bk15: 0a 37977i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.054945
Bank_Level_Parallism_Col = 1.056180
Bank_Level_Parallism_Ready = 1.051724
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.056180 

BW Util details:
bwutil = 0.001527 
total_CMD = 37977 
util_bw = 58 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 37886 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37977 
n_nop = 37917 
Read = 58 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 58 
Row_Bus_Util =  0.000053 
CoL_Bus_Util = 0.001527 
Either_Row_CoL_Bus_Util = 0.001580 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001317 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00131659
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37977 n_nop=37942 n_act=2 n_pre=0 n_ref_event=0 n_req=33 n_rd=33 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008689
n_activity=223 dram_eff=0.148
bk0: 20a 37960i bk1: 13a 37962i bk2: 0a 37977i bk3: 0a 37977i bk4: 0a 37977i bk5: 0a 37977i bk6: 0a 37977i bk7: 0a 37977i bk8: 0a 37977i bk9: 0a 37977i bk10: 0a 37977i bk11: 0a 37977i bk12: 0a 37977i bk13: 0a 37977i bk14: 0a 37977i bk15: 0a 37977i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.939394
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.031746
Bank_Level_Parallism_Col = 1.032787
Bank_Level_Parallism_Ready = 1.030303
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.032787 

BW Util details:
bwutil = 0.000869 
total_CMD = 37977 
util_bw = 33 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 37914 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37977 
n_nop = 37942 
Read = 33 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 33 
total_req = 33 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 33 
Row_Bus_Util =  0.000053 
CoL_Bus_Util = 0.000869 
Either_Row_CoL_Bus_Util = 0.000922 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001317 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00131659
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37977 n_nop=37919 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001475
n_activity=317 dram_eff=0.1767
bk0: 31a 37959i bk1: 25a 37956i bk2: 0a 37977i bk3: 0a 37977i bk4: 0a 37977i bk5: 0a 37977i bk6: 0a 37977i bk7: 0a 37977i bk8: 0a 37977i bk9: 0a 37977i bk10: 0a 37977i bk11: 0a 37977i bk12: 0a 37977i bk13: 0a 37977i bk14: 0a 37977i bk15: 0a 37977i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.067416
Bank_Level_Parallism_Col = 1.068966
Bank_Level_Parallism_Ready = 1.071429
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.068966 

BW Util details:
bwutil = 0.001475 
total_CMD = 37977 
util_bw = 56 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 37888 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37977 
n_nop = 37919 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000053 
CoL_Bus_Util = 0.001475 
Either_Row_CoL_Bus_Util = 0.001527 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001290 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00129025
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37977 n_nop=37943 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008426
n_activity=214 dram_eff=0.1495
bk0: 19a 37962i bk1: 13a 37963i bk2: 0a 37977i bk3: 0a 37977i bk4: 0a 37977i bk5: 0a 37977i bk6: 0a 37977i bk7: 0a 37977i bk8: 0a 37977i bk9: 0a 37977i bk10: 0a 37977i bk11: 0a 37977i bk12: 0a 37977i bk13: 0a 37977i bk14: 0a 37977i bk15: 0a 37977i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.016667
Bank_Level_Parallism_Col = 1.017241
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.017241 

BW Util details:
bwutil = 0.000843 
total_CMD = 37977 
util_bw = 32 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 37917 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37977 
n_nop = 37943 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000053 
CoL_Bus_Util = 0.000843 
Either_Row_CoL_Bus_Util = 0.000895 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001290 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00129025
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37977 n_nop=37919 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001475
n_activity=316 dram_eff=0.1772
bk0: 31a 37959i bk1: 25a 37960i bk2: 0a 37977i bk3: 0a 37977i bk4: 0a 37977i bk5: 0a 37977i bk6: 0a 37977i bk7: 0a 37977i bk8: 0a 37977i bk9: 0a 37977i bk10: 0a 37977i bk11: 0a 37977i bk12: 0a 37977i bk13: 0a 37977i bk14: 0a 37977i bk15: 0a 37977i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.058140
Bank_Level_Parallism_Col = 1.059524
Bank_Level_Parallism_Ready = 1.053571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.059524 

BW Util details:
bwutil = 0.001475 
total_CMD = 37977 
util_bw = 56 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 37891 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37977 
n_nop = 37919 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000053 
CoL_Bus_Util = 0.001475 
Either_Row_CoL_Bus_Util = 0.001527 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000658 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000658293
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37977 n_nop=37944 n_act=2 n_pre=0 n_ref_event=0 n_req=31 n_rd=31 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008163
n_activity=217 dram_eff=0.1429
bk0: 19a 37961i bk1: 12a 37963i bk2: 0a 37977i bk3: 0a 37977i bk4: 0a 37977i bk5: 0a 37977i bk6: 0a 37977i bk7: 0a 37977i bk8: 0a 37977i bk9: 0a 37977i bk10: 0a 37977i bk11: 0a 37977i bk12: 0a 37977i bk13: 0a 37977i bk14: 0a 37977i bk15: 0a 37977i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935484
Row_Buffer_Locality_read = 0.935484
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.033898
Bank_Level_Parallism_Col = 1.035088
Bank_Level_Parallism_Ready = 1.032258
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.035088 

BW Util details:
bwutil = 0.000816 
total_CMD = 37977 
util_bw = 31 
Wasted_Col = 28 
Wasted_Row = 0 
Idle = 37918 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37977 
n_nop = 37944 
Read = 31 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 31 
total_req = 31 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 31 
Row_Bus_Util =  0.000053 
CoL_Bus_Util = 0.000816 
Either_Row_CoL_Bus_Util = 0.000869 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000658 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000658293
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37977 n_nop=37919 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001475
n_activity=393 dram_eff=0.1425
bk0: 28a 37960i bk1: 28a 37961i bk2: 0a 37977i bk3: 0a 37977i bk4: 0a 37977i bk5: 0a 37977i bk6: 0a 37977i bk7: 0a 37977i bk8: 0a 37977i bk9: 0a 37977i bk10: 0a 37977i bk11: 0a 37977i bk12: 0a 37977i bk13: 0a 37977i bk14: 0a 37977i bk15: 0a 37977i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001475 
total_CMD = 37977 
util_bw = 56 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 37888 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37977 
n_nop = 37919 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000053 
CoL_Bus_Util = 0.001475 
Either_Row_CoL_Bus_Util = 0.001527 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000685 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000684625
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37977 n_nop=37939 n_act=2 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009479
n_activity=326 dram_eff=0.1104
bk0: 19a 37958i bk1: 17a 37958i bk2: 0a 37977i bk3: 0a 37977i bk4: 0a 37977i bk5: 0a 37977i bk6: 0a 37977i bk7: 0a 37977i bk8: 0a 37977i bk9: 0a 37977i bk10: 0a 37977i bk11: 0a 37977i bk12: 0a 37977i bk13: 0a 37977i bk14: 0a 37977i bk15: 0a 37977i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944444
Row_Buffer_Locality_read = 0.944444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.013699
Bank_Level_Parallism_Col = 1.014084
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.014084 

BW Util details:
bwutil = 0.000948 
total_CMD = 37977 
util_bw = 36 
Wasted_Col = 37 
Wasted_Row = 0 
Idle = 37904 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37977 
n_nop = 37939 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 36 
Row_Bus_Util =  0.000053 
CoL_Bus_Util = 0.000948 
Either_Row_CoL_Bus_Util = 0.001001 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001317 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00131659
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37977 n_nop=37924 n_act=2 n_pre=0 n_ref_event=0 n_req=51 n_rd=51 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001343
n_activity=300 dram_eff=0.17
bk0: 27a 37960i bk1: 24a 37963i bk2: 0a 37977i bk3: 0a 37977i bk4: 0a 37977i bk5: 0a 37977i bk6: 0a 37977i bk7: 0a 37977i bk8: 0a 37977i bk9: 0a 37977i bk10: 0a 37977i bk11: 0a 37977i bk12: 0a 37977i bk13: 0a 37977i bk14: 0a 37977i bk15: 0a 37977i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.960784
Row_Buffer_Locality_read = 0.960784
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012346
Bank_Level_Parallism_Col = 1.012658
Bank_Level_Parallism_Ready = 1.019608
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012658 

BW Util details:
bwutil = 0.001343 
total_CMD = 37977 
util_bw = 51 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 37896 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37977 
n_nop = 37924 
Read = 51 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 51 
total_req = 51 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 51 
Row_Bus_Util =  0.000053 
CoL_Bus_Util = 0.001343 
Either_Row_CoL_Bus_Util = 0.001396 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000685 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000684625
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37977 n_nop=37942 n_act=2 n_pre=0 n_ref_event=0 n_req=33 n_rd=33 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008689
n_activity=225 dram_eff=0.1467
bk0: 19a 37960i bk1: 14a 37963i bk2: 0a 37977i bk3: 0a 37977i bk4: 0a 37977i bk5: 0a 37977i bk6: 0a 37977i bk7: 0a 37977i bk8: 0a 37977i bk9: 0a 37977i bk10: 0a 37977i bk11: 0a 37977i bk12: 0a 37977i bk13: 0a 37977i bk14: 0a 37977i bk15: 0a 37977i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.939394
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.015873
Bank_Level_Parallism_Col = 1.016393
Bank_Level_Parallism_Ready = 1.030303
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.016393 

BW Util details:
bwutil = 0.000869 
total_CMD = 37977 
util_bw = 33 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 37914 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37977 
n_nop = 37942 
Read = 33 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 33 
total_req = 33 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 33 
Row_Bus_Util =  0.000053 
CoL_Bus_Util = 0.000869 
Either_Row_CoL_Bus_Util = 0.000922 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000079 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.89952e-05
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37977 n_nop=37919 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001475
n_activity=291 dram_eff=0.1924
bk0: 28a 37957i bk1: 28a 37953i bk2: 0a 37977i bk3: 0a 37977i bk4: 0a 37977i bk5: 0a 37977i bk6: 0a 37977i bk7: 0a 37977i bk8: 0a 37977i bk9: 0a 37977i bk10: 0a 37977i bk11: 0a 37977i bk12: 0a 37977i bk13: 0a 37977i bk14: 0a 37977i bk15: 0a 37977i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.075269
Bank_Level_Parallism_Col = 1.076923
Bank_Level_Parallism_Ready = 1.107143
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.076923 

BW Util details:
bwutil = 0.001475 
total_CMD = 37977 
util_bw = 56 
Wasted_Col = 37 
Wasted_Row = 0 
Idle = 37884 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37977 
n_nop = 37919 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000053 
CoL_Bus_Util = 0.001475 
Either_Row_CoL_Bus_Util = 0.001527 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000869 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000868947
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37977 n_nop=37940 n_act=2 n_pre=0 n_ref_event=0 n_req=35 n_rd=35 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009216
n_activity=254 dram_eff=0.1378
bk0: 20a 37959i bk1: 15a 37961i bk2: 0a 37977i bk3: 0a 37977i bk4: 0a 37977i bk5: 0a 37977i bk6: 0a 37977i bk7: 0a 37977i bk8: 0a 37977i bk9: 0a 37977i bk10: 0a 37977i bk11: 0a 37977i bk12: 0a 37977i bk13: 0a 37977i bk14: 0a 37977i bk15: 0a 37977i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942857
Row_Buffer_Locality_read = 0.942857
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.029851
Bank_Level_Parallism_Col = 1.030769
Bank_Level_Parallism_Ready = 1.057143
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.030769 

BW Util details:
bwutil = 0.000922 
total_CMD = 37977 
util_bw = 35 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 37910 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37977 
n_nop = 37940 
Read = 35 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 35 
total_req = 35 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 35 
Row_Bus_Util =  0.000053 
CoL_Bus_Util = 0.000922 
Either_Row_CoL_Bus_Util = 0.000974 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000079 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.89952e-05
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37977 n_nop=37919 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001475
n_activity=288 dram_eff=0.1944
bk0: 28a 37954i bk1: 28a 37952i bk2: 0a 37977i bk3: 0a 37977i bk4: 0a 37977i bk5: 0a 37977i bk6: 0a 37977i bk7: 0a 37977i bk8: 0a 37977i bk9: 0a 37977i bk10: 0a 37977i bk11: 0a 37977i bk12: 0a 37977i bk13: 0a 37977i bk14: 0a 37977i bk15: 0a 37977i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.130435
Bank_Level_Parallism_Col = 1.133333
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.133333 

BW Util details:
bwutil = 0.001475 
total_CMD = 37977 
util_bw = 56 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 37885 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37977 
n_nop = 37919 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000053 
CoL_Bus_Util = 0.001475 
Either_Row_CoL_Bus_Util = 0.001527 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000843 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000842615
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37977 n_nop=37940 n_act=2 n_pre=0 n_ref_event=0 n_req=35 n_rd=35 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009216
n_activity=252 dram_eff=0.1389
bk0: 20a 37957i bk1: 15a 37959i bk2: 0a 37977i bk3: 0a 37977i bk4: 0a 37977i bk5: 0a 37977i bk6: 0a 37977i bk7: 0a 37977i bk8: 0a 37977i bk9: 0a 37977i bk10: 0a 37977i bk11: 0a 37977i bk12: 0a 37977i bk13: 0a 37977i bk14: 0a 37977i bk15: 0a 37977i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942857
Row_Buffer_Locality_read = 0.942857
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.073529
Bank_Level_Parallism_Col = 1.075758
Bank_Level_Parallism_Ready = 1.085714
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.075758 

BW Util details:
bwutil = 0.000922 
total_CMD = 37977 
util_bw = 35 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 37909 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37977 
n_nop = 37940 
Read = 35 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 35 
total_req = 35 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 35 
Row_Bus_Util =  0.000053 
CoL_Bus_Util = 0.000922 
Either_Row_CoL_Bus_Util = 0.000974 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000184 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000184322
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37977 n_nop=37917 n_act=2 n_pre=0 n_ref_event=0 n_req=58 n_rd=58 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001527
n_activity=316 dram_eff=0.1835
bk0: 32a 37955i bk1: 26a 37955i bk2: 0a 37977i bk3: 0a 37977i bk4: 0a 37977i bk5: 0a 37977i bk6: 0a 37977i bk7: 0a 37977i bk8: 0a 37977i bk9: 0a 37977i bk10: 0a 37977i bk11: 0a 37977i bk12: 0a 37977i bk13: 0a 37977i bk14: 0a 37977i bk15: 0a 37977i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.073684
Bank_Level_Parallism_Col = 1.075269
Bank_Level_Parallism_Ready = 1.086207
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.075269 

BW Util details:
bwutil = 0.001527 
total_CMD = 37977 
util_bw = 58 
Wasted_Col = 37 
Wasted_Row = 0 
Idle = 37882 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37977 
n_nop = 37917 
Read = 58 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 58 
Row_Bus_Util =  0.000053 
CoL_Bus_Util = 0.001527 
Either_Row_CoL_Bus_Util = 0.001580 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001501 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00150091
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37977 n_nop=37942 n_act=2 n_pre=0 n_ref_event=0 n_req=33 n_rd=33 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008689
n_activity=216 dram_eff=0.1528
bk0: 20a 37960i bk1: 13a 37963i bk2: 0a 37977i bk3: 0a 37977i bk4: 0a 37977i bk5: 0a 37977i bk6: 0a 37977i bk7: 0a 37977i bk8: 0a 37977i bk9: 0a 37977i bk10: 0a 37977i bk11: 0a 37977i bk12: 0a 37977i bk13: 0a 37977i bk14: 0a 37977i bk15: 0a 37977i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.939394
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.015873
Bank_Level_Parallism_Col = 1.016393
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.016393 

BW Util details:
bwutil = 0.000869 
total_CMD = 37977 
util_bw = 33 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 37914 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37977 
n_nop = 37942 
Read = 33 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 33 
total_req = 33 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 33 
Row_Bus_Util =  0.000053 
CoL_Bus_Util = 0.000869 
Either_Row_CoL_Bus_Util = 0.000922 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001343 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00134292
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37977 n_nop=37917 n_act=2 n_pre=0 n_ref_event=0 n_req=58 n_rd=58 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001527
n_activity=314 dram_eff=0.1847
bk0: 32a 37955i bk1: 26a 37952i bk2: 0a 37977i bk3: 0a 37977i bk4: 0a 37977i bk5: 0a 37977i bk6: 0a 37977i bk7: 0a 37977i bk8: 0a 37977i bk9: 0a 37977i bk10: 0a 37977i bk11: 0a 37977i bk12: 0a 37977i bk13: 0a 37977i bk14: 0a 37977i bk15: 0a 37977i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.141304
Bank_Level_Parallism_Col = 1.144444
Bank_Level_Parallism_Ready = 1.103448
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.144444 

BW Util details:
bwutil = 0.001527 
total_CMD = 37977 
util_bw = 58 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 37885 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37977 
n_nop = 37917 
Read = 58 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 58 
Row_Bus_Util =  0.000053 
CoL_Bus_Util = 0.001527 
Either_Row_CoL_Bus_Util = 0.001580 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001448 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00144825
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37977 n_nop=37942 n_act=2 n_pre=0 n_ref_event=0 n_req=33 n_rd=33 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008689
n_activity=215 dram_eff=0.1535
bk0: 20a 37958i bk1: 13a 37960i bk2: 0a 37977i bk3: 0a 37977i bk4: 0a 37977i bk5: 0a 37977i bk6: 0a 37977i bk7: 0a 37977i bk8: 0a 37977i bk9: 0a 37977i bk10: 0a 37977i bk11: 0a 37977i bk12: 0a 37977i bk13: 0a 37977i bk14: 0a 37977i bk15: 0a 37977i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.939394
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.095238
Bank_Level_Parallism_Col = 1.098361
Bank_Level_Parallism_Ready = 1.060606
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.098361 

BW Util details:
bwutil = 0.000869 
total_CMD = 37977 
util_bw = 33 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 37914 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37977 
n_nop = 37942 
Read = 33 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 33 
total_req = 33 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 33 
Row_Bus_Util =  0.000053 
CoL_Bus_Util = 0.000869 
Either_Row_CoL_Bus_Util = 0.000922 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001396 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00139558
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37977 n_nop=37919 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001475
n_activity=313 dram_eff=0.1789
bk0: 31a 37958i bk1: 25a 37954i bk2: 0a 37977i bk3: 0a 37977i bk4: 0a 37977i bk5: 0a 37977i bk6: 0a 37977i bk7: 0a 37977i bk8: 0a 37977i bk9: 0a 37977i bk10: 0a 37977i bk11: 0a 37977i bk12: 0a 37977i bk13: 0a 37977i bk14: 0a 37977i bk15: 0a 37977i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.076923
Bank_Level_Parallism_Col = 1.078652
Bank_Level_Parallism_Ready = 1.089286
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.078652 

BW Util details:
bwutil = 0.001475 
total_CMD = 37977 
util_bw = 56 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 37886 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37977 
n_nop = 37919 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000053 
CoL_Bus_Util = 0.001475 
Either_Row_CoL_Bus_Util = 0.001527 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001422 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00142191
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37977 n_nop=37943 n_act=2 n_pre=0 n_ref_event=0 n_req=32 n_rd=32 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008426
n_activity=213 dram_eff=0.1502
bk0: 19a 37961i bk1: 13a 37963i bk2: 0a 37977i bk3: 0a 37977i bk4: 0a 37977i bk5: 0a 37977i bk6: 0a 37977i bk7: 0a 37977i bk8: 0a 37977i bk9: 0a 37977i bk10: 0a 37977i bk11: 0a 37977i bk12: 0a 37977i bk13: 0a 37977i bk14: 0a 37977i bk15: 0a 37977i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.937500
Row_Buffer_Locality_read = 0.937500
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.016393
Bank_Level_Parallism_Col = 1.016949
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.016949 

BW Util details:
bwutil = 0.000843 
total_CMD = 37977 
util_bw = 32 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 37916 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37977 
n_nop = 37943 
Read = 32 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 32 
total_req = 32 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 32 
Row_Bus_Util =  0.000053 
CoL_Bus_Util = 0.000843 
Either_Row_CoL_Bus_Util = 0.000895 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001290 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00129025
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37977 n_nop=37919 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001475
n_activity=315 dram_eff=0.1778
bk0: 31a 37958i bk1: 25a 37953i bk2: 0a 37977i bk3: 0a 37977i bk4: 0a 37977i bk5: 0a 37977i bk6: 0a 37977i bk7: 0a 37977i bk8: 0a 37977i bk9: 0a 37977i bk10: 0a 37977i bk11: 0a 37977i bk12: 0a 37977i bk13: 0a 37977i bk14: 0a 37977i bk15: 0a 37977i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.112360
Bank_Level_Parallism_Col = 1.114943
Bank_Level_Parallism_Ready = 1.107143
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.114943 

BW Util details:
bwutil = 0.001475 
total_CMD = 37977 
util_bw = 56 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 37888 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37977 
n_nop = 37919 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000053 
CoL_Bus_Util = 0.001475 
Either_Row_CoL_Bus_Util = 0.001527 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000974 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000974274
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37977 n_nop=37944 n_act=2 n_pre=0 n_ref_event=0 n_req=31 n_rd=31 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008163
n_activity=216 dram_eff=0.1435
bk0: 19a 37959i bk1: 12a 37961i bk2: 0a 37977i bk3: 0a 37977i bk4: 0a 37977i bk5: 0a 37977i bk6: 0a 37977i bk7: 0a 37977i bk8: 0a 37977i bk9: 0a 37977i bk10: 0a 37977i bk11: 0a 37977i bk12: 0a 37977i bk13: 0a 37977i bk14: 0a 37977i bk15: 0a 37977i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.935484
Row_Buffer_Locality_read = 0.935484
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.083333
Bank_Level_Parallism_Col = 1.086207
Bank_Level_Parallism_Ready = 1.064516
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.086207 

BW Util details:
bwutil = 0.000816 
total_CMD = 37977 
util_bw = 31 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 37917 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37977 
n_nop = 37944 
Read = 31 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 31 
total_req = 31 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 31 
Row_Bus_Util =  0.000053 
CoL_Bus_Util = 0.000816 
Either_Row_CoL_Bus_Util = 0.000869 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000843 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000842615
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37977 n_nop=37920 n_act=2 n_pre=0 n_ref_event=0 n_req=55 n_rd=55 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001448
n_activity=308 dram_eff=0.1786
bk0: 30a 37958i bk1: 25a 37954i bk2: 0a 37977i bk3: 0a 37977i bk4: 0a 37977i bk5: 0a 37977i bk6: 0a 37977i bk7: 0a 37977i bk8: 0a 37977i bk9: 0a 37977i bk10: 0a 37977i bk11: 0a 37977i bk12: 0a 37977i bk13: 0a 37977i bk14: 0a 37977i bk15: 0a 37977i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.963636
Row_Buffer_Locality_read = 0.963636
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.114943
Bank_Level_Parallism_Col = 1.117647
Bank_Level_Parallism_Ready = 1.090909
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.117647 

BW Util details:
bwutil = 0.001448 
total_CMD = 37977 
util_bw = 55 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 37890 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37977 
n_nop = 37920 
Read = 55 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 55 
total_req = 55 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 55 
Row_Bus_Util =  0.000053 
CoL_Bus_Util = 0.001448 
Either_Row_CoL_Bus_Util = 0.001501 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001475 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00147458
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37977 n_nop=37942 n_act=2 n_pre=0 n_ref_event=0 n_req=33 n_rd=33 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008689
n_activity=215 dram_eff=0.1535
bk0: 20a 37958i bk1: 13a 37960i bk2: 0a 37977i bk3: 0a 37977i bk4: 0a 37977i bk5: 0a 37977i bk6: 0a 37977i bk7: 0a 37977i bk8: 0a 37977i bk9: 0a 37977i bk10: 0a 37977i bk11: 0a 37977i bk12: 0a 37977i bk13: 0a 37977i bk14: 0a 37977i bk15: 0a 37977i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.939394
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.095238
Bank_Level_Parallism_Col = 1.098361
Bank_Level_Parallism_Ready = 1.060606
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.098361 

BW Util details:
bwutil = 0.000869 
total_CMD = 37977 
util_bw = 33 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 37914 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37977 
n_nop = 37942 
Read = 33 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 33 
total_req = 33 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 33 
Row_Bus_Util =  0.000053 
CoL_Bus_Util = 0.000869 
Either_Row_CoL_Bus_Util = 0.000922 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001396 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00139558
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37977 n_nop=37928 n_act=2 n_pre=0 n_ref_event=0 n_req=47 n_rd=47 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001238
n_activity=246 dram_eff=0.1911
bk0: 26a 37958i bk1: 21a 37958i bk2: 0a 37977i bk3: 0a 37977i bk4: 0a 37977i bk5: 0a 37977i bk6: 0a 37977i bk7: 0a 37977i bk8: 0a 37977i bk9: 0a 37977i bk10: 0a 37977i bk11: 0a 37977i bk12: 0a 37977i bk13: 0a 37977i bk14: 0a 37977i bk15: 0a 37977i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957447
Row_Buffer_Locality_read = 0.957447
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.075949
Bank_Level_Parallism_Col = 1.077922
Bank_Level_Parallism_Ready = 1.042553
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.077922 

BW Util details:
bwutil = 0.001238 
total_CMD = 37977 
util_bw = 47 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 37898 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37977 
n_nop = 37928 
Read = 47 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 47 
total_req = 47 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 47 
Row_Bus_Util =  0.000053 
CoL_Bus_Util = 0.001238 
Either_Row_CoL_Bus_Util = 0.001290 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001396 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00139558
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37977 n_nop=37949 n_act=2 n_pre=0 n_ref_event=0 n_req=26 n_rd=26 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0006846
n_activity=174 dram_eff=0.1494
bk0: 16a 37960i bk1: 10a 37963i bk2: 0a 37977i bk3: 0a 37977i bk4: 0a 37977i bk5: 0a 37977i bk6: 0a 37977i bk7: 0a 37977i bk8: 0a 37977i bk9: 0a 37977i bk10: 0a 37977i bk11: 0a 37977i bk12: 0a 37977i bk13: 0a 37977i bk14: 0a 37977i bk15: 0a 37977i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.923077
Row_Buffer_Locality_read = 0.923077
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.017857
Bank_Level_Parallism_Col = 1.018519
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.018519 

BW Util details:
bwutil = 0.000685 
total_CMD = 37977 
util_bw = 26 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 37921 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37977 
n_nop = 37949 
Read = 26 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 26 
total_req = 26 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 26 
Row_Bus_Util =  0.000053 
CoL_Bus_Util = 0.000685 
Either_Row_CoL_Bus_Util = 0.000737 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001343 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00134292
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37977 n_nop=37917 n_act=2 n_pre=0 n_ref_event=0 n_req=58 n_rd=58 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001527
n_activity=314 dram_eff=0.1847
bk0: 32a 37954i bk1: 26a 37952i bk2: 0a 37977i bk3: 0a 37977i bk4: 0a 37977i bk5: 0a 37977i bk6: 0a 37977i bk7: 0a 37977i bk8: 0a 37977i bk9: 0a 37977i bk10: 0a 37977i bk11: 0a 37977i bk12: 0a 37977i bk13: 0a 37977i bk14: 0a 37977i bk15: 0a 37977i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.127660
Bank_Level_Parallism_Col = 1.130435
Bank_Level_Parallism_Ready = 1.103448
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.130435 

BW Util details:
bwutil = 0.001527 
total_CMD = 37977 
util_bw = 58 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 37883 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37977 
n_nop = 37917 
Read = 58 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 58 
Row_Bus_Util =  0.000053 
CoL_Bus_Util = 0.001527 
Either_Row_CoL_Bus_Util = 0.001580 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001369 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00136925
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37977 n_nop=37942 n_act=2 n_pre=0 n_ref_event=0 n_req=33 n_rd=33 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008689
n_activity=216 dram_eff=0.1528
bk0: 20a 37959i bk1: 13a 37961i bk2: 0a 37977i bk3: 0a 37977i bk4: 0a 37977i bk5: 0a 37977i bk6: 0a 37977i bk7: 0a 37977i bk8: 0a 37977i bk9: 0a 37977i bk10: 0a 37977i bk11: 0a 37977i bk12: 0a 37977i bk13: 0a 37977i bk14: 0a 37977i bk15: 0a 37977i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.939394
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.063492
Bank_Level_Parallism_Col = 1.065574
Bank_Level_Parallism_Ready = 1.030303
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.065574 

BW Util details:
bwutil = 0.000869 
total_CMD = 37977 
util_bw = 33 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 37914 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37977 
n_nop = 37942 
Read = 33 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 33 
total_req = 33 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 33 
Row_Bus_Util =  0.000053 
CoL_Bus_Util = 0.000869 
Either_Row_CoL_Bus_Util = 0.000922 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001290 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00129025
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37977 n_nop=37917 n_act=2 n_pre=0 n_ref_event=0 n_req=58 n_rd=58 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001527
n_activity=316 dram_eff=0.1835
bk0: 32a 37956i bk1: 26a 37959i bk2: 0a 37977i bk3: 0a 37977i bk4: 0a 37977i bk5: 0a 37977i bk6: 0a 37977i bk7: 0a 37977i bk8: 0a 37977i bk9: 0a 37977i bk10: 0a 37977i bk11: 0a 37977i bk12: 0a 37977i bk13: 0a 37977i bk14: 0a 37977i bk15: 0a 37977i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.054348
Bank_Level_Parallism_Col = 1.055556
Bank_Level_Parallism_Ready = 1.051724
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.055556 

BW Util details:
bwutil = 0.001527 
total_CMD = 37977 
util_bw = 58 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 37885 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37977 
n_nop = 37917 
Read = 58 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 58 
Row_Bus_Util =  0.000053 
CoL_Bus_Util = 0.001527 
Either_Row_CoL_Bus_Util = 0.001580 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001396 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00139558
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=37977 n_nop=37942 n_act=2 n_pre=0 n_ref_event=0 n_req=33 n_rd=33 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008689
n_activity=217 dram_eff=0.1521
bk0: 20a 37959i bk1: 13a 37962i bk2: 0a 37977i bk3: 0a 37977i bk4: 0a 37977i bk5: 0a 37977i bk6: 0a 37977i bk7: 0a 37977i bk8: 0a 37977i bk9: 0a 37977i bk10: 0a 37977i bk11: 0a 37977i bk12: 0a 37977i bk13: 0a 37977i bk14: 0a 37977i bk15: 0a 37977i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.939394
Row_Buffer_Locality_read = 0.939394
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.031250
Bank_Level_Parallism_Col = 1.032258
Bank_Level_Parallism_Ready = 1.030303
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.032258 

BW Util details:
bwutil = 0.000869 
total_CMD = 37977 
util_bw = 33 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 37913 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 37977 
n_nop = 37942 
Read = 33 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 33 
total_req = 33 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 33 
Row_Bus_Util =  0.000053 
CoL_Bus_Util = 0.000869 
Either_Row_CoL_Bus_Util = 0.000922 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001343 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00134292

========= L2 cache stats =========
L2_cache_bank[0]: Access = 56, Miss = 42, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 70, Miss = 52, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 42, Miss = 32, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 28, Miss = 21, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 56, Miss = 42, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 70, Miss = 52, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 42, Miss = 32, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 28, Miss = 21, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 55, Miss = 42, Miss_rate = 0.764, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 68, Miss = 52, Miss_rate = 0.765, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 42, Miss = 32, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 29, Miss = 22, Miss_rate = 0.759, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 51, Miss = 42, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 63, Miss = 51, Miss_rate = 0.810, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 38, Miss = 32, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 25, Miss = 21, Miss_rate = 0.840, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 81, Miss = 47, Miss_rate = 0.580, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 70, Miss = 44, Miss_rate = 0.629, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 65, Miss = 38, Miss_rate = 0.585, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 22, Miss = 16, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 65, Miss = 43, Miss_rate = 0.662, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 67, Miss = 42, Miss_rate = 0.627, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 49, Miss = 34, Miss_rate = 0.694, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 22, Miss = 17, Miss_rate = 0.773, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 64, Miss = 48, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 58, Miss = 44, Miss_rate = 0.759, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 50, Miss = 38, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 24, Miss = 17, Miss_rate = 0.708, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 64, Miss = 48, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 58, Miss = 44, Miss_rate = 0.759, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 50, Miss = 38, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 24, Miss = 17, Miss_rate = 0.708, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 56, Miss = 42, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 70, Miss = 52, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 42, Miss = 32, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 28, Miss = 21, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 56, Miss = 42, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 70, Miss = 52, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 42, Miss = 32, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 28, Miss = 21, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 54, Miss = 41, Miss_rate = 0.759, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 67, Miss = 51, Miss_rate = 0.761, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 41, Miss = 31, Miss_rate = 0.756, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 28, Miss = 21, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 50, Miss = 41, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 63, Miss = 51, Miss_rate = 0.810, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 37, Miss = 31, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 24, Miss = 20, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 54, Miss = 41, Miss_rate = 0.759, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 67, Miss = 50, Miss_rate = 0.746, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 41, Miss = 32, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 28, Miss = 21, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 50, Miss = 37, Miss_rate = 0.740, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 63, Miss = 46, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 37, Miss = 28, Miss_rate = 0.757, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 24, Miss = 18, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 56, Miss = 42, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 70, Miss = 52, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 42, Miss = 32, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 28, Miss = 21, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 56, Miss = 42, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 70, Miss = 52, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 42, Miss = 32, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 28, Miss = 21, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3108
L2_total_cache_misses = 2311
L2_total_cache_miss_rate = 0.7436
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 405
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 420
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 995
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 392
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 195
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 701
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1820
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1288
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3108
icnt_total_pkts_simt_to_mem=3108
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3108
Req_Network_cycles = 64651
Req_Network_injected_packets_per_cycle =       0.0481 
Req_Network_conflicts_per_cycle =       0.0016
Req_Network_conflicts_per_cycle_util =       0.0761
Req_Bank_Level_Parallism =       2.2753
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0001
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0008

Reply_Network_injected_packets_num = 3108
Reply_Network_cycles = 64651
Reply_Network_injected_packets_per_cycle =        0.0481
Reply_Network_conflicts_per_cycle =        0.0090
Reply_Network_conflicts_per_cycle_util =       0.3570
Reply_Bank_Level_Parallism =       1.9032
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0002
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0006
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 21 sec (21 sec)
gpgpu_simulation_rate = 12336 (inst/sec)
gpgpu_simulation_rate = 3078 (cycle/sec)
gpgpu_silicon_slowdown = 470110x
Processing kernel ./hw_run/rodinia_2.0-ft/9.1/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-8.traceg
-kernel name = _Z20needle_cuda_shared_1PiS_S_iiii
-kernel id = 8
-grid dim = (8,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 32
-binary version = 70
-cuda stream id = 0
Header info loaded for kernel command : ./hw_run/rodinia_2.0-ft/9.1/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-8.traceg
launching kernel name: _Z20needle_cuda_shared_1PiS_S_iiii uid: 8
GPGPU-Sim uArch: Shader 28 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 29 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 30 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 31 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 32 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 33 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 34 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 6,0,0
GPGPU-Sim uArch: Shader 35 bind to kernel 8 '_Z20needle_cuda_shared_1PiS_S_iiii'
thread block = 7,0,0
Destroy streams for kernel 8: size 0
kernel_name = _Z20needle_cuda_shared_1PiS_S_iiii 
kernel_launch_uid = 8 
gpu_sim_cycle = 9231
gpu_sim_insn = 74016
gpu_sim_insn_fp = 0
gpu_bytes_leidos = 78480
gpu_bytes_leidos_Desde_MemFetch = 127872
gpu_arithmetic_intensity = 0.00000000000000
gpu_gflops = 0.000000
gpu_ipc =       8.0182
gpu_tot_sim_cycle = 73882
gpu_tot_sim_insn = 333072
gpu_tot_ipc =       4.5082
gpu_tot_issued_cta = 36
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5625% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0962
partiton_level_parallism_total  =       0.0541
partiton_level_parallism_util =       4.0548
partiton_level_parallism_util_total  =       2.5211
L2_BW  =       4.4543 GB/Sec
L2_BW_total  =       2.5044 GB/Sec
gpu_total_sim_rate=13878

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 4032
	L1D_total_cache_misses = 3492
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 36
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1504
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 836
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 504
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 316
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 836
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2376
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1656

Total_core_cache_fail_stats:
ctas_completed 36, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
809, 
gpgpu_n_tot_thrd_icount = 333072
gpgpu_n_tot_w_icount = 29124
gpgpu_n_stall_shd_mem = 15588
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2340
gpgpu_n_mem_write_global = 1656
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 10404
gpgpu_n_store_insn = 9216
gpgpu_n_shmem_insn = 65700
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 15120
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 468
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1044	W0_Idle:454102	W0_Scoreboard:111518	W1:1224	W2:1080	W3:1080	W4:1080	W5:1080	W6:1080	W7:1080	W8:1080	W9:1080	W10:1080	W11:1080	W12:1080	W13:1080	W14:1080	W15:1080	W16:12708	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:29124	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 18720 {8:2340,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 66240 {40:1656,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 93600 {40:2340,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 13248 {8:1656,}
maxmflatency = 349 
max_icnt2mem_latency = 40 
maxmrqlatency = 24 
max_icnt2sh_latency = 8 
averagemflatency = 254 
avg_icnt2mem_latency = 28 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 2 
mrq_lat_table:452 	1162 	74 	0 	100 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2208 	1788 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	3776 	220 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3837 	158 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	20 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5407      5407         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5407      5408      5808         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5428      5428         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5427      5429         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5412      5412         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5412      5415      5810         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5424      5424         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5424      5427      5808         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5392      5472         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5472      5471         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5394      5823         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5823      5822         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5409      5824      5808         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5824      5824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5416      5826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5826      5826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5460      5460         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5461      5463         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5463      5463         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5463      5464         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5467      5467         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5466      5468         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5470      5470         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5470      5471         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5436      5436         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5436      5437         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5431      5431         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5432      5434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5448      5448         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5449      5451         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5441      5441         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5441      5444         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 37.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 26.000000 20.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 37.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 26.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 37.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 26.000000 20.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 37.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 26.000000 20.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 31.000000 33.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 25.000000 23.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 24.000000 19.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 36.000000 34.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 25.000000 22.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 35.000000 34.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 25.000000 22.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 37.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 26.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 37.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 26.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 36.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 25.000000 19.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 37.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 25.000000 19.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 34.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 24.000000 19.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 29.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 20.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 37.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 26.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 37.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 26.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 1788/68 = 26.294117
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        37        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        26        20         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        37        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        26        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        37        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        26        20         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        37        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        26        20         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        31        33         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        25        23         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        30        28         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        24        19         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        36        34         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        25        22         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        35        34         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        25        22         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        37        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        26        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        37        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        26        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        36        31         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        25        19         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        37        31         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        25        19         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        34        29         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        24        19         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        29        25         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        20        15         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        37        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        26        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        37        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        26        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1788
min_bank_accesses = 0!
chip skew: 71/35 = 2.03
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        561       547    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        539       530       338    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        561       546    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        539       530    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        564       556    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        560       567       530    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        516       531    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        530       528       536    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        624       686    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        529       661    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        617       672    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        538       605    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        519       570       930    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        511       565    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        524       568    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        511       563    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:        561       547    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:        539       529    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:        561       546    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:        538       529    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:        555       546    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:        544       544    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:        522       520    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:        512       504    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:        568       559    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:        544       523    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:        617       596    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:        589       575    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:        560       546    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:        539       530    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:        559       544    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:        538       529    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        343       343       195         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        342       345       338         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        343       343       198         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        342       343         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        342       342       192         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        341       344       337         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        339       339       194         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        339       341       339         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        334       349         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        349       349         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        342       335         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        335       335         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        344       336       337         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        336       335         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        342       337         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        337       336         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        343       343         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        343       344         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        344       344         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        343       345         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        347       347         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        346       347         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        347       347         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        346       346         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        342       343         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        342       345         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        341       341         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        344       344         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        341       341         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        343       344         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        343       343         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        341       345         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43400 n_nop=43329 n_act=2 n_pre=0 n_ref_event=0 n_req=69 n_rd=69 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00159
n_activity=384 dram_eff=0.1797
bk0: 37a 43379i bk1: 32a 43378i bk2: 0a 43400i bk3: 0a 43400i bk4: 0a 43400i bk5: 0a 43400i bk6: 0a 43400i bk7: 0a 43400i bk8: 0a 43400i bk9: 0a 43400i bk10: 0a 43400i bk11: 0a 43400i bk12: 0a 43400i bk13: 0a 43400i bk14: 0a 43400i bk15: 0a 43400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971014
Row_Buffer_Locality_read = 0.971014
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.066667
Bank_Level_Parallism_Col = 1.067961
Bank_Level_Parallism_Ready = 1.072464
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.067961 

BW Util details:
bwutil = 0.001590 
total_CMD = 43400 
util_bw = 69 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 43295 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43400 
n_nop = 43329 
Read = 69 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 69 
Row_Bus_Util =  0.000046 
CoL_Bus_Util = 0.001590 
Either_Row_CoL_Bus_Util = 0.001636 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001175 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00117512
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43400 n_nop=43350 n_act=3 n_pre=0 n_ref_event=0 n_req=47 n_rd=47 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001083
n_activity=290 dram_eff=0.1621
bk0: 26a 43384i bk1: 20a 43386i bk2: 1a 43388i bk3: 0a 43400i bk4: 0a 43400i bk5: 0a 43400i bk6: 0a 43400i bk7: 0a 43400i bk8: 0a 43400i bk9: 0a 43400i bk10: 0a 43400i bk11: 0a 43400i bk12: 0a 43400i bk13: 0a 43400i bk14: 0a 43400i bk15: 0a 43400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936170
Row_Buffer_Locality_read = 0.936170
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.059524
Bank_Level_Parallism_Col = 1.061728
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.061728 

BW Util details:
bwutil = 0.001083 
total_CMD = 43400 
util_bw = 47 
Wasted_Col = 37 
Wasted_Row = 0 
Idle = 43316 

BW Util Bottlenecks: 
RCDc_limit = 31 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43400 
n_nop = 43350 
Read = 47 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 47 
total_req = 47 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 47 
Row_Bus_Util =  0.000069 
CoL_Bus_Util = 0.001083 
Either_Row_CoL_Bus_Util = 0.001152 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001152 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00115207
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43400 n_nop=43329 n_act=2 n_pre=0 n_ref_event=0 n_req=69 n_rd=69 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00159
n_activity=383 dram_eff=0.1802
bk0: 37a 43380i bk1: 32a 43379i bk2: 0a 43400i bk3: 0a 43400i bk4: 0a 43400i bk5: 0a 43400i bk6: 0a 43400i bk7: 0a 43400i bk8: 0a 43400i bk9: 0a 43400i bk10: 0a 43400i bk11: 0a 43400i bk12: 0a 43400i bk13: 0a 43400i bk14: 0a 43400i bk15: 0a 43400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971014
Row_Buffer_Locality_read = 0.971014
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.057692
Bank_Level_Parallism_Col = 1.058824
Bank_Level_Parallism_Ready = 1.057971
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.058824 

BW Util details:
bwutil = 0.001590 
total_CMD = 43400 
util_bw = 69 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 43296 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43400 
n_nop = 43329 
Read = 69 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 69 
Row_Bus_Util =  0.000046 
CoL_Bus_Util = 0.001590 
Either_Row_CoL_Bus_Util = 0.001636 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001175 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00117512
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43400 n_nop=43352 n_act=2 n_pre=0 n_ref_event=0 n_req=46 n_rd=46 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00106
n_activity=269 dram_eff=0.171
bk0: 26a 43382i bk1: 20a 43381i bk2: 0a 43400i bk3: 0a 43400i bk4: 0a 43400i bk5: 0a 43400i bk6: 0a 43400i bk7: 0a 43400i bk8: 0a 43400i bk9: 0a 43400i bk10: 0a 43400i bk11: 0a 43400i bk12: 0a 43400i bk13: 0a 43400i bk14: 0a 43400i bk15: 0a 43400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956522
Row_Buffer_Locality_read = 0.956522
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.050633
Bank_Level_Parallism_Col = 1.051948
Bank_Level_Parallism_Ready = 1.065217
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.051948 

BW Util details:
bwutil = 0.001060 
total_CMD = 43400 
util_bw = 46 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 43321 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43400 
n_nop = 43352 
Read = 46 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 46 
total_req = 46 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 46 
Row_Bus_Util =  0.000046 
CoL_Bus_Util = 0.001060 
Either_Row_CoL_Bus_Util = 0.001106 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001175 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00117512
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43400 n_nop=43329 n_act=2 n_pre=0 n_ref_event=0 n_req=69 n_rd=69 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00159
n_activity=367 dram_eff=0.188
bk0: 37a 43380i bk1: 32a 43377i bk2: 0a 43400i bk3: 0a 43400i bk4: 0a 43400i bk5: 0a 43400i bk6: 0a 43400i bk7: 0a 43400i bk8: 0a 43400i bk9: 0a 43400i bk10: 0a 43400i bk11: 0a 43400i bk12: 0a 43400i bk13: 0a 43400i bk14: 0a 43400i bk15: 0a 43400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971014
Row_Buffer_Locality_read = 0.971014
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.066667
Bank_Level_Parallism_Col = 1.067961
Bank_Level_Parallism_Ready = 1.072464
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.067961 

BW Util details:
bwutil = 0.001590 
total_CMD = 43400 
util_bw = 69 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 43295 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43400 
n_nop = 43329 
Read = 69 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 69 
Row_Bus_Util =  0.000046 
CoL_Bus_Util = 0.001590 
Either_Row_CoL_Bus_Util = 0.001636 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001152 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00115207
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43400 n_nop=43350 n_act=3 n_pre=0 n_ref_event=0 n_req=47 n_rd=47 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001083
n_activity=280 dram_eff=0.1679
bk0: 26a 43385i bk1: 20a 43386i bk2: 1a 43388i bk3: 0a 43400i bk4: 0a 43400i bk5: 0a 43400i bk6: 0a 43400i bk7: 0a 43400i bk8: 0a 43400i bk9: 0a 43400i bk10: 0a 43400i bk11: 0a 43400i bk12: 0a 43400i bk13: 0a 43400i bk14: 0a 43400i bk15: 0a 43400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936170
Row_Buffer_Locality_read = 0.936170
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.060241
Bank_Level_Parallism_Col = 1.062500
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.062500 

BW Util details:
bwutil = 0.001083 
total_CMD = 43400 
util_bw = 47 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 43317 

BW Util Bottlenecks: 
RCDc_limit = 31 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43400 
n_nop = 43350 
Read = 47 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 47 
total_req = 47 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 47 
Row_Bus_Util =  0.000069 
CoL_Bus_Util = 0.001083 
Either_Row_CoL_Bus_Util = 0.001152 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001129 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00112903
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43400 n_nop=43329 n_act=2 n_pre=0 n_ref_event=0 n_req=69 n_rd=69 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00159
n_activity=366 dram_eff=0.1885
bk0: 37a 43381i bk1: 32a 43383i bk2: 0a 43400i bk3: 0a 43400i bk4: 0a 43400i bk5: 0a 43400i bk6: 0a 43400i bk7: 0a 43400i bk8: 0a 43400i bk9: 0a 43400i bk10: 0a 43400i bk11: 0a 43400i bk12: 0a 43400i bk13: 0a 43400i bk14: 0a 43400i bk15: 0a 43400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971014
Row_Buffer_Locality_read = 0.971014
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.050000
Bank_Level_Parallism_Col = 1.051020
Bank_Level_Parallism_Ready = 1.043478
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.051020 

BW Util details:
bwutil = 0.001590 
total_CMD = 43400 
util_bw = 69 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 43300 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43400 
n_nop = 43329 
Read = 69 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 69 
Row_Bus_Util =  0.000046 
CoL_Bus_Util = 0.001590 
Either_Row_CoL_Bus_Util = 0.001636 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000576 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000576037
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43400 n_nop=43350 n_act=3 n_pre=0 n_ref_event=0 n_req=47 n_rd=47 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001083
n_activity=282 dram_eff=0.1667
bk0: 26a 43383i bk1: 20a 43384i bk2: 1a 43388i bk3: 0a 43400i bk4: 0a 43400i bk5: 0a 43400i bk6: 0a 43400i bk7: 0a 43400i bk8: 0a 43400i bk9: 0a 43400i bk10: 0a 43400i bk11: 0a 43400i bk12: 0a 43400i bk13: 0a 43400i bk14: 0a 43400i bk15: 0a 43400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.936170
Row_Buffer_Locality_read = 0.936170
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.108434
Bank_Level_Parallism_Col = 1.112500
Bank_Level_Parallism_Ready = 1.042553
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.112500 

BW Util details:
bwutil = 0.001083 
total_CMD = 43400 
util_bw = 47 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 43317 

BW Util Bottlenecks: 
RCDc_limit = 31 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43400 
n_nop = 43350 
Read = 47 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 47 
total_req = 47 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 47 
Row_Bus_Util =  0.000069 
CoL_Bus_Util = 0.001083 
Either_Row_CoL_Bus_Util = 0.001152 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000599 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000599078
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43400 n_nop=43334 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001475
n_activity=426 dram_eff=0.1502
bk0: 31a 43383i bk1: 33a 43383i bk2: 0a 43400i bk3: 0a 43400i bk4: 0a 43400i bk5: 0a 43400i bk6: 0a 43400i bk7: 0a 43400i bk8: 0a 43400i bk9: 0a 43400i bk10: 0a 43400i bk11: 0a 43400i bk12: 0a 43400i bk13: 0a 43400i bk14: 0a 43400i bk15: 0a 43400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001475 
total_CMD = 43400 
util_bw = 64 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 43302 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43400 
n_nop = 43334 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000046 
CoL_Bus_Util = 0.001475 
Either_Row_CoL_Bus_Util = 0.001521 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000691 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000691244
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43400 n_nop=43350 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001106
n_activity=375 dram_eff=0.128
bk0: 25a 43381i bk1: 23a 43379i bk2: 0a 43400i bk3: 0a 43400i bk4: 0a 43400i bk5: 0a 43400i bk6: 0a 43400i bk7: 0a 43400i bk8: 0a 43400i bk9: 0a 43400i bk10: 0a 43400i bk11: 0a 43400i bk12: 0a 43400i bk13: 0a 43400i bk14: 0a 43400i bk15: 0a 43400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.023256
Bank_Level_Parallism_Col = 1.023810
Bank_Level_Parallism_Ready = 1.020833
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.023810 

BW Util details:
bwutil = 0.001106 
total_CMD = 43400 
util_bw = 48 
Wasted_Col = 38 
Wasted_Row = 0 
Idle = 43314 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43400 
n_nop = 43350 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000046 
CoL_Bus_Util = 0.001106 
Either_Row_CoL_Bus_Util = 0.001152 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001198 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00119816
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43400 n_nop=43340 n_act=2 n_pre=0 n_ref_event=0 n_req=58 n_rd=58 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001336
n_activity=332 dram_eff=0.1747
bk0: 30a 43383i bk1: 28a 43385i bk2: 0a 43400i bk3: 0a 43400i bk4: 0a 43400i bk5: 0a 43400i bk6: 0a 43400i bk7: 0a 43400i bk8: 0a 43400i bk9: 0a 43400i bk10: 0a 43400i bk11: 0a 43400i bk12: 0a 43400i bk13: 0a 43400i bk14: 0a 43400i bk15: 0a 43400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011236
Bank_Level_Parallism_Col = 1.011494
Bank_Level_Parallism_Ready = 1.017241
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.011494 

BW Util details:
bwutil = 0.001336 
total_CMD = 43400 
util_bw = 58 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 43311 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43400 
n_nop = 43340 
Read = 58 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 58 
Row_Bus_Util =  0.000046 
CoL_Bus_Util = 0.001336 
Either_Row_CoL_Bus_Util = 0.001382 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000599 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000599078
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43400 n_nop=43355 n_act=2 n_pre=0 n_ref_event=0 n_req=43 n_rd=43 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009908
n_activity=260 dram_eff=0.1654
bk0: 24a 43381i bk1: 19a 43384i bk2: 0a 43400i bk3: 0a 43400i bk4: 0a 43400i bk5: 0a 43400i bk6: 0a 43400i bk7: 0a 43400i bk8: 0a 43400i bk9: 0a 43400i bk10: 0a 43400i bk11: 0a 43400i bk12: 0a 43400i bk13: 0a 43400i bk14: 0a 43400i bk15: 0a 43400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953488
Row_Buffer_Locality_read = 0.953488
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.054054
Bank_Level_Parallism_Col = 1.055556
Bank_Level_Parallism_Ready = 1.046512
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.055556 

BW Util details:
bwutil = 0.000991 
total_CMD = 43400 
util_bw = 43 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 43326 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43400 
n_nop = 43355 
Read = 43 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 43 
total_req = 43 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 43 
Row_Bus_Util =  0.000046 
CoL_Bus_Util = 0.000991 
Either_Row_CoL_Bus_Util = 0.001037 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000069 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.91244e-05
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43400 n_nop=43326 n_act=3 n_pre=0 n_ref_event=0 n_req=71 n_rd=71 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001636
n_activity=378 dram_eff=0.1878
bk0: 36a 43377i bk1: 34a 43375i bk2: 1a 43388i bk3: 0a 43400i bk4: 0a 43400i bk5: 0a 43400i bk6: 0a 43400i bk7: 0a 43400i bk8: 0a 43400i bk9: 0a 43400i bk10: 0a 43400i bk11: 0a 43400i bk12: 0a 43400i bk13: 0a 43400i bk14: 0a 43400i bk15: 0a 43400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957747
Row_Buffer_Locality_read = 0.957747
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.091667
Bank_Level_Parallism_Col = 1.094017
Bank_Level_Parallism_Ready = 1.098592
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.094017 

BW Util details:
bwutil = 0.001636 
total_CMD = 43400 
util_bw = 71 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 43280 

BW Util Bottlenecks: 
RCDc_limit = 33 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43400 
n_nop = 43326 
Read = 71 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 71 
total_req = 71 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 71 
Row_Bus_Util =  0.000069 
CoL_Bus_Util = 0.001636 
Either_Row_CoL_Bus_Util = 0.001705 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000783 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00078341
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43400 n_nop=43351 n_act=2 n_pre=0 n_ref_event=0 n_req=47 n_rd=47 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001083
n_activity=301 dram_eff=0.1561
bk0: 25a 43382i bk1: 22a 43381i bk2: 0a 43400i bk3: 0a 43400i bk4: 0a 43400i bk5: 0a 43400i bk6: 0a 43400i bk7: 0a 43400i bk8: 0a 43400i bk9: 0a 43400i bk10: 0a 43400i bk11: 0a 43400i bk12: 0a 43400i bk13: 0a 43400i bk14: 0a 43400i bk15: 0a 43400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957447
Row_Buffer_Locality_read = 0.957447
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.037037
Bank_Level_Parallism_Col = 1.037975
Bank_Level_Parallism_Ready = 1.063830
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.037975 

BW Util details:
bwutil = 0.001083 
total_CMD = 43400 
util_bw = 47 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 43319 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43400 
n_nop = 43351 
Read = 47 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 47 
total_req = 47 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 47 
Row_Bus_Util =  0.000046 
CoL_Bus_Util = 0.001083 
Either_Row_CoL_Bus_Util = 0.001129 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000092 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.21659e-05
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43400 n_nop=43329 n_act=2 n_pre=0 n_ref_event=0 n_req=69 n_rd=69 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00159
n_activity=349 dram_eff=0.1977
bk0: 35a 43375i bk1: 34a 43373i bk2: 0a 43400i bk3: 0a 43400i bk4: 0a 43400i bk5: 0a 43400i bk6: 0a 43400i bk7: 0a 43400i bk8: 0a 43400i bk9: 0a 43400i bk10: 0a 43400i bk11: 0a 43400i bk12: 0a 43400i bk13: 0a 43400i bk14: 0a 43400i bk15: 0a 43400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971014
Row_Buffer_Locality_read = 0.971014
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.120370
Bank_Level_Parallism_Col = 1.122642
Bank_Level_Parallism_Ready = 1.115942
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.122642 

BW Util details:
bwutil = 0.001590 
total_CMD = 43400 
util_bw = 69 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 43292 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43400 
n_nop = 43329 
Read = 69 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 69 
Row_Bus_Util =  0.000046 
CoL_Bus_Util = 0.001590 
Either_Row_CoL_Bus_Util = 0.001636 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000760 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000760369
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43400 n_nop=43351 n_act=2 n_pre=0 n_ref_event=0 n_req=47 n_rd=47 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001083
n_activity=298 dram_eff=0.1577
bk0: 25a 43380i bk1: 22a 43378i bk2: 0a 43400i bk3: 0a 43400i bk4: 0a 43400i bk5: 0a 43400i bk6: 0a 43400i bk7: 0a 43400i bk8: 0a 43400i bk9: 0a 43400i bk10: 0a 43400i bk11: 0a 43400i bk12: 0a 43400i bk13: 0a 43400i bk14: 0a 43400i bk15: 0a 43400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957447
Row_Buffer_Locality_read = 0.957447
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.085366
Bank_Level_Parallism_Col = 1.087500
Bank_Level_Parallism_Ready = 1.106383
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.087500 

BW Util details:
bwutil = 0.001083 
total_CMD = 43400 
util_bw = 47 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 43318 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43400 
n_nop = 43351 
Read = 47 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 47 
total_req = 47 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 47 
Row_Bus_Util =  0.000046 
CoL_Bus_Util = 0.001083 
Either_Row_CoL_Bus_Util = 0.001129 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000161 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00016129
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43400 n_nop=43329 n_act=2 n_pre=0 n_ref_event=0 n_req=69 n_rd=69 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00159
n_activity=361 dram_eff=0.1911
bk0: 37a 43376i bk1: 32a 43377i bk2: 0a 43400i bk3: 0a 43400i bk4: 0a 43400i bk5: 0a 43400i bk6: 0a 43400i bk7: 0a 43400i bk8: 0a 43400i bk9: 0a 43400i bk10: 0a 43400i bk11: 0a 43400i bk12: 0a 43400i bk13: 0a 43400i bk14: 0a 43400i bk15: 0a 43400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971014
Row_Buffer_Locality_read = 0.971014
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.074074
Bank_Level_Parallism_Col = 1.075472
Bank_Level_Parallism_Ready = 1.086957
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.075472 

BW Util details:
bwutil = 0.001590 
total_CMD = 43400 
util_bw = 69 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 43292 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43400 
n_nop = 43329 
Read = 69 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 69 
Row_Bus_Util =  0.000046 
CoL_Bus_Util = 0.001590 
Either_Row_CoL_Bus_Util = 0.001636 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001336 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00133641
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43400 n_nop=43352 n_act=2 n_pre=0 n_ref_event=0 n_req=46 n_rd=46 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00106
n_activity=262 dram_eff=0.1756
bk0: 26a 43383i bk1: 20a 43385i bk2: 0a 43400i bk3: 0a 43400i bk4: 0a 43400i bk5: 0a 43400i bk6: 0a 43400i bk7: 0a 43400i bk8: 0a 43400i bk9: 0a 43400i bk10: 0a 43400i bk11: 0a 43400i bk12: 0a 43400i bk13: 0a 43400i bk14: 0a 43400i bk15: 0a 43400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956522
Row_Buffer_Locality_read = 0.956522
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.012987
Bank_Level_Parallism_Col = 1.013333
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.013333 

BW Util details:
bwutil = 0.001060 
total_CMD = 43400 
util_bw = 46 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 43323 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43400 
n_nop = 43352 
Read = 46 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 46 
total_req = 46 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 46 
Row_Bus_Util =  0.000046 
CoL_Bus_Util = 0.001060 
Either_Row_CoL_Bus_Util = 0.001106 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001175 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00117512
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43400 n_nop=43329 n_act=2 n_pre=0 n_ref_event=0 n_req=69 n_rd=69 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00159
n_activity=359 dram_eff=0.1922
bk0: 37a 43376i bk1: 32a 43373i bk2: 0a 43400i bk3: 0a 43400i bk4: 0a 43400i bk5: 0a 43400i bk6: 0a 43400i bk7: 0a 43400i bk8: 0a 43400i bk9: 0a 43400i bk10: 0a 43400i bk11: 0a 43400i bk12: 0a 43400i bk13: 0a 43400i bk14: 0a 43400i bk15: 0a 43400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971014
Row_Buffer_Locality_read = 0.971014
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.132075
Bank_Level_Parallism_Col = 1.134615
Bank_Level_Parallism_Ready = 1.101449
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.134615 

BW Util details:
bwutil = 0.001590 
total_CMD = 43400 
util_bw = 69 
Wasted_Col = 37 
Wasted_Row = 0 
Idle = 43294 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43400 
n_nop = 43329 
Read = 69 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 69 
Row_Bus_Util =  0.000046 
CoL_Bus_Util = 0.001590 
Either_Row_CoL_Bus_Util = 0.001636 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001290 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00129032
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43400 n_nop=43352 n_act=2 n_pre=0 n_ref_event=0 n_req=46 n_rd=46 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00106
n_activity=261 dram_eff=0.1762
bk0: 26a 43380i bk1: 20a 43381i bk2: 0a 43400i bk3: 0a 43400i bk4: 0a 43400i bk5: 0a 43400i bk6: 0a 43400i bk7: 0a 43400i bk8: 0a 43400i bk9: 0a 43400i bk10: 0a 43400i bk11: 0a 43400i bk12: 0a 43400i bk13: 0a 43400i bk14: 0a 43400i bk15: 0a 43400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956522
Row_Buffer_Locality_read = 0.956522
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.089744
Bank_Level_Parallism_Col = 1.092105
Bank_Level_Parallism_Ready = 1.065217
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.092105 

BW Util details:
bwutil = 0.001060 
total_CMD = 43400 
util_bw = 46 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 43322 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43400 
n_nop = 43352 
Read = 46 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 46 
total_req = 46 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 46 
Row_Bus_Util =  0.000046 
CoL_Bus_Util = 0.001060 
Either_Row_CoL_Bus_Util = 0.001106 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001244 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00124424
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43400 n_nop=43331 n_act=2 n_pre=0 n_ref_event=0 n_req=67 n_rd=67 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001544
n_activity=350 dram_eff=0.1914
bk0: 36a 43380i bk1: 31a 43373i bk2: 0a 43400i bk3: 0a 43400i bk4: 0a 43400i bk5: 0a 43400i bk6: 0a 43400i bk7: 0a 43400i bk8: 0a 43400i bk9: 0a 43400i bk10: 0a 43400i bk11: 0a 43400i bk12: 0a 43400i bk13: 0a 43400i bk14: 0a 43400i bk15: 0a 43400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970149
Row_Buffer_Locality_read = 0.970149
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.096154
Bank_Level_Parallism_Col = 1.098039
Bank_Level_Parallism_Ready = 1.104478
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.098039 

BW Util details:
bwutil = 0.001544 
total_CMD = 43400 
util_bw = 67 
Wasted_Col = 37 
Wasted_Row = 0 
Idle = 43296 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43400 
n_nop = 43331 
Read = 67 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 67 
total_req = 67 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 67 
Row_Bus_Util =  0.000046 
CoL_Bus_Util = 0.001544 
Either_Row_CoL_Bus_Util = 0.001590 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001290 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00129032
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43400 n_nop=43354 n_act=2 n_pre=0 n_ref_event=0 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001014
n_activity=252 dram_eff=0.1746
bk0: 25a 43381i bk1: 19a 43382i bk2: 0a 43400i bk3: 0a 43400i bk4: 0a 43400i bk5: 0a 43400i bk6: 0a 43400i bk7: 0a 43400i bk8: 0a 43400i bk9: 0a 43400i bk10: 0a 43400i bk11: 0a 43400i bk12: 0a 43400i bk13: 0a 43400i bk14: 0a 43400i bk15: 0a 43400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954545
Row_Buffer_Locality_read = 0.954545
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.065789
Bank_Level_Parallism_Col = 1.067568
Bank_Level_Parallism_Ready = 1.045455
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.067568 

BW Util details:
bwutil = 0.001014 
total_CMD = 43400 
util_bw = 44 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 43324 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43400 
n_nop = 43354 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 44 
Row_Bus_Util =  0.000046 
CoL_Bus_Util = 0.001014 
Either_Row_CoL_Bus_Util = 0.001060 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001152 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00115207
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43400 n_nop=43330 n_act=2 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001567
n_activity=354 dram_eff=0.1921
bk0: 37a 43377i bk1: 31a 43373i bk2: 0a 43400i bk3: 0a 43400i bk4: 0a 43400i bk5: 0a 43400i bk6: 0a 43400i bk7: 0a 43400i bk8: 0a 43400i bk9: 0a 43400i bk10: 0a 43400i bk11: 0a 43400i bk12: 0a 43400i bk13: 0a 43400i bk14: 0a 43400i bk15: 0a 43400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.134615
Bank_Level_Parallism_Col = 1.137255
Bank_Level_Parallism_Ready = 1.117647
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.137255 

BW Util details:
bwutil = 0.001567 
total_CMD = 43400 
util_bw = 68 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 43296 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43400 
n_nop = 43330 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 68 
Row_Bus_Util =  0.000046 
CoL_Bus_Util = 0.001567 
Either_Row_CoL_Bus_Util = 0.001613 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000876 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000875576
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43400 n_nop=43354 n_act=2 n_pre=0 n_ref_event=0 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001014
n_activity=257 dram_eff=0.1712
bk0: 25a 43381i bk1: 19a 43379i bk2: 0a 43400i bk3: 0a 43400i bk4: 0a 43400i bk5: 0a 43400i bk6: 0a 43400i bk7: 0a 43400i bk8: 0a 43400i bk9: 0a 43400i bk10: 0a 43400i bk11: 0a 43400i bk12: 0a 43400i bk13: 0a 43400i bk14: 0a 43400i bk15: 0a 43400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954545
Row_Buffer_Locality_read = 0.954545
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.090909
Bank_Level_Parallism_Col = 1.093333
Bank_Level_Parallism_Ready = 1.090909
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.093333 

BW Util details:
bwutil = 0.001014 
total_CMD = 43400 
util_bw = 44 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 43323 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43400 
n_nop = 43354 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 44 
Row_Bus_Util =  0.000046 
CoL_Bus_Util = 0.001014 
Either_Row_CoL_Bus_Util = 0.001060 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000829 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000829493
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43400 n_nop=43335 n_act=2 n_pre=0 n_ref_event=0 n_req=63 n_rd=63 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001452
n_activity=344 dram_eff=0.1831
bk0: 34a 43381i bk1: 29a 43377i bk2: 0a 43400i bk3: 0a 43400i bk4: 0a 43400i bk5: 0a 43400i bk6: 0a 43400i bk7: 0a 43400i bk8: 0a 43400i bk9: 0a 43400i bk10: 0a 43400i bk11: 0a 43400i bk12: 0a 43400i bk13: 0a 43400i bk14: 0a 43400i bk15: 0a 43400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968254
Row_Buffer_Locality_read = 0.968254
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.105263
Bank_Level_Parallism_Col = 1.107527
Bank_Level_Parallism_Ready = 1.079365
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.107527 

BW Util details:
bwutil = 0.001452 
total_CMD = 43400 
util_bw = 63 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 43305 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43400 
n_nop = 43335 
Read = 63 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 63 
total_req = 63 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 63 
Row_Bus_Util =  0.000046 
CoL_Bus_Util = 0.001452 
Either_Row_CoL_Bus_Util = 0.001498 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001290 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00129032
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43400 n_nop=43355 n_act=2 n_pre=0 n_ref_event=0 n_req=43 n_rd=43 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009908
n_activity=255 dram_eff=0.1686
bk0: 24a 43381i bk1: 19a 43380i bk2: 0a 43400i bk3: 0a 43400i bk4: 0a 43400i bk5: 0a 43400i bk6: 0a 43400i bk7: 0a 43400i bk8: 0a 43400i bk9: 0a 43400i bk10: 0a 43400i bk11: 0a 43400i bk12: 0a 43400i bk13: 0a 43400i bk14: 0a 43400i bk15: 0a 43400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.953488
Row_Buffer_Locality_read = 0.953488
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.093333
Bank_Level_Parallism_Col = 1.095890
Bank_Level_Parallism_Ready = 1.069767
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.095890 

BW Util details:
bwutil = 0.000991 
total_CMD = 43400 
util_bw = 43 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 43325 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43400 
n_nop = 43355 
Read = 43 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 43 
total_req = 43 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 43 
Row_Bus_Util =  0.000046 
CoL_Bus_Util = 0.000991 
Either_Row_CoL_Bus_Util = 0.001037 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001267 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00126728
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43400 n_nop=43344 n_act=2 n_pre=0 n_ref_event=0 n_req=54 n_rd=54 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001244
n_activity=282 dram_eff=0.1915
bk0: 29a 43381i bk1: 25a 43380i bk2: 0a 43400i bk3: 0a 43400i bk4: 0a 43400i bk5: 0a 43400i bk6: 0a 43400i bk7: 0a 43400i bk8: 0a 43400i bk9: 0a 43400i bk10: 0a 43400i bk11: 0a 43400i bk12: 0a 43400i bk13: 0a 43400i bk14: 0a 43400i bk15: 0a 43400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962963
Row_Buffer_Locality_read = 0.962963
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.068966
Bank_Level_Parallism_Col = 1.070588
Bank_Level_Parallism_Ready = 1.037037
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.070588 

BW Util details:
bwutil = 0.001244 
total_CMD = 43400 
util_bw = 54 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 43313 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43400 
n_nop = 43344 
Read = 54 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 54 
total_req = 54 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 54 
Row_Bus_Util =  0.000046 
CoL_Bus_Util = 0.001244 
Either_Row_CoL_Bus_Util = 0.001290 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001221 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0012212
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43400 n_nop=43363 n_act=2 n_pre=0 n_ref_event=0 n_req=35 n_rd=35 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008065
n_activity=211 dram_eff=0.1659
bk0: 20a 43383i bk1: 15a 43386i bk2: 0a 43400i bk3: 0a 43400i bk4: 0a 43400i bk5: 0a 43400i bk6: 0a 43400i bk7: 0a 43400i bk8: 0a 43400i bk9: 0a 43400i bk10: 0a 43400i bk11: 0a 43400i bk12: 0a 43400i bk13: 0a 43400i bk14: 0a 43400i bk15: 0a 43400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.942857
Row_Buffer_Locality_read = 0.942857
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.015385
Bank_Level_Parallism_Col = 1.015873
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.015873 

BW Util details:
bwutil = 0.000806 
total_CMD = 43400 
util_bw = 35 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 43335 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43400 
n_nop = 43363 
Read = 35 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 35 
total_req = 35 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 35 
Row_Bus_Util =  0.000046 
CoL_Bus_Util = 0.000806 
Either_Row_CoL_Bus_Util = 0.000853 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001175 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00117512
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43400 n_nop=43329 n_act=2 n_pre=0 n_ref_event=0 n_req=69 n_rd=69 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00159
n_activity=358 dram_eff=0.1927
bk0: 37a 43375i bk1: 32a 43374i bk2: 0a 43400i bk3: 0a 43400i bk4: 0a 43400i bk5: 0a 43400i bk6: 0a 43400i bk7: 0a 43400i bk8: 0a 43400i bk9: 0a 43400i bk10: 0a 43400i bk11: 0a 43400i bk12: 0a 43400i bk13: 0a 43400i bk14: 0a 43400i bk15: 0a 43400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971014
Row_Buffer_Locality_read = 0.971014
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.121495
Bank_Level_Parallism_Col = 1.123810
Bank_Level_Parallism_Ready = 1.101449
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.123810 

BW Util details:
bwutil = 0.001590 
total_CMD = 43400 
util_bw = 69 
Wasted_Col = 38 
Wasted_Row = 0 
Idle = 43293 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43400 
n_nop = 43329 
Read = 69 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 69 
Row_Bus_Util =  0.000046 
CoL_Bus_Util = 0.001590 
Either_Row_CoL_Bus_Util = 0.001636 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001221 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0012212
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43400 n_nop=43352 n_act=2 n_pre=0 n_ref_event=0 n_req=46 n_rd=46 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00106
n_activity=260 dram_eff=0.1769
bk0: 26a 43382i bk1: 20a 43383i bk2: 0a 43400i bk3: 0a 43400i bk4: 0a 43400i bk5: 0a 43400i bk6: 0a 43400i bk7: 0a 43400i bk8: 0a 43400i bk9: 0a 43400i bk10: 0a 43400i bk11: 0a 43400i bk12: 0a 43400i bk13: 0a 43400i bk14: 0a 43400i bk15: 0a 43400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956522
Row_Buffer_Locality_read = 0.956522
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.051948
Bank_Level_Parallism_Col = 1.053333
Bank_Level_Parallism_Ready = 1.021739
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.053333 

BW Util details:
bwutil = 0.001060 
total_CMD = 43400 
util_bw = 46 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 43323 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43400 
n_nop = 43352 
Read = 46 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 46 
total_req = 46 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 46 
Row_Bus_Util =  0.000046 
CoL_Bus_Util = 0.001060 
Either_Row_CoL_Bus_Util = 0.001106 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001129 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00112903
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43400 n_nop=43329 n_act=2 n_pre=0 n_ref_event=0 n_req=69 n_rd=69 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00159
n_activity=360 dram_eff=0.1917
bk0: 37a 43377i bk1: 32a 43380i bk2: 0a 43400i bk3: 0a 43400i bk4: 0a 43400i bk5: 0a 43400i bk6: 0a 43400i bk7: 0a 43400i bk8: 0a 43400i bk9: 0a 43400i bk10: 0a 43400i bk11: 0a 43400i bk12: 0a 43400i bk13: 0a 43400i bk14: 0a 43400i bk15: 0a 43400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971014
Row_Buffer_Locality_read = 0.971014
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.056604
Bank_Level_Parallism_Col = 1.057692
Bank_Level_Parallism_Ready = 1.057971
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.057692 

BW Util details:
bwutil = 0.001590 
total_CMD = 43400 
util_bw = 69 
Wasted_Col = 37 
Wasted_Row = 0 
Idle = 43294 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43400 
n_nop = 43329 
Read = 69 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 69 
Row_Bus_Util =  0.000046 
CoL_Bus_Util = 0.001590 
Either_Row_CoL_Bus_Util = 0.001636 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001244 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00124424
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=43400 n_nop=43352 n_act=2 n_pre=0 n_ref_event=0 n_req=46 n_rd=46 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00106
n_activity=262 dram_eff=0.1756
bk0: 26a 43381i bk1: 20a 43383i bk2: 0a 43400i bk3: 0a 43400i bk4: 0a 43400i bk5: 0a 43400i bk6: 0a 43400i bk7: 0a 43400i bk8: 0a 43400i bk9: 0a 43400i bk10: 0a 43400i bk11: 0a 43400i bk12: 0a 43400i bk13: 0a 43400i bk14: 0a 43400i bk15: 0a 43400i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956522
Row_Buffer_Locality_read = 0.956522
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.037975
Bank_Level_Parallism_Col = 1.038961
Bank_Level_Parallism_Ready = 1.043478
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.038961 

BW Util details:
bwutil = 0.001060 
total_CMD = 43400 
util_bw = 46 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 43321 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 43400 
n_nop = 43352 
Read = 46 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 46 
total_req = 46 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 46 
Row_Bus_Util =  0.000046 
CoL_Bus_Util = 0.001060 
Either_Row_CoL_Bus_Util = 0.001106 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001198 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00119816

========= L2 cache stats =========
L2_cache_bank[0]: Access = 70, Miss = 52, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 86, Miss = 62, Miss_rate = 0.721, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 56, Miss = 42, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 43, Miss = 33, Miss_rate = 0.767, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 70, Miss = 52, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 86, Miss = 62, Miss_rate = 0.721, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 56, Miss = 42, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 42, Miss = 32, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 72, Miss = 54, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 87, Miss = 64, Miss_rate = 0.736, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 59, Miss = 44, Miss_rate = 0.746, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 48, Miss = 35, Miss_rate = 0.729, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 68, Miss = 53, Miss_rate = 0.779, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 78, Miss = 62, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 55, Miss = 44, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 44, Miss = 35, Miss_rate = 0.795, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 95, Miss = 56, Miss_rate = 0.589, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 80, Miss = 49, Miss_rate = 0.613, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 79, Miss = 47, Miss_rate = 0.595, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 79, Miss = 50, Miss_rate = 0.633, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 76, Miss = 47, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 63, Miss = 43, Miss_rate = 0.683, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 35, Miss = 26, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 78, Miss = 57, Miss_rate = 0.731, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 77, Miss = 57, Miss_rate = 0.740, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 64, Miss = 48, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 78, Miss = 57, Miss_rate = 0.731, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 72, Miss = 53, Miss_rate = 0.736, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 64, Miss = 48, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 36, Miss = 27, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 70, Miss = 52, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 84, Miss = 60, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 56, Miss = 42, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 42, Miss = 32, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 70, Miss = 52, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 84, Miss = 60, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 56, Miss = 42, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 42, Miss = 32, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 67, Miss = 51, Miss_rate = 0.761, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 80, Miss = 59, Miss_rate = 0.738, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 54, Miss = 41, Miss_rate = 0.759, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 41, Miss = 31, Miss_rate = 0.756, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 63, Miss = 51, Miss_rate = 0.810, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 76, Miss = 60, Miss_rate = 0.789, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 50, Miss = 41, Miss_rate = 0.820, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 37, Miss = 31, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 65, Miss = 48, Miss_rate = 0.738, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 78, Miss = 57, Miss_rate = 0.731, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 52, Miss = 39, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 39, Miss = 30, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 61, Miss = 44, Miss_rate = 0.721, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 74, Miss = 51, Miss_rate = 0.689, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 48, Miss = 35, Miss_rate = 0.729, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 35, Miss = 26, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 70, Miss = 52, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 84, Miss = 60, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 56, Miss = 42, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 42, Miss = 32, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 70, Miss = 52, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 84, Miss = 60, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 56, Miss = 42, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 42, Miss = 32, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3996
L2_total_cache_misses = 2926
L2_total_cache_miss_rate = 0.7322
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 552
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 543
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1245
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 518
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 286
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 852
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2340
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1656
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3996
icnt_total_pkts_simt_to_mem=3996
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3996
Req_Network_cycles = 73882
Req_Network_injected_packets_per_cycle =       0.0541 
Req_Network_conflicts_per_cycle =       0.0019
Req_Network_conflicts_per_cycle_util =       0.0883
Req_Bank_Level_Parallism =       2.5211
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0001
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0008

Reply_Network_injected_packets_num = 3996
Reply_Network_cycles = 73882
Reply_Network_injected_packets_per_cycle =        0.0541
Reply_Network_conflicts_per_cycle =        0.0108
Reply_Network_conflicts_per_cycle_util =       0.4175
Reply_Bank_Level_Parallism =       2.0856
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0002
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0007
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 24 sec (24 sec)
gpgpu_simulation_rate = 13878 (inst/sec)
gpgpu_simulation_rate = 3078 (cycle/sec)
gpgpu_silicon_slowdown = 470110x
Processing kernel ./hw_run/rodinia_2.0-ft/9.1/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-9.traceg
-kernel name = _Z20needle_cuda_shared_2PiS_S_iiii
-kernel id = 9
-grid dim = (7,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 32
-binary version = 70
-cuda stream id = 0
Header info loaded for kernel command : ./hw_run/rodinia_2.0-ft/9.1/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-9.traceg
launching kernel name: _Z20needle_cuda_shared_2PiS_S_iiii uid: 9
GPGPU-Sim uArch: Shader 36 bind to kernel 9 '_Z20needle_cuda_shared_2PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 37 bind to kernel 9 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 38 bind to kernel 9 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 39 bind to kernel 9 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 40 bind to kernel 9 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 41 bind to kernel 9 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 5,0,0
GPGPU-Sim uArch: Shader 42 bind to kernel 9 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 6,0,0
Destroy streams for kernel 9: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_S_iiii 
kernel_launch_uid = 9 
gpu_sim_cycle = 9132
gpu_sim_insn = 65541
gpu_sim_insn_fp = 0
gpu_bytes_leidos = 93740
gpu_bytes_leidos_Desde_MemFetch = 152736
gpu_arithmetic_intensity = 0.00000000000000
gpu_gflops = 0.000000
gpu_ipc =       7.1771
gpu_tot_sim_cycle = 83014
gpu_tot_sim_insn = 398613
gpu_tot_ipc =       4.8018
gpu_tot_issued_cta = 43
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5625% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0851
partiton_level_parallism_total  =       0.0575
partiton_level_parallism_util =       3.7718
partiton_level_parallism_util_total  =       2.6650
L2_BW  =       3.9398 GB/Sec
L2_BW_total  =       2.6623 GB/Sec
gpu_total_sim_rate=14763

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 4816
	L1D_total_cache_misses = 4171
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 43
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1742
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1053
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 602
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 323
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1053
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2838
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1978

Total_core_cache_fail_stats:
ctas_completed 43, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
809, 
gpgpu_n_tot_thrd_icount = 398613
gpgpu_n_tot_w_icount = 34829
gpgpu_n_stall_shd_mem = 18619
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2795
gpgpu_n_mem_write_global = 1978
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 12427
gpgpu_n_store_insn = 11008
gpgpu_n_shmem_insn = 78475
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 18060
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 559
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1261	W0_Idle:541969	W0_Scoreboard:133003	W1:1455	W2:1290	W3:1290	W4:1290	W5:1290	W6:1290	W7:1290	W8:1290	W9:1290	W10:1290	W11:1290	W12:1290	W13:1290	W14:1290	W15:1290	W16:15228	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:34829	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 22360 {8:2795,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 79120 {40:1978,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 111800 {40:2795,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 15824 {8:1978,}
maxmflatency = 349 
max_icnt2mem_latency = 40 
maxmrqlatency = 24 
max_icnt2sh_latency = 8 
averagemflatency = 251 
avg_icnt2mem_latency = 27 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 2 
mrq_lat_table:535 	1384 	79 	0 	100 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2675 	2098 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	4491 	282 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	4595 	177 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	23 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5407      5407      5809         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5407      5408      5808         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5428      5428         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5427      5429         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5412      5412      5812         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5412      5415      5810         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5424      5424      5809         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5424      5427      5808         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5392      5472         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5472      5471         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5394      5823         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5823      5822         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5409      5824      5808         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5824      5824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5416      5826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5826      5826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5460      5460         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5461      5463         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5463      5463         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5463      5464         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5467      5467         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5466      5468         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5470      5470         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5470      5471         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5436      5436         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5436      5437         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5431      5431         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5432      5434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5448      5448         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5449      5451         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5441      5441         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5441      5444         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 40.000000 37.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 32.000000 26.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 40.000000 37.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 32.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 40.000000 37.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 32.000000 26.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 40.000000 37.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 32.000000 26.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 34.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 32.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 28.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 41.000000 38.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 31.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 40.000000 38.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 31.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 40.000000 37.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 32.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 40.000000 37.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 32.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 39.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 31.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 40.000000 37.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 31.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 37.000000 34.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 29.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 31.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 25.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 40.000000 37.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 32.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 40.000000 37.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 32.000000 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2098/71 = 29.549295
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        40        37         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        32        26         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        40        37         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        32        26         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        40        37         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        32        26         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        40        37         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        32        26         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        34        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        30        28         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        32        30         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        28        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        41        38         2         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        31        28         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        40        38         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        31        28         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        40        37         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        32        26         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        40        37         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        32        26         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        39        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        31        25         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        40        37         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        31        25         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        37        34         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        29        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        31        29         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        25        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        40        37         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        32        26         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        40        37         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        32        26         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2098
min_bank_accesses = 0!
chip skew: 81/45 = 1.80
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        562       562      1316    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        545       539       338    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        561       561    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        545       539    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        579       585      1293    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        580       590       530    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        520       543      1304    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        556       561       536    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        620       677    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        541       650    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        617       668    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        563       604    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        518       573       920    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        523       566    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        518       572    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        522       565    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:        562       562    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:        545       539    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:        561       562    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:        545       539    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:        557       562    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:        550       552    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:        526       529    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:        524       521    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:        568       563    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:        551       536    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:        616       610    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:        587       577    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:        561       561    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:        545       539    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:        560       560    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:        544       539    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        343       343       338         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        342       345       338         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        343       343       199         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        342       343         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        342       342       338         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        341       344       337         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        339       339       336         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        339       341       339         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        334       349         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        349       349         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        342       335         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        335       336         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        344       336       337         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        336       335         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        342       337         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        337       336         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        343       343         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        343       344         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        344       344         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        343       345         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        347       347         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        346       347         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        347       347         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        346       346         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        342       343         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        342       345         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        341       341         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        344       344         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        341       341         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        343       344         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        343       343         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        341       345         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48764 n_nop=48683 n_act=3 n_pre=0 n_ref_event=0 n_req=78 n_rd=78 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0016
n_activity=442 dram_eff=0.1765
bk0: 40a 48743i bk1: 37a 48741i bk2: 1a 48752i bk3: 0a 48764i bk4: 0a 48764i bk5: 0a 48764i bk6: 0a 48764i bk7: 0a 48764i bk8: 0a 48764i bk9: 0a 48764i bk10: 0a 48764i bk11: 0a 48764i bk12: 0a 48764i bk13: 0a 48764i bk14: 0a 48764i bk15: 0a 48764i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961538
Row_Buffer_Locality_read = 0.961538
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.089431
Bank_Level_Parallism_Col = 1.091667
Bank_Level_Parallism_Ready = 1.064103
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.091667 

BW Util details:
bwutil = 0.001600 
total_CMD = 48764 
util_bw = 78 
Wasted_Col = 45 
Wasted_Row = 0 
Idle = 48641 

BW Util Bottlenecks: 
RCDc_limit = 31 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48764 
n_nop = 48683 
Read = 78 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 78 
total_req = 78 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 78 
Row_Bus_Util =  0.000062 
CoL_Bus_Util = 0.001600 
Either_Row_CoL_Bus_Util = 0.001661 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001046 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00104585
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48764 n_nop=48702 n_act=3 n_pre=0 n_ref_event=0 n_req=59 n_rd=59 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00121
n_activity=329 dram_eff=0.1793
bk0: 32a 48747i bk1: 26a 48750i bk2: 1a 48752i bk3: 0a 48764i bk4: 0a 48764i bk5: 0a 48764i bk6: 0a 48764i bk7: 0a 48764i bk8: 0a 48764i bk9: 0a 48764i bk10: 0a 48764i bk11: 0a 48764i bk12: 0a 48764i bk13: 0a 48764i bk14: 0a 48764i bk15: 0a 48764i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949153
Row_Buffer_Locality_read = 0.949153
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.051546
Bank_Level_Parallism_Col = 1.053192
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.053192 

BW Util details:
bwutil = 0.001210 
total_CMD = 48764 
util_bw = 59 
Wasted_Col = 38 
Wasted_Row = 0 
Idle = 48667 

BW Util Bottlenecks: 
RCDc_limit = 31 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48764 
n_nop = 48702 
Read = 59 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 59 
total_req = 59 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 59 
Row_Bus_Util =  0.000062 
CoL_Bus_Util = 0.001210 
Either_Row_CoL_Bus_Util = 0.001271 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001025 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00102535
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48764 n_nop=48685 n_act=2 n_pre=0 n_ref_event=0 n_req=77 n_rd=77 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001579
n_activity=420 dram_eff=0.1833
bk0: 40a 48744i bk1: 37a 48743i bk2: 0a 48764i bk3: 0a 48764i bk4: 0a 48764i bk5: 0a 48764i bk6: 0a 48764i bk7: 0a 48764i bk8: 0a 48764i bk9: 0a 48764i bk10: 0a 48764i bk11: 0a 48764i bk12: 0a 48764i bk13: 0a 48764i bk14: 0a 48764i bk15: 0a 48764i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974026
Row_Buffer_Locality_read = 0.974026
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.053571
Bank_Level_Parallism_Col = 1.054545
Bank_Level_Parallism_Ready = 1.051948
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.054545 

BW Util details:
bwutil = 0.001579 
total_CMD = 48764 
util_bw = 77 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 48652 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48764 
n_nop = 48685 
Read = 77 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 77 
total_req = 77 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 77 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.001579 
Either_Row_CoL_Bus_Util = 0.001620 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001046 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00104585
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48764 n_nop=48704 n_act=2 n_pre=0 n_ref_event=0 n_req=58 n_rd=58 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001189
n_activity=309 dram_eff=0.1877
bk0: 32a 48745i bk1: 26a 48745i bk2: 0a 48764i bk3: 0a 48764i bk4: 0a 48764i bk5: 0a 48764i bk6: 0a 48764i bk7: 0a 48764i bk8: 0a 48764i bk9: 0a 48764i bk10: 0a 48764i bk11: 0a 48764i bk12: 0a 48764i bk13: 0a 48764i bk14: 0a 48764i bk15: 0a 48764i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.043478
Bank_Level_Parallism_Col = 1.044444
Bank_Level_Parallism_Ready = 1.051724
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.044444 

BW Util details:
bwutil = 0.001189 
total_CMD = 48764 
util_bw = 58 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 48672 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48764 
n_nop = 48704 
Read = 58 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 58 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.001189 
Either_Row_CoL_Bus_Util = 0.001230 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001046 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00104585
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48764 n_nop=48683 n_act=3 n_pre=0 n_ref_event=0 n_req=78 n_rd=78 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0016
n_activity=428 dram_eff=0.1822
bk0: 40a 48744i bk1: 37a 48741i bk2: 1a 48752i bk3: 0a 48764i bk4: 0a 48764i bk5: 0a 48764i bk6: 0a 48764i bk7: 0a 48764i bk8: 0a 48764i bk9: 0a 48764i bk10: 0a 48764i bk11: 0a 48764i bk12: 0a 48764i bk13: 0a 48764i bk14: 0a 48764i bk15: 0a 48764i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961538
Row_Buffer_Locality_read = 0.961538
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.064000
Bank_Level_Parallism_Col = 1.065574
Bank_Level_Parallism_Ready = 1.064103
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.065574 

BW Util details:
bwutil = 0.001600 
total_CMD = 48764 
util_bw = 78 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 48639 

BW Util Bottlenecks: 
RCDc_limit = 33 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48764 
n_nop = 48683 
Read = 78 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 78 
total_req = 78 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 78 
Row_Bus_Util =  0.000062 
CoL_Bus_Util = 0.001600 
Either_Row_CoL_Bus_Util = 0.001661 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001025 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00102535
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48764 n_nop=48702 n_act=3 n_pre=0 n_ref_event=0 n_req=59 n_rd=59 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00121
n_activity=324 dram_eff=0.1821
bk0: 32a 48749i bk1: 26a 48748i bk2: 1a 48752i bk3: 0a 48764i bk4: 0a 48764i bk5: 0a 48764i bk6: 0a 48764i bk7: 0a 48764i bk8: 0a 48764i bk9: 0a 48764i bk10: 0a 48764i bk11: 0a 48764i bk12: 0a 48764i bk13: 0a 48764i bk14: 0a 48764i bk15: 0a 48764i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949153
Row_Buffer_Locality_read = 0.949153
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.062500
Bank_Level_Parallism_Col = 1.064516
Bank_Level_Parallism_Ready = 1.016949
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.064516 

BW Util details:
bwutil = 0.001210 
total_CMD = 48764 
util_bw = 59 
Wasted_Col = 37 
Wasted_Row = 0 
Idle = 48668 

BW Util Bottlenecks: 
RCDc_limit = 31 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48764 
n_nop = 48702 
Read = 59 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 59 
total_req = 59 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 59 
Row_Bus_Util =  0.000062 
CoL_Bus_Util = 0.001210 
Either_Row_CoL_Bus_Util = 0.001271 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001046 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00104585
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48764 n_nop=48683 n_act=3 n_pre=0 n_ref_event=0 n_req=78 n_rd=78 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0016
n_activity=426 dram_eff=0.1831
bk0: 40a 48745i bk1: 37a 48745i bk2: 1a 48752i bk3: 0a 48764i bk4: 0a 48764i bk5: 0a 48764i bk6: 0a 48764i bk7: 0a 48764i bk8: 0a 48764i bk9: 0a 48764i bk10: 0a 48764i bk11: 0a 48764i bk12: 0a 48764i bk13: 0a 48764i bk14: 0a 48764i bk15: 0a 48764i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961538
Row_Buffer_Locality_read = 0.961538
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.057851
Bank_Level_Parallism_Col = 1.059322
Bank_Level_Parallism_Ready = 1.038462
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.059322 

BW Util details:
bwutil = 0.001600 
total_CMD = 48764 
util_bw = 78 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 48643 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48764 
n_nop = 48683 
Read = 78 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 78 
total_req = 78 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 78 
Row_Bus_Util =  0.000062 
CoL_Bus_Util = 0.001600 
Either_Row_CoL_Bus_Util = 0.001661 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000533 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00053318
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48764 n_nop=48702 n_act=3 n_pre=0 n_ref_event=0 n_req=59 n_rd=59 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00121
n_activity=328 dram_eff=0.1799
bk0: 32a 48745i bk1: 26a 48746i bk2: 1a 48752i bk3: 0a 48764i bk4: 0a 48764i bk5: 0a 48764i bk6: 0a 48764i bk7: 0a 48764i bk8: 0a 48764i bk9: 0a 48764i bk10: 0a 48764i bk11: 0a 48764i bk12: 0a 48764i bk13: 0a 48764i bk14: 0a 48764i bk15: 0a 48764i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.949153
Row_Buffer_Locality_read = 0.949153
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.125000
Bank_Level_Parallism_Col = 1.129032
Bank_Level_Parallism_Ready = 1.050847
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.129032 

BW Util details:
bwutil = 0.001210 
total_CMD = 48764 
util_bw = 59 
Wasted_Col = 37 
Wasted_Row = 0 
Idle = 48668 

BW Util Bottlenecks: 
RCDc_limit = 31 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48764 
n_nop = 48702 
Read = 59 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 59 
total_req = 59 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 59 
Row_Bus_Util =  0.000062 
CoL_Bus_Util = 0.001210 
Either_Row_CoL_Bus_Util = 0.001271 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000533 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00053318
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48764 n_nop=48692 n_act=2 n_pre=0 n_ref_event=0 n_req=70 n_rd=70 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001435
n_activity=456 dram_eff=0.1535
bk0: 34a 48747i bk1: 36a 48747i bk2: 0a 48764i bk3: 0a 48764i bk4: 0a 48764i bk5: 0a 48764i bk6: 0a 48764i bk7: 0a 48764i bk8: 0a 48764i bk9: 0a 48764i bk10: 0a 48764i bk11: 0a 48764i bk12: 0a 48764i bk13: 0a 48764i bk14: 0a 48764i bk15: 0a 48764i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971429
Row_Buffer_Locality_read = 0.971429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001435 
total_CMD = 48764 
util_bw = 70 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 48660 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48764 
n_nop = 48692 
Read = 70 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 70 
total_req = 70 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 70 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.001435 
Either_Row_CoL_Bus_Util = 0.001476 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000615 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000615208
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48764 n_nop=48704 n_act=2 n_pre=0 n_ref_event=0 n_req=58 n_rd=58 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001189
n_activity=410 dram_eff=0.1415
bk0: 30a 48745i bk1: 28a 48741i bk2: 0a 48764i bk3: 0a 48764i bk4: 0a 48764i bk5: 0a 48764i bk6: 0a 48764i bk7: 0a 48764i bk8: 0a 48764i bk9: 0a 48764i bk10: 0a 48764i bk11: 0a 48764i bk12: 0a 48764i bk13: 0a 48764i bk14: 0a 48764i bk15: 0a 48764i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.030928
Bank_Level_Parallism_Col = 1.031579
Bank_Level_Parallism_Ready = 1.034483
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.031579 

BW Util details:
bwutil = 0.001189 
total_CMD = 48764 
util_bw = 58 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 48667 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48764 
n_nop = 48704 
Read = 58 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 58 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.001189 
Either_Row_CoL_Bus_Util = 0.001230 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001107 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00110737
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48764 n_nop=48700 n_act=2 n_pre=0 n_ref_event=0 n_req=62 n_rd=62 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001271
n_activity=348 dram_eff=0.1782
bk0: 32a 48747i bk1: 30a 48749i bk2: 0a 48764i bk3: 0a 48764i bk4: 0a 48764i bk5: 0a 48764i bk6: 0a 48764i bk7: 0a 48764i bk8: 0a 48764i bk9: 0a 48764i bk10: 0a 48764i bk11: 0a 48764i bk12: 0a 48764i bk13: 0a 48764i bk14: 0a 48764i bk15: 0a 48764i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967742
Row_Buffer_Locality_read = 0.967742
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.010753
Bank_Level_Parallism_Col = 1.010989
Bank_Level_Parallism_Ready = 1.016129
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.010989 

BW Util details:
bwutil = 0.001271 
total_CMD = 48764 
util_bw = 62 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 48671 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48764 
n_nop = 48700 
Read = 62 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 62 
total_req = 62 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 62 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.001271 
Either_Row_CoL_Bus_Util = 0.001312 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000533 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00053318
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48764 n_nop=48710 n_act=2 n_pre=0 n_ref_event=0 n_req=52 n_rd=52 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001066
n_activity=297 dram_eff=0.1751
bk0: 28a 48744i bk1: 24a 48746i bk2: 0a 48764i bk3: 0a 48764i bk4: 0a 48764i bk5: 0a 48764i bk6: 0a 48764i bk7: 0a 48764i bk8: 0a 48764i bk9: 0a 48764i bk10: 0a 48764i bk11: 0a 48764i bk12: 0a 48764i bk13: 0a 48764i bk14: 0a 48764i bk15: 0a 48764i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961538
Row_Buffer_Locality_read = 0.961538
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.058824
Bank_Level_Parallism_Col = 1.060241
Bank_Level_Parallism_Ready = 1.057692
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.060241 

BW Util details:
bwutil = 0.001066 
total_CMD = 48764 
util_bw = 52 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 48679 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48764 
n_nop = 48710 
Read = 52 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 52 
total_req = 52 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 52 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.001066 
Either_Row_CoL_Bus_Util = 0.001107 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000082 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.20277e-05
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48764 n_nop=48680 n_act=3 n_pre=0 n_ref_event=0 n_req=81 n_rd=81 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001661
n_activity=435 dram_eff=0.1862
bk0: 41a 48740i bk1: 38a 48739i bk2: 2a 48752i bk3: 0a 48764i bk4: 0a 48764i bk5: 0a 48764i bk6: 0a 48764i bk7: 0a 48764i bk8: 0a 48764i bk9: 0a 48764i bk10: 0a 48764i bk11: 0a 48764i bk12: 0a 48764i bk13: 0a 48764i bk14: 0a 48764i bk15: 0a 48764i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962963
Row_Buffer_Locality_read = 0.962963
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.083969
Bank_Level_Parallism_Col = 1.085938
Bank_Level_Parallism_Ready = 1.086420
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.085938 

BW Util details:
bwutil = 0.001661 
total_CMD = 48764 
util_bw = 81 
Wasted_Col = 50 
Wasted_Row = 0 
Idle = 48633 

BW Util Bottlenecks: 
RCDc_limit = 33 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48764 
n_nop = 48680 
Read = 81 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 81 
total_req = 81 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 81 
Row_Bus_Util =  0.000062 
CoL_Bus_Util = 0.001661 
Either_Row_CoL_Bus_Util = 0.001723 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000697 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000697236
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48764 n_nop=48703 n_act=2 n_pre=0 n_ref_event=0 n_req=59 n_rd=59 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00121
n_activity=344 dram_eff=0.1715
bk0: 31a 48746i bk1: 28a 48744i bk2: 0a 48764i bk3: 0a 48764i bk4: 0a 48764i bk5: 0a 48764i bk6: 0a 48764i bk7: 0a 48764i bk8: 0a 48764i bk9: 0a 48764i bk10: 0a 48764i bk11: 0a 48764i bk12: 0a 48764i bk13: 0a 48764i bk14: 0a 48764i bk15: 0a 48764i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966102
Row_Buffer_Locality_read = 0.966102
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.031915
Bank_Level_Parallism_Col = 1.032609
Bank_Level_Parallism_Ready = 1.050847
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.032609 

BW Util details:
bwutil = 0.001210 
total_CMD = 48764 
util_bw = 59 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 48670 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48764 
n_nop = 48703 
Read = 59 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 59 
total_req = 59 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 59 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.001210 
Either_Row_CoL_Bus_Util = 0.001251 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000082 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=8.20277e-05
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48764 n_nop=48684 n_act=2 n_pre=0 n_ref_event=0 n_req=78 n_rd=78 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0016
n_activity=400 dram_eff=0.195
bk0: 40a 48738i bk1: 38a 48737i bk2: 0a 48764i bk3: 0a 48764i bk4: 0a 48764i bk5: 0a 48764i bk6: 0a 48764i bk7: 0a 48764i bk8: 0a 48764i bk9: 0a 48764i bk10: 0a 48764i bk11: 0a 48764i bk12: 0a 48764i bk13: 0a 48764i bk14: 0a 48764i bk15: 0a 48764i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974359
Row_Buffer_Locality_read = 0.974359
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.110170
Bank_Level_Parallism_Col = 1.112069
Bank_Level_Parallism_Ready = 1.102564
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.112069 

BW Util details:
bwutil = 0.001600 
total_CMD = 48764 
util_bw = 78 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 48646 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48764 
n_nop = 48684 
Read = 78 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 78 
total_req = 78 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 78 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.001600 
Either_Row_CoL_Bus_Util = 0.001641 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000677 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000676729
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48764 n_nop=48703 n_act=2 n_pre=0 n_ref_event=0 n_req=59 n_rd=59 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00121
n_activity=341 dram_eff=0.173
bk0: 31a 48743i bk1: 28a 48741i bk2: 0a 48764i bk3: 0a 48764i bk4: 0a 48764i bk5: 0a 48764i bk6: 0a 48764i bk7: 0a 48764i bk8: 0a 48764i bk9: 0a 48764i bk10: 0a 48764i bk11: 0a 48764i bk12: 0a 48764i bk13: 0a 48764i bk14: 0a 48764i bk15: 0a 48764i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966102
Row_Buffer_Locality_read = 0.966102
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.072917
Bank_Level_Parallism_Col = 1.074468
Bank_Level_Parallism_Ready = 1.084746
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.074468 

BW Util details:
bwutil = 0.001210 
total_CMD = 48764 
util_bw = 59 
Wasted_Col = 37 
Wasted_Row = 0 
Idle = 48668 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48764 
n_nop = 48703 
Read = 59 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 59 
total_req = 59 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 59 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.001210 
Either_Row_CoL_Bus_Util = 0.001251 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000144 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000143549
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48764 n_nop=48685 n_act=2 n_pre=0 n_ref_event=0 n_req=77 n_rd=77 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001579
n_activity=397 dram_eff=0.194
bk0: 40a 48740i bk1: 37a 48741i bk2: 0a 48764i bk3: 0a 48764i bk4: 0a 48764i bk5: 0a 48764i bk6: 0a 48764i bk7: 0a 48764i bk8: 0a 48764i bk9: 0a 48764i bk10: 0a 48764i bk11: 0a 48764i bk12: 0a 48764i bk13: 0a 48764i bk14: 0a 48764i bk15: 0a 48764i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974026
Row_Buffer_Locality_read = 0.974026
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.068966
Bank_Level_Parallism_Col = 1.070175
Bank_Level_Parallism_Ready = 1.077922
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.070175 

BW Util details:
bwutil = 0.001579 
total_CMD = 48764 
util_bw = 77 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 48648 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48764 
n_nop = 48685 
Read = 77 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 77 
total_req = 77 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 77 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.001579 
Either_Row_CoL_Bus_Util = 0.001620 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001189 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0011894
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48764 n_nop=48704 n_act=2 n_pre=0 n_ref_event=0 n_req=58 n_rd=58 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001189
n_activity=301 dram_eff=0.1927
bk0: 32a 48746i bk1: 26a 48749i bk2: 0a 48764i bk3: 0a 48764i bk4: 0a 48764i bk5: 0a 48764i bk6: 0a 48764i bk7: 0a 48764i bk8: 0a 48764i bk9: 0a 48764i bk10: 0a 48764i bk11: 0a 48764i bk12: 0a 48764i bk13: 0a 48764i bk14: 0a 48764i bk15: 0a 48764i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011111
Bank_Level_Parallism_Col = 1.011364
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.011364 

BW Util details:
bwutil = 0.001189 
total_CMD = 48764 
util_bw = 58 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 48674 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48764 
n_nop = 48704 
Read = 58 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 58 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.001189 
Either_Row_CoL_Bus_Util = 0.001230 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001046 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00104585
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48764 n_nop=48685 n_act=2 n_pre=0 n_ref_event=0 n_req=77 n_rd=77 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001579
n_activity=393 dram_eff=0.1959
bk0: 40a 48740i bk1: 37a 48737i bk2: 0a 48764i bk3: 0a 48764i bk4: 0a 48764i bk5: 0a 48764i bk6: 0a 48764i bk7: 0a 48764i bk8: 0a 48764i bk9: 0a 48764i bk10: 0a 48764i bk11: 0a 48764i bk12: 0a 48764i bk13: 0a 48764i bk14: 0a 48764i bk15: 0a 48764i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974026
Row_Buffer_Locality_read = 0.974026
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.122807
Bank_Level_Parallism_Col = 1.125000
Bank_Level_Parallism_Ready = 1.090909
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.125000 

BW Util details:
bwutil = 0.001579 
total_CMD = 48764 
util_bw = 77 
Wasted_Col = 37 
Wasted_Row = 0 
Idle = 48650 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48764 
n_nop = 48685 
Read = 77 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 77 
total_req = 77 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 77 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.001579 
Either_Row_CoL_Bus_Util = 0.001620 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001148 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00114839
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48764 n_nop=48704 n_act=2 n_pre=0 n_ref_event=0 n_req=58 n_rd=58 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001189
n_activity=301 dram_eff=0.1927
bk0: 32a 48743i bk1: 26a 48745i bk2: 0a 48764i bk3: 0a 48764i bk4: 0a 48764i bk5: 0a 48764i bk6: 0a 48764i bk7: 0a 48764i bk8: 0a 48764i bk9: 0a 48764i bk10: 0a 48764i bk11: 0a 48764i bk12: 0a 48764i bk13: 0a 48764i bk14: 0a 48764i bk15: 0a 48764i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.076923
Bank_Level_Parallism_Col = 1.078652
Bank_Level_Parallism_Ready = 1.051724
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.078652 

BW Util details:
bwutil = 0.001189 
total_CMD = 48764 
util_bw = 58 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 48673 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48764 
n_nop = 48704 
Read = 58 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 58 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.001189 
Either_Row_CoL_Bus_Util = 0.001230 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001107 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00110737
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48764 n_nop=48687 n_act=2 n_pre=0 n_ref_event=0 n_req=75 n_rd=75 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001538
n_activity=383 dram_eff=0.1958
bk0: 39a 48744i bk1: 36a 48737i bk2: 0a 48764i bk3: 0a 48764i bk4: 0a 48764i bk5: 0a 48764i bk6: 0a 48764i bk7: 0a 48764i bk8: 0a 48764i bk9: 0a 48764i bk10: 0a 48764i bk11: 0a 48764i bk12: 0a 48764i bk13: 0a 48764i bk14: 0a 48764i bk15: 0a 48764i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973333
Row_Buffer_Locality_read = 0.973333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.089286
Bank_Level_Parallism_Col = 1.090909
Bank_Level_Parallism_Ready = 1.093333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.090909 

BW Util details:
bwutil = 0.001538 
total_CMD = 48764 
util_bw = 75 
Wasted_Col = 37 
Wasted_Row = 0 
Idle = 48652 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48764 
n_nop = 48687 
Read = 75 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 75 
total_req = 75 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 75 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.001538 
Either_Row_CoL_Bus_Util = 0.001579 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001148 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00114839
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48764 n_nop=48706 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001148
n_activity=290 dram_eff=0.1931
bk0: 31a 48744i bk1: 25a 48742i bk2: 0a 48764i bk3: 0a 48764i bk4: 0a 48764i bk5: 0a 48764i bk6: 0a 48764i bk7: 0a 48764i bk8: 0a 48764i bk9: 0a 48764i bk10: 0a 48764i bk11: 0a 48764i bk12: 0a 48764i bk13: 0a 48764i bk14: 0a 48764i bk15: 0a 48764i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.088889
Bank_Level_Parallism_Col = 1.090909
Bank_Level_Parallism_Ready = 1.071429
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.090909 

BW Util details:
bwutil = 0.001148 
total_CMD = 48764 
util_bw = 56 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 48674 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48764 
n_nop = 48706 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.001148 
Either_Row_CoL_Bus_Util = 0.001189 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001066 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00106636
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48764 n_nop=48685 n_act=2 n_pre=0 n_ref_event=0 n_req=77 n_rd=77 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001579
n_activity=390 dram_eff=0.1974
bk0: 40a 48741i bk1: 37a 48735i bk2: 0a 48764i bk3: 0a 48764i bk4: 0a 48764i bk5: 0a 48764i bk6: 0a 48764i bk7: 0a 48764i bk8: 0a 48764i bk9: 0a 48764i bk10: 0a 48764i bk11: 0a 48764i bk12: 0a 48764i bk13: 0a 48764i bk14: 0a 48764i bk15: 0a 48764i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974026
Row_Buffer_Locality_read = 0.974026
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.121739
Bank_Level_Parallism_Col = 1.123894
Bank_Level_Parallism_Ready = 1.103896
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.123894 

BW Util details:
bwutil = 0.001579 
total_CMD = 48764 
util_bw = 77 
Wasted_Col = 38 
Wasted_Row = 0 
Idle = 48649 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48764 
n_nop = 48685 
Read = 77 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 77 
total_req = 77 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 77 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.001579 
Either_Row_CoL_Bus_Util = 0.001620 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000800 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00079977
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48764 n_nop=48706 n_act=2 n_pre=0 n_ref_event=0 n_req=56 n_rd=56 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001148
n_activity=298 dram_eff=0.1879
bk0: 31a 48742i bk1: 25a 48740i bk2: 0a 48764i bk3: 0a 48764i bk4: 0a 48764i bk5: 0a 48764i bk6: 0a 48764i bk7: 0a 48764i bk8: 0a 48764i bk9: 0a 48764i bk10: 0a 48764i bk11: 0a 48764i bk12: 0a 48764i bk13: 0a 48764i bk14: 0a 48764i bk15: 0a 48764i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.120879
Bank_Level_Parallism_Col = 1.123595
Bank_Level_Parallism_Ready = 1.107143
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.123595 

BW Util details:
bwutil = 0.001148 
total_CMD = 48764 
util_bw = 56 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 48673 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48764 
n_nop = 48706 
Read = 56 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 56 
total_req = 56 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 56 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.001148 
Either_Row_CoL_Bus_Util = 0.001189 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000738 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00073825
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48764 n_nop=48691 n_act=2 n_pre=0 n_ref_event=0 n_req=71 n_rd=71 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001456
n_activity=381 dram_eff=0.1864
bk0: 37a 48745i bk1: 34a 48740i bk2: 0a 48764i bk3: 0a 48764i bk4: 0a 48764i bk5: 0a 48764i bk6: 0a 48764i bk7: 0a 48764i bk8: 0a 48764i bk9: 0a 48764i bk10: 0a 48764i bk11: 0a 48764i bk12: 0a 48764i bk13: 0a 48764i bk14: 0a 48764i bk15: 0a 48764i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971831
Row_Buffer_Locality_read = 0.971831
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.096154
Bank_Level_Parallism_Col = 1.098039
Bank_Level_Parallism_Ready = 1.070423
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.098039 

BW Util details:
bwutil = 0.001456 
total_CMD = 48764 
util_bw = 71 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 48660 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48764 
n_nop = 48691 
Read = 71 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 71 
total_req = 71 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 71 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.001456 
Either_Row_CoL_Bus_Util = 0.001497 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001148 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00114839
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48764 n_nop=48709 n_act=2 n_pre=0 n_ref_event=0 n_req=53 n_rd=53 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001087
n_activity=295 dram_eff=0.1797
bk0: 29a 48745i bk1: 24a 48744i bk2: 0a 48764i bk3: 0a 48764i bk4: 0a 48764i bk5: 0a 48764i bk6: 0a 48764i bk7: 0a 48764i bk8: 0a 48764i bk9: 0a 48764i bk10: 0a 48764i bk11: 0a 48764i bk12: 0a 48764i bk13: 0a 48764i bk14: 0a 48764i bk15: 0a 48764i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962264
Row_Buffer_Locality_read = 0.962264
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.082353
Bank_Level_Parallism_Col = 1.084337
Bank_Level_Parallism_Ready = 1.056604
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.084337 

BW Util details:
bwutil = 0.001087 
total_CMD = 48764 
util_bw = 53 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 48679 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48764 
n_nop = 48709 
Read = 53 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 53 
total_req = 53 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 53 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.001087 
Either_Row_CoL_Bus_Util = 0.001128 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001128 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00112788
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48764 n_nop=48702 n_act=2 n_pre=0 n_ref_event=0 n_req=60 n_rd=60 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00123
n_activity=315 dram_eff=0.1905
bk0: 31a 48745i bk1: 29a 48744i bk2: 0a 48764i bk3: 0a 48764i bk4: 0a 48764i bk5: 0a 48764i bk6: 0a 48764i bk7: 0a 48764i bk8: 0a 48764i bk9: 0a 48764i bk10: 0a 48764i bk11: 0a 48764i bk12: 0a 48764i bk13: 0a 48764i bk14: 0a 48764i bk15: 0a 48764i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.064516
Bank_Level_Parallism_Col = 1.065934
Bank_Level_Parallism_Ready = 1.033333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.065934 

BW Util details:
bwutil = 0.001230 
total_CMD = 48764 
util_bw = 60 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 48671 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48764 
n_nop = 48702 
Read = 60 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 60 
total_req = 60 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 60 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.001230 
Either_Row_CoL_Bus_Util = 0.001271 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001087 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00108687
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48764 n_nop=48717 n_act=2 n_pre=0 n_ref_event=0 n_req=45 n_rd=45 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009228
n_activity=248 dram_eff=0.1815
bk0: 25a 48747i bk1: 20a 48750i bk2: 0a 48764i bk3: 0a 48764i bk4: 0a 48764i bk5: 0a 48764i bk6: 0a 48764i bk7: 0a 48764i bk8: 0a 48764i bk9: 0a 48764i bk10: 0a 48764i bk11: 0a 48764i bk12: 0a 48764i bk13: 0a 48764i bk14: 0a 48764i bk15: 0a 48764i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.955556
Row_Buffer_Locality_read = 0.955556
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.013333
Bank_Level_Parallism_Col = 1.013699
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.013699 

BW Util details:
bwutil = 0.000923 
total_CMD = 48764 
util_bw = 45 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 48689 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48764 
n_nop = 48717 
Read = 45 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 45 
total_req = 45 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 45 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.000923 
Either_Row_CoL_Bus_Util = 0.000964 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001046 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00104585
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48764 n_nop=48685 n_act=2 n_pre=0 n_ref_event=0 n_req=77 n_rd=77 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001579
n_activity=392 dram_eff=0.1964
bk0: 40a 48739i bk1: 37a 48738i bk2: 0a 48764i bk3: 0a 48764i bk4: 0a 48764i bk5: 0a 48764i bk6: 0a 48764i bk7: 0a 48764i bk8: 0a 48764i bk9: 0a 48764i bk10: 0a 48764i bk11: 0a 48764i bk12: 0a 48764i bk13: 0a 48764i bk14: 0a 48764i bk15: 0a 48764i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974026
Row_Buffer_Locality_read = 0.974026
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.113043
Bank_Level_Parallism_Col = 1.115044
Bank_Level_Parallism_Ready = 1.090909
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.115044 

BW Util details:
bwutil = 0.001579 
total_CMD = 48764 
util_bw = 77 
Wasted_Col = 38 
Wasted_Row = 0 
Idle = 48649 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48764 
n_nop = 48685 
Read = 77 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 77 
total_req = 77 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 77 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.001579 
Either_Row_CoL_Bus_Util = 0.001620 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001087 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00108687
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48764 n_nop=48704 n_act=2 n_pre=0 n_ref_event=0 n_req=58 n_rd=58 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001189
n_activity=299 dram_eff=0.194
bk0: 32a 48743i bk1: 26a 48745i bk2: 0a 48764i bk3: 0a 48764i bk4: 0a 48764i bk5: 0a 48764i bk6: 0a 48764i bk7: 0a 48764i bk8: 0a 48764i bk9: 0a 48764i bk10: 0a 48764i bk11: 0a 48764i bk12: 0a 48764i bk13: 0a 48764i bk14: 0a 48764i bk15: 0a 48764i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.076923
Bank_Level_Parallism_Col = 1.078652
Bank_Level_Parallism_Ready = 1.034483
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.078652 

BW Util details:
bwutil = 0.001189 
total_CMD = 48764 
util_bw = 58 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 48673 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48764 
n_nop = 48704 
Read = 58 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 58 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.001189 
Either_Row_CoL_Bus_Util = 0.001230 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001005 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00100484
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48764 n_nop=48685 n_act=2 n_pre=0 n_ref_event=0 n_req=77 n_rd=77 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001579
n_activity=394 dram_eff=0.1954
bk0: 40a 48741i bk1: 37a 48743i bk2: 0a 48764i bk3: 0a 48764i bk4: 0a 48764i bk5: 0a 48764i bk6: 0a 48764i bk7: 0a 48764i bk8: 0a 48764i bk9: 0a 48764i bk10: 0a 48764i bk11: 0a 48764i bk12: 0a 48764i bk13: 0a 48764i bk14: 0a 48764i bk15: 0a 48764i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974026
Row_Buffer_Locality_read = 0.974026
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.052174
Bank_Level_Parallism_Col = 1.053097
Bank_Level_Parallism_Ready = 1.051948
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.053097 

BW Util details:
bwutil = 0.001579 
total_CMD = 48764 
util_bw = 77 
Wasted_Col = 38 
Wasted_Row = 0 
Idle = 48649 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48764 
n_nop = 48685 
Read = 77 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 77 
total_req = 77 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 77 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.001579 
Either_Row_CoL_Bus_Util = 0.001620 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001107 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00110737
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=48764 n_nop=48704 n_act=2 n_pre=0 n_ref_event=0 n_req=58 n_rd=58 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001189
n_activity=302 dram_eff=0.1921
bk0: 32a 48742i bk1: 26a 48745i bk2: 0a 48764i bk3: 0a 48764i bk4: 0a 48764i bk5: 0a 48764i bk6: 0a 48764i bk7: 0a 48764i bk8: 0a 48764i bk9: 0a 48764i bk10: 0a 48764i bk11: 0a 48764i bk12: 0a 48764i bk13: 0a 48764i bk14: 0a 48764i bk15: 0a 48764i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.064516
Bank_Level_Parallism_Col = 1.065934
Bank_Level_Parallism_Ready = 1.051724
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.065934 

BW Util details:
bwutil = 0.001189 
total_CMD = 48764 
util_bw = 58 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 48671 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 48764 
n_nop = 48704 
Read = 58 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 58 
Row_Bus_Util =  0.000041 
CoL_Bus_Util = 0.001189 
Either_Row_CoL_Bus_Util = 0.001230 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001066 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00106636

========= L2 cache stats =========
L2_cache_bank[0]: Access = 84, Miss = 60, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 97, Miss = 70, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 70, Miss = 52, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 57, Miss = 43, Miss_rate = 0.754, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 84, Miss = 60, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 96, Miss = 69, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 70, Miss = 52, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 56, Miss = 42, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 89, Miss = 62, Miss_rate = 0.697, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 101, Miss = 72, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 76, Miss = 54, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 65, Miss = 45, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 81, Miss = 60, Miss_rate = 0.741, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 89, Miss = 70, Miss_rate = 0.787, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 72, Miss = 53, Miss_rate = 0.736, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 61, Miss = 45, Miss_rate = 0.738, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 102, Miss = 61, Miss_rate = 0.598, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 87, Miss = 54, Miss_rate = 0.621, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 91, Miss = 56, Miss_rate = 0.615, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 48, Miss = 36, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 84, Miss = 54, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 81, Miss = 51, Miss_rate = 0.630, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 75, Miss = 50, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 47, Miss = 35, Miss_rate = 0.745, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 88, Miss = 63, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 91, Miss = 67, Miss_rate = 0.736, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 78, Miss = 57, Miss_rate = 0.731, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 50, Miss = 37, Miss_rate = 0.740, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 88, Miss = 63, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 81, Miss = 60, Miss_rate = 0.741, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 78, Miss = 57, Miss_rate = 0.731, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 50, Miss = 37, Miss_rate = 0.740, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 84, Miss = 60, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 91, Miss = 65, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 70, Miss = 52, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 56, Miss = 42, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 84, Miss = 60, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 91, Miss = 65, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 70, Miss = 52, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 56, Miss = 42, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 81, Miss = 59, Miss_rate = 0.728, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 87, Miss = 64, Miss_rate = 0.736, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 68, Miss = 51, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 55, Miss = 41, Miss_rate = 0.745, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 77, Miss = 60, Miss_rate = 0.779, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 83, Miss = 65, Miss_rate = 0.783, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 64, Miss = 51, Miss_rate = 0.797, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 51, Miss = 41, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 77, Miss = 57, Miss_rate = 0.740, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 85, Miss = 62, Miss_rate = 0.729, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 64, Miss = 48, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 51, Miss = 39, Miss_rate = 0.765, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 73, Miss = 51, Miss_rate = 0.699, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 79, Miss = 55, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 60, Miss = 44, Miss_rate = 0.733, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 47, Miss = 35, Miss_rate = 0.745, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 84, Miss = 60, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 91, Miss = 65, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 70, Miss = 52, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 56, Miss = 42, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 84, Miss = 60, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 91, Miss = 65, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 70, Miss = 52, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 56, Miss = 42, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4773
L2_total_cache_misses = 3446
L2_total_cache_miss_rate = 0.7220
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 697
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 548
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1550
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 630
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 291
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1057
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2795
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1978
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=4773
icnt_total_pkts_simt_to_mem=4773
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4773
Req_Network_cycles = 83014
Req_Network_injected_packets_per_cycle =       0.0575 
Req_Network_conflicts_per_cycle =       0.0020
Req_Network_conflicts_per_cycle_util =       0.0932
Req_Bank_Level_Parallism =       2.6650
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0001
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0009

Reply_Network_injected_packets_num = 4773
Reply_Network_cycles = 83014
Reply_Network_injected_packets_per_cycle =        0.0575
Reply_Network_conflicts_per_cycle =        0.0111
Reply_Network_conflicts_per_cycle_util =       0.4220
Reply_Bank_Level_Parallism =       2.1894
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0002
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0007
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 27 sec (27 sec)
gpgpu_simulation_rate = 14763 (inst/sec)
gpgpu_simulation_rate = 3074 (cycle/sec)
gpgpu_silicon_slowdown = 470722x
Processing kernel ./hw_run/rodinia_2.0-ft/9.1/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-10.traceg
-kernel name = _Z20needle_cuda_shared_2PiS_S_iiii
-kernel id = 10
-grid dim = (6,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 32
-binary version = 70
-cuda stream id = 0
Header info loaded for kernel command : ./hw_run/rodinia_2.0-ft/9.1/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-10.traceg
launching kernel name: _Z20needle_cuda_shared_2PiS_S_iiii uid: 10
GPGPU-Sim uArch: Shader 43 bind to kernel 10 '_Z20needle_cuda_shared_2PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 44 bind to kernel 10 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 45 bind to kernel 10 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 46 bind to kernel 10 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 47 bind to kernel 10 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 4,0,0
GPGPU-Sim uArch: Shader 48 bind to kernel 10 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 5,0,0
Destroy streams for kernel 10: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_S_iiii 
kernel_launch_uid = 10 
gpu_sim_cycle = 9125
gpu_sim_insn = 56178
gpu_sim_insn_fp = 0
gpu_bytes_leidos = 106820
gpu_bytes_leidos_Desde_MemFetch = 174048
gpu_arithmetic_intensity = 0.00000000000000
gpu_gflops = 0.000000
gpu_ipc =       6.1565
gpu_tot_sim_cycle = 92139
gpu_tot_sim_insn = 454791
gpu_tot_ipc =       4.9359
gpu_tot_issued_cta = 49
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5625% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0730
partiton_level_parallism_total  =       0.0590
partiton_level_parallism_util =       3.4154
partiton_level_parallism_util_total  =       2.7387
L2_BW  =       3.3796 GB/Sec
L2_BW_total  =       2.7333 GB/Sec
gpu_total_sim_rate=15159

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 5488
	L1D_total_cache_misses = 4753
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 49
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2030
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 686
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 413
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1155
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3234
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2254

Total_core_cache_fail_stats:
ctas_completed 49, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
809, 
gpgpu_n_tot_thrd_icount = 454791
gpgpu_n_tot_w_icount = 39719
gpgpu_n_stall_shd_mem = 21217
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3185
gpgpu_n_mem_write_global = 2254
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 14161
gpgpu_n_store_insn = 12544
gpgpu_n_shmem_insn = 89425
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 20580
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 637
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1447	W0_Idle:617236	W0_Scoreboard:151400	W1:1653	W2:1470	W3:1470	W4:1470	W5:1470	W6:1470	W7:1470	W8:1470	W9:1470	W10:1470	W11:1470	W12:1470	W13:1470	W14:1470	W15:1470	W16:17388	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:39719	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 25480 {8:3185,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 90160 {40:2254,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 127400 {40:3185,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 18032 {8:2254,}
maxmflatency = 349 
max_icnt2mem_latency = 40 
maxmrqlatency = 24 
max_icnt2sh_latency = 8 
averagemflatency = 249 
avg_icnt2mem_latency = 27 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 2 
mrq_lat_table:600 	1573 	89 	0 	100 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3077 	2362 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	5103 	336 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	5228 	210 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	26 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5407      5407      5809         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5407      5408      5808         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5428      5428         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5427      5429         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5412      5412      5812         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5412      5415      5810         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5424      5424      5809         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5424      5427      5808         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5392      5472         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5472      5471         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5394      5823         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5823      5822         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5409      5824      5808         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5824      5824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5416      5826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5826      5826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5460      5460         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5461      5463         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5463      5463         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5463      5464         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5467      5467         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5466      5468         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5470      5470         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5470      5471         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5436      5436         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5436      5437         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5431      5431         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5432      5434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5448      5448         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5449      5451         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5441      5441         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5441      5444         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 43.000000 40.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 37.000000 32.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 43.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 37.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 43.000000 40.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 37.000000 32.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 43.000000 40.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 37.000000 32.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 37.000000 39.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 33.000000 33.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 34.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 30.000000 28.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 46.000000 41.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 35.000000 34.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 45.000000 41.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 35.000000 34.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 43.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 37.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 43.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 37.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 42.000000 39.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 36.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 43.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 37.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 40.000000 37.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 34.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 33.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 29.000000 25.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 43.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 37.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 43.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 37.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2362/71 = 33.267605
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        43        40         2         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        37        32         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        43        40         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        37        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        43        40         2         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        37        32         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        43        40         2         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        37        32         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        37        39         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        33        33         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        34        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        30        28         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        46        41         3         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        35        34         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        45        41         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        35        34         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        43        40         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        37        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        43        40         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        37        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        42        39         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        36        31         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        43        40         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        37        31         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        40        37         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        34        29         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        33        31         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        29        25         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        43        40         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        37        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        43        40         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        37        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2362
min_bank_accesses = 0!
chip skew: 90/54 = 1.67
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        562       562      1107    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        560       545       338    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        562       562    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        561       545    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        592       599      1089    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        606       605       530    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        524       545      1099    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        564       581       536    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        617       670    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        545       642    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        617       665    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        566       620    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        517       573       918    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        532       567    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        512       572    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        532       566    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:        563       563    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:        561       545    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:        562       562    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:        561       545    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:        558       563    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:        566       557    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:        529       532    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:        533       532    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:        568       563    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:        556       544    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:        614       609    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:        603       579    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:        562       562    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:        561       546    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:        561       561    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:        560       545    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        343       343       338         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        342       345       338         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        343       343       199         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        342       343         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        342       342       338         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        341       344       337         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        339       339       336         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        339       341       339         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        334       349         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        349       349         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        342       335         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        335       336         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        344       336       337         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        336       335         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        342       337         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        337       336         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        343       343         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        343       344         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        344       344         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        343       345         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        347       347         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        346       347         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        347       347         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        346       346         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        342       343         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        342       345         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        341       341         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        344       344         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        341       341         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        343       344         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        343       343         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        341       345         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54124 n_nop=54036 n_act=3 n_pre=0 n_ref_event=0 n_req=85 n_rd=85 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00157
n_activity=479 dram_eff=0.1775
bk0: 43a 54102i bk1: 40a 54099i bk2: 2a 54112i bk3: 0a 54124i bk4: 0a 54124i bk5: 0a 54124i bk6: 0a 54124i bk7: 0a 54124i bk8: 0a 54124i bk9: 0a 54124i bk10: 0a 54124i bk11: 0a 54124i bk12: 0a 54124i bk13: 0a 54124i bk14: 0a 54124i bk15: 0a 54124i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964706
Row_Buffer_Locality_read = 0.964706
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.090909
Bank_Level_Parallism_Col = 1.093023
Bank_Level_Parallism_Ready = 1.070588
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.093023 

BW Util details:
bwutil = 0.001570 
total_CMD = 54124 
util_bw = 85 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 53992 

BW Util Bottlenecks: 
RCDc_limit = 31 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54124 
n_nop = 54036 
Read = 85 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 85 
total_req = 85 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 85 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.001570 
Either_Row_CoL_Bus_Util = 0.001626 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000961 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000960757
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54124 n_nop=54051 n_act=3 n_pre=0 n_ref_event=0 n_req=70 n_rd=70 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001293
n_activity=366 dram_eff=0.1913
bk0: 37a 54107i bk1: 32a 54108i bk2: 1a 54112i bk3: 0a 54124i bk4: 0a 54124i bk5: 0a 54124i bk6: 0a 54124i bk7: 0a 54124i bk8: 0a 54124i bk9: 0a 54124i bk10: 0a 54124i bk11: 0a 54124i bk12: 0a 54124i bk13: 0a 54124i bk14: 0a 54124i bk15: 0a 54124i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957143
Row_Buffer_Locality_read = 0.957143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.055046
Bank_Level_Parallism_Col = 1.056604
Bank_Level_Parallism_Ready = 1.014286
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.056604 

BW Util details:
bwutil = 0.001293 
total_CMD = 54124 
util_bw = 70 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 54015 

BW Util Bottlenecks: 
RCDc_limit = 31 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54124 
n_nop = 54051 
Read = 70 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 70 
total_req = 70 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 70 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.001293 
Either_Row_CoL_Bus_Util = 0.001349 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000924 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000923805
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54124 n_nop=54039 n_act=2 n_pre=0 n_ref_event=0 n_req=83 n_rd=83 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001534
n_activity=452 dram_eff=0.1836
bk0: 43a 54104i bk1: 40a 54103i bk2: 0a 54124i bk3: 0a 54124i bk4: 0a 54124i bk5: 0a 54124i bk6: 0a 54124i bk7: 0a 54124i bk8: 0a 54124i bk9: 0a 54124i bk10: 0a 54124i bk11: 0a 54124i bk12: 0a 54124i bk13: 0a 54124i bk14: 0a 54124i bk15: 0a 54124i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975904
Row_Buffer_Locality_read = 0.975904
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.050847
Bank_Level_Parallism_Col = 1.051724
Bank_Level_Parallism_Ready = 1.048193
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.051724 

BW Util details:
bwutil = 0.001534 
total_CMD = 54124 
util_bw = 83 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 54006 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54124 
n_nop = 54039 
Read = 83 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 83 
total_req = 83 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 83 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.001534 
Either_Row_CoL_Bus_Util = 0.001570 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000942 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000942281
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54124 n_nop=54053 n_act=2 n_pre=0 n_ref_event=0 n_req=69 n_rd=69 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001275
n_activity=346 dram_eff=0.1994
bk0: 37a 54104i bk1: 32a 54104i bk2: 0a 54124i bk3: 0a 54124i bk4: 0a 54124i bk5: 0a 54124i bk6: 0a 54124i bk7: 0a 54124i bk8: 0a 54124i bk9: 0a 54124i bk10: 0a 54124i bk11: 0a 54124i bk12: 0a 54124i bk13: 0a 54124i bk14: 0a 54124i bk15: 0a 54124i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971014
Row_Buffer_Locality_read = 0.971014
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.048077
Bank_Level_Parallism_Col = 1.049020
Bank_Level_Parallism_Ready = 1.057971
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.049020 

BW Util details:
bwutil = 0.001275 
total_CMD = 54124 
util_bw = 69 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 54020 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54124 
n_nop = 54053 
Read = 69 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 69 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.001275 
Either_Row_CoL_Bus_Util = 0.001312 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000942 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000942281
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54124 n_nop=54036 n_act=3 n_pre=0 n_ref_event=0 n_req=85 n_rd=85 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00157
n_activity=462 dram_eff=0.184
bk0: 43a 54104i bk1: 40a 54101i bk2: 2a 54112i bk3: 0a 54124i bk4: 0a 54124i bk5: 0a 54124i bk6: 0a 54124i bk7: 0a 54124i bk8: 0a 54124i bk9: 0a 54124i bk10: 0a 54124i bk11: 0a 54124i bk12: 0a 54124i bk13: 0a 54124i bk14: 0a 54124i bk15: 0a 54124i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964706
Row_Buffer_Locality_read = 0.964706
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.060606
Bank_Level_Parallism_Col = 1.062016
Bank_Level_Parallism_Ready = 1.058824
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.062016 

BW Util details:
bwutil = 0.001570 
total_CMD = 54124 
util_bw = 85 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 53992 

BW Util Bottlenecks: 
RCDc_limit = 33 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54124 
n_nop = 54036 
Read = 85 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 85 
total_req = 85 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 85 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.001570 
Either_Row_CoL_Bus_Util = 0.001626 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000924 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000923805
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54124 n_nop=54051 n_act=3 n_pre=0 n_ref_event=0 n_req=70 n_rd=70 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001293
n_activity=366 dram_eff=0.1913
bk0: 37a 54109i bk1: 32a 54106i bk2: 1a 54112i bk3: 0a 54124i bk4: 0a 54124i bk5: 0a 54124i bk6: 0a 54124i bk7: 0a 54124i bk8: 0a 54124i bk9: 0a 54124i bk10: 0a 54124i bk11: 0a 54124i bk12: 0a 54124i bk13: 0a 54124i bk14: 0a 54124i bk15: 0a 54124i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957143
Row_Buffer_Locality_read = 0.957143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.064815
Bank_Level_Parallism_Col = 1.066667
Bank_Level_Parallism_Ready = 1.028571
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.066667 

BW Util details:
bwutil = 0.001293 
total_CMD = 54124 
util_bw = 70 
Wasted_Col = 38 
Wasted_Row = 0 
Idle = 54016 

BW Util Bottlenecks: 
RCDc_limit = 31 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54124 
n_nop = 54051 
Read = 70 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 70 
total_req = 70 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 70 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.001293 
Either_Row_CoL_Bus_Util = 0.001349 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000979 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000979233
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54124 n_nop=54036 n_act=3 n_pre=0 n_ref_event=0 n_req=85 n_rd=85 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00157
n_activity=462 dram_eff=0.184
bk0: 43a 54105i bk1: 40a 54105i bk2: 2a 54112i bk3: 0a 54124i bk4: 0a 54124i bk5: 0a 54124i bk6: 0a 54124i bk7: 0a 54124i bk8: 0a 54124i bk9: 0a 54124i bk10: 0a 54124i bk11: 0a 54124i bk12: 0a 54124i bk13: 0a 54124i bk14: 0a 54124i bk15: 0a 54124i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964706
Row_Buffer_Locality_read = 0.964706
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.054688
Bank_Level_Parallism_Col = 1.056000
Bank_Level_Parallism_Ready = 1.035294
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.056000 

BW Util details:
bwutil = 0.001570 
total_CMD = 54124 
util_bw = 85 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 53996 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54124 
n_nop = 54036 
Read = 85 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 85 
total_req = 85 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 85 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.001570 
Either_Row_CoL_Bus_Util = 0.001626 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000480 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000480378
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54124 n_nop=54051 n_act=3 n_pre=0 n_ref_event=0 n_req=70 n_rd=70 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001293
n_activity=373 dram_eff=0.1877
bk0: 37a 54103i bk1: 32a 54104i bk2: 1a 54112i bk3: 0a 54124i bk4: 0a 54124i bk5: 0a 54124i bk6: 0a 54124i bk7: 0a 54124i bk8: 0a 54124i bk9: 0a 54124i bk10: 0a 54124i bk11: 0a 54124i bk12: 0a 54124i bk13: 0a 54124i bk14: 0a 54124i bk15: 0a 54124i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.957143
Row_Buffer_Locality_read = 0.957143
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.138889
Bank_Level_Parallism_Col = 1.142857
Bank_Level_Parallism_Ready = 1.057143
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.142857 

BW Util details:
bwutil = 0.001293 
total_CMD = 54124 
util_bw = 70 
Wasted_Col = 38 
Wasted_Row = 0 
Idle = 54016 

BW Util Bottlenecks: 
RCDc_limit = 31 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54124 
n_nop = 54051 
Read = 70 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 70 
total_req = 70 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 70 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.001293 
Either_Row_CoL_Bus_Util = 0.001349 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000480 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000480378
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54124 n_nop=54046 n_act=2 n_pre=0 n_ref_event=0 n_req=76 n_rd=76 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001404
n_activity=486 dram_eff=0.1564
bk0: 37a 54107i bk1: 39a 54107i bk2: 0a 54124i bk3: 0a 54124i bk4: 0a 54124i bk5: 0a 54124i bk6: 0a 54124i bk7: 0a 54124i bk8: 0a 54124i bk9: 0a 54124i bk10: 0a 54124i bk11: 0a 54124i bk12: 0a 54124i bk13: 0a 54124i bk14: 0a 54124i bk15: 0a 54124i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973684
Row_Buffer_Locality_read = 0.973684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001404 
total_CMD = 54124 
util_bw = 76 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 54014 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54124 
n_nop = 54046 
Read = 76 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 76 
total_req = 76 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 76 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.001404 
Either_Row_CoL_Bus_Util = 0.001441 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000554 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000554283
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54124 n_nop=54056 n_act=2 n_pre=0 n_ref_event=0 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001219
n_activity=443 dram_eff=0.149
bk0: 33a 54105i bk1: 33a 54100i bk2: 0a 54124i bk3: 0a 54124i bk4: 0a 54124i bk5: 0a 54124i bk6: 0a 54124i bk7: 0a 54124i bk8: 0a 54124i bk9: 0a 54124i bk10: 0a 54124i bk11: 0a 54124i bk12: 0a 54124i bk13: 0a 54124i bk14: 0a 54124i bk15: 0a 54124i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.028302
Bank_Level_Parallism_Col = 1.028846
Bank_Level_Parallism_Ready = 1.030303
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.028846 

BW Util details:
bwutil = 0.001219 
total_CMD = 54124 
util_bw = 66 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 54018 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54124 
n_nop = 54056 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 66 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.001219 
Either_Row_CoL_Bus_Util = 0.001256 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001072 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00107161
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54124 n_nop=54056 n_act=2 n_pre=0 n_ref_event=0 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001219
n_activity=364 dram_eff=0.1813
bk0: 34a 54107i bk1: 32a 54109i bk2: 0a 54124i bk3: 0a 54124i bk4: 0a 54124i bk5: 0a 54124i bk6: 0a 54124i bk7: 0a 54124i bk8: 0a 54124i bk9: 0a 54124i bk10: 0a 54124i bk11: 0a 54124i bk12: 0a 54124i bk13: 0a 54124i bk14: 0a 54124i bk15: 0a 54124i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.010309
Bank_Level_Parallism_Col = 1.010526
Bank_Level_Parallism_Ready = 1.015152
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.010526 

BW Util details:
bwutil = 0.001219 
total_CMD = 54124 
util_bw = 66 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 54027 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54124 
n_nop = 54056 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 66 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.001219 
Either_Row_CoL_Bus_Util = 0.001256 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000480 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000480378
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54124 n_nop=54064 n_act=2 n_pre=0 n_ref_event=0 n_req=58 n_rd=58 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001072
n_activity=327 dram_eff=0.1774
bk0: 30a 54104i bk1: 28a 54106i bk2: 0a 54124i bk3: 0a 54124i bk4: 0a 54124i bk5: 0a 54124i bk6: 0a 54124i bk7: 0a 54124i bk8: 0a 54124i bk9: 0a 54124i bk10: 0a 54124i bk11: 0a 54124i bk12: 0a 54124i bk13: 0a 54124i bk14: 0a 54124i bk15: 0a 54124i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.965517
Row_Buffer_Locality_read = 0.965517
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.054945
Bank_Level_Parallism_Col = 1.056180
Bank_Level_Parallism_Ready = 1.051724
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.056180 

BW Util details:
bwutil = 0.001072 
total_CMD = 54124 
util_bw = 58 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 54033 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54124 
n_nop = 54064 
Read = 58 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 58 
total_req = 58 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 58 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.001072 
Either_Row_CoL_Bus_Util = 0.001109 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000074 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.39044e-05
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54124 n_nop=54031 n_act=3 n_pre=0 n_ref_event=0 n_req=90 n_rd=90 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001663
n_activity=482 dram_eff=0.1867
bk0: 46a 54099i bk1: 41a 54099i bk2: 3a 54112i bk3: 0a 54124i bk4: 0a 54124i bk5: 0a 54124i bk6: 0a 54124i bk7: 0a 54124i bk8: 0a 54124i bk9: 0a 54124i bk10: 0a 54124i bk11: 0a 54124i bk12: 0a 54124i bk13: 0a 54124i bk14: 0a 54124i bk15: 0a 54124i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.078014
Bank_Level_Parallism_Col = 1.079710
Bank_Level_Parallism_Ready = 1.077778
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.079710 

BW Util details:
bwutil = 0.001663 
total_CMD = 54124 
util_bw = 90 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 53983 

BW Util Bottlenecks: 
RCDc_limit = 33 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54124 
n_nop = 54031 
Read = 90 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 90 
total_req = 90 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 90 
Row_Bus_Util =  0.000055 
CoL_Bus_Util = 0.001663 
Either_Row_CoL_Bus_Util = 0.001718 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000628 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000628187
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54124 n_nop=54053 n_act=2 n_pre=0 n_ref_event=0 n_req=69 n_rd=69 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001275
n_activity=384 dram_eff=0.1797
bk0: 35a 54106i bk1: 34a 54104i bk2: 0a 54124i bk3: 0a 54124i bk4: 0a 54124i bk5: 0a 54124i bk6: 0a 54124i bk7: 0a 54124i bk8: 0a 54124i bk9: 0a 54124i bk10: 0a 54124i bk11: 0a 54124i bk12: 0a 54124i bk13: 0a 54124i bk14: 0a 54124i bk15: 0a 54124i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971014
Row_Buffer_Locality_read = 0.971014
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.028846
Bank_Level_Parallism_Col = 1.029412
Bank_Level_Parallism_Ready = 1.043478
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.029412 

BW Util details:
bwutil = 0.001275 
total_CMD = 54124 
util_bw = 69 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 54020 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54124 
n_nop = 54053 
Read = 69 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 69 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.001275 
Either_Row_CoL_Bus_Util = 0.001312 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000074 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.39044e-05
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54124 n_nop=54036 n_act=2 n_pre=0 n_ref_event=0 n_req=86 n_rd=86 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001589
n_activity=447 dram_eff=0.1924
bk0: 45a 54096i bk1: 41a 54095i bk2: 0a 54124i bk3: 0a 54124i bk4: 0a 54124i bk5: 0a 54124i bk6: 0a 54124i bk7: 0a 54124i bk8: 0a 54124i bk9: 0a 54124i bk10: 0a 54124i bk11: 0a 54124i bk12: 0a 54124i bk13: 0a 54124i bk14: 0a 54124i bk15: 0a 54124i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976744
Row_Buffer_Locality_read = 0.976744
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.108527
Bank_Level_Parallism_Col = 1.110236
Bank_Level_Parallism_Ready = 1.104651
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.110236 

BW Util details:
bwutil = 0.001589 
total_CMD = 54124 
util_bw = 86 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 53995 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54124 
n_nop = 54036 
Read = 86 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 86 
total_req = 86 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 86 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.001589 
Either_Row_CoL_Bus_Util = 0.001626 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000628 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000628187
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54124 n_nop=54053 n_act=2 n_pre=0 n_ref_event=0 n_req=69 n_rd=69 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001275
n_activity=380 dram_eff=0.1816
bk0: 35a 54103i bk1: 34a 54101i bk2: 0a 54124i bk3: 0a 54124i bk4: 0a 54124i bk5: 0a 54124i bk6: 0a 54124i bk7: 0a 54124i bk8: 0a 54124i bk9: 0a 54124i bk10: 0a 54124i bk11: 0a 54124i bk12: 0a 54124i bk13: 0a 54124i bk14: 0a 54124i bk15: 0a 54124i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971014
Row_Buffer_Locality_read = 0.971014
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.066038
Bank_Level_Parallism_Col = 1.067308
Bank_Level_Parallism_Ready = 1.072464
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.067308 

BW Util details:
bwutil = 0.001275 
total_CMD = 54124 
util_bw = 69 
Wasted_Col = 37 
Wasted_Row = 0 
Idle = 54018 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54124 
n_nop = 54053 
Read = 69 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 69 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.001275 
Either_Row_CoL_Bus_Util = 0.001312 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000129 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000129333
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54124 n_nop=54039 n_act=2 n_pre=0 n_ref_event=0 n_req=83 n_rd=83 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001534
n_activity=430 dram_eff=0.193
bk0: 43a 54099i bk1: 40a 54099i bk2: 0a 54124i bk3: 0a 54124i bk4: 0a 54124i bk5: 0a 54124i bk6: 0a 54124i bk7: 0a 54124i bk8: 0a 54124i bk9: 0a 54124i bk10: 0a 54124i bk11: 0a 54124i bk12: 0a 54124i bk13: 0a 54124i bk14: 0a 54124i bk15: 0a 54124i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975904
Row_Buffer_Locality_read = 0.975904
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.072581
Bank_Level_Parallism_Col = 1.073771
Bank_Level_Parallism_Ready = 1.084337
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.073771 

BW Util details:
bwutil = 0.001534 
total_CMD = 54124 
util_bw = 83 
Wasted_Col = 41 
Wasted_Row = 0 
Idle = 54000 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54124 
n_nop = 54039 
Read = 83 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 83 
total_req = 83 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 83 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.001534 
Either_Row_CoL_Bus_Util = 0.001570 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001090 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00109009
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54124 n_nop=54053 n_act=2 n_pre=0 n_ref_event=0 n_req=69 n_rd=69 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001275
n_activity=339 dram_eff=0.2035
bk0: 37a 54105i bk1: 32a 54107i bk2: 0a 54124i bk3: 0a 54124i bk4: 0a 54124i bk5: 0a 54124i bk6: 0a 54124i bk7: 0a 54124i bk8: 0a 54124i bk9: 0a 54124i bk10: 0a 54124i bk11: 0a 54124i bk12: 0a 54124i bk13: 0a 54124i bk14: 0a 54124i bk15: 0a 54124i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971014
Row_Buffer_Locality_read = 0.971014
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.019418
Bank_Level_Parallism_Col = 1.019802
Bank_Level_Parallism_Ready = 1.014493
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.019802 

BW Util details:
bwutil = 0.001275 
total_CMD = 54124 
util_bw = 69 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 54021 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54124 
n_nop = 54053 
Read = 69 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 69 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.001275 
Either_Row_CoL_Bus_Util = 0.001312 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000942 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000942281
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54124 n_nop=54039 n_act=2 n_pre=0 n_ref_event=0 n_req=83 n_rd=83 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001534
n_activity=427 dram_eff=0.1944
bk0: 43a 54099i bk1: 40a 54095i bk2: 0a 54124i bk3: 0a 54124i bk4: 0a 54124i bk5: 0a 54124i bk6: 0a 54124i bk7: 0a 54124i bk8: 0a 54124i bk9: 0a 54124i bk10: 0a 54124i bk11: 0a 54124i bk12: 0a 54124i bk13: 0a 54124i bk14: 0a 54124i bk15: 0a 54124i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975904
Row_Buffer_Locality_read = 0.975904
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.122951
Bank_Level_Parallism_Col = 1.125000
Bank_Level_Parallism_Ready = 1.096386
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.125000 

BW Util details:
bwutil = 0.001534 
total_CMD = 54124 
util_bw = 83 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 54002 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54124 
n_nop = 54039 
Read = 83 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 83 
total_req = 83 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 83 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.001534 
Either_Row_CoL_Bus_Util = 0.001570 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001053 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00105314
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54124 n_nop=54053 n_act=2 n_pre=0 n_ref_event=0 n_req=69 n_rd=69 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001275
n_activity=339 dram_eff=0.2035
bk0: 37a 54102i bk1: 32a 54102i bk2: 0a 54124i bk3: 0a 54124i bk4: 0a 54124i bk5: 0a 54124i bk6: 0a 54124i bk7: 0a 54124i bk8: 0a 54124i bk9: 0a 54124i bk10: 0a 54124i bk11: 0a 54124i bk12: 0a 54124i bk13: 0a 54124i bk14: 0a 54124i bk15: 0a 54124i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971014
Row_Buffer_Locality_read = 0.971014
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.086538
Bank_Level_Parallism_Col = 1.088235
Bank_Level_Parallism_Ready = 1.057971
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.088235 

BW Util details:
bwutil = 0.001275 
total_CMD = 54124 
util_bw = 69 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 54020 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54124 
n_nop = 54053 
Read = 69 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 69 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.001275 
Either_Row_CoL_Bus_Util = 0.001312 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000998 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000997709
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54124 n_nop=54041 n_act=2 n_pre=0 n_ref_event=0 n_req=81 n_rd=81 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001497
n_activity=416 dram_eff=0.1947
bk0: 42a 54103i bk1: 39a 54095i bk2: 0a 54124i bk3: 0a 54124i bk4: 0a 54124i bk5: 0a 54124i bk6: 0a 54124i bk7: 0a 54124i bk8: 0a 54124i bk9: 0a 54124i bk10: 0a 54124i bk11: 0a 54124i bk12: 0a 54124i bk13: 0a 54124i bk14: 0a 54124i bk15: 0a 54124i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975309
Row_Buffer_Locality_read = 0.975309
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.091667
Bank_Level_Parallism_Col = 1.093220
Bank_Level_Parallism_Ready = 1.098765
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.093220 

BW Util details:
bwutil = 0.001497 
total_CMD = 54124 
util_bw = 81 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 54004 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54124 
n_nop = 54041 
Read = 81 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 81 
total_req = 81 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 81 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.001497 
Either_Row_CoL_Bus_Util = 0.001534 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001053 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00105314
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54124 n_nop=54055 n_act=2 n_pre=0 n_ref_event=0 n_req=67 n_rd=67 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001238
n_activity=328 dram_eff=0.2043
bk0: 36a 54103i bk1: 31a 54096i bk2: 0a 54124i bk3: 0a 54124i bk4: 0a 54124i bk5: 0a 54124i bk6: 0a 54124i bk7: 0a 54124i bk8: 0a 54124i bk9: 0a 54124i bk10: 0a 54124i bk11: 0a 54124i bk12: 0a 54124i bk13: 0a 54124i bk14: 0a 54124i bk15: 0a 54124i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970149
Row_Buffer_Locality_read = 0.970149
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.115385
Bank_Level_Parallism_Col = 1.117647
Bank_Level_Parallism_Ready = 1.089552
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.117647 

BW Util details:
bwutil = 0.001238 
total_CMD = 54124 
util_bw = 67 
Wasted_Col = 37 
Wasted_Row = 0 
Idle = 54020 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54124 
n_nop = 54055 
Read = 67 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 67 
total_req = 67 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 67 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.001238 
Either_Row_CoL_Bus_Util = 0.001275 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001035 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00103466
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54124 n_nop=54039 n_act=2 n_pre=0 n_ref_event=0 n_req=83 n_rd=83 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001534
n_activity=421 dram_eff=0.1971
bk0: 43a 54101i bk1: 40a 54095i bk2: 0a 54124i bk3: 0a 54124i bk4: 0a 54124i bk5: 0a 54124i bk6: 0a 54124i bk7: 0a 54124i bk8: 0a 54124i bk9: 0a 54124i bk10: 0a 54124i bk11: 0a 54124i bk12: 0a 54124i bk13: 0a 54124i bk14: 0a 54124i bk15: 0a 54124i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975904
Row_Buffer_Locality_read = 0.975904
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.115703
Bank_Level_Parallism_Col = 1.117647
Bank_Level_Parallism_Ready = 1.096386
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.117647 

BW Util details:
bwutil = 0.001534 
total_CMD = 54124 
util_bw = 83 
Wasted_Col = 38 
Wasted_Row = 0 
Idle = 54003 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54124 
n_nop = 54039 
Read = 83 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 83 
total_req = 83 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 83 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.001534 
Either_Row_CoL_Bus_Util = 0.001570 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000721 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000720568
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54124 n_nop=54054 n_act=2 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001256
n_activity=336 dram_eff=0.2024
bk0: 37a 54098i bk1: 31a 54098i bk2: 0a 54124i bk3: 0a 54124i bk4: 0a 54124i bk5: 0a 54124i bk6: 0a 54124i bk7: 0a 54124i bk8: 0a 54124i bk9: 0a 54124i bk10: 0a 54124i bk11: 0a 54124i bk12: 0a 54124i bk13: 0a 54124i bk14: 0a 54124i bk15: 0a 54124i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.142857
Bank_Level_Parallism_Col = 1.145631
Bank_Level_Parallism_Ready = 1.117647
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.145631 

BW Util details:
bwutil = 0.001256 
total_CMD = 54124 
util_bw = 68 
Wasted_Col = 37 
Wasted_Row = 0 
Idle = 54019 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54124 
n_nop = 54054 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 68 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.001256 
Either_Row_CoL_Bus_Util = 0.001293 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000665 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000665139
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54124 n_nop=54045 n_act=2 n_pre=0 n_ref_event=0 n_req=77 n_rd=77 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001423
n_activity=413 dram_eff=0.1864
bk0: 40a 54105i bk1: 37a 54100i bk2: 0a 54124i bk3: 0a 54124i bk4: 0a 54124i bk5: 0a 54124i bk6: 0a 54124i bk7: 0a 54124i bk8: 0a 54124i bk9: 0a 54124i bk10: 0a 54124i bk11: 0a 54124i bk12: 0a 54124i bk13: 0a 54124i bk14: 0a 54124i bk15: 0a 54124i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974026
Row_Buffer_Locality_read = 0.974026
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.090909
Bank_Level_Parallism_Col = 1.092593
Bank_Level_Parallism_Ready = 1.064935
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.092593 

BW Util details:
bwutil = 0.001423 
total_CMD = 54124 
util_bw = 77 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 54014 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54124 
n_nop = 54045 
Read = 77 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 77 
total_req = 77 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 77 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.001423 
Either_Row_CoL_Bus_Util = 0.001460 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001035 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00103466
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54124 n_nop=54059 n_act=2 n_pre=0 n_ref_event=0 n_req=63 n_rd=63 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001164
n_activity=332 dram_eff=0.1898
bk0: 34a 54105i bk1: 29a 54104i bk2: 0a 54124i bk3: 0a 54124i bk4: 0a 54124i bk5: 0a 54124i bk6: 0a 54124i bk7: 0a 54124i bk8: 0a 54124i bk9: 0a 54124i bk10: 0a 54124i bk11: 0a 54124i bk12: 0a 54124i bk13: 0a 54124i bk14: 0a 54124i bk15: 0a 54124i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968254
Row_Buffer_Locality_read = 0.968254
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.073684
Bank_Level_Parallism_Col = 1.075269
Bank_Level_Parallism_Ready = 1.047619
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.075269 

BW Util details:
bwutil = 0.001164 
total_CMD = 54124 
util_bw = 63 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 54029 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54124 
n_nop = 54059 
Read = 63 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 63 
total_req = 63 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 63 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.001164 
Either_Row_CoL_Bus_Util = 0.001201 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001016 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00101619
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54124 n_nop=54058 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001182
n_activity=331 dram_eff=0.1934
bk0: 33a 54105i bk1: 31a 54104i bk2: 0a 54124i bk3: 0a 54124i bk4: 0a 54124i bk5: 0a 54124i bk6: 0a 54124i bk7: 0a 54124i bk8: 0a 54124i bk9: 0a 54124i bk10: 0a 54124i bk11: 0a 54124i bk12: 0a 54124i bk13: 0a 54124i bk14: 0a 54124i bk15: 0a 54124i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.061856
Bank_Level_Parallism_Col = 1.063158
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.063158 

BW Util details:
bwutil = 0.001182 
total_CMD = 54124 
util_bw = 64 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 54027 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54124 
n_nop = 54058 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.001182 
Either_Row_CoL_Bus_Util = 0.001219 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000979 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000979233
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54124 n_nop=54068 n_act=2 n_pre=0 n_ref_event=0 n_req=54 n_rd=54 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009977
n_activity=283 dram_eff=0.1908
bk0: 29a 54107i bk1: 25a 54110i bk2: 0a 54124i bk3: 0a 54124i bk4: 0a 54124i bk5: 0a 54124i bk6: 0a 54124i bk7: 0a 54124i bk8: 0a 54124i bk9: 0a 54124i bk10: 0a 54124i bk11: 0a 54124i bk12: 0a 54124i bk13: 0a 54124i bk14: 0a 54124i bk15: 0a 54124i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.962963
Row_Buffer_Locality_read = 0.962963
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.011905
Bank_Level_Parallism_Col = 1.012195
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.012195 

BW Util details:
bwutil = 0.000998 
total_CMD = 54124 
util_bw = 54 
Wasted_Col = 30 
Wasted_Row = 0 
Idle = 54040 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54124 
n_nop = 54068 
Read = 54 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 54 
total_req = 54 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 54 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000998 
Either_Row_CoL_Bus_Util = 0.001035 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000942 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000942281
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54124 n_nop=54039 n_act=2 n_pre=0 n_ref_event=0 n_req=83 n_rd=83 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001534
n_activity=426 dram_eff=0.1948
bk0: 43a 54098i bk1: 40a 54096i bk2: 0a 54124i bk3: 0a 54124i bk4: 0a 54124i bk5: 0a 54124i bk6: 0a 54124i bk7: 0a 54124i bk8: 0a 54124i bk9: 0a 54124i bk10: 0a 54124i bk11: 0a 54124i bk12: 0a 54124i bk13: 0a 54124i bk14: 0a 54124i bk15: 0a 54124i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975904
Row_Buffer_Locality_read = 0.975904
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.113821
Bank_Level_Parallism_Col = 1.115703
Bank_Level_Parallism_Ready = 1.096386
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.115703 

BW Util details:
bwutil = 0.001534 
total_CMD = 54124 
util_bw = 83 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 54001 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54124 
n_nop = 54039 
Read = 83 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 83 
total_req = 83 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 83 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.001534 
Either_Row_CoL_Bus_Util = 0.001570 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000998 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000997709
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54124 n_nop=54053 n_act=2 n_pre=0 n_ref_event=0 n_req=69 n_rd=69 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001275
n_activity=337 dram_eff=0.2047
bk0: 37a 54102i bk1: 32a 54101i bk2: 0a 54124i bk3: 0a 54124i bk4: 0a 54124i bk5: 0a 54124i bk6: 0a 54124i bk7: 0a 54124i bk8: 0a 54124i bk9: 0a 54124i bk10: 0a 54124i bk11: 0a 54124i bk12: 0a 54124i bk13: 0a 54124i bk14: 0a 54124i bk15: 0a 54124i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971014
Row_Buffer_Locality_read = 0.971014
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.085714
Bank_Level_Parallism_Col = 1.087379
Bank_Level_Parallism_Ready = 1.057971
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.087379 

BW Util details:
bwutil = 0.001275 
total_CMD = 54124 
util_bw = 69 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 54019 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54124 
n_nop = 54053 
Read = 69 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 69 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.001275 
Either_Row_CoL_Bus_Util = 0.001312 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000942 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000942281
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54124 n_nop=54039 n_act=2 n_pre=0 n_ref_event=0 n_req=83 n_rd=83 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001534
n_activity=427 dram_eff=0.1944
bk0: 43a 54100i bk1: 40a 54101i bk2: 0a 54124i bk3: 0a 54124i bk4: 0a 54124i bk5: 0a 54124i bk6: 0a 54124i bk7: 0a 54124i bk8: 0a 54124i bk9: 0a 54124i bk10: 0a 54124i bk11: 0a 54124i bk12: 0a 54124i bk13: 0a 54124i bk14: 0a 54124i bk15: 0a 54124i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975904
Row_Buffer_Locality_read = 0.975904
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.056911
Bank_Level_Parallism_Col = 1.057851
Bank_Level_Parallism_Ready = 1.060241
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.057851 

BW Util details:
bwutil = 0.001534 
total_CMD = 54124 
util_bw = 83 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 54001 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54124 
n_nop = 54039 
Read = 83 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 83 
total_req = 83 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 83 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.001534 
Either_Row_CoL_Bus_Util = 0.001570 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001016 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00101619
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54124 n_nop=54053 n_act=2 n_pre=0 n_ref_event=0 n_req=69 n_rd=69 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001275
n_activity=340 dram_eff=0.2029
bk0: 37a 54100i bk1: 32a 54101i bk2: 0a 54124i bk3: 0a 54124i bk4: 0a 54124i bk5: 0a 54124i bk6: 0a 54124i bk7: 0a 54124i bk8: 0a 54124i bk9: 0a 54124i bk10: 0a 54124i bk11: 0a 54124i bk12: 0a 54124i bk13: 0a 54124i bk14: 0a 54124i bk15: 0a 54124i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971014
Row_Buffer_Locality_read = 0.971014
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.084112
Bank_Level_Parallism_Col = 1.085714
Bank_Level_Parallism_Ready = 1.072464
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.085714 

BW Util details:
bwutil = 0.001275 
total_CMD = 54124 
util_bw = 69 
Wasted_Col = 38 
Wasted_Row = 0 
Idle = 54017 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54124 
n_nop = 54053 
Read = 69 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 69 
total_req = 69 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 69 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.001275 
Either_Row_CoL_Bus_Util = 0.001312 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000979 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000979233

========= L2 cache stats =========
L2_cache_bank[0]: Access = 91, Miss = 65, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 108, Miss = 78, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 84, Miss = 60, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 71, Miss = 53, Miss_rate = 0.746, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 91, Miss = 65, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 106, Miss = 76, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 84, Miss = 60, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 70, Miss = 52, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 99, Miss = 67, Miss_rate = 0.677, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 115, Miss = 80, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 93, Miss = 62, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 82, Miss = 55, Miss_rate = 0.671, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 88, Miss = 65, Miss_rate = 0.739, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 100, Miss = 78, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 85, Miss = 60, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 78, Miss = 54, Miss_rate = 0.692, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 109, Miss = 66, Miss_rate = 0.606, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 94, Miss = 59, Miss_rate = 0.628, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 98, Miss = 61, Miss_rate = 0.622, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 60, Miss = 45, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 89, Miss = 58, Miss_rate = 0.652, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 86, Miss = 55, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 80, Miss = 54, Miss_rate = 0.675, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 59, Miss = 42, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 95, Miss = 68, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 105, Miss = 77, Miss_rate = 0.733, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 88, Miss = 63, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 64, Miss = 46, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 95, Miss = 68, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 90, Miss = 67, Miss_rate = 0.744, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 88, Miss = 63, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 64, Miss = 46, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 91, Miss = 65, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 98, Miss = 70, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 84, Miss = 60, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 70, Miss = 52, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 91, Miss = 65, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 98, Miss = 70, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 84, Miss = 60, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 70, Miss = 52, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 88, Miss = 64, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 94, Miss = 69, Miss_rate = 0.734, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 82, Miss = 59, Miss_rate = 0.720, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 69, Miss = 51, Miss_rate = 0.739, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 84, Miss = 65, Miss_rate = 0.774, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 90, Miss = 70, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 78, Miss = 60, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 65, Miss = 51, Miss_rate = 0.785, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 84, Miss = 62, Miss_rate = 0.738, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 92, Miss = 67, Miss_rate = 0.728, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 76, Miss = 57, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 63, Miss = 48, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 78, Miss = 55, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 84, Miss = 59, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 72, Miss = 51, Miss_rate = 0.708, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 59, Miss = 44, Miss_rate = 0.746, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 91, Miss = 65, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 98, Miss = 70, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 84, Miss = 60, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 70, Miss = 52, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 91, Miss = 65, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 98, Miss = 70, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 84, Miss = 60, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 70, Miss = 52, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 5439
L2_total_cache_misses = 3888
L2_total_cache_miss_rate = 0.7148
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 823
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 610
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1752
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 728
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 352
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1174
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3185
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2254
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=5439
icnt_total_pkts_simt_to_mem=5439
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 5439
Req_Network_cycles = 92139
Req_Network_injected_packets_per_cycle =       0.0590 
Req_Network_conflicts_per_cycle =       0.0022
Req_Network_conflicts_per_cycle_util =       0.1002
Req_Bank_Level_Parallism =       2.7387
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0001
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0009

Reply_Network_injected_packets_num = 5439
Reply_Network_cycles = 92139
Reply_Network_injected_packets_per_cycle =        0.0590
Reply_Network_conflicts_per_cycle =        0.0115
Reply_Network_conflicts_per_cycle_util =       0.4365
Reply_Bank_Level_Parallism =       2.2484
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0002
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0007
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 30 sec (30 sec)
gpgpu_simulation_rate = 15159 (inst/sec)
gpgpu_simulation_rate = 3071 (cycle/sec)
gpgpu_silicon_slowdown = 471182x
Processing kernel ./hw_run/rodinia_2.0-ft/9.1/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-11.traceg
-kernel name = _Z20needle_cuda_shared_2PiS_S_iiii
-kernel id = 11
-grid dim = (5,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 32
-binary version = 70
-cuda stream id = 0
Header info loaded for kernel command : ./hw_run/rodinia_2.0-ft/9.1/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-11.traceg
launching kernel name: _Z20needle_cuda_shared_2PiS_S_iiii uid: 11
GPGPU-Sim uArch: Shader 49 bind to kernel 11 '_Z20needle_cuda_shared_2PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 50 bind to kernel 11 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 51 bind to kernel 11 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 52 bind to kernel 11 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 3,0,0
GPGPU-Sim uArch: Shader 53 bind to kernel 11 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 4,0,0
Destroy streams for kernel 11: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_S_iiii 
kernel_launch_uid = 11 
gpu_sim_cycle = 9125
gpu_sim_insn = 46815
gpu_sim_insn_fp = 0
gpu_bytes_leidos = 117720
gpu_bytes_leidos_Desde_MemFetch = 191808
gpu_arithmetic_intensity = 0.00000000000000
gpu_gflops = 0.000000
gpu_ipc =       5.1304
gpu_tot_sim_cycle = 101264
gpu_tot_sim_insn = 501606
gpu_tot_ipc =       4.9534
gpu_tot_issued_cta = 54
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5625% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0608
partiton_level_parallism_total  =       0.0592
partiton_level_parallism_util =       2.7750
partiton_level_parallism_util_total  =       2.7420
L2_BW  =       2.8163 GB/Sec
L2_BW_total  =       2.7408 GB/Sec
gpu_total_sim_rate=15200

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 6048
	L1D_total_cache_misses = 5238
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 54
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1310
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 756
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 418
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1310
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3564
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2484

Total_core_cache_fail_stats:
ctas_completed 54, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
809, 
gpgpu_n_tot_thrd_icount = 501606
gpgpu_n_tot_w_icount = 43794
gpgpu_n_stall_shd_mem = 23382
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3510
gpgpu_n_mem_write_global = 2484
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 15606
gpgpu_n_store_insn = 13824
gpgpu_n_shmem_insn = 98550
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 22680
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 702
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1602	W0_Idle:679911	W0_Scoreboard:166725	W1:1818	W2:1620	W3:1620	W4:1620	W5:1620	W6:1620	W7:1620	W8:1620	W9:1620	W10:1620	W11:1620	W12:1620	W13:1620	W14:1620	W15:1620	W16:19188	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:43794	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 28080 {8:3510,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 99360 {40:2484,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 140400 {40:3510,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 19872 {8:2484,}
maxmflatency = 349 
max_icnt2mem_latency = 40 
maxmrqlatency = 24 
max_icnt2sh_latency = 8 
averagemflatency = 248 
avg_icnt2mem_latency = 26 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 2 
mrq_lat_table:658 	1728 	94 	0 	100 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3414 	2580 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	5610 	384 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	5775 	218 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	29 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5407      5407      5809         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5407      5408      5808         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5428      5428         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5427      5429         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5412      5412      5812         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5412      5415      5810         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5424      5424      5809         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5424      5427      5808         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5392      5472         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5472      5471         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5394      5823         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5823      5822         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5409      5824      5808         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5824      5824         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5416      5826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5826      5826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5460      5460         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5461      5463         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5463      5463         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5463      5464         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5467      5467         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5466      5468         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5470      5470         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5470      5471         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5436      5436         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5436      5437         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5431      5431         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5432      5434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5448      5448         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5449      5451         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5441      5441         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5441      5444         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 46.000000 43.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 40.000000 37.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 46.000000 43.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 40.000000 37.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 46.000000 43.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 40.000000 37.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 46.000000 43.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 40.000000 37.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 39.000000 42.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 36.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 36.000000 34.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 32.000000 30.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 50.000000 44.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 39.000000 38.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 50.000000 44.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 38.000000 38.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 46.000000 43.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 40.000000 37.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 46.000000 43.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 40.000000 37.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 45.000000 42.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 39.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 46.000000 43.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 40.000000 37.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 43.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 37.000000 34.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 35.000000 33.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 31.000000 29.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 46.000000 43.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 40.000000 37.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 46.000000 43.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 40.000000 37.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2580/71 = 36.338028
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        46        43         3         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        40        37         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        46        43         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        40        37         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        46        43         3         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        40        37         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        46        43         3         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        40        37         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        39        42         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        36        34         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        32        30         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        50        44         4         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        39        38         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        50        44         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        38        38         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        46        43         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        40        37         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        46        43         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        40        37         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        45        42         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        39        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        46        43         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        40        37         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        43        40         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        37        34         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        35        33         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        31        29         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        46        43         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        40        37         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        46        43         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        40        37         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2580
min_bank_accesses = 0!
chip skew: 98/60 = 1.63
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        563       563      1038    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        561       561       338    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        562       562    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        561       560    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        603       610      1021    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        618       627       530    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        526       546      1030    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        565       586       536    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        627       664    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        548       637    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        617       662    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        570       620    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        521       573       866    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        529       570    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        508       572    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        535       570    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:        564       564    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:        562       561    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:        562       563    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:        561       561    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:        560       564    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:        567       572    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:        532       535    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:        536       539    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:        568       564    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:        557       550    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:        614       609    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:        602       595    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:        562       562    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:        561       561    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:        561       562    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:        561       561    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        343       343       338         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        342       345       338         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        343       343       199         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        342       343         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        342       342       338         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        341       344       337         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        339       339       336         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        339       341       339         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        334       349         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        349       349         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        342       335         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        335       336         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        344       336       337         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        336       335       196         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        342       337         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        337       336         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        343       343         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        343       344         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        344       344         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        343       345         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        347       347         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        346       347         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        347       347         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        346       346         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        342       343         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        342       345         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        341       341         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        344       344         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        341       341         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        343       344         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        343       343         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        341       345         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59485 n_nop=59390 n_act=3 n_pre=0 n_ref_event=0 n_req=92 n_rd=92 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001547
n_activity=514 dram_eff=0.179
bk0: 46a 59463i bk1: 43a 59460i bk2: 3a 59473i bk3: 0a 59485i bk4: 0a 59485i bk5: 0a 59485i bk6: 0a 59485i bk7: 0a 59485i bk8: 0a 59485i bk9: 0a 59485i bk10: 0a 59485i bk11: 0a 59485i bk12: 0a 59485i bk13: 0a 59485i bk14: 0a 59485i bk15: 0a 59485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967391
Row_Buffer_Locality_read = 0.967391
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.086331
Bank_Level_Parallism_Col = 1.088235
Bank_Level_Parallism_Ready = 1.065217
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.088235 

BW Util details:
bwutil = 0.001547 
total_CMD = 59485 
util_bw = 92 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 59346 

BW Util Bottlenecks: 
RCDc_limit = 31 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59485 
n_nop = 59390 
Read = 92 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 92 
total_req = 92 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 92 
Row_Bus_Util =  0.000050 
CoL_Bus_Util = 0.001547 
Either_Row_CoL_Bus_Util = 0.001597 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000874 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00087417
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59485 n_nop=59404 n_act=3 n_pre=0 n_ref_event=0 n_req=78 n_rd=78 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001311
n_activity=400 dram_eff=0.195
bk0: 40a 59467i bk1: 37a 59467i bk2: 1a 59473i bk3: 0a 59485i bk4: 0a 59485i bk5: 0a 59485i bk6: 0a 59485i bk7: 0a 59485i bk8: 0a 59485i bk9: 0a 59485i bk10: 0a 59485i bk11: 0a 59485i bk12: 0a 59485i bk13: 0a 59485i bk14: 0a 59485i bk15: 0a 59485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961538
Row_Buffer_Locality_read = 0.961538
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.058824
Bank_Level_Parallism_Col = 1.060345
Bank_Level_Parallism_Ready = 1.025641
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.060345 

BW Util details:
bwutil = 0.001311 
total_CMD = 59485 
util_bw = 78 
Wasted_Col = 41 
Wasted_Row = 0 
Idle = 59366 

BW Util Bottlenecks: 
RCDc_limit = 31 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59485 
n_nop = 59404 
Read = 78 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 78 
total_req = 78 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 78 
Row_Bus_Util =  0.000050 
CoL_Bus_Util = 0.001311 
Either_Row_CoL_Bus_Util = 0.001362 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000874 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00087417
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59485 n_nop=59394 n_act=2 n_pre=0 n_ref_event=0 n_req=89 n_rd=89 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001496
n_activity=482 dram_eff=0.1846
bk0: 46a 59465i bk1: 43a 59464i bk2: 0a 59485i bk3: 0a 59485i bk4: 0a 59485i bk5: 0a 59485i bk6: 0a 59485i bk7: 0a 59485i bk8: 0a 59485i bk9: 0a 59485i bk10: 0a 59485i bk11: 0a 59485i bk12: 0a 59485i bk13: 0a 59485i bk14: 0a 59485i bk15: 0a 59485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977528
Row_Buffer_Locality_read = 0.977528
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.048387
Bank_Level_Parallism_Col = 1.049180
Bank_Level_Parallism_Ready = 1.044944
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.049180 

BW Util details:
bwutil = 0.001496 
total_CMD = 59485 
util_bw = 89 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 59361 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59485 
n_nop = 59394 
Read = 89 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 89 
total_req = 89 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 89 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.001496 
Either_Row_CoL_Bus_Util = 0.001530 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000857 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000857359
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59485 n_nop=59406 n_act=2 n_pre=0 n_ref_event=0 n_req=77 n_rd=77 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001294
n_activity=383 dram_eff=0.201
bk0: 40a 59464i bk1: 37a 59461i bk2: 0a 59485i bk3: 0a 59485i bk4: 0a 59485i bk5: 0a 59485i bk6: 0a 59485i bk7: 0a 59485i bk8: 0a 59485i bk9: 0a 59485i bk10: 0a 59485i bk11: 0a 59485i bk12: 0a 59485i bk13: 0a 59485i bk14: 0a 59485i bk15: 0a 59485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974026
Row_Buffer_Locality_read = 0.974026
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.070175
Bank_Level_Parallism_Col = 1.071429
Bank_Level_Parallism_Ready = 1.077922
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.071429 

BW Util details:
bwutil = 0.001294 
total_CMD = 59485 
util_bw = 77 
Wasted_Col = 37 
Wasted_Row = 0 
Idle = 59371 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59485 
n_nop = 59406 
Read = 77 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 77 
total_req = 77 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 77 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.001294 
Either_Row_CoL_Bus_Util = 0.001328 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000857 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000857359
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59485 n_nop=59390 n_act=3 n_pre=0 n_ref_event=0 n_req=92 n_rd=92 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001547
n_activity=494 dram_eff=0.1862
bk0: 46a 59465i bk1: 43a 59462i bk2: 3a 59473i bk3: 0a 59485i bk4: 0a 59485i bk5: 0a 59485i bk6: 0a 59485i bk7: 0a 59485i bk8: 0a 59485i bk9: 0a 59485i bk10: 0a 59485i bk11: 0a 59485i bk12: 0a 59485i bk13: 0a 59485i bk14: 0a 59485i bk15: 0a 59485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967391
Row_Buffer_Locality_read = 0.967391
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.057554
Bank_Level_Parallism_Col = 1.058824
Bank_Level_Parallism_Ready = 1.054348
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.058824 

BW Util details:
bwutil = 0.001547 
total_CMD = 59485 
util_bw = 92 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 59346 

BW Util Bottlenecks: 
RCDc_limit = 33 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59485 
n_nop = 59390 
Read = 92 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 92 
total_req = 92 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 92 
Row_Bus_Util =  0.000050 
CoL_Bus_Util = 0.001547 
Either_Row_CoL_Bus_Util = 0.001597 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000841 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000840548
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59485 n_nop=59404 n_act=3 n_pre=0 n_ref_event=0 n_req=78 n_rd=78 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001311
n_activity=408 dram_eff=0.1912
bk0: 40a 59469i bk1: 37a 59465i bk2: 1a 59473i bk3: 0a 59485i bk4: 0a 59485i bk5: 0a 59485i bk6: 0a 59485i bk7: 0a 59485i bk8: 0a 59485i bk9: 0a 59485i bk10: 0a 59485i bk11: 0a 59485i bk12: 0a 59485i bk13: 0a 59485i bk14: 0a 59485i bk15: 0a 59485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961538
Row_Buffer_Locality_read = 0.961538
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.076923
Bank_Level_Parallism_Col = 1.078947
Bank_Level_Parallism_Ready = 1.038462
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.078947 

BW Util details:
bwutil = 0.001311 
total_CMD = 59485 
util_bw = 78 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 59368 

BW Util Bottlenecks: 
RCDc_limit = 31 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59485 
n_nop = 59404 
Read = 78 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 78 
total_req = 78 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 78 
Row_Bus_Util =  0.000050 
CoL_Bus_Util = 0.001311 
Either_Row_CoL_Bus_Util = 0.001362 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000891 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000890981
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59485 n_nop=59390 n_act=3 n_pre=0 n_ref_event=0 n_req=92 n_rd=92 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001547
n_activity=498 dram_eff=0.1847
bk0: 46a 59466i bk1: 43a 59466i bk2: 3a 59473i bk3: 0a 59485i bk4: 0a 59485i bk5: 0a 59485i bk6: 0a 59485i bk7: 0a 59485i bk8: 0a 59485i bk9: 0a 59485i bk10: 0a 59485i bk11: 0a 59485i bk12: 0a 59485i bk13: 0a 59485i bk14: 0a 59485i bk15: 0a 59485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967391
Row_Buffer_Locality_read = 0.967391
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.051852
Bank_Level_Parallism_Col = 1.053030
Bank_Level_Parallism_Ready = 1.032609
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.053030 

BW Util details:
bwutil = 0.001547 
total_CMD = 59485 
util_bw = 92 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 59350 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59485 
n_nop = 59390 
Read = 92 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 92 
total_req = 92 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 92 
Row_Bus_Util =  0.000050 
CoL_Bus_Util = 0.001547 
Either_Row_CoL_Bus_Util = 0.001597 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000437 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000437085
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59485 n_nop=59404 n_act=3 n_pre=0 n_ref_event=0 n_req=78 n_rd=78 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001311
n_activity=407 dram_eff=0.1916
bk0: 40a 59463i bk1: 37a 59464i bk2: 1a 59473i bk3: 0a 59485i bk4: 0a 59485i bk5: 0a 59485i bk6: 0a 59485i bk7: 0a 59485i bk8: 0a 59485i bk9: 0a 59485i bk10: 0a 59485i bk11: 0a 59485i bk12: 0a 59485i bk13: 0a 59485i bk14: 0a 59485i bk15: 0a 59485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.961538
Row_Buffer_Locality_read = 0.961538
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.136752
Bank_Level_Parallism_Col = 1.140351
Bank_Level_Parallism_Ready = 1.064103
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.140351 

BW Util details:
bwutil = 0.001311 
total_CMD = 59485 
util_bw = 78 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 59368 

BW Util Bottlenecks: 
RCDc_limit = 31 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59485 
n_nop = 59404 
Read = 78 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 78 
total_req = 78 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 78 
Row_Bus_Util =  0.000050 
CoL_Bus_Util = 0.001311 
Either_Row_CoL_Bus_Util = 0.001362 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000488 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000487518
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59485 n_nop=59402 n_act=2 n_pre=0 n_ref_event=0 n_req=81 n_rd=81 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001362
n_activity=515 dram_eff=0.1573
bk0: 39a 59468i bk1: 42a 59468i bk2: 0a 59485i bk3: 0a 59485i bk4: 0a 59485i bk5: 0a 59485i bk6: 0a 59485i bk7: 0a 59485i bk8: 0a 59485i bk9: 0a 59485i bk10: 0a 59485i bk11: 0a 59485i bk12: 0a 59485i bk13: 0a 59485i bk14: 0a 59485i bk15: 0a 59485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975309
Row_Buffer_Locality_read = 0.975309
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001362 
total_CMD = 59485 
util_bw = 81 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 59370 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59485 
n_nop = 59402 
Read = 81 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 81 
total_req = 81 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 81 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.001362 
Either_Row_CoL_Bus_Util = 0.001395 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000504 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000504329
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59485 n_nop=59411 n_act=2 n_pre=0 n_ref_event=0 n_req=72 n_rd=72 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00121
n_activity=475 dram_eff=0.1516
bk0: 36a 59466i bk1: 36a 59461i bk2: 0a 59485i bk3: 0a 59485i bk4: 0a 59485i bk5: 0a 59485i bk6: 0a 59485i bk7: 0a 59485i bk8: 0a 59485i bk9: 0a 59485i bk10: 0a 59485i bk11: 0a 59485i bk12: 0a 59485i bk13: 0a 59485i bk14: 0a 59485i bk15: 0a 59485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972222
Row_Buffer_Locality_read = 0.972222
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.026786
Bank_Level_Parallism_Col = 1.027273
Bank_Level_Parallism_Ready = 1.027778
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.027273 

BW Util details:
bwutil = 0.001210 
total_CMD = 59485 
util_bw = 72 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 59373 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59485 
n_nop = 59411 
Read = 72 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 72 
total_req = 72 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 72 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.001210 
Either_Row_CoL_Bus_Util = 0.001244 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000975 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000975036
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59485 n_nop=59413 n_act=2 n_pre=0 n_ref_event=0 n_req=70 n_rd=70 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001177
n_activity=380 dram_eff=0.1842
bk0: 36a 59468i bk1: 34a 59470i bk2: 0a 59485i bk3: 0a 59485i bk4: 0a 59485i bk5: 0a 59485i bk6: 0a 59485i bk7: 0a 59485i bk8: 0a 59485i bk9: 0a 59485i bk10: 0a 59485i bk11: 0a 59485i bk12: 0a 59485i bk13: 0a 59485i bk14: 0a 59485i bk15: 0a 59485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971429
Row_Buffer_Locality_read = 0.971429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.009901
Bank_Level_Parallism_Col = 1.010101
Bank_Level_Parallism_Ready = 1.014286
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.010101 

BW Util details:
bwutil = 0.001177 
total_CMD = 59485 
util_bw = 70 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 59384 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59485 
n_nop = 59413 
Read = 70 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 70 
total_req = 70 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 70 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.001177 
Either_Row_CoL_Bus_Util = 0.001210 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000437 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000437085
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59485 n_nop=59421 n_act=2 n_pre=0 n_ref_event=0 n_req=62 n_rd=62 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001042
n_activity=343 dram_eff=0.1808
bk0: 32a 59465i bk1: 30a 59467i bk2: 0a 59485i bk3: 0a 59485i bk4: 0a 59485i bk5: 0a 59485i bk6: 0a 59485i bk7: 0a 59485i bk8: 0a 59485i bk9: 0a 59485i bk10: 0a 59485i bk11: 0a 59485i bk12: 0a 59485i bk13: 0a 59485i bk14: 0a 59485i bk15: 0a 59485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967742
Row_Buffer_Locality_read = 0.967742
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.052632
Bank_Level_Parallism_Col = 1.053763
Bank_Level_Parallism_Ready = 1.048387
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.053763 

BW Util details:
bwutil = 0.001042 
total_CMD = 59485 
util_bw = 62 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 59390 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59485 
n_nop = 59421 
Read = 62 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 62 
total_req = 62 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 62 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.001042 
Either_Row_CoL_Bus_Util = 0.001076 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000067 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.72438e-05
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59485 n_nop=59384 n_act=3 n_pre=0 n_ref_event=0 n_req=98 n_rd=98 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001647
n_activity=526 dram_eff=0.1863
bk0: 50a 59460i bk1: 44a 59460i bk2: 4a 59473i bk3: 0a 59485i bk4: 0a 59485i bk5: 0a 59485i bk6: 0a 59485i bk7: 0a 59485i bk8: 0a 59485i bk9: 0a 59485i bk10: 0a 59485i bk11: 0a 59485i bk12: 0a 59485i bk13: 0a 59485i bk14: 0a 59485i bk15: 0a 59485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969388
Row_Buffer_Locality_read = 0.969388
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.073825
Bank_Level_Parallism_Col = 1.075342
Bank_Level_Parallism_Ready = 1.071429
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.075342 

BW Util details:
bwutil = 0.001647 
total_CMD = 59485 
util_bw = 98 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 59336 

BW Util Bottlenecks: 
RCDc_limit = 33 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59485 
n_nop = 59384 
Read = 98 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 98 
total_req = 98 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 98 
Row_Bus_Util =  0.000050 
CoL_Bus_Util = 0.001647 
Either_Row_CoL_Bus_Util = 0.001698 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000572 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000571573
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59485 n_nop=59406 n_act=2 n_pre=0 n_ref_event=0 n_req=77 n_rd=77 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001294
n_activity=437 dram_eff=0.1762
bk0: 39a 59466i bk1: 38a 59463i bk2: 0a 59485i bk3: 0a 59485i bk4: 0a 59485i bk5: 0a 59485i bk6: 0a 59485i bk7: 0a 59485i bk8: 0a 59485i bk9: 0a 59485i bk10: 0a 59485i bk11: 0a 59485i bk12: 0a 59485i bk13: 0a 59485i bk14: 0a 59485i bk15: 0a 59485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974026
Row_Buffer_Locality_read = 0.974026
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.044248
Bank_Level_Parallism_Col = 1.045045
Bank_Level_Parallism_Ready = 1.051948
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.045045 

BW Util details:
bwutil = 0.001294 
total_CMD = 59485 
util_bw = 77 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 59372 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59485 
n_nop = 59406 
Read = 77 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 77 
total_req = 77 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 77 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.001294 
Either_Row_CoL_Bus_Util = 0.001328 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000067 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.72438e-05
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59485 n_nop=59389 n_act=2 n_pre=0 n_ref_event=0 n_req=94 n_rd=94 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00158
n_activity=492 dram_eff=0.1911
bk0: 50a 59456i bk1: 44a 59456i bk2: 0a 59485i bk3: 0a 59485i bk4: 0a 59485i bk5: 0a 59485i bk6: 0a 59485i bk7: 0a 59485i bk8: 0a 59485i bk9: 0a 59485i bk10: 0a 59485i bk11: 0a 59485i bk12: 0a 59485i bk13: 0a 59485i bk14: 0a 59485i bk15: 0a 59485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978723
Row_Buffer_Locality_read = 0.978723
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.101449
Bank_Level_Parallism_Col = 1.102941
Bank_Level_Parallism_Ready = 1.095745
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.102941 

BW Util details:
bwutil = 0.001580 
total_CMD = 59485 
util_bw = 94 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 59347 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59485 
n_nop = 59389 
Read = 94 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 94 
total_req = 94 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 94 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.001580 
Either_Row_CoL_Bus_Util = 0.001614 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000572 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000571573
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59485 n_nop=59407 n_act=2 n_pre=0 n_ref_event=0 n_req=76 n_rd=76 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001278
n_activity=415 dram_eff=0.1831
bk0: 38a 59463i bk1: 38a 59460i bk2: 0a 59485i bk3: 0a 59485i bk4: 0a 59485i bk5: 0a 59485i bk6: 0a 59485i bk7: 0a 59485i bk8: 0a 59485i bk9: 0a 59485i bk10: 0a 59485i bk11: 0a 59485i bk12: 0a 59485i bk13: 0a 59485i bk14: 0a 59485i bk15: 0a 59485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973684
Row_Buffer_Locality_read = 0.973684
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.078947
Bank_Level_Parallism_Col = 1.080357
Bank_Level_Parallism_Ready = 1.078947
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.080357 

BW Util details:
bwutil = 0.001278 
total_CMD = 59485 
util_bw = 76 
Wasted_Col = 38 
Wasted_Row = 0 
Idle = 59371 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59485 
n_nop = 59407 
Read = 76 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 76 
total_req = 76 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 76 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.001278 
Either_Row_CoL_Bus_Util = 0.001311 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000118 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000117677
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59485 n_nop=59394 n_act=2 n_pre=0 n_ref_event=0 n_req=89 n_rd=89 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001496
n_activity=460 dram_eff=0.1935
bk0: 46a 59460i bk1: 43a 59460i bk2: 0a 59485i bk3: 0a 59485i bk4: 0a 59485i bk5: 0a 59485i bk6: 0a 59485i bk7: 0a 59485i bk8: 0a 59485i bk9: 0a 59485i bk10: 0a 59485i bk11: 0a 59485i bk12: 0a 59485i bk13: 0a 59485i bk14: 0a 59485i bk15: 0a 59485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977528
Row_Buffer_Locality_read = 0.977528
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.069231
Bank_Level_Parallism_Col = 1.070312
Bank_Level_Parallism_Ready = 1.078652
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.070312 

BW Util details:
bwutil = 0.001496 
total_CMD = 59485 
util_bw = 89 
Wasted_Col = 41 
Wasted_Row = 0 
Idle = 59355 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59485 
n_nop = 59394 
Read = 89 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 89 
total_req = 89 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 89 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.001496 
Either_Row_CoL_Bus_Util = 0.001530 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000992 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000991847
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59485 n_nop=59406 n_act=2 n_pre=0 n_ref_event=0 n_req=77 n_rd=77 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001294
n_activity=378 dram_eff=0.2037
bk0: 40a 59465i bk1: 37a 59465i bk2: 0a 59485i bk3: 0a 59485i bk4: 0a 59485i bk5: 0a 59485i bk6: 0a 59485i bk7: 0a 59485i bk8: 0a 59485i bk9: 0a 59485i bk10: 0a 59485i bk11: 0a 59485i bk12: 0a 59485i bk13: 0a 59485i bk14: 0a 59485i bk15: 0a 59485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974026
Row_Buffer_Locality_read = 0.974026
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.026316
Bank_Level_Parallism_Col = 1.026786
Bank_Level_Parallism_Ready = 1.025974
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.026786 

BW Util details:
bwutil = 0.001294 
total_CMD = 59485 
util_bw = 77 
Wasted_Col = 37 
Wasted_Row = 0 
Idle = 59371 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59485 
n_nop = 59406 
Read = 77 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 77 
total_req = 77 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 77 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.001294 
Either_Row_CoL_Bus_Util = 0.001328 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000857 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000857359
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59485 n_nop=59394 n_act=2 n_pre=0 n_ref_event=0 n_req=89 n_rd=89 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001496
n_activity=458 dram_eff=0.1943
bk0: 46a 59460i bk1: 43a 59456i bk2: 0a 59485i bk3: 0a 59485i bk4: 0a 59485i bk5: 0a 59485i bk6: 0a 59485i bk7: 0a 59485i bk8: 0a 59485i bk9: 0a 59485i bk10: 0a 59485i bk11: 0a 59485i bk12: 0a 59485i bk13: 0a 59485i bk14: 0a 59485i bk15: 0a 59485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977528
Row_Buffer_Locality_read = 0.977528
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.117188
Bank_Level_Parallism_Col = 1.119048
Bank_Level_Parallism_Ready = 1.089888
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.119048 

BW Util details:
bwutil = 0.001496 
total_CMD = 59485 
util_bw = 89 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 59357 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59485 
n_nop = 59394 
Read = 89 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 89 
total_req = 89 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 89 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.001496 
Either_Row_CoL_Bus_Util = 0.001530 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000958 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000958225
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59485 n_nop=59406 n_act=2 n_pre=0 n_ref_event=0 n_req=77 n_rd=77 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001294
n_activity=375 dram_eff=0.2053
bk0: 40a 59462i bk1: 37a 59460i bk2: 0a 59485i bk3: 0a 59485i bk4: 0a 59485i bk5: 0a 59485i bk6: 0a 59485i bk7: 0a 59485i bk8: 0a 59485i bk9: 0a 59485i bk10: 0a 59485i bk11: 0a 59485i bk12: 0a 59485i bk13: 0a 59485i bk14: 0a 59485i bk15: 0a 59485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974026
Row_Buffer_Locality_read = 0.974026
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.096491
Bank_Level_Parallism_Col = 1.098214
Bank_Level_Parallism_Ready = 1.064935
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.098214 

BW Util details:
bwutil = 0.001294 
total_CMD = 59485 
util_bw = 77 
Wasted_Col = 37 
Wasted_Row = 0 
Idle = 59371 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59485 
n_nop = 59406 
Read = 77 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 77 
total_req = 77 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 77 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.001294 
Either_Row_CoL_Bus_Util = 0.001328 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000908 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000907792
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59485 n_nop=59396 n_act=2 n_pre=0 n_ref_event=0 n_req=87 n_rd=87 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001463
n_activity=447 dram_eff=0.1946
bk0: 45a 59464i bk1: 42a 59456i bk2: 0a 59485i bk3: 0a 59485i bk4: 0a 59485i bk5: 0a 59485i bk6: 0a 59485i bk7: 0a 59485i bk8: 0a 59485i bk9: 0a 59485i bk10: 0a 59485i bk11: 0a 59485i bk12: 0a 59485i bk13: 0a 59485i bk14: 0a 59485i bk15: 0a 59485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977012
Row_Buffer_Locality_read = 0.977012
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.087302
Bank_Level_Parallism_Col = 1.088710
Bank_Level_Parallism_Ready = 1.091954
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.088710 

BW Util details:
bwutil = 0.001463 
total_CMD = 59485 
util_bw = 87 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 59359 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59485 
n_nop = 59396 
Read = 87 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 87 
total_req = 87 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 87 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.001463 
Either_Row_CoL_Bus_Util = 0.001496 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000958 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000958225
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59485 n_nop=59408 n_act=2 n_pre=0 n_ref_event=0 n_req=75 n_rd=75 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001261
n_activity=363 dram_eff=0.2066
bk0: 39a 59463i bk1: 36a 59453i bk2: 0a 59485i bk3: 0a 59485i bk4: 0a 59485i bk5: 0a 59485i bk6: 0a 59485i bk7: 0a 59485i bk8: 0a 59485i bk9: 0a 59485i bk10: 0a 59485i bk11: 0a 59485i bk12: 0a 59485i bk13: 0a 59485i bk14: 0a 59485i bk15: 0a 59485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.973333
Row_Buffer_Locality_read = 0.973333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.121739
Bank_Level_Parallism_Col = 1.123894
Bank_Level_Parallism_Ready = 1.093333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.123894 

BW Util details:
bwutil = 0.001261 
total_CMD = 59485 
util_bw = 75 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 59370 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59485 
n_nop = 59408 
Read = 75 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 75 
total_req = 75 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 75 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.001261 
Either_Row_CoL_Bus_Util = 0.001294 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000958 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000958225
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59485 n_nop=59394 n_act=2 n_pre=0 n_ref_event=0 n_req=89 n_rd=89 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001496
n_activity=452 dram_eff=0.1969
bk0: 46a 59462i bk1: 43a 59456i bk2: 0a 59485i bk3: 0a 59485i bk4: 0a 59485i bk5: 0a 59485i bk6: 0a 59485i bk7: 0a 59485i bk8: 0a 59485i bk9: 0a 59485i bk10: 0a 59485i bk11: 0a 59485i bk12: 0a 59485i bk13: 0a 59485i bk14: 0a 59485i bk15: 0a 59485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977528
Row_Buffer_Locality_read = 0.977528
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.110236
Bank_Level_Parallism_Col = 1.112000
Bank_Level_Parallism_Ready = 1.089888
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.112000 

BW Util details:
bwutil = 0.001496 
total_CMD = 59485 
util_bw = 89 
Wasted_Col = 38 
Wasted_Row = 0 
Idle = 59358 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59485 
n_nop = 59394 
Read = 89 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 89 
total_req = 89 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 89 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.001496 
Either_Row_CoL_Bus_Util = 0.001530 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000656 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000655627
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59485 n_nop=59406 n_act=2 n_pre=0 n_ref_event=0 n_req=77 n_rd=77 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001294
n_activity=372 dram_eff=0.207
bk0: 40a 59459i bk1: 37a 59456i bk2: 0a 59485i bk3: 0a 59485i bk4: 0a 59485i bk5: 0a 59485i bk6: 0a 59485i bk7: 0a 59485i bk8: 0a 59485i bk9: 0a 59485i bk10: 0a 59485i bk11: 0a 59485i bk12: 0a 59485i bk13: 0a 59485i bk14: 0a 59485i bk15: 0a 59485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974026
Row_Buffer_Locality_read = 0.974026
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.137931
Bank_Level_Parallism_Col = 1.140351
Bank_Level_Parallism_Ready = 1.116883
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.140351 

BW Util details:
bwutil = 0.001294 
total_CMD = 59485 
util_bw = 77 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 59369 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59485 
n_nop = 59406 
Read = 77 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 77 
total_req = 77 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 77 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.001294 
Either_Row_CoL_Bus_Util = 0.001328 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000656 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000655627
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59485 n_nop=59400 n_act=2 n_pre=0 n_ref_event=0 n_req=83 n_rd=83 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001395
n_activity=444 dram_eff=0.1869
bk0: 43a 59466i bk1: 40a 59461i bk2: 0a 59485i bk3: 0a 59485i bk4: 0a 59485i bk5: 0a 59485i bk6: 0a 59485i bk7: 0a 59485i bk8: 0a 59485i bk9: 0a 59485i bk10: 0a 59485i bk11: 0a 59485i bk12: 0a 59485i bk13: 0a 59485i bk14: 0a 59485i bk15: 0a 59485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975904
Row_Buffer_Locality_read = 0.975904
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.086207
Bank_Level_Parallism_Col = 1.087719
Bank_Level_Parallism_Ready = 1.060241
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.087719 

BW Util details:
bwutil = 0.001395 
total_CMD = 59485 
util_bw = 83 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 59369 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59485 
n_nop = 59400 
Read = 83 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 83 
total_req = 83 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 83 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.001395 
Either_Row_CoL_Bus_Util = 0.001429 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000941 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000941414
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59485 n_nop=59412 n_act=2 n_pre=0 n_ref_event=0 n_req=71 n_rd=71 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001194
n_activity=370 dram_eff=0.1919
bk0: 37a 59465i bk1: 34a 59462i bk2: 0a 59485i bk3: 0a 59485i bk4: 0a 59485i bk5: 0a 59485i bk6: 0a 59485i bk7: 0a 59485i bk8: 0a 59485i bk9: 0a 59485i bk10: 0a 59485i bk11: 0a 59485i bk12: 0a 59485i bk13: 0a 59485i bk14: 0a 59485i bk15: 0a 59485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971831
Row_Buffer_Locality_read = 0.971831
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.085714
Bank_Level_Parallism_Col = 1.087379
Bank_Level_Parallism_Ready = 1.056338
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.087379 

BW Util details:
bwutil = 0.001194 
total_CMD = 59485 
util_bw = 71 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 59380 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59485 
n_nop = 59412 
Read = 71 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 71 
total_req = 71 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 71 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.001194 
Either_Row_CoL_Bus_Util = 0.001227 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000925 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000924603
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59485 n_nop=59415 n_act=2 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001143
n_activity=347 dram_eff=0.196
bk0: 35a 59466i bk1: 33a 59465i bk2: 0a 59485i bk3: 0a 59485i bk4: 0a 59485i bk5: 0a 59485i bk6: 0a 59485i bk7: 0a 59485i bk8: 0a 59485i bk9: 0a 59485i bk10: 0a 59485i bk11: 0a 59485i bk12: 0a 59485i bk13: 0a 59485i bk14: 0a 59485i bk15: 0a 59485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.059406
Bank_Level_Parallism_Col = 1.060606
Bank_Level_Parallism_Ready = 1.029412
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.060606 

BW Util details:
bwutil = 0.001143 
total_CMD = 59485 
util_bw = 68 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 59384 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59485 
n_nop = 59415 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 68 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.001143 
Either_Row_CoL_Bus_Util = 0.001177 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000891 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000890981
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59485 n_nop=59423 n_act=2 n_pre=0 n_ref_event=0 n_req=60 n_rd=60 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001009
n_activity=315 dram_eff=0.1905
bk0: 31a 59467i bk1: 29a 59469i bk2: 0a 59485i bk3: 0a 59485i bk4: 0a 59485i bk5: 0a 59485i bk6: 0a 59485i bk7: 0a 59485i bk8: 0a 59485i bk9: 0a 59485i bk10: 0a 59485i bk11: 0a 59485i bk12: 0a 59485i bk13: 0a 59485i bk14: 0a 59485i bk15: 0a 59485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.966667
Row_Buffer_Locality_read = 0.966667
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.032967
Bank_Level_Parallism_Col = 1.033708
Bank_Level_Parallism_Ready = 1.016667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.033708 

BW Util details:
bwutil = 0.001009 
total_CMD = 59485 
util_bw = 60 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 59394 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59485 
n_nop = 59423 
Read = 60 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 60 
total_req = 60 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 60 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.001009 
Either_Row_CoL_Bus_Util = 0.001042 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000857 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000857359
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59485 n_nop=59394 n_act=2 n_pre=0 n_ref_event=0 n_req=89 n_rd=89 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001496
n_activity=457 dram_eff=0.1947
bk0: 46a 59459i bk1: 43a 59457i bk2: 0a 59485i bk3: 0a 59485i bk4: 0a 59485i bk5: 0a 59485i bk6: 0a 59485i bk7: 0a 59485i bk8: 0a 59485i bk9: 0a 59485i bk10: 0a 59485i bk11: 0a 59485i bk12: 0a 59485i bk13: 0a 59485i bk14: 0a 59485i bk15: 0a 59485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977528
Row_Buffer_Locality_read = 0.977528
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.108527
Bank_Level_Parallism_Col = 1.110236
Bank_Level_Parallism_Ready = 1.089888
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.110236 

BW Util details:
bwutil = 0.001496 
total_CMD = 59485 
util_bw = 89 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 59356 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59485 
n_nop = 59394 
Read = 89 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 89 
total_req = 89 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 89 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.001496 
Either_Row_CoL_Bus_Util = 0.001530 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000908 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000907792
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59485 n_nop=59406 n_act=2 n_pre=0 n_ref_event=0 n_req=77 n_rd=77 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001294
n_activity=373 dram_eff=0.2064
bk0: 40a 59463i bk1: 37a 59461i bk2: 0a 59485i bk3: 0a 59485i bk4: 0a 59485i bk5: 0a 59485i bk6: 0a 59485i bk7: 0a 59485i bk8: 0a 59485i bk9: 0a 59485i bk10: 0a 59485i bk11: 0a 59485i bk12: 0a 59485i bk13: 0a 59485i bk14: 0a 59485i bk15: 0a 59485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974026
Row_Buffer_Locality_read = 0.974026
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.078947
Bank_Level_Parallism_Col = 1.080357
Bank_Level_Parallism_Ready = 1.051948
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.080357 

BW Util details:
bwutil = 0.001294 
total_CMD = 59485 
util_bw = 77 
Wasted_Col = 37 
Wasted_Row = 0 
Idle = 59371 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59485 
n_nop = 59406 
Read = 77 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 77 
total_req = 77 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 77 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.001294 
Either_Row_CoL_Bus_Util = 0.001328 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000857 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000857359
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59485 n_nop=59394 n_act=2 n_pre=0 n_ref_event=0 n_req=89 n_rd=89 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001496
n_activity=457 dram_eff=0.1947
bk0: 46a 59461i bk1: 43a 59462i bk2: 0a 59485i bk3: 0a 59485i bk4: 0a 59485i bk5: 0a 59485i bk6: 0a 59485i bk7: 0a 59485i bk8: 0a 59485i bk9: 0a 59485i bk10: 0a 59485i bk11: 0a 59485i bk12: 0a 59485i bk13: 0a 59485i bk14: 0a 59485i bk15: 0a 59485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977528
Row_Buffer_Locality_read = 0.977528
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.054264
Bank_Level_Parallism_Col = 1.055118
Bank_Level_Parallism_Ready = 1.056180
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.055118 

BW Util details:
bwutil = 0.001496 
total_CMD = 59485 
util_bw = 89 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 59356 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59485 
n_nop = 59394 
Read = 89 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 89 
total_req = 89 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 89 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.001496 
Either_Row_CoL_Bus_Util = 0.001530 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000925 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000924603
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59485 n_nop=59406 n_act=2 n_pre=0 n_ref_event=0 n_req=77 n_rd=77 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001294
n_activity=374 dram_eff=0.2059
bk0: 40a 59460i bk1: 37a 59457i bk2: 0a 59485i bk3: 0a 59485i bk4: 0a 59485i bk5: 0a 59485i bk6: 0a 59485i bk7: 0a 59485i bk8: 0a 59485i bk9: 0a 59485i bk10: 0a 59485i bk11: 0a 59485i bk12: 0a 59485i bk13: 0a 59485i bk14: 0a 59485i bk15: 0a 59485i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974026
Row_Buffer_Locality_read = 0.974026
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.111111
Bank_Level_Parallism_Col = 1.113043
Bank_Level_Parallism_Ready = 1.090909
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.113043 

BW Util details:
bwutil = 0.001294 
total_CMD = 59485 
util_bw = 77 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 59368 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59485 
n_nop = 59406 
Read = 77 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 77 
total_req = 77 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 77 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.001294 
Either_Row_CoL_Bus_Util = 0.001328 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000891 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000890981

========= L2 cache stats =========
L2_cache_bank[0]: Access = 98, Miss = 70, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 119, Miss = 86, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 91, Miss = 65, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 85, Miss = 61, Miss_rate = 0.718, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 98, Miss = 70, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 116, Miss = 83, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 91, Miss = 65, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 84, Miss = 60, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 109, Miss = 72, Miss_rate = 0.661, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 129, Miss = 87, Miss_rate = 0.674, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 103, Miss = 67, Miss_rate = 0.650, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 99, Miss = 63, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 95, Miss = 70, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 111, Miss = 86, Miss_rate = 0.775, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 92, Miss = 65, Miss_rate = 0.707, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 91, Miss = 61, Miss_rate = 0.670, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 116, Miss = 71, Miss_rate = 0.612, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 101, Miss = 63, Miss_rate = 0.624, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 105, Miss = 66, Miss_rate = 0.629, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 67, Miss = 49, Miss_rate = 0.731, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 94, Miss = 62, Miss_rate = 0.660, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 91, Miss = 59, Miss_rate = 0.648, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 85, Miss = 58, Miss_rate = 0.682, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 64, Miss = 46, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 102, Miss = 73, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 117, Miss = 85, Miss_rate = 0.726, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 95, Miss = 68, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 76, Miss = 53, Miss_rate = 0.697, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 102, Miss = 73, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 99, Miss = 74, Miss_rate = 0.747, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 95, Miss = 68, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 74, Miss = 51, Miss_rate = 0.689, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 98, Miss = 70, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 105, Miss = 75, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 91, Miss = 65, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 84, Miss = 60, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 98, Miss = 70, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 105, Miss = 75, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 91, Miss = 65, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 84, Miss = 60, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 95, Miss = 69, Miss_rate = 0.726, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 101, Miss = 74, Miss_rate = 0.733, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 89, Miss = 64, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 83, Miss = 59, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 91, Miss = 70, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 97, Miss = 75, Miss_rate = 0.773, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 85, Miss = 65, Miss_rate = 0.765, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 79, Miss = 60, Miss_rate = 0.759, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 91, Miss = 67, Miss_rate = 0.736, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 99, Miss = 72, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 83, Miss = 62, Miss_rate = 0.747, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 75, Miss = 57, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 83, Miss = 59, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 89, Miss = 63, Miss_rate = 0.708, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 77, Miss = 55, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 71, Miss = 51, Miss_rate = 0.718, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 98, Miss = 70, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 105, Miss = 75, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 91, Miss = 65, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 84, Miss = 60, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 98, Miss = 70, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 105, Miss = 75, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 91, Miss = 65, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 84, Miss = 60, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 5994
L2_total_cache_misses = 4252
L2_total_cache_miss_rate = 0.7094
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 930
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 613
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1967
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 812
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 355
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1317
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3510
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2484
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=5994
icnt_total_pkts_simt_to_mem=5994
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 5994
Req_Network_cycles = 101264
Req_Network_injected_packets_per_cycle =       0.0592 
Req_Network_conflicts_per_cycle =       0.0020
Req_Network_conflicts_per_cycle_util =       0.0947
Req_Bank_Level_Parallism =       2.7420
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0001
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0009

Reply_Network_injected_packets_num = 5994
Reply_Network_cycles = 101264
Reply_Network_injected_packets_per_cycle =        0.0592
Reply_Network_conflicts_per_cycle =        0.0111
Reply_Network_conflicts_per_cycle_util =       0.4249
Reply_Bank_Level_Parallism =       2.2559
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0002
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0007
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 33 sec (33 sec)
gpgpu_simulation_rate = 15200 (inst/sec)
gpgpu_simulation_rate = 3068 (cycle/sec)
gpgpu_silicon_slowdown = 471642x
Processing kernel ./hw_run/rodinia_2.0-ft/9.1/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-12.traceg
-kernel name = _Z20needle_cuda_shared_2PiS_S_iiii
-kernel id = 12
-grid dim = (4,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 32
-binary version = 70
-cuda stream id = 0
Header info loaded for kernel command : ./hw_run/rodinia_2.0-ft/9.1/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-12.traceg
launching kernel name: _Z20needle_cuda_shared_2PiS_S_iiii uid: 12
GPGPU-Sim uArch: Shader 54 bind to kernel 12 '_Z20needle_cuda_shared_2PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 55 bind to kernel 12 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 56 bind to kernel 12 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 57 bind to kernel 12 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 3,0,0
Destroy streams for kernel 12: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_S_iiii 
kernel_launch_uid = 12 
gpu_sim_cycle = 9128
gpu_sim_insn = 37452
gpu_sim_insn_fp = 0
gpu_bytes_leidos = 126440
gpu_bytes_leidos_Desde_MemFetch = 206016
gpu_arithmetic_intensity = 0.00000000000000
gpu_gflops = 0.000000
gpu_ipc =       4.1030
gpu_tot_sim_cycle = 110392
gpu_tot_sim_insn = 539058
gpu_tot_ipc =       4.8831
gpu_tot_issued_cta = 58
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5625% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0486
partiton_level_parallism_total  =       0.0583
partiton_level_parallism_util =       2.0943
partiton_level_parallism_util_total  =       2.6847
L2_BW  =       2.2523 GB/Sec
L2_BW_total  =       2.7004 GB/Sec
gpu_total_sim_rate=14973

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 6496
	L1D_total_cache_misses = 5626
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 58
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2392
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1378
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 812
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 478
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1378
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3828
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2668

Total_core_cache_fail_stats:
ctas_completed 58, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
809, 
gpgpu_n_tot_thrd_icount = 539058
gpgpu_n_tot_w_icount = 47054
gpgpu_n_stall_shd_mem = 25114
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3770
gpgpu_n_mem_write_global = 2668
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 16762
gpgpu_n_store_insn = 14848
gpgpu_n_shmem_insn = 105850
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 24360
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 754
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1726	W0_Idle:730078	W0_Scoreboard:178994	W1:1950	W2:1740	W3:1740	W4:1740	W5:1740	W6:1740	W7:1740	W8:1740	W9:1740	W10:1740	W11:1740	W12:1740	W13:1740	W14:1740	W15:1740	W16:20628	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:47054	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 30160 {8:3770,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 106720 {40:2668,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 150800 {40:3770,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 21344 {8:2668,}
maxmflatency = 349 
max_icnt2mem_latency = 40 
maxmrqlatency = 24 
max_icnt2sh_latency = 8 
averagemflatency = 247 
avg_icnt2mem_latency = 26 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 2 
mrq_lat_table:704 	1848 	100 	0 	100 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3686 	2752 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	6022 	416 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	6214 	223 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	32 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5407      5407      5809         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5407      5408      5808         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5428      5428         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5427      5429         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5412      5412      5812         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5412      5415      5810         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5424      5424      5809         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5424      5427      5808         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5392      5472         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5472      5471         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5394      5823         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5823      5822         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5409      5824      5808         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5824      5824      5811         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5416      5826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5826      5826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5460      5460         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5461      5463         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5463      5463         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5463      5464         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5467      5467         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5466      5468         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5470      5470         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5470      5471         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5436      5436         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5436      5437         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5431      5431         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5432      5434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5448      5448         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5449      5451         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5441      5441         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5441      5444         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 48.000000 46.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 43.000000 40.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 48.000000 46.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 43.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 48.000000 46.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 43.000000 40.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 48.000000 46.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 43.000000 40.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 40.000000 44.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 38.000000 39.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 36.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 34.000000 32.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 52.000000 47.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 43.000000 41.000000  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 52.000000 47.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 42.000000 41.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 48.000000 46.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 43.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 48.000000 46.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 43.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 48.000000 45.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 42.000000 39.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 48.000000 46.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 43.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 45.000000 43.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 40.000000 37.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 37.000000 35.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 33.000000 31.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 48.000000 46.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 43.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 48.000000 46.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 43.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2752/72 = 38.222221
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        48        46         4         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        43        40         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        48        46         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        43        40         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        48        46         4         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        43        40         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        48        46         4         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        43        40         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        40        44         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        38        39         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        34        32         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        52        47         4         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        43        41         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        52        47         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        42        41         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        48        46         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        43        40         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        48        46         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        43        40         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        48        45         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        42        39         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        48        46         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        43        40         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        45        43         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        40        37         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        37        35         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        33        31         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        48        46         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        43        40         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        48        46         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        43        40         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2752
min_bank_accesses = 0!
chip skew: 103/64 = 1.61
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        572       563       906    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        562       561       725    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        572       563    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        562       561    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        607       620       893    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        628       638       909    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        537       548       900    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        565       584       919    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        624       670    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        552       633    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        622       659    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        567       619    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        524       572       866    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        528       570      1123    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        512       572    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        528       570    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:        574       565    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:        563       562    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:        571       563    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:        561       561    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:        561       565    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:        568       572    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:        542       537    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:        538       541    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:        578       564    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:        558       551    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:        613       608    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:        602       595    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:        572       563    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:        562       562    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:        571       562    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:        561       561    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        343       343       338         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        342       345       338         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        343       343       199         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        342       343       196         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        342       342       338         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        341       344       337         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        339       339       336         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        339       341       339         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        334       349         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        349       349         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        342       335         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        335       336         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        344       336       337         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        336       335       336         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        342       337         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        337       336         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        343       343         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        343       344         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        344       344         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        343       345         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        347       347         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        346       347         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        347       347         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        346       346         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        342       343         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        342       345         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        341       341         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        344       344         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        341       341         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        343       344         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        343       343         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        341       345         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64847 n_nop=64746 n_act=3 n_pre=0 n_ref_event=0 n_req=98 n_rd=98 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001511
n_activity=550 dram_eff=0.1782
bk0: 48a 64825i bk1: 46a 64822i bk2: 4a 64835i bk3: 0a 64847i bk4: 0a 64847i bk5: 0a 64847i bk6: 0a 64847i bk7: 0a 64847i bk8: 0a 64847i bk9: 0a 64847i bk10: 0a 64847i bk11: 0a 64847i bk12: 0a 64847i bk13: 0a 64847i bk14: 0a 64847i bk15: 0a 64847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969388
Row_Buffer_Locality_read = 0.969388
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.082759
Bank_Level_Parallism_Col = 1.084507
Bank_Level_Parallism_Ready = 1.061224
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.084507 

BW Util details:
bwutil = 0.001511 
total_CMD = 64847 
util_bw = 98 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 64702 

BW Util Bottlenecks: 
RCDc_limit = 31 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64847 
n_nop = 64746 
Read = 98 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 98 
total_req = 98 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 98 
Row_Bus_Util =  0.000046 
CoL_Bus_Util = 0.001511 
Either_Row_CoL_Bus_Util = 0.001558 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000802 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000801888
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64847 n_nop=64760 n_act=3 n_pre=0 n_ref_event=0 n_req=84 n_rd=84 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001295
n_activity=433 dram_eff=0.194
bk0: 43a 64828i bk1: 40a 64827i bk2: 1a 64835i bk3: 0a 64847i bk4: 0a 64847i bk5: 0a 64847i bk6: 0a 64847i bk7: 0a 64847i bk8: 0a 64847i bk9: 0a 64847i bk10: 0a 64847i bk11: 0a 64847i bk12: 0a 64847i bk13: 0a 64847i bk14: 0a 64847i bk15: 0a 64847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.062992
Bank_Level_Parallism_Col = 1.064516
Bank_Level_Parallism_Ready = 1.035714
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.064516 

BW Util details:
bwutil = 0.001295 
total_CMD = 64847 
util_bw = 84 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 64720 

BW Util Bottlenecks: 
RCDc_limit = 31 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64847 
n_nop = 64760 
Read = 84 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 84 
total_req = 84 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 84 
Row_Bus_Util =  0.000046 
CoL_Bus_Util = 0.001295 
Either_Row_CoL_Bus_Util = 0.001342 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000817 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000817308
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64847 n_nop=64751 n_act=2 n_pre=0 n_ref_event=0 n_req=94 n_rd=94 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00145
n_activity=512 dram_eff=0.1836
bk0: 48a 64827i bk1: 46a 64826i bk2: 0a 64847i bk3: 0a 64847i bk4: 0a 64847i bk5: 0a 64847i bk6: 0a 64847i bk7: 0a 64847i bk8: 0a 64847i bk9: 0a 64847i bk10: 0a 64847i bk11: 0a 64847i bk12: 0a 64847i bk13: 0a 64847i bk14: 0a 64847i bk15: 0a 64847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978723
Row_Buffer_Locality_read = 0.978723
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.046512
Bank_Level_Parallism_Col = 1.047244
Bank_Level_Parallism_Ready = 1.042553
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.047244 

BW Util details:
bwutil = 0.001450 
total_CMD = 64847 
util_bw = 94 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 64718 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64847 
n_nop = 64751 
Read = 94 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 94 
total_req = 94 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 94 
Row_Bus_Util =  0.000031 
CoL_Bus_Util = 0.001450 
Either_Row_CoL_Bus_Util = 0.001480 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000786 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000786467
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64847 n_nop=64762 n_act=2 n_pre=0 n_ref_event=0 n_req=83 n_rd=83 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00128
n_activity=416 dram_eff=0.1995
bk0: 43a 64825i bk1: 40a 64821i bk2: 0a 64847i bk3: 0a 64847i bk4: 0a 64847i bk5: 0a 64847i bk6: 0a 64847i bk7: 0a 64847i bk8: 0a 64847i bk9: 0a 64847i bk10: 0a 64847i bk11: 0a 64847i bk12: 0a 64847i bk13: 0a 64847i bk14: 0a 64847i bk15: 0a 64847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975904
Row_Buffer_Locality_read = 0.975904
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.073771
Bank_Level_Parallism_Col = 1.075000
Bank_Level_Parallism_Ready = 1.084337
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.075000 

BW Util details:
bwutil = 0.001280 
total_CMD = 64847 
util_bw = 83 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 64725 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64847 
n_nop = 64762 
Read = 83 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 83 
total_req = 83 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 83 
Row_Bus_Util =  0.000031 
CoL_Bus_Util = 0.001280 
Either_Row_CoL_Bus_Util = 0.001311 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000802 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000801888
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64847 n_nop=64746 n_act=3 n_pre=0 n_ref_event=0 n_req=98 n_rd=98 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001511
n_activity=529 dram_eff=0.1853
bk0: 48a 64826i bk1: 46a 64823i bk2: 4a 64835i bk3: 0a 64847i bk4: 0a 64847i bk5: 0a 64847i bk6: 0a 64847i bk7: 0a 64847i bk8: 0a 64847i bk9: 0a 64847i bk10: 0a 64847i bk11: 0a 64847i bk12: 0a 64847i bk13: 0a 64847i bk14: 0a 64847i bk15: 0a 64847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969388
Row_Buffer_Locality_read = 0.969388
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.061644
Bank_Level_Parallism_Col = 1.062937
Bank_Level_Parallism_Ready = 1.061224
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.062937 

BW Util details:
bwutil = 0.001511 
total_CMD = 64847 
util_bw = 98 
Wasted_Col = 48 
Wasted_Row = 0 
Idle = 64701 

BW Util Bottlenecks: 
RCDc_limit = 33 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64847 
n_nop = 64746 
Read = 98 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 98 
total_req = 98 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 98 
Row_Bus_Util =  0.000046 
CoL_Bus_Util = 0.001511 
Either_Row_CoL_Bus_Util = 0.001558 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000771 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000771046
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64847 n_nop=64760 n_act=3 n_pre=0 n_ref_event=0 n_req=84 n_rd=84 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001295
n_activity=440 dram_eff=0.1909
bk0: 43a 64830i bk1: 40a 64825i bk2: 1a 64835i bk3: 0a 64847i bk4: 0a 64847i bk5: 0a 64847i bk6: 0a 64847i bk7: 0a 64847i bk8: 0a 64847i bk9: 0a 64847i bk10: 0a 64847i bk11: 0a 64847i bk12: 0a 64847i bk13: 0a 64847i bk14: 0a 64847i bk15: 0a 64847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.080000
Bank_Level_Parallism_Col = 1.081967
Bank_Level_Parallism_Ready = 1.047619
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.081967 

BW Util details:
bwutil = 0.001295 
total_CMD = 64847 
util_bw = 84 
Wasted_Col = 41 
Wasted_Row = 0 
Idle = 64722 

BW Util Bottlenecks: 
RCDc_limit = 31 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64847 
n_nop = 64760 
Read = 84 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 84 
total_req = 84 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 84 
Row_Bus_Util =  0.000046 
CoL_Bus_Util = 0.001295 
Either_Row_CoL_Bus_Util = 0.001342 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000833 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000832729
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64847 n_nop=64746 n_act=3 n_pre=0 n_ref_event=0 n_req=98 n_rd=98 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001511
n_activity=534 dram_eff=0.1835
bk0: 48a 64828i bk1: 46a 64828i bk2: 4a 64835i bk3: 0a 64847i bk4: 0a 64847i bk5: 0a 64847i bk6: 0a 64847i bk7: 0a 64847i bk8: 0a 64847i bk9: 0a 64847i bk10: 0a 64847i bk11: 0a 64847i bk12: 0a 64847i bk13: 0a 64847i bk14: 0a 64847i bk15: 0a 64847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969388
Row_Buffer_Locality_read = 0.969388
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.049645
Bank_Level_Parallism_Col = 1.050725
Bank_Level_Parallism_Ready = 1.030612
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.050725 

BW Util details:
bwutil = 0.001511 
total_CMD = 64847 
util_bw = 98 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 64706 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64847 
n_nop = 64746 
Read = 98 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 98 
total_req = 98 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 98 
Row_Bus_Util =  0.000046 
CoL_Bus_Util = 0.001511 
Either_Row_CoL_Bus_Util = 0.001558 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000401 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000400944
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64847 n_nop=64760 n_act=3 n_pre=0 n_ref_event=0 n_req=84 n_rd=84 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001295
n_activity=439 dram_eff=0.1913
bk0: 43a 64824i bk1: 40a 64824i bk2: 1a 64835i bk3: 0a 64847i bk4: 0a 64847i bk5: 0a 64847i bk6: 0a 64847i bk7: 0a 64847i bk8: 0a 64847i bk9: 0a 64847i bk10: 0a 64847i bk11: 0a 64847i bk12: 0a 64847i bk13: 0a 64847i bk14: 0a 64847i bk15: 0a 64847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964286
Row_Buffer_Locality_read = 0.964286
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.136000
Bank_Level_Parallism_Col = 1.139344
Bank_Level_Parallism_Ready = 1.071429
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.139344 

BW Util details:
bwutil = 0.001295 
total_CMD = 64847 
util_bw = 84 
Wasted_Col = 41 
Wasted_Row = 0 
Idle = 64722 

BW Util Bottlenecks: 
RCDc_limit = 31 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64847 
n_nop = 64760 
Read = 84 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 84 
total_req = 84 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 84 
Row_Bus_Util =  0.000046 
CoL_Bus_Util = 0.001295 
Either_Row_CoL_Bus_Util = 0.001342 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000463 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000462627
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64847 n_nop=64761 n_act=2 n_pre=0 n_ref_event=0 n_req=84 n_rd=84 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001295
n_activity=542 dram_eff=0.155
bk0: 40a 64830i bk1: 44a 64830i bk2: 0a 64847i bk3: 0a 64847i bk4: 0a 64847i bk5: 0a 64847i bk6: 0a 64847i bk7: 0a 64847i bk8: 0a 64847i bk9: 0a 64847i bk10: 0a 64847i bk11: 0a 64847i bk12: 0a 64847i bk13: 0a 64847i bk14: 0a 64847i bk15: 0a 64847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001295 
total_CMD = 64847 
util_bw = 84 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 64729 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64847 
n_nop = 64761 
Read = 84 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 84 
total_req = 84 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 84 
Row_Bus_Util =  0.000031 
CoL_Bus_Util = 0.001295 
Either_Row_CoL_Bus_Util = 0.001326 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000463 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000462627
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64847 n_nop=64768 n_act=2 n_pre=0 n_ref_event=0 n_req=77 n_rd=77 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001187
n_activity=504 dram_eff=0.1528
bk0: 38a 64828i bk1: 39a 64823i bk2: 0a 64847i bk3: 0a 64847i bk4: 0a 64847i bk5: 0a 64847i bk6: 0a 64847i bk7: 0a 64847i bk8: 0a 64847i bk9: 0a 64847i bk10: 0a 64847i bk11: 0a 64847i bk12: 0a 64847i bk13: 0a 64847i bk14: 0a 64847i bk15: 0a 64847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974026
Row_Buffer_Locality_read = 0.974026
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.025641
Bank_Level_Parallism_Col = 1.026087
Bank_Level_Parallism_Ready = 1.025974
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.026087 

BW Util details:
bwutil = 0.001187 
total_CMD = 64847 
util_bw = 77 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 64730 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64847 
n_nop = 64768 
Read = 77 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 77 
total_req = 77 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 77 
Row_Bus_Util =  0.000031 
CoL_Bus_Util = 0.001187 
Either_Row_CoL_Bus_Util = 0.001218 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000894 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000894413
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64847 n_nop=64773 n_act=2 n_pre=0 n_ref_event=0 n_req=72 n_rd=72 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00111
n_activity=395 dram_eff=0.1823
bk0: 36a 64830i bk1: 36a 64831i bk2: 0a 64847i bk3: 0a 64847i bk4: 0a 64847i bk5: 0a 64847i bk6: 0a 64847i bk7: 0a 64847i bk8: 0a 64847i bk9: 0a 64847i bk10: 0a 64847i bk11: 0a 64847i bk12: 0a 64847i bk13: 0a 64847i bk14: 0a 64847i bk15: 0a 64847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972222
Row_Buffer_Locality_read = 0.972222
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.009615
Bank_Level_Parallism_Col = 1.009804
Bank_Level_Parallism_Ready = 1.013889
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.009804 

BW Util details:
bwutil = 0.001110 
total_CMD = 64847 
util_bw = 72 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 64743 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64847 
n_nop = 64773 
Read = 72 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 72 
total_req = 72 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 72 
Row_Bus_Util =  0.000031 
CoL_Bus_Util = 0.001110 
Either_Row_CoL_Bus_Util = 0.001141 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000401 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000400944
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64847 n_nop=64779 n_act=2 n_pre=0 n_ref_event=0 n_req=66 n_rd=66 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001018
n_activity=359 dram_eff=0.1838
bk0: 34a 64827i bk1: 32a 64829i bk2: 0a 64847i bk3: 0a 64847i bk4: 0a 64847i bk5: 0a 64847i bk6: 0a 64847i bk7: 0a 64847i bk8: 0a 64847i bk9: 0a 64847i bk10: 0a 64847i bk11: 0a 64847i bk12: 0a 64847i bk13: 0a 64847i bk14: 0a 64847i bk15: 0a 64847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969697
Row_Buffer_Locality_read = 0.969697
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.050505
Bank_Level_Parallism_Col = 1.051546
Bank_Level_Parallism_Ready = 1.045455
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.051546 

BW Util details:
bwutil = 0.001018 
total_CMD = 64847 
util_bw = 66 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 64748 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64847 
n_nop = 64779 
Read = 66 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 66 
total_req = 66 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 66 
Row_Bus_Util =  0.000031 
CoL_Bus_Util = 0.001018 
Either_Row_CoL_Bus_Util = 0.001049 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000062 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.16837e-05
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64847 n_nop=64741 n_act=3 n_pre=0 n_ref_event=0 n_req=103 n_rd=103 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001588
n_activity=556 dram_eff=0.1853
bk0: 52a 64822i bk1: 47a 64822i bk2: 4a 64835i bk3: 0a 64847i bk4: 0a 64847i bk5: 0a 64847i bk6: 0a 64847i bk7: 0a 64847i bk8: 0a 64847i bk9: 0a 64847i bk10: 0a 64847i bk11: 0a 64847i bk12: 0a 64847i bk13: 0a 64847i bk14: 0a 64847i bk15: 0a 64847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970874
Row_Buffer_Locality_read = 0.970874
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.071429
Bank_Level_Parallism_Col = 1.072848
Bank_Level_Parallism_Ready = 1.067961
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.072848 

BW Util details:
bwutil = 0.001588 
total_CMD = 64847 
util_bw = 103 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 64693 

BW Util Bottlenecks: 
RCDc_limit = 33 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64847 
n_nop = 64741 
Read = 103 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 103 
total_req = 103 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 103 
Row_Bus_Util =  0.000046 
CoL_Bus_Util = 0.001588 
Either_Row_CoL_Bus_Util = 0.001635 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000524 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000524311
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64847 n_nop=64759 n_act=3 n_pre=0 n_ref_event=0 n_req=85 n_rd=85 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001311
n_activity=511 dram_eff=0.1663
bk0: 43a 64826i bk1: 41a 64823i bk2: 1a 64835i bk3: 0a 64847i bk4: 0a 64847i bk5: 0a 64847i bk6: 0a 64847i bk7: 0a 64847i bk8: 0a 64847i bk9: 0a 64847i bk10: 0a 64847i bk11: 0a 64847i bk12: 0a 64847i bk13: 0a 64847i bk14: 0a 64847i bk15: 0a 64847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.964706
Row_Buffer_Locality_read = 0.964706
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.044118
Bank_Level_Parallism_Col = 1.045113
Bank_Level_Parallism_Ready = 1.058824
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.045113 

BW Util details:
bwutil = 0.001311 
total_CMD = 64847 
util_bw = 85 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 64711 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 15 
rwq = 0 
CCDLc_limit_alone = 15 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64847 
n_nop = 64759 
Read = 85 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 85 
total_req = 85 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 85 
Row_Bus_Util =  0.000046 
CoL_Bus_Util = 0.001311 
Either_Row_CoL_Bus_Util = 0.001357 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000077 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.71046e-05
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64847 n_nop=64746 n_act=2 n_pre=0 n_ref_event=0 n_req=99 n_rd=99 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001527
n_activity=522 dram_eff=0.1897
bk0: 52a 64818i bk1: 47a 64818i bk2: 0a 64847i bk3: 0a 64847i bk4: 0a 64847i bk5: 0a 64847i bk6: 0a 64847i bk7: 0a 64847i bk8: 0a 64847i bk9: 0a 64847i bk10: 0a 64847i bk11: 0a 64847i bk12: 0a 64847i bk13: 0a 64847i bk14: 0a 64847i bk15: 0a 64847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979798
Row_Buffer_Locality_read = 0.979798
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.097902
Bank_Level_Parallism_Col = 1.099291
Bank_Level_Parallism_Ready = 1.090909
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.099291 

BW Util details:
bwutil = 0.001527 
total_CMD = 64847 
util_bw = 99 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 64704 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64847 
n_nop = 64746 
Read = 99 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 99 
total_req = 99 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 99 
Row_Bus_Util =  0.000031 
CoL_Bus_Util = 0.001527 
Either_Row_CoL_Bus_Util = 0.001558 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000524 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000524311
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64847 n_nop=64762 n_act=2 n_pre=0 n_ref_event=0 n_req=83 n_rd=83 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00128
n_activity=461 dram_eff=0.18
bk0: 42a 64823i bk1: 41a 64820i bk2: 0a 64847i bk3: 0a 64847i bk4: 0a 64847i bk5: 0a 64847i bk6: 0a 64847i bk7: 0a 64847i bk8: 0a 64847i bk9: 0a 64847i bk10: 0a 64847i bk11: 0a 64847i bk12: 0a 64847i bk13: 0a 64847i bk14: 0a 64847i bk15: 0a 64847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975904
Row_Buffer_Locality_read = 0.975904
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.080645
Bank_Level_Parallism_Col = 1.081967
Bank_Level_Parallism_Ready = 1.084337
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.081967 

BW Util details:
bwutil = 0.001280 
total_CMD = 64847 
util_bw = 83 
Wasted_Col = 41 
Wasted_Row = 0 
Idle = 64723 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64847 
n_nop = 64762 
Read = 83 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 83 
total_req = 83 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 83 
Row_Bus_Util =  0.000031 
CoL_Bus_Util = 0.001280 
Either_Row_CoL_Bus_Util = 0.001311 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000123 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000123367
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64847 n_nop=64751 n_act=2 n_pre=0 n_ref_event=0 n_req=94 n_rd=94 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00145
n_activity=490 dram_eff=0.1918
bk0: 48a 64822i bk1: 46a 64822i bk2: 0a 64847i bk3: 0a 64847i bk4: 0a 64847i bk5: 0a 64847i bk6: 0a 64847i bk7: 0a 64847i bk8: 0a 64847i bk9: 0a 64847i bk10: 0a 64847i bk11: 0a 64847i bk12: 0a 64847i bk13: 0a 64847i bk14: 0a 64847i bk15: 0a 64847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978723
Row_Buffer_Locality_read = 0.978723
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.066667
Bank_Level_Parallism_Col = 1.067669
Bank_Level_Parallism_Ready = 1.074468
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.067669 

BW Util details:
bwutil = 0.001450 
total_CMD = 64847 
util_bw = 94 
Wasted_Col = 41 
Wasted_Row = 0 
Idle = 64712 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64847 
n_nop = 64751 
Read = 94 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 94 
total_req = 94 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 94 
Row_Bus_Util =  0.000031 
CoL_Bus_Util = 0.001450 
Either_Row_CoL_Bus_Util = 0.001480 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000910 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000909834
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64847 n_nop=64762 n_act=2 n_pre=0 n_ref_event=0 n_req=83 n_rd=83 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00128
n_activity=409 dram_eff=0.2029
bk0: 43a 64827i bk1: 40a 64827i bk2: 0a 64847i bk3: 0a 64847i bk4: 0a 64847i bk5: 0a 64847i bk6: 0a 64847i bk7: 0a 64847i bk8: 0a 64847i bk9: 0a 64847i bk10: 0a 64847i bk11: 0a 64847i bk12: 0a 64847i bk13: 0a 64847i bk14: 0a 64847i bk15: 0a 64847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975904
Row_Buffer_Locality_read = 0.975904
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.025000
Bank_Level_Parallism_Col = 1.025424
Bank_Level_Parallism_Ready = 1.024096
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.025424 

BW Util details:
bwutil = 0.001280 
total_CMD = 64847 
util_bw = 83 
Wasted_Col = 37 
Wasted_Row = 0 
Idle = 64727 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64847 
n_nop = 64762 
Read = 83 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 83 
total_req = 83 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 83 
Row_Bus_Util =  0.000031 
CoL_Bus_Util = 0.001280 
Either_Row_CoL_Bus_Util = 0.001311 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000786 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000786467
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64847 n_nop=64751 n_act=2 n_pre=0 n_ref_event=0 n_req=94 n_rd=94 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00145
n_activity=488 dram_eff=0.1926
bk0: 48a 64822i bk1: 46a 64818i bk2: 0a 64847i bk3: 0a 64847i bk4: 0a 64847i bk5: 0a 64847i bk6: 0a 64847i bk7: 0a 64847i bk8: 0a 64847i bk9: 0a 64847i bk10: 0a 64847i bk11: 0a 64847i bk12: 0a 64847i bk13: 0a 64847i bk14: 0a 64847i bk15: 0a 64847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978723
Row_Buffer_Locality_read = 0.978723
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.112782
Bank_Level_Parallism_Col = 1.114504
Bank_Level_Parallism_Ready = 1.085106
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.114504 

BW Util details:
bwutil = 0.001450 
total_CMD = 64847 
util_bw = 94 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 64714 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64847 
n_nop = 64751 
Read = 94 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 94 
total_req = 94 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 94 
Row_Bus_Util =  0.000031 
CoL_Bus_Util = 0.001450 
Either_Row_CoL_Bus_Util = 0.001480 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000879 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000878992
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64847 n_nop=64762 n_act=2 n_pre=0 n_ref_event=0 n_req=83 n_rd=83 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00128
n_activity=407 dram_eff=0.2039
bk0: 43a 64823i bk1: 40a 64820i bk2: 0a 64847i bk3: 0a 64847i bk4: 0a 64847i bk5: 0a 64847i bk6: 0a 64847i bk7: 0a 64847i bk8: 0a 64847i bk9: 0a 64847i bk10: 0a 64847i bk11: 0a 64847i bk12: 0a 64847i bk13: 0a 64847i bk14: 0a 64847i bk15: 0a 64847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975904
Row_Buffer_Locality_read = 0.975904
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.098361
Bank_Level_Parallism_Col = 1.100000
Bank_Level_Parallism_Ready = 1.072289
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.100000 

BW Util details:
bwutil = 0.001280 
total_CMD = 64847 
util_bw = 83 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 64725 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64847 
n_nop = 64762 
Read = 83 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 83 
total_req = 83 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 83 
Row_Bus_Util =  0.000031 
CoL_Bus_Util = 0.001280 
Either_Row_CoL_Bus_Util = 0.001311 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000848 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00084815
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64847 n_nop=64752 n_act=2 n_pre=0 n_ref_event=0 n_req=93 n_rd=93 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001434
n_activity=478 dram_eff=0.1946
bk0: 48a 64826i bk1: 45a 64818i bk2: 0a 64847i bk3: 0a 64847i bk4: 0a 64847i bk5: 0a 64847i bk6: 0a 64847i bk7: 0a 64847i bk8: 0a 64847i bk9: 0a 64847i bk10: 0a 64847i bk11: 0a 64847i bk12: 0a 64847i bk13: 0a 64847i bk14: 0a 64847i bk15: 0a 64847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978495
Row_Buffer_Locality_read = 0.978495
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.083333
Bank_Level_Parallism_Col = 1.084615
Bank_Level_Parallism_Ready = 1.086022
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.084615 

BW Util details:
bwutil = 0.001434 
total_CMD = 64847 
util_bw = 93 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 64715 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64847 
n_nop = 64752 
Read = 93 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 93 
total_req = 93 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 93 
Row_Bus_Util =  0.000031 
CoL_Bus_Util = 0.001434 
Either_Row_CoL_Bus_Util = 0.001465 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000879 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000878992
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64847 n_nop=64764 n_act=2 n_pre=0 n_ref_event=0 n_req=81 n_rd=81 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001249
n_activity=396 dram_eff=0.2045
bk0: 42a 64824i bk1: 39a 64813i bk2: 0a 64847i bk3: 0a 64847i bk4: 0a 64847i bk5: 0a 64847i bk6: 0a 64847i bk7: 0a 64847i bk8: 0a 64847i bk9: 0a 64847i bk10: 0a 64847i bk11: 0a 64847i bk12: 0a 64847i bk13: 0a 64847i bk14: 0a 64847i bk15: 0a 64847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975309
Row_Buffer_Locality_read = 0.975309
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.121951
Bank_Level_Parallism_Col = 1.123967
Bank_Level_Parallism_Ready = 1.098765
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.123967 

BW Util details:
bwutil = 0.001249 
total_CMD = 64847 
util_bw = 81 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 64724 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64847 
n_nop = 64764 
Read = 81 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 81 
total_req = 81 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 81 
Row_Bus_Util =  0.000031 
CoL_Bus_Util = 0.001249 
Either_Row_CoL_Bus_Util = 0.001280 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000894 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000894413
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64847 n_nop=64751 n_act=2 n_pre=0 n_ref_event=0 n_req=94 n_rd=94 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00145
n_activity=482 dram_eff=0.195
bk0: 48a 64824i bk1: 46a 64818i bk2: 0a 64847i bk3: 0a 64847i bk4: 0a 64847i bk5: 0a 64847i bk6: 0a 64847i bk7: 0a 64847i bk8: 0a 64847i bk9: 0a 64847i bk10: 0a 64847i bk11: 0a 64847i bk12: 0a 64847i bk13: 0a 64847i bk14: 0a 64847i bk15: 0a 64847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978723
Row_Buffer_Locality_read = 0.978723
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.106061
Bank_Level_Parallism_Col = 1.107692
Bank_Level_Parallism_Ready = 1.085106
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.107692 

BW Util details:
bwutil = 0.001450 
total_CMD = 64847 
util_bw = 94 
Wasted_Col = 38 
Wasted_Row = 0 
Idle = 64715 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64847 
n_nop = 64751 
Read = 94 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 94 
total_req = 94 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 94 
Row_Bus_Util =  0.000031 
CoL_Bus_Util = 0.001450 
Either_Row_CoL_Bus_Util = 0.001480 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000601 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000601416
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64847 n_nop=64762 n_act=2 n_pre=0 n_ref_event=0 n_req=83 n_rd=83 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00128
n_activity=405 dram_eff=0.2049
bk0: 43a 64820i bk1: 40a 64816i bk2: 0a 64847i bk3: 0a 64847i bk4: 0a 64847i bk5: 0a 64847i bk6: 0a 64847i bk7: 0a 64847i bk8: 0a 64847i bk9: 0a 64847i bk10: 0a 64847i bk11: 0a 64847i bk12: 0a 64847i bk13: 0a 64847i bk14: 0a 64847i bk15: 0a 64847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975904
Row_Buffer_Locality_read = 0.975904
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.137097
Bank_Level_Parallism_Col = 1.139344
Bank_Level_Parallism_Ready = 1.120482
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.139344 

BW Util details:
bwutil = 0.001280 
total_CMD = 64847 
util_bw = 83 
Wasted_Col = 41 
Wasted_Row = 0 
Idle = 64723 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64847 
n_nop = 64762 
Read = 83 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 83 
total_req = 83 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 83 
Row_Bus_Util =  0.000031 
CoL_Bus_Util = 0.001280 
Either_Row_CoL_Bus_Util = 0.001311 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000617 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000616837
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64847 n_nop=64757 n_act=2 n_pre=0 n_ref_event=0 n_req=88 n_rd=88 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001357
n_activity=474 dram_eff=0.1857
bk0: 45a 64828i bk1: 43a 64823i bk2: 0a 64847i bk3: 0a 64847i bk4: 0a 64847i bk5: 0a 64847i bk6: 0a 64847i bk7: 0a 64847i bk8: 0a 64847i bk9: 0a 64847i bk10: 0a 64847i bk11: 0a 64847i bk12: 0a 64847i bk13: 0a 64847i bk14: 0a 64847i bk15: 0a 64847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977273
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.082645
Bank_Level_Parallism_Col = 1.084034
Bank_Level_Parallism_Ready = 1.056818
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.084034 

BW Util details:
bwutil = 0.001357 
total_CMD = 64847 
util_bw = 88 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 64726 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64847 
n_nop = 64757 
Read = 88 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 88 
total_req = 88 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 88 
Row_Bus_Util =  0.000031 
CoL_Bus_Util = 0.001357 
Either_Row_CoL_Bus_Util = 0.001388 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000864 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000863571
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64847 n_nop=64768 n_act=2 n_pre=0 n_ref_event=0 n_req=77 n_rd=77 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001187
n_activity=402 dram_eff=0.1915
bk0: 40a 64826i bk1: 37a 64822i bk2: 0a 64847i bk3: 0a 64847i bk4: 0a 64847i bk5: 0a 64847i bk6: 0a 64847i bk7: 0a 64847i bk8: 0a 64847i bk9: 0a 64847i bk10: 0a 64847i bk11: 0a 64847i bk12: 0a 64847i bk13: 0a 64847i bk14: 0a 64847i bk15: 0a 64847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.974026
Row_Buffer_Locality_read = 0.974026
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.088496
Bank_Level_Parallism_Col = 1.090090
Bank_Level_Parallism_Ready = 1.064935
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.090090 

BW Util details:
bwutil = 0.001187 
total_CMD = 64847 
util_bw = 77 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 64734 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64847 
n_nop = 64768 
Read = 77 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 77 
total_req = 77 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 77 
Row_Bus_Util =  0.000031 
CoL_Bus_Util = 0.001187 
Either_Row_CoL_Bus_Util = 0.001218 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000864 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000863571
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64847 n_nop=64773 n_act=2 n_pre=0 n_ref_event=0 n_req=72 n_rd=72 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00111
n_activity=364 dram_eff=0.1978
bk0: 37a 64827i bk1: 35a 64826i bk2: 0a 64847i bk3: 0a 64847i bk4: 0a 64847i bk5: 0a 64847i bk6: 0a 64847i bk7: 0a 64847i bk8: 0a 64847i bk9: 0a 64847i bk10: 0a 64847i bk11: 0a 64847i bk12: 0a 64847i bk13: 0a 64847i bk14: 0a 64847i bk15: 0a 64847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972222
Row_Buffer_Locality_read = 0.972222
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.066038
Bank_Level_Parallism_Col = 1.067308
Bank_Level_Parallism_Ready = 1.041667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.067308 

BW Util details:
bwutil = 0.001110 
total_CMD = 64847 
util_bw = 72 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 64741 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64847 
n_nop = 64773 
Read = 72 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 72 
total_req = 72 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 72 
Row_Bus_Util =  0.000031 
CoL_Bus_Util = 0.001110 
Either_Row_CoL_Bus_Util = 0.001141 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000817 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000817308
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64847 n_nop=64781 n_act=2 n_pre=0 n_ref_event=0 n_req=64 n_rd=64 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009869
n_activity=333 dram_eff=0.1922
bk0: 33a 64828i bk1: 31a 64829i bk2: 0a 64847i bk3: 0a 64847i bk4: 0a 64847i bk5: 0a 64847i bk6: 0a 64847i bk7: 0a 64847i bk8: 0a 64847i bk9: 0a 64847i bk10: 0a 64847i bk11: 0a 64847i bk12: 0a 64847i bk13: 0a 64847i bk14: 0a 64847i bk15: 0a 64847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968750
Row_Buffer_Locality_read = 0.968750
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.041237
Bank_Level_Parallism_Col = 1.042105
Bank_Level_Parallism_Ready = 1.031250
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.042105 

BW Util details:
bwutil = 0.000987 
total_CMD = 64847 
util_bw = 64 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 64750 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64847 
n_nop = 64781 
Read = 64 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 64 
total_req = 64 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 64 
Row_Bus_Util =  0.000031 
CoL_Bus_Util = 0.000987 
Either_Row_CoL_Bus_Util = 0.001018 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000802 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000801888
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64847 n_nop=64751 n_act=2 n_pre=0 n_ref_event=0 n_req=94 n_rd=94 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00145
n_activity=487 dram_eff=0.193
bk0: 48a 64821i bk1: 46a 64819i bk2: 0a 64847i bk3: 0a 64847i bk4: 0a 64847i bk5: 0a 64847i bk6: 0a 64847i bk7: 0a 64847i bk8: 0a 64847i bk9: 0a 64847i bk10: 0a 64847i bk11: 0a 64847i bk12: 0a 64847i bk13: 0a 64847i bk14: 0a 64847i bk15: 0a 64847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978723
Row_Buffer_Locality_read = 0.978723
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.104478
Bank_Level_Parallism_Col = 1.106061
Bank_Level_Parallism_Ready = 1.085106
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.106061 

BW Util details:
bwutil = 0.001450 
total_CMD = 64847 
util_bw = 94 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 64713 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64847 
n_nop = 64751 
Read = 94 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 94 
total_req = 94 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 94 
Row_Bus_Util =  0.000031 
CoL_Bus_Util = 0.001450 
Either_Row_CoL_Bus_Util = 0.001480 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000833 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000832729
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64847 n_nop=64762 n_act=2 n_pre=0 n_ref_event=0 n_req=83 n_rd=83 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00128
n_activity=406 dram_eff=0.2044
bk0: 43a 64824i bk1: 40a 64821i bk2: 0a 64847i bk3: 0a 64847i bk4: 0a 64847i bk5: 0a 64847i bk6: 0a 64847i bk7: 0a 64847i bk8: 0a 64847i bk9: 0a 64847i bk10: 0a 64847i bk11: 0a 64847i bk12: 0a 64847i bk13: 0a 64847i bk14: 0a 64847i bk15: 0a 64847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975904
Row_Buffer_Locality_read = 0.975904
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.081967
Bank_Level_Parallism_Col = 1.083333
Bank_Level_Parallism_Ready = 1.060241
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.083333 

BW Util details:
bwutil = 0.001280 
total_CMD = 64847 
util_bw = 83 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 64725 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64847 
n_nop = 64762 
Read = 83 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 83 
total_req = 83 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 83 
Row_Bus_Util =  0.000031 
CoL_Bus_Util = 0.001280 
Either_Row_CoL_Bus_Util = 0.001311 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000802 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000801888
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64847 n_nop=64751 n_act=2 n_pre=0 n_ref_event=0 n_req=94 n_rd=94 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00145
n_activity=487 dram_eff=0.193
bk0: 48a 64823i bk1: 46a 64824i bk2: 0a 64847i bk3: 0a 64847i bk4: 0a 64847i bk5: 0a 64847i bk6: 0a 64847i bk7: 0a 64847i bk8: 0a 64847i bk9: 0a 64847i bk10: 0a 64847i bk11: 0a 64847i bk12: 0a 64847i bk13: 0a 64847i bk14: 0a 64847i bk15: 0a 64847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978723
Row_Buffer_Locality_read = 0.978723
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.052239
Bank_Level_Parallism_Col = 1.053030
Bank_Level_Parallism_Ready = 1.053192
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.053030 

BW Util details:
bwutil = 0.001450 
total_CMD = 64847 
util_bw = 94 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 64713 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64847 
n_nop = 64751 
Read = 94 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 94 
total_req = 94 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 94 
Row_Bus_Util =  0.000031 
CoL_Bus_Util = 0.001450 
Either_Row_CoL_Bus_Util = 0.001480 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000848 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00084815
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=64847 n_nop=64762 n_act=2 n_pre=0 n_ref_event=0 n_req=83 n_rd=83 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00128
n_activity=407 dram_eff=0.2039
bk0: 43a 64821i bk1: 40a 64817i bk2: 0a 64847i bk3: 0a 64847i bk4: 0a 64847i bk5: 0a 64847i bk6: 0a 64847i bk7: 0a 64847i bk8: 0a 64847i bk9: 0a 64847i bk10: 0a 64847i bk11: 0a 64847i bk12: 0a 64847i bk13: 0a 64847i bk14: 0a 64847i bk15: 0a 64847i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975904
Row_Buffer_Locality_read = 0.975904
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.112000
Bank_Level_Parallism_Col = 1.113821
Bank_Level_Parallism_Ready = 1.096386
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.113821 

BW Util details:
bwutil = 0.001280 
total_CMD = 64847 
util_bw = 83 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 64722 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 64847 
n_nop = 64762 
Read = 83 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 83 
total_req = 83 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 83 
Row_Bus_Util =  0.000031 
CoL_Bus_Util = 0.001280 
Either_Row_CoL_Bus_Util = 0.001311 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000833 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000832729

========= L2 cache stats =========
L2_cache_bank[0]: Access = 105, Miss = 75, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 128, Miss = 90, Miss_rate = 0.703, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 98, Miss = 70, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 94, Miss = 68, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 105, Miss = 75, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 124, Miss = 86, Miss_rate = 0.694, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 98, Miss = 70, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 93, Miss = 67, Miss_rate = 0.720, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 119, Miss = 76, Miss_rate = 0.639, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 137, Miss = 90, Miss_rate = 0.657, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 113, Miss = 72, Miss_rate = 0.637, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 111, Miss = 70, Miss_rate = 0.631, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 102, Miss = 75, Miss_rate = 0.735, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 120, Miss = 90, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 99, Miss = 70, Miss_rate = 0.707, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 100, Miss = 68, Miss_rate = 0.680, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 123, Miss = 74, Miss_rate = 0.602, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 103, Miss = 64, Miss_rate = 0.621, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 112, Miss = 71, Miss_rate = 0.634, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 72, Miss = 53, Miss_rate = 0.736, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 99, Miss = 66, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 92, Miss = 59, Miss_rate = 0.641, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 90, Miss = 62, Miss_rate = 0.689, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 68, Miss = 50, Miss_rate = 0.735, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 109, Miss = 77, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 122, Miss = 87, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 102, Miss = 73, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 88, Miss = 62, Miss_rate = 0.705, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 109, Miss = 77, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 104, Miss = 76, Miss_rate = 0.731, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 102, Miss = 73, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 81, Miss = 57, Miss_rate = 0.704, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 105, Miss = 75, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 112, Miss = 78, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 98, Miss = 70, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 91, Miss = 65, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 105, Miss = 75, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 112, Miss = 78, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 98, Miss = 70, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 91, Miss = 65, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 102, Miss = 74, Miss_rate = 0.725, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 108, Miss = 78, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 96, Miss = 69, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 90, Miss = 64, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 98, Miss = 75, Miss_rate = 0.765, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 104, Miss = 78, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 92, Miss = 70, Miss_rate = 0.761, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 86, Miss = 65, Miss_rate = 0.756, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 98, Miss = 72, Miss_rate = 0.735, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 106, Miss = 75, Miss_rate = 0.708, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 90, Miss = 67, Miss_rate = 0.744, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 82, Miss = 62, Miss_rate = 0.756, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 88, Miss = 63, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 94, Miss = 67, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 82, Miss = 59, Miss_rate = 0.720, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 76, Miss = 55, Miss_rate = 0.724, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 105, Miss = 75, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 112, Miss = 78, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 98, Miss = 70, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 91, Miss = 65, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 105, Miss = 75, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 112, Miss = 78, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 98, Miss = 70, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 91, Miss = 65, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 6438
L2_total_cache_misses = 4538
L2_total_cache_miss_rate = 0.7049
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1018
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 645
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2107
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 882
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 386
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1400
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3770
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2668
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=6438
icnt_total_pkts_simt_to_mem=6438
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 6438
Req_Network_cycles = 110392
Req_Network_injected_packets_per_cycle =       0.0583 
Req_Network_conflicts_per_cycle =       0.0019
Req_Network_conflicts_per_cycle_util =       0.0880
Req_Bank_Level_Parallism =       2.6847
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0001
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0009

Reply_Network_injected_packets_num = 6438
Reply_Network_cycles = 110392
Reply_Network_injected_packets_per_cycle =        0.0583
Reply_Network_conflicts_per_cycle =        0.0107
Reply_Network_conflicts_per_cycle_util =       0.4070
Reply_Bank_Level_Parallism =       2.2185
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0002
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0007
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 36 sec (36 sec)
gpgpu_simulation_rate = 14973 (inst/sec)
gpgpu_simulation_rate = 3066 (cycle/sec)
gpgpu_silicon_slowdown = 471950x
Processing kernel ./hw_run/rodinia_2.0-ft/9.1/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-13.traceg
-kernel name = _Z20needle_cuda_shared_2PiS_S_iiii
-kernel id = 13
-grid dim = (3,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 32
-binary version = 70
-cuda stream id = 0
Header info loaded for kernel command : ./hw_run/rodinia_2.0-ft/9.1/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-13.traceg
launching kernel name: _Z20needle_cuda_shared_2PiS_S_iiii uid: 13
GPGPU-Sim uArch: Shader 58 bind to kernel 13 '_Z20needle_cuda_shared_2PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 59 bind to kernel 13 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 60 bind to kernel 13 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 2,0,0
Destroy streams for kernel 13: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_S_iiii 
kernel_launch_uid = 13 
gpu_sim_cycle = 9108
gpu_sim_insn = 28089
gpu_sim_insn_fp = 0
gpu_bytes_leidos = 132980
gpu_bytes_leidos_Desde_MemFetch = 216672
gpu_arithmetic_intensity = 0.00000000000000
gpu_gflops = 0.000000
gpu_ipc =       3.0840
gpu_tot_sim_cycle = 119500
gpu_tot_sim_insn = 567147
gpu_tot_ipc =       4.7460
gpu_tot_issued_cta = 61
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5625% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0366
partiton_level_parallism_total  =       0.0567
partiton_level_parallism_util =       2.6640
partiton_level_parallism_util_total  =       2.6837
L2_BW  =       1.6929 GB/Sec
L2_BW_total  =       2.6236 GB/Sec
gpu_total_sim_rate=14542

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 6832
	L1D_total_cache_misses = 5917
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 61
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2494
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1471
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 854
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 481
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1471
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4026
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2806

Total_core_cache_fail_stats:
ctas_completed 61, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
809, 
gpgpu_n_tot_thrd_icount = 567147
gpgpu_n_tot_w_icount = 49499
gpgpu_n_stall_shd_mem = 26413
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 3965
gpgpu_n_mem_write_global = 2806
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 17629
gpgpu_n_store_insn = 15616
gpgpu_n_shmem_insn = 111325
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 25620
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 793
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1819	W0_Idle:767635	W0_Scoreboard:188173	W1:2049	W2:1830	W3:1830	W4:1830	W5:1830	W6:1830	W7:1830	W8:1830	W9:1830	W10:1830	W11:1830	W12:1830	W13:1830	W14:1830	W15:1830	W16:21708	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:49499	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 31720 {8:3965,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 112240 {40:2806,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 158600 {40:3965,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 22448 {8:2806,}
maxmflatency = 349 
max_icnt2mem_latency = 40 
maxmrqlatency = 24 
max_icnt2sh_latency = 8 
averagemflatency = 246 
avg_icnt2mem_latency = 26 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 2 
mrq_lat_table:734 	1944 	100 	0 	100 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3893 	2878 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	6331 	440 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	6545 	225 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	35 	27 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5407      5407      5809         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5407      5408      5808         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5428      5428         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5427      5429         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5412      5412      5812         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5412      5415      5810         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5424      5424      5809         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5424      5427      5808         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5392      5472         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5472      5471         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5394      5823         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5823      5822         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5409      5824      5808         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5824      5824      5811         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5416      5826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5826      5826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5460      5460         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5461      5463         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5463      5463         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5463      5464         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5467      5467         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5466      5468         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5470      5470         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5470      5471         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5436      5436         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5436      5437         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5431      5431         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5432      5434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5448      5448         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5449      5451         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5441      5441         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5441      5444         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 48.000000 48.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 46.000000 43.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 46.000000 43.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 48.000000 48.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 46.000000 43.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 48.000000 48.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 46.000000 43.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 40.000000 44.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 40.000000 42.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 36.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 36.000000 34.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 52.000000 48.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 48.000000 44.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 52.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 47.000000 44.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 46.000000 43.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 46.000000 43.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 45.000000 42.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 46.000000 43.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 45.000000 45.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 43.000000 40.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 37.000000 37.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 35.000000 33.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 46.000000 43.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 46.000000 43.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2878/72 = 39.972221
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        48        48         4         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        46        43         2         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        46        43         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        48        48         4         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        46        43         2         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        48        48         4         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        46        43         2         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        40        44         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        40        42         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        36        34         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        52        48         4         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        48        44         2         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        52        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        47        44         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        46        43         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        46        43         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        45        42         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        46        43         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        45        45         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        43        40         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        37        37         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        35        33         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        46        43         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        46        43         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2878
min_bank_accesses = 0!
chip skew: 104/68 = 1.53
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        572       573       906    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        562       562       811    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        572       572    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        562       562    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        607       623       893    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        637       646       899    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        537       557       900    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        565       583       905    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        624       670    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        565       629    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        622       659    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        569       619    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        524       575       866    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        526       570      1014    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        512       574    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        522       570    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:        574       574    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:        564       563    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:        571       572    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:        562       562    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:        561       565    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:        569       572    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:        542       547    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:        540       543    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:        578       574    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:        559       553    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:        613       608    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:        602       596    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:        572       572    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:        562       562    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:        571       571    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:        562       562    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        343       343       338         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        342       345       338         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        343       343       199         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        342       343       196         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        342       342       338         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        341       344       337         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        339       339       336         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        339       341       339         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        334       349         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        349       349         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        342       335         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        335       336         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        344       336       337         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        336       335       336         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        342       337         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        337       336         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        343       343         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        343       344         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        344       344         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        343       345         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        347       347         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        346       347         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        347       347         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        346       346         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        342       343         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        342       345         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        341       341         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        344       344         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        341       341         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        343       344         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        343       343         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        341       345         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70197 n_nop=70094 n_act=3 n_pre=0 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001425
n_activity=576 dram_eff=0.1736
bk0: 48a 70175i bk1: 48a 70172i bk2: 4a 70185i bk3: 0a 70197i bk4: 0a 70197i bk5: 0a 70197i bk6: 0a 70197i bk7: 0a 70197i bk8: 0a 70197i bk9: 0a 70197i bk10: 0a 70197i bk11: 0a 70197i bk12: 0a 70197i bk13: 0a 70197i bk14: 0a 70197i bk15: 0a 70197i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970000
Row_Buffer_Locality_read = 0.970000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.081633
Bank_Level_Parallism_Col = 1.083333
Bank_Level_Parallism_Ready = 1.060000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.083333 

BW Util details:
bwutil = 0.001425 
total_CMD = 70197 
util_bw = 100 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 70050 

BW Util Bottlenecks: 
RCDc_limit = 31 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70197 
n_nop = 70094 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 100 
Row_Bus_Util =  0.000043 
CoL_Bus_Util = 0.001425 
Either_Row_CoL_Bus_Util = 0.001467 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000741 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000740772
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70197 n_nop=70103 n_act=3 n_pre=0 n_ref_event=0 n_req=91 n_rd=91 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001296
n_activity=470 dram_eff=0.1936
bk0: 46a 70178i bk1: 43a 70177i bk2: 2a 70185i bk3: 0a 70197i bk4: 0a 70197i bk5: 0a 70197i bk6: 0a 70197i bk7: 0a 70197i bk8: 0a 70197i bk9: 0a 70197i bk10: 0a 70197i bk11: 0a 70197i bk12: 0a 70197i bk13: 0a 70197i bk14: 0a 70197i bk15: 0a 70197i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967033
Row_Buffer_Locality_read = 0.967033
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.059701
Bank_Level_Parallism_Col = 1.061069
Bank_Level_Parallism_Ready = 1.032967
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.061069 

BW Util details:
bwutil = 0.001296 
total_CMD = 70197 
util_bw = 91 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 70063 

BW Util Bottlenecks: 
RCDc_limit = 31 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70197 
n_nop = 70103 
Read = 91 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 91 
total_req = 91 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 91 
Row_Bus_Util =  0.000043 
CoL_Bus_Util = 0.001296 
Either_Row_CoL_Bus_Util = 0.001339 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000755 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000755018
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70197 n_nop=70099 n_act=2 n_pre=0 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001368
n_activity=538 dram_eff=0.1784
bk0: 48a 70177i bk1: 48a 70176i bk2: 0a 70197i bk3: 0a 70197i bk4: 0a 70197i bk5: 0a 70197i bk6: 0a 70197i bk7: 0a 70197i bk8: 0a 70197i bk9: 0a 70197i bk10: 0a 70197i bk11: 0a 70197i bk12: 0a 70197i bk13: 0a 70197i bk14: 0a 70197i bk15: 0a 70197i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.045802
Bank_Level_Parallism_Col = 1.046512
Bank_Level_Parallism_Ready = 1.041667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.046512 

BW Util details:
bwutil = 0.001368 
total_CMD = 70197 
util_bw = 96 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 70066 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70197 
n_nop = 70099 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 96 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.001368 
Either_Row_CoL_Bus_Util = 0.001396 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000727 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000726527
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70197 n_nop=70106 n_act=2 n_pre=0 n_ref_event=0 n_req=89 n_rd=89 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001268
n_activity=446 dram_eff=0.1996
bk0: 46a 70175i bk1: 43a 70171i bk2: 0a 70197i bk3: 0a 70197i bk4: 0a 70197i bk5: 0a 70197i bk6: 0a 70197i bk7: 0a 70197i bk8: 0a 70197i bk9: 0a 70197i bk10: 0a 70197i bk11: 0a 70197i bk12: 0a 70197i bk13: 0a 70197i bk14: 0a 70197i bk15: 0a 70197i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977528
Row_Buffer_Locality_read = 0.977528
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.070312
Bank_Level_Parallism_Col = 1.071429
Bank_Level_Parallism_Ready = 1.078652
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.071429 

BW Util details:
bwutil = 0.001268 
total_CMD = 70197 
util_bw = 89 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 70069 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70197 
n_nop = 70106 
Read = 89 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 89 
total_req = 89 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 89 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.001268 
Either_Row_CoL_Bus_Util = 0.001296 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000741 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000740772
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70197 n_nop=70094 n_act=3 n_pre=0 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001425
n_activity=544 dram_eff=0.1838
bk0: 48a 70176i bk1: 48a 70172i bk2: 4a 70185i bk3: 0a 70197i bk4: 0a 70197i bk5: 0a 70197i bk6: 0a 70197i bk7: 0a 70197i bk8: 0a 70197i bk9: 0a 70197i bk10: 0a 70197i bk11: 0a 70197i bk12: 0a 70197i bk13: 0a 70197i bk14: 0a 70197i bk15: 0a 70197i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970000
Row_Buffer_Locality_read = 0.970000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.060403
Bank_Level_Parallism_Col = 1.061644
Bank_Level_Parallism_Ready = 1.060000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.061644 

BW Util details:
bwutil = 0.001425 
total_CMD = 70197 
util_bw = 100 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 70048 

BW Util Bottlenecks: 
RCDc_limit = 33 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70197 
n_nop = 70094 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 100 
Row_Bus_Util =  0.000043 
CoL_Bus_Util = 0.001425 
Either_Row_CoL_Bus_Util = 0.001467 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000712 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000712281
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70197 n_nop=70103 n_act=3 n_pre=0 n_ref_event=0 n_req=91 n_rd=91 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001296
n_activity=472 dram_eff=0.1928
bk0: 46a 70180i bk1: 43a 70175i bk2: 2a 70185i bk3: 0a 70197i bk4: 0a 70197i bk5: 0a 70197i bk6: 0a 70197i bk7: 0a 70197i bk8: 0a 70197i bk9: 0a 70197i bk10: 0a 70197i bk11: 0a 70197i bk12: 0a 70197i bk13: 0a 70197i bk14: 0a 70197i bk15: 0a 70197i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967033
Row_Buffer_Locality_read = 0.967033
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.075758
Bank_Level_Parallism_Col = 1.077519
Bank_Level_Parallism_Ready = 1.043956
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.077519 

BW Util details:
bwutil = 0.001296 
total_CMD = 70197 
util_bw = 91 
Wasted_Col = 41 
Wasted_Row = 0 
Idle = 70065 

BW Util Bottlenecks: 
RCDc_limit = 31 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70197 
n_nop = 70103 
Read = 91 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 91 
total_req = 91 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 91 
Row_Bus_Util =  0.000043 
CoL_Bus_Util = 0.001296 
Either_Row_CoL_Bus_Util = 0.001339 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000769 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000769264
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70197 n_nop=70094 n_act=3 n_pre=0 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001425
n_activity=560 dram_eff=0.1786
bk0: 48a 70178i bk1: 48a 70178i bk2: 4a 70185i bk3: 0a 70197i bk4: 0a 70197i bk5: 0a 70197i bk6: 0a 70197i bk7: 0a 70197i bk8: 0a 70197i bk9: 0a 70197i bk10: 0a 70197i bk11: 0a 70197i bk12: 0a 70197i bk13: 0a 70197i bk14: 0a 70197i bk15: 0a 70197i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970000
Row_Buffer_Locality_read = 0.970000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.048951
Bank_Level_Parallism_Col = 1.050000
Bank_Level_Parallism_Ready = 1.030000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.050000 

BW Util details:
bwutil = 0.001425 
total_CMD = 70197 
util_bw = 100 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 70054 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70197 
n_nop = 70094 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 100 
Row_Bus_Util =  0.000043 
CoL_Bus_Util = 0.001425 
Either_Row_CoL_Bus_Util = 0.001467 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000370 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000370386
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70197 n_nop=70103 n_act=3 n_pre=0 n_ref_event=0 n_req=91 n_rd=91 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001296
n_activity=476 dram_eff=0.1912
bk0: 46a 70174i bk1: 43a 70174i bk2: 2a 70185i bk3: 0a 70197i bk4: 0a 70197i bk5: 0a 70197i bk6: 0a 70197i bk7: 0a 70197i bk8: 0a 70197i bk9: 0a 70197i bk10: 0a 70197i bk11: 0a 70197i bk12: 0a 70197i bk13: 0a 70197i bk14: 0a 70197i bk15: 0a 70197i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.967033
Row_Buffer_Locality_read = 0.967033
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.128788
Bank_Level_Parallism_Col = 1.131783
Bank_Level_Parallism_Ready = 1.065934
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.131783 

BW Util details:
bwutil = 0.001296 
total_CMD = 70197 
util_bw = 91 
Wasted_Col = 41 
Wasted_Row = 0 
Idle = 70065 

BW Util Bottlenecks: 
RCDc_limit = 31 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70197 
n_nop = 70103 
Read = 91 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 91 
total_req = 91 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 91 
Row_Bus_Util =  0.000043 
CoL_Bus_Util = 0.001296 
Either_Row_CoL_Bus_Util = 0.001339 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000427 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000427369
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70197 n_nop=70111 n_act=2 n_pre=0 n_ref_event=0 n_req=84 n_rd=84 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001197
n_activity=542 dram_eff=0.155
bk0: 40a 70180i bk1: 44a 70180i bk2: 0a 70197i bk3: 0a 70197i bk4: 0a 70197i bk5: 0a 70197i bk6: 0a 70197i bk7: 0a 70197i bk8: 0a 70197i bk9: 0a 70197i bk10: 0a 70197i bk11: 0a 70197i bk12: 0a 70197i bk13: 0a 70197i bk14: 0a 70197i bk15: 0a 70197i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001197 
total_CMD = 70197 
util_bw = 84 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 70079 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70197 
n_nop = 70111 
Read = 84 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 84 
total_req = 84 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 84 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.001197 
Either_Row_CoL_Bus_Util = 0.001225 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000427 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000427369
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70197 n_nop=70113 n_act=2 n_pre=0 n_ref_event=0 n_req=82 n_rd=82 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001168
n_activity=533 dram_eff=0.1538
bk0: 40a 70178i bk1: 42a 70173i bk2: 0a 70197i bk3: 0a 70197i bk4: 0a 70197i bk5: 0a 70197i bk6: 0a 70197i bk7: 0a 70197i bk8: 0a 70197i bk9: 0a 70197i bk10: 0a 70197i bk11: 0a 70197i bk12: 0a 70197i bk13: 0a 70197i bk14: 0a 70197i bk15: 0a 70197i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975610
Row_Buffer_Locality_read = 0.975610
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.024590
Bank_Level_Parallism_Col = 1.025000
Bank_Level_Parallism_Ready = 1.024390
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.025000 

BW Util details:
bwutil = 0.001168 
total_CMD = 70197 
util_bw = 82 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 70075 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70197 
n_nop = 70113 
Read = 82 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 82 
total_req = 82 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 82 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.001168 
Either_Row_CoL_Bus_Util = 0.001197 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000826 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000826246
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70197 n_nop=70123 n_act=2 n_pre=0 n_ref_event=0 n_req=72 n_rd=72 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001026
n_activity=395 dram_eff=0.1823
bk0: 36a 70180i bk1: 36a 70181i bk2: 0a 70197i bk3: 0a 70197i bk4: 0a 70197i bk5: 0a 70197i bk6: 0a 70197i bk7: 0a 70197i bk8: 0a 70197i bk9: 0a 70197i bk10: 0a 70197i bk11: 0a 70197i bk12: 0a 70197i bk13: 0a 70197i bk14: 0a 70197i bk15: 0a 70197i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972222
Row_Buffer_Locality_read = 0.972222
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.009615
Bank_Level_Parallism_Col = 1.009804
Bank_Level_Parallism_Ready = 1.013889
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.009804 

BW Util details:
bwutil = 0.001026 
total_CMD = 70197 
util_bw = 72 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 70093 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70197 
n_nop = 70123 
Read = 72 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 72 
total_req = 72 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 72 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.001026 
Either_Row_CoL_Bus_Util = 0.001054 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000370 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000370386
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70197 n_nop=70125 n_act=2 n_pre=0 n_ref_event=0 n_req=70 n_rd=70 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009972
n_activity=375 dram_eff=0.1867
bk0: 36a 70177i bk1: 34a 70179i bk2: 0a 70197i bk3: 0a 70197i bk4: 0a 70197i bk5: 0a 70197i bk6: 0a 70197i bk7: 0a 70197i bk8: 0a 70197i bk9: 0a 70197i bk10: 0a 70197i bk11: 0a 70197i bk12: 0a 70197i bk13: 0a 70197i bk14: 0a 70197i bk15: 0a 70197i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971429
Row_Buffer_Locality_read = 0.971429
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.048544
Bank_Level_Parallism_Col = 1.049505
Bank_Level_Parallism_Ready = 1.042857
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.049505 

BW Util details:
bwutil = 0.000997 
total_CMD = 70197 
util_bw = 70 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 70094 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70197 
n_nop = 70125 
Read = 70 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 70 
total_req = 70 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 70 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.000997 
Either_Row_CoL_Bus_Util = 0.001026 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000057 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.69825e-05
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70197 n_nop=70090 n_act=3 n_pre=0 n_ref_event=0 n_req=104 n_rd=104 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001482
n_activity=569 dram_eff=0.1828
bk0: 52a 70172i bk1: 48a 70172i bk2: 4a 70185i bk3: 0a 70197i bk4: 0a 70197i bk5: 0a 70197i bk6: 0a 70197i bk7: 0a 70197i bk8: 0a 70197i bk9: 0a 70197i bk10: 0a 70197i bk11: 0a 70197i bk12: 0a 70197i bk13: 0a 70197i bk14: 0a 70197i bk15: 0a 70197i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971154
Row_Buffer_Locality_read = 0.971154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.070968
Bank_Level_Parallism_Col = 1.072368
Bank_Level_Parallism_Ready = 1.067308
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.072368 

BW Util details:
bwutil = 0.001482 
total_CMD = 70197 
util_bw = 104 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 70042 

BW Util Bottlenecks: 
RCDc_limit = 33 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70197 
n_nop = 70090 
Read = 104 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 104 
total_req = 104 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 104 
Row_Bus_Util =  0.000043 
CoL_Bus_Util = 0.001482 
Either_Row_CoL_Bus_Util = 0.001524 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000484 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000484351
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70197 n_nop=70100 n_act=3 n_pre=0 n_ref_event=0 n_req=94 n_rd=94 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001339
n_activity=558 dram_eff=0.1685
bk0: 48a 70175i bk1: 44a 70173i bk2: 2a 70185i bk3: 0a 70197i bk4: 0a 70197i bk5: 0a 70197i bk6: 0a 70197i bk7: 0a 70197i bk8: 0a 70197i bk9: 0a 70197i bk10: 0a 70197i bk11: 0a 70197i bk12: 0a 70197i bk13: 0a 70197i bk14: 0a 70197i bk15: 0a 70197i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.968085
Row_Buffer_Locality_read = 0.968085
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.041096
Bank_Level_Parallism_Col = 1.041958
Bank_Level_Parallism_Ready = 1.053192
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.041958 

BW Util details:
bwutil = 0.001339 
total_CMD = 70197 
util_bw = 94 
Wasted_Col = 52 
Wasted_Row = 0 
Idle = 70051 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70197 
n_nop = 70100 
Read = 94 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 94 
total_req = 94 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 94 
Row_Bus_Util =  0.000043 
CoL_Bus_Util = 0.001339 
Either_Row_CoL_Bus_Util = 0.001382 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000071 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=7.12281e-05
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70197 n_nop=70095 n_act=2 n_pre=0 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001425
n_activity=535 dram_eff=0.1869
bk0: 52a 70168i bk1: 48a 70168i bk2: 0a 70197i bk3: 0a 70197i bk4: 0a 70197i bk5: 0a 70197i bk6: 0a 70197i bk7: 0a 70197i bk8: 0a 70197i bk9: 0a 70197i bk10: 0a 70197i bk11: 0a 70197i bk12: 0a 70197i bk13: 0a 70197i bk14: 0a 70197i bk15: 0a 70197i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980000
Row_Buffer_Locality_read = 0.980000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.097222
Bank_Level_Parallism_Col = 1.098592
Bank_Level_Parallism_Ready = 1.090000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.098592 

BW Util details:
bwutil = 0.001425 
total_CMD = 70197 
util_bw = 100 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 70053 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70197 
n_nop = 70095 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 100 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.001425 
Either_Row_CoL_Bus_Util = 0.001453 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000484 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000484351
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70197 n_nop=70104 n_act=2 n_pre=0 n_ref_event=0 n_req=91 n_rd=91 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001296
n_activity=506 dram_eff=0.1798
bk0: 47a 70172i bk1: 44a 70170i bk2: 0a 70197i bk3: 0a 70197i bk4: 0a 70197i bk5: 0a 70197i bk6: 0a 70197i bk7: 0a 70197i bk8: 0a 70197i bk9: 0a 70197i bk10: 0a 70197i bk11: 0a 70197i bk12: 0a 70197i bk13: 0a 70197i bk14: 0a 70197i bk15: 0a 70197i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978022
Row_Buffer_Locality_read = 0.978022
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.075188
Bank_Level_Parallism_Col = 1.076336
Bank_Level_Parallism_Ready = 1.076923
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.076336 

BW Util details:
bwutil = 0.001296 
total_CMD = 70197 
util_bw = 91 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 70064 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70197 
n_nop = 70104 
Read = 91 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 91 
total_req = 91 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 91 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.001296 
Either_Row_CoL_Bus_Util = 0.001325 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000114 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000113965
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70197 n_nop=70099 n_act=2 n_pre=0 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001368
n_activity=516 dram_eff=0.186
bk0: 48a 70172i bk1: 48a 70172i bk2: 0a 70197i bk3: 0a 70197i bk4: 0a 70197i bk5: 0a 70197i bk6: 0a 70197i bk7: 0a 70197i bk8: 0a 70197i bk9: 0a 70197i bk10: 0a 70197i bk11: 0a 70197i bk12: 0a 70197i bk13: 0a 70197i bk14: 0a 70197i bk15: 0a 70197i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.065693
Bank_Level_Parallism_Col = 1.066667
Bank_Level_Parallism_Ready = 1.072917
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.066667 

BW Util details:
bwutil = 0.001368 
total_CMD = 70197 
util_bw = 96 
Wasted_Col = 41 
Wasted_Row = 0 
Idle = 70060 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70197 
n_nop = 70099 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 96 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.001368 
Either_Row_CoL_Bus_Util = 0.001396 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000840 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000840492
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70197 n_nop=70106 n_act=2 n_pre=0 n_ref_event=0 n_req=89 n_rd=89 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001268
n_activity=440 dram_eff=0.2023
bk0: 46a 70177i bk1: 43a 70177i bk2: 0a 70197i bk3: 0a 70197i bk4: 0a 70197i bk5: 0a 70197i bk6: 0a 70197i bk7: 0a 70197i bk8: 0a 70197i bk9: 0a 70197i bk10: 0a 70197i bk11: 0a 70197i bk12: 0a 70197i bk13: 0a 70197i bk14: 0a 70197i bk15: 0a 70197i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977528
Row_Buffer_Locality_read = 0.977528
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.023810
Bank_Level_Parallism_Col = 1.024194
Bank_Level_Parallism_Ready = 1.022472
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.024194 

BW Util details:
bwutil = 0.001268 
total_CMD = 70197 
util_bw = 89 
Wasted_Col = 37 
Wasted_Row = 0 
Idle = 70071 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70197 
n_nop = 70106 
Read = 89 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 89 
total_req = 89 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 89 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.001268 
Either_Row_CoL_Bus_Util = 0.001296 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000727 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000726527
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70197 n_nop=70099 n_act=2 n_pre=0 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001368
n_activity=514 dram_eff=0.1868
bk0: 48a 70172i bk1: 48a 70168i bk2: 0a 70197i bk3: 0a 70197i bk4: 0a 70197i bk5: 0a 70197i bk6: 0a 70197i bk7: 0a 70197i bk8: 0a 70197i bk9: 0a 70197i bk10: 0a 70197i bk11: 0a 70197i bk12: 0a 70197i bk13: 0a 70197i bk14: 0a 70197i bk15: 0a 70197i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.111111
Bank_Level_Parallism_Col = 1.112782
Bank_Level_Parallism_Ready = 1.083333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.112782 

BW Util details:
bwutil = 0.001368 
total_CMD = 70197 
util_bw = 96 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 70062 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70197 
n_nop = 70099 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 96 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.001368 
Either_Row_CoL_Bus_Util = 0.001396 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000812 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000812001
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70197 n_nop=70106 n_act=2 n_pre=0 n_ref_event=0 n_req=89 n_rd=89 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001268
n_activity=437 dram_eff=0.2037
bk0: 46a 70173i bk1: 43a 70170i bk2: 0a 70197i bk3: 0a 70197i bk4: 0a 70197i bk5: 0a 70197i bk6: 0a 70197i bk7: 0a 70197i bk8: 0a 70197i bk9: 0a 70197i bk10: 0a 70197i bk11: 0a 70197i bk12: 0a 70197i bk13: 0a 70197i bk14: 0a 70197i bk15: 0a 70197i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977528
Row_Buffer_Locality_read = 0.977528
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.093750
Bank_Level_Parallism_Col = 1.095238
Bank_Level_Parallism_Ready = 1.067416
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.095238 

BW Util details:
bwutil = 0.001268 
total_CMD = 70197 
util_bw = 89 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 70069 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70197 
n_nop = 70106 
Read = 89 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 89 
total_req = 89 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 89 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.001268 
Either_Row_CoL_Bus_Util = 0.001296 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000784 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000783509
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70197 n_nop=70099 n_act=2 n_pre=0 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001368
n_activity=506 dram_eff=0.1897
bk0: 48a 70176i bk1: 48a 70167i bk2: 0a 70197i bk3: 0a 70197i bk4: 0a 70197i bk5: 0a 70197i bk6: 0a 70197i bk7: 0a 70197i bk8: 0a 70197i bk9: 0a 70197i bk10: 0a 70197i bk11: 0a 70197i bk12: 0a 70197i bk13: 0a 70197i bk14: 0a 70197i bk15: 0a 70197i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.080882
Bank_Level_Parallism_Col = 1.082090
Bank_Level_Parallism_Ready = 1.083333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.082090 

BW Util details:
bwutil = 0.001368 
total_CMD = 70197 
util_bw = 96 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 70061 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70197 
n_nop = 70099 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 96 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.001368 
Either_Row_CoL_Bus_Util = 0.001396 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000812 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000812001
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70197 n_nop=70108 n_act=2 n_pre=0 n_ref_event=0 n_req=87 n_rd=87 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001239
n_activity=426 dram_eff=0.2042
bk0: 45a 70174i bk1: 42a 70163i bk2: 0a 70197i bk3: 0a 70197i bk4: 0a 70197i bk5: 0a 70197i bk6: 0a 70197i bk7: 0a 70197i bk8: 0a 70197i bk9: 0a 70197i bk10: 0a 70197i bk11: 0a 70197i bk12: 0a 70197i bk13: 0a 70197i bk14: 0a 70197i bk15: 0a 70197i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977012
Row_Buffer_Locality_read = 0.977012
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.116279
Bank_Level_Parallism_Col = 1.118110
Bank_Level_Parallism_Ready = 1.091954
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.118110 

BW Util details:
bwutil = 0.001239 
total_CMD = 70197 
util_bw = 87 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 70068 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70197 
n_nop = 70108 
Read = 87 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 87 
total_req = 87 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 87 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.001239 
Either_Row_CoL_Bus_Util = 0.001268 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000826 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000826246
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70197 n_nop=70099 n_act=2 n_pre=0 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001368
n_activity=508 dram_eff=0.189
bk0: 48a 70174i bk1: 48a 70168i bk2: 0a 70197i bk3: 0a 70197i bk4: 0a 70197i bk5: 0a 70197i bk6: 0a 70197i bk7: 0a 70197i bk8: 0a 70197i bk9: 0a 70197i bk10: 0a 70197i bk11: 0a 70197i bk12: 0a 70197i bk13: 0a 70197i bk14: 0a 70197i bk15: 0a 70197i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.104478
Bank_Level_Parallism_Col = 1.106061
Bank_Level_Parallism_Ready = 1.083333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.106061 

BW Util details:
bwutil = 0.001368 
total_CMD = 70197 
util_bw = 96 
Wasted_Col = 38 
Wasted_Row = 0 
Idle = 70063 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70197 
n_nop = 70099 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 96 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.001368 
Either_Row_CoL_Bus_Util = 0.001396 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000556 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000555579
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70197 n_nop=70106 n_act=2 n_pre=0 n_ref_event=0 n_req=89 n_rd=89 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001268
n_activity=435 dram_eff=0.2046
bk0: 46a 70170i bk1: 43a 70166i bk2: 0a 70197i bk3: 0a 70197i bk4: 0a 70197i bk5: 0a 70197i bk6: 0a 70197i bk7: 0a 70197i bk8: 0a 70197i bk9: 0a 70197i bk10: 0a 70197i bk11: 0a 70197i bk12: 0a 70197i bk13: 0a 70197i bk14: 0a 70197i bk15: 0a 70197i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977528
Row_Buffer_Locality_read = 0.977528
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.130769
Bank_Level_Parallism_Col = 1.132812
Bank_Level_Parallism_Ready = 1.112360
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.132812 

BW Util details:
bwutil = 0.001268 
total_CMD = 70197 
util_bw = 89 
Wasted_Col = 41 
Wasted_Row = 0 
Idle = 70067 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70197 
n_nop = 70106 
Read = 89 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 89 
total_req = 89 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 89 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.001268 
Either_Row_CoL_Bus_Util = 0.001296 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000570 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000569825
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70197 n_nop=70105 n_act=2 n_pre=0 n_ref_event=0 n_req=90 n_rd=90 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001282
n_activity=500 dram_eff=0.18
bk0: 45a 70178i bk1: 45a 70173i bk2: 0a 70197i bk3: 0a 70197i bk4: 0a 70197i bk5: 0a 70197i bk6: 0a 70197i bk7: 0a 70197i bk8: 0a 70197i bk9: 0a 70197i bk10: 0a 70197i bk11: 0a 70197i bk12: 0a 70197i bk13: 0a 70197i bk14: 0a 70197i bk15: 0a 70197i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977778
Row_Buffer_Locality_read = 0.977778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.081301
Bank_Level_Parallism_Col = 1.082645
Bank_Level_Parallism_Ready = 1.055556
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.082645 

BW Util details:
bwutil = 0.001282 
total_CMD = 70197 
util_bw = 90 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 70074 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70197 
n_nop = 70105 
Read = 90 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 90 
total_req = 90 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 90 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.001282 
Either_Row_CoL_Bus_Util = 0.001311 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000798 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000797755
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70197 n_nop=70112 n_act=2 n_pre=0 n_ref_event=0 n_req=83 n_rd=83 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001182
n_activity=432 dram_eff=0.1921
bk0: 43a 70176i bk1: 40a 70172i bk2: 0a 70197i bk3: 0a 70197i bk4: 0a 70197i bk5: 0a 70197i bk6: 0a 70197i bk7: 0a 70197i bk8: 0a 70197i bk9: 0a 70197i bk10: 0a 70197i bk11: 0a 70197i bk12: 0a 70197i bk13: 0a 70197i bk14: 0a 70197i bk15: 0a 70197i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.975904
Row_Buffer_Locality_read = 0.975904
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.084034
Bank_Level_Parallism_Col = 1.085470
Bank_Level_Parallism_Ready = 1.060241
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.085470 

BW Util details:
bwutil = 0.001182 
total_CMD = 70197 
util_bw = 83 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 70078 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70197 
n_nop = 70112 
Read = 83 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 83 
total_req = 83 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 83 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.001182 
Either_Row_CoL_Bus_Util = 0.001211 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000798 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000797755
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70197 n_nop=70121 n_act=2 n_pre=0 n_ref_event=0 n_req=74 n_rd=74 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001054
n_activity=379 dram_eff=0.1953
bk0: 37a 70177i bk1: 37a 70175i bk2: 0a 70197i bk3: 0a 70197i bk4: 0a 70197i bk5: 0a 70197i bk6: 0a 70197i bk7: 0a 70197i bk8: 0a 70197i bk9: 0a 70197i bk10: 0a 70197i bk11: 0a 70197i bk12: 0a 70197i bk13: 0a 70197i bk14: 0a 70197i bk15: 0a 70197i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972973
Row_Buffer_Locality_read = 0.972973
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.064220
Bank_Level_Parallism_Col = 1.065421
Bank_Level_Parallism_Ready = 1.040541
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.065421 

BW Util details:
bwutil = 0.001054 
total_CMD = 70197 
util_bw = 74 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 70088 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70197 
n_nop = 70121 
Read = 74 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 74 
total_req = 74 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 74 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.001054 
Either_Row_CoL_Bus_Util = 0.001083 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000755 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000755018
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70197 n_nop=70127 n_act=2 n_pre=0 n_ref_event=0 n_req=68 n_rd=68 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009687
n_activity=349 dram_eff=0.1948
bk0: 35a 70178i bk1: 33a 70179i bk2: 0a 70197i bk3: 0a 70197i bk4: 0a 70197i bk5: 0a 70197i bk6: 0a 70197i bk7: 0a 70197i bk8: 0a 70197i bk9: 0a 70197i bk10: 0a 70197i bk11: 0a 70197i bk12: 0a 70197i bk13: 0a 70197i bk14: 0a 70197i bk15: 0a 70197i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970588
Row_Buffer_Locality_read = 0.970588
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.039604
Bank_Level_Parallism_Col = 1.040404
Bank_Level_Parallism_Ready = 1.029412
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.040404 

BW Util details:
bwutil = 0.000969 
total_CMD = 70197 
util_bw = 68 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 70096 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70197 
n_nop = 70127 
Read = 68 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 68 
total_req = 68 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 68 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.000969 
Either_Row_CoL_Bus_Util = 0.000997 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000741 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000740772
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70197 n_nop=70099 n_act=2 n_pre=0 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001368
n_activity=513 dram_eff=0.1871
bk0: 48a 70171i bk1: 48a 70169i bk2: 0a 70197i bk3: 0a 70197i bk4: 0a 70197i bk5: 0a 70197i bk6: 0a 70197i bk7: 0a 70197i bk8: 0a 70197i bk9: 0a 70197i bk10: 0a 70197i bk11: 0a 70197i bk12: 0a 70197i bk13: 0a 70197i bk14: 0a 70197i bk15: 0a 70197i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.102941
Bank_Level_Parallism_Col = 1.104478
Bank_Level_Parallism_Ready = 1.083333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.104478 

BW Util details:
bwutil = 0.001368 
total_CMD = 70197 
util_bw = 96 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 70061 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70197 
n_nop = 70099 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 96 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.001368 
Either_Row_CoL_Bus_Util = 0.001396 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000769 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000769264
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70197 n_nop=70106 n_act=2 n_pre=0 n_ref_event=0 n_req=89 n_rd=89 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001268
n_activity=436 dram_eff=0.2041
bk0: 46a 70174i bk1: 43a 70171i bk2: 0a 70197i bk3: 0a 70197i bk4: 0a 70197i bk5: 0a 70197i bk6: 0a 70197i bk7: 0a 70197i bk8: 0a 70197i bk9: 0a 70197i bk10: 0a 70197i bk11: 0a 70197i bk12: 0a 70197i bk13: 0a 70197i bk14: 0a 70197i bk15: 0a 70197i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977528
Row_Buffer_Locality_read = 0.977528
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.078125
Bank_Level_Parallism_Col = 1.079365
Bank_Level_Parallism_Ready = 1.056180
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.079365 

BW Util details:
bwutil = 0.001268 
total_CMD = 70197 
util_bw = 89 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 70069 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70197 
n_nop = 70106 
Read = 89 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 89 
total_req = 89 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 89 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.001268 
Either_Row_CoL_Bus_Util = 0.001296 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000741 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000740772
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70197 n_nop=70099 n_act=2 n_pre=0 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001368
n_activity=513 dram_eff=0.1871
bk0: 48a 70173i bk1: 48a 70174i bk2: 0a 70197i bk3: 0a 70197i bk4: 0a 70197i bk5: 0a 70197i bk6: 0a 70197i bk7: 0a 70197i bk8: 0a 70197i bk9: 0a 70197i bk10: 0a 70197i bk11: 0a 70197i bk12: 0a 70197i bk13: 0a 70197i bk14: 0a 70197i bk15: 0a 70197i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.051471
Bank_Level_Parallism_Col = 1.052239
Bank_Level_Parallism_Ready = 1.052083
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.052239 

BW Util details:
bwutil = 0.001368 
total_CMD = 70197 
util_bw = 96 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 70061 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70197 
n_nop = 70099 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 96 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.001368 
Either_Row_CoL_Bus_Util = 0.001396 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000784 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000783509
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=70197 n_nop=70106 n_act=2 n_pre=0 n_ref_event=0 n_req=89 n_rd=89 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001268
n_activity=438 dram_eff=0.2032
bk0: 46a 70171i bk1: 43a 70167i bk2: 0a 70197i bk3: 0a 70197i bk4: 0a 70197i bk5: 0a 70197i bk6: 0a 70197i bk7: 0a 70197i bk8: 0a 70197i bk9: 0a 70197i bk10: 0a 70197i bk11: 0a 70197i bk12: 0a 70197i bk13: 0a 70197i bk14: 0a 70197i bk15: 0a 70197i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977528
Row_Buffer_Locality_read = 0.977528
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.106870
Bank_Level_Parallism_Col = 1.108527
Bank_Level_Parallism_Ready = 1.089888
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.108527 

BW Util details:
bwutil = 0.001268 
total_CMD = 70197 
util_bw = 89 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 70066 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 70197 
n_nop = 70106 
Read = 89 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 89 
total_req = 89 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 89 
Row_Bus_Util =  0.000028 
CoL_Bus_Util = 0.001268 
Either_Row_CoL_Bus_Util = 0.001296 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000769 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000769264

========= L2 cache stats =========
L2_cache_bank[0]: Access = 112, Miss = 78, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 128, Miss = 90, Miss_rate = 0.703, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 105, Miss = 75, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 105, Miss = 76, Miss_rate = 0.724, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 112, Miss = 78, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 124, Miss = 86, Miss_rate = 0.694, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 105, Miss = 75, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 103, Miss = 74, Miss_rate = 0.718, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 125, Miss = 78, Miss_rate = 0.624, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 137, Miss = 90, Miss_rate = 0.657, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 123, Miss = 76, Miss_rate = 0.618, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 125, Miss = 78, Miss_rate = 0.624, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 109, Miss = 78, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 120, Miss = 90, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 106, Miss = 75, Miss_rate = 0.708, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 111, Miss = 76, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 123, Miss = 74, Miss_rate = 0.602, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 103, Miss = 64, Miss_rate = 0.621, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 119, Miss = 74, Miss_rate = 0.622, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 79, Miss = 58, Miss_rate = 0.734, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 99, Miss = 66, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 92, Miss = 59, Miss_rate = 0.641, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 95, Miss = 66, Miss_rate = 0.695, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 73, Miss = 54, Miss_rate = 0.740, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 112, Miss = 78, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 122, Miss = 87, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 109, Miss = 77, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 102, Miss = 72, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 112, Miss = 78, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 104, Miss = 76, Miss_rate = 0.731, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 109, Miss = 77, Miss_rate = 0.706, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 90, Miss = 64, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 112, Miss = 78, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 112, Miss = 78, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 105, Miss = 75, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 98, Miss = 70, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 112, Miss = 78, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 112, Miss = 78, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 105, Miss = 75, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 98, Miss = 70, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 109, Miss = 78, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 108, Miss = 78, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 103, Miss = 74, Miss_rate = 0.718, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 97, Miss = 69, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 105, Miss = 78, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 104, Miss = 78, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 99, Miss = 75, Miss_rate = 0.758, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 93, Miss = 70, Miss_rate = 0.753, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 105, Miss = 75, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 106, Miss = 75, Miss_rate = 0.708, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 97, Miss = 72, Miss_rate = 0.742, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 89, Miss = 67, Miss_rate = 0.753, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 93, Miss = 67, Miss_rate = 0.720, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 94, Miss = 67, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 87, Miss = 63, Miss_rate = 0.724, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 81, Miss = 59, Miss_rate = 0.728, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 112, Miss = 78, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 112, Miss = 78, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 105, Miss = 75, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 98, Miss = 70, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 112, Miss = 78, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 112, Miss = 78, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 105, Miss = 75, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 98, Miss = 70, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 6771
L2_total_cache_misses = 4746
L2_total_cache_miss_rate = 0.7009
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1087
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 646
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2232
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 938
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 387
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1481
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 3965
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2806
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=6771
icnt_total_pkts_simt_to_mem=6771
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 6771
Req_Network_cycles = 119500
Req_Network_injected_packets_per_cycle =       0.0567 
Req_Network_conflicts_per_cycle =       0.0018
Req_Network_conflicts_per_cycle_util =       0.0840
Req_Bank_Level_Parallism =       2.6837
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0001
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0009

Reply_Network_injected_packets_num = 6771
Reply_Network_cycles = 119500
Reply_Network_injected_packets_per_cycle =        0.0567
Reply_Network_conflicts_per_cycle =        0.0101
Reply_Network_conflicts_per_cycle_util =       0.3953
Reply_Bank_Level_Parallism =       2.2120
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0002
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0007
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 39 sec (39 sec)
gpgpu_simulation_rate = 14542 (inst/sec)
gpgpu_simulation_rate = 3064 (cycle/sec)
gpgpu_silicon_slowdown = 472258x
Processing kernel ./hw_run/rodinia_2.0-ft/9.1/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-14.traceg
-kernel name = _Z20needle_cuda_shared_2PiS_S_iiii
-kernel id = 14
-grid dim = (2,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 32
-binary version = 70
-cuda stream id = 0
Header info loaded for kernel command : ./hw_run/rodinia_2.0-ft/9.1/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-14.traceg
launching kernel name: _Z20needle_cuda_shared_2PiS_S_iiii uid: 14
GPGPU-Sim uArch: Shader 61 bind to kernel 14 '_Z20needle_cuda_shared_2PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 62 bind to kernel 14 '_Z20needle_cuda_shared_2PiS_S_iiii'
thread block = 1,0,0
Destroy streams for kernel 14: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_S_iiii 
kernel_launch_uid = 14 
gpu_sim_cycle = 9107
gpu_sim_insn = 18726
gpu_sim_insn_fp = 0
gpu_bytes_leidos = 137340
gpu_bytes_leidos_Desde_MemFetch = 223776
gpu_arithmetic_intensity = 0.00000000000000
gpu_gflops = 0.000000
gpu_ipc =       2.0562
gpu_tot_sim_cycle = 128607
gpu_tot_sim_insn = 585873
gpu_tot_ipc =       4.5555
gpu_tot_issued_cta = 63
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5625% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0244
partiton_level_parallism_total  =       0.0544
partiton_level_parallism_util =       1.8974
partiton_level_parallism_util_total  =       2.6489
L2_BW  =       1.1287 GB/Sec
L2_BW_total  =       2.5178 GB/Sec
gpu_total_sim_rate=13949

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 7056
	L1D_total_cache_misses = 6111
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 63
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2590
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1505
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 882
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 511
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1505
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4158
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2898

Total_core_cache_fail_stats:
ctas_completed 63, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
809, 
gpgpu_n_tot_thrd_icount = 585873
gpgpu_n_tot_w_icount = 51129
gpgpu_n_stall_shd_mem = 27279
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4095
gpgpu_n_mem_write_global = 2898
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 18207
gpgpu_n_store_insn = 16128
gpgpu_n_shmem_insn = 114975
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 26460
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 819
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1881	W0_Idle:792672	W0_Scoreboard:194292	W1:2115	W2:1890	W3:1890	W4:1890	W5:1890	W6:1890	W7:1890	W8:1890	W9:1890	W10:1890	W11:1890	W12:1890	W13:1890	W14:1890	W15:1890	W16:22428	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:51129	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 32760 {8:4095,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 115920 {40:2898,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 163800 {40:4095,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 23184 {8:2898,}
maxmflatency = 349 
max_icnt2mem_latency = 40 
maxmrqlatency = 24 
max_icnt2sh_latency = 8 
averagemflatency = 246 
avg_icnt2mem_latency = 26 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 2 
mrq_lat_table:756 	2002 	100 	0 	100 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4035 	2958 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	6537 	456 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	6764 	228 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	39 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5407      5407      5809         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5407      5408      5808         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5428      5428         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5427      5429         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5412      5412      5812         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5412      5415      5810         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5424      5424      5809         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5424      5427      5808         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5392      5472         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5472      5471         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5394      5823         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5823      5822         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5409      5824      5808         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5824      5824      5811         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5416      5826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5826      5826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5460      5460         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5461      5463         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5463      5463         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5463      5464         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5467      5467         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5466      5468         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5470      5470         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5470      5471         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5436      5436         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5436      5437         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5431      5431         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5432      5434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5448      5448         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5449      5451         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5441      5441         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5441      5444         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 48.000000 48.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 48.000000 46.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 48.000000 46.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 48.000000 48.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 48.000000 46.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 48.000000 48.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 48.000000 46.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 40.000000 44.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 40.000000 44.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 36.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 36.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 52.000000 48.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 51.000000 47.000000  3.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 52.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 50.000000 47.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 48.000000 46.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 48.000000 46.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 48.000000 45.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 48.000000 46.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 45.000000 45.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 45.000000 43.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 37.000000 37.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 37.000000 35.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 48.000000 46.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 48.000000 46.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2958/72 = 41.083332
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        48        48         4         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        48        46         3         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        48        46         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        48        48         4         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        48        46         3         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        48        48         4         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        48        46         3         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        40        44         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        40        44         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        52        48         4         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        51        47         3         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        52        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        50        47         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        48        46         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        48        46         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        48        45         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        48        46         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        45        45         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        45        43         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        37        37         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        37        35         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        48        46         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        48        46         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2958
min_bank_accesses = 0!
chip skew: 104/72 = 1.44
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        572       573       906    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        572       562       840    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        572       572    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        572       562    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        607       623       893    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        639       654       895    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        537       557       900    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        574       582       901    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        624       670    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        565       637    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        622       659    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        569       619    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        524       575       866    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        525       570       978    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        512       574    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        518       570    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:        574       574    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:        574       563    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:        571       572    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:        571       562    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:        561       565    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:        569       573    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:        542       547    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:        550       545    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:        578       574    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:        569       554    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:        613       608    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:        602       596    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:        572       572    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:        572       563    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:        571       571    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:        572       562    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        343       343       338         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        342       345       338         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        343       343       199         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        342       343       196         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        342       342       338         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        341       344       337         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        339       339       336         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        339       341       339         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        334       349         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        349       349         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        342       335         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        335       336         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        344       336       337         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        336       335       336         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        342       337         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        337       336         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        343       343         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        343       344         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        344       344         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        343       345         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        347       347         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        346       347         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        347       347         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        346       346         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        342       343         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        342       345         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        341       341         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        344       344         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        341       341         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        343       344         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        343       343         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        341       345         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75547 n_nop=75444 n_act=3 n_pre=0 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001324
n_activity=576 dram_eff=0.1736
bk0: 48a 75525i bk1: 48a 75522i bk2: 4a 75535i bk3: 0a 75547i bk4: 0a 75547i bk5: 0a 75547i bk6: 0a 75547i bk7: 0a 75547i bk8: 0a 75547i bk9: 0a 75547i bk10: 0a 75547i bk11: 0a 75547i bk12: 0a 75547i bk13: 0a 75547i bk14: 0a 75547i bk15: 0a 75547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970000
Row_Buffer_Locality_read = 0.970000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.081633
Bank_Level_Parallism_Col = 1.083333
Bank_Level_Parallism_Ready = 1.060000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.083333 

BW Util details:
bwutil = 0.001324 
total_CMD = 75547 
util_bw = 100 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 75400 

BW Util Bottlenecks: 
RCDc_limit = 31 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75547 
n_nop = 75444 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 100 
Row_Bus_Util =  0.000040 
CoL_Bus_Util = 0.001324 
Either_Row_CoL_Bus_Util = 0.001363 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000688 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000688313
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75547 n_nop=75447 n_act=3 n_pre=0 n_ref_event=0 n_req=97 n_rd=97 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001284
n_activity=506 dram_eff=0.1917
bk0: 48a 75528i bk1: 46a 75527i bk2: 3a 75535i bk3: 0a 75547i bk4: 0a 75547i bk5: 0a 75547i bk6: 0a 75547i bk7: 0a 75547i bk8: 0a 75547i bk9: 0a 75547i bk10: 0a 75547i bk11: 0a 75547i bk12: 0a 75547i bk13: 0a 75547i bk14: 0a 75547i bk15: 0a 75547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969072
Row_Buffer_Locality_read = 0.969072
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.057143
Bank_Level_Parallism_Col = 1.058394
Bank_Level_Parallism_Ready = 1.030928
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.058394 

BW Util details:
bwutil = 0.001284 
total_CMD = 75547 
util_bw = 97 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 75407 

BW Util Bottlenecks: 
RCDc_limit = 31 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75547 
n_nop = 75447 
Read = 97 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 97 
total_req = 97 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 97 
Row_Bus_Util =  0.000040 
CoL_Bus_Util = 0.001284 
Either_Row_CoL_Bus_Util = 0.001324 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000702 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00070155
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75547 n_nop=75449 n_act=2 n_pre=0 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001271
n_activity=538 dram_eff=0.1784
bk0: 48a 75527i bk1: 48a 75526i bk2: 0a 75547i bk3: 0a 75547i bk4: 0a 75547i bk5: 0a 75547i bk6: 0a 75547i bk7: 0a 75547i bk8: 0a 75547i bk9: 0a 75547i bk10: 0a 75547i bk11: 0a 75547i bk12: 0a 75547i bk13: 0a 75547i bk14: 0a 75547i bk15: 0a 75547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.045802
Bank_Level_Parallism_Col = 1.046512
Bank_Level_Parallism_Ready = 1.041667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.046512 

BW Util details:
bwutil = 0.001271 
total_CMD = 75547 
util_bw = 96 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 75416 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75547 
n_nop = 75449 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 96 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.001271 
Either_Row_CoL_Bus_Util = 0.001297 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000675 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000675076
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75547 n_nop=75451 n_act=2 n_pre=0 n_ref_event=0 n_req=94 n_rd=94 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001244
n_activity=475 dram_eff=0.1979
bk0: 48a 75525i bk1: 46a 75521i bk2: 0a 75547i bk3: 0a 75547i bk4: 0a 75547i bk5: 0a 75547i bk6: 0a 75547i bk7: 0a 75547i bk8: 0a 75547i bk9: 0a 75547i bk10: 0a 75547i bk11: 0a 75547i bk12: 0a 75547i bk13: 0a 75547i bk14: 0a 75547i bk15: 0a 75547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978723
Row_Buffer_Locality_read = 0.978723
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.067669
Bank_Level_Parallism_Col = 1.068702
Bank_Level_Parallism_Ready = 1.074468
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.068702 

BW Util details:
bwutil = 0.001244 
total_CMD = 75547 
util_bw = 94 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 75414 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75547 
n_nop = 75451 
Read = 94 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 94 
total_req = 94 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 94 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.001244 
Either_Row_CoL_Bus_Util = 0.001271 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000688 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000688313
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75547 n_nop=75444 n_act=3 n_pre=0 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001324
n_activity=544 dram_eff=0.1838
bk0: 48a 75526i bk1: 48a 75522i bk2: 4a 75535i bk3: 0a 75547i bk4: 0a 75547i bk5: 0a 75547i bk6: 0a 75547i bk7: 0a 75547i bk8: 0a 75547i bk9: 0a 75547i bk10: 0a 75547i bk11: 0a 75547i bk12: 0a 75547i bk13: 0a 75547i bk14: 0a 75547i bk15: 0a 75547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970000
Row_Buffer_Locality_read = 0.970000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.060403
Bank_Level_Parallism_Col = 1.061644
Bank_Level_Parallism_Ready = 1.060000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.061644 

BW Util details:
bwutil = 0.001324 
total_CMD = 75547 
util_bw = 100 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 75398 

BW Util Bottlenecks: 
RCDc_limit = 33 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75547 
n_nop = 75444 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 100 
Row_Bus_Util =  0.000040 
CoL_Bus_Util = 0.001324 
Either_Row_CoL_Bus_Util = 0.001363 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000662 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00066184
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75547 n_nop=75447 n_act=3 n_pre=0 n_ref_event=0 n_req=97 n_rd=97 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001284
n_activity=503 dram_eff=0.1928
bk0: 48a 75530i bk1: 46a 75525i bk2: 3a 75535i bk3: 0a 75547i bk4: 0a 75547i bk5: 0a 75547i bk6: 0a 75547i bk7: 0a 75547i bk8: 0a 75547i bk9: 0a 75547i bk10: 0a 75547i bk11: 0a 75547i bk12: 0a 75547i bk13: 0a 75547i bk14: 0a 75547i bk15: 0a 75547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969072
Row_Buffer_Locality_read = 0.969072
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.072464
Bank_Level_Parallism_Col = 1.074074
Bank_Level_Parallism_Ready = 1.041237
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.074074 

BW Util details:
bwutil = 0.001284 
total_CMD = 75547 
util_bw = 97 
Wasted_Col = 41 
Wasted_Row = 0 
Idle = 75409 

BW Util Bottlenecks: 
RCDc_limit = 31 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75547 
n_nop = 75447 
Read = 97 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 97 
total_req = 97 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 97 
Row_Bus_Util =  0.000040 
CoL_Bus_Util = 0.001284 
Either_Row_CoL_Bus_Util = 0.001324 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000715 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000714787
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75547 n_nop=75444 n_act=3 n_pre=0 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001324
n_activity=560 dram_eff=0.1786
bk0: 48a 75528i bk1: 48a 75528i bk2: 4a 75535i bk3: 0a 75547i bk4: 0a 75547i bk5: 0a 75547i bk6: 0a 75547i bk7: 0a 75547i bk8: 0a 75547i bk9: 0a 75547i bk10: 0a 75547i bk11: 0a 75547i bk12: 0a 75547i bk13: 0a 75547i bk14: 0a 75547i bk15: 0a 75547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970000
Row_Buffer_Locality_read = 0.970000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.048951
Bank_Level_Parallism_Col = 1.050000
Bank_Level_Parallism_Ready = 1.030000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.050000 

BW Util details:
bwutil = 0.001324 
total_CMD = 75547 
util_bw = 100 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 75404 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75547 
n_nop = 75444 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 100 
Row_Bus_Util =  0.000040 
CoL_Bus_Util = 0.001324 
Either_Row_CoL_Bus_Util = 0.001363 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000344 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000344157
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75547 n_nop=75447 n_act=3 n_pre=0 n_ref_event=0 n_req=97 n_rd=97 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001284
n_activity=513 dram_eff=0.1891
bk0: 48a 75524i bk1: 46a 75524i bk2: 3a 75535i bk3: 0a 75547i bk4: 0a 75547i bk5: 0a 75547i bk6: 0a 75547i bk7: 0a 75547i bk8: 0a 75547i bk9: 0a 75547i bk10: 0a 75547i bk11: 0a 75547i bk12: 0a 75547i bk13: 0a 75547i bk14: 0a 75547i bk15: 0a 75547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.969072
Row_Buffer_Locality_read = 0.969072
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.123188
Bank_Level_Parallism_Col = 1.125926
Bank_Level_Parallism_Ready = 1.061856
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.125926 

BW Util details:
bwutil = 0.001284 
total_CMD = 75547 
util_bw = 97 
Wasted_Col = 41 
Wasted_Row = 0 
Idle = 75409 

BW Util Bottlenecks: 
RCDc_limit = 31 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75547 
n_nop = 75447 
Read = 97 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 97 
total_req = 97 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 97 
Row_Bus_Util =  0.000040 
CoL_Bus_Util = 0.001284 
Either_Row_CoL_Bus_Util = 0.001324 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000397 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000397104
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75547 n_nop=75461 n_act=2 n_pre=0 n_ref_event=0 n_req=84 n_rd=84 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001112
n_activity=542 dram_eff=0.155
bk0: 40a 75530i bk1: 44a 75530i bk2: 0a 75547i bk3: 0a 75547i bk4: 0a 75547i bk5: 0a 75547i bk6: 0a 75547i bk7: 0a 75547i bk8: 0a 75547i bk9: 0a 75547i bk10: 0a 75547i bk11: 0a 75547i bk12: 0a 75547i bk13: 0a 75547i bk14: 0a 75547i bk15: 0a 75547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001112 
total_CMD = 75547 
util_bw = 84 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 75429 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75547 
n_nop = 75461 
Read = 84 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 84 
total_req = 84 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 84 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.001112 
Either_Row_CoL_Bus_Util = 0.001138 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000397 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000397104
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75547 n_nop=75461 n_act=2 n_pre=0 n_ref_event=0 n_req=84 n_rd=84 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001112
n_activity=559 dram_eff=0.1503
bk0: 40a 75528i bk1: 44a 75523i bk2: 0a 75547i bk3: 0a 75547i bk4: 0a 75547i bk5: 0a 75547i bk6: 0a 75547i bk7: 0a 75547i bk8: 0a 75547i bk9: 0a 75547i bk10: 0a 75547i bk11: 0a 75547i bk12: 0a 75547i bk13: 0a 75547i bk14: 0a 75547i bk15: 0a 75547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.024194
Bank_Level_Parallism_Col = 1.024590
Bank_Level_Parallism_Ready = 1.023810
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.024590 

BW Util details:
bwutil = 0.001112 
total_CMD = 75547 
util_bw = 84 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 75423 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75547 
n_nop = 75461 
Read = 84 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 84 
total_req = 84 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 84 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.001112 
Either_Row_CoL_Bus_Util = 0.001138 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000768 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000767734
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75547 n_nop=75473 n_act=2 n_pre=0 n_ref_event=0 n_req=72 n_rd=72 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000953
n_activity=395 dram_eff=0.1823
bk0: 36a 75530i bk1: 36a 75531i bk2: 0a 75547i bk3: 0a 75547i bk4: 0a 75547i bk5: 0a 75547i bk6: 0a 75547i bk7: 0a 75547i bk8: 0a 75547i bk9: 0a 75547i bk10: 0a 75547i bk11: 0a 75547i bk12: 0a 75547i bk13: 0a 75547i bk14: 0a 75547i bk15: 0a 75547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972222
Row_Buffer_Locality_read = 0.972222
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.009615
Bank_Level_Parallism_Col = 1.009804
Bank_Level_Parallism_Ready = 1.013889
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.009804 

BW Util details:
bwutil = 0.000953 
total_CMD = 75547 
util_bw = 72 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 75443 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75547 
n_nop = 75473 
Read = 72 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 72 
total_req = 72 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 72 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.000953 
Either_Row_CoL_Bus_Util = 0.000980 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000344 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000344157
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75547 n_nop=75473 n_act=2 n_pre=0 n_ref_event=0 n_req=72 n_rd=72 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000953
n_activity=390 dram_eff=0.1846
bk0: 36a 75527i bk1: 36a 75528i bk2: 0a 75547i bk3: 0a 75547i bk4: 0a 75547i bk5: 0a 75547i bk6: 0a 75547i bk7: 0a 75547i bk8: 0a 75547i bk9: 0a 75547i bk10: 0a 75547i bk11: 0a 75547i bk12: 0a 75547i bk13: 0a 75547i bk14: 0a 75547i bk15: 0a 75547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972222
Row_Buffer_Locality_read = 0.972222
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.047170
Bank_Level_Parallism_Col = 1.048077
Bank_Level_Parallism_Ready = 1.041667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.048077 

BW Util details:
bwutil = 0.000953 
total_CMD = 75547 
util_bw = 72 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 75441 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75547 
n_nop = 75473 
Read = 72 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 72 
total_req = 72 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 72 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.000953 
Either_Row_CoL_Bus_Util = 0.000980 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000053 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=5.29472e-05
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75547 n_nop=75440 n_act=3 n_pre=0 n_ref_event=0 n_req=104 n_rd=104 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001377
n_activity=569 dram_eff=0.1828
bk0: 52a 75522i bk1: 48a 75522i bk2: 4a 75535i bk3: 0a 75547i bk4: 0a 75547i bk5: 0a 75547i bk6: 0a 75547i bk7: 0a 75547i bk8: 0a 75547i bk9: 0a 75547i bk10: 0a 75547i bk11: 0a 75547i bk12: 0a 75547i bk13: 0a 75547i bk14: 0a 75547i bk15: 0a 75547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971154
Row_Buffer_Locality_read = 0.971154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.070968
Bank_Level_Parallism_Col = 1.072368
Bank_Level_Parallism_Ready = 1.067308
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.072368 

BW Util details:
bwutil = 0.001377 
total_CMD = 75547 
util_bw = 104 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 75392 

BW Util Bottlenecks: 
RCDc_limit = 33 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75547 
n_nop = 75440 
Read = 104 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 104 
total_req = 104 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 104 
Row_Bus_Util =  0.000040 
CoL_Bus_Util = 0.001377 
Either_Row_CoL_Bus_Util = 0.001416 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000450 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000450051
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75547 n_nop=75443 n_act=3 n_pre=0 n_ref_event=0 n_req=101 n_rd=101 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001337
n_activity=603 dram_eff=0.1675
bk0: 51a 75524i bk1: 47a 75523i bk2: 3a 75535i bk3: 0a 75547i bk4: 0a 75547i bk5: 0a 75547i bk6: 0a 75547i bk7: 0a 75547i bk8: 0a 75547i bk9: 0a 75547i bk10: 0a 75547i bk11: 0a 75547i bk12: 0a 75547i bk13: 0a 75547i bk14: 0a 75547i bk15: 0a 75547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970297
Row_Buffer_Locality_read = 0.970297
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.038961
Bank_Level_Parallism_Col = 1.039735
Bank_Level_Parallism_Ready = 1.049505
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.039735 

BW Util details:
bwutil = 0.001337 
total_CMD = 75547 
util_bw = 101 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 75393 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75547 
n_nop = 75443 
Read = 101 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 101 
total_req = 101 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 101 
Row_Bus_Util =  0.000040 
CoL_Bus_Util = 0.001337 
Either_Row_CoL_Bus_Util = 0.001377 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000066 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.6184e-05
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75547 n_nop=75445 n_act=2 n_pre=0 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001324
n_activity=535 dram_eff=0.1869
bk0: 52a 75518i bk1: 48a 75518i bk2: 0a 75547i bk3: 0a 75547i bk4: 0a 75547i bk5: 0a 75547i bk6: 0a 75547i bk7: 0a 75547i bk8: 0a 75547i bk9: 0a 75547i bk10: 0a 75547i bk11: 0a 75547i bk12: 0a 75547i bk13: 0a 75547i bk14: 0a 75547i bk15: 0a 75547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980000
Row_Buffer_Locality_read = 0.980000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.097222
Bank_Level_Parallism_Col = 1.098592
Bank_Level_Parallism_Ready = 1.090000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.098592 

BW Util details:
bwutil = 0.001324 
total_CMD = 75547 
util_bw = 100 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 75403 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75547 
n_nop = 75445 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 100 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.001324 
Either_Row_CoL_Bus_Util = 0.001350 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000450 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000450051
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75547 n_nop=75448 n_act=2 n_pre=0 n_ref_event=0 n_req=97 n_rd=97 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001284
n_activity=549 dram_eff=0.1767
bk0: 50a 75521i bk1: 47a 75520i bk2: 0a 75547i bk3: 0a 75547i bk4: 0a 75547i bk5: 0a 75547i bk6: 0a 75547i bk7: 0a 75547i bk8: 0a 75547i bk9: 0a 75547i bk10: 0a 75547i bk11: 0a 75547i bk12: 0a 75547i bk13: 0a 75547i bk14: 0a 75547i bk15: 0a 75547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979381
Row_Buffer_Locality_read = 0.979381
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.071429
Bank_Level_Parallism_Col = 1.072464
Bank_Level_Parallism_Ready = 1.072165
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.072464 

BW Util details:
bwutil = 0.001284 
total_CMD = 75547 
util_bw = 97 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 75407 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75547 
n_nop = 75448 
Read = 97 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 97 
total_req = 97 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 97 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.001284 
Either_Row_CoL_Bus_Util = 0.001310 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000106 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000105894
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75547 n_nop=75449 n_act=2 n_pre=0 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001271
n_activity=516 dram_eff=0.186
bk0: 48a 75522i bk1: 48a 75522i bk2: 0a 75547i bk3: 0a 75547i bk4: 0a 75547i bk5: 0a 75547i bk6: 0a 75547i bk7: 0a 75547i bk8: 0a 75547i bk9: 0a 75547i bk10: 0a 75547i bk11: 0a 75547i bk12: 0a 75547i bk13: 0a 75547i bk14: 0a 75547i bk15: 0a 75547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.065693
Bank_Level_Parallism_Col = 1.066667
Bank_Level_Parallism_Ready = 1.072917
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.066667 

BW Util details:
bwutil = 0.001271 
total_CMD = 75547 
util_bw = 96 
Wasted_Col = 41 
Wasted_Row = 0 
Idle = 75410 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75547 
n_nop = 75449 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 96 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.001271 
Either_Row_CoL_Bus_Util = 0.001297 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000781 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000780971
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75547 n_nop=75451 n_act=2 n_pre=0 n_ref_event=0 n_req=94 n_rd=94 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001244
n_activity=469 dram_eff=0.2004
bk0: 48a 75527i bk1: 46a 75527i bk2: 0a 75547i bk3: 0a 75547i bk4: 0a 75547i bk5: 0a 75547i bk6: 0a 75547i bk7: 0a 75547i bk8: 0a 75547i bk9: 0a 75547i bk10: 0a 75547i bk11: 0a 75547i bk12: 0a 75547i bk13: 0a 75547i bk14: 0a 75547i bk15: 0a 75547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978723
Row_Buffer_Locality_read = 0.978723
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.022901
Bank_Level_Parallism_Col = 1.023256
Bank_Level_Parallism_Ready = 1.021277
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.023256 

BW Util details:
bwutil = 0.001244 
total_CMD = 75547 
util_bw = 94 
Wasted_Col = 37 
Wasted_Row = 0 
Idle = 75416 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75547 
n_nop = 75451 
Read = 94 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 94 
total_req = 94 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 94 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.001244 
Either_Row_CoL_Bus_Util = 0.001271 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000675 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000675076
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75547 n_nop=75449 n_act=2 n_pre=0 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001271
n_activity=514 dram_eff=0.1868
bk0: 48a 75522i bk1: 48a 75518i bk2: 0a 75547i bk3: 0a 75547i bk4: 0a 75547i bk5: 0a 75547i bk6: 0a 75547i bk7: 0a 75547i bk8: 0a 75547i bk9: 0a 75547i bk10: 0a 75547i bk11: 0a 75547i bk12: 0a 75547i bk13: 0a 75547i bk14: 0a 75547i bk15: 0a 75547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.111111
Bank_Level_Parallism_Col = 1.112782
Bank_Level_Parallism_Ready = 1.083333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.112782 

BW Util details:
bwutil = 0.001271 
total_CMD = 75547 
util_bw = 96 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 75412 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75547 
n_nop = 75449 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 96 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.001271 
Either_Row_CoL_Bus_Util = 0.001297 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000754 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000754497
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75547 n_nop=75451 n_act=2 n_pre=0 n_ref_event=0 n_req=94 n_rd=94 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001244
n_activity=466 dram_eff=0.2017
bk0: 48a 75523i bk1: 46a 75520i bk2: 0a 75547i bk3: 0a 75547i bk4: 0a 75547i bk5: 0a 75547i bk6: 0a 75547i bk7: 0a 75547i bk8: 0a 75547i bk9: 0a 75547i bk10: 0a 75547i bk11: 0a 75547i bk12: 0a 75547i bk13: 0a 75547i bk14: 0a 75547i bk15: 0a 75547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978723
Row_Buffer_Locality_read = 0.978723
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.090226
Bank_Level_Parallism_Col = 1.091603
Bank_Level_Parallism_Ready = 1.063830
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.091603 

BW Util details:
bwutil = 0.001244 
total_CMD = 75547 
util_bw = 94 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 75414 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75547 
n_nop = 75451 
Read = 94 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 94 
total_req = 94 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 94 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.001244 
Either_Row_CoL_Bus_Util = 0.001271 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000728 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000728024
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75547 n_nop=75449 n_act=2 n_pre=0 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001271
n_activity=506 dram_eff=0.1897
bk0: 48a 75526i bk1: 48a 75517i bk2: 0a 75547i bk3: 0a 75547i bk4: 0a 75547i bk5: 0a 75547i bk6: 0a 75547i bk7: 0a 75547i bk8: 0a 75547i bk9: 0a 75547i bk10: 0a 75547i bk11: 0a 75547i bk12: 0a 75547i bk13: 0a 75547i bk14: 0a 75547i bk15: 0a 75547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.080882
Bank_Level_Parallism_Col = 1.082090
Bank_Level_Parallism_Ready = 1.083333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.082090 

BW Util details:
bwutil = 0.001271 
total_CMD = 75547 
util_bw = 96 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 75411 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75547 
n_nop = 75449 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 96 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.001271 
Either_Row_CoL_Bus_Util = 0.001297 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000754 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000754497
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75547 n_nop=75452 n_act=2 n_pre=0 n_ref_event=0 n_req=93 n_rd=93 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001231
n_activity=456 dram_eff=0.2039
bk0: 48a 75524i bk1: 45a 75513i bk2: 0a 75547i bk3: 0a 75547i bk4: 0a 75547i bk5: 0a 75547i bk6: 0a 75547i bk7: 0a 75547i bk8: 0a 75547i bk9: 0a 75547i bk10: 0a 75547i bk11: 0a 75547i bk12: 0a 75547i bk13: 0a 75547i bk14: 0a 75547i bk15: 0a 75547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978495
Row_Buffer_Locality_read = 0.978495
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.111111
Bank_Level_Parallism_Col = 1.112782
Bank_Level_Parallism_Ready = 1.086022
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.112782 

BW Util details:
bwutil = 0.001231 
total_CMD = 75547 
util_bw = 93 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 75412 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75547 
n_nop = 75452 
Read = 93 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 93 
total_req = 93 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 93 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.001231 
Either_Row_CoL_Bus_Util = 0.001257 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000768 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000767734
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75547 n_nop=75449 n_act=2 n_pre=0 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001271
n_activity=508 dram_eff=0.189
bk0: 48a 75524i bk1: 48a 75518i bk2: 0a 75547i bk3: 0a 75547i bk4: 0a 75547i bk5: 0a 75547i bk6: 0a 75547i bk7: 0a 75547i bk8: 0a 75547i bk9: 0a 75547i bk10: 0a 75547i bk11: 0a 75547i bk12: 0a 75547i bk13: 0a 75547i bk14: 0a 75547i bk15: 0a 75547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.104478
Bank_Level_Parallism_Col = 1.106061
Bank_Level_Parallism_Ready = 1.083333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.106061 

BW Util details:
bwutil = 0.001271 
total_CMD = 75547 
util_bw = 96 
Wasted_Col = 38 
Wasted_Row = 0 
Idle = 75413 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75547 
n_nop = 75449 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 96 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.001271 
Either_Row_CoL_Bus_Util = 0.001297 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000516 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000516235
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75547 n_nop=75451 n_act=2 n_pre=0 n_ref_event=0 n_req=94 n_rd=94 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001244
n_activity=464 dram_eff=0.2026
bk0: 48a 75520i bk1: 46a 75516i bk2: 0a 75547i bk3: 0a 75547i bk4: 0a 75547i bk5: 0a 75547i bk6: 0a 75547i bk7: 0a 75547i bk8: 0a 75547i bk9: 0a 75547i bk10: 0a 75547i bk11: 0a 75547i bk12: 0a 75547i bk13: 0a 75547i bk14: 0a 75547i bk15: 0a 75547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978723
Row_Buffer_Locality_read = 0.978723
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.125926
Bank_Level_Parallism_Col = 1.127820
Bank_Level_Parallism_Ready = 1.106383
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.127820 

BW Util details:
bwutil = 0.001244 
total_CMD = 75547 
util_bw = 94 
Wasted_Col = 41 
Wasted_Row = 0 
Idle = 75412 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75547 
n_nop = 75451 
Read = 94 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 94 
total_req = 94 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 94 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.001244 
Either_Row_CoL_Bus_Util = 0.001271 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000529 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000529472
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75547 n_nop=75455 n_act=2 n_pre=0 n_ref_event=0 n_req=90 n_rd=90 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001191
n_activity=500 dram_eff=0.18
bk0: 45a 75528i bk1: 45a 75523i bk2: 0a 75547i bk3: 0a 75547i bk4: 0a 75547i bk5: 0a 75547i bk6: 0a 75547i bk7: 0a 75547i bk8: 0a 75547i bk9: 0a 75547i bk10: 0a 75547i bk11: 0a 75547i bk12: 0a 75547i bk13: 0a 75547i bk14: 0a 75547i bk15: 0a 75547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977778
Row_Buffer_Locality_read = 0.977778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.081301
Bank_Level_Parallism_Col = 1.082645
Bank_Level_Parallism_Ready = 1.055556
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.082645 

BW Util details:
bwutil = 0.001191 
total_CMD = 75547 
util_bw = 90 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 75424 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75547 
n_nop = 75455 
Read = 90 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 90 
total_req = 90 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 90 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.001191 
Either_Row_CoL_Bus_Util = 0.001218 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000741 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00074126
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75547 n_nop=75457 n_act=2 n_pre=0 n_ref_event=0 n_req=88 n_rd=88 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001165
n_activity=461 dram_eff=0.1909
bk0: 45a 75526i bk1: 43a 75522i bk2: 0a 75547i bk3: 0a 75547i bk4: 0a 75547i bk5: 0a 75547i bk6: 0a 75547i bk7: 0a 75547i bk8: 0a 75547i bk9: 0a 75547i bk10: 0a 75547i bk11: 0a 75547i bk12: 0a 75547i bk13: 0a 75547i bk14: 0a 75547i bk15: 0a 75547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977273
Row_Buffer_Locality_read = 0.977273
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.080645
Bank_Level_Parallism_Col = 1.081967
Bank_Level_Parallism_Ready = 1.056818
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.081967 

BW Util details:
bwutil = 0.001165 
total_CMD = 75547 
util_bw = 88 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 75423 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75547 
n_nop = 75457 
Read = 88 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 88 
total_req = 88 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 88 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.001165 
Either_Row_CoL_Bus_Util = 0.001191 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000741 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00074126
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75547 n_nop=75471 n_act=2 n_pre=0 n_ref_event=0 n_req=74 n_rd=74 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009795
n_activity=379 dram_eff=0.1953
bk0: 37a 75527i bk1: 37a 75525i bk2: 0a 75547i bk3: 0a 75547i bk4: 0a 75547i bk5: 0a 75547i bk6: 0a 75547i bk7: 0a 75547i bk8: 0a 75547i bk9: 0a 75547i bk10: 0a 75547i bk11: 0a 75547i bk12: 0a 75547i bk13: 0a 75547i bk14: 0a 75547i bk15: 0a 75547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972973
Row_Buffer_Locality_read = 0.972973
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.064220
Bank_Level_Parallism_Col = 1.065421
Bank_Level_Parallism_Ready = 1.040541
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.065421 

BW Util details:
bwutil = 0.000980 
total_CMD = 75547 
util_bw = 74 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 75438 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75547 
n_nop = 75471 
Read = 74 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 74 
total_req = 74 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 74 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.000980 
Either_Row_CoL_Bus_Util = 0.001006 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000702 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00070155
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75547 n_nop=75473 n_act=2 n_pre=0 n_ref_event=0 n_req=72 n_rd=72 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000953
n_activity=365 dram_eff=0.1973
bk0: 37a 75528i bk1: 35a 75529i bk2: 0a 75547i bk3: 0a 75547i bk4: 0a 75547i bk5: 0a 75547i bk6: 0a 75547i bk7: 0a 75547i bk8: 0a 75547i bk9: 0a 75547i bk10: 0a 75547i bk11: 0a 75547i bk12: 0a 75547i bk13: 0a 75547i bk14: 0a 75547i bk15: 0a 75547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972222
Row_Buffer_Locality_read = 0.972222
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.038095
Bank_Level_Parallism_Col = 1.038835
Bank_Level_Parallism_Ready = 1.027778
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.038835 

BW Util details:
bwutil = 0.000953 
total_CMD = 75547 
util_bw = 72 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 75442 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75547 
n_nop = 75473 
Read = 72 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 72 
total_req = 72 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 72 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.000953 
Either_Row_CoL_Bus_Util = 0.000980 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000688 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000688313
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75547 n_nop=75449 n_act=2 n_pre=0 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001271
n_activity=513 dram_eff=0.1871
bk0: 48a 75521i bk1: 48a 75519i bk2: 0a 75547i bk3: 0a 75547i bk4: 0a 75547i bk5: 0a 75547i bk6: 0a 75547i bk7: 0a 75547i bk8: 0a 75547i bk9: 0a 75547i bk10: 0a 75547i bk11: 0a 75547i bk12: 0a 75547i bk13: 0a 75547i bk14: 0a 75547i bk15: 0a 75547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.102941
Bank_Level_Parallism_Col = 1.104478
Bank_Level_Parallism_Ready = 1.083333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.104478 

BW Util details:
bwutil = 0.001271 
total_CMD = 75547 
util_bw = 96 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 75411 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75547 
n_nop = 75449 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 96 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.001271 
Either_Row_CoL_Bus_Util = 0.001297 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000715 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000714787
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75547 n_nop=75451 n_act=2 n_pre=0 n_ref_event=0 n_req=94 n_rd=94 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001244
n_activity=465 dram_eff=0.2022
bk0: 48a 75524i bk1: 46a 75521i bk2: 0a 75547i bk3: 0a 75547i bk4: 0a 75547i bk5: 0a 75547i bk6: 0a 75547i bk7: 0a 75547i bk8: 0a 75547i bk9: 0a 75547i bk10: 0a 75547i bk11: 0a 75547i bk12: 0a 75547i bk13: 0a 75547i bk14: 0a 75547i bk15: 0a 75547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978723
Row_Buffer_Locality_read = 0.978723
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.075188
Bank_Level_Parallism_Col = 1.076336
Bank_Level_Parallism_Ready = 1.053192
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.076336 

BW Util details:
bwutil = 0.001244 
total_CMD = 75547 
util_bw = 94 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 75414 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75547 
n_nop = 75451 
Read = 94 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 94 
total_req = 94 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 94 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.001244 
Either_Row_CoL_Bus_Util = 0.001271 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000688 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000688313
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75547 n_nop=75449 n_act=2 n_pre=0 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001271
n_activity=513 dram_eff=0.1871
bk0: 48a 75523i bk1: 48a 75524i bk2: 0a 75547i bk3: 0a 75547i bk4: 0a 75547i bk5: 0a 75547i bk6: 0a 75547i bk7: 0a 75547i bk8: 0a 75547i bk9: 0a 75547i bk10: 0a 75547i bk11: 0a 75547i bk12: 0a 75547i bk13: 0a 75547i bk14: 0a 75547i bk15: 0a 75547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.051471
Bank_Level_Parallism_Col = 1.052239
Bank_Level_Parallism_Ready = 1.052083
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.052239 

BW Util details:
bwutil = 0.001271 
total_CMD = 75547 
util_bw = 96 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 75411 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75547 
n_nop = 75449 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 96 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.001271 
Either_Row_CoL_Bus_Util = 0.001297 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000728 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000728024
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75547 n_nop=75451 n_act=2 n_pre=0 n_ref_event=0 n_req=94 n_rd=94 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001244
n_activity=467 dram_eff=0.2013
bk0: 48a 75521i bk1: 46a 75517i bk2: 0a 75547i bk3: 0a 75547i bk4: 0a 75547i bk5: 0a 75547i bk6: 0a 75547i bk7: 0a 75547i bk8: 0a 75547i bk9: 0a 75547i bk10: 0a 75547i bk11: 0a 75547i bk12: 0a 75547i bk13: 0a 75547i bk14: 0a 75547i bk15: 0a 75547i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.978723
Row_Buffer_Locality_read = 0.978723
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.102941
Bank_Level_Parallism_Col = 1.104478
Bank_Level_Parallism_Ready = 1.085106
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.104478 

BW Util details:
bwutil = 0.001244 
total_CMD = 75547 
util_bw = 94 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 75411 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75547 
n_nop = 75451 
Read = 94 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 94 
total_req = 94 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 94 
Row_Bus_Util =  0.000026 
CoL_Bus_Util = 0.001244 
Either_Row_CoL_Bus_Util = 0.001271 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000715 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000714787

========= L2 cache stats =========
L2_cache_bank[0]: Access = 112, Miss = 78, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 128, Miss = 90, Miss_rate = 0.703, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 112, Miss = 78, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 116, Miss = 84, Miss_rate = 0.724, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 112, Miss = 78, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 124, Miss = 86, Miss_rate = 0.694, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 112, Miss = 78, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 113, Miss = 81, Miss_rate = 0.717, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 125, Miss = 78, Miss_rate = 0.624, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 137, Miss = 90, Miss_rate = 0.657, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 129, Miss = 78, Miss_rate = 0.605, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 139, Miss = 85, Miss_rate = 0.612, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 109, Miss = 78, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 120, Miss = 90, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 113, Miss = 78, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 122, Miss = 84, Miss_rate = 0.689, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 123, Miss = 74, Miss_rate = 0.602, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 103, Miss = 64, Miss_rate = 0.621, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 119, Miss = 74, Miss_rate = 0.622, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 86, Miss = 61, Miss_rate = 0.709, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 99, Miss = 66, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 92, Miss = 59, Miss_rate = 0.641, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 95, Miss = 66, Miss_rate = 0.695, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 78, Miss = 58, Miss_rate = 0.744, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 112, Miss = 78, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 122, Miss = 87, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 112, Miss = 78, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 116, Miss = 81, Miss_rate = 0.698, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 112, Miss = 78, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 104, Miss = 76, Miss_rate = 0.731, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 112, Miss = 78, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 99, Miss = 70, Miss_rate = 0.707, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 112, Miss = 78, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 112, Miss = 78, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 112, Miss = 78, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 105, Miss = 75, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 112, Miss = 78, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 112, Miss = 78, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 112, Miss = 78, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 105, Miss = 75, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 109, Miss = 78, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 108, Miss = 78, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 110, Miss = 78, Miss_rate = 0.709, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 104, Miss = 74, Miss_rate = 0.712, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 105, Miss = 78, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 104, Miss = 78, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 106, Miss = 78, Miss_rate = 0.736, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 100, Miss = 75, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 105, Miss = 75, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 106, Miss = 75, Miss_rate = 0.708, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 104, Miss = 75, Miss_rate = 0.721, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 96, Miss = 72, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 93, Miss = 67, Miss_rate = 0.720, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 94, Miss = 67, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 92, Miss = 67, Miss_rate = 0.728, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 86, Miss = 63, Miss_rate = 0.733, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 112, Miss = 78, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 112, Miss = 78, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 112, Miss = 78, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 105, Miss = 75, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 112, Miss = 78, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 112, Miss = 78, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 112, Miss = 78, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 105, Miss = 75, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 6993
L2_total_cache_misses = 4876
L2_total_cache_miss_rate = 0.6973
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1137
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 648
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2310
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 980
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 388
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1530
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4095
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2898
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=6993
icnt_total_pkts_simt_to_mem=6993
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 6993
Req_Network_cycles = 128607
Req_Network_injected_packets_per_cycle =       0.0544 
Req_Network_conflicts_per_cycle =       0.0016
Req_Network_conflicts_per_cycle_util =       0.0803
Req_Bank_Level_Parallism =       2.6489
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0001
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0008

Reply_Network_injected_packets_num = 6993
Reply_Network_cycles = 128607
Reply_Network_injected_packets_per_cycle =        0.0544
Reply_Network_conflicts_per_cycle =        0.0096
Reply_Network_conflicts_per_cycle_util =       0.3840
Reply_Bank_Level_Parallism =       2.1833
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0002
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0007
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 42 sec (42 sec)
gpgpu_simulation_rate = 13949 (inst/sec)
gpgpu_simulation_rate = 3062 (cycle/sec)
gpgpu_silicon_slowdown = 472566x
Processing kernel ./hw_run/rodinia_2.0-ft/9.1/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-15.traceg
-kernel name = _Z20needle_cuda_shared_2PiS_S_iiii
-kernel id = 15
-grid dim = (1,1,1)
-block dim = (16,1,1)
-shmem = 2180
-nregs = 32
-binary version = 70
-cuda stream id = 0
Header info loaded for kernel command : ./hw_run/rodinia_2.0-ft/9.1/nw-rodinia-2.0-ft/128_10___data_result_128_10_txt/traces/kernel-15.traceg
launching kernel name: _Z20needle_cuda_shared_2PiS_S_iiii uid: 15
GPGPU-Sim uArch: Shader 63 bind to kernel 15 '_Z20needle_cuda_shared_2PiS_S_iiii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
Destroy streams for kernel 15: size 0
kernel_name = _Z20needle_cuda_shared_2PiS_S_iiii 
kernel_launch_uid = 15 
gpu_sim_cycle = 9104
gpu_sim_insn = 9363
gpu_sim_insn_fp = 0
gpu_bytes_leidos = 139520
gpu_bytes_leidos_Desde_MemFetch = 227328
gpu_arithmetic_intensity = 0.00000000000000
gpu_gflops = 0.000000
gpu_ipc =       1.0284
gpu_tot_sim_cycle = 137711
gpu_tot_sim_insn = 595236
gpu_tot_ipc =       4.3224
gpu_tot_issued_cta = 64
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5625% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0122
partiton_level_parallism_total  =       0.0516
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       2.5823
L2_BW  =       0.5646 GB/Sec
L2_BW_total  =       2.3887 GB/Sec
gpu_total_sim_rate=13528

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 112, Miss = 97, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 7168
	L1D_total_cache_misses = 6208
	L1D_total_cache_miss_rate = 0.8661
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 64
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2624
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 896
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 512
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4224
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2944

Total_core_cache_fail_stats:
ctas_completed 64, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
809, 
gpgpu_n_tot_thrd_icount = 595236
gpgpu_n_tot_w_icount = 51944
gpgpu_n_stall_shd_mem = 27712
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4160
gpgpu_n_mem_write_global = 2944
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 18496
gpgpu_n_store_insn = 16384
gpgpu_n_shmem_insn = 116800
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 26880
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 832
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1912	W0_Idle:805183	W0_Scoreboard:197349	W1:2148	W2:1920	W3:1920	W4:1920	W5:1920	W6:1920	W7:1920	W8:1920	W9:1920	W10:1920	W11:1920	W12:1920	W13:1920	W14:1920	W15:1920	W16:22788	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:51944	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 33280 {8:4160,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 117760 {40:2944,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 166400 {40:4160,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 23552 {8:2944,}
maxmflatency = 349 
max_icnt2mem_latency = 40 
maxmrqlatency = 24 
max_icnt2sh_latency = 8 
averagemflatency = 245 
avg_icnt2mem_latency = 26 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 2 
mrq_lat_table:766 	2027 	100 	0 	100 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4111 	2993 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	6640 	464 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	6875 	228 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	43 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5407      5407      5809         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5407      5408      5808         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5428      5428         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5427      5429         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5412      5412      5812         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5412      5415      5810         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5424      5424      5809         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5424      5427      5808         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5392      5472         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5472      5471         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5394      5823         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5823      5822         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5409      5824      5808         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5824      5824      5811         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5416      5826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5826      5826         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5460      5460         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5461      5463         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5463      5463         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5463      5464         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5467      5467         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5466      5468         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5470      5470         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5470      5471         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5436      5436         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5436      5437         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5431      5431         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5432      5434         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5448      5448         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5449      5451         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5441      5441         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5441      5444         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]: 48.000000 48.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 48.000000 48.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 48.000000 48.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 48.000000 48.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 48.000000 48.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 48.000000 48.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 40.000000 44.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 40.000000 44.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 37.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 36.000000 36.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]: 52.000000 48.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]: 52.000000 48.000000  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]: 52.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]: 52.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]: 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]: 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]: 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]: 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]: 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]: 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]: 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]: 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]: 45.000000 45.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]: 45.000000 45.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]: 37.000000 37.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]: 37.000000 37.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]: 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]: 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]: 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]: 48.000000 48.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 2993/72 = 41.569443
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        48        48         4         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        48        48         4         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        48        48         4         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        48        48         4         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        48        48         4         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        48        48         4         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        40        44         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        40        44         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        37        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        36        36         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:        52        48         4         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:        52        48         4         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:        52        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:        52        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:        45        45         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:        45        45         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:        37        37         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:        37        37         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:        48        48         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2993
min_bank_accesses = 0!
chip skew: 104/72 = 1.44
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        572       573       906    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        572       572       854    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        572       572    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        572       572    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        607       623       893    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        639       656       892    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        537       557       900    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        574       591       898    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        624       670    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        565       637    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        614       659    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        569       619    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        524       575       866    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        525       573       911    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        512       574    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        510       572    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:        574       574    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:        574       573    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:        571       572    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:        571       572    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:        561       565    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:        569       573    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:        542       547    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:        550       555    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:        578       574    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:        569       564    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:        613       608    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:        602       597    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:        572       572    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:        572       572    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:        571       571    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:        572       572    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        343       343       338         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        342       345       338         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        343       343       199         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        342       343       196         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        342       342       338         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        341       344       337         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        339       339       336         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        339       341       339         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        334       349         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        349       349         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        342       335         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        335       336         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        344       336       337         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        336       335       336         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        342       337       196         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        337       336         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        343       343         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        343       344         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        344       344         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        343       345         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        347       347         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        346       347         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        347       347         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        346       346         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        342       343         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        342       345         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        341       341         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        344       344         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        341       341         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        343       344         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        343       343         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        341       345         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80894 n_nop=80791 n_act=3 n_pre=0 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001236
n_activity=576 dram_eff=0.1736
bk0: 48a 80872i bk1: 48a 80869i bk2: 4a 80882i bk3: 0a 80894i bk4: 0a 80894i bk5: 0a 80894i bk6: 0a 80894i bk7: 0a 80894i bk8: 0a 80894i bk9: 0a 80894i bk10: 0a 80894i bk11: 0a 80894i bk12: 0a 80894i bk13: 0a 80894i bk14: 0a 80894i bk15: 0a 80894i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970000
Row_Buffer_Locality_read = 0.970000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.081633
Bank_Level_Parallism_Col = 1.083333
Bank_Level_Parallism_Ready = 1.060000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.083333 

BW Util details:
bwutil = 0.001236 
total_CMD = 80894 
util_bw = 100 
Wasted_Col = 47 
Wasted_Row = 0 
Idle = 80747 

BW Util Bottlenecks: 
RCDc_limit = 31 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80894 
n_nop = 80791 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 100 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.001236 
Either_Row_CoL_Bus_Util = 0.001273 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000643 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000642817
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80894 n_nop=80791 n_act=3 n_pre=0 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001236
n_activity=539 dram_eff=0.1855
bk0: 48a 80875i bk1: 48a 80874i bk2: 4a 80882i bk3: 0a 80894i bk4: 0a 80894i bk5: 0a 80894i bk6: 0a 80894i bk7: 0a 80894i bk8: 0a 80894i bk9: 0a 80894i bk10: 0a 80894i bk11: 0a 80894i bk12: 0a 80894i bk13: 0a 80894i bk14: 0a 80894i bk15: 0a 80894i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970000
Row_Buffer_Locality_read = 0.970000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.055944
Bank_Level_Parallism_Col = 1.057143
Bank_Level_Parallism_Ready = 1.030000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.057143 

BW Util details:
bwutil = 0.001236 
total_CMD = 80894 
util_bw = 100 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 80751 

BW Util Bottlenecks: 
RCDc_limit = 31 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80894 
n_nop = 80791 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 100 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.001236 
Either_Row_CoL_Bus_Util = 0.001273 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000655 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000655178
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80894 n_nop=80796 n_act=2 n_pre=0 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001187
n_activity=538 dram_eff=0.1784
bk0: 48a 80874i bk1: 48a 80873i bk2: 0a 80894i bk3: 0a 80894i bk4: 0a 80894i bk5: 0a 80894i bk6: 0a 80894i bk7: 0a 80894i bk8: 0a 80894i bk9: 0a 80894i bk10: 0a 80894i bk11: 0a 80894i bk12: 0a 80894i bk13: 0a 80894i bk14: 0a 80894i bk15: 0a 80894i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.045802
Bank_Level_Parallism_Col = 1.046512
Bank_Level_Parallism_Ready = 1.041667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.046512 

BW Util details:
bwutil = 0.001187 
total_CMD = 80894 
util_bw = 96 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 80763 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80894 
n_nop = 80796 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 96 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001187 
Either_Row_CoL_Bus_Util = 0.001211 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000630 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000630455
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80894 n_nop=80796 n_act=2 n_pre=0 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001187
n_activity=501 dram_eff=0.1916
bk0: 48a 80872i bk1: 48a 80868i bk2: 0a 80894i bk3: 0a 80894i bk4: 0a 80894i bk5: 0a 80894i bk6: 0a 80894i bk7: 0a 80894i bk8: 0a 80894i bk9: 0a 80894i bk10: 0a 80894i bk11: 0a 80894i bk12: 0a 80894i bk13: 0a 80894i bk14: 0a 80894i bk15: 0a 80894i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.066667
Bank_Level_Parallism_Col = 1.067669
Bank_Level_Parallism_Ready = 1.072917
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.067669 

BW Util details:
bwutil = 0.001187 
total_CMD = 80894 
util_bw = 96 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 80759 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80894 
n_nop = 80796 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 96 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001187 
Either_Row_CoL_Bus_Util = 0.001211 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000643 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000642817
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80894 n_nop=80791 n_act=3 n_pre=0 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001236
n_activity=544 dram_eff=0.1838
bk0: 48a 80873i bk1: 48a 80869i bk2: 4a 80882i bk3: 0a 80894i bk4: 0a 80894i bk5: 0a 80894i bk6: 0a 80894i bk7: 0a 80894i bk8: 0a 80894i bk9: 0a 80894i bk10: 0a 80894i bk11: 0a 80894i bk12: 0a 80894i bk13: 0a 80894i bk14: 0a 80894i bk15: 0a 80894i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970000
Row_Buffer_Locality_read = 0.970000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.060403
Bank_Level_Parallism_Col = 1.061644
Bank_Level_Parallism_Ready = 1.060000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.061644 

BW Util details:
bwutil = 0.001236 
total_CMD = 80894 
util_bw = 100 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 80745 

BW Util Bottlenecks: 
RCDc_limit = 33 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80894 
n_nop = 80791 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 100 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.001236 
Either_Row_CoL_Bus_Util = 0.001273 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000618 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000618093
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80894 n_nop=80791 n_act=3 n_pre=0 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001236
n_activity=531 dram_eff=0.1883
bk0: 48a 80877i bk1: 48a 80871i bk2: 4a 80882i bk3: 0a 80894i bk4: 0a 80894i bk5: 0a 80894i bk6: 0a 80894i bk7: 0a 80894i bk8: 0a 80894i bk9: 0a 80894i bk10: 0a 80894i bk11: 0a 80894i bk12: 0a 80894i bk13: 0a 80894i bk14: 0a 80894i bk15: 0a 80894i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970000
Row_Buffer_Locality_read = 0.970000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.070423
Bank_Level_Parallism_Col = 1.071942
Bank_Level_Parallism_Ready = 1.040000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.071942 

BW Util details:
bwutil = 0.001236 
total_CMD = 80894 
util_bw = 100 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 80752 

BW Util Bottlenecks: 
RCDc_limit = 31 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80894 
n_nop = 80791 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 100 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.001236 
Either_Row_CoL_Bus_Util = 0.001273 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000668 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00066754
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80894 n_nop=80791 n_act=3 n_pre=0 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001236
n_activity=560 dram_eff=0.1786
bk0: 48a 80875i bk1: 48a 80875i bk2: 4a 80882i bk3: 0a 80894i bk4: 0a 80894i bk5: 0a 80894i bk6: 0a 80894i bk7: 0a 80894i bk8: 0a 80894i bk9: 0a 80894i bk10: 0a 80894i bk11: 0a 80894i bk12: 0a 80894i bk13: 0a 80894i bk14: 0a 80894i bk15: 0a 80894i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970000
Row_Buffer_Locality_read = 0.970000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.048951
Bank_Level_Parallism_Col = 1.050000
Bank_Level_Parallism_Ready = 1.030000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.050000 

BW Util details:
bwutil = 0.001236 
total_CMD = 80894 
util_bw = 100 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 80751 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80894 
n_nop = 80791 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 100 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.001236 
Either_Row_CoL_Bus_Util = 0.001273 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000321 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000321408
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80894 n_nop=80791 n_act=3 n_pre=0 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001236
n_activity=546 dram_eff=0.1832
bk0: 48a 80871i bk1: 48a 80871i bk2: 4a 80882i bk3: 0a 80894i bk4: 0a 80894i bk5: 0a 80894i bk6: 0a 80894i bk7: 0a 80894i bk8: 0a 80894i bk9: 0a 80894i bk10: 0a 80894i bk11: 0a 80894i bk12: 0a 80894i bk13: 0a 80894i bk14: 0a 80894i bk15: 0a 80894i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.970000
Row_Buffer_Locality_read = 0.970000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.120567
Bank_Level_Parallism_Col = 1.123188
Bank_Level_Parallism_Ready = 1.060000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.123188 

BW Util details:
bwutil = 0.001236 
total_CMD = 80894 
util_bw = 100 
Wasted_Col = 41 
Wasted_Row = 0 
Idle = 80753 

BW Util Bottlenecks: 
RCDc_limit = 31 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80894 
n_nop = 80791 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 100 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.001236 
Either_Row_CoL_Bus_Util = 0.001273 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000371 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000370856
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80894 n_nop=80808 n_act=2 n_pre=0 n_ref_event=0 n_req=84 n_rd=84 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001038
n_activity=542 dram_eff=0.155
bk0: 40a 80877i bk1: 44a 80877i bk2: 0a 80894i bk3: 0a 80894i bk4: 0a 80894i bk5: 0a 80894i bk6: 0a 80894i bk7: 0a 80894i bk8: 0a 80894i bk9: 0a 80894i bk10: 0a 80894i bk11: 0a 80894i bk12: 0a 80894i bk13: 0a 80894i bk14: 0a 80894i bk15: 0a 80894i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001038 
total_CMD = 80894 
util_bw = 84 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 80776 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80894 
n_nop = 80808 
Read = 84 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 84 
total_req = 84 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 84 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001038 
Either_Row_CoL_Bus_Util = 0.001063 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000371 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000370856
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80894 n_nop=80808 n_act=2 n_pre=0 n_ref_event=0 n_req=84 n_rd=84 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001038
n_activity=559 dram_eff=0.1503
bk0: 40a 80875i bk1: 44a 80870i bk2: 0a 80894i bk3: 0a 80894i bk4: 0a 80894i bk5: 0a 80894i bk6: 0a 80894i bk7: 0a 80894i bk8: 0a 80894i bk9: 0a 80894i bk10: 0a 80894i bk11: 0a 80894i bk12: 0a 80894i bk13: 0a 80894i bk14: 0a 80894i bk15: 0a 80894i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.976190
Row_Buffer_Locality_read = 0.976190
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.024194
Bank_Level_Parallism_Col = 1.024590
Bank_Level_Parallism_Ready = 1.023810
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.024590 

BW Util details:
bwutil = 0.001038 
total_CMD = 80894 
util_bw = 84 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 80770 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80894 
n_nop = 80808 
Read = 84 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 84 
total_req = 84 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 84 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001038 
Either_Row_CoL_Bus_Util = 0.001063 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000717 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000716988
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80894 n_nop=80819 n_act=2 n_pre=0 n_ref_event=0 n_req=73 n_rd=73 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009024
n_activity=408 dram_eff=0.1789
bk0: 37a 80877i bk1: 36a 80878i bk2: 0a 80894i bk3: 0a 80894i bk4: 0a 80894i bk5: 0a 80894i bk6: 0a 80894i bk7: 0a 80894i bk8: 0a 80894i bk9: 0a 80894i bk10: 0a 80894i bk11: 0a 80894i bk12: 0a 80894i bk13: 0a 80894i bk14: 0a 80894i bk15: 0a 80894i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972603
Row_Buffer_Locality_read = 0.972603
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.009524
Bank_Level_Parallism_Col = 1.009709
Bank_Level_Parallism_Ready = 1.013699
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.009709 

BW Util details:
bwutil = 0.000902 
total_CMD = 80894 
util_bw = 73 
Wasted_Col = 32 
Wasted_Row = 0 
Idle = 80789 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80894 
n_nop = 80819 
Read = 73 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 73 
total_req = 73 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 73 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000902 
Either_Row_CoL_Bus_Util = 0.000927 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000321 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000321408
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80894 n_nop=80820 n_act=2 n_pre=0 n_ref_event=0 n_req=72 n_rd=72 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008901
n_activity=390 dram_eff=0.1846
bk0: 36a 80874i bk1: 36a 80875i bk2: 0a 80894i bk3: 0a 80894i bk4: 0a 80894i bk5: 0a 80894i bk6: 0a 80894i bk7: 0a 80894i bk8: 0a 80894i bk9: 0a 80894i bk10: 0a 80894i bk11: 0a 80894i bk12: 0a 80894i bk13: 0a 80894i bk14: 0a 80894i bk15: 0a 80894i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972222
Row_Buffer_Locality_read = 0.972222
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.047170
Bank_Level_Parallism_Col = 1.048077
Bank_Level_Parallism_Ready = 1.041667
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.048077 

BW Util details:
bwutil = 0.000890 
total_CMD = 80894 
util_bw = 72 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 80788 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80894 
n_nop = 80820 
Read = 72 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 72 
total_req = 72 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 72 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000890 
Either_Row_CoL_Bus_Util = 0.000915 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000049 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.94474e-05
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80894 n_nop=80787 n_act=3 n_pre=0 n_ref_event=0 n_req=104 n_rd=104 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001286
n_activity=569 dram_eff=0.1828
bk0: 52a 80869i bk1: 48a 80869i bk2: 4a 80882i bk3: 0a 80894i bk4: 0a 80894i bk5: 0a 80894i bk6: 0a 80894i bk7: 0a 80894i bk8: 0a 80894i bk9: 0a 80894i bk10: 0a 80894i bk11: 0a 80894i bk12: 0a 80894i bk13: 0a 80894i bk14: 0a 80894i bk15: 0a 80894i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971154
Row_Buffer_Locality_read = 0.971154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.070968
Bank_Level_Parallism_Col = 1.072368
Bank_Level_Parallism_Ready = 1.067308
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.072368 

BW Util details:
bwutil = 0.001286 
total_CMD = 80894 
util_bw = 104 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 80739 

BW Util Bottlenecks: 
RCDc_limit = 33 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80894 
n_nop = 80787 
Read = 104 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 104 
total_req = 104 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 104 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.001286 
Either_Row_CoL_Bus_Util = 0.001323 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000420 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000420303
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80894 n_nop=80787 n_act=3 n_pre=0 n_ref_event=0 n_req=104 n_rd=104 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001286
n_activity=642 dram_eff=0.162
bk0: 52a 80871i bk1: 48a 80870i bk2: 4a 80882i bk3: 0a 80894i bk4: 0a 80894i bk5: 0a 80894i bk6: 0a 80894i bk7: 0a 80894i bk8: 0a 80894i bk9: 0a 80894i bk10: 0a 80894i bk11: 0a 80894i bk12: 0a 80894i bk13: 0a 80894i bk14: 0a 80894i bk15: 0a 80894i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.971154
Row_Buffer_Locality_read = 0.971154
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.038217
Bank_Level_Parallism_Col = 1.038961
Bank_Level_Parallism_Ready = 1.048077
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.038961 

BW Util details:
bwutil = 0.001286 
total_CMD = 80894 
util_bw = 104 
Wasted_Col = 53 
Wasted_Row = 0 
Idle = 80737 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80894 
n_nop = 80787 
Read = 104 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 104 
total_req = 104 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 104 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.001286 
Either_Row_CoL_Bus_Util = 0.001323 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000062 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=6.18093e-05
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80894 n_nop=80792 n_act=2 n_pre=0 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001236
n_activity=535 dram_eff=0.1869
bk0: 52a 80865i bk1: 48a 80865i bk2: 0a 80894i bk3: 0a 80894i bk4: 0a 80894i bk5: 0a 80894i bk6: 0a 80894i bk7: 0a 80894i bk8: 0a 80894i bk9: 0a 80894i bk10: 0a 80894i bk11: 0a 80894i bk12: 0a 80894i bk13: 0a 80894i bk14: 0a 80894i bk15: 0a 80894i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980000
Row_Buffer_Locality_read = 0.980000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.097222
Bank_Level_Parallism_Col = 1.098592
Bank_Level_Parallism_Ready = 1.090000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.098592 

BW Util details:
bwutil = 0.001236 
total_CMD = 80894 
util_bw = 100 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 80750 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80894 
n_nop = 80792 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 100 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001236 
Either_Row_CoL_Bus_Util = 0.001261 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000420 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000420303
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80894 n_nop=80792 n_act=2 n_pre=0 n_ref_event=0 n_req=100 n_rd=100 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001236
n_activity=577 dram_eff=0.1733
bk0: 52a 80867i bk1: 48a 80867i bk2: 0a 80894i bk3: 0a 80894i bk4: 0a 80894i bk5: 0a 80894i bk6: 0a 80894i bk7: 0a 80894i bk8: 0a 80894i bk9: 0a 80894i bk10: 0a 80894i bk11: 0a 80894i bk12: 0a 80894i bk13: 0a 80894i bk14: 0a 80894i bk15: 0a 80894i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.980000
Row_Buffer_Locality_read = 0.980000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.069444
Bank_Level_Parallism_Col = 1.070423
Bank_Level_Parallism_Ready = 1.070000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.070423 

BW Util details:
bwutil = 0.001236 
total_CMD = 80894 
util_bw = 100 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 80750 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80894 
n_nop = 80792 
Read = 100 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 100 
total_req = 100 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 100 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001236 
Either_Row_CoL_Bus_Util = 0.001261 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000099 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=9.88949e-05
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80894 n_nop=80796 n_act=2 n_pre=0 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001187
n_activity=516 dram_eff=0.186
bk0: 48a 80869i bk1: 48a 80869i bk2: 0a 80894i bk3: 0a 80894i bk4: 0a 80894i bk5: 0a 80894i bk6: 0a 80894i bk7: 0a 80894i bk8: 0a 80894i bk9: 0a 80894i bk10: 0a 80894i bk11: 0a 80894i bk12: 0a 80894i bk13: 0a 80894i bk14: 0a 80894i bk15: 0a 80894i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.065693
Bank_Level_Parallism_Col = 1.066667
Bank_Level_Parallism_Ready = 1.072917
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.066667 

BW Util details:
bwutil = 0.001187 
total_CMD = 80894 
util_bw = 96 
Wasted_Col = 41 
Wasted_Row = 0 
Idle = 80757 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80894 
n_nop = 80796 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 96 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001187 
Either_Row_CoL_Bus_Util = 0.001211 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000729 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00072935
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80894 n_nop=80796 n_act=2 n_pre=0 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001187
n_activity=495 dram_eff=0.1939
bk0: 48a 80874i bk1: 48a 80874i bk2: 0a 80894i bk3: 0a 80894i bk4: 0a 80894i bk5: 0a 80894i bk6: 0a 80894i bk7: 0a 80894i bk8: 0a 80894i bk9: 0a 80894i bk10: 0a 80894i bk11: 0a 80894i bk12: 0a 80894i bk13: 0a 80894i bk14: 0a 80894i bk15: 0a 80894i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.022556
Bank_Level_Parallism_Col = 1.022901
Bank_Level_Parallism_Ready = 1.020833
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.022901 

BW Util details:
bwutil = 0.001187 
total_CMD = 80894 
util_bw = 96 
Wasted_Col = 37 
Wasted_Row = 0 
Idle = 80761 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 14 
rwq = 0 
CCDLc_limit_alone = 14 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80894 
n_nop = 80796 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 96 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001187 
Either_Row_CoL_Bus_Util = 0.001211 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000630 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000630455
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80894 n_nop=80796 n_act=2 n_pre=0 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001187
n_activity=514 dram_eff=0.1868
bk0: 48a 80869i bk1: 48a 80865i bk2: 0a 80894i bk3: 0a 80894i bk4: 0a 80894i bk5: 0a 80894i bk6: 0a 80894i bk7: 0a 80894i bk8: 0a 80894i bk9: 0a 80894i bk10: 0a 80894i bk11: 0a 80894i bk12: 0a 80894i bk13: 0a 80894i bk14: 0a 80894i bk15: 0a 80894i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.111111
Bank_Level_Parallism_Col = 1.112782
Bank_Level_Parallism_Ready = 1.083333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.112782 

BW Util details:
bwutil = 0.001187 
total_CMD = 80894 
util_bw = 96 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 80759 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 17 
rwq = 0 
CCDLc_limit_alone = 17 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80894 
n_nop = 80796 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 96 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001187 
Either_Row_CoL_Bus_Util = 0.001211 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000705 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000704626
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80894 n_nop=80796 n_act=2 n_pre=0 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001187
n_activity=492 dram_eff=0.1951
bk0: 48a 80870i bk1: 48a 80867i bk2: 0a 80894i bk3: 0a 80894i bk4: 0a 80894i bk5: 0a 80894i bk6: 0a 80894i bk7: 0a 80894i bk8: 0a 80894i bk9: 0a 80894i bk10: 0a 80894i bk11: 0a 80894i bk12: 0a 80894i bk13: 0a 80894i bk14: 0a 80894i bk15: 0a 80894i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.088889
Bank_Level_Parallism_Col = 1.090226
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.090226 

BW Util details:
bwutil = 0.001187 
total_CMD = 80894 
util_bw = 96 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 80759 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80894 
n_nop = 80796 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 96 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001187 
Either_Row_CoL_Bus_Util = 0.001211 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000680 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000679902
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80894 n_nop=80796 n_act=2 n_pre=0 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001187
n_activity=506 dram_eff=0.1897
bk0: 48a 80873i bk1: 48a 80864i bk2: 0a 80894i bk3: 0a 80894i bk4: 0a 80894i bk5: 0a 80894i bk6: 0a 80894i bk7: 0a 80894i bk8: 0a 80894i bk9: 0a 80894i bk10: 0a 80894i bk11: 0a 80894i bk12: 0a 80894i bk13: 0a 80894i bk14: 0a 80894i bk15: 0a 80894i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.080882
Bank_Level_Parallism_Col = 1.082090
Bank_Level_Parallism_Ready = 1.083333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.082090 

BW Util details:
bwutil = 0.001187 
total_CMD = 80894 
util_bw = 96 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 80758 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80894 
n_nop = 80796 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 96 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001187 
Either_Row_CoL_Bus_Util = 0.001211 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000705 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000704626
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80894 n_nop=80796 n_act=2 n_pre=0 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001187
n_activity=484 dram_eff=0.1983
bk0: 48a 80871i bk1: 48a 80859i bk2: 0a 80894i bk3: 0a 80894i bk4: 0a 80894i bk5: 0a 80894i bk6: 0a 80894i bk7: 0a 80894i bk8: 0a 80894i bk9: 0a 80894i bk10: 0a 80894i bk11: 0a 80894i bk12: 0a 80894i bk13: 0a 80894i bk14: 0a 80894i bk15: 0a 80894i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.107914
Bank_Level_Parallism_Col = 1.109489
Bank_Level_Parallism_Ready = 1.083333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.109489 

BW Util details:
bwutil = 0.001187 
total_CMD = 80894 
util_bw = 96 
Wasted_Col = 43 
Wasted_Row = 0 
Idle = 80755 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 20 
rwq = 0 
CCDLc_limit_alone = 20 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80894 
n_nop = 80796 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 96 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001187 
Either_Row_CoL_Bus_Util = 0.001211 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000717 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000716988
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80894 n_nop=80796 n_act=2 n_pre=0 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001187
n_activity=508 dram_eff=0.189
bk0: 48a 80871i bk1: 48a 80865i bk2: 0a 80894i bk3: 0a 80894i bk4: 0a 80894i bk5: 0a 80894i bk6: 0a 80894i bk7: 0a 80894i bk8: 0a 80894i bk9: 0a 80894i bk10: 0a 80894i bk11: 0a 80894i bk12: 0a 80894i bk13: 0a 80894i bk14: 0a 80894i bk15: 0a 80894i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.104478
Bank_Level_Parallism_Col = 1.106061
Bank_Level_Parallism_Ready = 1.083333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.106061 

BW Util details:
bwutil = 0.001187 
total_CMD = 80894 
util_bw = 96 
Wasted_Col = 38 
Wasted_Row = 0 
Idle = 80760 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80894 
n_nop = 80796 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 96 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001187 
Either_Row_CoL_Bus_Util = 0.001211 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000482 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000482112
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80894 n_nop=80796 n_act=2 n_pre=0 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001187
n_activity=490 dram_eff=0.1959
bk0: 48a 80867i bk1: 48a 80863i bk2: 0a 80894i bk3: 0a 80894i bk4: 0a 80894i bk5: 0a 80894i bk6: 0a 80894i bk7: 0a 80894i bk8: 0a 80894i bk9: 0a 80894i bk10: 0a 80894i bk11: 0a 80894i bk12: 0a 80894i bk13: 0a 80894i bk14: 0a 80894i bk15: 0a 80894i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.124088
Bank_Level_Parallism_Col = 1.125926
Bank_Level_Parallism_Ready = 1.104167
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.125926 

BW Util details:
bwutil = 0.001187 
total_CMD = 80894 
util_bw = 96 
Wasted_Col = 41 
Wasted_Row = 0 
Idle = 80757 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80894 
n_nop = 80796 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 96 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001187 
Either_Row_CoL_Bus_Util = 0.001211 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000494 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000494474
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80894 n_nop=80802 n_act=2 n_pre=0 n_ref_event=0 n_req=90 n_rd=90 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001113
n_activity=500 dram_eff=0.18
bk0: 45a 80875i bk1: 45a 80870i bk2: 0a 80894i bk3: 0a 80894i bk4: 0a 80894i bk5: 0a 80894i bk6: 0a 80894i bk7: 0a 80894i bk8: 0a 80894i bk9: 0a 80894i bk10: 0a 80894i bk11: 0a 80894i bk12: 0a 80894i bk13: 0a 80894i bk14: 0a 80894i bk15: 0a 80894i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977778
Row_Buffer_Locality_read = 0.977778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.081301
Bank_Level_Parallism_Col = 1.082645
Bank_Level_Parallism_Ready = 1.055556
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.082645 

BW Util details:
bwutil = 0.001113 
total_CMD = 80894 
util_bw = 90 
Wasted_Col = 33 
Wasted_Row = 0 
Idle = 80771 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80894 
n_nop = 80802 
Read = 90 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 90 
total_req = 90 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 90 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001113 
Either_Row_CoL_Bus_Util = 0.001137 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000692 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000692264
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80894 n_nop=80802 n_act=2 n_pre=0 n_ref_event=0 n_req=90 n_rd=90 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001113
n_activity=487 dram_eff=0.1848
bk0: 45a 80873i bk1: 45a 80869i bk2: 0a 80894i bk3: 0a 80894i bk4: 0a 80894i bk5: 0a 80894i bk6: 0a 80894i bk7: 0a 80894i bk8: 0a 80894i bk9: 0a 80894i bk10: 0a 80894i bk11: 0a 80894i bk12: 0a 80894i bk13: 0a 80894i bk14: 0a 80894i bk15: 0a 80894i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.977778
Row_Buffer_Locality_read = 0.977778
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.079365
Bank_Level_Parallism_Col = 1.080645
Bank_Level_Parallism_Ready = 1.055556
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.080645 

BW Util details:
bwutil = 0.001113 
total_CMD = 80894 
util_bw = 90 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 80768 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80894 
n_nop = 80802 
Read = 90 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 90 
total_req = 90 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 90 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001113 
Either_Row_CoL_Bus_Util = 0.001137 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000692 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000692264
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80894 n_nop=80818 n_act=2 n_pre=0 n_ref_event=0 n_req=74 n_rd=74 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009148
n_activity=379 dram_eff=0.1953
bk0: 37a 80874i bk1: 37a 80872i bk2: 0a 80894i bk3: 0a 80894i bk4: 0a 80894i bk5: 0a 80894i bk6: 0a 80894i bk7: 0a 80894i bk8: 0a 80894i bk9: 0a 80894i bk10: 0a 80894i bk11: 0a 80894i bk12: 0a 80894i bk13: 0a 80894i bk14: 0a 80894i bk15: 0a 80894i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972973
Row_Buffer_Locality_read = 0.972973
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.064220
Bank_Level_Parallism_Col = 1.065421
Bank_Level_Parallism_Ready = 1.040541
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.065421 

BW Util details:
bwutil = 0.000915 
total_CMD = 80894 
util_bw = 74 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 80785 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 13 
rwq = 0 
CCDLc_limit_alone = 13 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80894 
n_nop = 80818 
Read = 74 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 74 
total_req = 74 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 74 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000915 
Either_Row_CoL_Bus_Util = 0.000940 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000655 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000655178
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80894 n_nop=80818 n_act=2 n_pre=0 n_ref_event=0 n_req=74 n_rd=74 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009148
n_activity=380 dram_eff=0.1947
bk0: 37a 80875i bk1: 37a 80875i bk2: 0a 80894i bk3: 0a 80894i bk4: 0a 80894i bk5: 0a 80894i bk6: 0a 80894i bk7: 0a 80894i bk8: 0a 80894i bk9: 0a 80894i bk10: 0a 80894i bk11: 0a 80894i bk12: 0a 80894i bk13: 0a 80894i bk14: 0a 80894i bk15: 0a 80894i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.972973
Row_Buffer_Locality_read = 0.972973
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.037037
Bank_Level_Parallism_Col = 1.037736
Bank_Level_Parallism_Ready = 1.027027
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.037736 

BW Util details:
bwutil = 0.000915 
total_CMD = 80894 
util_bw = 74 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 80786 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80894 
n_nop = 80818 
Read = 74 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 74 
total_req = 74 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 74 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.000915 
Either_Row_CoL_Bus_Util = 0.000940 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000643 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000642817
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80894 n_nop=80796 n_act=2 n_pre=0 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001187
n_activity=513 dram_eff=0.1871
bk0: 48a 80868i bk1: 48a 80866i bk2: 0a 80894i bk3: 0a 80894i bk4: 0a 80894i bk5: 0a 80894i bk6: 0a 80894i bk7: 0a 80894i bk8: 0a 80894i bk9: 0a 80894i bk10: 0a 80894i bk11: 0a 80894i bk12: 0a 80894i bk13: 0a 80894i bk14: 0a 80894i bk15: 0a 80894i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.102941
Bank_Level_Parallism_Col = 1.104478
Bank_Level_Parallism_Ready = 1.083333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.104478 

BW Util details:
bwutil = 0.001187 
total_CMD = 80894 
util_bw = 96 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 80758 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80894 
n_nop = 80796 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 96 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001187 
Either_Row_CoL_Bus_Util = 0.001211 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000668 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00066754
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80894 n_nop=80796 n_act=2 n_pre=0 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001187
n_activity=491 dram_eff=0.1955
bk0: 48a 80871i bk1: 48a 80868i bk2: 0a 80894i bk3: 0a 80894i bk4: 0a 80894i bk5: 0a 80894i bk6: 0a 80894i bk7: 0a 80894i bk8: 0a 80894i bk9: 0a 80894i bk10: 0a 80894i bk11: 0a 80894i bk12: 0a 80894i bk13: 0a 80894i bk14: 0a 80894i bk15: 0a 80894i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.074074
Bank_Level_Parallism_Col = 1.075188
Bank_Level_Parallism_Ready = 1.052083
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.075188 

BW Util details:
bwutil = 0.001187 
total_CMD = 80894 
util_bw = 96 
Wasted_Col = 39 
Wasted_Row = 0 
Idle = 80759 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 16 
rwq = 0 
CCDLc_limit_alone = 16 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80894 
n_nop = 80796 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 96 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001187 
Either_Row_CoL_Bus_Util = 0.001211 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000643 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000642817
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80894 n_nop=80796 n_act=2 n_pre=0 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001187
n_activity=513 dram_eff=0.1871
bk0: 48a 80870i bk1: 48a 80871i bk2: 0a 80894i bk3: 0a 80894i bk4: 0a 80894i bk5: 0a 80894i bk6: 0a 80894i bk7: 0a 80894i bk8: 0a 80894i bk9: 0a 80894i bk10: 0a 80894i bk11: 0a 80894i bk12: 0a 80894i bk13: 0a 80894i bk14: 0a 80894i bk15: 0a 80894i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.051471
Bank_Level_Parallism_Col = 1.052239
Bank_Level_Parallism_Ready = 1.052083
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.052239 

BW Util details:
bwutil = 0.001187 
total_CMD = 80894 
util_bw = 96 
Wasted_Col = 40 
Wasted_Row = 0 
Idle = 80758 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 18 
rwq = 0 
CCDLc_limit_alone = 18 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80894 
n_nop = 80796 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 96 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001187 
Either_Row_CoL_Bus_Util = 0.001211 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000680 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000679902
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=80894 n_nop=80796 n_act=2 n_pre=0 n_ref_event=0 n_req=96 n_rd=96 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001187
n_activity=493 dram_eff=0.1947
bk0: 48a 80868i bk1: 48a 80864i bk2: 0a 80894i bk3: 0a 80894i bk4: 0a 80894i bk5: 0a 80894i bk6: 0a 80894i bk7: 0a 80894i bk8: 0a 80894i bk9: 0a 80894i bk10: 0a 80894i bk11: 0a 80894i bk12: 0a 80894i bk13: 0a 80894i bk14: 0a 80894i bk15: 0a 80894i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.979167
Row_Buffer_Locality_read = 0.979167
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.101449
Bank_Level_Parallism_Col = 1.102941
Bank_Level_Parallism_Ready = 1.083333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.102941 

BW Util details:
bwutil = 0.001187 
total_CMD = 80894 
util_bw = 96 
Wasted_Col = 42 
Wasted_Row = 0 
Idle = 80756 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 19 
rwq = 0 
CCDLc_limit_alone = 19 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 80894 
n_nop = 80796 
Read = 96 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 96 
total_req = 96 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 96 
Row_Bus_Util =  0.000025 
CoL_Bus_Util = 0.001187 
Either_Row_CoL_Bus_Util = 0.001211 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000668 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00066754

========= L2 cache stats =========
L2_cache_bank[0]: Access = 112, Miss = 78, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 128, Miss = 90, Miss_rate = 0.703, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 112, Miss = 78, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 127, Miss = 89, Miss_rate = 0.701, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 112, Miss = 78, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 124, Miss = 86, Miss_rate = 0.694, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 112, Miss = 78, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 123, Miss = 86, Miss_rate = 0.699, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 125, Miss = 78, Miss_rate = 0.624, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 137, Miss = 90, Miss_rate = 0.657, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 129, Miss = 78, Miss_rate = 0.605, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 149, Miss = 89, Miss_rate = 0.597, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 109, Miss = 78, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 120, Miss = 90, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 113, Miss = 78, Miss_rate = 0.690, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 133, Miss = 89, Miss_rate = 0.669, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 123, Miss = 74, Miss_rate = 0.602, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 103, Miss = 64, Miss_rate = 0.621, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 119, Miss = 74, Miss_rate = 0.622, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 86, Miss = 61, Miss_rate = 0.709, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 99, Miss = 66, Miss_rate = 0.667, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 93, Miss = 60, Miss_rate = 0.645, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 95, Miss = 66, Miss_rate = 0.695, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 78, Miss = 58, Miss_rate = 0.744, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 112, Miss = 78, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 122, Miss = 87, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 112, Miss = 78, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 124, Miss = 85, Miss_rate = 0.685, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 112, Miss = 78, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 105, Miss = 77, Miss_rate = 0.733, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 112, Miss = 78, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 104, Miss = 73, Miss_rate = 0.702, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 112, Miss = 78, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 112, Miss = 78, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 112, Miss = 78, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 112, Miss = 78, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 112, Miss = 78, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 112, Miss = 78, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 112, Miss = 78, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 112, Miss = 78, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 109, Miss = 78, Miss_rate = 0.716, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 108, Miss = 78, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 110, Miss = 78, Miss_rate = 0.709, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 111, Miss = 78, Miss_rate = 0.703, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 105, Miss = 78, Miss_rate = 0.743, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 104, Miss = 78, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 106, Miss = 78, Miss_rate = 0.736, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 107, Miss = 78, Miss_rate = 0.729, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 105, Miss = 75, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 106, Miss = 75, Miss_rate = 0.708, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 104, Miss = 75, Miss_rate = 0.721, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 103, Miss = 75, Miss_rate = 0.728, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 93, Miss = 67, Miss_rate = 0.720, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 94, Miss = 67, Miss_rate = 0.713, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 92, Miss = 67, Miss_rate = 0.728, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 91, Miss = 67, Miss_rate = 0.736, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 112, Miss = 78, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 112, Miss = 78, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 112, Miss = 78, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 112, Miss = 78, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 112, Miss = 78, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 112, Miss = 78, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 112, Miss = 78, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 112, Miss = 78, Miss_rate = 0.696, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 7104
L2_total_cache_misses = 4930
L2_total_cache_miss_rate = 0.6940
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1167
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 649
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2344
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1007
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 389
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 1548
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2944
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=7104
icnt_total_pkts_simt_to_mem=7104
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 7104
Req_Network_cycles = 137711
Req_Network_injected_packets_per_cycle =       0.0516 
Req_Network_conflicts_per_cycle =       0.0015
Req_Network_conflicts_per_cycle_util =       0.0771
Req_Bank_Level_Parallism =       2.5823
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0001
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0008

Reply_Network_injected_packets_num = 7104
Reply_Network_cycles = 137711
Reply_Network_injected_packets_per_cycle =        0.0516
Reply_Network_conflicts_per_cycle =        0.0090
Reply_Network_conflicts_per_cycle_util =       0.3733
Reply_Bank_Level_Parallism =       2.1436
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0002
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0006
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 44 sec (44 sec)
gpgpu_simulation_rate = 13528 (inst/sec)
gpgpu_simulation_rate = 3129 (cycle/sec)
gpgpu_silicon_slowdown = 462448x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
