// Seed: 3633367557
`default_nettype wire
module module_0 (
    output id_0,
    output id_1,
    input logic id_2,
    input id_3,
    input id_4,
    input id_5,
    input id_6
);
  supply0 id_7;
  supply1 id_8;
  assign id_0 = id_2;
  always @(posedge id_5 or posedge id_7) id_1 <= 1 == id_3;
  logic id_9;
  assign id_7 = id_8;
  logic id_10 = 1;
  assign id_8["" : 1] = "";
endmodule
