#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun May  5 23:18:20 2019
# Process ID: 13564
# Current directory: C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.runs/synth_1
# Command line: vivado.exe -log Pipeline.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Pipeline.tcl
# Log file: C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.runs/synth_1/Pipeline.vds
# Journal file: C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Pipeline.tcl -notrace
Command: synth_design -top Pipeline -part xc7a50tcpg236-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a50t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9140 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 411.449 ; gain = 97.707
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Pipeline' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Pipeline.v:24]
INFO: [Synth 8-6157] synthesizing module 'Instr_Fetch' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Instr_Fetch.v:24]
INFO: [Synth 8-6157] synthesizing module 'PC_reg' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/PC_reg.v:24]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/PC_reg.v:38]
INFO: [Synth 8-6155] done synthesizing module 'PC_reg' (1#1) [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/PC_reg.v:24]
INFO: [Synth 8-6157] synthesizing module 'ROM' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/ROM.v:24]
INFO: [Synth 8-3876] $readmem data file 'C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Instr_ROM.data' is read successfully [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/ROM.v:37]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/ROM.v:43]
WARNING: [Synth 8-567] referenced signal 'ce' should be on the sensitivity list [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/ROM.v:41]
INFO: [Synth 8-6155] done synthesizing module 'ROM' (2#1) [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/ROM.v:24]
INFO: [Synth 8-6157] synthesizing module 'Fetch_Decode' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Fetch_Decode.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Fetch_Decode' (3#1) [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Fetch_Decode.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Instr_Fetch' (4#1) [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Instr_Fetch.v:24]
INFO: [Synth 8-6157] synthesizing module 'Instr_Decode' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Instr_Decode.v:24]
INFO: [Synth 8-6157] synthesizing module 'Decoder' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Decoder.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Decoder' (5#1) [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Decoder.v:24]
INFO: [Synth 8-6157] synthesizing module 'Regiters' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Regiters.v:25]
INFO: [Synth 8-6155] done synthesizing module 'Regiters' (6#1) [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Regiters.v:25]
INFO: [Synth 8-6157] synthesizing module 'ID_EX' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/ID_EX.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ID_EX' (7#1) [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/ID_EX.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Instr_Decode' (8#1) [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Instr_Decode.v:24]
INFO: [Synth 8-6157] synthesizing module 'Instr_Execute' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Instr_Execute.v:25]
INFO: [Synth 8-6157] synthesizing module 'EX' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/EX.v:24]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/EX.v:159]
INFO: [Synth 8-6155] done synthesizing module 'EX' (9#1) [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/EX.v:24]
INFO: [Synth 8-6157] synthesizing module 'EX_MEM' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/EX_MEM.v:25]
INFO: [Synth 8-6155] done synthesizing module 'EX_MEM' (10#1) [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/EX_MEM.v:25]
INFO: [Synth 8-6155] done synthesizing module 'Instr_Execute' (11#1) [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Instr_Execute.v:25]
WARNING: [Synth 8-689] width (1) of port connection 'mem_hi_data' does not match port width (32) of module 'Instr_Execute' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Pipeline.v:104]
WARNING: [Synth 8-689] width (5) of port connection 'mem_lo_data' does not match port width (32) of module 'Instr_Execute' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Pipeline.v:104]
WARNING: [Synth 8-689] width (32) of port connection 'mem_wb_hi' does not match port width (1) of module 'Instr_Execute' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Pipeline.v:104]
WARNING: [Synth 8-689] width (32) of port connection 'mem_wb_lo' does not match port width (1) of module 'Instr_Execute' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Pipeline.v:104]
WARNING: [Synth 8-689] width (32) of port connection 'o_write_ce' does not match port width (1) of module 'Instr_Execute' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Pipeline.v:104]
WARNING: [Synth 8-689] width (1) of port connection 'o_write_addr' does not match port width (5) of module 'Instr_Execute' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Pipeline.v:104]
WARNING: [Synth 8-689] width (1) of port connection 'o_write_data' does not match port width (32) of module 'Instr_Execute' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Pipeline.v:104]
INFO: [Synth 8-6157] synthesizing module 'Instr_Mem' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Instr_Mem.v:24]
INFO: [Synth 8-6157] synthesizing module 'MEM' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/MEM.v:24]
INFO: [Synth 8-6155] done synthesizing module 'MEM' (12#1) [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/MEM.v:24]
INFO: [Synth 8-6157] synthesizing module 'MEM_WB' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/MEM_WB.v:24]
INFO: [Synth 8-6155] done synthesizing module 'MEM_WB' (13#1) [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/MEM_WB.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Instr_Mem' (14#1) [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Instr_Mem.v:24]
INFO: [Synth 8-6157] synthesizing module 'Instr_WB' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Instr_WB.v:24]
INFO: [Synth 8-6157] synthesizing module 'WB' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/WB.v:24]
INFO: [Synth 8-6155] done synthesizing module 'WB' (15#1) [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/WB.v:24]
INFO: [Synth 8-6157] synthesizing module 'WB_Reg' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/WB_Reg.v:24]
INFO: [Synth 8-6155] done synthesizing module 'WB_Reg' (16#1) [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/WB_Reg.v:24]
INFO: [Synth 8-6157] synthesizing module 'HILO' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/HILO.v:24]
INFO: [Synth 8-6155] done synthesizing module 'HILO' (17#1) [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/HILO.v:24]
INFO: [Synth 8-6155] done synthesizing module 'Instr_WB' (18#1) [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Instr_WB.v:24]
WARNING: [Synth 8-689] width (32) of port connection 'i_we_lo' does not match port width (1) of module 'Instr_WB' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Pipeline.v:119]
WARNING: [Synth 8-689] width (1) of port connection 'i_lo_data' does not match port width (32) of module 'Instr_WB' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Pipeline.v:120]
WARNING: [Synth 8-3848] Net WF_write_reg_ce in module/entity Pipeline does not have driver. [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Pipeline.v:32]
WARNING: [Synth 8-3848] Net EM_write_ce in module/entity Pipeline does not have driver. [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Pipeline.v:47]
WARNING: [Synth 8-3848] Net EM_write_addr in module/entity Pipeline does not have driver. [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Pipeline.v:48]
WARNING: [Synth 8-3848] Net EM_write_data in module/entity Pipeline does not have driver. [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Pipeline.v:49]
WARNING: [Synth 8-3848] Net ME_hi_data in module/entity Pipeline does not have driver. [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Pipeline.v:72]
INFO: [Synth 8-6155] done synthesizing module 'Pipeline' (19#1) [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Pipeline.v:24]
WARNING: [Synth 8-3331] design HILO has unconnected port reset
WARNING: [Synth 8-3331] design WB_Reg has unconnected port reset
WARNING: [Synth 8-3331] design WB_Reg has unconnected port clk
WARNING: [Synth 8-3331] design WB has unconnected port reset
WARNING: [Synth 8-3331] design MEM_WB has unconnected port reset
WARNING: [Synth 8-3331] design MEM has unconnected port reset
WARNING: [Synth 8-3331] design EX_MEM has unconnected port reset
WARNING: [Synth 8-3331] design EX has unconnected port reset
WARNING: [Synth 8-3331] design ID_EX has unconnected port reset
WARNING: [Synth 8-3331] design Regiters has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 471.324 ; gain = 157.582
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin Instr_Decode0:i_write_reg_ce to constant 0 [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Pipeline.v:91]
WARNING: [Synth 8-3295] tying undriven pin Instr_Execute0:mem_hi_data[0] to constant 0 [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Pipeline.v:100]
WARNING: [Synth 8-3295] tying undriven pin Instr_Execute0:mem_lo_data[4] to constant 0 [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Pipeline.v:100]
WARNING: [Synth 8-3295] tying undriven pin Instr_Execute0:mem_lo_data[3] to constant 0 [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Pipeline.v:100]
WARNING: [Synth 8-3295] tying undriven pin Instr_Execute0:mem_lo_data[2] to constant 0 [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Pipeline.v:100]
WARNING: [Synth 8-3295] tying undriven pin Instr_Execute0:mem_lo_data[1] to constant 0 [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Pipeline.v:100]
WARNING: [Synth 8-3295] tying undriven pin Instr_Execute0:mem_lo_data[0] to constant 0 [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Pipeline.v:100]
WARNING: [Synth 8-3295] tying undriven pin Instr_Execute0:mem_wb_hi to constant 0 [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Pipeline.v:100]
WARNING: [Synth 8-3295] tying undriven pin Instr_Execute0:mem_wb_lo to constant 0 [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Pipeline.v:100]
WARNING: [Synth 8-3295] tying undriven pin Instr_Mem0:i_write_reg_ce to constant 0 [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Pipeline.v:109]
WARNING: [Synth 8-3295] tying undriven pin Instr_Mem0:i_write_reg_addr[4] to constant 0 [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Pipeline.v:109]
WARNING: [Synth 8-3295] tying undriven pin Instr_Mem0:i_write_reg_addr[3] to constant 0 [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Pipeline.v:109]
WARNING: [Synth 8-3295] tying undriven pin Instr_Mem0:i_write_reg_addr[2] to constant 0 [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Pipeline.v:109]
WARNING: [Synth 8-3295] tying undriven pin Instr_Mem0:i_write_reg_addr[1] to constant 0 [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Pipeline.v:109]
WARNING: [Synth 8-3295] tying undriven pin Instr_Mem0:i_write_reg_addr[0] to constant 0 [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Pipeline.v:109]
WARNING: [Synth 8-3295] tying undriven pin Instr_Mem0:i_write_reg_data[31] to constant 0 [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Pipeline.v:109]
WARNING: [Synth 8-3295] tying undriven pin Instr_Mem0:i_write_reg_data[30] to constant 0 [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Pipeline.v:109]
WARNING: [Synth 8-3295] tying undriven pin Instr_Mem0:i_write_reg_data[29] to constant 0 [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Pipeline.v:109]
WARNING: [Synth 8-3295] tying undriven pin Instr_Mem0:i_write_reg_data[28] to constant 0 [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Pipeline.v:109]
WARNING: [Synth 8-3295] tying undriven pin Instr_Mem0:i_write_reg_data[27] to constant 0 [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Pipeline.v:109]
WARNING: [Synth 8-3295] tying undriven pin Instr_Mem0:i_write_reg_data[26] to constant 0 [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Pipeline.v:109]
WARNING: [Synth 8-3295] tying undriven pin Instr_Mem0:i_write_reg_data[25] to constant 0 [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Pipeline.v:109]
WARNING: [Synth 8-3295] tying undriven pin Instr_Mem0:i_write_reg_data[24] to constant 0 [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Pipeline.v:109]
WARNING: [Synth 8-3295] tying undriven pin Instr_Mem0:i_write_reg_data[23] to constant 0 [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Pipeline.v:109]
WARNING: [Synth 8-3295] tying undriven pin Instr_Mem0:i_write_reg_data[22] to constant 0 [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Pipeline.v:109]
WARNING: [Synth 8-3295] tying undriven pin Instr_Mem0:i_write_reg_data[21] to constant 0 [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Pipeline.v:109]
WARNING: [Synth 8-3295] tying undriven pin Instr_Mem0:i_write_reg_data[20] to constant 0 [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Pipeline.v:109]
WARNING: [Synth 8-3295] tying undriven pin Instr_Mem0:i_write_reg_data[19] to constant 0 [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Pipeline.v:109]
WARNING: [Synth 8-3295] tying undriven pin Instr_Mem0:i_write_reg_data[18] to constant 0 [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Pipeline.v:109]
WARNING: [Synth 8-3295] tying undriven pin Instr_Mem0:i_write_reg_data[17] to constant 0 [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Pipeline.v:109]
WARNING: [Synth 8-3295] tying undriven pin Instr_Mem0:i_write_reg_data[16] to constant 0 [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Pipeline.v:109]
WARNING: [Synth 8-3295] tying undriven pin Instr_Mem0:i_write_reg_data[15] to constant 0 [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Pipeline.v:109]
WARNING: [Synth 8-3295] tying undriven pin Instr_Mem0:i_write_reg_data[14] to constant 0 [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Pipeline.v:109]
WARNING: [Synth 8-3295] tying undriven pin Instr_Mem0:i_write_reg_data[13] to constant 0 [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Pipeline.v:109]
WARNING: [Synth 8-3295] tying undriven pin Instr_Mem0:i_write_reg_data[12] to constant 0 [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Pipeline.v:109]
WARNING: [Synth 8-3295] tying undriven pin Instr_Mem0:i_write_reg_data[11] to constant 0 [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Pipeline.v:109]
WARNING: [Synth 8-3295] tying undriven pin Instr_Mem0:i_write_reg_data[10] to constant 0 [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Pipeline.v:109]
WARNING: [Synth 8-3295] tying undriven pin Instr_Mem0:i_write_reg_data[9] to constant 0 [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Pipeline.v:109]
WARNING: [Synth 8-3295] tying undriven pin Instr_Mem0:i_write_reg_data[8] to constant 0 [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Pipeline.v:109]
WARNING: [Synth 8-3295] tying undriven pin Instr_Mem0:i_write_reg_data[7] to constant 0 [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Pipeline.v:109]
WARNING: [Synth 8-3295] tying undriven pin Instr_Mem0:i_write_reg_data[6] to constant 0 [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Pipeline.v:109]
WARNING: [Synth 8-3295] tying undriven pin Instr_Mem0:i_write_reg_data[5] to constant 0 [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Pipeline.v:109]
WARNING: [Synth 8-3295] tying undriven pin Instr_Mem0:i_write_reg_data[4] to constant 0 [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Pipeline.v:109]
WARNING: [Synth 8-3295] tying undriven pin Instr_Mem0:i_write_reg_data[3] to constant 0 [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Pipeline.v:109]
WARNING: [Synth 8-3295] tying undriven pin Instr_Mem0:i_write_reg_data[2] to constant 0 [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Pipeline.v:109]
WARNING: [Synth 8-3295] tying undriven pin Instr_Mem0:i_write_reg_data[1] to constant 0 [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Pipeline.v:109]
WARNING: [Synth 8-3295] tying undriven pin Instr_Mem0:i_write_reg_data[0] to constant 0 [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Pipeline.v:109]
WARNING: [Synth 8-3295] tying undriven pin Instr_WB0:i_lo_data[0] to constant 0 [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Pipeline.v:116]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 471.324 ; gain = 157.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 471.324 ; gain = 157.582
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a50tcpg236-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/constrs_1/new/Instr_Execute.xdc]
Finished Parsing XDC File [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/constrs_1/new/Instr_Execute.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/constrs_1/new/Instr_Execute.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Pipeline_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Pipeline_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 807.258 ; gain = 1.113
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 807.258 ; gain = 493.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a50tcpg236-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 807.258 ; gain = 493.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 807.258 ; gain = 493.516
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "rom" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "write_reg_ce" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "write_reg_ce" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "op_type" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sub_op_type" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Regsiter_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Regsiter_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Regsiter_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Regsiter_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Regsiter_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Regsiter_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Regsiter_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Regsiter_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Regsiter_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Regsiter_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Regsiter_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Regsiter_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Regsiter_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Regsiter_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Regsiter_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Regsiter_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Regsiter_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Regsiter_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Regsiter_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Regsiter_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Regsiter_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Regsiter_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Regsiter_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Regsiter_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Regsiter_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Regsiter_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Regsiter_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Regsiter_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Regsiter_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Regsiter_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Regsiter_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Regsiter_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "re_log" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "re_log1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "re_sft" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "re_sft1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "re_mov" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_hi_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "o_lo_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "write_data0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'Instr_reg' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/ROM.v:50]
WARNING: [Synth 8-327] inferring latch for variable 'read_reg_ce1_reg' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Decoder.v:79]
WARNING: [Synth 8-327] inferring latch for variable 'read_reg_ce2_reg' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Decoder.v:80]
WARNING: [Synth 8-327] inferring latch for variable 'write_reg_ce_reg' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Decoder.v:81]
WARNING: [Synth 8-327] inferring latch for variable 'read_reg_addr1_reg' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Decoder.v:76]
WARNING: [Synth 8-327] inferring latch for variable 'read_reg_addr2_reg' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Decoder.v:77]
WARNING: [Synth 8-327] inferring latch for variable 'write_reg_addr_reg' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Decoder.v:78]
WARNING: [Synth 8-327] inferring latch for variable 'op_type_reg' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Decoder.v:82]
WARNING: [Synth 8-327] inferring latch for variable 'sub_op_type_reg' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Decoder.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'operand1_reg' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Decoder.v:84]
WARNING: [Synth 8-327] inferring latch for variable 'operand2_reg' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Decoder.v:85]
WARNING: [Synth 8-327] inferring latch for variable 'we_hi_reg' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Decoder.v:88]
WARNING: [Synth 8-327] inferring latch for variable 'we_ol_reg' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Decoder.v:89]
WARNING: [Synth 8-327] inferring latch for variable 'wb_ex_reg' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Decoder.v:86]
WARNING: [Synth 8-327] inferring latch for variable 'Regsiter_reg[31]' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Regiters.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Regsiter_reg[30]' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Regiters.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Regsiter_reg[29]' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Regiters.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Regsiter_reg[28]' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Regiters.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Regsiter_reg[27]' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Regiters.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Regsiter_reg[26]' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Regiters.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Regsiter_reg[25]' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Regiters.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Regsiter_reg[24]' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Regiters.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Regsiter_reg[23]' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Regiters.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Regsiter_reg[22]' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Regiters.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Regsiter_reg[21]' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Regiters.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Regsiter_reg[20]' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Regiters.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Regsiter_reg[19]' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Regiters.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Regsiter_reg[18]' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Regiters.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Regsiter_reg[17]' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Regiters.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Regsiter_reg[16]' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Regiters.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Regsiter_reg[15]' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Regiters.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Regsiter_reg[14]' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Regiters.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Regsiter_reg[13]' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Regiters.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Regsiter_reg[12]' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Regiters.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Regsiter_reg[11]' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Regiters.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Regsiter_reg[10]' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Regiters.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Regsiter_reg[9]' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Regiters.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Regsiter_reg[8]' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Regiters.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Regsiter_reg[7]' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Regiters.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Regsiter_reg[6]' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Regiters.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Regsiter_reg[5]' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Regiters.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Regsiter_reg[4]' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Regiters.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Regsiter_reg[3]' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Regiters.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Regsiter_reg[2]' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Regiters.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Regsiter_reg[1]' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Regiters.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Regsiter_reg[0]' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/Regiters.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'o_hi_data_reg' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/EX.v:181]
WARNING: [Synth 8-327] inferring latch for variable 'o_lo_data_reg' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/EX.v:196]
WARNING: [Synth 8-327] inferring latch for variable 're_mov_reg' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/EX.v:162]
WARNING: [Synth 8-327] inferring latch for variable 're_sft_reg' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/EX.v:122]
WARNING: [Synth 8-327] inferring latch for variable 're_log_reg' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/EX.v:92]
WARNING: [Synth 8-327] inferring latch for variable 'HI_reg' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/HILO.v:39]
WARNING: [Synth 8-327] inferring latch for variable 'LO_reg' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/HILO.v:43]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 807.258 ; gain = 493.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 9     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	  18 Input     32 Bit        Muxes := 1     
	  11 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 40    
	   6 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 4     
	   7 Input     32 Bit        Muxes := 1     
	  10 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 18    
	   6 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 12    
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 27    
	   4 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 4     
	  10 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 18    
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 8     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 78    
	   4 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 9     
	   7 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PC_reg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ROM 
Detailed RTL Component Info : 
+---Muxes : 
	  18 Input     32 Bit        Muxes := 1     
Module Fetch_Decode 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module Decoder 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 30    
	   6 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 18    
	   6 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 12    
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 27    
	   4 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 4     
	  10 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 18    
	   6 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 8     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 44    
	   4 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 9     
	   7 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module Regiters 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 32    
Module ID_EX 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
Module EX 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 4     
	   2 Input     32 Bit        Muxes := 4     
	   7 Input     32 Bit        Muxes := 1     
	  10 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module EX_MEM 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module MEM_WB 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'ID_EX0/o_wb_mem_reg' into 'ID_EX0/o_wb_ex_reg' [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/ID_EX.v:61]
WARNING: [Synth 8-6014] Unused sequential element ID_EX0/o_wb_mem_reg was removed.  [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/ID_EX.v:61]
WARNING: [Synth 8-3936] Found unconnected internal register 'Instr_Mem0/MEM_WB0/o_hi_data_reg' and it is trimmed from '32' to '1' bits. [C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.srcs/sources_1/new/MEM_WB.v:53]
WARNING: [Synth 8-3331] design Instr_Execute has unconnected port reset
WARNING: [Synth 8-3331] design Regiters has unconnected port reset
WARNING: [Synth 8-3332] Sequential element (ROM0/Instr_reg[31]) is unused and will be removed from module Instr_Fetch.
WARNING: [Synth 8-3332] Sequential element (ROM0/Instr_reg[30]) is unused and will be removed from module Instr_Fetch.
WARNING: [Synth 8-3332] Sequential element (ROM0/Instr_reg[29]) is unused and will be removed from module Instr_Fetch.
WARNING: [Synth 8-3332] Sequential element (ROM0/Instr_reg[28]) is unused and will be removed from module Instr_Fetch.
WARNING: [Synth 8-3332] Sequential element (ROM0/Instr_reg[27]) is unused and will be removed from module Instr_Fetch.
WARNING: [Synth 8-3332] Sequential element (ROM0/Instr_reg[26]) is unused and will be removed from module Instr_Fetch.
WARNING: [Synth 8-3332] Sequential element (ROM0/Instr_reg[25]) is unused and will be removed from module Instr_Fetch.
WARNING: [Synth 8-3332] Sequential element (ROM0/Instr_reg[24]) is unused and will be removed from module Instr_Fetch.
WARNING: [Synth 8-3332] Sequential element (ROM0/Instr_reg[23]) is unused and will be removed from module Instr_Fetch.
WARNING: [Synth 8-3332] Sequential element (ROM0/Instr_reg[22]) is unused and will be removed from module Instr_Fetch.
WARNING: [Synth 8-3332] Sequential element (ROM0/Instr_reg[21]) is unused and will be removed from module Instr_Fetch.
WARNING: [Synth 8-3332] Sequential element (ROM0/Instr_reg[20]) is unused and will be removed from module Instr_Fetch.
WARNING: [Synth 8-3332] Sequential element (ROM0/Instr_reg[19]) is unused and will be removed from module Instr_Fetch.
WARNING: [Synth 8-3332] Sequential element (ROM0/Instr_reg[18]) is unused and will be removed from module Instr_Fetch.
WARNING: [Synth 8-3332] Sequential element (ROM0/Instr_reg[17]) is unused and will be removed from module Instr_Fetch.
WARNING: [Synth 8-3332] Sequential element (ROM0/Instr_reg[16]) is unused and will be removed from module Instr_Fetch.
WARNING: [Synth 8-3332] Sequential element (ROM0/Instr_reg[15]) is unused and will be removed from module Instr_Fetch.
WARNING: [Synth 8-3332] Sequential element (ROM0/Instr_reg[14]) is unused and will be removed from module Instr_Fetch.
WARNING: [Synth 8-3332] Sequential element (ROM0/Instr_reg[13]) is unused and will be removed from module Instr_Fetch.
WARNING: [Synth 8-3332] Sequential element (ROM0/Instr_reg[12]) is unused and will be removed from module Instr_Fetch.
WARNING: [Synth 8-3332] Sequential element (ROM0/Instr_reg[11]) is unused and will be removed from module Instr_Fetch.
WARNING: [Synth 8-3332] Sequential element (ROM0/Instr_reg[10]) is unused and will be removed from module Instr_Fetch.
WARNING: [Synth 8-3332] Sequential element (ROM0/Instr_reg[9]) is unused and will be removed from module Instr_Fetch.
WARNING: [Synth 8-3332] Sequential element (ROM0/Instr_reg[8]) is unused and will be removed from module Instr_Fetch.
WARNING: [Synth 8-3332] Sequential element (ROM0/Instr_reg[7]) is unused and will be removed from module Instr_Fetch.
WARNING: [Synth 8-3332] Sequential element (ROM0/Instr_reg[6]) is unused and will be removed from module Instr_Fetch.
WARNING: [Synth 8-3332] Sequential element (ROM0/Instr_reg[5]) is unused and will be removed from module Instr_Fetch.
WARNING: [Synth 8-3332] Sequential element (ROM0/Instr_reg[4]) is unused and will be removed from module Instr_Fetch.
WARNING: [Synth 8-3332] Sequential element (ROM0/Instr_reg[3]) is unused and will be removed from module Instr_Fetch.
WARNING: [Synth 8-3332] Sequential element (ROM0/Instr_reg[2]) is unused and will be removed from module Instr_Fetch.
WARNING: [Synth 8-3332] Sequential element (ROM0/Instr_reg[1]) is unused and will be removed from module Instr_Fetch.
WARNING: [Synth 8-3332] Sequential element (ROM0/Instr_reg[0]) is unused and will be removed from module Instr_Fetch.
WARNING: [Synth 8-3332] Sequential element (Fetch_Decode0/o_Instr_reg[31]) is unused and will be removed from module Instr_Fetch.
WARNING: [Synth 8-3332] Sequential element (Fetch_Decode0/o_Instr_reg[30]) is unused and will be removed from module Instr_Fetch.
WARNING: [Synth 8-3332] Sequential element (Fetch_Decode0/o_Instr_reg[29]) is unused and will be removed from module Instr_Fetch.
WARNING: [Synth 8-3332] Sequential element (Fetch_Decode0/o_Instr_reg[28]) is unused and will be removed from module Instr_Fetch.
WARNING: [Synth 8-3332] Sequential element (Fetch_Decode0/o_Instr_reg[27]) is unused and will be removed from module Instr_Fetch.
WARNING: [Synth 8-3332] Sequential element (Fetch_Decode0/o_Instr_reg[26]) is unused and will be removed from module Instr_Fetch.
WARNING: [Synth 8-3332] Sequential element (Fetch_Decode0/o_Instr_reg[25]) is unused and will be removed from module Instr_Fetch.
WARNING: [Synth 8-3332] Sequential element (Fetch_Decode0/o_Instr_reg[24]) is unused and will be removed from module Instr_Fetch.
WARNING: [Synth 8-3332] Sequential element (Fetch_Decode0/o_Instr_reg[23]) is unused and will be removed from module Instr_Fetch.
WARNING: [Synth 8-3332] Sequential element (Fetch_Decode0/o_Instr_reg[22]) is unused and will be removed from module Instr_Fetch.
WARNING: [Synth 8-3332] Sequential element (Fetch_Decode0/o_Instr_reg[21]) is unused and will be removed from module Instr_Fetch.
WARNING: [Synth 8-3332] Sequential element (Fetch_Decode0/o_Instr_reg[20]) is unused and will be removed from module Instr_Fetch.
WARNING: [Synth 8-3332] Sequential element (Fetch_Decode0/o_Instr_reg[19]) is unused and will be removed from module Instr_Fetch.
WARNING: [Synth 8-3332] Sequential element (Fetch_Decode0/o_Instr_reg[18]) is unused and will be removed from module Instr_Fetch.
WARNING: [Synth 8-3332] Sequential element (Fetch_Decode0/o_Instr_reg[17]) is unused and will be removed from module Instr_Fetch.
WARNING: [Synth 8-3332] Sequential element (Fetch_Decode0/o_Instr_reg[16]) is unused and will be removed from module Instr_Fetch.
WARNING: [Synth 8-3332] Sequential element (Fetch_Decode0/o_Instr_reg[15]) is unused and will be removed from module Instr_Fetch.
WARNING: [Synth 8-3332] Sequential element (Fetch_Decode0/o_Instr_reg[14]) is unused and will be removed from module Instr_Fetch.
WARNING: [Synth 8-3332] Sequential element (Fetch_Decode0/o_Instr_reg[13]) is unused and will be removed from module Instr_Fetch.
WARNING: [Synth 8-3332] Sequential element (Fetch_Decode0/o_Instr_reg[12]) is unused and will be removed from module Instr_Fetch.
WARNING: [Synth 8-3332] Sequential element (Fetch_Decode0/o_Instr_reg[11]) is unused and will be removed from module Instr_Fetch.
WARNING: [Synth 8-3332] Sequential element (Fetch_Decode0/o_Instr_reg[10]) is unused and will be removed from module Instr_Fetch.
WARNING: [Synth 8-3332] Sequential element (Fetch_Decode0/o_Instr_reg[9]) is unused and will be removed from module Instr_Fetch.
WARNING: [Synth 8-3332] Sequential element (Fetch_Decode0/o_Instr_reg[8]) is unused and will be removed from module Instr_Fetch.
WARNING: [Synth 8-3332] Sequential element (Fetch_Decode0/o_Instr_reg[7]) is unused and will be removed from module Instr_Fetch.
WARNING: [Synth 8-3332] Sequential element (Fetch_Decode0/o_Instr_reg[6]) is unused and will be removed from module Instr_Fetch.
WARNING: [Synth 8-3332] Sequential element (Fetch_Decode0/o_Instr_reg[5]) is unused and will be removed from module Instr_Fetch.
WARNING: [Synth 8-3332] Sequential element (Fetch_Decode0/o_Instr_reg[4]) is unused and will be removed from module Instr_Fetch.
WARNING: [Synth 8-3332] Sequential element (Fetch_Decode0/o_Instr_reg[3]) is unused and will be removed from module Instr_Fetch.
WARNING: [Synth 8-3332] Sequential element (Fetch_Decode0/o_Instr_reg[2]) is unused and will be removed from module Instr_Fetch.
WARNING: [Synth 8-3332] Sequential element (Fetch_Decode0/o_Instr_reg[1]) is unused and will be removed from module Instr_Fetch.
WARNING: [Synth 8-3332] Sequential element (Fetch_Decode0/o_Instr_reg[0]) is unused and will be removed from module Instr_Fetch.
WARNING: [Synth 8-3332] Sequential element (PC_reg0/CE_reg) is unused and will be removed from module Instr_Fetch.
WARNING: [Synth 8-3332] Sequential element (Decoder0/read_reg_ce1_reg) is unused and will be removed from module Instr_Decode.
WARNING: [Synth 8-3332] Sequential element (Decoder0/read_reg_ce2_reg) is unused and will be removed from module Instr_Decode.
WARNING: [Synth 8-3332] Sequential element (Decoder0/write_reg_ce_reg) is unused and will be removed from module Instr_Decode.
WARNING: [Synth 8-3332] Sequential element (Decoder0/read_reg_addr1_reg[4]) is unused and will be removed from module Instr_Decode.
WARNING: [Synth 8-3332] Sequential element (Decoder0/read_reg_addr1_reg[3]) is unused and will be removed from module Instr_Decode.
WARNING: [Synth 8-3332] Sequential element (Decoder0/read_reg_addr1_reg[2]) is unused and will be removed from module Instr_Decode.
WARNING: [Synth 8-3332] Sequential element (Decoder0/read_reg_addr1_reg[1]) is unused and will be removed from module Instr_Decode.
WARNING: [Synth 8-3332] Sequential element (Decoder0/read_reg_addr1_reg[0]) is unused and will be removed from module Instr_Decode.
WARNING: [Synth 8-3332] Sequential element (read_reg_addr1_reg__0i_0) is unused and will be removed from module Instr_Decode.
WARNING: [Synth 8-3332] Sequential element (read_reg_addr1_reg__0i_1) is unused and will be removed from module Instr_Decode.
WARNING: [Synth 8-3332] Sequential element (read_reg_addr1_reg__0i_2) is unused and will be removed from module Instr_Decode.
WARNING: [Synth 8-3332] Sequential element (read_reg_addr1_reg__0i_3) is unused and will be removed from module Instr_Decode.
WARNING: [Synth 8-3332] Sequential element (read_reg_addr1_reg__0i_4) is unused and will be removed from module Instr_Decode.
WARNING: [Synth 8-3332] Sequential element (Decoder0/read_reg_addr2_reg[4]) is unused and will be removed from module Instr_Decode.
WARNING: [Synth 8-3332] Sequential element (Decoder0/read_reg_addr2_reg[3]) is unused and will be removed from module Instr_Decode.
WARNING: [Synth 8-3332] Sequential element (Decoder0/read_reg_addr2_reg[2]) is unused and will be removed from module Instr_Decode.
WARNING: [Synth 8-3332] Sequential element (Decoder0/read_reg_addr2_reg[1]) is unused and will be removed from module Instr_Decode.
WARNING: [Synth 8-3332] Sequential element (Decoder0/read_reg_addr2_reg[0]) is unused and will be removed from module Instr_Decode.
WARNING: [Synth 8-3332] Sequential element (read_reg_addr2_reg__0i_10) is unused and will be removed from module Instr_Decode.
WARNING: [Synth 8-3332] Sequential element (read_reg_addr2_reg__0i_11) is unused and will be removed from module Instr_Decode.
WARNING: [Synth 8-3332] Sequential element (read_reg_addr2_reg__0i_12) is unused and will be removed from module Instr_Decode.
WARNING: [Synth 8-3332] Sequential element (read_reg_addr2_reg__0i_13) is unused and will be removed from module Instr_Decode.
WARNING: [Synth 8-3332] Sequential element (read_reg_addr2_reg__0i_14) is unused and will be removed from module Instr_Decode.
WARNING: [Synth 8-3332] Sequential element (Decoder0/write_reg_addr_reg[4]) is unused and will be removed from module Instr_Decode.
WARNING: [Synth 8-3332] Sequential element (Decoder0/write_reg_addr_reg[3]) is unused and will be removed from module Instr_Decode.
WARNING: [Synth 8-3332] Sequential element (Decoder0/write_reg_addr_reg[2]) is unused and will be removed from module Instr_Decode.
WARNING: [Synth 8-3332] Sequential element (Decoder0/write_reg_addr_reg[1]) is unused and will be removed from module Instr_Decode.
WARNING: [Synth 8-3332] Sequential element (Decoder0/write_reg_addr_reg[0]) is unused and will be removed from module Instr_Decode.
WARNING: [Synth 8-3332] Sequential element (write_reg_addr_reg__0i_20) is unused and will be removed from module Instr_Decode.
WARNING: [Synth 8-3332] Sequential element (write_reg_addr_reg__0i_21) is unused and will be removed from module Instr_Decode.
WARNING: [Synth 8-3332] Sequential element (write_reg_addr_reg__0i_22) is unused and will be removed from module Instr_Decode.
WARNING: [Synth 8-3332] Sequential element (write_reg_addr_reg__0i_23) is unused and will be removed from module Instr_Decode.
WARNING: [Synth 8-3332] Sequential element (write_reg_addr_reg__0i_24) is unused and will be removed from module Instr_Decode.
WARNING: [Synth 8-3332] Sequential element (Decoder0/op_type_reg[2]) is unused and will be removed from module Instr_Decode.
WARNING: [Synth 8-3332] Sequential element (Decoder0/op_type_reg[1]) is unused and will be removed from module Instr_Decode.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 807.258 ; gain = 493.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 807.258 ; gain = 493.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 807.258 ; gain = 493.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 807.258 ; gain = 493.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 807.258 ; gain = 493.516
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 807.258 ; gain = 493.516
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 807.258 ; gain = 493.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 807.258 ; gain = 493.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 807.258 ; gain = 493.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 807.258 ; gain = 493.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 807.258 ; gain = 493.516
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1915 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 807.258 ; gain = 157.582
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 807.258 ; gain = 493.516
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
97 Infos, 233 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 807.258 ; gain = 506.340
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/q1109/Documents/VivadoProject/MIPS32/MIPS32.runs/synth_1/Pipeline.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Pipeline_utilization_synth.rpt -pb Pipeline_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 807.258 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun May  5 23:19:06 2019...
