

================================================================
== Vitis HLS Report for 'cordiccart2pol'
================================================================
* Date:           Sun Nov  5 18:15:00 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        cordiccart2pol
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.972 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|       43|  10.000 ns|  0.430 us|    2|   44|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                     |                                          |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                       Instance                      |                  Module                  |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_cordiccart2pol_Pipeline_VITIS_LOOP_120_1_fu_165  |cordiccart2pol_Pipeline_VITIS_LOOP_120_1  |       34|       34|  0.340 us|  0.340 us|   34|   34|       no|
        +-----------------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1223|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    1|     151|    431|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     91|    -|
|Register         |        -|    -|     429|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     580|   1745|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------+------------------------------------------+---------+----+-----+-----+-----+
    |                       Instance                      |                  Module                  | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------------+------------------------------------------+---------+----+-----+-----+-----+
    |grp_cordiccart2pol_Pipeline_VITIS_LOOP_120_1_fu_165  |cordiccart2pol_Pipeline_VITIS_LOOP_120_1  |        0|   0|  151|  425|    0|
    |dcmp_64ns_64ns_1_2_no_dsp_1_U7                       |dcmp_64ns_64ns_1_2_no_dsp_1               |        0|   0|    0|    0|    0|
    |mul_18s_16ns_33_1_1_U8                               |mul_18s_16ns_33_1_1                       |        0|   1|    0|    6|    0|
    +-----------------------------------------------------+------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                |                                          |        0|   1|  151|  431|    0|
    +-----------------------------------------------------+------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+-----+------------+------------+
    |add_ln90_1_fu_268_p2     |         +|   0|  0|   25|          18|           7|
    |add_ln90_2_fu_375_p2     |         +|   0|  0|   39|          32|           7|
    |add_ln90_3_fu_413_p2     |         +|   0|  0|   71|          64|          64|
    |add_ln90_4_fu_468_p2     |         +|   0|  0|   11|          11|          11|
    |add_ln90_fu_286_p2       |         +|   0|  0|   39|          32|           7|
    |cur_x_fu_199_p2          |         -|   0|  0|   25|           1|          18|
    |cur_y_fu_543_p2          |         -|   0|  0|   25|           1|          18|
    |sub_ln146_fu_652_p2      |         -|   0|  0|   25|           1|          18|
    |sub_ln90_1_fu_248_p2     |         -|   0|  0|   39|           5|          32|
    |sub_ln90_2_fu_390_p2     |         -|   0|  0|   39|           6|          32|
    |sub_ln90_3_fu_463_p2     |         -|   0|  0|   11|           2|          11|
    |sub_ln90_4_fu_262_p2     |         -|   0|  0|   13|           4|           5|
    |and_ln102_fu_561_p2      |       and|   0|  0|    2|           1|           1|
    |and_ln80_fu_193_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln90_1_fu_347_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln90_2_fu_514_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln90_3_fu_525_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln90_4_fu_603_p2     |       and|   0|  0|    2|           1|           1|
    |and_ln90_5_fu_316_p2     |       and|   0|  0|   18|          18|          18|
    |and_ln90_fu_327_p2       |       and|   0|  0|    2|           1|           1|
    |and_ln96_fu_531_p2       |       and|   0|  0|   18|          18|          18|
    |icmp_ln80_1_fu_187_p2    |      icmp|   0|  0|   25|          18|           1|
    |icmp_ln80_fu_181_p2      |      icmp|   0|  0|   25|          18|          16|
    |icmp_ln90_1_fu_321_p2    |      icmp|   0|  0|   25|          18|           1|
    |icmp_ln90_2_fu_369_p2    |      icmp|   0|  0|   39|          32|           1|
    |icmp_ln90_3_fu_493_p2    |      icmp|   0|  0|   12|          11|           2|
    |icmp_ln90_4_fu_447_p2    |      icmp|   0|  0|   59|          52|           1|
    |icmp_ln90_fu_301_p2      |      icmp|   0|  0|   38|          31|           1|
    |lshr_ln90_2_fu_310_p2    |      lshr|   0|  0|   43|           2|          18|
    |lshr_ln90_fu_384_p2      |      lshr|   0|  0|  182|          64|          64|
    |or_ln102_1_fu_578_p2     |        or|   0|  0|    2|           1|           1|
    |or_ln102_fu_566_p2       |        or|   0|  0|    2|           1|           1|
    |or_ln90_1_fu_510_p2      |        or|   0|  0|    2|           1|           1|
    |or_ln90_2_fu_520_p2      |        or|   0|  0|    2|           1|           1|
    |or_ln90_fu_352_p2        |        or|   0|  0|    2|           1|           1|
    |cur_x_1_fu_618_p3        |    select|   0|  0|   18|           1|          18|
    |cur_y_1_fu_592_p3        |    select|   0|  0|   18|           1|          18|
    |cur_y_2_fu_609_p3        |    select|   0|  0|   18|           1|          18|
    |select_ln90_1_fu_405_p3  |    select|   0|  0|   64|           1|          64|
    |select_ln90_2_fu_456_p3  |    select|   0|  0|   10|           1|          10|
    |select_ln90_3_fu_583_p3  |    select|   0|  0|   17|           1|          17|
    |select_ln90_fu_212_p3    |    select|   0|  0|   18|           1|          18|
    |shl_ln90_fu_399_p2       |       shl|   0|  0|  182|          64|          64|
    |xor_ln102_1_fu_555_p2    |       xor|   0|  0|    2|           1|           2|
    |xor_ln102_fu_572_p2      |       xor|   0|  0|    2|           1|           2|
    |xor_ln90_1_fu_341_p2     |       xor|   0|  0|    2|           1|           2|
    |xor_ln90_fu_598_p2       |       xor|   0|  0|    2|           2|           1|
    +-------------------------+----------+----+---+-----+------------+------------+
    |Total                    |          |   0|  0| 1223|         547|         617|
    +-------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                            |  59|         11|    1|         11|
    |ap_phi_mux_storemerge_phi_fu_157_p4  |   9|          2|   18|         36|
    |r                                    |  14|          3|   18|         54|
    |storemerge_reg_153                   |   9|          2|   18|         36|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                |  91|         18|   55|        137|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------+----+----+-----+-----------+
    |                               Name                               | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------+----+----+-----+-----------+
    |LD_reg_772                                                        |  64|   0|   64|          0|
    |and_ln80_reg_693                                                  |   1|   0|    1|          0|
    |and_ln90_3_reg_787                                                |   1|   0|    1|          0|
    |ap_CS_fsm                                                         |  10|   0|   10|          0|
    |bit_select30_i_i_reg_727                                          |   1|   0|    1|          0|
    |cur_x_1_reg_804                                                   |  18|   0|   18|          0|
    |cur_x_reg_697                                                     |  18|   0|   18|          0|
    |cur_y_2_reg_799                                                   |  18|   0|   18|          0|
    |grp_cordiccart2pol_Pipeline_VITIS_LOOP_120_1_fu_165_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln80_1_reg_688                                               |   1|   0|    1|          0|
    |icmp_ln90_2_reg_742                                               |   1|   0|    1|          0|
    |icmp_ln90_3_reg_777                                               |   1|   0|    1|          0|
    |icmp_ln90_4_reg_767                                               |   1|   0|    1|          0|
    |lshr_ln90_1_reg_757                                               |  63|   0|   63|          0|
    |lshr_ln90_reg_747                                                 |  64|   0|   64|          0|
    |or_ln_reg_737                                                     |   1|   0|    2|          1|
    |select_ln90_3_reg_794                                             |  15|   0|   17|          2|
    |select_ln90_reg_709                                               |  18|   0|   18|          0|
    |shl_ln90_reg_752                                                  |  64|   0|   64|          0|
    |storemerge_reg_153                                                |  18|   0|   18|          0|
    |sub_ln90_1_reg_715                                                |  32|   0|   32|          0|
    |sub_ln90_4_reg_722                                                |   5|   0|    5|          0|
    |tmp_6_reg_703                                                     |   1|   0|    1|          0|
    |tmp_9_reg_762                                                     |   1|   0|    1|          0|
    |trunc_ln90_2_reg_732                                              |  11|   0|   11|          0|
    +------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                             | 429|   0|  432|          3|
    +------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+--------------+-----+-----+------------+----------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  cordiccart2pol|  return value|
|x             |   in|   18|     ap_none|               x|        scalar|
|y             |   in|   18|     ap_none|               y|        scalar|
|r             |  out|   18|      ap_vld|               r|       pointer|
|r_ap_vld      |  out|    1|      ap_vld|               r|       pointer|
|theta         |  out|   18|      ap_vld|           theta|       pointer|
|theta_ap_vld  |  out|    1|      ap_vld|           theta|       pointer|
+--------------+-----+-----+------------+----------------+--------------+

