Analysis & Synthesis report for DE2_CCD
Mon Apr 17 17:38:57 2017
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |DE2_CCD|I2C_CCD_Config:u7|mSetup_ST
 10. Registers Protected by Synthesis
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2
 17. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component
 18. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated
 19. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p
 20. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p
 21. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram
 22. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp
 23. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp
 24. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp
 25. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
 26. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp
 27. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp
 28. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp
 29. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16
 30. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component
 31. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated
 32. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p
 33. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p
 34. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram
 35. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp
 36. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp
 37. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp
 38. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
 39. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp
 40. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp
 41. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp
 42. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16
 43. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component
 44. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated
 45. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p
 46. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p
 47. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram
 48. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp
 49. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp
 50. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp
 51. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
 52. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp
 53. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp
 54. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp
 55. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16
 56. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component
 57. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated
 58. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p
 59. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p
 60. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram
 61. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp
 62. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp
 63. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp
 64. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13
 65. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp
 66. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp
 67. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp
 68. Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16
 69. Source assignments for Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated
 70. Source assignments for Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated
 71. Source assignments for Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated
 72. Parameter Settings for User Entity Instance: VGA_Controller:u1
 73. Parameter Settings for User Entity Instance: RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component
 74. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6
 75. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component
 76. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|control_interface:control1
 77. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|command:command1
 78. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|sdr_data_path:data_path1
 79. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component
 80. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component
 81. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component
 82. Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component
 83. Parameter Settings for User Entity Instance: I2C_CCD_Config:u7
 84. Parameter Settings for User Entity Instance: Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component
 85. Parameter Settings for User Entity Instance: Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component
 86. Parameter Settings for User Entity Instance: Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component
 87. altshift_taps Parameter Settings by Entity Instance
 88. altpll Parameter Settings by Entity Instance
 89. dcfifo Parameter Settings by Entity Instance
 90. altsyncram Parameter Settings by Entity Instance
 91. Port Connectivity Checks: "Mirror_Col:u8|Stack_RAM:comb_130"
 92. Port Connectivity Checks: "Mirror_Col:u8|Stack_RAM:comb_96"
 93. Port Connectivity Checks: "Mirror_Col:u8|Stack_RAM:comb_62"
 94. Port Connectivity Checks: "I2C_CCD_Config:u7|I2C_Controller:u0"
 95. Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2"
 96. Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1"
 97. Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2"
 98. Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1"
 99. Port Connectivity Checks: "Sdram_Control_4Port:u6|sdr_data_path:data_path1"
100. Port Connectivity Checks: "Sdram_Control_4Port:u6|control_interface:control1"
101. Port Connectivity Checks: "Sdram_Control_4Port:u6"
102. Port Connectivity Checks: "RAW2RGB:u4|Line_Buffer:u0"
103. Port Connectivity Checks: "VGA_Controller:u1"
104. Post-Synthesis Netlist Statistics for Top Partition
105. Elapsed Time Per Partition
106. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Apr 17 17:38:57 2017       ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; DE2_CCD                                     ;
; Top-level Entity Name              ; DE2_CCD                                     ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,471                                       ;
;     Total combinational functions  ; 1,117                                       ;
;     Dedicated logic registers      ; 956                                         ;
; Total registers                    ; 956                                         ;
; Total pins                         ; 294                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 61,144                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; DE2_CCD            ; DE2_CCD            ;
; Family name                                                                ; Cyclone IV E       ; Stratix            ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; Off                ; Off                ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                ;
+-------------------------------------------+-----------------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path          ; Used in Netlist ; File Type                         ; File Name with Absolute Path                                                                                              ; Library ;
+-------------------------------------------+-----------------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------+
; VGA_Param.h                               ; yes             ; User File                         ; C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/VGA_Param.h                               ;         ;
; VGA_Controller.v                          ; yes             ; User Verilog HDL File             ; C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/VGA_Controller.v                          ;         ;
; DE2_CCD.v                                 ; yes             ; User Verilog HDL File             ; C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v                                 ;         ;
; I2C_CCD_Config.v                          ; yes             ; User Verilog HDL File             ; C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/I2C_CCD_Config.v                          ;         ;
; I2C_Controller.v                          ; yes             ; User Verilog HDL File             ; C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/I2C_Controller.v                          ;         ;
; Line_Buffer.v                             ; yes             ; User Wizard-Generated File        ; C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Line_Buffer.v                             ;         ;
; Reset_Delay.v                             ; yes             ; User Verilog HDL File             ; C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Reset_Delay.v                             ;         ;
; SEG7_LUT.v                                ; yes             ; User Verilog HDL File             ; C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/SEG7_LUT.v                                ;         ;
; SEG7_LUT_8.v                              ; yes             ; User Verilog HDL File             ; C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/SEG7_LUT_8.v                              ;         ;
; Sdram_Control_4Port/command.v             ; yes             ; User Verilog HDL File             ; C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/command.v             ;         ;
; Sdram_Control_4Port/control_interface.v   ; yes             ; User Verilog HDL File             ; C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/control_interface.v   ;         ;
; Sdram_Control_4Port/sdr_data_path.v       ; yes             ; User Verilog HDL File             ; C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/sdr_data_path.v       ;         ;
; Sdram_Control_4Port/Sdram_Control_4Port.v ; yes             ; User Verilog HDL File             ; C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v ;         ;
; Sdram_Control_4Port/Sdram_FIFO.v          ; yes             ; User Wizard-Generated File        ; C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_FIFO.v          ;         ;
; Sdram_Control_4Port/Sdram_PLL.v           ; yes             ; User Wizard-Generated File        ; C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_PLL.v           ;         ;
; RAW2RGB.v                                 ; yes             ; User Verilog HDL File             ; C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/RAW2RGB.v                                 ;         ;
; CCD_Capture.v                             ; yes             ; User Verilog HDL File             ; C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/CCD_Capture.v                             ;         ;
; Mirror_Col.v                              ; yes             ; User Verilog HDL File             ; C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Mirror_Col.v                              ;         ;
; sdram_control_4port/sdram_params.h        ; yes             ; Auto-Found File                   ; C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/sdram_control_4port/sdram_params.h        ;         ;
; altshift_taps.tdf                         ; yes             ; Megafunction                      ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altshift_taps.tdf                                                  ;         ;
; altdpram.inc                              ; yes             ; Megafunction                      ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altdpram.inc                                                       ;         ;
; lpm_counter.inc                           ; yes             ; Megafunction                      ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_counter.inc                                                    ;         ;
; lpm_compare.inc                           ; yes             ; Megafunction                      ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_compare.inc                                                    ;         ;
; lpm_constant.inc                          ; yes             ; Megafunction                      ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_constant.inc                                                   ;         ;
; db/shift_taps_2pn.tdf                     ; yes             ; Auto-Generated Megafunction       ; C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/db/shift_taps_2pn.tdf                     ;         ;
; db/altsyncram_mq81.tdf                    ; yes             ; Auto-Generated Megafunction       ; C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/db/altsyncram_mq81.tdf                    ;         ;
; db/cntr_lvf.tdf                           ; yes             ; Auto-Generated Megafunction       ; C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/db/cntr_lvf.tdf                           ;         ;
; db/cmpr_8ic.tdf                           ; yes             ; Auto-Generated Megafunction       ; C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/db/cmpr_8ic.tdf                           ;         ;
; altpll.tdf                                ; yes             ; Megafunction                      ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altpll.tdf                                                         ;         ;
; aglobal161.inc                            ; yes             ; Megafunction                      ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc                                                     ;         ;
; stratix_pll.inc                           ; yes             ; Megafunction                      ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_pll.inc                                                    ;         ;
; stratixii_pll.inc                         ; yes             ; Megafunction                      ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                  ;         ;
; cycloneii_pll.inc                         ; yes             ; Megafunction                      ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                  ;         ;
; dcfifo.tdf                                ; yes             ; Megafunction                      ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/dcfifo.tdf                                                         ;         ;
; lpm_add_sub.inc                           ; yes             ; Megafunction                      ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                    ;         ;
; a_graycounter.inc                         ; yes             ; Megafunction                      ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_graycounter.inc                                                  ;         ;
; a_fefifo.inc                              ; yes             ; Megafunction                      ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_fefifo.inc                                                       ;         ;
; a_gray2bin.inc                            ; yes             ; Megafunction                      ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_gray2bin.inc                                                     ;         ;
; dffpipe.inc                               ; yes             ; Megafunction                      ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/dffpipe.inc                                                        ;         ;
; alt_sync_fifo.inc                         ; yes             ; Megafunction                      ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/alt_sync_fifo.inc                                                  ;         ;
; altsyncram_fifo.inc                       ; yes             ; Megafunction                      ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram_fifo.inc                                                ;         ;
; db/dcfifo_87o1.tdf                        ; yes             ; Auto-Generated Megafunction       ; C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/db/dcfifo_87o1.tdf                        ;         ;
; db/a_gray2bin_6ib.tdf                     ; yes             ; Auto-Generated Megafunction       ; C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/db/a_gray2bin_6ib.tdf                     ;         ;
; db/a_graycounter_577.tdf                  ; yes             ; Auto-Generated Megafunction       ; C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/db/a_graycounter_577.tdf                  ;         ;
; db/a_graycounter_1lc.tdf                  ; yes             ; Auto-Generated Megafunction       ; C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/db/a_graycounter_1lc.tdf                  ;         ;
; db/altsyncram_gr81.tdf                    ; yes             ; Auto-Generated Megafunction       ; C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/db/altsyncram_gr81.tdf                    ;         ;
; db/dffpipe_oe9.tdf                        ; yes             ; Auto-Generated Megafunction       ; C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/db/dffpipe_oe9.tdf                        ;         ;
; db/alt_synch_pipe_8pl.tdf                 ; yes             ; Auto-Generated Megafunction       ; C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/db/alt_synch_pipe_8pl.tdf                 ;         ;
; db/dffpipe_pe9.tdf                        ; yes             ; Auto-Generated Megafunction       ; C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/db/dffpipe_pe9.tdf                        ;         ;
; db/alt_synch_pipe_9pl.tdf                 ; yes             ; Auto-Generated Megafunction       ; C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/db/alt_synch_pipe_9pl.tdf                 ;         ;
; db/dffpipe_qe9.tdf                        ; yes             ; Auto-Generated Megafunction       ; C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/db/dffpipe_qe9.tdf                        ;         ;
; db/cmpr_n76.tdf                           ; yes             ; Auto-Generated Megafunction       ; C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/db/cmpr_n76.tdf                           ;         ;
; stack_ram.v                               ; yes             ; Auto-Found Wizard-Generated File  ; C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/stack_ram.v                               ;         ;
; altsyncram.tdf                            ; yes             ; Megafunction                      ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf                                                     ;         ;
; stratix_ram_block.inc                     ; yes             ; Megafunction                      ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                              ;         ;
; lpm_mux.inc                               ; yes             ; Megafunction                      ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.inc                                                        ;         ;
; lpm_decode.inc                            ; yes             ; Megafunction                      ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_decode.inc                                                     ;         ;
; a_rdenreg.inc                             ; yes             ; Megafunction                      ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                      ;         ;
; altrom.inc                                ; yes             ; Megafunction                      ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altrom.inc                                                         ;         ;
; altram.inc                                ; yes             ; Megafunction                      ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altram.inc                                                         ;         ;
; db/altsyncram_rgn1.tdf                    ; yes             ; Auto-Generated Megafunction       ; C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/db/altsyncram_rgn1.tdf                    ;         ;
+-------------------------------------------+-----------------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                             ;
+---------------------------------------------+---------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                     ;
+---------------------------------------------+---------------------------------------------------------------------------+
; Estimated Total logic elements              ; 1,471                                                                     ;
;                                             ;                                                                           ;
; Total combinational functions               ; 1117                                                                      ;
; Logic element usage by number of LUT inputs ;                                                                           ;
;     -- 4 input functions                    ; 536                                                                       ;
;     -- 3 input functions                    ; 216                                                                       ;
;     -- <=2 input functions                  ; 365                                                                       ;
;                                             ;                                                                           ;
; Logic elements by mode                      ;                                                                           ;
;     -- normal mode                          ; 851                                                                       ;
;     -- arithmetic mode                      ; 266                                                                       ;
;                                             ;                                                                           ;
; Total registers                             ; 956                                                                       ;
;     -- Dedicated logic registers            ; 956                                                                       ;
;     -- I/O registers                        ; 0                                                                         ;
;                                             ;                                                                           ;
; I/O pins                                    ; 294                                                                       ;
; Total memory bits                           ; 61144                                                                     ;
;                                             ;                                                                           ;
; Embedded Multiplier 9-bit elements          ; 0                                                                         ;
;                                             ;                                                                           ;
; Total PLLs                                  ; 1                                                                         ;
;     -- PLLs                                 ; 1                                                                         ;
;                                             ;                                                                           ;
; Maximum fan-out node                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;
; Maximum fan-out                             ; 527                                                                       ;
; Total fan-out                               ; 8910                                                                      ;
; Average fan-out                             ; 3.16                                                                      ;
+---------------------------------------------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                       ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                        ; Entity Name         ; Library Name ;
+--------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |DE2_CCD                                         ; 1117 (2)            ; 956 (13)                  ; 61144       ; 0            ; 0       ; 0         ; 294  ; 0            ; |DE2_CCD                                                                                                                                                   ; DE2_CCD             ; work         ;
;    |CCD_Capture:u3|                              ; 63 (63)             ; 66 (66)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|CCD_Capture:u3                                                                                                                                    ; CCD_Capture         ; work         ;
;    |I2C_CCD_Config:u7|                           ; 118 (72)            ; 67 (41)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|I2C_CCD_Config:u7                                                                                                                                 ; I2C_CCD_Config      ; work         ;
;       |I2C_Controller:u0|                        ; 46 (46)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|I2C_CCD_Config:u7|I2C_Controller:u0                                                                                                               ; I2C_Controller      ; work         ;
;    |Mirror_Col:u8|                               ; 20 (20)             ; 11 (11)                   ; 19200       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Mirror_Col:u8                                                                                                                                     ; Mirror_Col          ; work         ;
;       |Stack_RAM:comb_130|                       ; 0 (0)               ; 0 (0)                     ; 6400        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Mirror_Col:u8|Stack_RAM:comb_130                                                                                                                  ; Stack_RAM           ; work         ;
;          |altsyncram:altsyncram_component|       ; 0 (0)               ; 0 (0)                     ; 6400        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component                                                                                  ; altsyncram          ; work         ;
;             |altsyncram_rgn1:auto_generated|     ; 0 (0)               ; 0 (0)                     ; 6400        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated                                                   ; altsyncram_rgn1     ; work         ;
;       |Stack_RAM:comb_62|                        ; 0 (0)               ; 0 (0)                     ; 6400        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Mirror_Col:u8|Stack_RAM:comb_62                                                                                                                   ; Stack_RAM           ; work         ;
;          |altsyncram:altsyncram_component|       ; 0 (0)               ; 0 (0)                     ; 6400        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component                                                                                   ; altsyncram          ; work         ;
;             |altsyncram_rgn1:auto_generated|     ; 0 (0)               ; 0 (0)                     ; 6400        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated                                                    ; altsyncram_rgn1     ; work         ;
;       |Stack_RAM:comb_96|                        ; 0 (0)               ; 0 (0)                     ; 6400        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Mirror_Col:u8|Stack_RAM:comb_96                                                                                                                   ; Stack_RAM           ; work         ;
;          |altsyncram:altsyncram_component|       ; 0 (0)               ; 0 (0)                     ; 6400        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component                                                                                   ; altsyncram          ; work         ;
;             |altsyncram_rgn1:auto_generated|     ; 0 (0)               ; 0 (0)                     ; 6400        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated                                                    ; altsyncram_rgn1     ; work         ;
;    |RAW2RGB:u4|                                  ; 88 (72)             ; 62 (51)                   ; 25560       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|RAW2RGB:u4                                                                                                                                        ; RAW2RGB             ; work         ;
;       |Line_Buffer:u0|                           ; 16 (0)              ; 11 (0)                    ; 25560       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|RAW2RGB:u4|Line_Buffer:u0                                                                                                                         ; Line_Buffer         ; work         ;
;          |altshift_taps:altshift_taps_component| ; 16 (0)              ; 11 (0)                    ; 25560       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component                                                                                   ; altshift_taps       ; work         ;
;             |shift_taps_2pn:auto_generated|      ; 16 (0)              ; 11 (0)                    ; 25560       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated                                                     ; shift_taps_2pn      ; work         ;
;                |altsyncram_mq81:altsyncram2|     ; 0 (0)               ; 0 (0)                     ; 25560       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2                         ; altsyncram_mq81     ; work         ;
;                |cntr_lvf:cntr1|                  ; 16 (13)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1                                      ; cntr_lvf            ; work         ;
;                   |cmpr_8ic:cmpr4|               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|cmpr_8ic:cmpr4                       ; cmpr_8ic            ; work         ;
;    |Reset_Delay:u2|                              ; 33 (33)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Reset_Delay:u2                                                                                                                                    ; Reset_Delay         ; work         ;
;    |SEG7_LUT_8:u5|                               ; 56 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|SEG7_LUT_8:u5                                                                                                                                     ; SEG7_LUT_8          ; work         ;
;       |SEG7_LUT:u0|                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|SEG7_LUT_8:u5|SEG7_LUT:u0                                                                                                                         ; SEG7_LUT            ; work         ;
;       |SEG7_LUT:u1|                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|SEG7_LUT_8:u5|SEG7_LUT:u1                                                                                                                         ; SEG7_LUT            ; work         ;
;       |SEG7_LUT:u2|                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|SEG7_LUT_8:u5|SEG7_LUT:u2                                                                                                                         ; SEG7_LUT            ; work         ;
;       |SEG7_LUT:u3|                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|SEG7_LUT_8:u5|SEG7_LUT:u3                                                                                                                         ; SEG7_LUT            ; work         ;
;       |SEG7_LUT:u4|                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|SEG7_LUT_8:u5|SEG7_LUT:u4                                                                                                                         ; SEG7_LUT            ; work         ;
;       |SEG7_LUT:u5|                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|SEG7_LUT_8:u5|SEG7_LUT:u5                                                                                                                         ; SEG7_LUT            ; work         ;
;       |SEG7_LUT:u6|                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|SEG7_LUT_8:u5|SEG7_LUT:u6                                                                                                                         ; SEG7_LUT            ; work         ;
;       |SEG7_LUT:u7|                              ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|SEG7_LUT_8:u5|SEG7_LUT:u7                                                                                                                         ; SEG7_LUT            ; work         ;
;    |Sdram_Control_4Port:u6|                      ; 671 (209)           ; 689 (122)                 ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6                                                                                                                            ; Sdram_Control_4Port ; work         ;
;       |Sdram_FIFO:read_fifo1|                    ; 83 (0)              ; 116 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1                                                                                                      ; Sdram_FIFO          ; work         ;
;          |dcfifo:dcfifo_component|               ; 83 (0)              ; 116 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component                                                                              ; dcfifo              ; work         ;
;             |dcfifo_87o1:auto_generated|         ; 83 (13)             ; 116 (30)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated                                                   ; dcfifo_87o1         ; work         ;
;                |a_gray2bin_6ib:wrptr_g_gray2bin| ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin                   ; a_gray2bin_6ib      ; work         ;
;                |a_gray2bin_6ib:ws_dgrp_gray2bin| ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin                   ; a_gray2bin_6ib      ; work         ;
;                |a_graycounter_1lc:wrptr_g1p|     ; 20 (20)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p                       ; a_graycounter_1lc   ; work         ;
;                |a_graycounter_577:rdptr_g1p|     ; 20 (20)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p                       ; a_graycounter_577   ; work         ;
;                |alt_synch_pipe_8pl:rs_dgwp|      ; 0 (0)               ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp                        ; alt_synch_pipe_8pl  ; work         ;
;                   |dffpipe_pe9:dffpipe13|        ; 0 (0)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13  ; dffpipe_pe9         ; work         ;
;                |alt_synch_pipe_9pl:ws_dgrp|      ; 0 (0)               ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp                        ; alt_synch_pipe_9pl  ; work         ;
;                   |dffpipe_qe9:dffpipe16|        ; 0 (0)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16  ; dffpipe_qe9         ; work         ;
;                |cmpr_n76:rdempty_eq_comp|        ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|cmpr_n76:rdempty_eq_comp                          ; cmpr_n76            ; work         ;
;                |cmpr_n76:wrfull_eq_comp|         ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|cmpr_n76:wrfull_eq_comp                           ; cmpr_n76            ; work         ;
;                |dffpipe_oe9:ws_brp|              ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp                                ; dffpipe_oe9         ; work         ;
;                |dffpipe_oe9:ws_bwp|              ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp                                ; dffpipe_oe9         ; work         ;
;       |Sdram_FIFO:read_fifo2|                    ; 84 (0)              ; 116 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2                                                                                                      ; Sdram_FIFO          ; work         ;
;          |dcfifo:dcfifo_component|               ; 84 (0)              ; 116 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component                                                                              ; dcfifo              ; work         ;
;             |dcfifo_87o1:auto_generated|         ; 84 (14)             ; 116 (30)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated                                                   ; dcfifo_87o1         ; work         ;
;                |a_gray2bin_6ib:wrptr_g_gray2bin| ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin                   ; a_gray2bin_6ib      ; work         ;
;                |a_gray2bin_6ib:ws_dgrp_gray2bin| ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin                   ; a_gray2bin_6ib      ; work         ;
;                |a_graycounter_1lc:wrptr_g1p|     ; 20 (20)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p                       ; a_graycounter_1lc   ; work         ;
;                |a_graycounter_577:rdptr_g1p|     ; 20 (20)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p                       ; a_graycounter_577   ; work         ;
;                |alt_synch_pipe_8pl:rs_dgwp|      ; 0 (0)               ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp                        ; alt_synch_pipe_8pl  ; work         ;
;                   |dffpipe_pe9:dffpipe13|        ; 0 (0)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13  ; dffpipe_pe9         ; work         ;
;                |alt_synch_pipe_9pl:ws_dgrp|      ; 0 (0)               ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp                        ; alt_synch_pipe_9pl  ; work         ;
;                   |dffpipe_qe9:dffpipe16|        ; 0 (0)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16  ; dffpipe_qe9         ; work         ;
;                |cmpr_n76:rdempty_eq_comp|        ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|cmpr_n76:rdempty_eq_comp                          ; cmpr_n76            ; work         ;
;                |cmpr_n76:wrfull_eq_comp|         ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|cmpr_n76:wrfull_eq_comp                           ; cmpr_n76            ; work         ;
;                |dffpipe_oe9:ws_brp|              ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp                                ; dffpipe_oe9         ; work         ;
;                |dffpipe_oe9:ws_bwp|              ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp                                ; dffpipe_oe9         ; work         ;
;       |Sdram_FIFO:write_fifo1|                   ; 85 (0)              ; 116 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1                                                                                                     ; Sdram_FIFO          ; work         ;
;          |dcfifo:dcfifo_component|               ; 85 (0)              ; 116 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component                                                                             ; dcfifo              ; work         ;
;             |dcfifo_87o1:auto_generated|         ; 85 (15)             ; 116 (30)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated                                                  ; dcfifo_87o1         ; work         ;
;                |a_gray2bin_6ib:rdptr_g_gray2bin| ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin                  ; a_gray2bin_6ib      ; work         ;
;                |a_gray2bin_6ib:rs_dgwp_gray2bin| ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin                  ; a_gray2bin_6ib      ; work         ;
;                |a_graycounter_1lc:wrptr_g1p|     ; 20 (20)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p                      ; a_graycounter_1lc   ; work         ;
;                |a_graycounter_577:rdptr_g1p|     ; 20 (20)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p                      ; a_graycounter_577   ; work         ;
;                |alt_synch_pipe_8pl:rs_dgwp|      ; 0 (0)               ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp                       ; alt_synch_pipe_8pl  ; work         ;
;                   |dffpipe_pe9:dffpipe13|        ; 0 (0)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13 ; dffpipe_pe9         ; work         ;
;                |alt_synch_pipe_9pl:ws_dgrp|      ; 0 (0)               ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp                       ; alt_synch_pipe_9pl  ; work         ;
;                   |dffpipe_qe9:dffpipe16|        ; 0 (0)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16 ; dffpipe_qe9         ; work         ;
;                |altsyncram_gr81:fifo_ram|        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram                         ; altsyncram_gr81     ; work         ;
;                |cmpr_n76:rdempty_eq_comp|        ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|cmpr_n76:rdempty_eq_comp                         ; cmpr_n76            ; work         ;
;                |cmpr_n76:wrfull_eq_comp|         ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|cmpr_n76:wrfull_eq_comp                          ; cmpr_n76            ; work         ;
;                |dffpipe_oe9:rs_brp|              ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp                               ; dffpipe_oe9         ; work         ;
;                |dffpipe_oe9:rs_bwp|              ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp                               ; dffpipe_oe9         ; work         ;
;       |Sdram_FIFO:write_fifo2|                   ; 85 (0)              ; 116 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2                                                                                                     ; Sdram_FIFO          ; work         ;
;          |dcfifo:dcfifo_component|               ; 85 (0)              ; 116 (0)                   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component                                                                             ; dcfifo              ; work         ;
;             |dcfifo_87o1:auto_generated|         ; 85 (15)             ; 116 (30)                  ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated                                                  ; dcfifo_87o1         ; work         ;
;                |a_gray2bin_6ib:rdptr_g_gray2bin| ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin                  ; a_gray2bin_6ib      ; work         ;
;                |a_gray2bin_6ib:rs_dgwp_gray2bin| ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin                  ; a_gray2bin_6ib      ; work         ;
;                |a_graycounter_1lc:wrptr_g1p|     ; 20 (20)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p                      ; a_graycounter_1lc   ; work         ;
;                |a_graycounter_577:rdptr_g1p|     ; 20 (20)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p                      ; a_graycounter_577   ; work         ;
;                |alt_synch_pipe_8pl:rs_dgwp|      ; 0 (0)               ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp                       ; alt_synch_pipe_8pl  ; work         ;
;                   |dffpipe_pe9:dffpipe13|        ; 0 (0)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13 ; dffpipe_pe9         ; work         ;
;                |alt_synch_pipe_9pl:ws_dgrp|      ; 0 (0)               ; 20 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp                       ; alt_synch_pipe_9pl  ; work         ;
;                   |dffpipe_qe9:dffpipe16|        ; 0 (0)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16 ; dffpipe_qe9         ; work         ;
;                |altsyncram_gr81:fifo_ram|        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram                         ; altsyncram_gr81     ; work         ;
;                |cmpr_n76:rdempty_eq_comp|        ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|cmpr_n76:rdempty_eq_comp                         ; cmpr_n76            ; work         ;
;                |cmpr_n76:wrfull_eq_comp|         ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|cmpr_n76:wrfull_eq_comp                          ; cmpr_n76            ; work         ;
;                |dffpipe_oe9:rs_brp|              ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp                               ; dffpipe_oe9         ; work         ;
;                |dffpipe_oe9:rs_bwp|              ; 0 (0)               ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp                               ; dffpipe_oe9         ; work         ;
;       |Sdram_PLL:sdram_pll1|                     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1                                                                                                       ; Sdram_PLL           ; work         ;
;          |altpll:altpll_component|               ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component                                                                               ; altpll              ; work         ;
;       |command:command1|                         ; 61 (61)             ; 48 (48)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|command:command1                                                                                                           ; command             ; work         ;
;       |control_interface:control1|               ; 64 (64)             ; 55 (55)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|Sdram_Control_4Port:u6|control_interface:control1                                                                                                 ; control_interface   ; work         ;
;    |VGA_Controller:u1|                           ; 66 (66)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_CCD|VGA_Controller:u1                                                                                                                                 ; VGA_Controller      ; work         ;
+--------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                 ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+--------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ALTSYNCRAM                           ; AUTO ; Simple Dual Port ; 640          ; 10           ; 640          ; 10           ; 6400  ; None ;
; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ALTSYNCRAM                            ; AUTO ; Simple Dual Port ; 640          ; 10           ; 640          ; 10           ; 6400  ; None ;
; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated|ALTSYNCRAM                            ; AUTO ; Simple Dual Port ; 640          ; 10           ; 640          ; 10           ; 6400  ; None ;
; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 1278         ; 20           ; 1278         ; 20           ; 25560 ; None ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192  ; None ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192  ; None ;
+--------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |DE2_CCD|I2C_CCD_Config:u7|mSetup_ST              ;
+----------------+----------------+----------------+----------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001 ;
+----------------+----------------+----------------+----------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0              ;
; mSetup_ST.0001 ; 1              ; 0              ; 1              ;
; mSetup_ST.0010 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe18a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1] ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16|dffe17a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe15a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[8]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[9]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[6]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[7]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[4]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[5]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[2]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[3]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[0]  ; yes                                                              ; yes                                        ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13|dffe14a[1]  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 160                                                                                                                   ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+
; Register name                                                                                                                  ; Reason for Removal                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+
; Sdram_Control_4Port:u6|rWR1_LENGTH[8]                                                                                          ; Stuck at VCC due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|rWR1_LENGTH[0..7]                                                                                       ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|rWR2_LENGTH[8]                                                                                          ; Stuck at VCC due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|rWR2_LENGTH[0..7]                                                                                       ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|rRD1_LENGTH[8]                                                                                          ; Stuck at VCC due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|rRD1_LENGTH[0..7]                                                                                       ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|rRD2_LENGTH[8]                                                                                          ; Stuck at VCC due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|rRD2_LENGTH[0..7]                                                                                       ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|mDATAOUT[0..15]                                                                                         ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|command:command1|CKE                                                                                    ; Stuck at VCC due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|CKE                                                                                                     ; Stuck at VCC due to stuck port data_in                                 ;
; I2C_CCD_Config:u7|mI2C_DATA[23]                                                                                                ; Stuck at VCC due to stuck port data_in                                 ;
; I2C_CCD_Config:u7|mI2C_DATA[22]                                                                                                ; Stuck at GND due to stuck port data_in                                 ;
; I2C_CCD_Config:u7|mI2C_DATA[19..21]                                                                                            ; Stuck at VCC due to stuck port data_in                                 ;
; I2C_CCD_Config:u7|mI2C_DATA[18]                                                                                                ; Stuck at GND due to stuck port data_in                                 ;
; I2C_CCD_Config:u7|mI2C_DATA[17]                                                                                                ; Stuck at VCC due to stuck port data_in                                 ;
; I2C_CCD_Config:u7|mI2C_DATA[16]                                                                                                ; Stuck at GND due to stuck port data_in                                 ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SD[23]                                                                                     ; Stuck at VCC due to stuck port data_in                                 ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SD[22]                                                                                     ; Stuck at GND due to stuck port data_in                                 ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SD[19..21]                                                                                 ; Stuck at VCC due to stuck port data_in                                 ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SD[18]                                                                                     ; Stuck at GND due to stuck port data_in                                 ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SD[17]                                                                                     ; Stuck at VCC due to stuck port data_in                                 ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SD[16]                                                                                     ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[9]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[9]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[9]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[9]  ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[9] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[9] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[9] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[9] ; Lost fanout                                                            ;
; Sdram_Control_4Port:u6|rWR1_ADDR[0..6]                                                                                         ; Merged with Sdram_Control_4Port:u6|rWR1_ADDR[7]                        ;
; Sdram_Control_4Port:u6|rWR2_ADDR[0..6]                                                                                         ; Merged with Sdram_Control_4Port:u6|rWR2_ADDR[7]                        ;
; Sdram_Control_4Port:u6|rRD1_ADDR[0..6]                                                                                         ; Merged with Sdram_Control_4Port:u6|rRD1_ADDR[7]                        ;
; Sdram_Control_4Port:u6|rRD2_ADDR[0..6]                                                                                         ; Merged with Sdram_Control_4Port:u6|rRD2_ADDR[7]                        ;
; Sdram_Control_4Port:u6|mLENGTH[0..6]                                                                                           ; Merged with Sdram_Control_4Port:u6|mLENGTH[7]                          ;
; Sdram_Control_4Port:u6|mADDR[0..6]                                                                                             ; Merged with Sdram_Control_4Port:u6|mADDR[7]                            ;
; Sdram_Control_4Port:u6|control_interface:control1|SADDR[0..6]                                                                  ; Merged with Sdram_Control_4Port:u6|control_interface:control1|SADDR[7] ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SD[14,15]                                                                                  ; Merged with I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]                 ;
; I2C_CCD_Config:u7|mI2C_DATA[14,15]                                                                                             ; Merged with I2C_CCD_Config:u7|mI2C_DATA[12]                            ;
; Sdram_Control_4Port:u6|rWR1_ADDR[7]                                                                                            ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|rWR2_ADDR[7]                                                                                            ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|rRD1_ADDR[7]                                                                                            ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|rRD2_ADDR[7]                                                                                            ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|mLENGTH[7]                                                                                              ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|mADDR[7]                                                                                                ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|control_interface:control1|SADDR[7]                                                                     ; Stuck at GND due to stuck port data_in                                 ;
; Sdram_Control_4Port:u6|mLENGTH[8]                                                                                              ; Stuck at VCC due to stuck port data_in                                 ;
; I2C_CCD_Config:u7|mSetup_ST~9                                                                                                  ; Lost fanout                                                            ;
; I2C_CCD_Config:u7|mSetup_ST~10                                                                                                 ; Lost fanout                                                            ;
; CCD_Capture:u3|Y_Cont[9,10]                                                                                                    ; Lost fanout                                                            ;
; Total Number of Removed Registers = 143                                                                                        ;                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                   ;
+---------------------------------------------+---------------------------+---------------------------------------------------------------------+
; Register name                               ; Reason for Removal        ; Registers Removed due to This Register                              ;
+---------------------------------------------+---------------------------+---------------------------------------------------------------------+
; Sdram_Control_4Port:u6|rWR1_LENGTH[8]       ; Stuck at VCC              ; Sdram_Control_4Port:u6|mLENGTH[7], Sdram_Control_4Port:u6|mADDR[7], ;
;                                             ; due to stuck port data_in ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[7],         ;
;                                             ;                           ; Sdram_Control_4Port:u6|mLENGTH[8]                                   ;
; Sdram_Control_4Port:u6|command:command1|CKE ; Stuck at VCC              ; Sdram_Control_4Port:u6|CKE                                          ;
;                                             ; due to stuck port data_in ;                                                                     ;
; I2C_CCD_Config:u7|mI2C_DATA[23]             ; Stuck at VCC              ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[23]                          ;
;                                             ; due to stuck port data_in ;                                                                     ;
; I2C_CCD_Config:u7|mI2C_DATA[22]             ; Stuck at GND              ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[22]                          ;
;                                             ; due to stuck port data_in ;                                                                     ;
; I2C_CCD_Config:u7|mI2C_DATA[21]             ; Stuck at VCC              ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[21]                          ;
;                                             ; due to stuck port data_in ;                                                                     ;
; I2C_CCD_Config:u7|mI2C_DATA[20]             ; Stuck at VCC              ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[20]                          ;
;                                             ; due to stuck port data_in ;                                                                     ;
; I2C_CCD_Config:u7|mI2C_DATA[19]             ; Stuck at VCC              ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[19]                          ;
;                                             ; due to stuck port data_in ;                                                                     ;
; I2C_CCD_Config:u7|mI2C_DATA[18]             ; Stuck at GND              ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[18]                          ;
;                                             ; due to stuck port data_in ;                                                                     ;
; I2C_CCD_Config:u7|mI2C_DATA[17]             ; Stuck at VCC              ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[17]                          ;
;                                             ; due to stuck port data_in ;                                                                     ;
; I2C_CCD_Config:u7|mI2C_DATA[16]             ; Stuck at GND              ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[16]                          ;
;                                             ; due to stuck port data_in ;                                                                     ;
+---------------------------------------------+---------------------------+---------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 956   ;
; Number of registers using Synchronous Clear  ; 92    ;
; Number of registers using Synchronous Load   ; 81    ;
; Number of registers using Asynchronous Clear ; 679   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 358   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                       ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]                                                                                       ; 19      ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]                                                                                       ; 16      ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]                                                                                       ; 19      ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]                                                                                       ; 15      ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]                                                                                       ; 12      ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]                                                                                       ; 11      ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK                                                                                                ; 3       ;
; I2C_CCD_Config:u7|I2C_Controller:u0|SDO                                                                                                 ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0 ; 7       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0 ; 7       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0 ; 6       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6    ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0 ; 6       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6    ; 4       ;
; I2C_CCD_Config:u7|I2C_Controller:u0|END                                                                                                 ; 5       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0  ; 6       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0  ; 6       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9    ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9    ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9     ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9     ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0  ; 6       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0  ; 7       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6     ; 4       ;
; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6     ; 4       ;
; Total number of inverted registers = 25                                                                                                 ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |DE2_CCD|RAW2RGB:u4|mCCD_R[6]                                        ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |DE2_CCD|CCD_Capture:u3|Y_Cont[0]                                    ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |DE2_CCD|Sdram_Control_4Port:u6|command:command1|SA[4]               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |DE2_CCD|Sdram_Control_4Port:u6|control_interface:control1|timer[12] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE2_CCD|Sdram_Control_4Port:u6|command:command1|command_done        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE2_CCD|Sdram_Control_4Port:u6|command:command1|rp_shift[1]         ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |DE2_CCD|CCD_Capture:u3|X_Cont[8]                                    ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |DE2_CCD|Sdram_Control_4Port:u6|rRD2_ADDR[17]                        ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |DE2_CCD|Sdram_Control_4Port:u6|rRD1_ADDR[11]                        ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |DE2_CCD|Sdram_Control_4Port:u6|rWR2_ADDR[19]                        ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |DE2_CCD|Sdram_Control_4Port:u6|rWR1_ADDR[19]                        ;
; 5:1                ; 15 bits   ; 45 LEs        ; 30 LEs               ; 15 LEs                 ; Yes        ; |DE2_CCD|Sdram_Control_4Port:u6|mADDR[19]                            ;
; 64:1               ; 8 bits    ; 336 LEs       ; 80 LEs               ; 256 LEs                ; Yes        ; |DE2_CCD|I2C_CCD_Config:u7|mI2C_DATA[6]                              ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE2_CCD|Sdram_Control_4Port:u6|CMD[1]                               ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE2_CCD|Sdram_Control_4Port:u6|WR_MASK[0]                           ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; Yes        ; |DE2_CCD|Sdram_Control_4Port:u6|RD_MASK[0]                           ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |DE2_CCD|Sdram_Control_4Port:u6|ST[0]                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE2_CCD|I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; From ; To                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                               ;
+---------------------------------------+-------+------+------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                          ;
+---------------------------------------+-------+------+------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                  ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                             ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                  ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                             ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                    ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                    ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; From ; To                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                               ;
+---------------------------------------+-------+------+------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                          ;
+---------------------------------------+-------+------+------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                  ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                             ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                  ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                             ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                    ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                        ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                         ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                   ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                    ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                      ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                       ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                              ;
+---------------------------------------+-------+------+-----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                               ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                               ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                               ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                               ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                         ;
+---------------------------------------+-------+------+-----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                            ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                            ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                   ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                   ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                              ;
+---------------------------------------+-------+------+-----------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                               ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                               ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                               ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                               ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                                         ;
+---------------------------------------+-------+------+-----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                            ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                            ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                   ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                   ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                      ;
+---------------------------------+--------------------+------+---------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                       ;
+---------------------------------+--------------------+------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Controller:u1 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; H_SYNC_CYC     ; 96    ; Signed Integer                        ;
; H_SYNC_BACK    ; 48    ; Signed Integer                        ;
; H_SYNC_ACT     ; 640   ; Signed Integer                        ;
; H_SYNC_FRONT   ; 16    ; Signed Integer                        ;
; H_SYNC_TOTAL   ; 800   ; Signed Integer                        ;
; V_SYNC_CYC     ; 2     ; Signed Integer                        ;
; V_SYNC_BACK    ; 32    ; Signed Integer                        ;
; V_SYNC_ACT     ; 480   ; Signed Integer                        ;
; V_SYNC_FRONT   ; 11    ; Signed Integer                        ;
; V_SYNC_TOTAL   ; 525   ; Signed Integer                        ;
; X_START        ; 144   ; Signed Integer                        ;
; Y_START        ; 34    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component ;
+----------------+----------------+----------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                       ;
+----------------+----------------+----------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                    ;
; NUMBER_OF_TAPS ; 2              ; Signed Integer                                                             ;
; TAP_DISTANCE   ; 1280           ; Signed Integer                                                             ;
; WIDTH          ; 10             ; Signed Integer                                                             ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                    ;
; CBXI_PARAMETER ; shift_taps_2pn ; Untyped                                                                    ;
+----------------+----------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6 ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                             ;
; REF_PER        ; 1024  ; Signed Integer                             ;
; SC_CL          ; 3     ; Signed Integer                             ;
; SC_RCD         ; 3     ; Signed Integer                             ;
; SC_RRD         ; 7     ; Signed Integer                             ;
; SC_PM          ; 1     ; Signed Integer                             ;
; SC_BL          ; 1     ; Signed Integer                             ;
; SDR_BL         ; 111   ; Unsigned Binary                            ;
; SDR_BT         ; 0     ; Unsigned Binary                            ;
; SDR_CL         ; 011   ; Unsigned Binary                            ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component ;
+-------------------------------+-------------------+--------------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                         ;
+-------------------------------+-------------------+--------------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                                      ;
; PLL_TYPE                      ; FAST              ; Untyped                                                      ;
; LPM_HINT                      ; UNUSED            ; Untyped                                                      ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                                      ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                                      ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                                      ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                                      ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                               ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                                      ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                                      ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                                      ;
; LOCK_HIGH                     ; 1                 ; Untyped                                                      ;
; LOCK_LOW                      ; 1                 ; Untyped                                                      ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                                      ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                                      ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                                      ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                                      ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                                      ;
; SKIP_VCO                      ; OFF               ; Untyped                                                      ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                                      ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                                      ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                                      ;
; BANDWIDTH                     ; 0                 ; Untyped                                                      ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                                      ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                                      ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                                      ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                                      ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                                      ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                                      ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                                      ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                                      ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                                      ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                                      ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                                      ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                                      ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                                      ;
; CLK1_MULTIPLY_BY              ; 2                 ; Signed Integer                                               ;
; CLK0_MULTIPLY_BY              ; 2                 ; Signed Integer                                               ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                                      ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                                      ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                                      ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                                      ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                                      ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                                      ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                                      ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                                      ;
; CLK1_DIVIDE_BY                ; 1                 ; Signed Integer                                               ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                                               ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK1_PHASE_SHIFT              ; -3000             ; Untyped                                                      ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                                      ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                                      ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                                      ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                                               ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                               ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                                      ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                                      ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                                      ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                                      ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                                      ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                                      ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                                      ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                                      ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                                      ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                                      ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                                      ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                                      ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                                      ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                                      ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                                      ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                                      ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                                      ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                                      ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                                      ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                                      ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                                      ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                                      ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                                      ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                                      ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                                      ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                                      ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                                      ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                                      ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                                      ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                                      ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                                      ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                                      ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                                      ;
; VCO_MIN                       ; 0                 ; Untyped                                                      ;
; VCO_MAX                       ; 0                 ; Untyped                                                      ;
; VCO_CENTER                    ; 0                 ; Untyped                                                      ;
; PFD_MIN                       ; 0                 ; Untyped                                                      ;
; PFD_MAX                       ; 0                 ; Untyped                                                      ;
; M_INITIAL                     ; 0                 ; Untyped                                                      ;
; M                             ; 0                 ; Untyped                                                      ;
; N                             ; 1                 ; Untyped                                                      ;
; M2                            ; 1                 ; Untyped                                                      ;
; N2                            ; 1                 ; Untyped                                                      ;
; SS                            ; 1                 ; Untyped                                                      ;
; C0_HIGH                       ; 0                 ; Untyped                                                      ;
; C1_HIGH                       ; 0                 ; Untyped                                                      ;
; C2_HIGH                       ; 0                 ; Untyped                                                      ;
; C3_HIGH                       ; 0                 ; Untyped                                                      ;
; C4_HIGH                       ; 0                 ; Untyped                                                      ;
; C5_HIGH                       ; 0                 ; Untyped                                                      ;
; C6_HIGH                       ; 0                 ; Untyped                                                      ;
; C7_HIGH                       ; 0                 ; Untyped                                                      ;
; C8_HIGH                       ; 0                 ; Untyped                                                      ;
; C9_HIGH                       ; 0                 ; Untyped                                                      ;
; C0_LOW                        ; 0                 ; Untyped                                                      ;
; C1_LOW                        ; 0                 ; Untyped                                                      ;
; C2_LOW                        ; 0                 ; Untyped                                                      ;
; C3_LOW                        ; 0                 ; Untyped                                                      ;
; C4_LOW                        ; 0                 ; Untyped                                                      ;
; C5_LOW                        ; 0                 ; Untyped                                                      ;
; C6_LOW                        ; 0                 ; Untyped                                                      ;
; C7_LOW                        ; 0                 ; Untyped                                                      ;
; C8_LOW                        ; 0                 ; Untyped                                                      ;
; C9_LOW                        ; 0                 ; Untyped                                                      ;
; C0_INITIAL                    ; 0                 ; Untyped                                                      ;
; C1_INITIAL                    ; 0                 ; Untyped                                                      ;
; C2_INITIAL                    ; 0                 ; Untyped                                                      ;
; C3_INITIAL                    ; 0                 ; Untyped                                                      ;
; C4_INITIAL                    ; 0                 ; Untyped                                                      ;
; C5_INITIAL                    ; 0                 ; Untyped                                                      ;
; C6_INITIAL                    ; 0                 ; Untyped                                                      ;
; C7_INITIAL                    ; 0                 ; Untyped                                                      ;
; C8_INITIAL                    ; 0                 ; Untyped                                                      ;
; C9_INITIAL                    ; 0                 ; Untyped                                                      ;
; C0_MODE                       ; BYPASS            ; Untyped                                                      ;
; C1_MODE                       ; BYPASS            ; Untyped                                                      ;
; C2_MODE                       ; BYPASS            ; Untyped                                                      ;
; C3_MODE                       ; BYPASS            ; Untyped                                                      ;
; C4_MODE                       ; BYPASS            ; Untyped                                                      ;
; C5_MODE                       ; BYPASS            ; Untyped                                                      ;
; C6_MODE                       ; BYPASS            ; Untyped                                                      ;
; C7_MODE                       ; BYPASS            ; Untyped                                                      ;
; C8_MODE                       ; BYPASS            ; Untyped                                                      ;
; C9_MODE                       ; BYPASS            ; Untyped                                                      ;
; C0_PH                         ; 0                 ; Untyped                                                      ;
; C1_PH                         ; 0                 ; Untyped                                                      ;
; C2_PH                         ; 0                 ; Untyped                                                      ;
; C3_PH                         ; 0                 ; Untyped                                                      ;
; C4_PH                         ; 0                 ; Untyped                                                      ;
; C5_PH                         ; 0                 ; Untyped                                                      ;
; C6_PH                         ; 0                 ; Untyped                                                      ;
; C7_PH                         ; 0                 ; Untyped                                                      ;
; C8_PH                         ; 0                 ; Untyped                                                      ;
; C9_PH                         ; 0                 ; Untyped                                                      ;
; L0_HIGH                       ; 1                 ; Untyped                                                      ;
; L1_HIGH                       ; 1                 ; Untyped                                                      ;
; G0_HIGH                       ; 1                 ; Untyped                                                      ;
; G1_HIGH                       ; 1                 ; Untyped                                                      ;
; G2_HIGH                       ; 1                 ; Untyped                                                      ;
; G3_HIGH                       ; 1                 ; Untyped                                                      ;
; E0_HIGH                       ; 1                 ; Untyped                                                      ;
; E1_HIGH                       ; 1                 ; Untyped                                                      ;
; E2_HIGH                       ; 1                 ; Untyped                                                      ;
; E3_HIGH                       ; 1                 ; Untyped                                                      ;
; L0_LOW                        ; 1                 ; Untyped                                                      ;
; L1_LOW                        ; 1                 ; Untyped                                                      ;
; G0_LOW                        ; 1                 ; Untyped                                                      ;
; G1_LOW                        ; 1                 ; Untyped                                                      ;
; G2_LOW                        ; 1                 ; Untyped                                                      ;
; G3_LOW                        ; 1                 ; Untyped                                                      ;
; E0_LOW                        ; 1                 ; Untyped                                                      ;
; E1_LOW                        ; 1                 ; Untyped                                                      ;
; E2_LOW                        ; 1                 ; Untyped                                                      ;
; E3_LOW                        ; 1                 ; Untyped                                                      ;
; L0_INITIAL                    ; 1                 ; Untyped                                                      ;
; L1_INITIAL                    ; 1                 ; Untyped                                                      ;
; G0_INITIAL                    ; 1                 ; Untyped                                                      ;
; G1_INITIAL                    ; 1                 ; Untyped                                                      ;
; G2_INITIAL                    ; 1                 ; Untyped                                                      ;
; G3_INITIAL                    ; 1                 ; Untyped                                                      ;
; E0_INITIAL                    ; 1                 ; Untyped                                                      ;
; E1_INITIAL                    ; 1                 ; Untyped                                                      ;
; E2_INITIAL                    ; 1                 ; Untyped                                                      ;
; E3_INITIAL                    ; 1                 ; Untyped                                                      ;
; L0_MODE                       ; BYPASS            ; Untyped                                                      ;
; L1_MODE                       ; BYPASS            ; Untyped                                                      ;
; G0_MODE                       ; BYPASS            ; Untyped                                                      ;
; G1_MODE                       ; BYPASS            ; Untyped                                                      ;
; G2_MODE                       ; BYPASS            ; Untyped                                                      ;
; G3_MODE                       ; BYPASS            ; Untyped                                                      ;
; E0_MODE                       ; BYPASS            ; Untyped                                                      ;
; E1_MODE                       ; BYPASS            ; Untyped                                                      ;
; E2_MODE                       ; BYPASS            ; Untyped                                                      ;
; E3_MODE                       ; BYPASS            ; Untyped                                                      ;
; L0_PH                         ; 0                 ; Untyped                                                      ;
; L1_PH                         ; 0                 ; Untyped                                                      ;
; G0_PH                         ; 0                 ; Untyped                                                      ;
; G1_PH                         ; 0                 ; Untyped                                                      ;
; G2_PH                         ; 0                 ; Untyped                                                      ;
; G3_PH                         ; 0                 ; Untyped                                                      ;
; E0_PH                         ; 0                 ; Untyped                                                      ;
; E1_PH                         ; 0                 ; Untyped                                                      ;
; E2_PH                         ; 0                 ; Untyped                                                      ;
; E3_PH                         ; 0                 ; Untyped                                                      ;
; M_PH                          ; 0                 ; Untyped                                                      ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                                      ;
; CLK0_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK1_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK2_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK3_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK4_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK5_COUNTER                  ; G0                ; Untyped                                                      ;
; CLK6_COUNTER                  ; E0                ; Untyped                                                      ;
; CLK7_COUNTER                  ; E1                ; Untyped                                                      ;
; CLK8_COUNTER                  ; E2                ; Untyped                                                      ;
; CLK9_COUNTER                  ; E3                ; Untyped                                                      ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                                      ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                                      ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                                      ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                                      ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                                      ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                                      ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                                      ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                                      ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                                      ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                                      ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                                      ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                                      ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                                      ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                                      ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                                      ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                                      ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                      ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                      ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                                      ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                                      ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                                      ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                                      ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                                      ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                                      ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                                      ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                                      ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                                      ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                                      ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                                      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                                      ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                                      ;
; DEVICE_FAMILY                 ; Cyclone IV E      ; Untyped                                                      ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                                      ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                                      ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                               ;
+-------------------------------+-------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|control_interface:control1 ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                        ;
; REF_PER        ; 1024  ; Signed Integer                                                        ;
; SC_CL          ; 3     ; Signed Integer                                                        ;
; SC_RCD         ; 3     ; Signed Integer                                                        ;
; SC_RRD         ; 7     ; Signed Integer                                                        ;
; SC_PM          ; 1     ; Signed Integer                                                        ;
; SC_BL          ; 1     ; Signed Integer                                                        ;
; SDR_BL         ; 111   ; Unsigned Binary                                                       ;
; SDR_BT         ; 0     ; Unsigned Binary                                                       ;
; SDR_CL         ; 011   ; Unsigned Binary                                                       ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|command:command1 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                              ;
; REF_PER        ; 1024  ; Signed Integer                                              ;
; SC_CL          ; 3     ; Signed Integer                                              ;
; SC_RCD         ; 3     ; Signed Integer                                              ;
; SC_RRD         ; 7     ; Signed Integer                                              ;
; SC_PM          ; 1     ; Signed Integer                                              ;
; SC_BL          ; 1     ; Signed Integer                                              ;
; SDR_BL         ; 111   ; Unsigned Binary                                             ;
; SDR_BT         ; 0     ; Unsigned Binary                                             ;
; SDR_CL         ; 011   ; Unsigned Binary                                             ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|sdr_data_path:data_path1 ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                      ;
; REF_PER        ; 1024  ; Signed Integer                                                      ;
; SC_CL          ; 3     ; Signed Integer                                                      ;
; SC_RCD         ; 3     ; Signed Integer                                                      ;
; SC_RRD         ; 7     ; Signed Integer                                                      ;
; SC_PM          ; 1     ; Signed Integer                                                      ;
; SC_BL          ; 1     ; Signed Integer                                                      ;
; SDR_BL         ; 111   ; Unsigned Binary                                                     ;
; SDR_BT         ; 0     ; Unsigned Binary                                                     ;
; SDR_CL         ; 011   ; Unsigned Binary                                                     ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component ;
+-------------------------+--------------+---------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                      ;
+-------------------------+--------------+---------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                            ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                            ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                            ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                                            ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                   ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                   ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                   ;
; USE_EAB                 ; ON           ; Untyped                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                   ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                   ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                   ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                   ;
; RDSYNC_DELAYPIPE        ; 3            ; Untyped                                                                   ;
; WRSYNC_DELAYPIPE        ; 3            ; Untyped                                                                   ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                   ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                   ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                   ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                   ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                   ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                   ;
; CBXI_PARAMETER          ; dcfifo_87o1  ; Untyped                                                                   ;
+-------------------------+--------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component ;
+-------------------------+--------------+---------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                      ;
+-------------------------+--------------+---------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                   ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                              ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                              ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                            ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                            ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                            ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                                            ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                   ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                   ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                   ;
; USE_EAB                 ; ON           ; Untyped                                                                   ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                   ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                   ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                   ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                   ;
; RDSYNC_DELAYPIPE        ; 3            ; Untyped                                                                   ;
; WRSYNC_DELAYPIPE        ; 3            ; Untyped                                                                   ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                   ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                   ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                   ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                   ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                   ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                   ;
; CBXI_PARAMETER          ; dcfifo_87o1  ; Untyped                                                                   ;
+-------------------------+--------------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component ;
+-------------------------+--------------+--------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                     ;
+-------------------------+--------------+--------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                           ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                           ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                           ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                                           ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                  ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                  ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                  ;
; USE_EAB                 ; ON           ; Untyped                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                  ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                  ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                  ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                  ;
; RDSYNC_DELAYPIPE        ; 3            ; Untyped                                                                  ;
; WRSYNC_DELAYPIPE        ; 3            ; Untyped                                                                  ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                  ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                  ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                  ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                  ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                  ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                  ;
; CBXI_PARAMETER          ; dcfifo_87o1  ; Untyped                                                                  ;
+-------------------------+--------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component ;
+-------------------------+--------------+--------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                     ;
+-------------------------+--------------+--------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                           ;
; LPM_WIDTH               ; 16           ; Signed Integer                                                           ;
; LPM_NUMWORDS            ; 512          ; Signed Integer                                                           ;
; LPM_WIDTHU              ; 9            ; Signed Integer                                                           ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                  ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                  ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                  ;
; USE_EAB                 ; ON           ; Untyped                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                  ;
; ENABLE_ECC              ; FALSE        ; Untyped                                                                  ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                                                  ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                                                  ;
; RDSYNC_DELAYPIPE        ; 3            ; Untyped                                                                  ;
; WRSYNC_DELAYPIPE        ; 3            ; Untyped                                                                  ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                                                  ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                  ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                  ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                                                  ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                                                  ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                                                  ;
; CBXI_PARAMETER          ; dcfifo_87o1  ; Untyped                                                                  ;
+-------------------------+--------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_CCD_Config:u7 ;
+----------------+----------+------------------------------------+
; Parameter Name ; Value    ; Type                               ;
+----------------+----------+------------------------------------+
; CLK_Freq       ; 50000000 ; Signed Integer                     ;
; I2C_Freq       ; 20000    ; Signed Integer                     ;
; LUT_SIZE       ; 17       ; Signed Integer                     ;
+----------------+----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                          ;
; WIDTH_A                            ; 10                   ; Signed Integer                                   ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                   ;
; NUMWORDS_A                         ; 640                  ; Signed Integer                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 10                   ; Signed Integer                                   ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                   ;
; NUMWORDS_B                         ; 640                  ; Signed Integer                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                          ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_rgn1      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                             ;
+------------------------------------+----------------------+--------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                          ;
; WIDTH_A                            ; 10                   ; Signed Integer                                   ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                   ;
; NUMWORDS_A                         ; 640                  ; Signed Integer                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                          ;
; WIDTH_B                            ; 10                   ; Signed Integer                                   ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                   ;
; NUMWORDS_B                         ; 640                  ; Signed Integer                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                          ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                          ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                          ;
; CBXI_PARAMETER                     ; altsyncram_rgn1      ; Untyped                                          ;
+------------------------------------+----------------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                              ;
+------------------------------------+----------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                           ;
; WIDTH_A                            ; 10                   ; Signed Integer                                    ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                    ;
; NUMWORDS_A                         ; 640                  ; Signed Integer                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WIDTH_B                            ; 10                   ; Signed Integer                                    ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                    ;
; NUMWORDS_B                         ; 640                  ; Signed Integer                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                           ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; M4K                  ; Untyped                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_rgn1      ; Untyped                                           ;
+------------------------------------+----------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                          ;
+----------------------------+-----------------------------------------------------------------+
; Name                       ; Value                                                           ;
+----------------------------+-----------------------------------------------------------------+
; Number of entity instances ; 1                                                               ;
; Entity Instance            ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component ;
;     -- NUMBER_OF_TAPS      ; 2                                                               ;
;     -- TAP_DISTANCE        ; 1280                                                            ;
;     -- WIDTH               ; 10                                                              ;
+----------------------------+-----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                        ;
+-------------------------------+---------------------------------------------------------------------+
; Name                          ; Value                                                               ;
+-------------------------------+---------------------------------------------------------------------+
; Number of entity instances    ; 1                                                                   ;
; Entity Instance               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                              ;
;     -- PLL_TYPE               ; FAST                                                                ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                              ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                               ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                                   ;
;     -- VCO_MULTIPLY_BY        ; 0                                                                   ;
;     -- VCO_DIVIDE_BY          ; 0                                                                   ;
+-------------------------------+---------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                       ;
+----------------------------+-----------------------------------------------------------------------+
; Name                       ; Value                                                                 ;
+----------------------------+-----------------------------------------------------------------------+
; Number of entity instances ; 4                                                                     ;
; Entity Instance            ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                            ;
;     -- LPM_WIDTH           ; 16                                                                    ;
;     -- LPM_NUMWORDS        ; 512                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                   ;
;     -- USE_EAB             ; ON                                                                    ;
; Entity Instance            ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                            ;
;     -- LPM_WIDTH           ; 16                                                                    ;
;     -- LPM_NUMWORDS        ; 512                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                   ;
;     -- USE_EAB             ; ON                                                                    ;
; Entity Instance            ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                            ;
;     -- LPM_WIDTH           ; 16                                                                    ;
;     -- LPM_NUMWORDS        ; 512                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                   ;
;     -- USE_EAB             ; ON                                                                    ;
; Entity Instance            ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component  ;
;     -- FIFO Type           ; Dual Clock                                                            ;
;     -- LPM_WIDTH           ; 16                                                                    ;
;     -- LPM_NUMWORDS        ; 512                                                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                   ;
;     -- USE_EAB             ; ON                                                                    ;
+----------------------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                             ;
+-------------------------------------------+------------------------------------------------------------------+
; Name                                      ; Value                                                            ;
+-------------------------------------------+------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                ;
; Entity Instance                           ; Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 10                                                               ;
;     -- NUMWORDS_A                         ; 640                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 10                                                               ;
;     -- NUMWORDS_B                         ; 640                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                           ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; Mirror_Col:u8|Stack_RAM:comb_96|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 10                                                               ;
;     -- NUMWORDS_A                         ; 640                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 10                                                               ;
;     -- NUMWORDS_B                         ; 640                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                           ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; Mirror_Col:u8|Stack_RAM:comb_130|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 10                                                               ;
;     -- NUMWORDS_A                         ; 640                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 10                                                               ;
;     -- NUMWORDS_B                         ; 640                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                           ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                           ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
+-------------------------------------------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Mirror_Col:u8|Stack_RAM:comb_130"                                                                                                                                                       ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdaddress ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Mirror_Col:u8|Stack_RAM:comb_96"                                                                                                                                                        ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdaddress ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Mirror_Col:u8|Stack_RAM:comb_62"                                                                                                                                                        ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                             ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rdaddress ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (10 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+-----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_CCD_Config:u7|I2C_Controller:u0"                                                                                                               ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                      ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; SD_COUNTER ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; SDO        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2"                                                              ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; wrfull ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1"                                                              ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                  ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+
; wrfull ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2"                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1"                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; rdempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|sdr_data_path:data_path1"                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; DM   ; Input  ; Info     ; Stuck at GND                                                                        ;
; DQM  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6|control_interface:control1"                                                                                              ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; CMD      ; Input ; Warning  ; Input port expression (2 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "CMD[2..2]" will be connected to GND.  ;
; INIT_ACK ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control_4Port:u6"                                                                                                                                                                            ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; RESET_N              ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_DATA             ; Input  ; Warning  ; Input port expression (15 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "WR1_DATA[15..15]" will be connected to GND.                               ;
; WR1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_ADDR[22..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_MAX_ADDR[22..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[15..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[17]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[16]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_DATA             ; Input  ; Warning  ; Input port expression (15 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "WR2_DATA[15..15]" will be connected to GND.                               ;
; WR2_ADDR             ; Input  ; Warning  ; Input port expression (22 bits) is smaller than the input port (23 bits) it drives.  Extra input bit(s) "WR2_ADDR[22..22]" will be connected to GND.                               ;
; WR2_ADDR[19..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_ADDR[22]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_ADDR[21]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR2_MAX_ADDR[22..21] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[15..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[20]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[19]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[17]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[16]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_DATA             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; RD1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_ADDR[22..14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_ADDR[10..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_ADDR[13]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_ADDR[12]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_ADDR[11]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_MAX_ADDR[15..14] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[12..11] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[22..19] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[10..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[13]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_DATA             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; RD2_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD2_ADDR[22..21]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[19..14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[10..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[20]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_ADDR[13]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_ADDR[12]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[11]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD2_MAX_ADDR[15..14] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[12..11] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[22..21] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[17..16] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[10..0]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[20]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[19]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[18]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[13]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[7..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[8]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; CS_N                 ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "CS_N[1..1]" have no fanouts                                                            ;
; WR1_FULL             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WR1_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WR2_FULL             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; WR2_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD1_EMPTY            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD1_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD2_EMPTY            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
; RD2_USE              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                           ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB:u4|Line_Buffer:u0"                                                                                   ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; shiftout ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Controller:u1"                                                                                                               ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                    ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; oVGA_R     ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (8 bits) it drives; bit(s) "oVGA_R[9..8]" have no fanouts ;
; oVGA_G     ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (8 bits) it drives; bit(s) "oVGA_G[9..8]" have no fanouts ;
; oVGA_B     ; Output ; Warning  ; Output or bidir port (10 bits) is wider than the port expression (8 bits) it drives; bit(s) "oVGA_B[9..8]" have no fanouts ;
; oVGA_CLOCK ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                   ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 294                         ;
; cycloneiii_ff         ; 956                         ;
;     CLR               ; 426                         ;
;     CLR SCLR          ; 36                          ;
;     ENA               ; 66                          ;
;     ENA CLR           ; 181                         ;
;     ENA CLR SCLR      ; 30                          ;
;     ENA CLR SLD       ; 6                           ;
;     ENA SCLR          ; 16                          ;
;     ENA SCLR SLD      ; 3                           ;
;     ENA SLD           ; 56                          ;
;     SCLR              ; 7                           ;
;     SLD               ; 16                          ;
;     plain             ; 113                         ;
; cycloneiii_io_obuf    ; 77                          ;
; cycloneiii_lcell_comb ; 1127                        ;
;     arith             ; 266                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 218                         ;
;         3 data inputs ; 47                          ;
;     normal            ; 861                         ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 45                          ;
;         2 data inputs ; 107                         ;
;         3 data inputs ; 169                         ;
;         4 data inputs ; 536                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 82                          ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 2.60                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Mon Apr 17 17:38:40 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_CCD -c DE2_CCD
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.v
    Info (12023): Found entity 1: VGA_Controller File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/VGA_Controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file de2_ccd.v
    Info (12023): Found entity 1: DE2_CCD File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file i2c_ccd_config.v
    Info (12023): Found entity 1: I2C_CCD_Config File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/I2C_CCD_Config.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/I2C_Controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file line_buffer.v
    Info (12023): Found entity 1: Line_Buffer File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Line_Buffer.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file reset_delay.v
    Info (12023): Found entity 1: Reset_Delay File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Reset_Delay.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file seg7_lut.v
    Info (12023): Found entity 1: SEG7_LUT File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/SEG7_LUT.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file seg7_lut_8.v
    Info (12023): Found entity 1: SEG7_LUT_8 File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/SEG7_LUT_8.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/command.v
    Info (12023): Found entity 1: command File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/command.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/control_interface.v
    Info (12023): Found entity 1: control_interface File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/control_interface.v Line: 1
Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(26): truncated literal to match 1 bits File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/sdr_data_path.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdr_data_path.v
    Info (12023): Found entity 1: sdr_data_path File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/sdr_data_path.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_control_4port.v
    Info (12023): Found entity 1: Sdram_Control_4Port File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_fifo.v
    Info (12023): Found entity 1: Sdram_FIFO File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_FIFO.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_pll.v
    Info (12023): Found entity 1: Sdram_PLL File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_PLL.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file raw2rgb.v
    Info (12023): Found entity 1: RAW2RGB File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/RAW2RGB.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ccd_capture.v
    Info (12023): Found entity 1: CCD_Capture File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/CCD_Capture.v Line: 1
Warning (12019): Can't analyze file -- file VGA_DATA_REQ.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file mirror_col.v
    Info (12023): Found entity 1: Mirror_Col File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Mirror_Col.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at DE2_CCD.v(209): created implicit net for "LCD_ON" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 209
Warning (10236): Verilog HDL Implicit Net warning at DE2_CCD.v(210): created implicit net for "LCD_BLON" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 210
Warning (10236): Verilog HDL Implicit Net warning at DE2_CCD.v(211): created implicit net for "TD_RESET" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 211
Warning (10236): Verilog HDL Implicit Net warning at DE2_CCD.v(216): created implicit net for "OTG_DATA" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 216
Warning (10236): Verilog HDL Implicit Net warning at DE2_CCD.v(217): created implicit net for "LCD_DATA" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 217
Warning (10236): Verilog HDL Implicit Net warning at DE2_CCD.v(218): created implicit net for "SD_DAT" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 218
Critical Warning (10846): Verilog HDL Instantiation warning at Mirror_Col.v(57): instance has no name File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Mirror_Col.v Line: 57
Critical Warning (10846): Verilog HDL Instantiation warning at Mirror_Col.v(65): instance has no name File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Mirror_Col.v Line: 65
Critical Warning (10846): Verilog HDL Instantiation warning at Mirror_Col.v(73): instance has no name File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Mirror_Col.v Line: 73
Info (12127): Elaborating entity "DE2_CCD" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at DE2_CCD.v(209): object "LCD_ON" assigned a value but never read File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 209
Warning (10036): Verilog HDL or VHDL warning at DE2_CCD.v(210): object "LCD_BLON" assigned a value but never read File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 210
Warning (10036): Verilog HDL or VHDL warning at DE2_CCD.v(211): object "TD_RESET" assigned a value but never read File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 211
Warning (10036): Verilog HDL or VHDL warning at DE2_CCD.v(216): object "OTG_DATA" assigned a value but never read File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 216
Warning (10036): Verilog HDL or VHDL warning at DE2_CCD.v(217): object "LCD_DATA" assigned a value but never read File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 217
Warning (10036): Verilog HDL or VHDL warning at DE2_CCD.v(218): object "SD_DAT" assigned a value but never read File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 218
Warning (10230): Verilog HDL assignment warning at DE2_CCD.v(216): truncated value with size 16 to match size of target (1) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 216
Warning (10230): Verilog HDL assignment warning at DE2_CCD.v(217): truncated value with size 8 to match size of target (1) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 217
Warning (10230): Verilog HDL assignment warning at DE2_CCD.v(295): truncated value with size 11 to match size of target (9) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 295
Warning (10034): Output port "FL_ADDR" at DE2_CCD.v(168) has no driver File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 168
Warning (10034): Output port "SRAM_ADDR" at DE2_CCD.v(175) has no driver File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 175
Warning (10034): Output port "UART_TXD" at DE2_CCD.v(148) has no driver File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 148
Warning (10034): Output port "IRDA_TXD" at DE2_CCD.v(151) has no driver File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 151
Warning (10034): Output port "FL_WE_N" at DE2_CCD.v(169) has no driver File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 169
Warning (10034): Output port "FL_RST_N" at DE2_CCD.v(170) has no driver File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 170
Warning (10034): Output port "FL_OE_N" at DE2_CCD.v(171) has no driver File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 171
Warning (10034): Output port "FL_CE_N" at DE2_CCD.v(172) has no driver File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 172
Warning (10034): Output port "SRAM_UB_N" at DE2_CCD.v(176) has no driver File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 176
Warning (10034): Output port "SRAM_LB_N" at DE2_CCD.v(177) has no driver File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 177
Warning (10034): Output port "SRAM_WE_N" at DE2_CCD.v(178) has no driver File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 178
Warning (10034): Output port "SRAM_CE_N" at DE2_CCD.v(179) has no driver File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 179
Warning (10034): Output port "SRAM_OE_N" at DE2_CCD.v(180) has no driver File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 180
Warning (10034): Output port "TDO" at DE2_CCD.v(188) has no driver File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 188
Warning (10034): Output port "I2C_SCLK" at DE2_CCD.v(183) has no driver File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 183
Info (12128): Elaborating entity "VGA_Controller" for hierarchy "VGA_Controller:u1" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 327
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(54): truncated value with size 32 to match size of target (10) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/VGA_Controller.v Line: 54
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(57): truncated value with size 32 to match size of target (10) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/VGA_Controller.v Line: 57
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(60): truncated value with size 32 to match size of target (10) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/VGA_Controller.v Line: 60
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(91): truncated value with size 32 to match size of target (10) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/VGA_Controller.v Line: 91
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(117): truncated value with size 32 to match size of target (10) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/VGA_Controller.v Line: 117
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:u2" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 333
Warning (10230): Verilog HDL assignment warning at Reset_Delay.v(22): truncated value with size 32 to match size of target (22) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Reset_Delay.v Line: 22
Info (12128): Elaborating entity "CCD_Capture" for hierarchy "CCD_Capture:u3" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 346
Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(79): truncated value with size 32 to match size of target (11) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/CCD_Capture.v Line: 79
Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(83): truncated value with size 32 to match size of target (11) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/CCD_Capture.v Line: 83
Info (12128): Elaborating entity "RAW2RGB" for hierarchy "RAW2RGB:u4" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 357
Info (12128): Elaborating entity "Line_Buffer" for hierarchy "RAW2RGB:u4|Line_Buffer:u0" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/RAW2RGB.v Line: 40
Info (12128): Elaborating entity "altshift_taps" for hierarchy "RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Line_Buffer.v Line: 64
Info (12130): Elaborated megafunction instantiation "RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Line_Buffer.v Line: 64
Info (12133): Instantiated megafunction "RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component" with the following parameter: File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Line_Buffer.v Line: 64
    Info (12134): Parameter "lpm_type" = "altshift_taps"
    Info (12134): Parameter "number_of_taps" = "2"
    Info (12134): Parameter "tap_distance" = "1280"
    Info (12134): Parameter "width" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_2pn.tdf
    Info (12023): Found entity 1: shift_taps_2pn File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/db/shift_taps_2pn.tdf Line: 27
Info (12128): Elaborating entity "shift_taps_2pn" for hierarchy "RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altshift_taps.tdf Line: 104
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mq81.tdf
    Info (12023): Found entity 1: altsyncram_mq81 File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/db/altsyncram_mq81.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_mq81" for hierarchy "RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/db/shift_taps_2pn.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_lvf.tdf
    Info (12023): Found entity 1: cntr_lvf File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/db/cntr_lvf.tdf Line: 28
Info (12128): Elaborating entity "cntr_lvf" for hierarchy "RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/db/shift_taps_2pn.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_8ic.tdf
    Info (12023): Found entity 1: cmpr_8ic File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/db/cmpr_8ic.tdf Line: 23
Info (12128): Elaborating entity "cmpr_8ic" for hierarchy "RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|cmpr_8ic:cmpr4" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/db/cntr_lvf.tdf Line: 91
Info (12128): Elaborating entity "SEG7_LUT_8" for hierarchy "SEG7_LUT_8:u5" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 363
Info (12128): Elaborating entity "SEG7_LUT" for hierarchy "SEG7_LUT_8:u5|SEG7_LUT:u0" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/SEG7_LUT_8.v Line: 5
Info (12128): Elaborating entity "Sdram_Control_4Port" for hierarchy "Sdram_Control_4Port:u6" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 412
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(368): truncated value with size 32 to match size of target (10) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 368
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(412): truncated value with size 32 to match size of target (23) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 412
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(413): truncated value with size 32 to match size of target (23) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 413
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(414): truncated value with size 32 to match size of target (23) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 414
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(415): truncated value with size 32 to match size of target (23) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 415
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(416): truncated value with size 32 to match size of target (23) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 416
Warning (10230): Verilog HDL assignment warning at Sdram_Control_4Port.v(417): truncated value with size 32 to match size of target (23) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 417
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(406): inferring latch(es) for variable "rWR1_MAX_ADDR", which holds its previous value in one or more paths through the always construct File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(406): inferring latch(es) for variable "rWR2_MAX_ADDR", which holds its previous value in one or more paths through the always construct File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(406): inferring latch(es) for variable "rRD1_MAX_ADDR", which holds its previous value in one or more paths through the always construct File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control_4Port.v(406): inferring latch(es) for variable "rRD2_MAX_ADDR", which holds its previous value in one or more paths through the always construct File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rRD2_MAX_ADDR[0]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rRD2_MAX_ADDR[1]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rRD2_MAX_ADDR[2]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rRD2_MAX_ADDR[3]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rRD2_MAX_ADDR[4]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rRD2_MAX_ADDR[5]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rRD2_MAX_ADDR[6]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rRD2_MAX_ADDR[7]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rRD2_MAX_ADDR[8]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rRD2_MAX_ADDR[9]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rRD2_MAX_ADDR[10]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rRD2_MAX_ADDR[11]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rRD2_MAX_ADDR[12]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rRD2_MAX_ADDR[13]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rRD2_MAX_ADDR[14]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rRD2_MAX_ADDR[15]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rRD2_MAX_ADDR[16]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rRD2_MAX_ADDR[17]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rRD2_MAX_ADDR[18]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rRD2_MAX_ADDR[19]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rRD2_MAX_ADDR[20]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rRD2_MAX_ADDR[21]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rRD2_MAX_ADDR[22]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rRD1_MAX_ADDR[0]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rRD1_MAX_ADDR[1]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rRD1_MAX_ADDR[2]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rRD1_MAX_ADDR[3]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rRD1_MAX_ADDR[4]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rRD1_MAX_ADDR[5]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rRD1_MAX_ADDR[6]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rRD1_MAX_ADDR[7]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rRD1_MAX_ADDR[8]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rRD1_MAX_ADDR[9]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rRD1_MAX_ADDR[10]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rRD1_MAX_ADDR[11]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rRD1_MAX_ADDR[12]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rRD1_MAX_ADDR[13]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rRD1_MAX_ADDR[14]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rRD1_MAX_ADDR[15]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rRD1_MAX_ADDR[16]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rRD1_MAX_ADDR[17]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rRD1_MAX_ADDR[18]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rRD1_MAX_ADDR[19]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rRD1_MAX_ADDR[20]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rRD1_MAX_ADDR[21]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rRD1_MAX_ADDR[22]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rWR2_MAX_ADDR[0]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rWR2_MAX_ADDR[1]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rWR2_MAX_ADDR[2]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rWR2_MAX_ADDR[3]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rWR2_MAX_ADDR[4]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rWR2_MAX_ADDR[5]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rWR2_MAX_ADDR[6]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rWR2_MAX_ADDR[7]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rWR2_MAX_ADDR[8]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rWR2_MAX_ADDR[9]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rWR2_MAX_ADDR[10]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rWR2_MAX_ADDR[11]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rWR2_MAX_ADDR[12]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rWR2_MAX_ADDR[13]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rWR2_MAX_ADDR[14]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rWR2_MAX_ADDR[15]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rWR2_MAX_ADDR[16]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rWR2_MAX_ADDR[17]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rWR2_MAX_ADDR[18]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rWR2_MAX_ADDR[19]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rWR2_MAX_ADDR[20]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rWR2_MAX_ADDR[21]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rWR2_MAX_ADDR[22]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rWR1_MAX_ADDR[0]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rWR1_MAX_ADDR[1]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rWR1_MAX_ADDR[2]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rWR1_MAX_ADDR[3]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rWR1_MAX_ADDR[4]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rWR1_MAX_ADDR[5]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rWR1_MAX_ADDR[6]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rWR1_MAX_ADDR[7]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rWR1_MAX_ADDR[8]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rWR1_MAX_ADDR[9]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rWR1_MAX_ADDR[10]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rWR1_MAX_ADDR[11]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rWR1_MAX_ADDR[12]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rWR1_MAX_ADDR[13]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rWR1_MAX_ADDR[14]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rWR1_MAX_ADDR[15]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rWR1_MAX_ADDR[16]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rWR1_MAX_ADDR[17]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rWR1_MAX_ADDR[18]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rWR1_MAX_ADDR[19]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rWR1_MAX_ADDR[20]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rWR1_MAX_ADDR[21]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (10041): Inferred latch for "rWR1_MAX_ADDR[22]" at Sdram_Control_4Port.v(406) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 406
Info (12128): Elaborating entity "Sdram_PLL" for hierarchy "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 193
Info (12128): Elaborating entity "altpll" for hierarchy "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_PLL.v Line: 83
Info (12130): Elaborated megafunction instantiation "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_PLL.v Line: 83
Info (12133): Instantiated megafunction "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component" with the following parameter: File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_PLL.v Line: 83
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "-3000"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "FAST"
Info (12128): Elaborating entity "control_interface" for hierarchy "Sdram_Control_4Port:u6|control_interface:control1" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 212
Warning (10230): Verilog HDL assignment warning at control_interface.v(120): truncated value with size 32 to match size of target (16) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/control_interface.v Line: 120
Warning (10230): Verilog HDL assignment warning at control_interface.v(125): truncated value with size 32 to match size of target (16) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/control_interface.v Line: 125
Warning (10230): Verilog HDL assignment warning at control_interface.v(150): truncated value with size 32 to match size of target (16) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/control_interface.v Line: 150
Info (12128): Elaborating entity "command" for hierarchy "Sdram_Control_4Port:u6|command:command1" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 238
Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable "oe_shift", which holds its previous value in one or more paths through the always construct File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/command.v Line: 239
Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable "oe1", which holds its previous value in one or more paths through the always construct File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/command.v Line: 239
Warning (10240): Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable "oe2", which holds its previous value in one or more paths through the always construct File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/command.v Line: 239
Info (12128): Elaborating entity "sdr_data_path" for hierarchy "Sdram_Control_4Port:u6|sdr_data_path:data_path1" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 247
Warning (10230): Verilog HDL assignment warning at sdr_data_path.v(26): truncated value with size 32 to match size of target (2) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/sdr_data_path.v Line: 26
Info (12128): Elaborating entity "Sdram_FIFO" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_Control_4Port.v Line: 260
Info (12128): Elaborating entity "dcfifo" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_FIFO.v Line: 89
Info (12130): Elaborated megafunction instantiation "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_FIFO.v Line: 89
Info (12133): Instantiated megafunction "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component" with the following parameter: File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Sdram_Control_4Port/Sdram_FIFO.v Line: 89
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "clocks_are_synchronized" = "FALSE"
    Info (12134): Parameter "intended_device_family" = "Cyclone"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M4K"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Warning (287001): Assertion warning: Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2 File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/db/dcfifo_87o1.tdf Line: 162
Warning (287001): Assertion warning: Device family Cyclone IV E does not have M4K blocks -- using available memory blocks File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/db/dcfifo_87o1.tdf Line: 165
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_87o1.tdf
    Info (12023): Found entity 1: dcfifo_87o1 File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/db/dcfifo_87o1.tdf Line: 41
Info (12128): Elaborating entity "dcfifo_87o1" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_6ib.tdf
    Info (12023): Found entity 1: a_gray2bin_6ib File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/db/a_gray2bin_6ib.tdf Line: 23
Info (12128): Elaborating entity "a_gray2bin_6ib" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/db/dcfifo_87o1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_577.tdf
    Info (12023): Found entity 1: a_graycounter_577 File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/db/a_graycounter_577.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_577" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/db/dcfifo_87o1.tdf Line: 60
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf
    Info (12023): Found entity 1: a_graycounter_1lc File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/db/a_graycounter_1lc.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_1lc" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/db/dcfifo_87o1.tdf Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gr81.tdf
    Info (12023): Found entity 1: altsyncram_gr81 File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/db/altsyncram_gr81.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_gr81" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/db/dcfifo_87o1.tdf Line: 62
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf
    Info (12023): Found entity 1: dffpipe_oe9 File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/db/dffpipe_oe9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_oe9" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/db/dcfifo_87o1.tdf Line: 69
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_8pl File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/db/alt_synch_pipe_8pl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_8pl" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/db/dcfifo_87o1.tdf Line: 71
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9 File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/db/dffpipe_pe9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe13" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/db/alt_synch_pipe_8pl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf
    Info (12023): Found entity 1: alt_synch_pipe_9pl File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/db/alt_synch_pipe_9pl.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_9pl" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/db/dcfifo_87o1.tdf Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9 File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/db/dffpipe_qe9.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe16" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/db/alt_synch_pipe_9pl.tdf Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_n76.tdf
    Info (12023): Found entity 1: cmpr_n76 File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/db/cmpr_n76.tdf Line: 23
Info (12128): Elaborating entity "cmpr_n76" for hierarchy "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|cmpr_n76:rdempty_eq_comp" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/db/dcfifo_87o1.tdf Line: 81
Info (12128): Elaborating entity "I2C_CCD_Config" for hierarchy "I2C_CCD_Config:u7" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 420
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(43): truncated value with size 32 to match size of target (16) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/I2C_CCD_Config.v Line: 43
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(91): truncated value with size 32 to match size of target (6) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/I2C_CCD_Config.v Line: 91
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "I2C_CCD_Config:u7|I2C_Controller:u0" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/I2C_CCD_Config.v Line: 59
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/I2C_Controller.v Line: 78
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/I2C_Controller.v Line: 77
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6) File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/I2C_Controller.v Line: 90
Info (12128): Elaborating entity "Mirror_Col" for hierarchy "Mirror_Col:u8" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 433
Warning (12125): Using design file stack_ram.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Stack_RAM File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/stack_ram.v Line: 36
Info (12128): Elaborating entity "Stack_RAM" for hierarchy "Mirror_Col:u8|Stack_RAM:comb_62" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/Mirror_Col.v Line: 57
Info (12128): Elaborating entity "altsyncram" for hierarchy "Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/stack_ram.v Line: 73
Info (12130): Elaborated megafunction instantiation "Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/stack_ram.v Line: 73
Info (12133): Instantiated megafunction "Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/stack_ram.v Line: 73
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "640"
    Info (12134): Parameter "numwords_b" = "640"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M4K"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_b" = "10"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (287001): Assertion warning: Device family Cyclone IV E does not have M4K blocks -- using available memory blocks File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/db/altsyncram_rgn1.tdf Line: 392
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rgn1.tdf
    Info (12023): Found entity 1: altsyncram_rgn1 File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/db/altsyncram_rgn1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_rgn1" for hierarchy "Mirror_Col:u8|Stack_RAM:comb_62|altsyncram:altsyncram_component|altsyncram_rgn1:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[0]" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/db/altsyncram_gr81.tdf Line: 42
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[1]" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/db/altsyncram_gr81.tdf Line: 74
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[2]" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/db/altsyncram_gr81.tdf Line: 106
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[3]" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/db/altsyncram_gr81.tdf Line: 138
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[4]" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/db/altsyncram_gr81.tdf Line: 170
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[5]" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/db/altsyncram_gr81.tdf Line: 202
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[6]" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/db/altsyncram_gr81.tdf Line: 234
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[7]" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/db/altsyncram_gr81.tdf Line: 266
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[8]" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/db/altsyncram_gr81.tdf Line: 298
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[9]" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/db/altsyncram_gr81.tdf Line: 330
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[10]" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/db/altsyncram_gr81.tdf Line: 362
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[11]" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/db/altsyncram_gr81.tdf Line: 394
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[12]" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/db/altsyncram_gr81.tdf Line: 426
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[13]" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/db/altsyncram_gr81.tdf Line: 458
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[14]" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/db/altsyncram_gr81.tdf Line: 490
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[15]" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/db/altsyncram_gr81.tdf Line: 522
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[0]" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/db/altsyncram_gr81.tdf Line: 42
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[1]" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/db/altsyncram_gr81.tdf Line: 74
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[2]" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/db/altsyncram_gr81.tdf Line: 106
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[3]" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/db/altsyncram_gr81.tdf Line: 138
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[4]" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/db/altsyncram_gr81.tdf Line: 170
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[5]" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/db/altsyncram_gr81.tdf Line: 202
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[6]" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/db/altsyncram_gr81.tdf Line: 234
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[7]" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/db/altsyncram_gr81.tdf Line: 266
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[8]" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/db/altsyncram_gr81.tdf Line: 298
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[9]" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/db/altsyncram_gr81.tdf Line: 330
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[10]" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/db/altsyncram_gr81.tdf Line: 362
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[11]" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/db/altsyncram_gr81.tdf Line: 394
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[12]" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/db/altsyncram_gr81.tdf Line: 426
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[13]" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/db/altsyncram_gr81.tdf Line: 458
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[14]" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/db/altsyncram_gr81.tdf Line: 490
        Warning (14320): Synthesized away node "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_gr81:fifo_ram|q_b[15]" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/db/altsyncram_gr81.tdf Line: 522
Warning (12241): 12 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[11]" and its non-tri-state driver. File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 206
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[14]" and its non-tri-state driver. File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 206
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO[0]" has no driver File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 206
    Warning (13040): bidirectional pin "GPIO[1]" has no driver File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 206
    Warning (13040): bidirectional pin "GPIO[2]" has no driver File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 206
    Warning (13040): bidirectional pin "GPIO[3]" has no driver File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 206
    Warning (13040): bidirectional pin "GPIO[4]" has no driver File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 206
    Warning (13040): bidirectional pin "GPIO[5]" has no driver File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 206
    Warning (13040): bidirectional pin "GPIO[6]" has no driver File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 206
    Warning (13040): bidirectional pin "GPIO[7]" has no driver File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 206
    Warning (13040): bidirectional pin "GPIO[8]" has no driver File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 206
    Warning (13040): bidirectional pin "GPIO[9]" has no driver File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 206
    Warning (13040): bidirectional pin "GPIO[10]" has no driver File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 206
    Warning (13040): bidirectional pin "GPIO[12]" has no driver File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 206
    Warning (13040): bidirectional pin "GPIO[13]" has no driver File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 206
    Warning (13040): bidirectional pin "GPIO[16]" has no driver File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 206
    Warning (13040): bidirectional pin "GPIO[17]" has no driver File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 206
    Warning (13040): bidirectional pin "GPIO[18]" has no driver File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 206
    Warning (13040): bidirectional pin "GPIO[19]" has no driver File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 206
    Warning (13040): bidirectional pin "GPIO[20]" has no driver File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 206
    Warning (13040): bidirectional pin "GPIO[21]" has no driver File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 206
    Warning (13040): bidirectional pin "GPIO[22]" has no driver File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 206
    Warning (13040): bidirectional pin "GPIO[23]" has no driver File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 206
    Warning (13040): bidirectional pin "GPIO[24]" has no driver File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 206
    Warning (13040): bidirectional pin "GPIO[25]" has no driver File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 206
    Warning (13040): bidirectional pin "GPIO[26]" has no driver File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 206
    Warning (13040): bidirectional pin "GPIO[27]" has no driver File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 206
    Warning (13040): bidirectional pin "GPIO[28]" has no driver File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 206
    Warning (13040): bidirectional pin "GPIO[29]" has no driver File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 206
    Warning (13040): bidirectional pin "GPIO[30]" has no driver File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 206
    Warning (13040): bidirectional pin "GPIO[31]" has no driver File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 206
    Warning (13040): bidirectional pin "GPIO[32]" has no driver File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 206
    Warning (13040): bidirectional pin "GPIO[33]" has no driver File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 206
    Warning (13040): bidirectional pin "GPIO[34]" has no driver File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 206
    Warning (13040): bidirectional pin "GPIO[35]" has no driver File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 206
Info (13000): Registers with preset signals will power-up high File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/I2C_Controller.v Line: 72
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO[11]~synth" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 206
    Warning (13010): Node "GPIO[14]~synth" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 206
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[10]" is stuck at GND File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 146
    Warning (13410): Pin "LEDR[11]" is stuck at GND File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 146
    Warning (13410): Pin "LEDR[12]" is stuck at GND File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 146
    Warning (13410): Pin "LEDR[13]" is stuck at GND File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 146
    Warning (13410): Pin "LEDR[14]" is stuck at GND File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 146
    Warning (13410): Pin "LEDR[15]" is stuck at GND File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 146
    Warning (13410): Pin "LEDR[16]" is stuck at GND File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 146
    Warning (13410): Pin "LEDR[17]" is stuck at GND File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 146
    Warning (13410): Pin "UART_TXD" is stuck at GND File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 148
    Warning (13410): Pin "IRDA_TXD" is stuck at GND File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 151
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 165
    Warning (13410): Pin "FL_ADDR[0]" is stuck at GND File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 168
    Warning (13410): Pin "FL_ADDR[1]" is stuck at GND File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 168
    Warning (13410): Pin "FL_ADDR[2]" is stuck at GND File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 168
    Warning (13410): Pin "FL_ADDR[3]" is stuck at GND File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 168
    Warning (13410): Pin "FL_ADDR[4]" is stuck at GND File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 168
    Warning (13410): Pin "FL_ADDR[5]" is stuck at GND File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 168
    Warning (13410): Pin "FL_ADDR[6]" is stuck at GND File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 168
    Warning (13410): Pin "FL_ADDR[7]" is stuck at GND File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 168
    Warning (13410): Pin "FL_ADDR[8]" is stuck at GND File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 168
    Warning (13410): Pin "FL_ADDR[9]" is stuck at GND File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 168
    Warning (13410): Pin "FL_ADDR[10]" is stuck at GND File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 168
    Warning (13410): Pin "FL_ADDR[11]" is stuck at GND File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 168
    Warning (13410): Pin "FL_ADDR[12]" is stuck at GND File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 168
    Warning (13410): Pin "FL_ADDR[13]" is stuck at GND File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 168
    Warning (13410): Pin "FL_ADDR[14]" is stuck at GND File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 168
    Warning (13410): Pin "FL_ADDR[15]" is stuck at GND File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 168
    Warning (13410): Pin "FL_ADDR[16]" is stuck at GND File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 168
    Warning (13410): Pin "FL_ADDR[17]" is stuck at GND File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 168
    Warning (13410): Pin "FL_ADDR[18]" is stuck at GND File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 168
    Warning (13410): Pin "FL_ADDR[19]" is stuck at GND File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 168
    Warning (13410): Pin "FL_ADDR[20]" is stuck at GND File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 168
    Warning (13410): Pin "FL_ADDR[21]" is stuck at GND File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 168
    Warning (13410): Pin "FL_WE_N" is stuck at GND File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 169
    Warning (13410): Pin "FL_RST_N" is stuck at GND File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 170
    Warning (13410): Pin "FL_OE_N" is stuck at GND File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 171
    Warning (13410): Pin "FL_CE_N" is stuck at GND File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 172
    Warning (13410): Pin "SRAM_ADDR[0]" is stuck at GND File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 175
    Warning (13410): Pin "SRAM_ADDR[1]" is stuck at GND File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 175
    Warning (13410): Pin "SRAM_ADDR[2]" is stuck at GND File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 175
    Warning (13410): Pin "SRAM_ADDR[3]" is stuck at GND File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 175
    Warning (13410): Pin "SRAM_ADDR[4]" is stuck at GND File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 175
    Warning (13410): Pin "SRAM_ADDR[5]" is stuck at GND File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 175
    Warning (13410): Pin "SRAM_ADDR[6]" is stuck at GND File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 175
    Warning (13410): Pin "SRAM_ADDR[7]" is stuck at GND File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 175
    Warning (13410): Pin "SRAM_ADDR[8]" is stuck at GND File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 175
    Warning (13410): Pin "SRAM_ADDR[9]" is stuck at GND File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 175
    Warning (13410): Pin "SRAM_ADDR[10]" is stuck at GND File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 175
    Warning (13410): Pin "SRAM_ADDR[11]" is stuck at GND File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 175
    Warning (13410): Pin "SRAM_ADDR[12]" is stuck at GND File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 175
    Warning (13410): Pin "SRAM_ADDR[13]" is stuck at GND File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 175
    Warning (13410): Pin "SRAM_ADDR[14]" is stuck at GND File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 175
    Warning (13410): Pin "SRAM_ADDR[15]" is stuck at GND File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 175
    Warning (13410): Pin "SRAM_ADDR[16]" is stuck at GND File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 175
    Warning (13410): Pin "SRAM_ADDR[17]" is stuck at GND File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 175
    Warning (13410): Pin "SRAM_UB_N" is stuck at GND File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 176
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 177
    Warning (13410): Pin "SRAM_WE_N" is stuck at GND File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 178
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 179
    Warning (13410): Pin "SRAM_OE_N" is stuck at GND File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 180
    Warning (13410): Pin "TDO" is stuck at GND File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 188
    Warning (13410): Pin "I2C_SCLK" is stuck at GND File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 183
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 194
Warning (14632): Output pin "LEDR[0]" driven by bidirectional pin "GPIO[0]" cannot be tri-stated File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 146
Warning (14632): Output pin "LEDR[1]" driven by bidirectional pin "GPIO[1]" cannot be tri-stated File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 146
Warning (14632): Output pin "LEDR[4]" driven by bidirectional pin "GPIO[2]" cannot be tri-stated File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 146
Warning (14632): Output pin "LEDR[3]" driven by bidirectional pin "GPIO[3]" cannot be tri-stated File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 146
Warning (14632): Output pin "LEDR[5]" driven by bidirectional pin "GPIO[4]" cannot be tri-stated File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 146
Warning (14632): Output pin "LEDR[2]" driven by bidirectional pin "GPIO[5]" cannot be tri-stated File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 146
Warning (14632): Output pin "LEDR[6]" driven by bidirectional pin "GPIO[6]" cannot be tri-stated File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 146
Warning (14632): Output pin "LEDR[7]" driven by bidirectional pin "GPIO[7]" cannot be tri-stated File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 146
Warning (14632): Output pin "LEDR[8]" driven by bidirectional pin "GPIO[8]" cannot be tri-stated File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 146
Warning (14632): Output pin "LEDR[9]" driven by bidirectional pin "GPIO[9]" cannot be tri-stated File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 146
Info (17049): 28 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 9 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_27" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 128
    Warning (15610): No output dependent on input pin "EXT_CLOCK" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 130
    Warning (15610): No output dependent on input pin "SW[16]" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 134
    Warning (15610): No output dependent on input pin "SW[17]" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 134
    Warning (15610): No output dependent on input pin "UART_RXD" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 149
    Warning (15610): No output dependent on input pin "IRDA_RXD" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 152
    Warning (15610): No output dependent on input pin "TDI" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 185
    Warning (15610): No output dependent on input pin "TCK" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 186
    Warning (15610): No output dependent on input pin "TCS" File: C:/Users/William/Downloads/TRDB_DC2_v2.1/TRDB_DC2_v2.1/DE2/DE2_with_VGA/DE2_CCD/DE2_CCD.v Line: 187
Info (21057): Implemented 1870 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 30 input pins
    Info (21059): Implemented 187 output pins
    Info (21060): Implemented 77 bidirectional pins
    Info (21061): Implemented 1493 logic cells
    Info (21064): Implemented 82 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 230 warnings
    Info: Peak virtual memory: 660 megabytes
    Info: Processing ended: Mon Apr 17 17:38:57 2017
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:28


