0.6
2019.2
Nov  6 2019
21:57:16
D:/data/logic_design_lab/labs/lab8/exp_3/exp_3.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/data/logic_design_lab/labs/lab8/exp_3/exp_3.srcs/sim_1/new/controller_tb.v,1651332950,verilog,,,,controller_tb,,,,,,,,
D:/data/logic_design_lab/labs/lab8/exp_3/exp_3.srcs/sim_1/new/validator_tb.v,1651290866,verilog,,,,validator_tb,,,,,,,,
D:/data/logic_design_lab/labs/lab8/exp_3/exp_3.srcs/sources_1/new/OnePulse.v,1651329904,verilog,,D:/data/logic_design_lab/labs/lab8/exp_3/exp_3.srcs/sources_1/new/controller.v,D:/data/logic_design_lab/labs/lab8/exp_3/exp_3.srcs/sources_1/new/global.v,OnePulse,,,,,,,,
D:/data/logic_design_lab/labs/lab8/exp_3/exp_3.srcs/sources_1/new/controller.v,1651334690,verilog,,D:/data/logic_design_lab/labs/lab8/exp_3/exp_3.srcs/sources_1/new/is_num.v,D:/data/logic_design_lab/labs/lab8/exp_3/exp_3.srcs/sources_1/new/global.v,controller,,,,,,,,
D:/data/logic_design_lab/labs/lab8/exp_3/exp_3.srcs/sources_1/new/global.v,1651318938,verilog,,,,,,,,,,,,
D:/data/logic_design_lab/labs/lab8/exp_3/exp_3.srcs/sources_1/new/is_num.v,1651302117,verilog,,D:/data/logic_design_lab/labs/lab8/exp_3/exp_3.srcs/sources_1/new/symbol_to_binary.v,D:/data/logic_design_lab/labs/lab8/exp_3/exp_3.srcs/sources_1/new/global.v,num_checker,,,,,,,,
D:/data/logic_design_lab/labs/lab8/exp_3/exp_3.srcs/sources_1/new/symbol_to_binary.v,1651140578,verilog,,D:/data/logic_design_lab/labs/lab8/exp_3/exp_3.srcs/sources_1/new/validator.v,D:/data/logic_design_lab/labs/lab8/exp_3/exp_3.srcs/sources_1/new/global.v,symbol_to_binary,,,,,,,,
D:/data/logic_design_lab/labs/lab8/exp_3/exp_3.srcs/sources_1/new/validator.v,1651299980,verilog,,D:/data/logic_design_lab/labs/lab8/exp_3/exp_3.srcs/sim_1/new/controller_tb.v,D:/data/logic_design_lab/labs/lab8/exp_3/exp_3.srcs/sources_1/new/global.v,validator,,,,,,,,
