{
  "design": {
    "design_info": {
      "boundary_crc": "0x264EE2B0264EE2B0",
      "device": "xc7a100tcsg324-1",
      "name": "design_1",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.2",
      "validated": "true"
    },
    "design_tree": {
      "xup_inv_0": "",
      "xup_inv_1": "",
      "xup_and2_0": "",
      "xup_and2_1": "",
      "xup_or2_0": ""
    },
    "ports": {
      "SW0": {
        "direction": "I"
      },
      "LD0": {
        "direction": "O"
      },
      "SW1": {
        "direction": "I"
      },
      "SW2": {
        "direction": "I"
      },
      "SW3": {
        "direction": "I"
      },
      "LD2": {
        "direction": "O"
      },
      "LD1": {
        "direction": "O"
      },
      "LD3": {
        "direction": "O"
      },
      "SW4": {
        "direction": "I"
      },
      "SW5": {
        "direction": "I"
      },
      "SW6": {
        "direction": "I"
      },
      "SW7": {
        "direction": "I"
      },
      "LD4": {
        "direction": "O"
      },
      "LD5": {
        "direction": "O"
      },
      "LD6": {
        "direction": "O"
      },
      "LD7": {
        "direction": "O"
      }
    },
    "components": {
      "xup_inv_0": {
        "vlnv": "xilinx.com:xup:xup_inv:1.0",
        "xci_name": "design_1_xup_inv_0_0"
      },
      "xup_inv_1": {
        "vlnv": "xilinx.com:xup:xup_inv:1.0",
        "xci_name": "design_1_xup_inv_1_0"
      },
      "xup_and2_0": {
        "vlnv": "xilinx.com:xup:xup_and2:1.0",
        "xci_name": "design_1_xup_and2_0_0"
      },
      "xup_and2_1": {
        "vlnv": "xilinx.com:xup:xup_and2:1.0",
        "xci_name": "design_1_xup_and2_0_1"
      },
      "xup_or2_0": {
        "vlnv": "xilinx.com:xup:xup_or2:1.0",
        "xci_name": "design_1_xup_or2_0_0"
      }
    },
    "nets": {
      "a_0_1": {
        "ports": [
          "SW0",
          "xup_inv_0/a"
        ]
      },
      "xup_inv_0_y": {
        "ports": [
          "xup_inv_0/y",
          "LD0"
        ]
      },
      "xup_and2_0_y": {
        "ports": [
          "xup_and2_0/y",
          "xup_or2_0/a",
          "LD1"
        ]
      },
      "xup_and2_1_y": {
        "ports": [
          "xup_and2_1/y",
          "xup_or2_0/b",
          "LD3"
        ]
      },
      "xup_inv_1_y": {
        "ports": [
          "xup_inv_1/y",
          "xup_and2_0/b"
        ]
      },
      "a_0_2": {
        "ports": [
          "SW1",
          "xup_and2_0/a"
        ]
      },
      "a_1_1": {
        "ports": [
          "SW2",
          "xup_inv_1/a",
          "xup_and2_1/a"
        ]
      },
      "b_0_1": {
        "ports": [
          "SW3",
          "xup_and2_1/b"
        ]
      },
      "xup_or2_0_y": {
        "ports": [
          "xup_or2_0/y",
          "LD2"
        ]
      },
      "SW4_1": {
        "ports": [
          "SW4",
          "LD4"
        ]
      },
      "SW5_1": {
        "ports": [
          "SW5",
          "LD5"
        ]
      },
      "SW6_1": {
        "ports": [
          "SW6",
          "LD6"
        ]
      },
      "SW7_1": {
        "ports": [
          "SW7",
          "LD7"
        ]
      }
    }
  }
}