
STM32F4_FC_DEV.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001718  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000018  080018a0  080018a0  000118a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080018b8  080018b8  00020004  2**0
                  CONTENTS
  4 .ARM          00000008  080018b8  080018b8  000118b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080018c0  080018c0  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080018c0  080018c0  000118c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080018c4  080018c4  000118c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000004  20000000  080018c8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020004  2**0
                  CONTENTS
 10 .bss          0000001c  20000004  20000004  00020004  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000020  20000020  00020004  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 13 .debug_info   00003fcd  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000f0b  00000000  00000000  00024001  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000500  00000000  00000000  00024f10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000468  00000000  00000000  00025410  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00018e43  00000000  00000000  00025878  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000040a9  00000000  00000000  0003e6bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008b42c  00000000  00000000  00042764  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  000cdb90  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000130c  00000000  00000000  000cdbe0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000004 	.word	0x20000004
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08001888 	.word	0x08001888

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000008 	.word	0x20000008
 80001c4:	08001888 	.word	0x08001888

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80001dc:	f000 b974 	b.w	80004c8 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	4604      	mov	r4, r0
 8000200:	468e      	mov	lr, r1
 8000202:	2b00      	cmp	r3, #0
 8000204:	d14d      	bne.n	80002a2 <__udivmoddi4+0xaa>
 8000206:	428a      	cmp	r2, r1
 8000208:	4694      	mov	ip, r2
 800020a:	d969      	bls.n	80002e0 <__udivmoddi4+0xe8>
 800020c:	fab2 f282 	clz	r2, r2
 8000210:	b152      	cbz	r2, 8000228 <__udivmoddi4+0x30>
 8000212:	fa01 f302 	lsl.w	r3, r1, r2
 8000216:	f1c2 0120 	rsb	r1, r2, #32
 800021a:	fa20 f101 	lsr.w	r1, r0, r1
 800021e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000222:	ea41 0e03 	orr.w	lr, r1, r3
 8000226:	4094      	lsls	r4, r2
 8000228:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800022c:	0c21      	lsrs	r1, r4, #16
 800022e:	fbbe f6f8 	udiv	r6, lr, r8
 8000232:	fa1f f78c 	uxth.w	r7, ip
 8000236:	fb08 e316 	mls	r3, r8, r6, lr
 800023a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800023e:	fb06 f107 	mul.w	r1, r6, r7
 8000242:	4299      	cmp	r1, r3
 8000244:	d90a      	bls.n	800025c <__udivmoddi4+0x64>
 8000246:	eb1c 0303 	adds.w	r3, ip, r3
 800024a:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 800024e:	f080 811f 	bcs.w	8000490 <__udivmoddi4+0x298>
 8000252:	4299      	cmp	r1, r3
 8000254:	f240 811c 	bls.w	8000490 <__udivmoddi4+0x298>
 8000258:	3e02      	subs	r6, #2
 800025a:	4463      	add	r3, ip
 800025c:	1a5b      	subs	r3, r3, r1
 800025e:	b2a4      	uxth	r4, r4
 8000260:	fbb3 f0f8 	udiv	r0, r3, r8
 8000264:	fb08 3310 	mls	r3, r8, r0, r3
 8000268:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800026c:	fb00 f707 	mul.w	r7, r0, r7
 8000270:	42a7      	cmp	r7, r4
 8000272:	d90a      	bls.n	800028a <__udivmoddi4+0x92>
 8000274:	eb1c 0404 	adds.w	r4, ip, r4
 8000278:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800027c:	f080 810a 	bcs.w	8000494 <__udivmoddi4+0x29c>
 8000280:	42a7      	cmp	r7, r4
 8000282:	f240 8107 	bls.w	8000494 <__udivmoddi4+0x29c>
 8000286:	4464      	add	r4, ip
 8000288:	3802      	subs	r0, #2
 800028a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800028e:	1be4      	subs	r4, r4, r7
 8000290:	2600      	movs	r6, #0
 8000292:	b11d      	cbz	r5, 800029c <__udivmoddi4+0xa4>
 8000294:	40d4      	lsrs	r4, r2
 8000296:	2300      	movs	r3, #0
 8000298:	e9c5 4300 	strd	r4, r3, [r5]
 800029c:	4631      	mov	r1, r6
 800029e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d909      	bls.n	80002ba <__udivmoddi4+0xc2>
 80002a6:	2d00      	cmp	r5, #0
 80002a8:	f000 80ef 	beq.w	800048a <__udivmoddi4+0x292>
 80002ac:	2600      	movs	r6, #0
 80002ae:	e9c5 0100 	strd	r0, r1, [r5]
 80002b2:	4630      	mov	r0, r6
 80002b4:	4631      	mov	r1, r6
 80002b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ba:	fab3 f683 	clz	r6, r3
 80002be:	2e00      	cmp	r6, #0
 80002c0:	d14a      	bne.n	8000358 <__udivmoddi4+0x160>
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d302      	bcc.n	80002cc <__udivmoddi4+0xd4>
 80002c6:	4282      	cmp	r2, r0
 80002c8:	f200 80f9 	bhi.w	80004be <__udivmoddi4+0x2c6>
 80002cc:	1a84      	subs	r4, r0, r2
 80002ce:	eb61 0303 	sbc.w	r3, r1, r3
 80002d2:	2001      	movs	r0, #1
 80002d4:	469e      	mov	lr, r3
 80002d6:	2d00      	cmp	r5, #0
 80002d8:	d0e0      	beq.n	800029c <__udivmoddi4+0xa4>
 80002da:	e9c5 4e00 	strd	r4, lr, [r5]
 80002de:	e7dd      	b.n	800029c <__udivmoddi4+0xa4>
 80002e0:	b902      	cbnz	r2, 80002e4 <__udivmoddi4+0xec>
 80002e2:	deff      	udf	#255	; 0xff
 80002e4:	fab2 f282 	clz	r2, r2
 80002e8:	2a00      	cmp	r2, #0
 80002ea:	f040 8092 	bne.w	8000412 <__udivmoddi4+0x21a>
 80002ee:	eba1 010c 	sub.w	r1, r1, ip
 80002f2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002f6:	fa1f fe8c 	uxth.w	lr, ip
 80002fa:	2601      	movs	r6, #1
 80002fc:	0c20      	lsrs	r0, r4, #16
 80002fe:	fbb1 f3f7 	udiv	r3, r1, r7
 8000302:	fb07 1113 	mls	r1, r7, r3, r1
 8000306:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800030a:	fb0e f003 	mul.w	r0, lr, r3
 800030e:	4288      	cmp	r0, r1
 8000310:	d908      	bls.n	8000324 <__udivmoddi4+0x12c>
 8000312:	eb1c 0101 	adds.w	r1, ip, r1
 8000316:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 800031a:	d202      	bcs.n	8000322 <__udivmoddi4+0x12a>
 800031c:	4288      	cmp	r0, r1
 800031e:	f200 80cb 	bhi.w	80004b8 <__udivmoddi4+0x2c0>
 8000322:	4643      	mov	r3, r8
 8000324:	1a09      	subs	r1, r1, r0
 8000326:	b2a4      	uxth	r4, r4
 8000328:	fbb1 f0f7 	udiv	r0, r1, r7
 800032c:	fb07 1110 	mls	r1, r7, r0, r1
 8000330:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000334:	fb0e fe00 	mul.w	lr, lr, r0
 8000338:	45a6      	cmp	lr, r4
 800033a:	d908      	bls.n	800034e <__udivmoddi4+0x156>
 800033c:	eb1c 0404 	adds.w	r4, ip, r4
 8000340:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000344:	d202      	bcs.n	800034c <__udivmoddi4+0x154>
 8000346:	45a6      	cmp	lr, r4
 8000348:	f200 80bb 	bhi.w	80004c2 <__udivmoddi4+0x2ca>
 800034c:	4608      	mov	r0, r1
 800034e:	eba4 040e 	sub.w	r4, r4, lr
 8000352:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000356:	e79c      	b.n	8000292 <__udivmoddi4+0x9a>
 8000358:	f1c6 0720 	rsb	r7, r6, #32
 800035c:	40b3      	lsls	r3, r6
 800035e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000362:	ea4c 0c03 	orr.w	ip, ip, r3
 8000366:	fa20 f407 	lsr.w	r4, r0, r7
 800036a:	fa01 f306 	lsl.w	r3, r1, r6
 800036e:	431c      	orrs	r4, r3
 8000370:	40f9      	lsrs	r1, r7
 8000372:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000376:	fa00 f306 	lsl.w	r3, r0, r6
 800037a:	fbb1 f8f9 	udiv	r8, r1, r9
 800037e:	0c20      	lsrs	r0, r4, #16
 8000380:	fa1f fe8c 	uxth.w	lr, ip
 8000384:	fb09 1118 	mls	r1, r9, r8, r1
 8000388:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800038c:	fb08 f00e 	mul.w	r0, r8, lr
 8000390:	4288      	cmp	r0, r1
 8000392:	fa02 f206 	lsl.w	r2, r2, r6
 8000396:	d90b      	bls.n	80003b0 <__udivmoddi4+0x1b8>
 8000398:	eb1c 0101 	adds.w	r1, ip, r1
 800039c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 80003a0:	f080 8088 	bcs.w	80004b4 <__udivmoddi4+0x2bc>
 80003a4:	4288      	cmp	r0, r1
 80003a6:	f240 8085 	bls.w	80004b4 <__udivmoddi4+0x2bc>
 80003aa:	f1a8 0802 	sub.w	r8, r8, #2
 80003ae:	4461      	add	r1, ip
 80003b0:	1a09      	subs	r1, r1, r0
 80003b2:	b2a4      	uxth	r4, r4
 80003b4:	fbb1 f0f9 	udiv	r0, r1, r9
 80003b8:	fb09 1110 	mls	r1, r9, r0, r1
 80003bc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80003c0:	fb00 fe0e 	mul.w	lr, r0, lr
 80003c4:	458e      	cmp	lr, r1
 80003c6:	d908      	bls.n	80003da <__udivmoddi4+0x1e2>
 80003c8:	eb1c 0101 	adds.w	r1, ip, r1
 80003cc:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 80003d0:	d26c      	bcs.n	80004ac <__udivmoddi4+0x2b4>
 80003d2:	458e      	cmp	lr, r1
 80003d4:	d96a      	bls.n	80004ac <__udivmoddi4+0x2b4>
 80003d6:	3802      	subs	r0, #2
 80003d8:	4461      	add	r1, ip
 80003da:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80003de:	fba0 9402 	umull	r9, r4, r0, r2
 80003e2:	eba1 010e 	sub.w	r1, r1, lr
 80003e6:	42a1      	cmp	r1, r4
 80003e8:	46c8      	mov	r8, r9
 80003ea:	46a6      	mov	lr, r4
 80003ec:	d356      	bcc.n	800049c <__udivmoddi4+0x2a4>
 80003ee:	d053      	beq.n	8000498 <__udivmoddi4+0x2a0>
 80003f0:	b15d      	cbz	r5, 800040a <__udivmoddi4+0x212>
 80003f2:	ebb3 0208 	subs.w	r2, r3, r8
 80003f6:	eb61 010e 	sbc.w	r1, r1, lr
 80003fa:	fa01 f707 	lsl.w	r7, r1, r7
 80003fe:	fa22 f306 	lsr.w	r3, r2, r6
 8000402:	40f1      	lsrs	r1, r6
 8000404:	431f      	orrs	r7, r3
 8000406:	e9c5 7100 	strd	r7, r1, [r5]
 800040a:	2600      	movs	r6, #0
 800040c:	4631      	mov	r1, r6
 800040e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000412:	f1c2 0320 	rsb	r3, r2, #32
 8000416:	40d8      	lsrs	r0, r3
 8000418:	fa0c fc02 	lsl.w	ip, ip, r2
 800041c:	fa21 f303 	lsr.w	r3, r1, r3
 8000420:	4091      	lsls	r1, r2
 8000422:	4301      	orrs	r1, r0
 8000424:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000428:	fa1f fe8c 	uxth.w	lr, ip
 800042c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000430:	fb07 3610 	mls	r6, r7, r0, r3
 8000434:	0c0b      	lsrs	r3, r1, #16
 8000436:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800043a:	fb00 f60e 	mul.w	r6, r0, lr
 800043e:	429e      	cmp	r6, r3
 8000440:	fa04 f402 	lsl.w	r4, r4, r2
 8000444:	d908      	bls.n	8000458 <__udivmoddi4+0x260>
 8000446:	eb1c 0303 	adds.w	r3, ip, r3
 800044a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 800044e:	d22f      	bcs.n	80004b0 <__udivmoddi4+0x2b8>
 8000450:	429e      	cmp	r6, r3
 8000452:	d92d      	bls.n	80004b0 <__udivmoddi4+0x2b8>
 8000454:	3802      	subs	r0, #2
 8000456:	4463      	add	r3, ip
 8000458:	1b9b      	subs	r3, r3, r6
 800045a:	b289      	uxth	r1, r1
 800045c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000460:	fb07 3316 	mls	r3, r7, r6, r3
 8000464:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000468:	fb06 f30e 	mul.w	r3, r6, lr
 800046c:	428b      	cmp	r3, r1
 800046e:	d908      	bls.n	8000482 <__udivmoddi4+0x28a>
 8000470:	eb1c 0101 	adds.w	r1, ip, r1
 8000474:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000478:	d216      	bcs.n	80004a8 <__udivmoddi4+0x2b0>
 800047a:	428b      	cmp	r3, r1
 800047c:	d914      	bls.n	80004a8 <__udivmoddi4+0x2b0>
 800047e:	3e02      	subs	r6, #2
 8000480:	4461      	add	r1, ip
 8000482:	1ac9      	subs	r1, r1, r3
 8000484:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000488:	e738      	b.n	80002fc <__udivmoddi4+0x104>
 800048a:	462e      	mov	r6, r5
 800048c:	4628      	mov	r0, r5
 800048e:	e705      	b.n	800029c <__udivmoddi4+0xa4>
 8000490:	4606      	mov	r6, r0
 8000492:	e6e3      	b.n	800025c <__udivmoddi4+0x64>
 8000494:	4618      	mov	r0, r3
 8000496:	e6f8      	b.n	800028a <__udivmoddi4+0x92>
 8000498:	454b      	cmp	r3, r9
 800049a:	d2a9      	bcs.n	80003f0 <__udivmoddi4+0x1f8>
 800049c:	ebb9 0802 	subs.w	r8, r9, r2
 80004a0:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004a4:	3801      	subs	r0, #1
 80004a6:	e7a3      	b.n	80003f0 <__udivmoddi4+0x1f8>
 80004a8:	4646      	mov	r6, r8
 80004aa:	e7ea      	b.n	8000482 <__udivmoddi4+0x28a>
 80004ac:	4620      	mov	r0, r4
 80004ae:	e794      	b.n	80003da <__udivmoddi4+0x1e2>
 80004b0:	4640      	mov	r0, r8
 80004b2:	e7d1      	b.n	8000458 <__udivmoddi4+0x260>
 80004b4:	46d0      	mov	r8, sl
 80004b6:	e77b      	b.n	80003b0 <__udivmoddi4+0x1b8>
 80004b8:	3b02      	subs	r3, #2
 80004ba:	4461      	add	r1, ip
 80004bc:	e732      	b.n	8000324 <__udivmoddi4+0x12c>
 80004be:	4630      	mov	r0, r6
 80004c0:	e709      	b.n	80002d6 <__udivmoddi4+0xde>
 80004c2:	4464      	add	r4, ip
 80004c4:	3802      	subs	r0, #2
 80004c6:	e742      	b.n	800034e <__udivmoddi4+0x156>

080004c8 <__aeabi_idiv0>:
 80004c8:	4770      	bx	lr
 80004ca:	bf00      	nop

080004cc <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 80004cc:	b480      	push	{r7}
 80004ce:	b085      	sub	sp, #20
 80004d0:	af00      	add	r7, sp, #0
 80004d2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 80004d4:	4b08      	ldr	r3, [pc, #32]	; (80004f8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80004d6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80004d8:	4907      	ldr	r1, [pc, #28]	; (80004f8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80004da:	687b      	ldr	r3, [r7, #4]
 80004dc:	4313      	orrs	r3, r2
 80004de:	630b      	str	r3, [r1, #48]	; 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80004e0:	4b05      	ldr	r3, [pc, #20]	; (80004f8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80004e2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80004e4:	687b      	ldr	r3, [r7, #4]
 80004e6:	4013      	ands	r3, r2
 80004e8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80004ea:	68fb      	ldr	r3, [r7, #12]
}
 80004ec:	bf00      	nop
 80004ee:	3714      	adds	r7, #20
 80004f0:	46bd      	mov	sp, r7
 80004f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004f6:	4770      	bx	lr
 80004f8:	40023800 	.word	0x40023800

080004fc <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80004fc:	b480      	push	{r7}
 80004fe:	b083      	sub	sp, #12
 8000500:	af00      	add	r7, sp, #0
 8000502:	6078      	str	r0, [r7, #4]
 8000504:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8000506:	683b      	ldr	r3, [r7, #0]
 8000508:	041a      	lsls	r2, r3, #16
 800050a:	687b      	ldr	r3, [r7, #4]
 800050c:	619a      	str	r2, [r3, #24]
}
 800050e:	bf00      	nop
 8000510:	370c      	adds	r7, #12
 8000512:	46bd      	mov	sp, r7
 8000514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000518:	4770      	bx	lr
	...

0800051c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800051c:	b580      	push	{r7, lr}
 800051e:	b086      	sub	sp, #24
 8000520:	af00      	add	r7, sp, #0

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000522:	463b      	mov	r3, r7
 8000524:	2200      	movs	r2, #0
 8000526:	601a      	str	r2, [r3, #0]
 8000528:	605a      	str	r2, [r3, #4]
 800052a:	609a      	str	r2, [r3, #8]
 800052c:	60da      	str	r2, [r3, #12]
 800052e:	611a      	str	r2, [r3, #16]
 8000530:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOH);
 8000532:	2080      	movs	r0, #128	; 0x80
 8000534:	f7ff ffca 	bl	80004cc <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8000538:	2004      	movs	r0, #4
 800053a:	f7ff ffc7 	bl	80004cc <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 800053e:	2002      	movs	r0, #2
 8000540:	f7ff ffc4 	bl	80004cc <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOB, LL_GPIO_PIN_5);
 8000544:	2120      	movs	r1, #32
 8000546:	480b      	ldr	r0, [pc, #44]	; (8000574 <MX_GPIO_Init+0x58>)
 8000548:	f7ff ffd8 	bl	80004fc <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = LL_GPIO_PIN_5;
 800054c:	2320      	movs	r3, #32
 800054e:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000550:	2301      	movs	r3, #1
 8000552:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000554:	2300      	movs	r3, #0
 8000556:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000558:	2300      	movs	r3, #0
 800055a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800055c:	2300      	movs	r3, #0
 800055e:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000560:	463b      	mov	r3, r7
 8000562:	4619      	mov	r1, r3
 8000564:	4803      	ldr	r0, [pc, #12]	; (8000574 <MX_GPIO_Init+0x58>)
 8000566:	f000 fc79 	bl	8000e5c <LL_GPIO_Init>

}
 800056a:	bf00      	nop
 800056c:	3718      	adds	r7, #24
 800056e:	46bd      	mov	sp, r7
 8000570:	bd80      	pop	{r7, pc}
 8000572:	bf00      	nop
 8000574:	40020400 	.word	0x40020400

08000578 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000578:	b480      	push	{r7}
 800057a:	b085      	sub	sp, #20
 800057c:	af00      	add	r7, sp, #0
 800057e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	f003 0307 	and.w	r3, r3, #7
 8000586:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000588:	4b0c      	ldr	r3, [pc, #48]	; (80005bc <__NVIC_SetPriorityGrouping+0x44>)
 800058a:	68db      	ldr	r3, [r3, #12]
 800058c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800058e:	68ba      	ldr	r2, [r7, #8]
 8000590:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000594:	4013      	ands	r3, r2
 8000596:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000598:	68fb      	ldr	r3, [r7, #12]
 800059a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800059c:	68bb      	ldr	r3, [r7, #8]
 800059e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80005a0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80005a4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80005a8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80005aa:	4a04      	ldr	r2, [pc, #16]	; (80005bc <__NVIC_SetPriorityGrouping+0x44>)
 80005ac:	68bb      	ldr	r3, [r7, #8]
 80005ae:	60d3      	str	r3, [r2, #12]
}
 80005b0:	bf00      	nop
 80005b2:	3714      	adds	r7, #20
 80005b4:	46bd      	mov	sp, r7
 80005b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ba:	4770      	bx	lr
 80005bc:	e000ed00 	.word	0xe000ed00

080005c0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80005c0:	b480      	push	{r7}
 80005c2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80005c4:	4b04      	ldr	r3, [pc, #16]	; (80005d8 <__NVIC_GetPriorityGrouping+0x18>)
 80005c6:	68db      	ldr	r3, [r3, #12]
 80005c8:	0a1b      	lsrs	r3, r3, #8
 80005ca:	f003 0307 	and.w	r3, r3, #7
}
 80005ce:	4618      	mov	r0, r3
 80005d0:	46bd      	mov	sp, r7
 80005d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d6:	4770      	bx	lr
 80005d8:	e000ed00 	.word	0xe000ed00

080005dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80005dc:	b480      	push	{r7}
 80005de:	b083      	sub	sp, #12
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	4603      	mov	r3, r0
 80005e4:	6039      	str	r1, [r7, #0]
 80005e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80005e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005ec:	2b00      	cmp	r3, #0
 80005ee:	db0a      	blt.n	8000606 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005f0:	683b      	ldr	r3, [r7, #0]
 80005f2:	b2da      	uxtb	r2, r3
 80005f4:	490c      	ldr	r1, [pc, #48]	; (8000628 <__NVIC_SetPriority+0x4c>)
 80005f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005fa:	0112      	lsls	r2, r2, #4
 80005fc:	b2d2      	uxtb	r2, r2
 80005fe:	440b      	add	r3, r1
 8000600:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000604:	e00a      	b.n	800061c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000606:	683b      	ldr	r3, [r7, #0]
 8000608:	b2da      	uxtb	r2, r3
 800060a:	4908      	ldr	r1, [pc, #32]	; (800062c <__NVIC_SetPriority+0x50>)
 800060c:	79fb      	ldrb	r3, [r7, #7]
 800060e:	f003 030f 	and.w	r3, r3, #15
 8000612:	3b04      	subs	r3, #4
 8000614:	0112      	lsls	r2, r2, #4
 8000616:	b2d2      	uxtb	r2, r2
 8000618:	440b      	add	r3, r1
 800061a:	761a      	strb	r2, [r3, #24]
}
 800061c:	bf00      	nop
 800061e:	370c      	adds	r7, #12
 8000620:	46bd      	mov	sp, r7
 8000622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000626:	4770      	bx	lr
 8000628:	e000e100 	.word	0xe000e100
 800062c:	e000ed00 	.word	0xe000ed00

08000630 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000630:	b480      	push	{r7}
 8000632:	b089      	sub	sp, #36	; 0x24
 8000634:	af00      	add	r7, sp, #0
 8000636:	60f8      	str	r0, [r7, #12]
 8000638:	60b9      	str	r1, [r7, #8]
 800063a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800063c:	68fb      	ldr	r3, [r7, #12]
 800063e:	f003 0307 	and.w	r3, r3, #7
 8000642:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000644:	69fb      	ldr	r3, [r7, #28]
 8000646:	f1c3 0307 	rsb	r3, r3, #7
 800064a:	2b04      	cmp	r3, #4
 800064c:	bf28      	it	cs
 800064e:	2304      	movcs	r3, #4
 8000650:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000652:	69fb      	ldr	r3, [r7, #28]
 8000654:	3304      	adds	r3, #4
 8000656:	2b06      	cmp	r3, #6
 8000658:	d902      	bls.n	8000660 <NVIC_EncodePriority+0x30>
 800065a:	69fb      	ldr	r3, [r7, #28]
 800065c:	3b03      	subs	r3, #3
 800065e:	e000      	b.n	8000662 <NVIC_EncodePriority+0x32>
 8000660:	2300      	movs	r3, #0
 8000662:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000664:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000668:	69bb      	ldr	r3, [r7, #24]
 800066a:	fa02 f303 	lsl.w	r3, r2, r3
 800066e:	43da      	mvns	r2, r3
 8000670:	68bb      	ldr	r3, [r7, #8]
 8000672:	401a      	ands	r2, r3
 8000674:	697b      	ldr	r3, [r7, #20]
 8000676:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000678:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800067c:	697b      	ldr	r3, [r7, #20]
 800067e:	fa01 f303 	lsl.w	r3, r1, r3
 8000682:	43d9      	mvns	r1, r3
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000688:	4313      	orrs	r3, r2
         );
}
 800068a:	4618      	mov	r0, r3
 800068c:	3724      	adds	r7, #36	; 0x24
 800068e:	46bd      	mov	sp, r7
 8000690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000694:	4770      	bx	lr
	...

08000698 <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
 8000698:	b480      	push	{r7}
 800069a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 800069c:	4b05      	ldr	r3, [pc, #20]	; (80006b4 <LL_RCC_HSE_Enable+0x1c>)
 800069e:	681b      	ldr	r3, [r3, #0]
 80006a0:	4a04      	ldr	r2, [pc, #16]	; (80006b4 <LL_RCC_HSE_Enable+0x1c>)
 80006a2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80006a6:	6013      	str	r3, [r2, #0]
}
 80006a8:	bf00      	nop
 80006aa:	46bd      	mov	sp, r7
 80006ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b0:	4770      	bx	lr
 80006b2:	bf00      	nop
 80006b4:	40023800 	.word	0x40023800

080006b8 <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 80006b8:	b480      	push	{r7}
 80006ba:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY));
 80006bc:	4b07      	ldr	r3, [pc, #28]	; (80006dc <LL_RCC_HSE_IsReady+0x24>)
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80006c4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80006c8:	bf0c      	ite	eq
 80006ca:	2301      	moveq	r3, #1
 80006cc:	2300      	movne	r3, #0
 80006ce:	b2db      	uxtb	r3, r3
}
 80006d0:	4618      	mov	r0, r3
 80006d2:	46bd      	mov	sp, r7
 80006d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d8:	4770      	bx	lr
 80006da:	bf00      	nop
 80006dc:	40023800 	.word	0x40023800

080006e0 <LL_RCC_SetSysClkSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 80006e0:	b480      	push	{r7}
 80006e2:	b083      	sub	sp, #12
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80006e8:	4b06      	ldr	r3, [pc, #24]	; (8000704 <LL_RCC_SetSysClkSource+0x24>)
 80006ea:	689b      	ldr	r3, [r3, #8]
 80006ec:	f023 0203 	bic.w	r2, r3, #3
 80006f0:	4904      	ldr	r1, [pc, #16]	; (8000704 <LL_RCC_SetSysClkSource+0x24>)
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	4313      	orrs	r3, r2
 80006f6:	608b      	str	r3, [r1, #8]
}
 80006f8:	bf00      	nop
 80006fa:	370c      	adds	r7, #12
 80006fc:	46bd      	mov	sp, r7
 80006fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000702:	4770      	bx	lr
 8000704:	40023800 	.word	0x40023800

08000708 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8000708:	b480      	push	{r7}
 800070a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800070c:	4b04      	ldr	r3, [pc, #16]	; (8000720 <LL_RCC_GetSysClkSource+0x18>)
 800070e:	689b      	ldr	r3, [r3, #8]
 8000710:	f003 030c 	and.w	r3, r3, #12
}
 8000714:	4618      	mov	r0, r3
 8000716:	46bd      	mov	sp, r7
 8000718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800071c:	4770      	bx	lr
 800071e:	bf00      	nop
 8000720:	40023800 	.word	0x40023800

08000724 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8000724:	b480      	push	{r7}
 8000726:	b083      	sub	sp, #12
 8000728:	af00      	add	r7, sp, #0
 800072a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 800072c:	4b06      	ldr	r3, [pc, #24]	; (8000748 <LL_RCC_SetAHBPrescaler+0x24>)
 800072e:	689b      	ldr	r3, [r3, #8]
 8000730:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000734:	4904      	ldr	r1, [pc, #16]	; (8000748 <LL_RCC_SetAHBPrescaler+0x24>)
 8000736:	687b      	ldr	r3, [r7, #4]
 8000738:	4313      	orrs	r3, r2
 800073a:	608b      	str	r3, [r1, #8]
}
 800073c:	bf00      	nop
 800073e:	370c      	adds	r7, #12
 8000740:	46bd      	mov	sp, r7
 8000742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000746:	4770      	bx	lr
 8000748:	40023800 	.word	0x40023800

0800074c <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 800074c:	b480      	push	{r7}
 800074e:	b083      	sub	sp, #12
 8000750:	af00      	add	r7, sp, #0
 8000752:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8000754:	4b06      	ldr	r3, [pc, #24]	; (8000770 <LL_RCC_SetAPB1Prescaler+0x24>)
 8000756:	689b      	ldr	r3, [r3, #8]
 8000758:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800075c:	4904      	ldr	r1, [pc, #16]	; (8000770 <LL_RCC_SetAPB1Prescaler+0x24>)
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	4313      	orrs	r3, r2
 8000762:	608b      	str	r3, [r1, #8]
}
 8000764:	bf00      	nop
 8000766:	370c      	adds	r7, #12
 8000768:	46bd      	mov	sp, r7
 800076a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800076e:	4770      	bx	lr
 8000770:	40023800 	.word	0x40023800

08000774 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8000774:	b480      	push	{r7}
 8000776:	b083      	sub	sp, #12
 8000778:	af00      	add	r7, sp, #0
 800077a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 800077c:	4b06      	ldr	r3, [pc, #24]	; (8000798 <LL_RCC_SetAPB2Prescaler+0x24>)
 800077e:	689b      	ldr	r3, [r3, #8]
 8000780:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8000784:	4904      	ldr	r1, [pc, #16]	; (8000798 <LL_RCC_SetAPB2Prescaler+0x24>)
 8000786:	687b      	ldr	r3, [r7, #4]
 8000788:	4313      	orrs	r3, r2
 800078a:	608b      	str	r3, [r1, #8]
}
 800078c:	bf00      	nop
 800078e:	370c      	adds	r7, #12
 8000790:	46bd      	mov	sp, r7
 8000792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000796:	4770      	bx	lr
 8000798:	40023800 	.word	0x40023800

0800079c <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 800079c:	b480      	push	{r7}
 800079e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 80007a0:	4b05      	ldr	r3, [pc, #20]	; (80007b8 <LL_RCC_PLL_Enable+0x1c>)
 80007a2:	681b      	ldr	r3, [r3, #0]
 80007a4:	4a04      	ldr	r2, [pc, #16]	; (80007b8 <LL_RCC_PLL_Enable+0x1c>)
 80007a6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80007aa:	6013      	str	r3, [r2, #0]
}
 80007ac:	bf00      	nop
 80007ae:	46bd      	mov	sp, r7
 80007b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007b4:	4770      	bx	lr
 80007b6:	bf00      	nop
 80007b8:	40023800 	.word	0x40023800

080007bc <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 80007bc:	b480      	push	{r7}
 80007be:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 80007c0:	4b07      	ldr	r3, [pc, #28]	; (80007e0 <LL_RCC_PLL_IsReady+0x24>)
 80007c2:	681b      	ldr	r3, [r3, #0]
 80007c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80007c8:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80007cc:	bf0c      	ite	eq
 80007ce:	2301      	moveq	r3, #1
 80007d0:	2300      	movne	r3, #0
 80007d2:	b2db      	uxtb	r3, r3
}
 80007d4:	4618      	mov	r0, r3
 80007d6:	46bd      	mov	sp, r7
 80007d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007dc:	4770      	bx	lr
 80007de:	bf00      	nop
 80007e0:	40023800 	.word	0x40023800

080007e4 <LL_RCC_PLL_ConfigDomain_SYS>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP_R)
{
 80007e4:	b480      	push	{r7}
 80007e6:	b085      	sub	sp, #20
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	60f8      	str	r0, [r7, #12]
 80007ec:	60b9      	str	r1, [r7, #8]
 80007ee:	607a      	str	r2, [r7, #4]
 80007f0:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN,
 80007f2:	4b0d      	ldr	r3, [pc, #52]	; (8000828 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 80007f4:	685a      	ldr	r2, [r3, #4]
 80007f6:	4b0d      	ldr	r3, [pc, #52]	; (800082c <LL_RCC_PLL_ConfigDomain_SYS+0x48>)
 80007f8:	4013      	ands	r3, r2
 80007fa:	68f9      	ldr	r1, [r7, #12]
 80007fc:	68ba      	ldr	r2, [r7, #8]
 80007fe:	4311      	orrs	r1, r2
 8000800:	687a      	ldr	r2, [r7, #4]
 8000802:	0192      	lsls	r2, r2, #6
 8000804:	430a      	orrs	r2, r1
 8000806:	4908      	ldr	r1, [pc, #32]	; (8000828 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 8000808:	4313      	orrs	r3, r2
 800080a:	604b      	str	r3, [r1, #4]
             Source | PLLM | PLLN << RCC_PLLCFGR_PLLN_Pos);
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLP, PLLP_R);
 800080c:	4b06      	ldr	r3, [pc, #24]	; (8000828 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 800080e:	685b      	ldr	r3, [r3, #4]
 8000810:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8000814:	4904      	ldr	r1, [pc, #16]	; (8000828 <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 8000816:	683b      	ldr	r3, [r7, #0]
 8000818:	4313      	orrs	r3, r2
 800081a:	604b      	str	r3, [r1, #4]
#if defined(RCC_PLLR_SYSCLK_SUPPORT)
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLR, PLLP_R);
#endif /* RCC_PLLR_SYSCLK_SUPPORT */
}
 800081c:	bf00      	nop
 800081e:	3714      	adds	r7, #20
 8000820:	46bd      	mov	sp, r7
 8000822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000826:	4770      	bx	lr
 8000828:	40023800 	.word	0x40023800
 800082c:	ffbf8000 	.word	0xffbf8000

08000830 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000830:	b480      	push	{r7}
 8000832:	b085      	sub	sp, #20
 8000834:	af00      	add	r7, sp, #0
 8000836:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8000838:	4b08      	ldr	r3, [pc, #32]	; (800085c <LL_APB1_GRP1_EnableClock+0x2c>)
 800083a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800083c:	4907      	ldr	r1, [pc, #28]	; (800085c <LL_APB1_GRP1_EnableClock+0x2c>)
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	4313      	orrs	r3, r2
 8000842:	640b      	str	r3, [r1, #64]	; 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8000844:	4b05      	ldr	r3, [pc, #20]	; (800085c <LL_APB1_GRP1_EnableClock+0x2c>)
 8000846:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	4013      	ands	r3, r2
 800084c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800084e:	68fb      	ldr	r3, [r7, #12]
}
 8000850:	bf00      	nop
 8000852:	3714      	adds	r7, #20
 8000854:	46bd      	mov	sp, r7
 8000856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800085a:	4770      	bx	lr
 800085c:	40023800 	.word	0x40023800

08000860 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000860:	b480      	push	{r7}
 8000862:	b085      	sub	sp, #20
 8000864:	af00      	add	r7, sp, #0
 8000866:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000868:	4b08      	ldr	r3, [pc, #32]	; (800088c <LL_APB2_GRP1_EnableClock+0x2c>)
 800086a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800086c:	4907      	ldr	r1, [pc, #28]	; (800088c <LL_APB2_GRP1_EnableClock+0x2c>)
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	4313      	orrs	r3, r2
 8000872:	644b      	str	r3, [r1, #68]	; 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000874:	4b05      	ldr	r3, [pc, #20]	; (800088c <LL_APB2_GRP1_EnableClock+0x2c>)
 8000876:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	4013      	ands	r3, r2
 800087c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800087e:	68fb      	ldr	r3, [r7, #12]
}
 8000880:	bf00      	nop
 8000882:	3714      	adds	r7, #20
 8000884:	46bd      	mov	sp, r7
 8000886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800088a:	4770      	bx	lr
 800088c:	40023800 	.word	0x40023800

08000890 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8000890:	b480      	push	{r7}
 8000892:	b083      	sub	sp, #12
 8000894:	af00      	add	r7, sp, #0
 8000896:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8000898:	4b06      	ldr	r3, [pc, #24]	; (80008b4 <LL_FLASH_SetLatency+0x24>)
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	f023 0207 	bic.w	r2, r3, #7
 80008a0:	4904      	ldr	r1, [pc, #16]	; (80008b4 <LL_FLASH_SetLatency+0x24>)
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	4313      	orrs	r3, r2
 80008a6:	600b      	str	r3, [r1, #0]
}
 80008a8:	bf00      	nop
 80008aa:	370c      	adds	r7, #12
 80008ac:	46bd      	mov	sp, r7
 80008ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b2:	4770      	bx	lr
 80008b4:	40023c00 	.word	0x40023c00

080008b8 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_13
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 80008b8:	b480      	push	{r7}
 80008ba:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 80008bc:	4b04      	ldr	r3, [pc, #16]	; (80008d0 <LL_FLASH_GetLatency+0x18>)
 80008be:	681b      	ldr	r3, [r3, #0]
 80008c0:	f003 0307 	and.w	r3, r3, #7
}
 80008c4:	4618      	mov	r0, r3
 80008c6:	46bd      	mov	sp, r7
 80008c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008cc:	4770      	bx	lr
 80008ce:	bf00      	nop
 80008d0:	40023c00 	.word	0x40023c00

080008d4 <LL_PWR_SetRegulVoltageScaling>:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE3
  *         (*) LL_PWR_REGU_VOLTAGE_SCALE1 is not available for STM32F401xx devices
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 80008d4:	b480      	push	{r7}
 80008d6:	b083      	sub	sp, #12
 80008d8:	af00      	add	r7, sp, #0
 80008da:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR, PWR_CR_VOS, VoltageScaling);
 80008dc:	4b06      	ldr	r3, [pc, #24]	; (80008f8 <LL_PWR_SetRegulVoltageScaling+0x24>)
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80008e4:	4904      	ldr	r1, [pc, #16]	; (80008f8 <LL_PWR_SetRegulVoltageScaling+0x24>)
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	4313      	orrs	r3, r2
 80008ea:	600b      	str	r3, [r1, #0]
}
 80008ec:	bf00      	nop
 80008ee:	370c      	adds	r7, #12
 80008f0:	46bd      	mov	sp, r7
 80008f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f6:	4770      	bx	lr
 80008f8:	40007000 	.word	0x40007000

080008fc <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 80008fc:	b480      	push	{r7}
 80008fe:	b083      	sub	sp, #12
 8000900:	af00      	add	r7, sp, #0
 8000902:	6078      	str	r0, [r7, #4]
 8000904:	460b      	mov	r3, r1
 8000906:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 8000908:	78fa      	ldrb	r2, [r7, #3]
 800090a:	687b      	ldr	r3, [r7, #4]
 800090c:	605a      	str	r2, [r3, #4]
}
 800090e:	bf00      	nop
 8000910:	370c      	adds	r7, #12
 8000912:	46bd      	mov	sp, r7
 8000914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000918:	4770      	bx	lr

0800091a <LL_GPIO_TogglePin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 800091a:	b480      	push	{r7}
 800091c:	b085      	sub	sp, #20
 800091e:	af00      	add	r7, sp, #0
 8000920:	6078      	str	r0, [r7, #4]
 8000922:	6039      	str	r1, [r7, #0]
  uint32_t odr = READ_REG(GPIOx->ODR);
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	695b      	ldr	r3, [r3, #20]
 8000928:	60fb      	str	r3, [r7, #12]
  WRITE_REG(GPIOx->BSRR, ((odr & PinMask) << 16u) | (~odr & PinMask));
 800092a:	68fa      	ldr	r2, [r7, #12]
 800092c:	683b      	ldr	r3, [r7, #0]
 800092e:	4013      	ands	r3, r2
 8000930:	041a      	lsls	r2, r3, #16
 8000932:	68fb      	ldr	r3, [r7, #12]
 8000934:	43d9      	mvns	r1, r3
 8000936:	683b      	ldr	r3, [r7, #0]
 8000938:	400b      	ands	r3, r1
 800093a:	431a      	orrs	r2, r3
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	619a      	str	r2, [r3, #24]
}
 8000940:	bf00      	nop
 8000942:	3714      	adds	r7, #20
 8000944:	46bd      	mov	sp, r7
 8000946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800094a:	4770      	bx	lr

0800094c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8000950:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8000954:	f7ff ff84 	bl	8000860 <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8000958:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 800095c:	f7ff ff68 	bl	8000830 <LL_APB1_GRP1_EnableClock>

  /* System interrupt init*/
  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000960:	2003      	movs	r0, #3
 8000962:	f7ff fe09 	bl	8000578 <__NVIC_SetPriorityGrouping>

  /* SysTick_IRQn interrupt configuration */
  NVIC_SetPriority(SysTick_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),15, 0));
 8000966:	f7ff fe2b 	bl	80005c0 <__NVIC_GetPriorityGrouping>
 800096a:	4603      	mov	r3, r0
 800096c:	2200      	movs	r2, #0
 800096e:	210f      	movs	r1, #15
 8000970:	4618      	mov	r0, r3
 8000972:	f7ff fe5d 	bl	8000630 <NVIC_EncodePriority>
 8000976:	4603      	mov	r3, r0
 8000978:	4619      	mov	r1, r3
 800097a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800097e:	f7ff fe2d 	bl	80005dc <__NVIC_SetPriority>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000982:	f000 f815 	bl	80009b0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000986:	f7ff fdc9 	bl	800051c <MX_GPIO_Init>
  MX_USART6_UART_Init();
 800098a:	f000 f8e9 	bl	8000b60 <MX_USART6_UART_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  LL_GPIO_TogglePin(GPIOB, LL_GPIO_PIN_5);
 800098e:	2120      	movs	r1, #32
 8000990:	4805      	ldr	r0, [pc, #20]	; (80009a8 <main+0x5c>)
 8000992:	f7ff ffc2 	bl	800091a <LL_GPIO_TogglePin>
	  LL_mDelay(1000);
 8000996:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800099a:	f000 ff1b 	bl	80017d4 <LL_mDelay>
	  LL_USART_TransmitData8(USART6,'B');
 800099e:	2142      	movs	r1, #66	; 0x42
 80009a0:	4802      	ldr	r0, [pc, #8]	; (80009ac <main+0x60>)
 80009a2:	f7ff ffab 	bl	80008fc <LL_USART_TransmitData8>
	  LL_GPIO_TogglePin(GPIOB, LL_GPIO_PIN_5);
 80009a6:	e7f2      	b.n	800098e <main+0x42>
 80009a8:	40020400 	.word	0x40020400
 80009ac:	40011400 	.word	0x40011400

080009b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_5);
 80009b4:	2005      	movs	r0, #5
 80009b6:	f7ff ff6b 	bl	8000890 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_5)
 80009ba:	bf00      	nop
 80009bc:	f7ff ff7c 	bl	80008b8 <LL_FLASH_GetLatency>
 80009c0:	4603      	mov	r3, r0
 80009c2:	2b05      	cmp	r3, #5
 80009c4:	d1fa      	bne.n	80009bc <SystemClock_Config+0xc>
  {
  }
  LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1);
 80009c6:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80009ca:	f7ff ff83 	bl	80008d4 <LL_PWR_SetRegulVoltageScaling>
  LL_RCC_HSE_Enable();
 80009ce:	f7ff fe63 	bl	8000698 <LL_RCC_HSE_Enable>

   /* Wait till HSE is ready */
  while(LL_RCC_HSE_IsReady() != 1)
 80009d2:	bf00      	nop
 80009d4:	f7ff fe70 	bl	80006b8 <LL_RCC_HSE_IsReady>
 80009d8:	4603      	mov	r3, r0
 80009da:	2b01      	cmp	r3, #1
 80009dc:	d1fa      	bne.n	80009d4 <SystemClock_Config+0x24>
  {

  }
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSE, LL_RCC_PLLM_DIV_4, 168, LL_RCC_PLLP_DIV_2);
 80009de:	2300      	movs	r3, #0
 80009e0:	22a8      	movs	r2, #168	; 0xa8
 80009e2:	2104      	movs	r1, #4
 80009e4:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 80009e8:	f7ff fefc 	bl	80007e4 <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_Enable();
 80009ec:	f7ff fed6 	bl	800079c <LL_RCC_PLL_Enable>

   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 80009f0:	bf00      	nop
 80009f2:	f7ff fee3 	bl	80007bc <LL_RCC_PLL_IsReady>
 80009f6:	4603      	mov	r3, r0
 80009f8:	2b01      	cmp	r3, #1
 80009fa:	d1fa      	bne.n	80009f2 <SystemClock_Config+0x42>
  {

  }
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 80009fc:	2000      	movs	r0, #0
 80009fe:	f7ff fe91 	bl	8000724 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_4);
 8000a02:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
 8000a06:	f7ff fea1 	bl	800074c <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_2);
 8000a0a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8000a0e:	f7ff feb1 	bl	8000774 <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 8000a12:	2002      	movs	r0, #2
 8000a14:	f7ff fe64 	bl	80006e0 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8000a18:	bf00      	nop
 8000a1a:	f7ff fe75 	bl	8000708 <LL_RCC_GetSysClkSource>
 8000a1e:	4603      	mov	r3, r0
 8000a20:	2b08      	cmp	r3, #8
 8000a22:	d1fa      	bne.n	8000a1a <SystemClock_Config+0x6a>
  {

  }
  LL_Init1msTick(168000000);
 8000a24:	4803      	ldr	r0, [pc, #12]	; (8000a34 <SystemClock_Config+0x84>)
 8000a26:	f000 fec7 	bl	80017b8 <LL_Init1msTick>
  LL_SetSystemCoreClock(168000000);
 8000a2a:	4802      	ldr	r0, [pc, #8]	; (8000a34 <SystemClock_Config+0x84>)
 8000a2c:	f000 fef8 	bl	8001820 <LL_SetSystemCoreClock>
}
 8000a30:	bf00      	nop
 8000a32:	bd80      	pop	{r7, pc}
 8000a34:	0a037a00 	.word	0x0a037a00

08000a38 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a38:	b480      	push	{r7}
 8000a3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000a3c:	e7fe      	b.n	8000a3c <NMI_Handler+0x4>

08000a3e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a3e:	b480      	push	{r7}
 8000a40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a42:	e7fe      	b.n	8000a42 <HardFault_Handler+0x4>

08000a44 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a44:	b480      	push	{r7}
 8000a46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a48:	e7fe      	b.n	8000a48 <MemManage_Handler+0x4>

08000a4a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a4a:	b480      	push	{r7}
 8000a4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a4e:	e7fe      	b.n	8000a4e <BusFault_Handler+0x4>

08000a50 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a50:	b480      	push	{r7}
 8000a52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a54:	e7fe      	b.n	8000a54 <UsageFault_Handler+0x4>

08000a56 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a56:	b480      	push	{r7}
 8000a58:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a5a:	bf00      	nop
 8000a5c:	46bd      	mov	sp, r7
 8000a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a62:	4770      	bx	lr

08000a64 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a64:	b480      	push	{r7}
 8000a66:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a68:	bf00      	nop
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a70:	4770      	bx	lr

08000a72 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a72:	b480      	push	{r7}
 8000a74:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a76:	bf00      	nop
 8000a78:	46bd      	mov	sp, r7
 8000a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7e:	4770      	bx	lr

08000a80 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a80:	b480      	push	{r7}
 8000a82:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a84:	bf00      	nop
 8000a86:	46bd      	mov	sp, r7
 8000a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a8c:	4770      	bx	lr
	...

08000a90 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a90:	b480      	push	{r7}
 8000a92:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000a94:	4b06      	ldr	r3, [pc, #24]	; (8000ab0 <SystemInit+0x20>)
 8000a96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000a9a:	4a05      	ldr	r2, [pc, #20]	; (8000ab0 <SystemInit+0x20>)
 8000a9c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000aa0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000aa4:	bf00      	nop
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aac:	4770      	bx	lr
 8000aae:	bf00      	nop
 8000ab0:	e000ed00 	.word	0xe000ed00

08000ab4 <LL_AHB1_GRP1_EnableClock>:
{
 8000ab4:	b480      	push	{r7}
 8000ab6:	b085      	sub	sp, #20
 8000ab8:	af00      	add	r7, sp, #0
 8000aba:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8000abc:	4b08      	ldr	r3, [pc, #32]	; (8000ae0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000abe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000ac0:	4907      	ldr	r1, [pc, #28]	; (8000ae0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	4313      	orrs	r3, r2
 8000ac6:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8000ac8:	4b05      	ldr	r3, [pc, #20]	; (8000ae0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000aca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	4013      	ands	r3, r2
 8000ad0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000ad2:	68fb      	ldr	r3, [r7, #12]
}
 8000ad4:	bf00      	nop
 8000ad6:	3714      	adds	r7, #20
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ade:	4770      	bx	lr
 8000ae0:	40023800 	.word	0x40023800

08000ae4 <LL_APB2_GRP1_EnableClock>:
{
 8000ae4:	b480      	push	{r7}
 8000ae6:	b085      	sub	sp, #20
 8000ae8:	af00      	add	r7, sp, #0
 8000aea:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8000aec:	4b08      	ldr	r3, [pc, #32]	; (8000b10 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000aee:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000af0:	4907      	ldr	r1, [pc, #28]	; (8000b10 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	4313      	orrs	r3, r2
 8000af6:	644b      	str	r3, [r1, #68]	; 0x44
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000af8:	4b05      	ldr	r3, [pc, #20]	; (8000b10 <LL_APB2_GRP1_EnableClock+0x2c>)
 8000afa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	4013      	ands	r3, r2
 8000b00:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000b02:	68fb      	ldr	r3, [r7, #12]
}
 8000b04:	bf00      	nop
 8000b06:	3714      	adds	r7, #20
 8000b08:	46bd      	mov	sp, r7
 8000b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b0e:	4770      	bx	lr
 8000b10:	40023800 	.word	0x40023800

08000b14 <LL_USART_Enable>:
{
 8000b14:	b480      	push	{r7}
 8000b16:	b083      	sub	sp, #12
 8000b18:	af00      	add	r7, sp, #0
 8000b1a:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	68db      	ldr	r3, [r3, #12]
 8000b20:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	60da      	str	r2, [r3, #12]
}
 8000b28:	bf00      	nop
 8000b2a:	370c      	adds	r7, #12
 8000b2c:	46bd      	mov	sp, r7
 8000b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b32:	4770      	bx	lr

08000b34 <LL_USART_ConfigAsyncMode>:
{
 8000b34:	b480      	push	{r7}
 8000b36:	b083      	sub	sp, #12
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	691b      	ldr	r3, [r3, #16]
 8000b40:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8000b48:	687b      	ldr	r3, [r7, #4]
 8000b4a:	695b      	ldr	r3, [r3, #20]
 8000b4c:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	615a      	str	r2, [r3, #20]
}
 8000b54:	bf00      	nop
 8000b56:	370c      	adds	r7, #12
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5e:	4770      	bx	lr

08000b60 <MX_USART6_UART_Init>:
/* USER CODE END 0 */

/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b08e      	sub	sp, #56	; 0x38
 8000b64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART6_Init 0 */

  /* USER CODE END USART6_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8000b66:	f107 031c 	add.w	r3, r7, #28
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	601a      	str	r2, [r3, #0]
 8000b6e:	605a      	str	r2, [r3, #4]
 8000b70:	609a      	str	r2, [r3, #8]
 8000b72:	60da      	str	r2, [r3, #12]
 8000b74:	611a      	str	r2, [r3, #16]
 8000b76:	615a      	str	r2, [r3, #20]
 8000b78:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b7a:	1d3b      	adds	r3, r7, #4
 8000b7c:	2200      	movs	r2, #0
 8000b7e:	601a      	str	r2, [r3, #0]
 8000b80:	605a      	str	r2, [r3, #4]
 8000b82:	609a      	str	r2, [r3, #8]
 8000b84:	60da      	str	r2, [r3, #12]
 8000b86:	611a      	str	r2, [r3, #16]
 8000b88:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART6);
 8000b8a:	2020      	movs	r0, #32
 8000b8c:	f7ff ffaa 	bl	8000ae4 <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8000b90:	2004      	movs	r0, #4
 8000b92:	f7ff ff8f 	bl	8000ab4 <LL_AHB1_GRP1_EnableClock>
  /**USART6 GPIO Configuration
  PC6   ------> USART6_TX
  PC7   ------> USART6_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 8000b96:	23c0      	movs	r3, #192	; 0xc0
 8000b98:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000b9a:	2302      	movs	r3, #2
 8000b9c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8000b9e:	2303      	movs	r3, #3
 8000ba0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000ba6:	2300      	movs	r3, #0
 8000ba8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 8000baa:	2308      	movs	r3, #8
 8000bac:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000bae:	1d3b      	adds	r3, r7, #4
 8000bb0:	4619      	mov	r1, r3
 8000bb2:	4811      	ldr	r0, [pc, #68]	; (8000bf8 <MX_USART6_UART_Init+0x98>)
 8000bb4:	f000 f952 	bl	8000e5c <LL_GPIO_Init>

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 8000bb8:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8000bbc:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8000bbe:	2300      	movs	r3, #0
 8000bc0:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8000bca:	230c      	movs	r3, #12
 8000bcc:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8000bce:	2300      	movs	r3, #0
 8000bd0:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8000bd2:	2300      	movs	r3, #0
 8000bd4:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART6, &USART_InitStruct);
 8000bd6:	f107 031c 	add.w	r3, r7, #28
 8000bda:	4619      	mov	r1, r3
 8000bdc:	4807      	ldr	r0, [pc, #28]	; (8000bfc <MX_USART6_UART_Init+0x9c>)
 8000bde:	f000 fd51 	bl	8001684 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART6);
 8000be2:	4806      	ldr	r0, [pc, #24]	; (8000bfc <MX_USART6_UART_Init+0x9c>)
 8000be4:	f7ff ffa6 	bl	8000b34 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART6);
 8000be8:	4804      	ldr	r0, [pc, #16]	; (8000bfc <MX_USART6_UART_Init+0x9c>)
 8000bea:	f7ff ff93 	bl	8000b14 <LL_USART_Enable>
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8000bee:	bf00      	nop
 8000bf0:	3738      	adds	r7, #56	; 0x38
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	bd80      	pop	{r7, pc}
 8000bf6:	bf00      	nop
 8000bf8:	40020800 	.word	0x40020800
 8000bfc:	40011400 	.word	0x40011400

08000c00 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000c00:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000c38 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000c04:	480d      	ldr	r0, [pc, #52]	; (8000c3c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000c06:	490e      	ldr	r1, [pc, #56]	; (8000c40 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000c08:	4a0e      	ldr	r2, [pc, #56]	; (8000c44 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000c0a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c0c:	e002      	b.n	8000c14 <LoopCopyDataInit>

08000c0e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c0e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c10:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c12:	3304      	adds	r3, #4

08000c14 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c14:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c16:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c18:	d3f9      	bcc.n	8000c0e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c1a:	4a0b      	ldr	r2, [pc, #44]	; (8000c48 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000c1c:	4c0b      	ldr	r4, [pc, #44]	; (8000c4c <LoopFillZerobss+0x26>)
  movs r3, #0
 8000c1e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c20:	e001      	b.n	8000c26 <LoopFillZerobss>

08000c22 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c22:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c24:	3204      	adds	r2, #4

08000c26 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c26:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c28:	d3fb      	bcc.n	8000c22 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000c2a:	f7ff ff31 	bl	8000a90 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000c2e:	f000 fe07 	bl	8001840 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c32:	f7ff fe8b 	bl	800094c <main>
  bx  lr    
 8000c36:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000c38:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000c3c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c40:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8000c44:	080018c8 	.word	0x080018c8
  ldr r2, =_sbss
 8000c48:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 8000c4c:	20000020 	.word	0x20000020

08000c50 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c50:	e7fe      	b.n	8000c50 <ADC_IRQHandler>

08000c52 <LL_GPIO_SetPinMode>:
{
 8000c52:	b480      	push	{r7}
 8000c54:	b089      	sub	sp, #36	; 0x24
 8000c56:	af00      	add	r7, sp, #0
 8000c58:	60f8      	str	r0, [r7, #12]
 8000c5a:	60b9      	str	r1, [r7, #8]
 8000c5c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8000c5e:	68fb      	ldr	r3, [r7, #12]
 8000c60:	681a      	ldr	r2, [r3, #0]
 8000c62:	68bb      	ldr	r3, [r7, #8]
 8000c64:	617b      	str	r3, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c66:	697b      	ldr	r3, [r7, #20]
 8000c68:	fa93 f3a3 	rbit	r3, r3
 8000c6c:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000c6e:	693b      	ldr	r3, [r7, #16]
 8000c70:	fab3 f383 	clz	r3, r3
 8000c74:	b2db      	uxtb	r3, r3
 8000c76:	005b      	lsls	r3, r3, #1
 8000c78:	2103      	movs	r1, #3
 8000c7a:	fa01 f303 	lsl.w	r3, r1, r3
 8000c7e:	43db      	mvns	r3, r3
 8000c80:	401a      	ands	r2, r3
 8000c82:	68bb      	ldr	r3, [r7, #8]
 8000c84:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c86:	69fb      	ldr	r3, [r7, #28]
 8000c88:	fa93 f3a3 	rbit	r3, r3
 8000c8c:	61bb      	str	r3, [r7, #24]
  return result;
 8000c8e:	69bb      	ldr	r3, [r7, #24]
 8000c90:	fab3 f383 	clz	r3, r3
 8000c94:	b2db      	uxtb	r3, r3
 8000c96:	005b      	lsls	r3, r3, #1
 8000c98:	6879      	ldr	r1, [r7, #4]
 8000c9a:	fa01 f303 	lsl.w	r3, r1, r3
 8000c9e:	431a      	orrs	r2, r3
 8000ca0:	68fb      	ldr	r3, [r7, #12]
 8000ca2:	601a      	str	r2, [r3, #0]
}
 8000ca4:	bf00      	nop
 8000ca6:	3724      	adds	r7, #36	; 0x24
 8000ca8:	46bd      	mov	sp, r7
 8000caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cae:	4770      	bx	lr

08000cb0 <LL_GPIO_SetPinOutputType>:
{
 8000cb0:	b480      	push	{r7}
 8000cb2:	b085      	sub	sp, #20
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	60f8      	str	r0, [r7, #12]
 8000cb8:	60b9      	str	r1, [r7, #8]
 8000cba:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8000cbc:	68fb      	ldr	r3, [r7, #12]
 8000cbe:	685a      	ldr	r2, [r3, #4]
 8000cc0:	68bb      	ldr	r3, [r7, #8]
 8000cc2:	43db      	mvns	r3, r3
 8000cc4:	401a      	ands	r2, r3
 8000cc6:	68bb      	ldr	r3, [r7, #8]
 8000cc8:	6879      	ldr	r1, [r7, #4]
 8000cca:	fb01 f303 	mul.w	r3, r1, r3
 8000cce:	431a      	orrs	r2, r3
 8000cd0:	68fb      	ldr	r3, [r7, #12]
 8000cd2:	605a      	str	r2, [r3, #4]
}
 8000cd4:	bf00      	nop
 8000cd6:	3714      	adds	r7, #20
 8000cd8:	46bd      	mov	sp, r7
 8000cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cde:	4770      	bx	lr

08000ce0 <LL_GPIO_SetPinSpeed>:
{
 8000ce0:	b480      	push	{r7}
 8000ce2:	b089      	sub	sp, #36	; 0x24
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	60f8      	str	r0, [r7, #12]
 8000ce8:	60b9      	str	r1, [r7, #8]
 8000cea:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8000cec:	68fb      	ldr	r3, [r7, #12]
 8000cee:	689a      	ldr	r2, [r3, #8]
 8000cf0:	68bb      	ldr	r3, [r7, #8]
 8000cf2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000cf4:	697b      	ldr	r3, [r7, #20]
 8000cf6:	fa93 f3a3 	rbit	r3, r3
 8000cfa:	613b      	str	r3, [r7, #16]
  return result;
 8000cfc:	693b      	ldr	r3, [r7, #16]
 8000cfe:	fab3 f383 	clz	r3, r3
 8000d02:	b2db      	uxtb	r3, r3
 8000d04:	005b      	lsls	r3, r3, #1
 8000d06:	2103      	movs	r1, #3
 8000d08:	fa01 f303 	lsl.w	r3, r1, r3
 8000d0c:	43db      	mvns	r3, r3
 8000d0e:	401a      	ands	r2, r3
 8000d10:	68bb      	ldr	r3, [r7, #8]
 8000d12:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d14:	69fb      	ldr	r3, [r7, #28]
 8000d16:	fa93 f3a3 	rbit	r3, r3
 8000d1a:	61bb      	str	r3, [r7, #24]
  return result;
 8000d1c:	69bb      	ldr	r3, [r7, #24]
 8000d1e:	fab3 f383 	clz	r3, r3
 8000d22:	b2db      	uxtb	r3, r3
 8000d24:	005b      	lsls	r3, r3, #1
 8000d26:	6879      	ldr	r1, [r7, #4]
 8000d28:	fa01 f303 	lsl.w	r3, r1, r3
 8000d2c:	431a      	orrs	r2, r3
 8000d2e:	68fb      	ldr	r3, [r7, #12]
 8000d30:	609a      	str	r2, [r3, #8]
}
 8000d32:	bf00      	nop
 8000d34:	3724      	adds	r7, #36	; 0x24
 8000d36:	46bd      	mov	sp, r7
 8000d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3c:	4770      	bx	lr

08000d3e <LL_GPIO_SetPinPull>:
{
 8000d3e:	b480      	push	{r7}
 8000d40:	b089      	sub	sp, #36	; 0x24
 8000d42:	af00      	add	r7, sp, #0
 8000d44:	60f8      	str	r0, [r7, #12]
 8000d46:	60b9      	str	r1, [r7, #8]
 8000d48:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8000d4a:	68fb      	ldr	r3, [r7, #12]
 8000d4c:	68da      	ldr	r2, [r3, #12]
 8000d4e:	68bb      	ldr	r3, [r7, #8]
 8000d50:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d52:	697b      	ldr	r3, [r7, #20]
 8000d54:	fa93 f3a3 	rbit	r3, r3
 8000d58:	613b      	str	r3, [r7, #16]
  return result;
 8000d5a:	693b      	ldr	r3, [r7, #16]
 8000d5c:	fab3 f383 	clz	r3, r3
 8000d60:	b2db      	uxtb	r3, r3
 8000d62:	005b      	lsls	r3, r3, #1
 8000d64:	2103      	movs	r1, #3
 8000d66:	fa01 f303 	lsl.w	r3, r1, r3
 8000d6a:	43db      	mvns	r3, r3
 8000d6c:	401a      	ands	r2, r3
 8000d6e:	68bb      	ldr	r3, [r7, #8]
 8000d70:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000d72:	69fb      	ldr	r3, [r7, #28]
 8000d74:	fa93 f3a3 	rbit	r3, r3
 8000d78:	61bb      	str	r3, [r7, #24]
  return result;
 8000d7a:	69bb      	ldr	r3, [r7, #24]
 8000d7c:	fab3 f383 	clz	r3, r3
 8000d80:	b2db      	uxtb	r3, r3
 8000d82:	005b      	lsls	r3, r3, #1
 8000d84:	6879      	ldr	r1, [r7, #4]
 8000d86:	fa01 f303 	lsl.w	r3, r1, r3
 8000d8a:	431a      	orrs	r2, r3
 8000d8c:	68fb      	ldr	r3, [r7, #12]
 8000d8e:	60da      	str	r2, [r3, #12]
}
 8000d90:	bf00      	nop
 8000d92:	3724      	adds	r7, #36	; 0x24
 8000d94:	46bd      	mov	sp, r7
 8000d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9a:	4770      	bx	lr

08000d9c <LL_GPIO_SetAFPin_0_7>:
{
 8000d9c:	b480      	push	{r7}
 8000d9e:	b089      	sub	sp, #36	; 0x24
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	60f8      	str	r0, [r7, #12]
 8000da4:	60b9      	str	r1, [r7, #8]
 8000da6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8000da8:	68fb      	ldr	r3, [r7, #12]
 8000daa:	6a1a      	ldr	r2, [r3, #32]
 8000dac:	68bb      	ldr	r3, [r7, #8]
 8000dae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000db0:	697b      	ldr	r3, [r7, #20]
 8000db2:	fa93 f3a3 	rbit	r3, r3
 8000db6:	613b      	str	r3, [r7, #16]
  return result;
 8000db8:	693b      	ldr	r3, [r7, #16]
 8000dba:	fab3 f383 	clz	r3, r3
 8000dbe:	b2db      	uxtb	r3, r3
 8000dc0:	009b      	lsls	r3, r3, #2
 8000dc2:	210f      	movs	r1, #15
 8000dc4:	fa01 f303 	lsl.w	r3, r1, r3
 8000dc8:	43db      	mvns	r3, r3
 8000dca:	401a      	ands	r2, r3
 8000dcc:	68bb      	ldr	r3, [r7, #8]
 8000dce:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000dd0:	69fb      	ldr	r3, [r7, #28]
 8000dd2:	fa93 f3a3 	rbit	r3, r3
 8000dd6:	61bb      	str	r3, [r7, #24]
  return result;
 8000dd8:	69bb      	ldr	r3, [r7, #24]
 8000dda:	fab3 f383 	clz	r3, r3
 8000dde:	b2db      	uxtb	r3, r3
 8000de0:	009b      	lsls	r3, r3, #2
 8000de2:	6879      	ldr	r1, [r7, #4]
 8000de4:	fa01 f303 	lsl.w	r3, r1, r3
 8000de8:	431a      	orrs	r2, r3
 8000dea:	68fb      	ldr	r3, [r7, #12]
 8000dec:	621a      	str	r2, [r3, #32]
}
 8000dee:	bf00      	nop
 8000df0:	3724      	adds	r7, #36	; 0x24
 8000df2:	46bd      	mov	sp, r7
 8000df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df8:	4770      	bx	lr

08000dfa <LL_GPIO_SetAFPin_8_15>:
{
 8000dfa:	b480      	push	{r7}
 8000dfc:	b089      	sub	sp, #36	; 0x24
 8000dfe:	af00      	add	r7, sp, #0
 8000e00:	60f8      	str	r0, [r7, #12]
 8000e02:	60b9      	str	r1, [r7, #8]
 8000e04:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8000e06:	68fb      	ldr	r3, [r7, #12]
 8000e08:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000e0a:	68bb      	ldr	r3, [r7, #8]
 8000e0c:	0a1b      	lsrs	r3, r3, #8
 8000e0e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e10:	697b      	ldr	r3, [r7, #20]
 8000e12:	fa93 f3a3 	rbit	r3, r3
 8000e16:	613b      	str	r3, [r7, #16]
  return result;
 8000e18:	693b      	ldr	r3, [r7, #16]
 8000e1a:	fab3 f383 	clz	r3, r3
 8000e1e:	b2db      	uxtb	r3, r3
 8000e20:	009b      	lsls	r3, r3, #2
 8000e22:	210f      	movs	r1, #15
 8000e24:	fa01 f303 	lsl.w	r3, r1, r3
 8000e28:	43db      	mvns	r3, r3
 8000e2a:	401a      	ands	r2, r3
 8000e2c:	68bb      	ldr	r3, [r7, #8]
 8000e2e:	0a1b      	lsrs	r3, r3, #8
 8000e30:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e32:	69fb      	ldr	r3, [r7, #28]
 8000e34:	fa93 f3a3 	rbit	r3, r3
 8000e38:	61bb      	str	r3, [r7, #24]
  return result;
 8000e3a:	69bb      	ldr	r3, [r7, #24]
 8000e3c:	fab3 f383 	clz	r3, r3
 8000e40:	b2db      	uxtb	r3, r3
 8000e42:	009b      	lsls	r3, r3, #2
 8000e44:	6879      	ldr	r1, [r7, #4]
 8000e46:	fa01 f303 	lsl.w	r3, r1, r3
 8000e4a:	431a      	orrs	r2, r3
 8000e4c:	68fb      	ldr	r3, [r7, #12]
 8000e4e:	625a      	str	r2, [r3, #36]	; 0x24
}
 8000e50:	bf00      	nop
 8000e52:	3724      	adds	r7, #36	; 0x24
 8000e54:	46bd      	mov	sp, r7
 8000e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e5a:	4770      	bx	lr

08000e5c <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b088      	sub	sp, #32
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	6078      	str	r0, [r7, #4]
 8000e64:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 8000e66:	2300      	movs	r3, #0
 8000e68:	61fb      	str	r3, [r7, #28]
  uint32_t currentpin = 0x00000000U;
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8000e6e:	683b      	ldr	r3, [r7, #0]
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e74:	697b      	ldr	r3, [r7, #20]
 8000e76:	fa93 f3a3 	rbit	r3, r3
 8000e7a:	613b      	str	r3, [r7, #16]
  return result;
 8000e7c:	693b      	ldr	r3, [r7, #16]
 8000e7e:	fab3 f383 	clz	r3, r3
 8000e82:	b2db      	uxtb	r3, r3
 8000e84:	61fb      	str	r3, [r7, #28]
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8000e86:	e050      	b.n	8000f2a <LL_GPIO_Init+0xce>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 8000e88:	683b      	ldr	r3, [r7, #0]
 8000e8a:	681a      	ldr	r2, [r3, #0]
 8000e8c:	2101      	movs	r1, #1
 8000e8e:	69fb      	ldr	r3, [r7, #28]
 8000e90:	fa01 f303 	lsl.w	r3, r1, r3
 8000e94:	4013      	ands	r3, r2
 8000e96:	61bb      	str	r3, [r7, #24]
    
    if (currentpin)
 8000e98:	69bb      	ldr	r3, [r7, #24]
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d042      	beq.n	8000f24 <LL_GPIO_Init+0xc8>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8000e9e:	683b      	ldr	r3, [r7, #0]
 8000ea0:	685b      	ldr	r3, [r3, #4]
 8000ea2:	2b01      	cmp	r3, #1
 8000ea4:	d003      	beq.n	8000eae <LL_GPIO_Init+0x52>
 8000ea6:	683b      	ldr	r3, [r7, #0]
 8000ea8:	685b      	ldr	r3, [r3, #4]
 8000eaa:	2b02      	cmp	r3, #2
 8000eac:	d10d      	bne.n	8000eca <LL_GPIO_Init+0x6e>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8000eae:	683b      	ldr	r3, [r7, #0]
 8000eb0:	689b      	ldr	r3, [r3, #8]
 8000eb2:	461a      	mov	r2, r3
 8000eb4:	69b9      	ldr	r1, [r7, #24]
 8000eb6:	6878      	ldr	r0, [r7, #4]
 8000eb8:	f7ff ff12 	bl	8000ce0 <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 8000ebc:	683b      	ldr	r3, [r7, #0]
 8000ebe:	68db      	ldr	r3, [r3, #12]
 8000ec0:	461a      	mov	r2, r3
 8000ec2:	69b9      	ldr	r1, [r7, #24]
 8000ec4:	6878      	ldr	r0, [r7, #4]
 8000ec6:	f7ff fef3 	bl	8000cb0 <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8000eca:	683b      	ldr	r3, [r7, #0]
 8000ecc:	691b      	ldr	r3, [r3, #16]
 8000ece:	461a      	mov	r2, r3
 8000ed0:	69b9      	ldr	r1, [r7, #24]
 8000ed2:	6878      	ldr	r0, [r7, #4]
 8000ed4:	f7ff ff33 	bl	8000d3e <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8000ed8:	683b      	ldr	r3, [r7, #0]
 8000eda:	685b      	ldr	r3, [r3, #4]
 8000edc:	2b02      	cmp	r3, #2
 8000ede:	d11a      	bne.n	8000f16 <LL_GPIO_Init+0xba>
 8000ee0:	69bb      	ldr	r3, [r7, #24]
 8000ee2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ee4:	68fb      	ldr	r3, [r7, #12]
 8000ee6:	fa93 f3a3 	rbit	r3, r3
 8000eea:	60bb      	str	r3, [r7, #8]
  return result;
 8000eec:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8000eee:	fab3 f383 	clz	r3, r3
 8000ef2:	b2db      	uxtb	r3, r3
 8000ef4:	2b07      	cmp	r3, #7
 8000ef6:	d807      	bhi.n	8000f08 <LL_GPIO_Init+0xac>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8000ef8:	683b      	ldr	r3, [r7, #0]
 8000efa:	695b      	ldr	r3, [r3, #20]
 8000efc:	461a      	mov	r2, r3
 8000efe:	69b9      	ldr	r1, [r7, #24]
 8000f00:	6878      	ldr	r0, [r7, #4]
 8000f02:	f7ff ff4b 	bl	8000d9c <LL_GPIO_SetAFPin_0_7>
 8000f06:	e006      	b.n	8000f16 <LL_GPIO_Init+0xba>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8000f08:	683b      	ldr	r3, [r7, #0]
 8000f0a:	695b      	ldr	r3, [r3, #20]
 8000f0c:	461a      	mov	r2, r3
 8000f0e:	69b9      	ldr	r1, [r7, #24]
 8000f10:	6878      	ldr	r0, [r7, #4]
 8000f12:	f7ff ff72 	bl	8000dfa <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8000f16:	683b      	ldr	r3, [r7, #0]
 8000f18:	685b      	ldr	r3, [r3, #4]
 8000f1a:	461a      	mov	r2, r3
 8000f1c:	69b9      	ldr	r1, [r7, #24]
 8000f1e:	6878      	ldr	r0, [r7, #4]
 8000f20:	f7ff fe97 	bl	8000c52 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8000f24:	69fb      	ldr	r3, [r7, #28]
 8000f26:	3301      	adds	r3, #1
 8000f28:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8000f2a:	683b      	ldr	r3, [r7, #0]
 8000f2c:	681a      	ldr	r2, [r3, #0]
 8000f2e:	69fb      	ldr	r3, [r7, #28]
 8000f30:	fa22 f303 	lsr.w	r3, r2, r3
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d1a7      	bne.n	8000e88 <LL_GPIO_Init+0x2c>
  }

  return (SUCCESS);
 8000f38:	2300      	movs	r3, #0
}
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	3720      	adds	r7, #32
 8000f3e:	46bd      	mov	sp, r7
 8000f40:	bd80      	pop	{r7, pc}
	...

08000f44 <LL_RCC_GetSysClkSource>:
{
 8000f44:	b480      	push	{r7}
 8000f46:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8000f48:	4b04      	ldr	r3, [pc, #16]	; (8000f5c <LL_RCC_GetSysClkSource+0x18>)
 8000f4a:	689b      	ldr	r3, [r3, #8]
 8000f4c:	f003 030c 	and.w	r3, r3, #12
}
 8000f50:	4618      	mov	r0, r3
 8000f52:	46bd      	mov	sp, r7
 8000f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f58:	4770      	bx	lr
 8000f5a:	bf00      	nop
 8000f5c:	40023800 	.word	0x40023800

08000f60 <LL_RCC_GetAHBPrescaler>:
{
 8000f60:	b480      	push	{r7}
 8000f62:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8000f64:	4b04      	ldr	r3, [pc, #16]	; (8000f78 <LL_RCC_GetAHBPrescaler+0x18>)
 8000f66:	689b      	ldr	r3, [r3, #8]
 8000f68:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8000f6c:	4618      	mov	r0, r3
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f74:	4770      	bx	lr
 8000f76:	bf00      	nop
 8000f78:	40023800 	.word	0x40023800

08000f7c <LL_RCC_GetAPB1Prescaler>:
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8000f80:	4b04      	ldr	r3, [pc, #16]	; (8000f94 <LL_RCC_GetAPB1Prescaler+0x18>)
 8000f82:	689b      	ldr	r3, [r3, #8]
 8000f84:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
}
 8000f88:	4618      	mov	r0, r3
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f90:	4770      	bx	lr
 8000f92:	bf00      	nop
 8000f94:	40023800 	.word	0x40023800

08000f98 <LL_RCC_GetAPB2Prescaler>:
{
 8000f98:	b480      	push	{r7}
 8000f9a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8000f9c:	4b04      	ldr	r3, [pc, #16]	; (8000fb0 <LL_RCC_GetAPB2Prescaler+0x18>)
 8000f9e:	689b      	ldr	r3, [r3, #8]
 8000fa0:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8000fa4:	4618      	mov	r0, r3
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fac:	4770      	bx	lr
 8000fae:	bf00      	nop
 8000fb0:	40023800 	.word	0x40023800

08000fb4 <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8000fb8:	4b04      	ldr	r3, [pc, #16]	; (8000fcc <LL_RCC_PLL_GetMainSource+0x18>)
 8000fba:	685b      	ldr	r3, [r3, #4]
 8000fbc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
}
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc8:	4770      	bx	lr
 8000fca:	bf00      	nop
 8000fcc:	40023800 	.word	0x40023800

08000fd0 <LL_RCC_PLL_GetN>:
  * @retval Between 50/192(*) and 432
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8000fd4:	4b04      	ldr	r3, [pc, #16]	; (8000fe8 <LL_RCC_PLL_GetN+0x18>)
 8000fd6:	685b      	ldr	r3, [r3, #4]
 8000fd8:	099b      	lsrs	r3, r3, #6
 8000fda:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 8000fde:	4618      	mov	r0, r3
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe6:	4770      	bx	lr
 8000fe8:	40023800 	.word	0x40023800

08000fec <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
 8000fec:	b480      	push	{r7}
 8000fee:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 8000ff0:	4b04      	ldr	r3, [pc, #16]	; (8001004 <LL_RCC_PLL_GetP+0x18>)
 8000ff2:	685b      	ldr	r3, [r3, #4]
 8000ff4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
}
 8000ff8:	4618      	mov	r0, r3
 8000ffa:	46bd      	mov	sp, r7
 8000ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001000:	4770      	bx	lr
 8001002:	bf00      	nop
 8001004:	40023800 	.word	0x40023800

08001008 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8001008:	b480      	push	{r7}
 800100a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800100c:	4b04      	ldr	r3, [pc, #16]	; (8001020 <LL_RCC_PLL_GetDivider+0x18>)
 800100e:	685b      	ldr	r3, [r3, #4]
 8001010:	f003 033f 	and.w	r3, r3, #63	; 0x3f
}
 8001014:	4618      	mov	r0, r3
 8001016:	46bd      	mov	sp, r7
 8001018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop
 8001020:	40023800 	.word	0x40023800

08001024 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	b082      	sub	sp, #8
 8001028:	af00      	add	r7, sp, #0
 800102a:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 800102c:	f000 f820 	bl	8001070 <RCC_GetSystemClockFreq>
 8001030:	4602      	mov	r2, r0
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	4618      	mov	r0, r3
 800103c:	f000 f840 	bl	80010c0 <RCC_GetHCLKClockFreq>
 8001040:	4602      	mov	r2, r0
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	685b      	ldr	r3, [r3, #4]
 800104a:	4618      	mov	r0, r3
 800104c:	f000 f84e 	bl	80010ec <RCC_GetPCLK1ClockFreq>
 8001050:	4602      	mov	r2, r0
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	685b      	ldr	r3, [r3, #4]
 800105a:	4618      	mov	r0, r3
 800105c:	f000 f85a 	bl	8001114 <RCC_GetPCLK2ClockFreq>
 8001060:	4602      	mov	r2, r0
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	60da      	str	r2, [r3, #12]
}
 8001066:	bf00      	nop
 8001068:	3708      	adds	r7, #8
 800106a:	46bd      	mov	sp, r7
 800106c:	bd80      	pop	{r7, pc}
	...

08001070 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b082      	sub	sp, #8
 8001074:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8001076:	2300      	movs	r3, #0
 8001078:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 800107a:	f7ff ff63 	bl	8000f44 <LL_RCC_GetSysClkSource>
 800107e:	4603      	mov	r3, r0
 8001080:	2b08      	cmp	r3, #8
 8001082:	d00c      	beq.n	800109e <RCC_GetSystemClockFreq+0x2e>
 8001084:	2b08      	cmp	r3, #8
 8001086:	d80f      	bhi.n	80010a8 <RCC_GetSystemClockFreq+0x38>
 8001088:	2b00      	cmp	r3, #0
 800108a:	d002      	beq.n	8001092 <RCC_GetSystemClockFreq+0x22>
 800108c:	2b04      	cmp	r3, #4
 800108e:	d003      	beq.n	8001098 <RCC_GetSystemClockFreq+0x28>
 8001090:	e00a      	b.n	80010a8 <RCC_GetSystemClockFreq+0x38>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8001092:	4b09      	ldr	r3, [pc, #36]	; (80010b8 <RCC_GetSystemClockFreq+0x48>)
 8001094:	607b      	str	r3, [r7, #4]
      break;
 8001096:	e00a      	b.n	80010ae <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8001098:	4b08      	ldr	r3, [pc, #32]	; (80010bc <RCC_GetSystemClockFreq+0x4c>)
 800109a:	607b      	str	r3, [r7, #4]
      break;
 800109c:	e007      	b.n	80010ae <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
 800109e:	2008      	movs	r0, #8
 80010a0:	f000 f84c 	bl	800113c <RCC_PLL_GetFreqDomain_SYS>
 80010a4:	6078      	str	r0, [r7, #4]
      break;
 80010a6:	e002      	b.n	80010ae <RCC_GetSystemClockFreq+0x3e>
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLLR);
      break;
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

    default:
      frequency = HSI_VALUE;
 80010a8:	4b03      	ldr	r3, [pc, #12]	; (80010b8 <RCC_GetSystemClockFreq+0x48>)
 80010aa:	607b      	str	r3, [r7, #4]
      break;
 80010ac:	bf00      	nop
  }

  return frequency;
 80010ae:	687b      	ldr	r3, [r7, #4]
}
 80010b0:	4618      	mov	r0, r3
 80010b2:	3708      	adds	r7, #8
 80010b4:	46bd      	mov	sp, r7
 80010b6:	bd80      	pop	{r7, pc}
 80010b8:	00f42400 	.word	0x00f42400
 80010bc:	007a1200 	.word	0x007a1200

080010c0 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b082      	sub	sp, #8
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 80010c8:	f7ff ff4a 	bl	8000f60 <LL_RCC_GetAHBPrescaler>
 80010cc:	4603      	mov	r3, r0
 80010ce:	091b      	lsrs	r3, r3, #4
 80010d0:	f003 030f 	and.w	r3, r3, #15
 80010d4:	4a04      	ldr	r2, [pc, #16]	; (80010e8 <RCC_GetHCLKClockFreq+0x28>)
 80010d6:	5cd3      	ldrb	r3, [r2, r3]
 80010d8:	461a      	mov	r2, r3
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	40d3      	lsrs	r3, r2
}
 80010de:	4618      	mov	r0, r3
 80010e0:	3708      	adds	r7, #8
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bd80      	pop	{r7, pc}
 80010e6:	bf00      	nop
 80010e8:	080018a0 	.word	0x080018a0

080010ec <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b082      	sub	sp, #8
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 80010f4:	f7ff ff42 	bl	8000f7c <LL_RCC_GetAPB1Prescaler>
 80010f8:	4603      	mov	r3, r0
 80010fa:	0a9b      	lsrs	r3, r3, #10
 80010fc:	4a04      	ldr	r2, [pc, #16]	; (8001110 <RCC_GetPCLK1ClockFreq+0x24>)
 80010fe:	5cd3      	ldrb	r3, [r2, r3]
 8001100:	461a      	mov	r2, r3
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	40d3      	lsrs	r3, r2
}
 8001106:	4618      	mov	r0, r3
 8001108:	3708      	adds	r7, #8
 800110a:	46bd      	mov	sp, r7
 800110c:	bd80      	pop	{r7, pc}
 800110e:	bf00      	nop
 8001110:	080018b0 	.word	0x080018b0

08001114 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8001114:	b580      	push	{r7, lr}
 8001116:	b082      	sub	sp, #8
 8001118:	af00      	add	r7, sp, #0
 800111a:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 800111c:	f7ff ff3c 	bl	8000f98 <LL_RCC_GetAPB2Prescaler>
 8001120:	4603      	mov	r3, r0
 8001122:	0b5b      	lsrs	r3, r3, #13
 8001124:	4a04      	ldr	r2, [pc, #16]	; (8001138 <RCC_GetPCLK2ClockFreq+0x24>)
 8001126:	5cd3      	ldrb	r3, [r2, r3]
 8001128:	461a      	mov	r2, r3
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	40d3      	lsrs	r3, r2
}
 800112e:	4618      	mov	r0, r3
 8001130:	3708      	adds	r7, #8
 8001132:	46bd      	mov	sp, r7
 8001134:	bd80      	pop	{r7, pc}
 8001136:	bf00      	nop
 8001138:	080018b0 	.word	0x080018b0

0800113c <RCC_PLL_GetFreqDomain_SYS>:
  * @brief  Return PLL clock frequency used for system domain
  * @param  SYSCLK_Source System clock source
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(uint32_t SYSCLK_Source)
{
 800113c:	b590      	push	{r4, r7, lr}
 800113e:	b087      	sub	sp, #28
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = 0U, pllsource = 0U, plloutputfreq = 0U;
 8001144:	2300      	movs	r3, #0
 8001146:	617b      	str	r3, [r7, #20]
 8001148:	2300      	movs	r3, #0
 800114a:	60fb      	str	r3, [r7, #12]
 800114c:	2300      	movs	r3, #0
 800114e:	613b      	str	r3, [r7, #16]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / (PLLP or PLLR)
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8001150:	f7ff ff30 	bl	8000fb4 <LL_RCC_PLL_GetMainSource>
 8001154:	60f8      	str	r0, [r7, #12]

  switch (pllsource)
 8001156:	68fb      	ldr	r3, [r7, #12]
 8001158:	2b00      	cmp	r3, #0
 800115a:	d004      	beq.n	8001166 <RCC_PLL_GetFreqDomain_SYS+0x2a>
 800115c:	68fb      	ldr	r3, [r7, #12]
 800115e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001162:	d003      	beq.n	800116c <RCC_PLL_GetFreqDomain_SYS+0x30>
 8001164:	e005      	b.n	8001172 <RCC_PLL_GetFreqDomain_SYS+0x36>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8001166:	4b12      	ldr	r3, [pc, #72]	; (80011b0 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8001168:	617b      	str	r3, [r7, #20]
      break;
 800116a:	e005      	b.n	8001178 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 800116c:	4b11      	ldr	r3, [pc, #68]	; (80011b4 <RCC_PLL_GetFreqDomain_SYS+0x78>)
 800116e:	617b      	str	r3, [r7, #20]
      break;
 8001170:	e002      	b.n	8001178 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    default:
      pllinputfreq = HSI_VALUE;
 8001172:	4b0f      	ldr	r3, [pc, #60]	; (80011b0 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8001174:	617b      	str	r3, [r7, #20]
      break;
 8001176:	bf00      	nop
  }

  if (SYSCLK_Source == LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	2b08      	cmp	r3, #8
 800117c:	d113      	bne.n	80011a6 <RCC_PLL_GetFreqDomain_SYS+0x6a>
  {
    plloutputfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 800117e:	f7ff ff43 	bl	8001008 <LL_RCC_PLL_GetDivider>
 8001182:	4602      	mov	r2, r0
 8001184:	697b      	ldr	r3, [r7, #20]
 8001186:	fbb3 f4f2 	udiv	r4, r3, r2
 800118a:	f7ff ff21 	bl	8000fd0 <LL_RCC_PLL_GetN>
 800118e:	4603      	mov	r3, r0
 8001190:	fb03 f404 	mul.w	r4, r3, r4
 8001194:	f7ff ff2a 	bl	8000fec <LL_RCC_PLL_GetP>
 8001198:	4603      	mov	r3, r0
 800119a:	0c1b      	lsrs	r3, r3, #16
 800119c:	3301      	adds	r3, #1
 800119e:	005b      	lsls	r3, r3, #1
 80011a0:	fbb4 f3f3 	udiv	r3, r4, r3
 80011a4:	613b      	str	r3, [r7, #16]
    plloutputfreq = __LL_RCC_CALC_PLLRCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

  return plloutputfreq;
 80011a6:	693b      	ldr	r3, [r7, #16]
}
 80011a8:	4618      	mov	r0, r3
 80011aa:	371c      	adds	r7, #28
 80011ac:	46bd      	mov	sp, r7
 80011ae:	bd90      	pop	{r4, r7, pc}
 80011b0:	00f42400 	.word	0x00f42400
 80011b4:	007a1200 	.word	0x007a1200

080011b8 <LL_USART_IsEnabled>:
{
 80011b8:	b480      	push	{r7}
 80011ba:	b083      	sub	sp, #12
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	68db      	ldr	r3, [r3, #12]
 80011c4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80011c8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80011cc:	bf0c      	ite	eq
 80011ce:	2301      	moveq	r3, #1
 80011d0:	2300      	movne	r3, #0
 80011d2:	b2db      	uxtb	r3, r3
}
 80011d4:	4618      	mov	r0, r3
 80011d6:	370c      	adds	r7, #12
 80011d8:	46bd      	mov	sp, r7
 80011da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011de:	4770      	bx	lr

080011e0 <LL_USART_SetStopBitsLength>:
{
 80011e0:	b480      	push	{r7}
 80011e2:	b083      	sub	sp, #12
 80011e4:	af00      	add	r7, sp, #0
 80011e6:	6078      	str	r0, [r7, #4]
 80011e8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	691b      	ldr	r3, [r3, #16]
 80011ee:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80011f2:	683b      	ldr	r3, [r7, #0]
 80011f4:	431a      	orrs	r2, r3
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	611a      	str	r2, [r3, #16]
}
 80011fa:	bf00      	nop
 80011fc:	370c      	adds	r7, #12
 80011fe:	46bd      	mov	sp, r7
 8001200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001204:	4770      	bx	lr

08001206 <LL_USART_SetHWFlowCtrl>:
{
 8001206:	b480      	push	{r7}
 8001208:	b083      	sub	sp, #12
 800120a:	af00      	add	r7, sp, #0
 800120c:	6078      	str	r0, [r7, #4]
 800120e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	695b      	ldr	r3, [r3, #20]
 8001214:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001218:	683b      	ldr	r3, [r7, #0]
 800121a:	431a      	orrs	r2, r3
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	615a      	str	r2, [r3, #20]
}
 8001220:	bf00      	nop
 8001222:	370c      	adds	r7, #12
 8001224:	46bd      	mov	sp, r7
 8001226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122a:	4770      	bx	lr

0800122c <LL_USART_SetBaudRate>:
{
 800122c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001230:	b0c0      	sub	sp, #256	; 0x100
 8001232:	af00      	add	r7, sp, #0
 8001234:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8001238:	f8c7 10f8 	str.w	r1, [r7, #248]	; 0xf8
 800123c:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 8001240:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8001244:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001248:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800124c:	f040 810c 	bne.w	8001468 <LL_USART_SetBaudRate+0x23c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8001250:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8001254:	2200      	movs	r2, #0
 8001256:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800125a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800125e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8001262:	4622      	mov	r2, r4
 8001264:	462b      	mov	r3, r5
 8001266:	1891      	adds	r1, r2, r2
 8001268:	6639      	str	r1, [r7, #96]	; 0x60
 800126a:	415b      	adcs	r3, r3
 800126c:	667b      	str	r3, [r7, #100]	; 0x64
 800126e:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8001272:	4621      	mov	r1, r4
 8001274:	eb12 0801 	adds.w	r8, r2, r1
 8001278:	4629      	mov	r1, r5
 800127a:	eb43 0901 	adc.w	r9, r3, r1
 800127e:	f04f 0200 	mov.w	r2, #0
 8001282:	f04f 0300 	mov.w	r3, #0
 8001286:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800128a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800128e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001292:	4690      	mov	r8, r2
 8001294:	4699      	mov	r9, r3
 8001296:	4623      	mov	r3, r4
 8001298:	eb18 0303 	adds.w	r3, r8, r3
 800129c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80012a0:	462b      	mov	r3, r5
 80012a2:	eb49 0303 	adc.w	r3, r9, r3
 80012a6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80012aa:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 80012ae:	2200      	movs	r2, #0
 80012b0:	469a      	mov	sl, r3
 80012b2:	4693      	mov	fp, r2
 80012b4:	eb1a 030a 	adds.w	r3, sl, sl
 80012b8:	65bb      	str	r3, [r7, #88]	; 0x58
 80012ba:	eb4b 030b 	adc.w	r3, fp, fp
 80012be:	65fb      	str	r3, [r7, #92]	; 0x5c
 80012c0:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80012c4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80012c8:	f7fe ff7e 	bl	80001c8 <__aeabi_uldivmod>
 80012cc:	4602      	mov	r2, r0
 80012ce:	460b      	mov	r3, r1
 80012d0:	4b64      	ldr	r3, [pc, #400]	; (8001464 <LL_USART_SetBaudRate+0x238>)
 80012d2:	fba3 2302 	umull	r2, r3, r3, r2
 80012d6:	095b      	lsrs	r3, r3, #5
 80012d8:	b29b      	uxth	r3, r3
 80012da:	011b      	lsls	r3, r3, #4
 80012dc:	b29c      	uxth	r4, r3
 80012de:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80012e2:	2200      	movs	r2, #0
 80012e4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80012e8:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80012ec:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	; 0xd8
 80012f0:	4642      	mov	r2, r8
 80012f2:	464b      	mov	r3, r9
 80012f4:	1891      	adds	r1, r2, r2
 80012f6:	6539      	str	r1, [r7, #80]	; 0x50
 80012f8:	415b      	adcs	r3, r3
 80012fa:	657b      	str	r3, [r7, #84]	; 0x54
 80012fc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8001300:	4641      	mov	r1, r8
 8001302:	1851      	adds	r1, r2, r1
 8001304:	64b9      	str	r1, [r7, #72]	; 0x48
 8001306:	4649      	mov	r1, r9
 8001308:	414b      	adcs	r3, r1
 800130a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800130c:	f04f 0200 	mov.w	r2, #0
 8001310:	f04f 0300 	mov.w	r3, #0
 8001314:	e9d7 ab12 	ldrd	sl, fp, [r7, #72]	; 0x48
 8001318:	4659      	mov	r1, fp
 800131a:	00cb      	lsls	r3, r1, #3
 800131c:	4651      	mov	r1, sl
 800131e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001322:	4651      	mov	r1, sl
 8001324:	00ca      	lsls	r2, r1, #3
 8001326:	4610      	mov	r0, r2
 8001328:	4619      	mov	r1, r3
 800132a:	4603      	mov	r3, r0
 800132c:	4642      	mov	r2, r8
 800132e:	189b      	adds	r3, r3, r2
 8001330:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8001334:	464b      	mov	r3, r9
 8001336:	460a      	mov	r2, r1
 8001338:	eb42 0303 	adc.w	r3, r2, r3
 800133c:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8001340:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8001344:	2200      	movs	r2, #0
 8001346:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800134a:	f8c7 20cc 	str.w	r2, [r7, #204]	; 0xcc
 800134e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 8001352:	460b      	mov	r3, r1
 8001354:	18db      	adds	r3, r3, r3
 8001356:	643b      	str	r3, [r7, #64]	; 0x40
 8001358:	4613      	mov	r3, r2
 800135a:	eb42 0303 	adc.w	r3, r2, r3
 800135e:	647b      	str	r3, [r7, #68]	; 0x44
 8001360:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8001364:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 8001368:	f7fe ff2e 	bl	80001c8 <__aeabi_uldivmod>
 800136c:	4602      	mov	r2, r0
 800136e:	460b      	mov	r3, r1
 8001370:	4611      	mov	r1, r2
 8001372:	4b3c      	ldr	r3, [pc, #240]	; (8001464 <LL_USART_SetBaudRate+0x238>)
 8001374:	fba3 2301 	umull	r2, r3, r3, r1
 8001378:	095b      	lsrs	r3, r3, #5
 800137a:	2264      	movs	r2, #100	; 0x64
 800137c:	fb02 f303 	mul.w	r3, r2, r3
 8001380:	1acb      	subs	r3, r1, r3
 8001382:	00db      	lsls	r3, r3, #3
 8001384:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8001388:	4b36      	ldr	r3, [pc, #216]	; (8001464 <LL_USART_SetBaudRate+0x238>)
 800138a:	fba3 2302 	umull	r2, r3, r3, r2
 800138e:	095b      	lsrs	r3, r3, #5
 8001390:	b29b      	uxth	r3, r3
 8001392:	005b      	lsls	r3, r3, #1
 8001394:	b29b      	uxth	r3, r3
 8001396:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800139a:	b29b      	uxth	r3, r3
 800139c:	4423      	add	r3, r4
 800139e:	b29c      	uxth	r4, r3
 80013a0:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80013a4:	2200      	movs	r2, #0
 80013a6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80013aa:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80013ae:	e9d7 8930 	ldrd	r8, r9, [r7, #192]	; 0xc0
 80013b2:	4642      	mov	r2, r8
 80013b4:	464b      	mov	r3, r9
 80013b6:	1891      	adds	r1, r2, r2
 80013b8:	63b9      	str	r1, [r7, #56]	; 0x38
 80013ba:	415b      	adcs	r3, r3
 80013bc:	63fb      	str	r3, [r7, #60]	; 0x3c
 80013be:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80013c2:	4641      	mov	r1, r8
 80013c4:	1851      	adds	r1, r2, r1
 80013c6:	6339      	str	r1, [r7, #48]	; 0x30
 80013c8:	4649      	mov	r1, r9
 80013ca:	414b      	adcs	r3, r1
 80013cc:	637b      	str	r3, [r7, #52]	; 0x34
 80013ce:	f04f 0200 	mov.w	r2, #0
 80013d2:	f04f 0300 	mov.w	r3, #0
 80013d6:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80013da:	4659      	mov	r1, fp
 80013dc:	00cb      	lsls	r3, r1, #3
 80013de:	4651      	mov	r1, sl
 80013e0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80013e4:	4651      	mov	r1, sl
 80013e6:	00ca      	lsls	r2, r1, #3
 80013e8:	4610      	mov	r0, r2
 80013ea:	4619      	mov	r1, r3
 80013ec:	4603      	mov	r3, r0
 80013ee:	4642      	mov	r2, r8
 80013f0:	189b      	adds	r3, r3, r2
 80013f2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80013f6:	464b      	mov	r3, r9
 80013f8:	460a      	mov	r2, r1
 80013fa:	eb42 0303 	adc.w	r3, r2, r3
 80013fe:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8001402:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8001406:	2200      	movs	r2, #0
 8001408:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800140c:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 8001410:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 8001414:	460b      	mov	r3, r1
 8001416:	18db      	adds	r3, r3, r3
 8001418:	62bb      	str	r3, [r7, #40]	; 0x28
 800141a:	4613      	mov	r3, r2
 800141c:	eb42 0303 	adc.w	r3, r2, r3
 8001420:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001422:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001426:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 800142a:	f7fe fecd 	bl	80001c8 <__aeabi_uldivmod>
 800142e:	4602      	mov	r2, r0
 8001430:	460b      	mov	r3, r1
 8001432:	4b0c      	ldr	r3, [pc, #48]	; (8001464 <LL_USART_SetBaudRate+0x238>)
 8001434:	fba3 1302 	umull	r1, r3, r3, r2
 8001438:	095b      	lsrs	r3, r3, #5
 800143a:	2164      	movs	r1, #100	; 0x64
 800143c:	fb01 f303 	mul.w	r3, r1, r3
 8001440:	1ad3      	subs	r3, r2, r3
 8001442:	00db      	lsls	r3, r3, #3
 8001444:	3332      	adds	r3, #50	; 0x32
 8001446:	4a07      	ldr	r2, [pc, #28]	; (8001464 <LL_USART_SetBaudRate+0x238>)
 8001448:	fba2 2303 	umull	r2, r3, r2, r3
 800144c:	095b      	lsrs	r3, r3, #5
 800144e:	b29b      	uxth	r3, r3
 8001450:	f003 0307 	and.w	r3, r3, #7
 8001454:	b29b      	uxth	r3, r3
 8001456:	4423      	add	r3, r4
 8001458:	b29b      	uxth	r3, r3
 800145a:	461a      	mov	r2, r3
 800145c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8001460:	609a      	str	r2, [r3, #8]
}
 8001462:	e107      	b.n	8001674 <LL_USART_SetBaudRate+0x448>
 8001464:	51eb851f 	.word	0x51eb851f
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8001468:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800146c:	2200      	movs	r2, #0
 800146e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8001472:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8001476:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	; 0xa8
 800147a:	4642      	mov	r2, r8
 800147c:	464b      	mov	r3, r9
 800147e:	1891      	adds	r1, r2, r2
 8001480:	6239      	str	r1, [r7, #32]
 8001482:	415b      	adcs	r3, r3
 8001484:	627b      	str	r3, [r7, #36]	; 0x24
 8001486:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800148a:	4641      	mov	r1, r8
 800148c:	1854      	adds	r4, r2, r1
 800148e:	4649      	mov	r1, r9
 8001490:	eb43 0501 	adc.w	r5, r3, r1
 8001494:	f04f 0200 	mov.w	r2, #0
 8001498:	f04f 0300 	mov.w	r3, #0
 800149c:	00eb      	lsls	r3, r5, #3
 800149e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80014a2:	00e2      	lsls	r2, r4, #3
 80014a4:	4614      	mov	r4, r2
 80014a6:	461d      	mov	r5, r3
 80014a8:	4643      	mov	r3, r8
 80014aa:	18e3      	adds	r3, r4, r3
 80014ac:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80014b0:	464b      	mov	r3, r9
 80014b2:	eb45 0303 	adc.w	r3, r5, r3
 80014b6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 80014ba:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 80014be:	2200      	movs	r2, #0
 80014c0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80014c4:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 80014c8:	f04f 0200 	mov.w	r2, #0
 80014cc:	f04f 0300 	mov.w	r3, #0
 80014d0:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	; 0x98
 80014d4:	4629      	mov	r1, r5
 80014d6:	008b      	lsls	r3, r1, #2
 80014d8:	4621      	mov	r1, r4
 80014da:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80014de:	4621      	mov	r1, r4
 80014e0:	008a      	lsls	r2, r1, #2
 80014e2:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 80014e6:	f7fe fe6f 	bl	80001c8 <__aeabi_uldivmod>
 80014ea:	4602      	mov	r2, r0
 80014ec:	460b      	mov	r3, r1
 80014ee:	4b64      	ldr	r3, [pc, #400]	; (8001680 <LL_USART_SetBaudRate+0x454>)
 80014f0:	fba3 2302 	umull	r2, r3, r3, r2
 80014f4:	095b      	lsrs	r3, r3, #5
 80014f6:	b29b      	uxth	r3, r3
 80014f8:	011b      	lsls	r3, r3, #4
 80014fa:	b29c      	uxth	r4, r3
 80014fc:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8001500:	2200      	movs	r2, #0
 8001502:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8001506:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800150a:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	; 0x90
 800150e:	4642      	mov	r2, r8
 8001510:	464b      	mov	r3, r9
 8001512:	1891      	adds	r1, r2, r2
 8001514:	61b9      	str	r1, [r7, #24]
 8001516:	415b      	adcs	r3, r3
 8001518:	61fb      	str	r3, [r7, #28]
 800151a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800151e:	4641      	mov	r1, r8
 8001520:	1851      	adds	r1, r2, r1
 8001522:	6139      	str	r1, [r7, #16]
 8001524:	4649      	mov	r1, r9
 8001526:	414b      	adcs	r3, r1
 8001528:	617b      	str	r3, [r7, #20]
 800152a:	f04f 0200 	mov.w	r2, #0
 800152e:	f04f 0300 	mov.w	r3, #0
 8001532:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001536:	4659      	mov	r1, fp
 8001538:	00cb      	lsls	r3, r1, #3
 800153a:	4651      	mov	r1, sl
 800153c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001540:	4651      	mov	r1, sl
 8001542:	00ca      	lsls	r2, r1, #3
 8001544:	4610      	mov	r0, r2
 8001546:	4619      	mov	r1, r3
 8001548:	4603      	mov	r3, r0
 800154a:	4642      	mov	r2, r8
 800154c:	189b      	adds	r3, r3, r2
 800154e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8001552:	464b      	mov	r3, r9
 8001554:	460a      	mov	r2, r1
 8001556:	eb42 0303 	adc.w	r3, r2, r3
 800155a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800155e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8001562:	2200      	movs	r2, #0
 8001564:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8001568:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 800156c:	f04f 0200 	mov.w	r2, #0
 8001570:	f04f 0300 	mov.w	r3, #0
 8001574:	e9d7 8920 	ldrd	r8, r9, [r7, #128]	; 0x80
 8001578:	4649      	mov	r1, r9
 800157a:	008b      	lsls	r3, r1, #2
 800157c:	4641      	mov	r1, r8
 800157e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001582:	4641      	mov	r1, r8
 8001584:	008a      	lsls	r2, r1, #2
 8001586:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 800158a:	f7fe fe1d 	bl	80001c8 <__aeabi_uldivmod>
 800158e:	4602      	mov	r2, r0
 8001590:	460b      	mov	r3, r1
 8001592:	4b3b      	ldr	r3, [pc, #236]	; (8001680 <LL_USART_SetBaudRate+0x454>)
 8001594:	fba3 1302 	umull	r1, r3, r3, r2
 8001598:	095b      	lsrs	r3, r3, #5
 800159a:	2164      	movs	r1, #100	; 0x64
 800159c:	fb01 f303 	mul.w	r3, r1, r3
 80015a0:	1ad3      	subs	r3, r2, r3
 80015a2:	011b      	lsls	r3, r3, #4
 80015a4:	3332      	adds	r3, #50	; 0x32
 80015a6:	4a36      	ldr	r2, [pc, #216]	; (8001680 <LL_USART_SetBaudRate+0x454>)
 80015a8:	fba2 2303 	umull	r2, r3, r2, r3
 80015ac:	095b      	lsrs	r3, r3, #5
 80015ae:	b29b      	uxth	r3, r3
 80015b0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80015b4:	b29b      	uxth	r3, r3
 80015b6:	4423      	add	r3, r4
 80015b8:	b29c      	uxth	r4, r3
 80015ba:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80015be:	2200      	movs	r2, #0
 80015c0:	67bb      	str	r3, [r7, #120]	; 0x78
 80015c2:	67fa      	str	r2, [r7, #124]	; 0x7c
 80015c4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80015c8:	4642      	mov	r2, r8
 80015ca:	464b      	mov	r3, r9
 80015cc:	1891      	adds	r1, r2, r2
 80015ce:	60b9      	str	r1, [r7, #8]
 80015d0:	415b      	adcs	r3, r3
 80015d2:	60fb      	str	r3, [r7, #12]
 80015d4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80015d8:	4641      	mov	r1, r8
 80015da:	1851      	adds	r1, r2, r1
 80015dc:	6039      	str	r1, [r7, #0]
 80015de:	4649      	mov	r1, r9
 80015e0:	414b      	adcs	r3, r1
 80015e2:	607b      	str	r3, [r7, #4]
 80015e4:	f04f 0200 	mov.w	r2, #0
 80015e8:	f04f 0300 	mov.w	r3, #0
 80015ec:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80015f0:	4659      	mov	r1, fp
 80015f2:	00cb      	lsls	r3, r1, #3
 80015f4:	4651      	mov	r1, sl
 80015f6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80015fa:	4651      	mov	r1, sl
 80015fc:	00ca      	lsls	r2, r1, #3
 80015fe:	4610      	mov	r0, r2
 8001600:	4619      	mov	r1, r3
 8001602:	4603      	mov	r3, r0
 8001604:	4642      	mov	r2, r8
 8001606:	189b      	adds	r3, r3, r2
 8001608:	673b      	str	r3, [r7, #112]	; 0x70
 800160a:	464b      	mov	r3, r9
 800160c:	460a      	mov	r2, r1
 800160e:	eb42 0303 	adc.w	r3, r2, r3
 8001612:	677b      	str	r3, [r7, #116]	; 0x74
 8001614:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8001618:	2200      	movs	r2, #0
 800161a:	66bb      	str	r3, [r7, #104]	; 0x68
 800161c:	66fa      	str	r2, [r7, #108]	; 0x6c
 800161e:	f04f 0200 	mov.w	r2, #0
 8001622:	f04f 0300 	mov.w	r3, #0
 8001626:	e9d7 891a 	ldrd	r8, r9, [r7, #104]	; 0x68
 800162a:	4649      	mov	r1, r9
 800162c:	008b      	lsls	r3, r1, #2
 800162e:	4641      	mov	r1, r8
 8001630:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001634:	4641      	mov	r1, r8
 8001636:	008a      	lsls	r2, r1, #2
 8001638:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 800163c:	f7fe fdc4 	bl	80001c8 <__aeabi_uldivmod>
 8001640:	4602      	mov	r2, r0
 8001642:	460b      	mov	r3, r1
 8001644:	4b0e      	ldr	r3, [pc, #56]	; (8001680 <LL_USART_SetBaudRate+0x454>)
 8001646:	fba3 1302 	umull	r1, r3, r3, r2
 800164a:	095b      	lsrs	r3, r3, #5
 800164c:	2164      	movs	r1, #100	; 0x64
 800164e:	fb01 f303 	mul.w	r3, r1, r3
 8001652:	1ad3      	subs	r3, r2, r3
 8001654:	011b      	lsls	r3, r3, #4
 8001656:	3332      	adds	r3, #50	; 0x32
 8001658:	4a09      	ldr	r2, [pc, #36]	; (8001680 <LL_USART_SetBaudRate+0x454>)
 800165a:	fba2 2303 	umull	r2, r3, r2, r3
 800165e:	095b      	lsrs	r3, r3, #5
 8001660:	b29b      	uxth	r3, r3
 8001662:	f003 030f 	and.w	r3, r3, #15
 8001666:	b29b      	uxth	r3, r3
 8001668:	4423      	add	r3, r4
 800166a:	b29b      	uxth	r3, r3
 800166c:	461a      	mov	r2, r3
 800166e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8001672:	609a      	str	r2, [r3, #8]
}
 8001674:	bf00      	nop
 8001676:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800167a:	46bd      	mov	sp, r7
 800167c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001680:	51eb851f 	.word	0x51eb851f

08001684 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8001684:	b580      	push	{r7, lr}
 8001686:	b088      	sub	sp, #32
 8001688:	af00      	add	r7, sp, #0
 800168a:	6078      	str	r0, [r7, #4]
 800168c:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800168e:	2301      	movs	r3, #1
 8001690:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8001692:	2300      	movs	r3, #0
 8001694:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8001696:	6878      	ldr	r0, [r7, #4]
 8001698:	f7ff fd8e 	bl	80011b8 <LL_USART_IsEnabled>
 800169c:	4603      	mov	r3, r0
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d15e      	bne.n	8001760 <LL_USART_Init+0xdc>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	68db      	ldr	r3, [r3, #12]
 80016a6:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80016aa:	f023 030c 	bic.w	r3, r3, #12
 80016ae:	683a      	ldr	r2, [r7, #0]
 80016b0:	6851      	ldr	r1, [r2, #4]
 80016b2:	683a      	ldr	r2, [r7, #0]
 80016b4:	68d2      	ldr	r2, [r2, #12]
 80016b6:	4311      	orrs	r1, r2
 80016b8:	683a      	ldr	r2, [r7, #0]
 80016ba:	6912      	ldr	r2, [r2, #16]
 80016bc:	4311      	orrs	r1, r2
 80016be:	683a      	ldr	r2, [r7, #0]
 80016c0:	6992      	ldr	r2, [r2, #24]
 80016c2:	430a      	orrs	r2, r1
 80016c4:	431a      	orrs	r2, r3
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 80016ca:	683b      	ldr	r3, [r7, #0]
 80016cc:	689b      	ldr	r3, [r3, #8]
 80016ce:	4619      	mov	r1, r3
 80016d0:	6878      	ldr	r0, [r7, #4]
 80016d2:	f7ff fd85 	bl	80011e0 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 80016d6:	683b      	ldr	r3, [r7, #0]
 80016d8:	695b      	ldr	r3, [r3, #20]
 80016da:	4619      	mov	r1, r3
 80016dc:	6878      	ldr	r0, [r7, #4]
 80016de:	f7ff fd92 	bl	8001206 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 80016e2:	f107 0308 	add.w	r3, r7, #8
 80016e6:	4618      	mov	r0, r3
 80016e8:	f7ff fc9c 	bl	8001024 <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	4a1f      	ldr	r2, [pc, #124]	; (800176c <LL_USART_Init+0xe8>)
 80016f0:	4293      	cmp	r3, r2
 80016f2:	d102      	bne.n	80016fa <LL_USART_Init+0x76>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 80016f4:	697b      	ldr	r3, [r7, #20]
 80016f6:	61bb      	str	r3, [r7, #24]
 80016f8:	e021      	b.n	800173e <LL_USART_Init+0xba>
    }
    else if (USARTx == USART2)
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	4a1c      	ldr	r2, [pc, #112]	; (8001770 <LL_USART_Init+0xec>)
 80016fe:	4293      	cmp	r3, r2
 8001700:	d102      	bne.n	8001708 <LL_USART_Init+0x84>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8001702:	693b      	ldr	r3, [r7, #16]
 8001704:	61bb      	str	r3, [r7, #24]
 8001706:	e01a      	b.n	800173e <LL_USART_Init+0xba>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	4a1a      	ldr	r2, [pc, #104]	; (8001774 <LL_USART_Init+0xf0>)
 800170c:	4293      	cmp	r3, r2
 800170e:	d102      	bne.n	8001716 <LL_USART_Init+0x92>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 8001710:	693b      	ldr	r3, [r7, #16]
 8001712:	61bb      	str	r3, [r7, #24]
 8001714:	e013      	b.n	800173e <LL_USART_Init+0xba>
    }
#endif /* USART3 */
#if defined(USART6)
    else if (USARTx == USART6)
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	4a17      	ldr	r2, [pc, #92]	; (8001778 <LL_USART_Init+0xf4>)
 800171a:	4293      	cmp	r3, r2
 800171c:	d102      	bne.n	8001724 <LL_USART_Init+0xa0>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 800171e:	697b      	ldr	r3, [r7, #20]
 8001720:	61bb      	str	r3, [r7, #24]
 8001722:	e00c      	b.n	800173e <LL_USART_Init+0xba>
    }
#endif /* USART6 */
#if defined(UART4)
    else if (USARTx == UART4)
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	4a15      	ldr	r2, [pc, #84]	; (800177c <LL_USART_Init+0xf8>)
 8001728:	4293      	cmp	r3, r2
 800172a:	d102      	bne.n	8001732 <LL_USART_Init+0xae>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 800172c:	693b      	ldr	r3, [r7, #16]
 800172e:	61bb      	str	r3, [r7, #24]
 8001730:	e005      	b.n	800173e <LL_USART_Init+0xba>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	4a12      	ldr	r2, [pc, #72]	; (8001780 <LL_USART_Init+0xfc>)
 8001736:	4293      	cmp	r3, r2
 8001738:	d101      	bne.n	800173e <LL_USART_Init+0xba>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 800173a:	693b      	ldr	r3, [r7, #16]
 800173c:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 800173e:	69bb      	ldr	r3, [r7, #24]
 8001740:	2b00      	cmp	r3, #0
 8001742:	d00d      	beq.n	8001760 <LL_USART_Init+0xdc>
        && (USART_InitStruct->BaudRate != 0U))
 8001744:	683b      	ldr	r3, [r7, #0]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	2b00      	cmp	r3, #0
 800174a:	d009      	beq.n	8001760 <LL_USART_Init+0xdc>
    {
      status = SUCCESS;
 800174c:	2300      	movs	r3, #0
 800174e:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
 8001750:	683b      	ldr	r3, [r7, #0]
 8001752:	699a      	ldr	r2, [r3, #24]
 8001754:	683b      	ldr	r3, [r7, #0]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	69b9      	ldr	r1, [r7, #24]
 800175a:	6878      	ldr	r0, [r7, #4]
 800175c:	f7ff fd66 	bl	800122c <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8001760:	7ffb      	ldrb	r3, [r7, #31]
}
 8001762:	4618      	mov	r0, r3
 8001764:	3720      	adds	r7, #32
 8001766:	46bd      	mov	sp, r7
 8001768:	bd80      	pop	{r7, pc}
 800176a:	bf00      	nop
 800176c:	40011000 	.word	0x40011000
 8001770:	40004400 	.word	0x40004400
 8001774:	40004800 	.word	0x40004800
 8001778:	40011400 	.word	0x40011400
 800177c:	40004c00 	.word	0x40004c00
 8001780:	40005000 	.word	0x40005000

08001784 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 8001784:	b480      	push	{r7}
 8001786:	b083      	sub	sp, #12
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
 800178c:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 800178e:	687a      	ldr	r2, [r7, #4]
 8001790:	683b      	ldr	r3, [r7, #0]
 8001792:	fbb2 f3f3 	udiv	r3, r2, r3
 8001796:	4a07      	ldr	r2, [pc, #28]	; (80017b4 <LL_InitTick+0x30>)
 8001798:	3b01      	subs	r3, #1
 800179a:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 800179c:	4b05      	ldr	r3, [pc, #20]	; (80017b4 <LL_InitTick+0x30>)
 800179e:	2200      	movs	r2, #0
 80017a0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80017a2:	4b04      	ldr	r3, [pc, #16]	; (80017b4 <LL_InitTick+0x30>)
 80017a4:	2205      	movs	r2, #5
 80017a6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 80017a8:	bf00      	nop
 80017aa:	370c      	adds	r7, #12
 80017ac:	46bd      	mov	sp, r7
 80017ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b2:	4770      	bx	lr
 80017b4:	e000e010 	.word	0xe000e010

080017b8 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b082      	sub	sp, #8
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 80017c0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80017c4:	6878      	ldr	r0, [r7, #4]
 80017c6:	f7ff ffdd 	bl	8001784 <LL_InitTick>
}
 80017ca:	bf00      	nop
 80017cc:	3708      	adds	r7, #8
 80017ce:	46bd      	mov	sp, r7
 80017d0:	bd80      	pop	{r7, pc}
	...

080017d4 <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 80017d4:	b480      	push	{r7}
 80017d6:	b085      	sub	sp, #20
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 80017dc:	4b0f      	ldr	r3, [pc, #60]	; (800181c <LL_mDelay+0x48>)
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	60fb      	str	r3, [r7, #12]
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 80017e2:	68fb      	ldr	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if(Delay < LL_MAX_DELAY)
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80017ea:	d00c      	beq.n	8001806 <LL_mDelay+0x32>
  {
    Delay++;
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	3301      	adds	r3, #1
 80017f0:	607b      	str	r3, [r7, #4]
  }

  while (Delay)
 80017f2:	e008      	b.n	8001806 <LL_mDelay+0x32>
  {
    if((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 80017f4:	4b09      	ldr	r3, [pc, #36]	; (800181c <LL_mDelay+0x48>)
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d002      	beq.n	8001806 <LL_mDelay+0x32>
    {
      Delay--;
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	3b01      	subs	r3, #1
 8001804:	607b      	str	r3, [r7, #4]
  while (Delay)
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	2b00      	cmp	r3, #0
 800180a:	d1f3      	bne.n	80017f4 <LL_mDelay+0x20>
    }
  }
}
 800180c:	bf00      	nop
 800180e:	bf00      	nop
 8001810:	3714      	adds	r7, #20
 8001812:	46bd      	mov	sp, r7
 8001814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001818:	4770      	bx	lr
 800181a:	bf00      	nop
 800181c:	e000e010 	.word	0xe000e010

08001820 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8001820:	b480      	push	{r7}
 8001822:	b083      	sub	sp, #12
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8001828:	4a04      	ldr	r2, [pc, #16]	; (800183c <LL_SetSystemCoreClock+0x1c>)
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	6013      	str	r3, [r2, #0]
}
 800182e:	bf00      	nop
 8001830:	370c      	adds	r7, #12
 8001832:	46bd      	mov	sp, r7
 8001834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001838:	4770      	bx	lr
 800183a:	bf00      	nop
 800183c:	20000000 	.word	0x20000000

08001840 <__libc_init_array>:
 8001840:	b570      	push	{r4, r5, r6, lr}
 8001842:	4d0d      	ldr	r5, [pc, #52]	; (8001878 <__libc_init_array+0x38>)
 8001844:	4c0d      	ldr	r4, [pc, #52]	; (800187c <__libc_init_array+0x3c>)
 8001846:	1b64      	subs	r4, r4, r5
 8001848:	10a4      	asrs	r4, r4, #2
 800184a:	2600      	movs	r6, #0
 800184c:	42a6      	cmp	r6, r4
 800184e:	d109      	bne.n	8001864 <__libc_init_array+0x24>
 8001850:	4d0b      	ldr	r5, [pc, #44]	; (8001880 <__libc_init_array+0x40>)
 8001852:	4c0c      	ldr	r4, [pc, #48]	; (8001884 <__libc_init_array+0x44>)
 8001854:	f000 f818 	bl	8001888 <_init>
 8001858:	1b64      	subs	r4, r4, r5
 800185a:	10a4      	asrs	r4, r4, #2
 800185c:	2600      	movs	r6, #0
 800185e:	42a6      	cmp	r6, r4
 8001860:	d105      	bne.n	800186e <__libc_init_array+0x2e>
 8001862:	bd70      	pop	{r4, r5, r6, pc}
 8001864:	f855 3b04 	ldr.w	r3, [r5], #4
 8001868:	4798      	blx	r3
 800186a:	3601      	adds	r6, #1
 800186c:	e7ee      	b.n	800184c <__libc_init_array+0xc>
 800186e:	f855 3b04 	ldr.w	r3, [r5], #4
 8001872:	4798      	blx	r3
 8001874:	3601      	adds	r6, #1
 8001876:	e7f2      	b.n	800185e <__libc_init_array+0x1e>
 8001878:	080018c0 	.word	0x080018c0
 800187c:	080018c0 	.word	0x080018c0
 8001880:	080018c0 	.word	0x080018c0
 8001884:	080018c4 	.word	0x080018c4

08001888 <_init>:
 8001888:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800188a:	bf00      	nop
 800188c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800188e:	bc08      	pop	{r3}
 8001890:	469e      	mov	lr, r3
 8001892:	4770      	bx	lr

08001894 <_fini>:
 8001894:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001896:	bf00      	nop
 8001898:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800189a:	bc08      	pop	{r3}
 800189c:	469e      	mov	lr, r3
 800189e:	4770      	bx	lr
