---
layout: page
permalink: /products/tools
---

<div>
<content>
</content>
</div>
<div>
<content>
</content>
</div>

# Design and Analysis Tools

<br>

### (1) Side-Channel Attack (SCA) Evaluation Tool

To provide efficient evaluations on Advanced Encryption Standard (AES) on the basis of
simulations or measurements, we offer a user-friendly <strong>SCA Evaluation Tool</strong> for qualifying AES
designs.

<div class="container">
    <div class="row">

        <div class="col">

<h4><strong>Key Features</strong></h4>
<ul>
  <li>Applicable to simulation/measurement evaluations</li>
  <li>Built-in attacking points (all rounds for AES)</li>
  <li>Built-in power/attacking models (Hamming Weight, Hamming Distance, Zero Model,
Differential Power Analysis)</li>
  <li>2nd order SCA (with pre-processing)</li>
  <li>Waveform resynchronization</li>
  <li>Configurable setting (for advanced analysis)</li>
  <li>Graphical-user-interface (GUI) – easy for use</li>
  <li>Technical support available</li>
</ul>

        </div>
        <div class="col-sm-auto">
        <img class="mx-auto d-block" src="/assets/products/tools/image--004.png" style="width:150px;height:150px;">
        </div>

    </div>

</div>
<hr class="seperator">
<br>

### (2) Camouflage Design/Analysis Tool

To mitigate Reverse Engineering on ASICs, we offer <strong>Camouflage Design/Analysis Tool</strong> to
provide camouflage cells replacement in a netlist and to analyse the security level of the
camouflaged netlist.

<div class="container">
    <div class="row">

        <div class="col">

<h4><strong>Key Features</strong></h4>

<ul>
  <li>Camouflaged netlist generation to prevent from netlist analysis</li>
  <li>Simple design flow (compatible with commercial design flows)</li>
  <li>Graphical-user-interface – easy for use</li>
  <li>Options for power/area/speed trade-offs</li>
  <li>Comprehensive analysis report</li>
  <li>Technical support available</li>
</ul>

        </div>
        <div class="col-sm-auto">
        <img class="mx-auto d-block" src="/assets/products/security_ip/image--003.png" style="width:150px;height:150px;">
        </div>

    </div>

</div>

<hr class="seperator">
<br>

### (3) Asynchronous-logic Design Tool

To provide the design solution for asynchronous-logic in netlist level, we offer <strong>Asynchronous-
logic Design Tool</strong> with high compatibility of standard design flow.

<div class="container">
    <div class="row">

        <div class="col">

<h4><strong>Key Features</strong></h4>

<ul>
  <li>Single-rail to dual-rail conversion</li>
  <li>Dual-rail logic implementation</li>
  <li>Self-timed handshake operation</li>
  <li>Applicable to FPGA/ASIC</li>
  <li>Optimization for power/area/speed</li>
</ul>

        </div>
        <div class="col-sm-auto">
          <img class="mx-auto d-block image" src="/assets/home/asynchronous_logic.png" style="width:150px;height:150px;transform:rotate(180deg);">
        </div>

    </div>

</div>
