-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             yl7897@newnano.poly.edu                             
-- Generated date:           Wed Jun 30 21:42:06 EDT 2021                        

Solution Settings: inPlaceNTT_DIT.v40
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/src/ntt_tb.cpp
    $PROJECT_HOME/src/ntt.cpp
      $PROJECT_HOME/include/ntt.h
        $MGC_HOME/shared/include/ac_int.h
        $PROJECT_HOME/include/config.h
      $MGC_HOME/shared/include/ac_math.h
        $MGC_HOME/shared/include/ac_math/ac_abs.h
          $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_float.h
          $MGC_HOME/shared/include/ac_complex.h
          $MGC_HOME/shared/include/ac_math/ac_sqrt_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_shift.h
            $MGC_HOME/shared/include/ac_math/ac_normalize.h
        $MGC_HOME/shared/include/ac_math/ac_arccos_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_arcsin_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_atan_pwl.h
          $MGC_HOME/shared/include/ac_math/ac_reciprocal_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_atan_pwl_ha.h
          $MGC_HOME/shared/include/ac_math/ac_reciprocal_pwl_ha.h
        $MGC_HOME/shared/include/ac_math/ac_atan2_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_div.h
        $MGC_HOME/shared/include/ac_math/ac_hcordic.h
        $MGC_HOME/shared/include/ac_math/ac_inverse_sqrt_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_log_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_pow_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_sigmoid_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h
        $MGC_HOME/shared/include/ac_math/ac_sincos_lut.h
        $MGC_HOME/shared/include/ac_math/ac_sqrt.h
        $MGC_HOME/shared/include/ac_math/ac_tan_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_tanh_pwl.h
        $MGC_HOME/shared/include/ac_math/ac_softmax_pwl.h
  
  Processes/Blocks in Design
    Process              Real Operation(s) count Latency Throughput Reset Length II Comments 
    -------------------- ----------------------- ------- ---------- ------------ -- --------
    /inPlaceNTT_DIT/core                     867  473712     473717            0  0        ? 
    Design Total:                            867  473712     473717            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                                   Area Score Area(DSP) Area(LUTs) Area(MUX_CARRYs)   Delay Post Alloc Post Assign 
    ------------------------------------------------ ---------- --------- ---------- ---------------- ------- ---------- -----------
    [Lib: Xilinx_RAMS]                                                                                                               
    BLOCK_2R1W_RBW_DUAL_rwport(10,9,64,512,512,64,1)      0.000     0.000      0.000            0.000   2.400          1           0 
    BLOCK_2R1W_RBW_DUAL_rwport(11,9,64,512,512,64,1)      0.000     0.000      0.000            0.000   2.400          1           0 
    BLOCK_2R1W_RBW_DUAL_rwport(4,9,64,512,512,64,1)       0.000     0.000      0.000            0.000   2.400          1           0 
    BLOCK_2R1W_RBW_DUAL_rwport(5,9,64,512,512,64,1)       0.000     0.000      0.000            0.000   2.400          1           0 
    BLOCK_2R1W_RBW_DUAL_rwport(6,9,64,512,512,64,1)       0.000     0.000      0.000            0.000   2.400          1           0 
    BLOCK_2R1W_RBW_DUAL_rwport(7,9,64,512,512,64,1)       0.000     0.000      0.000            0.000   2.400          1           0 
    BLOCK_2R1W_RBW_DUAL_rwport(8,9,64,512,512,64,1)       0.000     0.000      0.000            0.000   2.400          1           0 
    BLOCK_2R1W_RBW_DUAL_rwport(9,9,64,512,512,64,1)       0.000     0.000      0.000            0.000   2.400          1           0 
    [Lib: ccs_ioport]                                                                                                                
    ccs_in(2,64)                                          0.000     0.000      0.000            0.000   0.000          1           1 
    ccs_in(3,64)                                          0.000     0.000      0.000            0.000   0.000          1           1 
    [Lib: mgc_Xilinx-VIRTEX-7-2_beh]                                                                                                 
    mgc_add(10,0,10,0,10)                                10.000     0.000     10.000            9.000   1.035          1           1 
    mgc_add(10,0,9,0,10)                                 10.000     0.000     10.000            9.000   1.035         14           2 
    mgc_add(11,0,8,0,11)                                 11.000     0.000     11.000           10.000   1.050          2           2 
    mgc_add(12,0,9,0,12)                                 12.000     0.000     12.000           11.000   1.065          4           3 
    mgc_add(13,0,10,0,13)                                13.000     0.000     13.000           12.000   1.080          8           0 
    mgc_add(20,0,1,1,21)                                 20.000     0.000     20.000           19.000   1.185          1           0 
    mgc_add(3,0,3,0,3)                                    3.000     0.000      3.000            2.000   0.930          1           1 
    mgc_add(32,0,10,0,32)                                32.000     0.000     32.000           31.000   1.365          1           0 
    mgc_add(4,0,2,1,4)                                    4.000     0.000      4.000            3.000   0.945          1           1 
    mgc_add(6,0,2,1,7)                                    6.000     0.000      6.000            5.000   0.975          1           1 
    mgc_add(64,0,1,1,65)                                 64.000     0.000     64.000           63.000   1.845          1           0 
    mgc_add(64,0,10,1,65)                                64.000     0.000     64.000           63.000   1.845          0           1 
    mgc_add(64,0,2,1,64)                                 64.000     0.000     64.000           63.000   1.845          1           0 
    mgc_add(64,0,64,0,64)                                64.000     0.000     64.000           63.000   1.845         40           3 
    mgc_add(65,0,11,1,65)                                65.000     0.000     65.000           64.000   1.860          0           1 
    mgc_add(65,0,2,1,65)                                 65.000     0.000     65.000           64.000   1.860          1           0 
    mgc_add(7,0,2,1,7)                                    7.000     0.000      7.000            6.000   0.990          1           0 
    mgc_add(7,0,6,0,7)                                    7.000     0.000      7.000            6.000   0.990          1           0 
    mgc_add(8,0,7,0,8)                                    8.000     0.000      8.000            7.000   1.005          1           1 
    mgc_add(9,0,2,1,9)                                    9.000     0.000      9.000            8.000   1.020          1           0 
    mgc_add(9,0,6,0,9)                                    9.000     0.000      9.000            8.000   1.020          1           1 
    mgc_and(1,10)                                         2.000     0.000      2.000            0.000   1.500          0           1 
    mgc_and(1,2)                                          1.000     0.000      1.000            0.000   0.550          0         237 
    mgc_and(1,3)                                          1.000     0.000      1.000            0.000   0.550          0          61 
    mgc_and(1,4)                                          1.000     0.000      1.000            0.000   0.550          0          29 
    mgc_and(1,5)                                          1.000     0.000      1.000            0.000   0.550          0           9 
    mgc_and(1,6)                                          1.000     0.000      1.000            0.000   0.550          0          14 
    mgc_and(1,7)                                          2.000     0.000      2.000            0.000   1.500          0           9 
    mgc_and(1,8)                                          2.000     0.000      2.000            0.000   1.500          0           4 
    mgc_and(1,9)                                          2.000     0.000      2.000            0.000   1.500          0           5 
    mgc_and(12,2)                                        12.000     0.000     12.000            0.000   0.550          0           1 
    mgc_and(3,2)                                          3.000     0.000      3.000            0.000   0.550          0           1 
    mgc_and(6,2)                                          6.000     0.000      6.000            0.000   0.550          0           1 
    mgc_and(7,2)                                          7.000     0.000      7.000            0.000   0.550          0           1 
    mgc_div(65,11,1)                                   1665.200     0.000   1665.200            0.000  89.429          1           1 
    mgc_mul(64,0,64,0,64)                              6080.000    10.000      0.000            0.000   6.680          1           1 
    mgc_mux(1,1,2)                                        1.000     0.000      1.000            0.000   0.080          0         965 
    mgc_mux(10,1,2)                                      10.000     0.000     10.000            0.000   0.080          0           1 
    mgc_mux(4,1,2)                                        4.000     0.000      4.000            0.000   0.080          0           1 
    mgc_mux(6,1,2)                                        6.000     0.000      6.000            0.000   0.080          0           2 
    mgc_mux(63,1,2)                                      63.000     0.000     63.000            0.000   0.080          0           1 
    mgc_mux(64,1,2)                                      64.000     0.000     64.000            0.000   0.080         24           2 
    mgc_mux(65,1,2)                                      65.000     0.000     65.000            0.000   0.080          0           1 
    mgc_mux(9,1,2)                                        9.000     0.000      9.000            0.000   0.080          0           1 
    mgc_mux1hot(1,3)                                      1.446     0.000      1.446            0.000   0.550          0           6 
    mgc_mux1hot(1,4)                                      1.830     0.000      1.830            0.000   1.500          0           2 
    mgc_mux1hot(1,7)                                      2.982     0.000      2.982            0.000   1.500          0           1 
    mgc_mux1hot(3,3)                                      4.339     0.000      4.339            0.000   0.550          0           1 
    mgc_mux1hot(3,6)                                      7.795     0.000      7.795            0.000   1.500          0           1 
    mgc_mux1hot(4,3)                                      5.785     0.000      5.785            0.000   0.550          0           1 
    mgc_mux1hot(64,13)                                  338.340     0.000    338.340            0.000   1.500          0           1 
    mgc_mux1hot(64,3)                                    92.565     0.000     92.565            0.000   0.550          1           2 
    mgc_mux1hot(64,4)                                   117.142     0.000    117.142            0.000   1.500          0           1 
    mgc_mux1hot(64,5)                                   141.720     0.000    141.720            0.000   1.500          0           2 
    mgc_mux1hot(64,8)                                   215.452     0.000    215.452            0.000   1.500         16           0 
    mgc_mux1hot(64,9)                                   240.030     0.000    240.030            0.000   1.500          0           1 
    mgc_mux1hot(65,3)                                    94.011     0.000     94.011            0.000   0.550          0           1 
    mgc_mux1hot(7,3)                                     10.124     0.000     10.124            0.000   0.550          0           1 
    mgc_mux1hot(8,6)                                     20.787     0.000     20.787            0.000   1.500          0           1 
    mgc_mux1hot(9,11)                                    40.667     0.000     40.667            0.000   1.500          0           1 
    mgc_nand(1,10)                                        2.000     0.000      2.000            0.000   1.500          0           2 
    mgc_nand(1,11)                                        2.000     0.000      2.000            0.000   1.500          0           1 
    mgc_nand(1,2)                                         1.000     0.000      1.000            0.000   0.550          0          63 
    mgc_nand(1,3)                                         1.000     0.000      1.000            0.000   0.550          0          20 
    mgc_nand(1,4)                                         1.000     0.000      1.000            0.000   0.550          0          17 
    mgc_nand(1,5)                                         1.000     0.000      1.000            0.000   0.550          0           8 
    mgc_nand(1,6)                                         1.000     0.000      1.000            0.000   0.550          0           4 
    mgc_nand(1,7)                                         2.000     0.000      2.000            0.000   1.500          0           3 
    mgc_nand(1,8)                                         2.000     0.000      2.000            0.000   1.500          0           2 
    mgc_nand(1,9)                                         2.000     0.000      2.000            0.000   1.500          0           2 
    mgc_nor(1,10)                                         2.000     0.000      2.000            0.000   1.500          0          13 
    mgc_nor(1,11)                                         2.000     0.000      2.000            0.000   1.500          0          54 
    mgc_nor(1,2)                                          1.000     0.000      1.000            0.000   0.550          0          73 
    mgc_nor(1,3)                                          1.000     0.000      1.000            0.000   0.550          0          72 
    mgc_nor(1,4)                                          1.000     0.000      1.000            0.000   0.550          0          16 
    mgc_nor(1,5)                                          1.000     0.000      1.000            0.000   0.550          0          25 
    mgc_nor(1,6)                                          1.000     0.000      1.000            0.000   0.550          0          34 
    mgc_nor(1,7)                                          2.000     0.000      2.000            0.000   1.500          0          22 
    mgc_nor(1,8)                                          2.000     0.000      2.000            0.000   1.500          0          22 
    mgc_nor(1,9)                                          2.000     0.000      2.000            0.000   1.500          0          20 
    mgc_nor(4,2)                                          4.000     0.000      4.000            0.000   0.550          0           1 
    mgc_not(1)                                            0.000     0.000      0.000            0.000   0.000          0        1578 
    mgc_not(4)                                            0.000     0.000      0.000            0.000   0.000          0           1 
    mgc_not(6)                                            0.000     0.000      0.000            0.000   0.000          0           2 
    mgc_not(64)                                           0.000     0.000      0.000            0.000   0.000          0           1 
    mgc_not(7)                                            0.000     0.000      0.000            0.000   0.000          0           1 
    mgc_not(8)                                            0.000     0.000      0.000            0.000   0.000          0           2 
    mgc_not(9)                                            0.000     0.000      0.000            0.000   0.000          0           2 
    mgc_or(1,10)                                          2.000     0.000      2.000            0.000   1.500          0          15 
    mgc_or(1,11)                                          2.000     0.000      2.000            0.000   1.500          0          15 
    mgc_or(1,2)                                           1.000     0.000      1.000            0.000   0.550          0         131 
    mgc_or(1,3)                                           1.000     0.000      1.000            0.000   0.550          0          95 
    mgc_or(1,4)                                           1.000     0.000      1.000            0.000   0.550          0          41 
    mgc_or(1,5)                                           1.000     0.000      1.000            0.000   0.550          0          40 
    mgc_or(1,6)                                           1.000     0.000      1.000            0.000   0.550          0          49 
    mgc_or(1,7)                                           2.000     0.000      2.000            0.000   1.500          0          19 
    mgc_or(1,8)                                           2.000     0.000      2.000            0.000   1.500          0          32 
    mgc_or(1,9)                                           2.000     0.000      2.000            0.000   1.500          0          49 
    mgc_or(3,2)                                           3.000     0.000      3.000            0.000   0.550          0           2 
    mgc_or(4,2)                                           4.000     0.000      4.000            0.000   0.550          0           1 
    mgc_or(6,2)                                           6.000     0.000      6.000            0.000   0.550          0           1 
    mgc_reg_pos(1,0,0,0,0,1,1)                            0.000     0.000      0.000            0.000   0.320          0           2 
    mgc_reg_pos(1,0,0,1,1,0,0)                            0.000     0.000      0.000            0.000   0.320          0          10 
    mgc_reg_pos(1,0,0,1,1,1,1)                            0.000     0.000      0.000            0.000   0.320          0          13 
    mgc_reg_pos(10,0,0,0,0,0,0)                           0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(10,0,0,0,0,1,1)                           0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(10,0,0,1,1,1,1)                           0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(11,0,0,1,1,1,1)                           0.000     0.000      0.000            0.000   0.320          0           2 
    mgc_reg_pos(12,0,0,1,1,1,1)                           0.000     0.000      0.000            0.000   0.320          0           6 
    mgc_reg_pos(4,0,0,0,0,1,1)                            0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(6,0,0,1,1,1,1)                            0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(64,0,0,0,0,0,0)                           0.000     0.000      0.000            0.000   0.320          0           2 
    mgc_reg_pos(64,0,0,0,0,1,1)                           0.000     0.000      0.000            0.000   0.320          0           6 
    mgc_reg_pos(64,0,0,1,1,1,1)                           0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(65,0,0,0,0,0,0)                           0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_reg_pos(9,0,0,0,0,1,1)                            0.000     0.000      0.000            0.000   0.320          0           1 
    mgc_rem(64,64,1)                                   8104.865     0.000   8104.865            0.000 226.321          1           1 
    mgc_shift_l(1,0,4,10)                                 8.738     0.000      8.738            0.000   0.550          1           1 
    [Lib: mgc_ioport]                                                                                                                
    mgc_io_sync(0)                                        0.000     0.000      0.000            0.000   0.000         10          10 
                                                                                                                                     
    TOTAL AREA (After Assignment):                    20582.714    10.000  14503.000          421.000                                
    
  Area Scores
                       Post-Scheduling    Post-DP & FSM  Post-Assignment 
    ----------------- ---------------- ---------------- ----------------
    Total Area Score:   24116.6          34205.5          20597.7        
    Total Reg:              0.0              0.0              0.0        
                                                                         
    DataPath:           24116.6 (100%)   34190.5 (100%)   20582.7 (100%) 
      MUX:               5075.8  (21%)    3798.7  (11%)    2618.9  (13%) 
      FUNC:             19040.8  (79%)   28818.8  (84%)   16297.8  (79%) 
      LOGIC:                0.0           1573.0   (5%)    1666.0   (8%) 
      BUFFER:               0.0              0.0              0.0        
      MEM:                  0.0              0.0              0.0        
      ROM:                  0.0              0.0              0.0        
      REG:                  0.0              0.0              0.0        
                                                                         
    
    FSM:                    0.0             15.0   (0%)      15.0   (0%) 
      FSM-REG:              0.0              0.0              0.0        
      FSM-COMB:             0.0             15.0 (100%)      15.0 (100%) 
                                                                         
    
  Register-to-Variable Mappings
    Register                               Size(bits) Gated Register CG Opt Done Variables                                                               
    -------------------------------------- ---------- -------------- ----------- -----------------------------------------------------------------------
    operator_<66,true>:div:cmp.a                   65                            operator_<66,true>:div:cmp.a                                            
    COMP_LOOP-1:acc#8.itm                          64         Y           Y      COMP_LOOP-1:acc#8.itm                                                   
                                                                                 COMP_LOOP-2:acc#8.itm                                                   
                                                                                 COMP_LOOP-3:acc#8.itm                                                   
                                                                                 COMP_LOOP-4:acc#8.itm                                                   
                                                                                 COMP_LOOP-5:acc#8.itm                                                   
                                                                                 COMP_LOOP-6:acc#8.itm                                                   
                                                                                 COMP_LOOP-7:acc#8.itm                                                   
                                                                                 COMP_LOOP-8:acc#8.itm                                                   
                                                                                 COMP_LOOP-1:modExp#1:while:mul.itm                                      
                                                                                 COMP_LOOP-2:modExp#1:while:mul.mut                                      
                                                                                 COMP_LOOP-3:modExp#1:while:mul.mut                                      
                                                                                 COMP_LOOP-4:modExp#1:while:mul.mut                                      
                                                                                 COMP_LOOP-5:modExp#1:while:mul.mut                                      
                                                                                 COMP_LOOP-6:modExp#1:while:mul.mut                                      
                                                                                 COMP_LOOP-7:modExp#1:while:mul.mut                                      
                                                                                 COMP_LOOP-8:modExp#1:while:mul.mut                                      
                                                                                 modExp:while:mul.itm                                                    
    COMP_LOOP-1:mul.mut                            64         Y           Y      COMP_LOOP-1:mul.mut                                                     
                                                                                 COMP_LOOP-2:mul.mut                                                     
                                                                                 COMP_LOOP-3:mul.mut                                                     
                                                                                 COMP_LOOP-4:mul.mut                                                     
                                                                                 COMP_LOOP-5:mul.mut                                                     
                                                                                 COMP_LOOP-6:mul.mut                                                     
                                                                                 COMP_LOOP-7:mul.mut                                                     
                                                                                 COMP_LOOP-8:mul.mut                                                     
                                                                                 modExp:base#1.sva                                                       
                                                                                 modExp:base#3.sva                                                       
                                                                                 modExp:base#4.sva                                                       
                                                                                 modExp:base#5.sva                                                       
                                                                                 modExp:base#6.sva                                                       
                                                                                 modExp:base#7.sva                                                       
                                                                                 modExp:base#8.sva                                                       
                                                                                 modExp:base#2.sva                                                       
                                                                                 modExp:base.sva                                                         
                                                                                 COMP_LOOP:mux1h#1.itm                                                   
                                                                                 COMP_LOOP:mux1h#3.itm                                                   
                                                                                 COMP_LOOP:mux1h#5.itm                                                   
                                                                                 COMP_LOOP:mux1h#7.itm                                                   
                                                                                 COMP_LOOP:mux1h#9.itm                                                   
                                                                                 COMP_LOOP:mux1h#11.itm                                                  
                                                                                 COMP_LOOP:mux1h#13.itm                                                  
                                                                                 COMP_LOOP:mux1h#15.itm                                                  
                                                                                 modulo#3:mux#1.itm                                                      
                                                                                 modulo#3:mux#2.itm                                                      
                                                                                 modulo#3:mux#3.itm                                                      
                                                                                 modulo#3:mux#4.itm                                                      
                                                                                 modulo#3:mux#5.itm                                                      
                                                                                 modulo#3:mux#6.itm                                                      
                                                                                 modulo#3:mux#7.itm                                                      
    modExp:result.sva                              64         Y           Y      modExp:result.sva                                                       
    modulo:result:rem:cmp.a                        64                            modulo:result:rem:cmp.a                                                 
    modulo:result:rem:cmp.b                        64                            modulo:result:rem:cmp.b                                                 
    operator-<64,false>:acc.mut(63:0)              64         Y           Y      operator-<64,false>:acc.mut                                             
                                                                                 operator>><64,false>:slc(modExp:exp)(63-1).itm                          
                                                                                 COMP_LOOP-1:acc#5.mut                                                   
                                                                                 COMP_LOOP-2:acc#5.mut                                                   
                                                                                 COMP_LOOP-3:acc#5.mut                                                   
                                                                                 COMP_LOOP-4:acc#5.mut                                                   
                                                                                 COMP_LOOP-5:acc#5.mut                                                   
                                                                                 COMP_LOOP-6:acc#5.mut                                                   
                                                                                 COMP_LOOP-7:acc#5.mut                                                   
                                                                                 COMP_LOOP-8:acc#5.mut                                                   
                                                                                 COMP_LOOP-1:modExp#1:while:if:mul.mut                                   
                                                                                 COMP_LOOP-2:modExp#1:while:if:mul.itm                                   
                                                                                 COMP_LOOP-3:modExp#1:while:if:mul.itm                                   
                                                                                 COMP_LOOP-4:modExp#1:while:if:mul.itm                                   
                                                                                 COMP_LOOP-5:modExp#1:while:if:mul.itm                                   
                                                                                 COMP_LOOP-6:modExp#1:while:if:mul.itm                                   
                                                                                 COMP_LOOP-7:modExp#1:while:if:mul.itm                                   
                                                                                 COMP_LOOP-8:modExp#1:while:if:mul.itm                                   
                                                                                 modExp:while:if:mul.mut                                                 
                                                                                 modExp#1:result#1.sva                                                   
                                                                                 modExp#1:result.sva                                                     
                                                                                 modExp#1:result#2.sva                                                   
                                                                                 modExp#1:result#3.sva                                                   
                                                                                 modExp#1:result#4.sva                                                   
                                                                                 modExp#1:result#5.sva                                                   
                                                                                 modExp#1:result#6.sva                                                   
                                                                                 modExp#1:result#7.sva                                                   
                                                                                 modExp#1:result#2.sva.dfm                                               
                                                                                 modExp#1:result#3.sva.dfm                                               
                                                                                 modExp#1:result#4.sva.dfm                                               
                                                                                 modExp#1:result#5.sva.dfm                                               
                                                                                 modExp#1:result#6.sva.dfm                                               
                                                                                 modExp#1:result#7.sva.dfm                                               
                                                                                 modExp#1:result.sva.dfm                                                 
    p.sva                                          64         Y           Y      p.sva                                                                   
    r.sva                                          64         Y           Y      r.sva                                                                   
    tmp#10.lpi#4.dfm                               64         Y           Y      tmp#10.lpi#4.dfm                                                        
                                                                                 tmp#12.lpi#4.dfm                                                        
                                                                                 tmp#14.lpi#4.dfm                                                        
                                                                                 tmp#2.lpi#4.dfm                                                         
                                                                                 tmp#4.lpi#4.dfm                                                         
                                                                                 tmp#6.lpi#4.dfm                                                         
                                                                                 tmp#8.lpi#4.dfm                                                         
                                                                                 tmp.lpi#4.dfm                                                           
                                                                                 modExp:exp.sva                                                          
    COMP_LOOP:acc#1.cse#2.sva                      12         Y           Y      COMP_LOOP:acc#1.cse#2.sva                                               
    COMP_LOOP:acc#1.cse#4.sva                      12         Y           Y      COMP_LOOP:acc#1.cse#4.sva                                               
    COMP_LOOP:acc#1.cse#6.sva                      12         Y           Y      COMP_LOOP:acc#1.cse#6.sva                                               
    COMP_LOOP:acc#1.cse.sva                        12         Y           Y      COMP_LOOP:acc#1.cse.sva                                                 
    COMP_LOOP:acc#10.cse(12:1)#1.sva               12         Y           Y      COMP_LOOP:acc#10.cse(12:1)#1.sva                                        
                                                                                 COMP_LOOP:acc#10.cse(12:1)#2.sva                                        
                                                                                 COMP_LOOP:acc#10.cse(12:1)#3.sva                                        
                                                                                 COMP_LOOP:acc#10.cse(12:1)#4.sva                                        
                                                                                 COMP_LOOP:acc#10.cse(12:1)#5.sva                                        
                                                                                 COMP_LOOP:acc#10.cse(12:1)#6.sva                                        
                                                                                 COMP_LOOP:acc#10.cse(12:1)#7.sva                                        
                                                                                 COMP_LOOP:acc#10.cse(12:1).sva                                          
    VEC_LOOP:j.sva(11:0)                           12         Y           Y      VEC_LOOP:j.sva(11:0)                                                    
    COMP_LOOP:acc#11.psp.sva                       11         Y           Y      COMP_LOOP:acc#11.psp.sva                                                
    COMP_LOOP:acc#14.psp.sva                       11         Y           Y      COMP_LOOP:acc#14.psp.sva                                                
    COMP_LOOP:acc#13.psp.sva                       10         Y           Y      COMP_LOOP:acc#13.psp.sva                                                
    STAGE_LOOP:lshift.psp.sva                      10         Y           Y      STAGE_LOOP:lshift.psp.sva                                               
    operator_<66,true>:div:cmp.b(9:0)              10                            operator_<66,true>:div:cmp.b(9:0)                                       
    COMP_LOOP:acc.psp.sva                           9         Y           Y      COMP_LOOP:acc.psp.sva                                                   
    COMP_LOOP:k(9:3).sva(5:0)                       6         Y           Y      COMP_LOOP:k(9:3).sva(5:0)                                               
    STAGE_LOOP:i(3:0).sva                           4         Y           Y      STAGE_LOOP:i(3:0).sva                                                   
    COMP_LOOP-2:slc(COMP_LOOP:acc)(9).itm           1         Y           Y      COMP_LOOP-2:slc(COMP_LOOP:acc)(9).itm                                   
                                                                                 COMP_LOOP-3:slc(COMP_LOOP:acc)(9).itm                                   
                                                                                 COMP_LOOP-5:slc(COMP_LOOP:acc)(9).itm                                   
                                                                                 COMP_LOOP-6:slc(COMP_LOOP:acc)(9).itm                                   
                                                                                 COMP_LOOP-7:slc(COMP_LOOP:acc)(9).itm                                   
                                                                                 operator><64,false>#1:slc(COMP_LOOP-2:operator><64,false>#1:acc)(8).itm 
                                                                                 operator><64,false>#1:slc(COMP_LOOP-3:operator><64,false>#1:acc)(8).itm 
                                                                                 operator><64,false>#1:slc(COMP_LOOP-4:operator><64,false>#1:acc)(8).itm 
                                                                                 operator><64,false>#1:slc(COMP_LOOP-5:operator><64,false>#1:acc)(8).itm 
                                                                                 operator><64,false>#1:slc(COMP_LOOP-6:operator><64,false>#1:acc)(8).itm 
                                                                                 operator><64,false>#1:slc(COMP_LOOP-7:operator><64,false>#1:acc)(8).itm 
                                                                                 operator><64,false>#1:slc(COMP_LOOP-8:operator><64,false>#1:acc)(8).itm 
    COMP_LOOP:COMP_LOOP:and#11.itm                  1         Y           Y      COMP_LOOP:COMP_LOOP:and#11.itm                                          
                                                                                 COMP_LOOP:COMP_LOOP:and#121.itm                                         
                                                                                 COMP_LOOP:COMP_LOOP:and#149.itm                                         
                                                                                 COMP_LOOP:COMP_LOOP:and#177.itm                                         
                                                                                 COMP_LOOP:COMP_LOOP:and#205.itm                                         
                                                                                 COMP_LOOP:COMP_LOOP:and#37.itm                                          
                                                                                 COMP_LOOP:COMP_LOOP:and#65.itm                                          
                                                                                 COMP_LOOP:COMP_LOOP:and#93.itm                                          
                                                                                 exit:COMP_LOOP-1:modExp#1:while.sva                                     
                                                                                 exit:modExp:while.sva                                                   
    COMP_LOOP:COMP_LOOP:and#12.itm                  1                            COMP_LOOP:COMP_LOOP:and#12.itm                                          
                                                                                 COMP_LOOP:COMP_LOOP:and#123.itm                                         
                                                                                 COMP_LOOP:COMP_LOOP:and#151.itm                                         
                                                                                 COMP_LOOP:COMP_LOOP:and#179.itm                                         
                                                                                 COMP_LOOP:COMP_LOOP:and#207.itm                                         
                                                                                 COMP_LOOP:COMP_LOOP:and#39.itm                                          
                                                                                 COMP_LOOP:COMP_LOOP:and#67.itm                                          
                                                                                 COMP_LOOP:COMP_LOOP:and#95.itm                                          
    COMP_LOOP:COMP_LOOP:and#124.itm                 1                            COMP_LOOP:COMP_LOOP:and#124.itm                                         
                                                                                 COMP_LOOP:COMP_LOOP:and#13.itm                                          
                                                                                 COMP_LOOP:COMP_LOOP:and#152.itm                                         
                                                                                 COMP_LOOP:COMP_LOOP:and#180.itm                                         
                                                                                 COMP_LOOP:COMP_LOOP:and#208.itm                                         
                                                                                 COMP_LOOP:COMP_LOOP:and#40.itm                                          
                                                                                 COMP_LOOP:COMP_LOOP:and#68.itm                                          
                                                                                 COMP_LOOP:COMP_LOOP:and#96.itm                                          
    COMP_LOOP:COMP_LOOP:and#125.itm                 1                            COMP_LOOP:COMP_LOOP:and#125.itm                                         
                                                                                 COMP_LOOP:COMP_LOOP:and#153.itm                                         
                                                                                 COMP_LOOP:COMP_LOOP:and#181.itm                                         
                                                                                 COMP_LOOP:COMP_LOOP:and#209.itm                                         
                                                                                 COMP_LOOP:COMP_LOOP:and#41.itm                                          
                                                                                 COMP_LOOP:COMP_LOOP:and#69.itm                                          
                                                                                 COMP_LOOP:COMP_LOOP:and#9.itm                                           
                                                                                 COMP_LOOP:COMP_LOOP:and#97.itm                                          
    COMP_LOOP:COMP_LOOP:and#145.itm                 1         Y           Y      COMP_LOOP:COMP_LOOP:and#145.itm                                         
                                                                                 exit:COMP_LOOP.sva                                                      
    COMP_LOOP:COMP_LOOP:and#30.itm                  1         Y           Y      COMP_LOOP:COMP_LOOP:and#30.itm                                          
    COMP_LOOP:COMP_LOOP:and#32.itm                  1         Y           Y      COMP_LOOP:COMP_LOOP:and#32.itm                                          
    COMP_LOOP:COMP_LOOP:and#33.itm                  1         Y           Y      COMP_LOOP:COMP_LOOP:and#33.itm                                          
    COMP_LOOP:COMP_LOOP:and#34.itm                  1         Y           Y      COMP_LOOP:COMP_LOOP:and#34.itm                                          
    COMP_LOOP:COMP_LOOP:and#86.itm                  1         Y           Y      COMP_LOOP:COMP_LOOP:and#86.itm                                          
    COMP_LOOP:COMP_LOOP:and#89.itm                  1         Y           Y      COMP_LOOP:COMP_LOOP:and#89.itm                                          
    COMP_LOOP:COMP_LOOP:nor#1.itm                   1                            COMP_LOOP:COMP_LOOP:nor#1.itm                                           
                                                                                 COMP_LOOP:COMP_LOOP:nor#13.itm                                          
                                                                                 COMP_LOOP:COMP_LOOP:nor#17.itm                                          
                                                                                 COMP_LOOP:COMP_LOOP:nor#21.itm                                          
                                                                                 COMP_LOOP:COMP_LOOP:nor#25.itm                                          
                                                                                 COMP_LOOP:COMP_LOOP:nor#29.itm                                          
                                                                                 COMP_LOOP:COMP_LOOP:nor#5.itm                                           
                                                                                 COMP_LOOP:COMP_LOOP:nor#9.itm                                           
    COMP_LOOP:COMP_LOOP:nor#4.itm                   1         Y           Y      COMP_LOOP:COMP_LOOP:nor#4.itm                                           
    COMP_LOOP:slc(COMP_LOOP:acc#12)(7).itm          1                            COMP_LOOP:slc(COMP_LOOP:acc#12)(7).itm                                  
                                                                                 COMP_LOOP:slc(COMP_LOOP:acc#15)(6).itm                                  
                                                                                 modExp:exp#1(0)#1.sva                                                   
                                                                                 modExp:exp#1(0)#2.sva                                                   
                                                                                 modExp:exp#1(0)#3.sva                                                   
                                                                                 modExp:exp#1(0)#4.sva                                                   
                                                                                 modExp:exp#1(0)#5.sva                                                   
                                                                                 modExp:exp#1(0)#6.sva                                                   
                                                                                 modExp:exp#1(0)#7.sva                                                   
                                                                                 modExp:exp#1(0).sva                                                     
                                                                                 operator%<64,false>:slc(modExp:exp)(0)#1.itm                            
                                                                                 operator><64,false>#1:slc(operator><64,false>#1:acc)(6).itm             
    modExp:exp#1(0)#1.sva#1                         1                            modExp:exp#1(0)#1.sva#1                                                 
                                                                                 modExp:exp#1(1)#2.sva                                                   
                                                                                 modExp:exp#1(1)#3.sva                                                   
                                                                                 modExp:exp#1(1)#4.sva                                                   
                                                                                 modExp:exp#1(1)#5.sva                                                   
                                                                                 modExp:exp#1(1)#6.sva                                                   
                                                                                 modExp:exp#1(1)#7.sva                                                   
                                                                                 modExp:exp#1(1).sva                                                     
    modExp:exp#1(1)#1.sva                           1                            modExp:exp#1(1)#1.sva                                                   
                                                                                 modExp:exp#1(2)#2.sva                                                   
                                                                                 modExp:exp#1(2)#3.sva                                                   
                                                                                 modExp:exp#1(2)#4.sva                                                   
                                                                                 modExp:exp#1(2)#5.sva                                                   
                                                                                 modExp:exp#1(2)#6.sva                                                   
                                                                                 modExp:exp#1(2)#7.sva                                                   
                                                                                 modExp:exp#1(2).sva                                                     
                                                                                 modExp:exp#1(8)#1.sva                                                   
    modExp:exp#1(2)#1.sva                           1                            modExp:exp#1(2)#1.sva                                                   
                                                                                 modExp:exp#1(3)#2.sva                                                   
                                                                                 modExp:exp#1(3)#3.sva                                                   
                                                                                 modExp:exp#1(3)#4.sva                                                   
                                                                                 modExp:exp#1(3)#5.sva                                                   
                                                                                 modExp:exp#1(3)#6.sva                                                   
                                                                                 modExp:exp#1(3)#7.sva                                                   
                                                                                 modExp:exp#1(3).sva                                                     
    modExp:exp#1(3)#1.sva                           1         Y           Y      modExp:exp#1(3)#1.sva                                                   
                                                                                 modExp:exp#1(4)#2.sva                                                   
                                                                                 modExp:exp#1(4)#3.sva                                                   
                                                                                 modExp:exp#1(4)#4.sva                                                   
                                                                                 modExp:exp#1(4)#5.sva                                                   
                                                                                 modExp:exp#1(4)#6.sva                                                   
                                                                                 modExp:exp#1(4)#7.sva                                                   
                                                                                 modExp:exp#1(4).sva                                                     
    modExp:exp#1(4)#1.sva                           1         Y           Y      modExp:exp#1(4)#1.sva                                                   
                                                                                 modExp:exp#1(5)#2.sva                                                   
                                                                                 modExp:exp#1(5)#3.sva                                                   
                                                                                 modExp:exp#1(5)#4.sva                                                   
                                                                                 modExp:exp#1(5)#5.sva                                                   
                                                                                 modExp:exp#1(5)#6.sva                                                   
                                                                                 modExp:exp#1(5)#7.sva                                                   
                                                                                 modExp:exp#1(5).sva                                                     
    modExp:exp#1(5)#1.sva                           1         Y           Y      modExp:exp#1(5)#1.sva                                                   
                                                                                 modExp:exp#1(6)#2.sva                                                   
                                                                                 modExp:exp#1(6)#3.sva                                                   
                                                                                 modExp:exp#1(6)#4.sva                                                   
                                                                                 modExp:exp#1(6)#5.sva                                                   
                                                                                 modExp:exp#1(6)#6.sva                                                   
                                                                                 modExp:exp#1(6)#7.sva                                                   
                                                                                 modExp:exp#1(6).sva                                                     
    modExp:exp#1(6)#1.sva                           1         Y           Y      modExp:exp#1(6)#1.sva                                                   
                                                                                 modExp:exp#1(7)#2.sva                                                   
                                                                                 modExp:exp#1(7)#3.sva                                                   
                                                                                 modExp:exp#1(7)#4.sva                                                   
                                                                                 modExp:exp#1(7)#5.sva                                                   
                                                                                 modExp:exp#1(7)#6.sva                                                   
                                                                                 modExp:exp#1(7)#7.sva                                                   
                                                                                 modExp:exp#1(7).sva                                                     
    modExp:exp#1(7)#1.sva                           1                            modExp:exp#1(7)#1.sva                                                   
                                                                                 modExp:exp#1(8)#2.sva                                                   
                                                                                 modExp:exp#1(8)#3.sva                                                   
                                                                                 modExp:exp#1(8)#4.sva                                                   
                                                                                 modExp:exp#1(8)#5.sva                                                   
                                                                                 modExp:exp#1(8)#6.sva                                                   
                                                                                 modExp:exp#1(8)#7.sva                                                   
                                                                                 modExp:exp#1(8).sva                                                     
    operator-<64,false>:acc.mut(64)                 1         Y           Y      operator-<64,false>:acc.mut                                             
                                                                                 operator>><64,false>:slc(modExp:exp)(63-1).itm                          
                                                                                 COMP_LOOP-1:acc#5.mut                                                   
                                                                                 COMP_LOOP-2:acc#5.mut                                                   
                                                                                 COMP_LOOP-3:acc#5.mut                                                   
                                                                                 COMP_LOOP-4:acc#5.mut                                                   
                                                                                 COMP_LOOP-5:acc#5.mut                                                   
                                                                                 COMP_LOOP-6:acc#5.mut                                                   
                                                                                 COMP_LOOP-7:acc#5.mut                                                   
                                                                                 COMP_LOOP-8:acc#5.mut                                                   
                                                                                 COMP_LOOP-1:modExp#1:while:if:mul.mut                                   
                                                                                 COMP_LOOP-2:modExp#1:while:if:mul.itm                                   
                                                                                 COMP_LOOP-3:modExp#1:while:if:mul.itm                                   
                                                                                 COMP_LOOP-4:modExp#1:while:if:mul.itm                                   
                                                                                 COMP_LOOP-5:modExp#1:while:if:mul.itm                                   
                                                                                 COMP_LOOP-6:modExp#1:while:if:mul.itm                                   
                                                                                 COMP_LOOP-7:modExp#1:while:if:mul.itm                                   
                                                                                 COMP_LOOP-8:modExp#1:while:if:mul.itm                                   
                                                                                 modExp:while:if:mul.mut                                                 
                                                                                 modExp#1:result#1.sva                                                   
                                                                                 modExp#1:result.sva                                                     
                                                                                 modExp#1:result#2.sva                                                   
                                                                                 modExp#1:result#3.sva                                                   
                                                                                 modExp#1:result#4.sva                                                   
                                                                                 modExp#1:result#5.sva                                                   
                                                                                 modExp#1:result#6.sva                                                   
                                                                                 modExp#1:result#7.sva                                                   
                                                                                 modExp#1:result#2.sva.dfm                                               
                                                                                 modExp#1:result#3.sva.dfm                                               
                                                                                 modExp#1:result#4.sva.dfm                                               
                                                                                 modExp#1:result#5.sva.dfm                                               
                                                                                 modExp#1:result#6.sva.dfm                                               
                                                                                 modExp#1:result#7.sva.dfm                                               
                                                                                 modExp#1:result.sva.dfm                                                 
    reg(vec:rsc.triosy(0)(7):obj.ld).cse            1                            reg(vec:rsc.triosy(0)(7):obj.ld).cse                                    
                                                                                                                                                         
    Total:                                        809            596         596 (Total Gating Ratio: 0.74, CG Opt Gating Ratio: 0.74)                   
    
  Timing Report
    Critical Path
      Max Delay:  11.330206
      Slack:      1.1697939999999996
      
      Path                                                                 Startpoint                                            Endpoint                                               Delay   Slack   
      -------------------------------------------------------------------- ----------------------------------------------------- ------------------------------------------------------ ------- -------
      1                                                                    inPlaceNTT_DIT:core/inPlaceNTT_DIT:core_core:fsm:inst inPlaceNTT_DIT:core/reg(operator-<64,false>:acc.mut)#1 11.3302 1.1698  
                                                                                                                                                                                                        
        Instance                                                           Component                                                                                                    Delta   Delay   
        --------                                                           ---------                                                                                                    -----   -----   
        inPlaceNTT_DIT:core/inPlaceNTT_DIT:core_core:fsm:inst              inPlaceNTT_DIT:core_core:fsm                                                                                 0.0000  0.0000  
        inPlaceNTT_DIT:core/fsm_output                                                                                                                                                  0.0000  0.0000  
        inPlaceNTT_DIT:core/slc(fsm_output)(4)#668                                                                                                                                      0.0000  0.0000  
        inPlaceNTT_DIT:core/slc(fsm_output)(4)#668.itm                                                                                                                                  0.0000  0.0000  
        inPlaceNTT_DIT:core/nand                                           mgc_nand_1_2                                                                                                 0.5500  0.5500  
        inPlaceNTT_DIT:core/not.tmp#600                                                                                                                                                 0.0000  0.5500  
        inPlaceNTT_DIT:core/or#1470                                        mgc_or_1_3                                                                                                   0.5500  1.1000  
        inPlaceNTT_DIT:core/or#1470.itm                                                                                                                                                 0.0000  1.1000  
        inPlaceNTT_DIT:core/mux#1361                                       mgc_mux_1_1_2                                                                                                0.0800  1.1800  
        inPlaceNTT_DIT:core/mux#1361.itm                                                                                                                                                0.0000  1.1800  
        inPlaceNTT_DIT:core/or#1471                                        mgc_or_1_2                                                                                                   0.5500  1.7300  
        inPlaceNTT_DIT:core/or#1471.itm                                                                                                                                                 0.0000  1.7300  
        inPlaceNTT_DIT:core/mux#1362                                       mgc_mux_1_1_2                                                                                                0.0800  1.8100  
        inPlaceNTT_DIT:core/mux#1362.itm                                                                                                                                                0.0000  1.8100  
        inPlaceNTT_DIT:core/mux#1363                                       mgc_mux_1_1_2                                                                                                0.0800  1.8900  
        inPlaceNTT_DIT:core/mux#1363.itm                                                                                                                                                0.0000  1.8900  
        inPlaceNTT_DIT:core/mux#1364                                       mgc_mux_1_1_2                                                                                                0.0800  1.9700  
        inPlaceNTT_DIT:core/mux#1364.itm                                                                                                                                                0.0000  1.9700  
        inPlaceNTT_DIT:core/mux#1371                                       mgc_mux_1_1_2                                                                                                0.0800  2.0500  
        inPlaceNTT_DIT:core/mux#1371.itm                                                                                                                                                0.0000  2.0500  
        inPlaceNTT_DIT:core/not#3320                                       mgc_not_1                                                                                                    0.0000  2.0500  
        inPlaceNTT_DIT:core/not#3320.itm                                                                                                                                                0.0000  2.0500  
        inPlaceNTT_DIT:core/modExp:while:if:mux1h#1                        mgc_mux1hot_64_3                                                                                             0.5500  2.6000  
        inPlaceNTT_DIT:core/modExp:while:if:mux1h#1.itm                                                                                                                                 0.0000  2.6000  
        inPlaceNTT_DIT:core/COMP_LOOP-1:modExp#1:while:if:mul:rg           mgc_mul_64_0_64_0_64                                                                                         6.6802  9.2802  
        inPlaceNTT_DIT:core/z.out#4                                                                                                                                                     0.0000  9.2802  
        inPlaceNTT_DIT:core/modExp:while:if:mux1h                          mgc_mux1hot_64_5                                                                                             1.5000  10.7802 
        inPlaceNTT_DIT:core/modExp:while:if:mux1h.itm                                                                                                                                   0.0000  10.7802 
        inPlaceNTT_DIT:core/operator-<64,false>:conc                                                                                                                                    0.0000  10.7802 
        inPlaceNTT_DIT:core/operator-<64,false>:conc.itm                                                                                                                                0.0000  10.7802 
        inPlaceNTT_DIT:core/operator-<64,false>:mux1h#2                    mgc_mux1hot_65_3                                                                                             0.5500  11.3302 
        inPlaceNTT_DIT:core/operator-<64,false>:mux1h#2.rgt                                                                                                                             0.0000  11.3302 
        inPlaceNTT_DIT:core/slc(operator-<64,false>:mux1h#2.rgt)(63-0)                                                                                                                  0.0000  11.3302 
        inPlaceNTT_DIT:core/slc(operator-<64,false>:mux1h#2.rgt)(63-0).itm                                                                                                              0.0000  11.3302 
        inPlaceNTT_DIT:core/reg(operator-<64,false>:acc.mut)#1             mgc_reg_pos_64_0_0_0_0_1_1                                                                                   0.0000  11.3302 
                                                                                                                                                                                                        
      2                                                                    inPlaceNTT_DIT:core/inPlaceNTT_DIT:core_core:fsm:inst inPlaceNTT_DIT:core/reg(operator-<64,false>:acc.mut)   11.3302 1.1698  
                                                                                                                                                                                                        
        Instance                                                           Component                                                                                                    Delta   Delay   
        --------                                                           ---------                                                                                                    -----   -----   
        inPlaceNTT_DIT:core/inPlaceNTT_DIT:core_core:fsm:inst              inPlaceNTT_DIT:core_core:fsm                                                                                 0.0000  0.0000  
        inPlaceNTT_DIT:core/fsm_output                                                                                                                                                  0.0000  0.0000  
        inPlaceNTT_DIT:core/slc(fsm_output)(4)#668                                                                                                                                      0.0000  0.0000  
        inPlaceNTT_DIT:core/slc(fsm_output)(4)#668.itm                                                                                                                                  0.0000  0.0000  
        inPlaceNTT_DIT:core/nand                                           mgc_nand_1_2                                                                                                 0.5500  0.5500  
        inPlaceNTT_DIT:core/not.tmp#600                                                                                                                                                 0.0000  0.5500  
        inPlaceNTT_DIT:core/or#1470                                        mgc_or_1_3                                                                                                   0.5500  1.1000  
        inPlaceNTT_DIT:core/or#1470.itm                                                                                                                                                 0.0000  1.1000  
        inPlaceNTT_DIT:core/mux#1361                                       mgc_mux_1_1_2                                                                                                0.0800  1.1800  
        inPlaceNTT_DIT:core/mux#1361.itm                                                                                                                                                0.0000  1.1800  
        inPlaceNTT_DIT:core/or#1471                                        mgc_or_1_2                                                                                                   0.5500  1.7300  
        inPlaceNTT_DIT:core/or#1471.itm                                                                                                                                                 0.0000  1.7300  
        inPlaceNTT_DIT:core/mux#1362                                       mgc_mux_1_1_2                                                                                                0.0800  1.8100  
        inPlaceNTT_DIT:core/mux#1362.itm                                                                                                                                                0.0000  1.8100  
        inPlaceNTT_DIT:core/mux#1363                                       mgc_mux_1_1_2                                                                                                0.0800  1.8900  
        inPlaceNTT_DIT:core/mux#1363.itm                                                                                                                                                0.0000  1.8900  
        inPlaceNTT_DIT:core/mux#1364                                       mgc_mux_1_1_2                                                                                                0.0800  1.9700  
        inPlaceNTT_DIT:core/mux#1364.itm                                                                                                                                                0.0000  1.9700  
        inPlaceNTT_DIT:core/mux#1371                                       mgc_mux_1_1_2                                                                                                0.0800  2.0500  
        inPlaceNTT_DIT:core/mux#1371.itm                                                                                                                                                0.0000  2.0500  
        inPlaceNTT_DIT:core/not#3320                                       mgc_not_1                                                                                                    0.0000  2.0500  
        inPlaceNTT_DIT:core/not#3320.itm                                                                                                                                                0.0000  2.0500  
        inPlaceNTT_DIT:core/modExp:while:if:mux1h#1                        mgc_mux1hot_64_3                                                                                             0.5500  2.6000  
        inPlaceNTT_DIT:core/modExp:while:if:mux1h#1.itm                                                                                                                                 0.0000  2.6000  
        inPlaceNTT_DIT:core/COMP_LOOP-1:modExp#1:while:if:mul:rg           mgc_mul_64_0_64_0_64                                                                                         6.6802  9.2802  
        inPlaceNTT_DIT:core/z.out#4                                                                                                                                                     0.0000  9.2802  
        inPlaceNTT_DIT:core/modExp:while:if:mux1h                          mgc_mux1hot_64_5                                                                                             1.5000  10.7802 
        inPlaceNTT_DIT:core/modExp:while:if:mux1h.itm                                                                                                                                   0.0000  10.7802 
        inPlaceNTT_DIT:core/operator-<64,false>:conc                                                                                                                                    0.0000  10.7802 
        inPlaceNTT_DIT:core/operator-<64,false>:conc.itm                                                                                                                                0.0000  10.7802 
        inPlaceNTT_DIT:core/operator-<64,false>:mux1h#2                    mgc_mux1hot_65_3                                                                                             0.5500  11.3302 
        inPlaceNTT_DIT:core/operator-<64,false>:mux1h#2.rgt                                                                                                                             0.0000  11.3302 
        inPlaceNTT_DIT:core/slc(operator-<64,false>:mux1h#2.rgt)(64)                                                                                                                    0.0000  11.3302 
        inPlaceNTT_DIT:core/slc(operator-<64,false>:mux1h#2.rgt)(64).itm                                                                                                                0.0000  11.3302 
        inPlaceNTT_DIT:core/reg(operator-<64,false>:acc.mut)               mgc_reg_pos_1_0_0_0_0_1_1                                                                                    0.0000  11.3302 
                                                                                                                                                                                                        
      3                                                                    inPlaceNTT_DIT:core/inPlaceNTT_DIT:core_core:fsm:inst inPlaceNTT_DIT:core/reg(operator-<64,false>:acc.mut)   11.3302 1.1698  
                                                                                                                                                                                                        
        Instance                                                           Component                                                                                                    Delta   Delay   
        --------                                                           ---------                                                                                                    -----   -----   
        inPlaceNTT_DIT:core/inPlaceNTT_DIT:core_core:fsm:inst              inPlaceNTT_DIT:core_core:fsm                                                                                 0.0000  0.0000  
        inPlaceNTT_DIT:core/fsm_output                                                                                                                                                  0.0000  0.0000  
        inPlaceNTT_DIT:core/slc(fsm_output)(0)#439                                                                                                                                      0.0000  0.0000  
        inPlaceNTT_DIT:core/slc(fsm_output)(0)#439.itm                                                                                                                                  0.0000  0.0000  
        inPlaceNTT_DIT:core/nand                                           mgc_nand_1_2                                                                                                 0.5500  0.5500  
        inPlaceNTT_DIT:core/not.tmp#600                                                                                                                                                 0.0000  0.5500  
        inPlaceNTT_DIT:core/or#1470                                        mgc_or_1_3                                                                                                   0.5500  1.1000  
        inPlaceNTT_DIT:core/or#1470.itm                                                                                                                                                 0.0000  1.1000  
        inPlaceNTT_DIT:core/mux#1361                                       mgc_mux_1_1_2                                                                                                0.0800  1.1800  
        inPlaceNTT_DIT:core/mux#1361.itm                                                                                                                                                0.0000  1.1800  
        inPlaceNTT_DIT:core/or#1471                                        mgc_or_1_2                                                                                                   0.5500  1.7300  
        inPlaceNTT_DIT:core/or#1471.itm                                                                                                                                                 0.0000  1.7300  
        inPlaceNTT_DIT:core/mux#1362                                       mgc_mux_1_1_2                                                                                                0.0800  1.8100  
        inPlaceNTT_DIT:core/mux#1362.itm                                                                                                                                                0.0000  1.8100  
        inPlaceNTT_DIT:core/mux#1363                                       mgc_mux_1_1_2                                                                                                0.0800  1.8900  
        inPlaceNTT_DIT:core/mux#1363.itm                                                                                                                                                0.0000  1.8900  
        inPlaceNTT_DIT:core/mux#1364                                       mgc_mux_1_1_2                                                                                                0.0800  1.9700  
        inPlaceNTT_DIT:core/mux#1364.itm                                                                                                                                                0.0000  1.9700  
        inPlaceNTT_DIT:core/mux#1371                                       mgc_mux_1_1_2                                                                                                0.0800  2.0500  
        inPlaceNTT_DIT:core/mux#1371.itm                                                                                                                                                0.0000  2.0500  
        inPlaceNTT_DIT:core/not#3320                                       mgc_not_1                                                                                                    0.0000  2.0500  
        inPlaceNTT_DIT:core/not#3320.itm                                                                                                                                                0.0000  2.0500  
        inPlaceNTT_DIT:core/modExp:while:if:mux1h#1                        mgc_mux1hot_64_3                                                                                             0.5500  2.6000  
        inPlaceNTT_DIT:core/modExp:while:if:mux1h#1.itm                                                                                                                                 0.0000  2.6000  
        inPlaceNTT_DIT:core/COMP_LOOP-1:modExp#1:while:if:mul:rg           mgc_mul_64_0_64_0_64                                                                                         6.6802  9.2802  
        inPlaceNTT_DIT:core/z.out#4                                                                                                                                                     0.0000  9.2802  
        inPlaceNTT_DIT:core/modExp:while:if:mux1h                          mgc_mux1hot_64_5                                                                                             1.5000  10.7802 
        inPlaceNTT_DIT:core/modExp:while:if:mux1h.itm                                                                                                                                   0.0000  10.7802 
        inPlaceNTT_DIT:core/operator-<64,false>:conc                                                                                                                                    0.0000  10.7802 
        inPlaceNTT_DIT:core/operator-<64,false>:conc.itm                                                                                                                                0.0000  10.7802 
        inPlaceNTT_DIT:core/operator-<64,false>:mux1h#2                    mgc_mux1hot_65_3                                                                                             0.5500  11.3302 
        inPlaceNTT_DIT:core/operator-<64,false>:mux1h#2.rgt                                                                                                                             0.0000  11.3302 
        inPlaceNTT_DIT:core/slc(operator-<64,false>:mux1h#2.rgt)(64)                                                                                                                    0.0000  11.3302 
        inPlaceNTT_DIT:core/slc(operator-<64,false>:mux1h#2.rgt)(64).itm                                                                                                                0.0000  11.3302 
        inPlaceNTT_DIT:core/reg(operator-<64,false>:acc.mut)               mgc_reg_pos_1_0_0_0_0_1_1                                                                                    0.0000  11.3302 
                                                                                                                                                                                                        
      4                                                                    inPlaceNTT_DIT:core/inPlaceNTT_DIT:core_core:fsm:inst inPlaceNTT_DIT:core/reg(operator-<64,false>:acc.mut)   11.1702 1.3298  
                                                                                                                                                                                                        
        Instance                                                           Component                                                                                                    Delta   Delay   
        --------                                                           ---------                                                                                                    -----   -----   
        inPlaceNTT_DIT:core/inPlaceNTT_DIT:core_core:fsm:inst              inPlaceNTT_DIT:core_core:fsm                                                                                 0.0000  0.0000  
        inPlaceNTT_DIT:core/fsm_output                                                                                                                                                  0.0000  0.0000  
        inPlaceNTT_DIT:core/slc(fsm_output)(4)#668                                                                                                                                      0.0000  0.0000  
        inPlaceNTT_DIT:core/slc(fsm_output)(4)#668.itm                                                                                                                                  0.0000  0.0000  
        inPlaceNTT_DIT:core/nand                                           mgc_nand_1_2                                                                                                 0.5500  0.5500  
        inPlaceNTT_DIT:core/not.tmp#600                                                                                                                                                 0.0000  0.5500  
        inPlaceNTT_DIT:core/nor#657                                        mgc_nor_1_5                                                                                                  0.5500  1.1000  
        inPlaceNTT_DIT:core/nor#657.itm                                                                                                                                                 0.0000  1.1000  
        inPlaceNTT_DIT:core/mux#1369                                       mgc_mux_1_1_2                                                                                                0.0800  1.1800  
        inPlaceNTT_DIT:core/mux#1369.itm                                                                                                                                                0.0000  1.1800  
        inPlaceNTT_DIT:core/nand#255                                       mgc_nand_1_2                                                                                                 0.5500  1.7300  
        inPlaceNTT_DIT:core/nand#255.itm                                                                                                                                                0.0000  1.7300  
        inPlaceNTT_DIT:core/mux#1370                                       mgc_mux_1_1_2                                                                                                0.0800  1.8100  
        inPlaceNTT_DIT:core/mux#1370.itm                                                                                                                                                0.0000  1.8100  
        inPlaceNTT_DIT:core/mux#1371                                       mgc_mux_1_1_2                                                                                                0.0800  1.8900  
        inPlaceNTT_DIT:core/mux#1371.itm                                                                                                                                                0.0000  1.8900  
        inPlaceNTT_DIT:core/not#3320                                       mgc_not_1                                                                                                    0.0000  1.8900  
        inPlaceNTT_DIT:core/not#3320.itm                                                                                                                                                0.0000  1.8900  
        inPlaceNTT_DIT:core/modExp:while:if:mux1h#1                        mgc_mux1hot_64_3                                                                                             0.5500  2.4400  
        inPlaceNTT_DIT:core/modExp:while:if:mux1h#1.itm                                                                                                                                 0.0000  2.4400  
        inPlaceNTT_DIT:core/COMP_LOOP-1:modExp#1:while:if:mul:rg           mgc_mul_64_0_64_0_64                                                                                         6.6802  9.1202  
        inPlaceNTT_DIT:core/z.out#4                                                                                                                                                     0.0000  9.1202  
        inPlaceNTT_DIT:core/modExp:while:if:mux1h                          mgc_mux1hot_64_5                                                                                             1.5000  10.6202 
        inPlaceNTT_DIT:core/modExp:while:if:mux1h.itm                                                                                                                                   0.0000  10.6202 
        inPlaceNTT_DIT:core/operator-<64,false>:conc                                                                                                                                    0.0000  10.6202 
        inPlaceNTT_DIT:core/operator-<64,false>:conc.itm                                                                                                                                0.0000  10.6202 
        inPlaceNTT_DIT:core/operator-<64,false>:mux1h#2                    mgc_mux1hot_65_3                                                                                             0.5500  11.1702 
        inPlaceNTT_DIT:core/operator-<64,false>:mux1h#2.rgt                                                                                                                             0.0000  11.1702 
        inPlaceNTT_DIT:core/slc(operator-<64,false>:mux1h#2.rgt)(64)                                                                                                                    0.0000  11.1702 
        inPlaceNTT_DIT:core/slc(operator-<64,false>:mux1h#2.rgt)(64).itm                                                                                                                0.0000  11.1702 
        inPlaceNTT_DIT:core/reg(operator-<64,false>:acc.mut)               mgc_reg_pos_1_0_0_0_0_1_1                                                                                    0.0000  11.1702 
                                                                                                                                                                                                        
      5                                                                    inPlaceNTT_DIT:core/inPlaceNTT_DIT:core_core:fsm:inst inPlaceNTT_DIT:core/reg(operator-<64,false>:acc.mut)   11.1702 1.3298  
                                                                                                                                                                                                        
        Instance                                                           Component                                                                                                    Delta   Delay   
        --------                                                           ---------                                                                                                    -----   -----   
        inPlaceNTT_DIT:core/inPlaceNTT_DIT:core_core:fsm:inst              inPlaceNTT_DIT:core_core:fsm                                                                                 0.0000  0.0000  
        inPlaceNTT_DIT:core/fsm_output                                                                                                                                                  0.0000  0.0000  
        inPlaceNTT_DIT:core/slc(fsm_output)(0)#439                                                                                                                                      0.0000  0.0000  
        inPlaceNTT_DIT:core/slc(fsm_output)(0)#439.itm                                                                                                                                  0.0000  0.0000  
        inPlaceNTT_DIT:core/nand                                           mgc_nand_1_2                                                                                                 0.5500  0.5500  
        inPlaceNTT_DIT:core/not.tmp#600                                                                                                                                                 0.0000  0.5500  
        inPlaceNTT_DIT:core/nor#657                                        mgc_nor_1_5                                                                                                  0.5500  1.1000  
        inPlaceNTT_DIT:core/nor#657.itm                                                                                                                                                 0.0000  1.1000  
        inPlaceNTT_DIT:core/mux#1369                                       mgc_mux_1_1_2                                                                                                0.0800  1.1800  
        inPlaceNTT_DIT:core/mux#1369.itm                                                                                                                                                0.0000  1.1800  
        inPlaceNTT_DIT:core/nand#255                                       mgc_nand_1_2                                                                                                 0.5500  1.7300  
        inPlaceNTT_DIT:core/nand#255.itm                                                                                                                                                0.0000  1.7300  
        inPlaceNTT_DIT:core/mux#1370                                       mgc_mux_1_1_2                                                                                                0.0800  1.8100  
        inPlaceNTT_DIT:core/mux#1370.itm                                                                                                                                                0.0000  1.8100  
        inPlaceNTT_DIT:core/mux#1371                                       mgc_mux_1_1_2                                                                                                0.0800  1.8900  
        inPlaceNTT_DIT:core/mux#1371.itm                                                                                                                                                0.0000  1.8900  
        inPlaceNTT_DIT:core/not#3320                                       mgc_not_1                                                                                                    0.0000  1.8900  
        inPlaceNTT_DIT:core/not#3320.itm                                                                                                                                                0.0000  1.8900  
        inPlaceNTT_DIT:core/modExp:while:if:mux1h#1                        mgc_mux1hot_64_3                                                                                             0.5500  2.4400  
        inPlaceNTT_DIT:core/modExp:while:if:mux1h#1.itm                                                                                                                                 0.0000  2.4400  
        inPlaceNTT_DIT:core/COMP_LOOP-1:modExp#1:while:if:mul:rg           mgc_mul_64_0_64_0_64                                                                                         6.6802  9.1202  
        inPlaceNTT_DIT:core/z.out#4                                                                                                                                                     0.0000  9.1202  
        inPlaceNTT_DIT:core/modExp:while:if:mux1h                          mgc_mux1hot_64_5                                                                                             1.5000  10.6202 
        inPlaceNTT_DIT:core/modExp:while:if:mux1h.itm                                                                                                                                   0.0000  10.6202 
        inPlaceNTT_DIT:core/operator-<64,false>:conc                                                                                                                                    0.0000  10.6202 
        inPlaceNTT_DIT:core/operator-<64,false>:conc.itm                                                                                                                                0.0000  10.6202 
        inPlaceNTT_DIT:core/operator-<64,false>:mux1h#2                    mgc_mux1hot_65_3                                                                                             0.5500  11.1702 
        inPlaceNTT_DIT:core/operator-<64,false>:mux1h#2.rgt                                                                                                                             0.0000  11.1702 
        inPlaceNTT_DIT:core/slc(operator-<64,false>:mux1h#2.rgt)(64)                                                                                                                    0.0000  11.1702 
        inPlaceNTT_DIT:core/slc(operator-<64,false>:mux1h#2.rgt)(64).itm                                                                                                                0.0000  11.1702 
        inPlaceNTT_DIT:core/reg(operator-<64,false>:acc.mut)               mgc_reg_pos_1_0_0_0_0_1_1                                                                                    0.0000  11.1702 
                                                                                                                                                                                                        
      6                                                                    inPlaceNTT_DIT:core/inPlaceNTT_DIT:core_core:fsm:inst inPlaceNTT_DIT:core/reg(operator-<64,false>:acc.mut)   11.1702 1.3298  
                                                                                                                                                                                                        
        Instance                                                           Component                                                                                                    Delta   Delay   
        --------                                                           ---------                                                                                                    -----   -----   
        inPlaceNTT_DIT:core/inPlaceNTT_DIT:core_core:fsm:inst              inPlaceNTT_DIT:core_core:fsm                                                                                 0.0000  0.0000  
        inPlaceNTT_DIT:core/fsm_output                                                                                                                                                  0.0000  0.0000  
        inPlaceNTT_DIT:core/slc(fsm_output)(3)#309                                                                                                                                      0.0000  0.0000  
        inPlaceNTT_DIT:core/slc(fsm_output)(3)#309.itm                                                                                                                                  0.0000  0.0000  
        inPlaceNTT_DIT:core/nand#124                                       mgc_nand_1_2                                                                                                 0.5500  0.5500  
        inPlaceNTT_DIT:core/not.tmp#309                                                                                                                                                 0.0000  0.5500  
        inPlaceNTT_DIT:core/nor#652                                        mgc_nor_1_5                                                                                                  0.5500  1.1000  
        inPlaceNTT_DIT:core/nor#652.itm                                                                                                                                                 0.0000  1.1000  
        inPlaceNTT_DIT:core/mux#1349                                       mgc_mux_1_1_2                                                                                                0.0800  1.1800  
        inPlaceNTT_DIT:core/mux#1349.itm                                                                                                                                                0.0000  1.1800  
        inPlaceNTT_DIT:core/and#703                                        mgc_and_1_2                                                                                                  0.5500  1.7300  
        inPlaceNTT_DIT:core/and#703.itm                                                                                                                                                 0.0000  1.7300  
        inPlaceNTT_DIT:core/mux#1351                                       mgc_mux_1_1_2                                                                                                0.0800  1.8100  
        inPlaceNTT_DIT:core/mux#1351.itm                                                                                                                                                0.0000  1.8100  
        inPlaceNTT_DIT:core/mux#1356                                       mgc_mux_1_1_2                                                                                                0.0800  1.8900  
        inPlaceNTT_DIT:core/mux#1356.itm                                                                                                                                                0.0000  1.8900  
        inPlaceNTT_DIT:core/modExp:while:if:mux1h#1                        mgc_mux1hot_64_3                                                                                             0.5500  2.4400  
        inPlaceNTT_DIT:core/modExp:while:if:mux1h#1.itm                                                                                                                                 0.0000  2.4400  
        inPlaceNTT_DIT:core/COMP_LOOP-1:modExp#1:while:if:mul:rg           mgc_mul_64_0_64_0_64                                                                                         6.6802  9.1202  
        inPlaceNTT_DIT:core/z.out#4                                                                                                                                                     0.0000  9.1202  
        inPlaceNTT_DIT:core/modExp:while:if:mux1h                          mgc_mux1hot_64_5                                                                                             1.5000  10.6202 
        inPlaceNTT_DIT:core/modExp:while:if:mux1h.itm                                                                                                                                   0.0000  10.6202 
        inPlaceNTT_DIT:core/operator-<64,false>:conc                                                                                                                                    0.0000  10.6202 
        inPlaceNTT_DIT:core/operator-<64,false>:conc.itm                                                                                                                                0.0000  10.6202 
        inPlaceNTT_DIT:core/operator-<64,false>:mux1h#2                    mgc_mux1hot_65_3                                                                                             0.5500  11.1702 
        inPlaceNTT_DIT:core/operator-<64,false>:mux1h#2.rgt                                                                                                                             0.0000  11.1702 
        inPlaceNTT_DIT:core/slc(operator-<64,false>:mux1h#2.rgt)(64)                                                                                                                    0.0000  11.1702 
        inPlaceNTT_DIT:core/slc(operator-<64,false>:mux1h#2.rgt)(64).itm                                                                                                                0.0000  11.1702 
        inPlaceNTT_DIT:core/reg(operator-<64,false>:acc.mut)               mgc_reg_pos_1_0_0_0_0_1_1                                                                                    0.0000  11.1702 
                                                                                                                                                                                                        
      7                                                                    inPlaceNTT_DIT:core/inPlaceNTT_DIT:core_core:fsm:inst inPlaceNTT_DIT:core/reg(operator-<64,false>:acc.mut)   11.1702 1.3298  
                                                                                                                                                                                                        
        Instance                                                           Component                                                                                                    Delta   Delay   
        --------                                                           ---------                                                                                                    -----   -----   
        inPlaceNTT_DIT:core/inPlaceNTT_DIT:core_core:fsm:inst              inPlaceNTT_DIT:core_core:fsm                                                                                 0.0000  0.0000  
        inPlaceNTT_DIT:core/fsm_output                                                                                                                                                  0.0000  0.0000  
        inPlaceNTT_DIT:core/slc(fsm_output)(4)#368                                                                                                                                      0.0000  0.0000  
        inPlaceNTT_DIT:core/slc(fsm_output)(4)#368.itm                                                                                                                                  0.0000  0.0000  
        inPlaceNTT_DIT:core/nand#124                                       mgc_nand_1_2                                                                                                 0.5500  0.5500  
        inPlaceNTT_DIT:core/not.tmp#309                                                                                                                                                 0.0000  0.5500  
        inPlaceNTT_DIT:core/nor#652                                        mgc_nor_1_5                                                                                                  0.5500  1.1000  
        inPlaceNTT_DIT:core/nor#652.itm                                                                                                                                                 0.0000  1.1000  
        inPlaceNTT_DIT:core/mux#1349                                       mgc_mux_1_1_2                                                                                                0.0800  1.1800  
        inPlaceNTT_DIT:core/mux#1349.itm                                                                                                                                                0.0000  1.1800  
        inPlaceNTT_DIT:core/and#703                                        mgc_and_1_2                                                                                                  0.5500  1.7300  
        inPlaceNTT_DIT:core/and#703.itm                                                                                                                                                 0.0000  1.7300  
        inPlaceNTT_DIT:core/mux#1351                                       mgc_mux_1_1_2                                                                                                0.0800  1.8100  
        inPlaceNTT_DIT:core/mux#1351.itm                                                                                                                                                0.0000  1.8100  
        inPlaceNTT_DIT:core/mux#1356                                       mgc_mux_1_1_2                                                                                                0.0800  1.8900  
        inPlaceNTT_DIT:core/mux#1356.itm                                                                                                                                                0.0000  1.8900  
        inPlaceNTT_DIT:core/modExp:while:if:mux1h#1                        mgc_mux1hot_64_3                                                                                             0.5500  2.4400  
        inPlaceNTT_DIT:core/modExp:while:if:mux1h#1.itm                                                                                                                                 0.0000  2.4400  
        inPlaceNTT_DIT:core/COMP_LOOP-1:modExp#1:while:if:mul:rg           mgc_mul_64_0_64_0_64                                                                                         6.6802  9.1202  
        inPlaceNTT_DIT:core/z.out#4                                                                                                                                                     0.0000  9.1202  
        inPlaceNTT_DIT:core/modExp:while:if:mux1h                          mgc_mux1hot_64_5                                                                                             1.5000  10.6202 
        inPlaceNTT_DIT:core/modExp:while:if:mux1h.itm                                                                                                                                   0.0000  10.6202 
        inPlaceNTT_DIT:core/operator-<64,false>:conc                                                                                                                                    0.0000  10.6202 
        inPlaceNTT_DIT:core/operator-<64,false>:conc.itm                                                                                                                                0.0000  10.6202 
        inPlaceNTT_DIT:core/operator-<64,false>:mux1h#2                    mgc_mux1hot_65_3                                                                                             0.5500  11.1702 
        inPlaceNTT_DIT:core/operator-<64,false>:mux1h#2.rgt                                                                                                                             0.0000  11.1702 
        inPlaceNTT_DIT:core/slc(operator-<64,false>:mux1h#2.rgt)(64)                                                                                                                    0.0000  11.1702 
        inPlaceNTT_DIT:core/slc(operator-<64,false>:mux1h#2.rgt)(64).itm                                                                                                                0.0000  11.1702 
        inPlaceNTT_DIT:core/reg(operator-<64,false>:acc.mut)               mgc_reg_pos_1_0_0_0_0_1_1                                                                                    0.0000  11.1702 
                                                                                                                                                                                                        
      8                                                                    inPlaceNTT_DIT:core/inPlaceNTT_DIT:core_core:fsm:inst inPlaceNTT_DIT:core/reg(operator-<64,false>:acc.mut)   10.7802 1.7198  
                                                                                                                                                                                                        
        Instance                                                           Component                                                                                                    Delta   Delay   
        --------                                                           ---------                                                                                                    -----   -----   
        inPlaceNTT_DIT:core/inPlaceNTT_DIT:core_core:fsm:inst              inPlaceNTT_DIT:core_core:fsm                                                                                 0.0000  0.0000  
        inPlaceNTT_DIT:core/fsm_output                                                                                                                                                  0.0000  0.0000  
        inPlaceNTT_DIT:core/slc(fsm_output)(2)#575                                                                                                                                      0.0000  0.0000  
        inPlaceNTT_DIT:core/slc(fsm_output)(2)#575.itm                                                                                                                                  0.0000  0.0000  
        inPlaceNTT_DIT:core/not#3306                                       mgc_not_1                                                                                                    0.0000  0.0000  
        inPlaceNTT_DIT:core/not#3306.itm                                                                                                                                                0.0000  0.0000  
        inPlaceNTT_DIT:core/or#1468                                        mgc_or_1_4                                                                                                   0.5500  0.5500  
        inPlaceNTT_DIT:core/or#1468.itm                                                                                                                                                 0.0000  0.5500  
        inPlaceNTT_DIT:core/mux#1361                                       mgc_mux_1_1_2                                                                                                0.0800  0.6300  
        inPlaceNTT_DIT:core/mux#1361.itm                                                                                                                                                0.0000  0.6300  
        inPlaceNTT_DIT:core/or#1471                                        mgc_or_1_2                                                                                                   0.5500  1.1800  
        inPlaceNTT_DIT:core/or#1471.itm                                                                                                                                                 0.0000  1.1800  
        inPlaceNTT_DIT:core/mux#1362                                       mgc_mux_1_1_2                                                                                                0.0800  1.2600  
        inPlaceNTT_DIT:core/mux#1362.itm                                                                                                                                                0.0000  1.2600  
        inPlaceNTT_DIT:core/mux#1363                                       mgc_mux_1_1_2                                                                                                0.0800  1.3400  
        inPlaceNTT_DIT:core/mux#1363.itm                                                                                                                                                0.0000  1.3400  
        inPlaceNTT_DIT:core/mux#1364                                       mgc_mux_1_1_2                                                                                                0.0800  1.4200  
        inPlaceNTT_DIT:core/mux#1364.itm                                                                                                                                                0.0000  1.4200  
        inPlaceNTT_DIT:core/mux#1371                                       mgc_mux_1_1_2                                                                                                0.0800  1.5000  
        inPlaceNTT_DIT:core/mux#1371.itm                                                                                                                                                0.0000  1.5000  
        inPlaceNTT_DIT:core/not#3320                                       mgc_not_1                                                                                                    0.0000  1.5000  
        inPlaceNTT_DIT:core/not#3320.itm                                                                                                                                                0.0000  1.5000  
        inPlaceNTT_DIT:core/modExp:while:if:mux1h#1                        mgc_mux1hot_64_3                                                                                             0.5500  2.0500  
        inPlaceNTT_DIT:core/modExp:while:if:mux1h#1.itm                                                                                                                                 0.0000  2.0500  
        inPlaceNTT_DIT:core/COMP_LOOP-1:modExp#1:while:if:mul:rg           mgc_mul_64_0_64_0_64                                                                                         6.6802  8.7302  
        inPlaceNTT_DIT:core/z.out#4                                                                                                                                                     0.0000  8.7302  
        inPlaceNTT_DIT:core/modExp:while:if:mux1h                          mgc_mux1hot_64_5                                                                                             1.5000  10.2302 
        inPlaceNTT_DIT:core/modExp:while:if:mux1h.itm                                                                                                                                   0.0000  10.2302 
        inPlaceNTT_DIT:core/operator-<64,false>:conc                                                                                                                                    0.0000  10.2302 
        inPlaceNTT_DIT:core/operator-<64,false>:conc.itm                                                                                                                                0.0000  10.2302 
        inPlaceNTT_DIT:core/operator-<64,false>:mux1h#2                    mgc_mux1hot_65_3                                                                                             0.5500  10.7802 
        inPlaceNTT_DIT:core/operator-<64,false>:mux1h#2.rgt                                                                                                                             0.0000  10.7802 
        inPlaceNTT_DIT:core/slc(operator-<64,false>:mux1h#2.rgt)(64)                                                                                                                    0.0000  10.7802 
        inPlaceNTT_DIT:core/slc(operator-<64,false>:mux1h#2.rgt)(64).itm                                                                                                                0.0000  10.7802 
        inPlaceNTT_DIT:core/reg(operator-<64,false>:acc.mut)               mgc_reg_pos_1_0_0_0_0_1_1                                                                                    0.0000  10.7802 
                                                                                                                                                                                                        
      9                                                                    inPlaceNTT_DIT:core/inPlaceNTT_DIT:core_core:fsm:inst inPlaceNTT_DIT:core/reg(operator-<64,false>:acc.mut)   10.7802 1.7198  
                                                                                                                                                                                                        
        Instance                                                           Component                                                                                                    Delta   Delay   
        --------                                                           ---------                                                                                                    -----   -----   
        inPlaceNTT_DIT:core/inPlaceNTT_DIT:core_core:fsm:inst              inPlaceNTT_DIT:core_core:fsm                                                                                 0.0000  0.0000  
        inPlaceNTT_DIT:core/fsm_output                                                                                                                                                  0.0000  0.0000  
        inPlaceNTT_DIT:core/slc(fsm_output)(9)#666                                                                                                                                      0.0000  0.0000  
        inPlaceNTT_DIT:core/slc(fsm_output)(9)#666.itm                                                                                                                                  0.0000  0.0000  
        inPlaceNTT_DIT:core/or#1468                                        mgc_or_1_4                                                                                                   0.5500  0.5500  
        inPlaceNTT_DIT:core/or#1468.itm                                                                                                                                                 0.0000  0.5500  
        inPlaceNTT_DIT:core/mux#1361                                       mgc_mux_1_1_2                                                                                                0.0800  0.6300  
        inPlaceNTT_DIT:core/mux#1361.itm                                                                                                                                                0.0000  0.6300  
        inPlaceNTT_DIT:core/or#1471                                        mgc_or_1_2                                                                                                   0.5500  1.1800  
        inPlaceNTT_DIT:core/or#1471.itm                                                                                                                                                 0.0000  1.1800  
        inPlaceNTT_DIT:core/mux#1362                                       mgc_mux_1_1_2                                                                                                0.0800  1.2600  
        inPlaceNTT_DIT:core/mux#1362.itm                                                                                                                                                0.0000  1.2600  
        inPlaceNTT_DIT:core/mux#1363                                       mgc_mux_1_1_2                                                                                                0.0800  1.3400  
        inPlaceNTT_DIT:core/mux#1363.itm                                                                                                                                                0.0000  1.3400  
        inPlaceNTT_DIT:core/mux#1364                                       mgc_mux_1_1_2                                                                                                0.0800  1.4200  
        inPlaceNTT_DIT:core/mux#1364.itm                                                                                                                                                0.0000  1.4200  
        inPlaceNTT_DIT:core/mux#1371                                       mgc_mux_1_1_2                                                                                                0.0800  1.5000  
        inPlaceNTT_DIT:core/mux#1371.itm                                                                                                                                                0.0000  1.5000  
        inPlaceNTT_DIT:core/not#3320                                       mgc_not_1                                                                                                    0.0000  1.5000  
        inPlaceNTT_DIT:core/not#3320.itm                                                                                                                                                0.0000  1.5000  
        inPlaceNTT_DIT:core/modExp:while:if:mux1h#1                        mgc_mux1hot_64_3                                                                                             0.5500  2.0500  
        inPlaceNTT_DIT:core/modExp:while:if:mux1h#1.itm                                                                                                                                 0.0000  2.0500  
        inPlaceNTT_DIT:core/COMP_LOOP-1:modExp#1:while:if:mul:rg           mgc_mul_64_0_64_0_64                                                                                         6.6802  8.7302  
        inPlaceNTT_DIT:core/z.out#4                                                                                                                                                     0.0000  8.7302  
        inPlaceNTT_DIT:core/modExp:while:if:mux1h                          mgc_mux1hot_64_5                                                                                             1.5000  10.2302 
        inPlaceNTT_DIT:core/modExp:while:if:mux1h.itm                                                                                                                                   0.0000  10.2302 
        inPlaceNTT_DIT:core/operator-<64,false>:conc                                                                                                                                    0.0000  10.2302 
        inPlaceNTT_DIT:core/operator-<64,false>:conc.itm                                                                                                                                0.0000  10.2302 
        inPlaceNTT_DIT:core/operator-<64,false>:mux1h#2                    mgc_mux1hot_65_3                                                                                             0.5500  10.7802 
        inPlaceNTT_DIT:core/operator-<64,false>:mux1h#2.rgt                                                                                                                             0.0000  10.7802 
        inPlaceNTT_DIT:core/slc(operator-<64,false>:mux1h#2.rgt)(64)                                                                                                                    0.0000  10.7802 
        inPlaceNTT_DIT:core/slc(operator-<64,false>:mux1h#2.rgt)(64).itm                                                                                                                0.0000  10.7802 
        inPlaceNTT_DIT:core/reg(operator-<64,false>:acc.mut)               mgc_reg_pos_1_0_0_0_0_1_1                                                                                    0.0000  10.7802 
                                                                                                                                                                                                        
      10                                                                   inPlaceNTT_DIT:core/inPlaceNTT_DIT:core_core:fsm:inst inPlaceNTT_DIT:core/reg(operator-<64,false>:acc.mut)   10.7802 1.7198  
                                                                                                                                                                                                        
        Instance                                                           Component                                                                                                    Delta   Delay   
        --------                                                           ---------                                                                                                    -----   -----   
        inPlaceNTT_DIT:core/inPlaceNTT_DIT:core_core:fsm:inst              inPlaceNTT_DIT:core_core:fsm                                                                                 0.0000  0.0000  
        inPlaceNTT_DIT:core/fsm_output                                                                                                                                                  0.0000  0.0000  
        inPlaceNTT_DIT:core/slc(fsm_output)(4)#667                                                                                                                                      0.0000  0.0000  
        inPlaceNTT_DIT:core/slc(fsm_output)(4)#667.itm                                                                                                                                  0.0000  0.0000  
        inPlaceNTT_DIT:core/or#1468                                        mgc_or_1_4                                                                                                   0.5500  0.5500  
        inPlaceNTT_DIT:core/or#1468.itm                                                                                                                                                 0.0000  0.5500  
        inPlaceNTT_DIT:core/mux#1361                                       mgc_mux_1_1_2                                                                                                0.0800  0.6300  
        inPlaceNTT_DIT:core/mux#1361.itm                                                                                                                                                0.0000  0.6300  
        inPlaceNTT_DIT:core/or#1471                                        mgc_or_1_2                                                                                                   0.5500  1.1800  
        inPlaceNTT_DIT:core/or#1471.itm                                                                                                                                                 0.0000  1.1800  
        inPlaceNTT_DIT:core/mux#1362                                       mgc_mux_1_1_2                                                                                                0.0800  1.2600  
        inPlaceNTT_DIT:core/mux#1362.itm                                                                                                                                                0.0000  1.2600  
        inPlaceNTT_DIT:core/mux#1363                                       mgc_mux_1_1_2                                                                                                0.0800  1.3400  
        inPlaceNTT_DIT:core/mux#1363.itm                                                                                                                                                0.0000  1.3400  
        inPlaceNTT_DIT:core/mux#1364                                       mgc_mux_1_1_2                                                                                                0.0800  1.4200  
        inPlaceNTT_DIT:core/mux#1364.itm                                                                                                                                                0.0000  1.4200  
        inPlaceNTT_DIT:core/mux#1371                                       mgc_mux_1_1_2                                                                                                0.0800  1.5000  
        inPlaceNTT_DIT:core/mux#1371.itm                                                                                                                                                0.0000  1.5000  
        inPlaceNTT_DIT:core/not#3320                                       mgc_not_1                                                                                                    0.0000  1.5000  
        inPlaceNTT_DIT:core/not#3320.itm                                                                                                                                                0.0000  1.5000  
        inPlaceNTT_DIT:core/modExp:while:if:mux1h#1                        mgc_mux1hot_64_3                                                                                             0.5500  2.0500  
        inPlaceNTT_DIT:core/modExp:while:if:mux1h#1.itm                                                                                                                                 0.0000  2.0500  
        inPlaceNTT_DIT:core/COMP_LOOP-1:modExp#1:while:if:mul:rg           mgc_mul_64_0_64_0_64                                                                                         6.6802  8.7302  
        inPlaceNTT_DIT:core/z.out#4                                                                                                                                                     0.0000  8.7302  
        inPlaceNTT_DIT:core/modExp:while:if:mux1h                          mgc_mux1hot_64_5                                                                                             1.5000  10.2302 
        inPlaceNTT_DIT:core/modExp:while:if:mux1h.itm                                                                                                                                   0.0000  10.2302 
        inPlaceNTT_DIT:core/operator-<64,false>:conc                                                                                                                                    0.0000  10.2302 
        inPlaceNTT_DIT:core/operator-<64,false>:conc.itm                                                                                                                                0.0000  10.2302 
        inPlaceNTT_DIT:core/operator-<64,false>:mux1h#2                    mgc_mux1hot_65_3                                                                                             0.5500  10.7802 
        inPlaceNTT_DIT:core/operator-<64,false>:mux1h#2.rgt                                                                                                                             0.0000  10.7802 
        inPlaceNTT_DIT:core/slc(operator-<64,false>:mux1h#2.rgt)(64)                                                                                                                    0.0000  10.7802 
        inPlaceNTT_DIT:core/slc(operator-<64,false>:mux1h#2.rgt)(64).itm                                                                                                                0.0000  10.7802 
        inPlaceNTT_DIT:core/reg(operator-<64,false>:acc.mut)               mgc_reg_pos_1_0_0_0_0_1_1                                                                                    0.0000  10.7802 
                                                                                                                                                                                                        
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 12.5
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                                    Port                                              Slack (Delay) Messages 
      ----------------------------------------------------------- ----------------------------------------------- ------- ------- --------
      inPlaceNTT_DIT:core/reg(p)                                  p:rsci.idat                                     12.5000  0.0000          
      inPlaceNTT_DIT:core/reg(STAGE_LOOP:i(3:0))                  STAGE_LOOP:i:STAGE_LOOP:i:mux.itm               10.7700  1.7300          
      inPlaceNTT_DIT:core/reg(r)                                  r:rsci.idat                                     12.5000  0.0000          
      inPlaceNTT_DIT:core/reg(vec:rsc.triosy(0)(7):obj.ld)        and#162.itm                                      9.2050  3.2950          
      inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.a)            modulo:result:mux1h#2.itm                        1.7198 10.7802          
      inPlaceNTT_DIT:core/reg(modulo:result:rem:cmp.b)            p.sva                                            3.8250  8.6750          
      inPlaceNTT_DIT:core/reg(operator_<66,true>:div:cmp.a)       operator-<64,false>:mux.itm                      7.4250  5.0750          
      inPlaceNTT_DIT:core/reg(operator_<66,true>:div:cmp.b(9:0))  STAGE_LOOP:mux.itm                              11.1600  1.3400          
      inPlaceNTT_DIT:core/reg(STAGE_LOOP:lshift.psp)              STAGE_LOOP:lshift.psp.sva:mx0w0                 11.5500  0.9500          
      inPlaceNTT_DIT:core/reg(operator-<64,false>:acc.mut)        slc(operator-<64,false>:mux1h#2.rgt)(64).itm     1.1698 11.3302          
      inPlaceNTT_DIT:core/reg(operator-<64,false>:acc.mut)#1      slc(operator-<64,false>:mux1h#2.rgt)(63-0).itm   1.1698 11.3302          
      inPlaceNTT_DIT:core/reg(VEC_LOOP:j.sva(11:0))               VEC_LOOP:j:VEC_LOOP:j:VEC_LOOP:j:and.itm         3.9950  8.5050          
      inPlaceNTT_DIT:core/reg(COMP_LOOP:k(9:3).sva(5:0))          COMP_LOOP:k:COMP_LOOP:k:and.itm                  9.6700  2.8300          
      inPlaceNTT_DIT:core/reg(modExp:result)                      modExp:result:mux1h#1.itm                        8.4641  4.0359          
      inPlaceNTT_DIT:core/reg(tmp#10.lpi#4.dfm)                   COMP_LOOP:mux1h#19.itm                           7.7000  4.8000          
      inPlaceNTT_DIT:core/reg(COMP_LOOP-1:mul.mut)                COMP_LOOP:mux1h#26.itm                           1.7198 10.7802          
      inPlaceNTT_DIT:core/reg(COMP_LOOP:slc(COMP_LOOP:acc#12)(7)) COMP_LOOP:or#4.itm                               2.4950 10.0050          
      inPlaceNTT_DIT:core/reg(COMP_LOOP:COMP_LOOP:and#11)         modExp:while:mux1h.itm                           2.4950 10.0050          
      inPlaceNTT_DIT:core/reg(COMP_LOOP-1:acc#8)                  modExp:while:modExp:while:mux.itm                3.1398  9.3602          
      inPlaceNTT_DIT:core/reg(COMP_LOOP:acc.psp)                  COMP_LOOP:acc.psp.sva#1                          9.6600  2.8400          
      inPlaceNTT_DIT:core/reg(COMP_LOOP:acc#1)                    COMP_LOOP:acc#1.cse#2.sva:mx0w0                 10.5650  1.9350          
      inPlaceNTT_DIT:core/reg(COMP_LOOP:COMP_LOOP:nor#4)          COMP_LOOP:COMP_LOOP:nor#4.itm#2                 10.5650  1.9350          
      inPlaceNTT_DIT:core/reg(COMP_LOOP:COMP_LOOP:and#86)         COMP_LOOP:COMP_LOOP:and#86.itm#2                10.5650  1.9350          
      inPlaceNTT_DIT:core/reg(COMP_LOOP:COMP_LOOP:and#145)        COMP_LOOP:COMP_LOOP:mux#5.itm                   10.0900  2.4100          
      inPlaceNTT_DIT:core/reg(COMP_LOOP:COMP_LOOP:and#30)         COMP_LOOP:COMP_LOOP:and#30.itm#2                10.5650  1.9350          
      inPlaceNTT_DIT:core/reg(COMP_LOOP:COMP_LOOP:and#89)         COMP_LOOP:COMP_LOOP:and#89.itm#2                10.5650  1.9350          
      inPlaceNTT_DIT:core/reg(COMP_LOOP:COMP_LOOP:and#32)         COMP_LOOP:COMP_LOOP:and#32.itm#2                10.5650  1.9350          
      inPlaceNTT_DIT:core/reg(COMP_LOOP:COMP_LOOP:and#33)         COMP_LOOP:COMP_LOOP:and#33.itm#2                10.5650  1.9350          
      inPlaceNTT_DIT:core/reg(COMP_LOOP:COMP_LOOP:and#34)         COMP_LOOP:COMP_LOOP:and#34.itm#2                10.5650  1.9350          
      inPlaceNTT_DIT:core/reg(COMP_LOOP:acc#1)#1                  COMP_LOOP:acc#1.cse#6.sva#1                     10.4850  2.0150          
      inPlaceNTT_DIT:core/reg(COMP_LOOP:acc#1)#2                  COMP_LOOP:acc#1.cse#4.sva#1                     10.5650  1.9350          
      inPlaceNTT_DIT:core/reg(COMP_LOOP:acc#11.psp)               COMP_LOOP:acc#11.itm                            11.1300  1.3700          
      inPlaceNTT_DIT:core/reg(COMP_LOOP:acc#13.psp)               z.out                                            9.1050  3.3950          
      inPlaceNTT_DIT:core/reg(COMP_LOOP:acc#14.psp)               COMP_LOOP:acc#14.itm                            11.1300  1.3700          
      inPlaceNTT_DIT:core/reg(COMP_LOOP:acc#1)#3                  COMP_LOOP:slc(z.out#2)(11-0).itm                 7.5050  4.9950          
      inPlaceNTT_DIT:core/reg(modExp:exp#1(0)#1)                  COMP_LOOP:or#5.itm                              10.4500  2.0500          
      inPlaceNTT_DIT:core/reg(modExp:exp#1(7)#1)                  COMP_LOOP:and#74.itm                             8.6400  3.8600          
      inPlaceNTT_DIT:core/reg(modExp:exp#1(6)#1)                  COMP_LOOP:mux1h#55.itm                           9.4300  3.0700          
      inPlaceNTT_DIT:core/reg(modExp:exp#1(5)#1)                  COMP_LOOP:mux1h#58.itm                           9.4300  3.0700          
      inPlaceNTT_DIT:core/reg(modExp:exp#1(4)#1)                  COMP_LOOP:mux1h#61.itm                           9.4300  3.0700          
      inPlaceNTT_DIT:core/reg(modExp:exp#1(3)#1)                  COMP_LOOP:mux1h#64.itm                           9.4300  3.0700          
      inPlaceNTT_DIT:core/reg(modExp:exp#1(2)#1)                  COMP_LOOP:and#73.itm                             8.8800  3.6200          
      inPlaceNTT_DIT:core/reg(modExp:exp#1(1)#1)                  COMP_LOOP:or#6.itm                               8.8800  3.6200          
      inPlaceNTT_DIT:core/reg(COMP_LOOP:acc#10.cse(12:1)#1)       operator><64,false>#1:slc(z.out#3)(12-0)#43.itm  4.5450  7.9550          
      inPlaceNTT_DIT:core/reg(COMP_LOOP-2:slc(COMP_LOOP:acc)(9))  COMP_LOOP:COMP_LOOP:mux.itm                      4.4650  8.0350          
      inPlaceNTT_DIT:core/reg(COMP_LOOP:COMP_LOOP:nor#1)          COMP_LOOP:COMP_LOOP:nor#1.itm#2                  3.9950  8.5050          
      inPlaceNTT_DIT:core/reg(COMP_LOOP:COMP_LOOP:and#12)         COMP_LOOP:COMP_LOOP:mux#2.itm                    3.9150  8.5850          
      inPlaceNTT_DIT:core/reg(COMP_LOOP:COMP_LOOP:and#124)        COMP_LOOP:COMP_LOOP:mux#3.itm                    3.9150  8.5850          
      inPlaceNTT_DIT:core/reg(COMP_LOOP:COMP_LOOP:and#125)        COMP_LOOP:COMP_LOOP:mux#4.itm                    3.9150  8.5850          
      inPlaceNTT_DIT                                              vec:rsc(0)(0).adra                               2.5450  9.9550          
      inPlaceNTT_DIT                                              vec:rsc(0)(0).da                                 8.4341  4.0659          
      inPlaceNTT_DIT                                              vec:rsc(0)(0).wea                                9.6300  2.8700          
      inPlaceNTT_DIT                                              vec:rsc.triosy(0)(0).lz                         12.1800  0.3200          
      inPlaceNTT_DIT                                              vec:rsc(0)(1).adra                               2.5450  9.9550          
      inPlaceNTT_DIT                                              vec:rsc(0)(1).da                                 8.4341  4.0659          
      inPlaceNTT_DIT                                              vec:rsc(0)(1).wea                                9.6300  2.8700          
      inPlaceNTT_DIT                                              vec:rsc.triosy(0)(1).lz                         12.1800  0.3200          
      inPlaceNTT_DIT                                              vec:rsc(0)(2).adra                               2.5450  9.9550          
      inPlaceNTT_DIT                                              vec:rsc(0)(2).da                                 8.4341  4.0659          
      inPlaceNTT_DIT                                              vec:rsc(0)(2).wea                                9.6300  2.8700          
      inPlaceNTT_DIT                                              vec:rsc.triosy(0)(2).lz                         12.1800  0.3200          
      inPlaceNTT_DIT                                              vec:rsc(0)(3).adra                               2.5450  9.9550          
      inPlaceNTT_DIT                                              vec:rsc(0)(3).da                                 8.4341  4.0659          
      inPlaceNTT_DIT                                              vec:rsc(0)(3).wea                                9.6300  2.8700          
      inPlaceNTT_DIT                                              vec:rsc.triosy(0)(3).lz                         12.1800  0.3200          
      inPlaceNTT_DIT                                              vec:rsc(0)(4).adra                               2.5450  9.9550          
      inPlaceNTT_DIT                                              vec:rsc(0)(4).da                                 8.4341  4.0659          
      inPlaceNTT_DIT                                              vec:rsc(0)(4).wea                                9.6300  2.8700          
      inPlaceNTT_DIT                                              vec:rsc.triosy(0)(4).lz                         12.1800  0.3200          
      inPlaceNTT_DIT                                              vec:rsc(0)(5).adra                               2.5450  9.9550          
      inPlaceNTT_DIT                                              vec:rsc(0)(5).da                                 8.4341  4.0659          
      inPlaceNTT_DIT                                              vec:rsc(0)(5).wea                                9.6300  2.8700          
      inPlaceNTT_DIT                                              vec:rsc.triosy(0)(5).lz                         12.1800  0.3200          
      inPlaceNTT_DIT                                              vec:rsc(0)(6).adra                               2.5450  9.9550          
      inPlaceNTT_DIT                                              vec:rsc(0)(6).da                                 8.4341  4.0659          
      inPlaceNTT_DIT                                              vec:rsc(0)(6).wea                                9.6300  2.8700          
      inPlaceNTT_DIT                                              vec:rsc.triosy(0)(6).lz                         12.1800  0.3200          
      inPlaceNTT_DIT                                              vec:rsc(0)(7).adra                               2.5450  9.9550          
      inPlaceNTT_DIT                                              vec:rsc(0)(7).da                                 8.4341  4.0659          
      inPlaceNTT_DIT                                              vec:rsc(0)(7).wea                                9.6300  2.8700          
      inPlaceNTT_DIT                                              vec:rsc.triosy(0)(7).lz                         12.1800  0.3200          
      inPlaceNTT_DIT                                              p:rsc.triosy.lz                                 12.1800  0.3200          
      inPlaceNTT_DIT                                              r:rsc.triosy.lz                                 12.1800  0.3200          
      
  Operator Bitwidth Summary
    Operation Size (bits) Count 
    --------- ----------- -----
    add                         
    -                   9     1 
    -                   8     1 
    -                   7     1 
    -                  65     2 
    -                  64     3 
    -                   4     1 
    -                   3     1 
    -                  12     3 
    -                  11     2 
    -                  10     3 
    and                         
    -                   7     1 
    -                   6     1 
    -                   3     1 
    -                  12     1 
    -                   1   369 
    div                         
    -                  65     1 
    lshift                      
    -                  10     1 
    mul                         
    -                  64     1 
    mux                         
    -                   9     1 
    -                  65     1 
    -                  64     2 
    -                  63     1 
    -                   6     2 
    -                   4     1 
    -                  10     1 
    -                   1   965 
    mux1h                       
    -                   9     1 
    -                   8     1 
    -                   7     1 
    -                  65     1 
    -                  64     7 
    -                   4     1 
    -                   3     2 
    -                   1     9 
    nand                        
    -                   1   122 
    nor                         
    -                   4     1 
    -                   1   351 
    not                         
    -                   9     2 
    -                   8     2 
    -                   7     1 
    -                  64     1 
    -                   6     2 
    -                   4     1 
    -                   1  1578 
    or                          
    -                   6     1 
    -                   4     1 
    -                   3     2 
    -                   1   486 
    read_port                   
    -                  64     2 
    read_sync                   
    -                   0    10 
    reg                         
    -                   9     1 
    -                  65     1 
    -                  64     9 
    -                   6     1 
    -                   4     1 
    -                  12     6 
    -                  11     2 
    -                  10     3 
    -                   1    25 
    rem                         
    -                  64     1 
    
  End of Report
