INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GITHUB_PROJECT/UART/UART.srcs/sources_1/new/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module asyn_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GITHUB_PROJECT/UART/UART.srcs/sources_1/new/UART_RX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GITHUB_PROJECT/UART/UART.srcs/sources_1/new/UART_TX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GITHUB_PROJECT/UART/UART.srcs/sources_1/new/baudrate_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baud_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GITHUB_PROJECT/UART/UART.srcs/sources_1/new/sync_cell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_cell
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GITHUB_PROJECT/UART/UART.srcs/sources_1/new/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/GITHUB_PROJECT/UART/UART.srcs/sim_1/new/test_uart.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_system_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GITHUB_PROJECT/UART/UART.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
