// Seed: 1901839416
module module_0 (
    output tri0 id_0,
    input  wire id_1
);
  assign id_0 = -1;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input tri id_0,
    input supply1 id_1,
    output uwire id_2,
    input wand id_3,
    output supply0 id_4,
    input wor id_5,
    output tri id_6,
    output wire id_7
);
  module_0 modCall_1 (
      id_2,
      id_5
  );
endmodule
module module_2 #(
    parameter id_4 = 32'd51,
    parameter id_8 = 32'd37
) (
    input supply0 id_0,
    input wand id_1,
    input supply0 id_2,
    input tri1 id_3,
    input tri _id_4,
    output wand id_5,
    input supply0 id_6,
    input wor id_7,
    input wor _id_8,
    output wand id_9
);
  wire id_11;
  logic [id_4 : id_8] id_12;
  assign id_12 = 1;
  wire id_13;
  ;
  wire id_14;
  module_0 modCall_1 (
      id_9,
      id_2
  );
  wire id_15;
  parameter id_16 = 1;
  logic id_17;
  logic id_18;
  ;
  wire id_19;
  initial begin : LABEL_0
    id_12 <= id_12 * -1 - id_2;
  end
endmodule
