<profile>

<section name = "Vivado HLS Report for 'operator_double_div5'" level="0">
<item name = "Date">Fri Aug  3 14:36:22 2018
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">operator_double_div</item>
<item name = "Solution">div5</item>
<item name = "Product family">kintex7</item>
<item name = "Target device">xc7k160tfbg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">5.00</item>
<item name = "Clock uncertainty (ns)">0.62</item>
<item name = "Estimated clock period (ns)">41.410</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">1, 1, 1, 1, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_lut_div5_chunk_fu_153">lut_div5_chunk, 0, 0, 0, 0, none</column>
<column name="grp_lut_div5_chunk_fu_160">lut_div5_chunk, 0, 0, 0, 0, none</column>
<column name="grp_lut_div5_chunk_fu_166">lut_div5_chunk, 0, 0, 0, 0, none</column>
<column name="grp_lut_div5_chunk_fu_172">lut_div5_chunk, 0, 0, 0, 0, none</column>
<column name="grp_lut_div5_chunk_fu_178">lut_div5_chunk, 0, 0, 0, 0, none</column>
<column name="grp_lut_div5_chunk_fu_184">lut_div5_chunk, 0, 0, 0, 0, none</column>
<column name="grp_lut_div5_chunk_fu_190">lut_div5_chunk, 0, 0, 0, 0, none</column>
<column name="grp_lut_div5_chunk_fu_196">lut_div5_chunk, 0, 0, 0, 0, none</column>
<column name="call_ret4_14_i_i_lut_div5_chunk_fu_202">lut_div5_chunk, 0, 0, 0, 0, none</column>
<column name="call_ret4_15_i_i_lut_div5_chunk_fu_208">lut_div5_chunk, 0, 0, 0, 0, none</column>
<column name="call_ret4_16_i_i_lut_div5_chunk_fu_214">lut_div5_chunk, 0, 0, 0, 0, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 709</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, 0, 18018</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 168</column>
<column name="Register">-, -, 122, -</column>
<specialColumn name="Available">650, 600, 202800, 101400</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 18</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="grp_lut_div5_chunk_fu_153">lut_div5_chunk, 0, 0, 0, 1638</column>
<column name="grp_lut_div5_chunk_fu_160">lut_div5_chunk, 0, 0, 0, 1638</column>
<column name="grp_lut_div5_chunk_fu_166">lut_div5_chunk, 0, 0, 0, 1638</column>
<column name="grp_lut_div5_chunk_fu_172">lut_div5_chunk, 0, 0, 0, 1638</column>
<column name="grp_lut_div5_chunk_fu_178">lut_div5_chunk, 0, 0, 0, 1638</column>
<column name="grp_lut_div5_chunk_fu_184">lut_div5_chunk, 0, 0, 0, 1638</column>
<column name="grp_lut_div5_chunk_fu_190">lut_div5_chunk, 0, 0, 0, 1638</column>
<column name="grp_lut_div5_chunk_fu_196">lut_div5_chunk, 0, 0, 0, 1638</column>
<column name="call_ret4_14_i_i_lut_div5_chunk_fu_202">lut_div5_chunk, 0, 0, 0, 1638</column>
<column name="call_ret4_15_i_i_lut_div5_chunk_fu_208">lut_div5_chunk, 0, 0, 0, 1638</column>
<column name="call_ret4_16_i_i_lut_div5_chunk_fu_214">lut_div5_chunk, 0, 0, 0, 1638</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="shift_V_1_fu_416_p2">+, 0, 0, 18, 2, 11</column>
<column name="xf_V_fu_528_p2">+, 0, 0, 63, 2, 56</column>
<column name="new_exp_V_1_fu_354_p2">-, 0, 0, 18, 11, 11</column>
<column name="shift_V_fu_410_p2">-, 0, 0, 18, 1, 11</column>
<column name="sel_tmp4_fu_434_p2">and, 0, 0, 6, 1, 1</column>
<column name="sel_tmp8_fu_462_p2">and, 0, 0, 6, 1, 1</column>
<column name="icmp4_fu_404_p2">icmp, 0, 0, 13, 10, 1</column>
<column name="icmp_fu_328_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="tmp_1_fu_342_p2">icmp, 0, 0, 13, 11, 2</column>
<column name="tmp_2_fu_348_p2">icmp, 0, 0, 13, 11, 11</column>
<column name="tmp_4_fu_382_p2">icmp, 0, 0, 13, 11, 1</column>
<column name="tmp_5_fu_388_p2">icmp, 0, 0, 13, 11, 11</column>
<column name="r_V_3_fu_504_p2">lshr, 0, 0, 160, 53, 53</column>
<column name="sel_tmp3_demorgan_fu_422_p2">or, 0, 0, 6, 1, 1</column>
<column name="tmp_7_fu_368_p2">or, 0, 0, 6, 1, 1</column>
<column name="p_Repl2_1_fu_374_p3">select, 0, 0, 11, 1, 11</column>
<column name="p_new_exp_V_1_fu_360_p3">select, 0, 0, 2, 1, 2</column>
<column name="shift_V_2_fu_440_p3">select, 0, 0, 11, 1, 11</column>
<column name="shift_V_3_fu_448_p3">select, 0, 0, 11, 1, 1</column>
<column name="shift_V_4_fu_468_p3">select, 0, 0, 11, 1, 11</column>
<column name="shift_V_cast_cast_fu_334_p3">select, 0, 0, 2, 1, 2</column>
<column name="xf_V_1_fu_484_p3">select, 0, 0, 53, 1, 53</column>
<column name="xf_V_3_fu_520_p3">select, 0, 0, 56, 1, 56</column>
<column name="r_V_4_fu_514_p2">shl, 0, 0, 166, 56, 56</column>
<column name="sel_tmp3_fu_428_p2">xor, 0, 0, 6, 1, 2</column>
<column name="sel_tmp7_fu_456_p2">xor, 0, 0, 6, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">15, 3, 1, 3</column>
<column name="ap_phi_mux_p_Repl2_s_phi_fu_147_p4">9, 2, 52, 104</column>
<column name="grp_lut_div5_chunk_fu_153_d_V">15, 3, 3, 9</column>
<column name="grp_lut_div5_chunk_fu_153_r_in_V">15, 3, 3, 9</column>
<column name="grp_lut_div5_chunk_fu_160_d_V">15, 3, 3, 9</column>
<column name="grp_lut_div5_chunk_fu_166_d_V">15, 3, 3, 9</column>
<column name="grp_lut_div5_chunk_fu_172_d_V">15, 3, 3, 9</column>
<column name="grp_lut_div5_chunk_fu_178_d_V">15, 3, 3, 9</column>
<column name="grp_lut_div5_chunk_fu_184_d_V">15, 3, 3, 9</column>
<column name="grp_lut_div5_chunk_fu_190_d_V">15, 3, 3, 9</column>
<column name="grp_lut_div5_chunk_fu_196_d_V">15, 3, 3, 9</column>
<column name="p_Repl2_s_reg_144">9, 2, 52, 104</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="p_Repl2_1_reg_820">11, 0, 11, 0</column>
<column name="p_Repl2_2_reg_806">1, 0, 1, 0</column>
<column name="p_Repl2_s_reg_144">52, 0, 52, 0</column>
<column name="p_Result_22_10_i_i_reg_880">3, 0, 3, 0</column>
<column name="p_Result_22_11_i_i_reg_885">3, 0, 3, 0</column>
<column name="p_Result_22_12_i_i_reg_890">3, 0, 3, 0</column>
<column name="p_Result_22_13_i_i_reg_895">3, 0, 3, 0</column>
<column name="p_Result_22_14_i_i_reg_900">3, 0, 3, 0</column>
<column name="p_Result_22_15_i_i_reg_905">3, 0, 3, 0</column>
<column name="p_Result_22_7_i_i_reg_860">3, 0, 3, 0</column>
<column name="p_Result_22_8_i_i_reg_865">3, 0, 3, 0</column>
<column name="p_Result_22_9_i_i_reg_870">3, 0, 3, 0</column>
<column name="p_Result_22_i_i_10_reg_875">3, 0, 3, 0</column>
<column name="q_chunk_V_ret2_1_i_i_reg_825">3, 0, 3, 0</column>
<column name="q_chunk_V_ret2_2_i_i_reg_830">3, 0, 3, 0</column>
<column name="q_chunk_V_ret2_3_i_i_reg_835">3, 0, 3, 0</column>
<column name="q_chunk_V_ret2_4_i_i_reg_840">3, 0, 3, 0</column>
<column name="q_chunk_V_ret2_5_i_i_reg_845">3, 0, 3, 0</column>
<column name="q_chunk_V_ret2_6_i_i_reg_850">3, 0, 3, 0</column>
<column name="r_V_ret3_6_i_i_reg_855">3, 0, 3, 0</column>
<column name="tmp_10_reg_915">1, 0, 1, 0</column>
<column name="tmp_1_reg_816">1, 0, 1, 0</column>
<column name="tmp_9_reg_910">3, 0, 3, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, operator_double_div5, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, operator_double_div5, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, operator_double_div5, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, operator_double_div5, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, operator_double_div5, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, operator_double_div5, return value</column>
<column name="ap_return">out, 64, ap_ctrl_hs, operator_double_div5, return value</column>
<column name="in_r">in, 64, ap_none, in_r, scalar</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">41.41</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'call_ret4_7_i_i', test.cpp:6778->test.cpp:6786->test.cpp:6833">call, 3.67, 3.67, -, -, -, -, -, -, -, -, -, lut_div5_chunk, -</column>
<column name="'r_V_ret3_7_i_i', test.cpp:6778->test.cpp:6786->test.cpp:6833">extractvalue, 0.00, 3.67, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'call_ret4_8_i_i', test.cpp:6778->test.cpp:6786->test.cpp:6833">call, 3.67, 7.34, -, -, -, -, -, -, -, -, -, lut_div5_chunk, -</column>
<column name="'r_V_ret3_8_i_i', test.cpp:6778->test.cpp:6786->test.cpp:6833">extractvalue, 0.00, 7.34, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'call_ret4_9_i_i', test.cpp:6778->test.cpp:6786->test.cpp:6833">call, 3.67, 11.00, -, -, -, -, -, -, -, -, -, lut_div5_chunk, -</column>
<column name="'r_V_ret3_9_i_i', test.cpp:6778->test.cpp:6786->test.cpp:6833">extractvalue, 0.00, 11.00, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'call_ret4_i_i_11', test.cpp:6778->test.cpp:6786->test.cpp:6833">call, 3.67, 14.67, -, -, -, -, -, -, -, -, -, lut_div5_chunk, -</column>
<column name="'r_V_ret3_i_i_13', test.cpp:6778->test.cpp:6786->test.cpp:6833">extractvalue, 0.00, 14.67, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'call_ret4_10_i_i', test.cpp:6778->test.cpp:6786->test.cpp:6833">call, 3.67, 18.34, -, -, -, -, -, -, -, -, -, lut_div5_chunk, -</column>
<column name="'r_V_ret3_10_i_i', test.cpp:6778->test.cpp:6786->test.cpp:6833">extractvalue, 0.00, 18.34, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'call_ret4_11_i_i', test.cpp:6778->test.cpp:6786->test.cpp:6833">call, 3.67, 22.01, -, -, -, -, -, -, -, -, -, lut_div5_chunk, -</column>
<column name="'r_V_ret3_11_i_i', test.cpp:6778->test.cpp:6786->test.cpp:6833">extractvalue, 0.00, 22.01, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'call_ret4_12_i_i', test.cpp:6778->test.cpp:6786->test.cpp:6833">call, 3.67, 25.68, -, -, -, -, -, -, -, -, -, lut_div5_chunk, -</column>
<column name="'r_V_ret3_12_i_i', test.cpp:6778->test.cpp:6786->test.cpp:6833">extractvalue, 0.00, 25.68, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'call_ret4_13_i_i', test.cpp:6778->test.cpp:6786->test.cpp:6833">call, 3.67, 29.34, -, -, -, -, -, -, -, -, -, lut_div5_chunk, -</column>
<column name="'r_V_ret3_13_i_i', test.cpp:6778->test.cpp:6786->test.cpp:6833">extractvalue, 0.00, 29.34, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'call_ret4_14_i_i', test.cpp:6778->test.cpp:6786->test.cpp:6833">call, 3.67, 33.01, -, -, -, -, -, -, -, -, -, lut_div5_chunk, -</column>
<column name="'r_V_ret3_14_i_i', test.cpp:6778->test.cpp:6786->test.cpp:6833">extractvalue, 0.00, 33.01, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'call_ret4_15_i_i', test.cpp:6778->test.cpp:6786->test.cpp:6833">call, 3.67, 36.68, -, -, -, -, -, -, -, -, -, lut_div5_chunk, -</column>
<column name="'r_V_ret3_15_i_i', test.cpp:6778->test.cpp:6786->test.cpp:6833">extractvalue, 0.00, 36.68, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'call_ret4_16_i_i', test.cpp:6778->test.cpp:6786->test.cpp:6833">call, 3.67, 40.35, -, -, -, -, -, -, -, -, -, lut_div5_chunk, -</column>
<column name="'q_chunk_V_ret2_16_i_s', test.cpp:6778->test.cpp:6786->test.cpp:6833">extractvalue, 0.00, 40.35, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'new_mant.V', test.cpp:6833">bitconcatenate, 0.00, 40.35, -, -, -, -, -, -, -, -, -, -, -</column>
<column name="'mant.V'">phi, 1.06, 41.41, -, -, -, -, -, -, -, -, -, -, &apos;ssdm_int&lt;52 + 1024 * 0, false&gt;.V&apos;, test.cpp:6547-&gt;test.cpp:6802, &apos;new_mant.V&apos;, test.cpp:6833</column>
</table>
</item>
</section>
</profile>
