<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int')">wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 53.44</td>
<td class="s6 cl rt"><a href="mod1700.html#Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1700.html#Cond" > 50.00</a></td>
<td class="s4 cl rt"><a href="mod1700.html#Toggle" > 47.08</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1700.html#Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/0.9.3_dft_regression_14_02_2023/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9.3_Work/soc_config_subsystem/wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int.sv')">/nfs_project/gemini/DV/nadeem/dv/0.9.3_dft_regression_14_02_2023/gemini_ddr3/DV/subsystem_level/config_ss_verif_env/tb_src/usr_envs/DFT_0.9.3_Work/soc_config_subsystem/wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1700.html#inst_tag_88227"  onclick="showContent('inst_tag_88227')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[1].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10 </a></td>
<td class="s4 cl rt"> 49.74</td>
<td class="s6 cl rt"><a href="mod1700.html#inst_tag_88227_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1700.html#inst_tag_88227_Cond" > 50.00</a></td>
<td class="s3 cl rt"><a href="mod1700.html#inst_tag_88227_Toggle" > 32.31</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1700.html#inst_tag_88227_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1700.html#inst_tag_88228"  onclick="showContent('inst_tag_88228')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[2].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11 </a></td>
<td class="s4 cl rt"> 49.74</td>
<td class="s6 cl rt"><a href="mod1700.html#inst_tag_88228_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1700.html#inst_tag_88228_Cond" > 50.00</a></td>
<td class="s3 cl rt"><a href="mod1700.html#inst_tag_88228_Toggle" > 32.31</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1700.html#inst_tag_88228_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1700.html#inst_tag_88229"  onclick="showContent('inst_tag_88229')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[3].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12 </a></td>
<td class="s4 cl rt"> 49.74</td>
<td class="s6 cl rt"><a href="mod1700.html#inst_tag_88229_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1700.html#inst_tag_88229_Cond" > 50.00</a></td>
<td class="s3 cl rt"><a href="mod1700.html#inst_tag_88229_Toggle" > 32.31</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1700.html#inst_tag_88229_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1700.html#inst_tag_88230"  onclick="showContent('inst_tag_88230')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[4].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13 </a></td>
<td class="s4 cl rt"> 49.74</td>
<td class="s6 cl rt"><a href="mod1700.html#inst_tag_88230_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1700.html#inst_tag_88230_Cond" > 50.00</a></td>
<td class="s3 cl rt"><a href="mod1700.html#inst_tag_88230_Toggle" > 32.31</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1700.html#inst_tag_88230_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1700.html#inst_tag_88231"  onclick="showContent('inst_tag_88231')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[5].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14 </a></td>
<td class="s4 cl rt"> 49.74</td>
<td class="s6 cl rt"><a href="mod1700.html#inst_tag_88231_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1700.html#inst_tag_88231_Cond" > 50.00</a></td>
<td class="s3 cl rt"><a href="mod1700.html#inst_tag_88231_Toggle" > 32.31</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1700.html#inst_tag_88231_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1700.html#inst_tag_88232"  onclick="showContent('inst_tag_88232')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[6].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15 </a></td>
<td class="s4 cl rt"> 49.74</td>
<td class="s6 cl rt"><a href="mod1700.html#inst_tag_88232_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1700.html#inst_tag_88232_Cond" > 50.00</a></td>
<td class="s3 cl rt"><a href="mod1700.html#inst_tag_88232_Toggle" > 32.31</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1700.html#inst_tag_88232_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1700.html#inst_tag_88233"  onclick="showContent('inst_tag_88233')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[7].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_16 </a></td>
<td class="s4 cl rt"> 49.74</td>
<td class="s6 cl rt"><a href="mod1700.html#inst_tag_88233_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1700.html#inst_tag_88233_Cond" > 50.00</a></td>
<td class="s3 cl rt"><a href="mod1700.html#inst_tag_88233_Toggle" > 32.31</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1700.html#inst_tag_88233_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1700.html#inst_tag_88236"  onclick="showContent('inst_tag_88236')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[2].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3 </a></td>
<td class="s5 cl rt"> 50.51</td>
<td class="s6 cl rt"><a href="mod1700.html#inst_tag_88236_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1700.html#inst_tag_88236_Cond" > 50.00</a></td>
<td class="s3 cl rt"><a href="mod1700.html#inst_tag_88236_Toggle" > 35.38</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1700.html#inst_tag_88236_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1700.html#inst_tag_88237"  onclick="showContent('inst_tag_88237')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[3].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4 </a></td>
<td class="s5 cl rt"> 50.51</td>
<td class="s6 cl rt"><a href="mod1700.html#inst_tag_88237_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1700.html#inst_tag_88237_Cond" > 50.00</a></td>
<td class="s3 cl rt"><a href="mod1700.html#inst_tag_88237_Toggle" > 35.38</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1700.html#inst_tag_88237_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1700.html#inst_tag_88238"  onclick="showContent('inst_tag_88238')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[4].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5 </a></td>
<td class="s5 cl rt"> 50.51</td>
<td class="s6 cl rt"><a href="mod1700.html#inst_tag_88238_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1700.html#inst_tag_88238_Cond" > 50.00</a></td>
<td class="s3 cl rt"><a href="mod1700.html#inst_tag_88238_Toggle" > 35.38</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1700.html#inst_tag_88238_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1700.html#inst_tag_88239"  onclick="showContent('inst_tag_88239')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[5].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6 </a></td>
<td class="s5 cl rt"> 50.51</td>
<td class="s6 cl rt"><a href="mod1700.html#inst_tag_88239_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1700.html#inst_tag_88239_Cond" > 50.00</a></td>
<td class="s3 cl rt"><a href="mod1700.html#inst_tag_88239_Toggle" > 35.38</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1700.html#inst_tag_88239_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1700.html#inst_tag_88240"  onclick="showContent('inst_tag_88240')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[6].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7 </a></td>
<td class="s5 cl rt"> 50.51</td>
<td class="s6 cl rt"><a href="mod1700.html#inst_tag_88240_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1700.html#inst_tag_88240_Cond" > 50.00</a></td>
<td class="s3 cl rt"><a href="mod1700.html#inst_tag_88240_Toggle" > 35.38</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1700.html#inst_tag_88240_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1700.html#inst_tag_88241"  onclick="showContent('inst_tag_88241')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[7].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_8 </a></td>
<td class="s5 cl rt"> 50.51</td>
<td class="s6 cl rt"><a href="mod1700.html#inst_tag_88241_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1700.html#inst_tag_88241_Cond" > 50.00</a></td>
<td class="s3 cl rt"><a href="mod1700.html#inst_tag_88241_Toggle" > 35.38</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1700.html#inst_tag_88241_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1700.html#inst_tag_88235"  onclick="showContent('inst_tag_88235')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[1].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2 </a></td>
<td class="s5 cl rt"> 51.63</td>
<td class="s6 cl rt"><a href="mod1700.html#inst_tag_88235_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1700.html#inst_tag_88235_Cond" > 50.00</a></td>
<td class="s3 cl rt"><a href="mod1700.html#inst_tag_88235_Toggle" > 39.85</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1700.html#inst_tag_88235_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1700.html#inst_tag_88226"  onclick="showContent('inst_tag_88226')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[0].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9 </a></td>
<td class="s5 cl rt"> 52.67</td>
<td class="s6 cl rt"><a href="mod1700.html#inst_tag_88226_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1700.html#inst_tag_88226_Cond" > 50.00</a></td>
<td class="s4 cl rt"><a href="mod1700.html#inst_tag_88226_Toggle" > 44.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1700.html#inst_tag_88226_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1700.html#inst_tag_88234"  onclick="showContent('inst_tag_88234')">gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[0].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1 </a></td>
<td class="s5 cl rt"> 53.44</td>
<td class="s6 cl rt"><a href="mod1700.html#inst_tag_88234_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1700.html#inst_tag_88234_Cond" > 50.00</a></td>
<td class="s4 cl rt"><a href="mod1700.html#inst_tag_88234_Toggle" > 47.08</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1700.html#inst_tag_88234_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_88227'>
<hr>
<a name="inst_tag_88227"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy52.html#tag_urg_inst_88227" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[1].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10 </a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 49.74</td>
<td class="s6 cl rt"><a href="mod1700.html#inst_tag_88227_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1700.html#inst_tag_88227_Cond" > 50.00</a></td>
<td class="s3 cl rt"><a href="mod1700.html#inst_tag_88227_Toggle" > 32.31</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1700.html#inst_tag_88227_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.82</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 23.87</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 48.52</td>
<td class="s7 cl rt"> 70.83</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.48</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
<td><a href="mod106.html#inst_tag_2816" >U_CDNSUSBHS_DPRAM_OUT</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118903" id="tag_urg_inst_118903">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_A_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118904" id="tag_urg_inst_118904">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_B_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1277.html#inst_tag_76183" id="tag_urg_inst_76183">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1277.html#inst_tag_76184" id="tag_urg_inst_76184">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_88228'>
<hr>
<a name="inst_tag_88228"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy52.html#tag_urg_inst_88228" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[2].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11 </a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 49.74</td>
<td class="s6 cl rt"><a href="mod1700.html#inst_tag_88228_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1700.html#inst_tag_88228_Cond" > 50.00</a></td>
<td class="s3 cl rt"><a href="mod1700.html#inst_tag_88228_Toggle" > 32.31</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1700.html#inst_tag_88228_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.82</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 23.87</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 48.52</td>
<td class="s7 cl rt"> 70.83</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.48</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
<td><a href="mod106.html#inst_tag_2816" >U_CDNSUSBHS_DPRAM_OUT</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118905" id="tag_urg_inst_118905">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_A_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118906" id="tag_urg_inst_118906">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_B_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1277.html#inst_tag_76185" id="tag_urg_inst_76185">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1277.html#inst_tag_76186" id="tag_urg_inst_76186">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_88229'>
<hr>
<a name="inst_tag_88229"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy52.html#tag_urg_inst_88229" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[3].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12 </a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 49.74</td>
<td class="s6 cl rt"><a href="mod1700.html#inst_tag_88229_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1700.html#inst_tag_88229_Cond" > 50.00</a></td>
<td class="s3 cl rt"><a href="mod1700.html#inst_tag_88229_Toggle" > 32.31</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1700.html#inst_tag_88229_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.82</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 23.87</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 48.52</td>
<td class="s7 cl rt"> 70.83</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.48</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
<td><a href="mod106.html#inst_tag_2816" >U_CDNSUSBHS_DPRAM_OUT</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118907" id="tag_urg_inst_118907">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_A_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118908" id="tag_urg_inst_118908">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_B_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1277.html#inst_tag_76187" id="tag_urg_inst_76187">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1277.html#inst_tag_76188" id="tag_urg_inst_76188">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_88230'>
<hr>
<a name="inst_tag_88230"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy52.html#tag_urg_inst_88230" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[4].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13 </a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 49.74</td>
<td class="s6 cl rt"><a href="mod1700.html#inst_tag_88230_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1700.html#inst_tag_88230_Cond" > 50.00</a></td>
<td class="s3 cl rt"><a href="mod1700.html#inst_tag_88230_Toggle" > 32.31</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1700.html#inst_tag_88230_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.82</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 23.87</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 48.52</td>
<td class="s7 cl rt"> 70.83</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.48</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
<td><a href="mod106.html#inst_tag_2816" >U_CDNSUSBHS_DPRAM_OUT</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118909" id="tag_urg_inst_118909">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_A_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118910" id="tag_urg_inst_118910">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_B_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1277.html#inst_tag_76189" id="tag_urg_inst_76189">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1277.html#inst_tag_76190" id="tag_urg_inst_76190">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_88231'>
<hr>
<a name="inst_tag_88231"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy52.html#tag_urg_inst_88231" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[5].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14 </a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 49.74</td>
<td class="s6 cl rt"><a href="mod1700.html#inst_tag_88231_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1700.html#inst_tag_88231_Cond" > 50.00</a></td>
<td class="s3 cl rt"><a href="mod1700.html#inst_tag_88231_Toggle" > 32.31</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1700.html#inst_tag_88231_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.82</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 23.87</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 48.52</td>
<td class="s7 cl rt"> 70.83</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.48</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
<td><a href="mod106.html#inst_tag_2816" >U_CDNSUSBHS_DPRAM_OUT</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118911" id="tag_urg_inst_118911">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_A_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118912" id="tag_urg_inst_118912">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_B_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1277.html#inst_tag_76191" id="tag_urg_inst_76191">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1277.html#inst_tag_76192" id="tag_urg_inst_76192">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_88232'>
<hr>
<a name="inst_tag_88232"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy52.html#tag_urg_inst_88232" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[6].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15 </a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 49.74</td>
<td class="s6 cl rt"><a href="mod1700.html#inst_tag_88232_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1700.html#inst_tag_88232_Cond" > 50.00</a></td>
<td class="s3 cl rt"><a href="mod1700.html#inst_tag_88232_Toggle" > 32.31</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1700.html#inst_tag_88232_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.82</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 23.87</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 48.52</td>
<td class="s7 cl rt"> 70.83</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.48</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
<td><a href="mod106.html#inst_tag_2816" >U_CDNSUSBHS_DPRAM_OUT</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118913" id="tag_urg_inst_118913">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_A_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118914" id="tag_urg_inst_118914">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_B_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1277.html#inst_tag_76193" id="tag_urg_inst_76193">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1277.html#inst_tag_76194" id="tag_urg_inst_76194">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_88233'>
<hr>
<a name="inst_tag_88233"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy52.html#tag_urg_inst_88233" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[7].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_16 </a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 49.74</td>
<td class="s6 cl rt"><a href="mod1700.html#inst_tag_88233_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1700.html#inst_tag_88233_Cond" > 50.00</a></td>
<td class="s3 cl rt"><a href="mod1700.html#inst_tag_88233_Toggle" > 32.31</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1700.html#inst_tag_88233_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.82</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 23.87</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 48.52</td>
<td class="s7 cl rt"> 70.83</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.48</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
<td><a href="mod106.html#inst_tag_2816" >U_CDNSUSBHS_DPRAM_OUT</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118915" id="tag_urg_inst_118915">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_A_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118916" id="tag_urg_inst_118916">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_B_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1277.html#inst_tag_76195" id="tag_urg_inst_76195">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1277.html#inst_tag_76196" id="tag_urg_inst_76196">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_88236'>
<hr>
<a name="inst_tag_88236"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy52.html#tag_urg_inst_88236" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[2].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3 </a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.51</td>
<td class="s6 cl rt"><a href="mod1700.html#inst_tag_88236_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1700.html#inst_tag_88236_Cond" > 50.00</a></td>
<td class="s3 cl rt"><a href="mod1700.html#inst_tag_88236_Toggle" > 35.38</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1700.html#inst_tag_88236_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 51.35</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 26.02</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 52.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 19.61</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td><a href="mod959.html#inst_tag_47910" >U_CDNSUSBHS_DPRAM_IN</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118921" id="tag_urg_inst_118921">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_A_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118922" id="tag_urg_inst_118922">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_B_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1277.html#inst_tag_76201" id="tag_urg_inst_76201">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1277.html#inst_tag_76202" id="tag_urg_inst_76202">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_88237'>
<hr>
<a name="inst_tag_88237"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy52.html#tag_urg_inst_88237" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[3].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4 </a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.51</td>
<td class="s6 cl rt"><a href="mod1700.html#inst_tag_88237_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1700.html#inst_tag_88237_Cond" > 50.00</a></td>
<td class="s3 cl rt"><a href="mod1700.html#inst_tag_88237_Toggle" > 35.38</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1700.html#inst_tag_88237_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 51.35</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 26.02</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 52.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 19.61</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td><a href="mod959.html#inst_tag_47910" >U_CDNSUSBHS_DPRAM_IN</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118923" id="tag_urg_inst_118923">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_A_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118924" id="tag_urg_inst_118924">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_B_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1277.html#inst_tag_76203" id="tag_urg_inst_76203">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1277.html#inst_tag_76204" id="tag_urg_inst_76204">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_88238'>
<hr>
<a name="inst_tag_88238"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy52.html#tag_urg_inst_88238" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[4].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5 </a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.51</td>
<td class="s6 cl rt"><a href="mod1700.html#inst_tag_88238_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1700.html#inst_tag_88238_Cond" > 50.00</a></td>
<td class="s3 cl rt"><a href="mod1700.html#inst_tag_88238_Toggle" > 35.38</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1700.html#inst_tag_88238_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 51.35</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 26.02</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 52.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 19.61</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td><a href="mod959.html#inst_tag_47910" >U_CDNSUSBHS_DPRAM_IN</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118925" id="tag_urg_inst_118925">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_A_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118926" id="tag_urg_inst_118926">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_B_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1277.html#inst_tag_76205" id="tag_urg_inst_76205">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1277.html#inst_tag_76206" id="tag_urg_inst_76206">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_88239'>
<hr>
<a name="inst_tag_88239"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy52.html#tag_urg_inst_88239" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[5].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6 </a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.51</td>
<td class="s6 cl rt"><a href="mod1700.html#inst_tag_88239_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1700.html#inst_tag_88239_Cond" > 50.00</a></td>
<td class="s3 cl rt"><a href="mod1700.html#inst_tag_88239_Toggle" > 35.38</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1700.html#inst_tag_88239_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 51.35</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 26.02</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 52.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 19.61</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td><a href="mod959.html#inst_tag_47910" >U_CDNSUSBHS_DPRAM_IN</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118927" id="tag_urg_inst_118927">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_A_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118928" id="tag_urg_inst_118928">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_B_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1277.html#inst_tag_76207" id="tag_urg_inst_76207">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1277.html#inst_tag_76208" id="tag_urg_inst_76208">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_88240'>
<hr>
<a name="inst_tag_88240"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy52.html#tag_urg_inst_88240" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[6].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7 </a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.51</td>
<td class="s6 cl rt"><a href="mod1700.html#inst_tag_88240_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1700.html#inst_tag_88240_Cond" > 50.00</a></td>
<td class="s3 cl rt"><a href="mod1700.html#inst_tag_88240_Toggle" > 35.38</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1700.html#inst_tag_88240_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 51.35</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 26.02</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 52.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 19.61</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td><a href="mod959.html#inst_tag_47910" >U_CDNSUSBHS_DPRAM_IN</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118929" id="tag_urg_inst_118929">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_A_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118930" id="tag_urg_inst_118930">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_B_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1277.html#inst_tag_76209" id="tag_urg_inst_76209">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1277.html#inst_tag_76210" id="tag_urg_inst_76210">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_88241'>
<hr>
<a name="inst_tag_88241"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy52.html#tag_urg_inst_88241" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[7].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_8 </a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 50.51</td>
<td class="s6 cl rt"><a href="mod1700.html#inst_tag_88241_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1700.html#inst_tag_88241_Cond" > 50.00</a></td>
<td class="s3 cl rt"><a href="mod1700.html#inst_tag_88241_Toggle" > 35.38</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1700.html#inst_tag_88241_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 51.35</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s2 cl rt"> 26.02</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 52.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 19.61</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td><a href="mod959.html#inst_tag_47910" >U_CDNSUSBHS_DPRAM_IN</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_118931" id="tag_urg_inst_118931">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_A_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_1.html#inst_tag_118932" id="tag_urg_inst_118932">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_B_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1277.html#inst_tag_76211" id="tag_urg_inst_76211">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1277.html#inst_tag_76212" id="tag_urg_inst_76212">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_88235'>
<hr>
<a name="inst_tag_88235"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy52.html#tag_urg_inst_88235" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[1].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2 </a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 51.63</td>
<td class="s6 cl rt"><a href="mod1700.html#inst_tag_88235_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1700.html#inst_tag_88235_Cond" > 50.00</a></td>
<td class="s3 cl rt"><a href="mod1700.html#inst_tag_88235_Toggle" > 39.85</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1700.html#inst_tag_88235_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.59</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s3 cl rt"> 30.97</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 52.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 19.61</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td><a href="mod959.html#inst_tag_47910" >U_CDNSUSBHS_DPRAM_IN</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118919" id="tag_urg_inst_118919">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_A_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118920" id="tag_urg_inst_118920">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_B_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1277.html#inst_tag_76199" id="tag_urg_inst_76199">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1277.html#inst_tag_76200" id="tag_urg_inst_76200">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></td>
<td class="s5 cl rt"> 56.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 12.88</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_88226'>
<hr>
<a name="inst_tag_88226"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy52.html#tag_urg_inst_88226" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[0].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9 </a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 52.67</td>
<td class="s6 cl rt"><a href="mod1700.html#inst_tag_88226_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1700.html#inst_tag_88226_Cond" > 50.00</a></td>
<td class="s4 cl rt"><a href="mod1700.html#inst_tag_88226_Toggle" > 44.00</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1700.html#inst_tag_88226_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 54.58</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s3 cl rt"> 38.92</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 48.52</td>
<td class="s7 cl rt"> 70.83</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 18.48</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.25</td>
<td class="wht cl rt"></td>
<td><a href="mod106.html#inst_tag_2816" >U_CDNSUSBHS_DPRAM_OUT</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118901" id="tag_urg_inst_118901">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_A_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118902" id="tag_urg_inst_118902">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_B_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1277.html#inst_tag_76181" id="tag_urg_inst_76181">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1277.html#inst_tag_76182" id="tag_urg_inst_76182">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></td>
<td class="s7 cl rt"> 74.24</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 48.48</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_88234'>
<hr>
<a name="inst_tag_88234"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy52.html#tag_urg_inst_88234" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[0].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1 </a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 53.44</td>
<td class="s6 cl rt"><a href="mod1700.html#inst_tag_88234_Line" > 66.67</a></td>
<td class="s5 cl rt"><a href="mod1700.html#inst_tag_88234_Cond" > 50.00</a></td>
<td class="s4 cl rt"><a href="mod1700.html#inst_tag_88234_Toggle" > 47.08</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod1700.html#inst_tag_88234_Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.12</td>
<td class="s7 cl rt"> 72.73</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s4 cl rt"> 41.08</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s5 cl rt"> 52.37</td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 19.61</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 62.50</td>
<td class="wht cl rt"></td>
<td><a href="mod959.html#inst_tag_47910" >U_CDNSUSBHS_DPRAM_IN</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118917" id="tag_urg_inst_118917">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_A_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1873_0.html#inst_tag_118918" id="tag_urg_inst_118918">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_CLK_B_dwsms_2to1_clock_mux</a></td>
<td class="s9 cl rt"> 91.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1277.html#inst_tag_76197" id="tag_urg_inst_76197">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andA</a></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1277.html#inst_tag_76198" id="tag_urg_inst_76198">U_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_preserved_andB</a></td>
<td class="s7 cl rt"> 74.24</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 48.48</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1700.html" >wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>36</td><td>24</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>168</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>176</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>184</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>192</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>200</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>208</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>216</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>224</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>232</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>240</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>248</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>256</td><td>3</td><td>2</td><td>66.67</td></tr>
</table>
<pre class="code"><br clear=all>
167                       begin
168        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
169        <font color = "red">0/1     ==>        1'b1 : bmux_oeA = 1'b0;</font>
170        1/1                default : bmux_oeA = OE_N_A;
171                         endcase
172                       end
173                     
174                     always_comb
175                       begin
176        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
177        <font color = "red">0/1     ==>        1'b1 : bmux_oeB = 1'b0;</font>
178        1/1                default : bmux_oeB = OE_N_B;
179                         endcase
180                       end
181                     
182                     always_comb
183                       begin
184        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
185        <font color = "red">0/1     ==>        1'b1 : bmux_meA = t_meA;</font>
186        1/1                default : bmux_meA = CE_N_A;
187                         endcase
188                       end
189                     
190                     always_comb
191                       begin
192        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
193        <font color = "red">0/1     ==>        1'b1 : bmux_meB = t_meB;</font>
194        1/1                default : bmux_meB = CE_N_B;
195                         endcase
196                       end
197                     
198                     always_comb
199                       begin
200        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
201        <font color = "red">0/1     ==>        1'b1 : bmux_weA = t_weA;</font>
202        1/1                default : bmux_weA = GWE_N_A;
203                         endcase
204                       end
205                     
206                     always_comb
207                       begin
208        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
209        <font color = "red">0/1     ==>        1'b1 : bmux_weB = t_weB;</font>
210        1/1                default : bmux_weB = GWE_N_B;
211                         endcase
212                       end
213                     
214                     always_comb
215                       begin
216        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
217        <font color = "red">0/1     ==>        1'b1 : bmux_dataA = t_dataA;</font>
218        1/1                default : bmux_dataA = DI_A;
219                         endcase
220                       end
221                     
222                     always_comb
223                       begin
224        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
225        <font color = "red">0/1     ==>        1'b1 : bmux_dataB = t_dataB;</font>
226        1/1                default : bmux_dataB = DI_B;
227                         endcase
228                       end
229                     
230                     always_comb
231                       begin
232        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
233        <font color = "red">0/1     ==>        1'b1 : bmux_wemA = t_wemA;</font>
234        1/1                default : bmux_wemA = BYWE_N_A;
235                         endcase
236                       end
237                     
238                     always_comb
239                       begin
240        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
241        <font color = "red">0/1     ==>        1'b1 : bmux_wemB = t_wemB;</font>
242        1/1                default : bmux_wemB = BYWE_N_B;
243                         endcase
244                       end
245                     
246                     always_comb
247                       begin
248        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
249        <font color = "red">0/1     ==>        1'b1 : bmux_addrA = t_addrA;</font>
250        1/1                default : bmux_addrA = A_A;
251                         endcase
252                       end
253                     
254                     always_comb
255                       begin
256        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
257        <font color = "red">0/1     ==>        1'b1 : bmux_addrB = t_addrB;</font>
258        1/1                default : bmux_addrB = A_B;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1700.html" >wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       263
 EXPRESSION (scan_mode ? 1'b0 : biste_delayed)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1700.html" >wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">52</td>
<td class="rt">21</td>
<td class="rt">40.38 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">650</td>
<td class="rt">306</td>
<td class="rt">47.08 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">325</td>
<td class="rt">153</td>
<td class="rt">47.08 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">325</td>
<td class="rt">153</td>
<td class="rt">47.08 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">52</td>
<td class="rt">21</td>
<td class="rt">40.38 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">650</td>
<td class="rt">306</td>
<td class="rt">47.08 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">325</td>
<td class="rt">153</td>
<td class="rt">47.08 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">325</td>
<td class="rt">153</td>
<td class="rt">47.08 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>tclk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>biste_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>biste_delayed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_meA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_meB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_weA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_weB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdw2bitsA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdw2bitsB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>twem_short[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>t_addr_sh_bus[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_row_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_col_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_row_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_col_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdc2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>capt_enA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>capt_enB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>A_A[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>A_B[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BYWE_N_A[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BYWE_N_B[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CE_N_A</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CE_N_B</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK_A</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK_B</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DI_A[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DI_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DO_A[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DO_B[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GWE_N_A</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GWE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>OE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>OE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>err_data_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_A[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_B[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_BYWE_N_A[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_BYWE_N_B[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_CE_N_A</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_CE_N_B</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CLK_A_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CLK_B_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_DI_A[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_DI_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_GWE_N_A</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_GWE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_OE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_OE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1700.html" >wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">26</td>
<td class="rt">13</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">263</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">168</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">176</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">184</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">192</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">200</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">208</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">216</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">224</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">232</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">240</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">248</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">256</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
263        assign tclk_en_int = scan_mode ? 1'b0 : biste_delayed;
                                          <font color = "red">-1-</font>  
                                          <font color = "red">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
168            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
169              1'b1 : bmux_oeA = 1'b0;
           <font color = "red">      ==></font>
170              default : bmux_oeA = OE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
176            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
177              1'b1 : bmux_oeB = 1'b0;
           <font color = "red">      ==></font>
178              default : bmux_oeB = OE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
184            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
185              1'b1 : bmux_meA = t_meA;
           <font color = "red">      ==></font>
186              default : bmux_meA = CE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
192            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
193              1'b1 : bmux_meB = t_meB;
           <font color = "red">      ==></font>
194              default : bmux_meB = CE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
200            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
201              1'b1 : bmux_weA = t_weA;
           <font color = "red">      ==></font>
202              default : bmux_weA = GWE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
208            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
209              1'b1 : bmux_weB = t_weB;
           <font color = "red">      ==></font>
210              default : bmux_weB = GWE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
216            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
217              1'b1 : bmux_dataA = t_dataA;
           <font color = "red">      ==></font>
218              default : bmux_dataA = DI_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
224            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
225              1'b1 : bmux_dataB = t_dataB;
           <font color = "red">      ==></font>
226              default : bmux_dataB = DI_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
232            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
233              1'b1 : bmux_wemA = t_wemA;
           <font color = "red">      ==></font>
234              default : bmux_wemA = BYWE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
240            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
241              1'b1 : bmux_wemB = t_wemB;
           <font color = "red">      ==></font>
242              default : bmux_wemB = BYWE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
248            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
249              1'b1 : bmux_addrA = t_addrA;
           <font color = "red">      ==></font>
250              default : bmux_addrA = A_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
256            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
257              1'b1 : bmux_addrB = t_addrB;
           <font color = "red">      ==></font>
258              default : bmux_addrB = A_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_88227'>
<a name="inst_tag_88227_Line"></a>
<b>Line Coverage for Instance : <a href="mod1700.html#inst_tag_88227" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[1].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10 </a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>36</td><td>24</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>168</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>176</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>184</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>192</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>200</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>208</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>216</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>224</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>232</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>240</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>248</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>256</td><td>3</td><td>2</td><td>66.67</td></tr>
</table>
<pre class="code"><br clear=all>
167                       begin
168        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
169        <font color = "red">0/1     ==>        1'b1 : bmux_oeA = 1'b0;</font>
170        1/1                default : bmux_oeA = OE_N_A;
171                         endcase
172                       end
173                     
174                     always_comb
175                       begin
176        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
177        <font color = "red">0/1     ==>        1'b1 : bmux_oeB = 1'b0;</font>
178        1/1                default : bmux_oeB = OE_N_B;
179                         endcase
180                       end
181                     
182                     always_comb
183                       begin
184        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
185        <font color = "red">0/1     ==>        1'b1 : bmux_meA = t_meA;</font>
186        1/1                default : bmux_meA = CE_N_A;
187                         endcase
188                       end
189                     
190                     always_comb
191                       begin
192        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
193        <font color = "red">0/1     ==>        1'b1 : bmux_meB = t_meB;</font>
194        1/1                default : bmux_meB = CE_N_B;
195                         endcase
196                       end
197                     
198                     always_comb
199                       begin
200        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
201        <font color = "red">0/1     ==>        1'b1 : bmux_weA = t_weA;</font>
202        1/1                default : bmux_weA = GWE_N_A;
203                         endcase
204                       end
205                     
206                     always_comb
207                       begin
208        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
209        <font color = "red">0/1     ==>        1'b1 : bmux_weB = t_weB;</font>
210        1/1                default : bmux_weB = GWE_N_B;
211                         endcase
212                       end
213                     
214                     always_comb
215                       begin
216        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
217        <font color = "red">0/1     ==>        1'b1 : bmux_dataA = t_dataA;</font>
218        1/1                default : bmux_dataA = DI_A;
219                         endcase
220                       end
221                     
222                     always_comb
223                       begin
224        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
225        <font color = "red">0/1     ==>        1'b1 : bmux_dataB = t_dataB;</font>
226        1/1                default : bmux_dataB = DI_B;
227                         endcase
228                       end
229                     
230                     always_comb
231                       begin
232        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
233        <font color = "red">0/1     ==>        1'b1 : bmux_wemA = t_wemA;</font>
234        1/1                default : bmux_wemA = BYWE_N_A;
235                         endcase
236                       end
237                     
238                     always_comb
239                       begin
240        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
241        <font color = "red">0/1     ==>        1'b1 : bmux_wemB = t_wemB;</font>
242        1/1                default : bmux_wemB = BYWE_N_B;
243                         endcase
244                       end
245                     
246                     always_comb
247                       begin
248        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
249        <font color = "red">0/1     ==>        1'b1 : bmux_addrA = t_addrA;</font>
250        1/1                default : bmux_addrA = A_A;
251                         endcase
252                       end
253                     
254                     always_comb
255                       begin
256        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
257        <font color = "red">0/1     ==>        1'b1 : bmux_addrB = t_addrB;</font>
258        1/1                default : bmux_addrB = A_B;
</pre>
<hr>
<a name="inst_tag_88227_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1700.html#inst_tag_88227" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[1].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10 </a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       263
 EXPRESSION (scan_mode ? 1'b0 : biste_delayed)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_88227_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1700.html#inst_tag_88227" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[1].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10 </a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">52</td>
<td class="rt">10</td>
<td class="rt">19.23 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">650</td>
<td class="rt">210</td>
<td class="rt">32.31 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">325</td>
<td class="rt">105</td>
<td class="rt">32.31 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">325</td>
<td class="rt">105</td>
<td class="rt">32.31 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">52</td>
<td class="rt">10</td>
<td class="rt">19.23 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">650</td>
<td class="rt">210</td>
<td class="rt">32.31 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">325</td>
<td class="rt">105</td>
<td class="rt">32.31 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">325</td>
<td class="rt">105</td>
<td class="rt">32.31 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>tclk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>biste_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>biste_delayed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_meA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_meB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_weA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_weB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdw2bitsA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdw2bitsB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>twem_short[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>t_addr_sh_bus[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_row_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_col_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_row_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_col_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdc2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>capt_enA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>capt_enB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>A_A[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>A_A[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>A_B[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>A_B[8:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>BYWE_N_A[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BYWE_N_B[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK_A</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK_B</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DI_A[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DI_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DO_A[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DO_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GWE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GWE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>OE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>OE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>err_data_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_A[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_A[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_B[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_B[8:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_BYWE_N_A[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_BYWE_N_B[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_CE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_CE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CLK_A_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CLK_B_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_DI_A[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_DI_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_GWE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_GWE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_OE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_OE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_88227_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1700.html#inst_tag_88227" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[1].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_10 </a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">26</td>
<td class="rt">13</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">263</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">168</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">176</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">184</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">192</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">200</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">208</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">216</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">224</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">232</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">240</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">248</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">256</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
263        assign tclk_en_int = scan_mode ? 1'b0 : biste_delayed;
                                          <font color = "red">-1-</font>  
                                          <font color = "red">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
168            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
169              1'b1 : bmux_oeA = 1'b0;
           <font color = "red">      ==></font>
170              default : bmux_oeA = OE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
176            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
177              1'b1 : bmux_oeB = 1'b0;
           <font color = "red">      ==></font>
178              default : bmux_oeB = OE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
184            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
185              1'b1 : bmux_meA = t_meA;
           <font color = "red">      ==></font>
186              default : bmux_meA = CE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
192            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
193              1'b1 : bmux_meB = t_meB;
           <font color = "red">      ==></font>
194              default : bmux_meB = CE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
200            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
201              1'b1 : bmux_weA = t_weA;
           <font color = "red">      ==></font>
202              default : bmux_weA = GWE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
208            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
209              1'b1 : bmux_weB = t_weB;
           <font color = "red">      ==></font>
210              default : bmux_weB = GWE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
216            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
217              1'b1 : bmux_dataA = t_dataA;
           <font color = "red">      ==></font>
218              default : bmux_dataA = DI_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
224            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
225              1'b1 : bmux_dataB = t_dataB;
           <font color = "red">      ==></font>
226              default : bmux_dataB = DI_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
232            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
233              1'b1 : bmux_wemA = t_wemA;
           <font color = "red">      ==></font>
234              default : bmux_wemA = BYWE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
240            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
241              1'b1 : bmux_wemB = t_wemB;
           <font color = "red">      ==></font>
242              default : bmux_wemB = BYWE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
248            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
249              1'b1 : bmux_addrA = t_addrA;
           <font color = "red">      ==></font>
250              default : bmux_addrA = A_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
256            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
257              1'b1 : bmux_addrB = t_addrB;
           <font color = "red">      ==></font>
258              default : bmux_addrB = A_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_88228'>
<a name="inst_tag_88228_Line"></a>
<b>Line Coverage for Instance : <a href="mod1700.html#inst_tag_88228" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[2].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11 </a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>36</td><td>24</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>168</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>176</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>184</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>192</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>200</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>208</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>216</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>224</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>232</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>240</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>248</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>256</td><td>3</td><td>2</td><td>66.67</td></tr>
</table>
<pre class="code"><br clear=all>
167                       begin
168        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
169        <font color = "red">0/1     ==>        1'b1 : bmux_oeA = 1'b0;</font>
170        1/1                default : bmux_oeA = OE_N_A;
171                         endcase
172                       end
173                     
174                     always_comb
175                       begin
176        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
177        <font color = "red">0/1     ==>        1'b1 : bmux_oeB = 1'b0;</font>
178        1/1                default : bmux_oeB = OE_N_B;
179                         endcase
180                       end
181                     
182                     always_comb
183                       begin
184        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
185        <font color = "red">0/1     ==>        1'b1 : bmux_meA = t_meA;</font>
186        1/1                default : bmux_meA = CE_N_A;
187                         endcase
188                       end
189                     
190                     always_comb
191                       begin
192        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
193        <font color = "red">0/1     ==>        1'b1 : bmux_meB = t_meB;</font>
194        1/1                default : bmux_meB = CE_N_B;
195                         endcase
196                       end
197                     
198                     always_comb
199                       begin
200        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
201        <font color = "red">0/1     ==>        1'b1 : bmux_weA = t_weA;</font>
202        1/1                default : bmux_weA = GWE_N_A;
203                         endcase
204                       end
205                     
206                     always_comb
207                       begin
208        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
209        <font color = "red">0/1     ==>        1'b1 : bmux_weB = t_weB;</font>
210        1/1                default : bmux_weB = GWE_N_B;
211                         endcase
212                       end
213                     
214                     always_comb
215                       begin
216        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
217        <font color = "red">0/1     ==>        1'b1 : bmux_dataA = t_dataA;</font>
218        1/1                default : bmux_dataA = DI_A;
219                         endcase
220                       end
221                     
222                     always_comb
223                       begin
224        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
225        <font color = "red">0/1     ==>        1'b1 : bmux_dataB = t_dataB;</font>
226        1/1                default : bmux_dataB = DI_B;
227                         endcase
228                       end
229                     
230                     always_comb
231                       begin
232        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
233        <font color = "red">0/1     ==>        1'b1 : bmux_wemA = t_wemA;</font>
234        1/1                default : bmux_wemA = BYWE_N_A;
235                         endcase
236                       end
237                     
238                     always_comb
239                       begin
240        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
241        <font color = "red">0/1     ==>        1'b1 : bmux_wemB = t_wemB;</font>
242        1/1                default : bmux_wemB = BYWE_N_B;
243                         endcase
244                       end
245                     
246                     always_comb
247                       begin
248        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
249        <font color = "red">0/1     ==>        1'b1 : bmux_addrA = t_addrA;</font>
250        1/1                default : bmux_addrA = A_A;
251                         endcase
252                       end
253                     
254                     always_comb
255                       begin
256        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
257        <font color = "red">0/1     ==>        1'b1 : bmux_addrB = t_addrB;</font>
258        1/1                default : bmux_addrB = A_B;
</pre>
<hr>
<a name="inst_tag_88228_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1700.html#inst_tag_88228" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[2].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11 </a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       263
 EXPRESSION (scan_mode ? 1'b0 : biste_delayed)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_88228_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1700.html#inst_tag_88228" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[2].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11 </a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">52</td>
<td class="rt">10</td>
<td class="rt">19.23 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">650</td>
<td class="rt">210</td>
<td class="rt">32.31 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">325</td>
<td class="rt">105</td>
<td class="rt">32.31 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">325</td>
<td class="rt">105</td>
<td class="rt">32.31 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">52</td>
<td class="rt">10</td>
<td class="rt">19.23 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">650</td>
<td class="rt">210</td>
<td class="rt">32.31 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">325</td>
<td class="rt">105</td>
<td class="rt">32.31 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">325</td>
<td class="rt">105</td>
<td class="rt">32.31 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>tclk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>biste_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>biste_delayed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_meA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_meB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_weA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_weB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdw2bitsA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdw2bitsB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>twem_short[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>t_addr_sh_bus[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_row_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_col_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_row_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_col_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdc2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>capt_enA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>capt_enB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>A_A[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>A_A[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>A_B[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>A_B[8:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>BYWE_N_A[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BYWE_N_B[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK_A</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK_B</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DI_A[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DI_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DO_A[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DO_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GWE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GWE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>OE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>OE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>err_data_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_A[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_A[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_B[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_B[8:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_BYWE_N_A[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_BYWE_N_B[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_CE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_CE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CLK_A_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CLK_B_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_DI_A[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_DI_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_GWE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_GWE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_OE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_OE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_88228_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1700.html#inst_tag_88228" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[2].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_11 </a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">26</td>
<td class="rt">13</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">263</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">168</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">176</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">184</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">192</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">200</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">208</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">216</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">224</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">232</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">240</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">248</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">256</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
263        assign tclk_en_int = scan_mode ? 1'b0 : biste_delayed;
                                          <font color = "red">-1-</font>  
                                          <font color = "red">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
168            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
169              1'b1 : bmux_oeA = 1'b0;
           <font color = "red">      ==></font>
170              default : bmux_oeA = OE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
176            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
177              1'b1 : bmux_oeB = 1'b0;
           <font color = "red">      ==></font>
178              default : bmux_oeB = OE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
184            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
185              1'b1 : bmux_meA = t_meA;
           <font color = "red">      ==></font>
186              default : bmux_meA = CE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
192            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
193              1'b1 : bmux_meB = t_meB;
           <font color = "red">      ==></font>
194              default : bmux_meB = CE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
200            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
201              1'b1 : bmux_weA = t_weA;
           <font color = "red">      ==></font>
202              default : bmux_weA = GWE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
208            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
209              1'b1 : bmux_weB = t_weB;
           <font color = "red">      ==></font>
210              default : bmux_weB = GWE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
216            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
217              1'b1 : bmux_dataA = t_dataA;
           <font color = "red">      ==></font>
218              default : bmux_dataA = DI_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
224            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
225              1'b1 : bmux_dataB = t_dataB;
           <font color = "red">      ==></font>
226              default : bmux_dataB = DI_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
232            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
233              1'b1 : bmux_wemA = t_wemA;
           <font color = "red">      ==></font>
234              default : bmux_wemA = BYWE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
240            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
241              1'b1 : bmux_wemB = t_wemB;
           <font color = "red">      ==></font>
242              default : bmux_wemB = BYWE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
248            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
249              1'b1 : bmux_addrA = t_addrA;
           <font color = "red">      ==></font>
250              default : bmux_addrA = A_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
256            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
257              1'b1 : bmux_addrB = t_addrB;
           <font color = "red">      ==></font>
258              default : bmux_addrB = A_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_88229'>
<a name="inst_tag_88229_Line"></a>
<b>Line Coverage for Instance : <a href="mod1700.html#inst_tag_88229" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[3].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12 </a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>36</td><td>24</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>168</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>176</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>184</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>192</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>200</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>208</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>216</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>224</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>232</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>240</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>248</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>256</td><td>3</td><td>2</td><td>66.67</td></tr>
</table>
<pre class="code"><br clear=all>
167                       begin
168        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
169        <font color = "red">0/1     ==>        1'b1 : bmux_oeA = 1'b0;</font>
170        1/1                default : bmux_oeA = OE_N_A;
171                         endcase
172                       end
173                     
174                     always_comb
175                       begin
176        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
177        <font color = "red">0/1     ==>        1'b1 : bmux_oeB = 1'b0;</font>
178        1/1                default : bmux_oeB = OE_N_B;
179                         endcase
180                       end
181                     
182                     always_comb
183                       begin
184        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
185        <font color = "red">0/1     ==>        1'b1 : bmux_meA = t_meA;</font>
186        1/1                default : bmux_meA = CE_N_A;
187                         endcase
188                       end
189                     
190                     always_comb
191                       begin
192        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
193        <font color = "red">0/1     ==>        1'b1 : bmux_meB = t_meB;</font>
194        1/1                default : bmux_meB = CE_N_B;
195                         endcase
196                       end
197                     
198                     always_comb
199                       begin
200        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
201        <font color = "red">0/1     ==>        1'b1 : bmux_weA = t_weA;</font>
202        1/1                default : bmux_weA = GWE_N_A;
203                         endcase
204                       end
205                     
206                     always_comb
207                       begin
208        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
209        <font color = "red">0/1     ==>        1'b1 : bmux_weB = t_weB;</font>
210        1/1                default : bmux_weB = GWE_N_B;
211                         endcase
212                       end
213                     
214                     always_comb
215                       begin
216        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
217        <font color = "red">0/1     ==>        1'b1 : bmux_dataA = t_dataA;</font>
218        1/1                default : bmux_dataA = DI_A;
219                         endcase
220                       end
221                     
222                     always_comb
223                       begin
224        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
225        <font color = "red">0/1     ==>        1'b1 : bmux_dataB = t_dataB;</font>
226        1/1                default : bmux_dataB = DI_B;
227                         endcase
228                       end
229                     
230                     always_comb
231                       begin
232        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
233        <font color = "red">0/1     ==>        1'b1 : bmux_wemA = t_wemA;</font>
234        1/1                default : bmux_wemA = BYWE_N_A;
235                         endcase
236                       end
237                     
238                     always_comb
239                       begin
240        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
241        <font color = "red">0/1     ==>        1'b1 : bmux_wemB = t_wemB;</font>
242        1/1                default : bmux_wemB = BYWE_N_B;
243                         endcase
244                       end
245                     
246                     always_comb
247                       begin
248        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
249        <font color = "red">0/1     ==>        1'b1 : bmux_addrA = t_addrA;</font>
250        1/1                default : bmux_addrA = A_A;
251                         endcase
252                       end
253                     
254                     always_comb
255                       begin
256        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
257        <font color = "red">0/1     ==>        1'b1 : bmux_addrB = t_addrB;</font>
258        1/1                default : bmux_addrB = A_B;
</pre>
<hr>
<a name="inst_tag_88229_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1700.html#inst_tag_88229" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[3].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12 </a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       263
 EXPRESSION (scan_mode ? 1'b0 : biste_delayed)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_88229_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1700.html#inst_tag_88229" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[3].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12 </a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">52</td>
<td class="rt">10</td>
<td class="rt">19.23 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">650</td>
<td class="rt">210</td>
<td class="rt">32.31 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">325</td>
<td class="rt">105</td>
<td class="rt">32.31 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">325</td>
<td class="rt">105</td>
<td class="rt">32.31 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">52</td>
<td class="rt">10</td>
<td class="rt">19.23 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">650</td>
<td class="rt">210</td>
<td class="rt">32.31 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">325</td>
<td class="rt">105</td>
<td class="rt">32.31 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">325</td>
<td class="rt">105</td>
<td class="rt">32.31 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>tclk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>biste_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>biste_delayed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_meA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_meB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_weA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_weB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdw2bitsA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdw2bitsB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>twem_short[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>t_addr_sh_bus[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_row_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_col_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_row_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_col_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdc2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>capt_enA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>capt_enB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>A_A[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>A_A[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>A_B[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>A_B[8:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>BYWE_N_A[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BYWE_N_B[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK_A</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK_B</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DI_A[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DI_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DO_A[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DO_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GWE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GWE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>OE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>OE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>err_data_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_A[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_A[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_B[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_B[8:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_BYWE_N_A[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_BYWE_N_B[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_CE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_CE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CLK_A_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CLK_B_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_DI_A[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_DI_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_GWE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_GWE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_OE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_OE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_88229_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1700.html#inst_tag_88229" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[3].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_12 </a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">26</td>
<td class="rt">13</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">263</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">168</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">176</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">184</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">192</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">200</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">208</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">216</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">224</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">232</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">240</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">248</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">256</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
263        assign tclk_en_int = scan_mode ? 1'b0 : biste_delayed;
                                          <font color = "red">-1-</font>  
                                          <font color = "red">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
168            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
169              1'b1 : bmux_oeA = 1'b0;
           <font color = "red">      ==></font>
170              default : bmux_oeA = OE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
176            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
177              1'b1 : bmux_oeB = 1'b0;
           <font color = "red">      ==></font>
178              default : bmux_oeB = OE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
184            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
185              1'b1 : bmux_meA = t_meA;
           <font color = "red">      ==></font>
186              default : bmux_meA = CE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
192            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
193              1'b1 : bmux_meB = t_meB;
           <font color = "red">      ==></font>
194              default : bmux_meB = CE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
200            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
201              1'b1 : bmux_weA = t_weA;
           <font color = "red">      ==></font>
202              default : bmux_weA = GWE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
208            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
209              1'b1 : bmux_weB = t_weB;
           <font color = "red">      ==></font>
210              default : bmux_weB = GWE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
216            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
217              1'b1 : bmux_dataA = t_dataA;
           <font color = "red">      ==></font>
218              default : bmux_dataA = DI_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
224            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
225              1'b1 : bmux_dataB = t_dataB;
           <font color = "red">      ==></font>
226              default : bmux_dataB = DI_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
232            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
233              1'b1 : bmux_wemA = t_wemA;
           <font color = "red">      ==></font>
234              default : bmux_wemA = BYWE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
240            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
241              1'b1 : bmux_wemB = t_wemB;
           <font color = "red">      ==></font>
242              default : bmux_wemB = BYWE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
248            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
249              1'b1 : bmux_addrA = t_addrA;
           <font color = "red">      ==></font>
250              default : bmux_addrA = A_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
256            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
257              1'b1 : bmux_addrB = t_addrB;
           <font color = "red">      ==></font>
258              default : bmux_addrB = A_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_88230'>
<a name="inst_tag_88230_Line"></a>
<b>Line Coverage for Instance : <a href="mod1700.html#inst_tag_88230" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[4].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13 </a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>36</td><td>24</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>168</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>176</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>184</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>192</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>200</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>208</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>216</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>224</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>232</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>240</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>248</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>256</td><td>3</td><td>2</td><td>66.67</td></tr>
</table>
<pre class="code"><br clear=all>
167                       begin
168        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
169        <font color = "red">0/1     ==>        1'b1 : bmux_oeA = 1'b0;</font>
170        1/1                default : bmux_oeA = OE_N_A;
171                         endcase
172                       end
173                     
174                     always_comb
175                       begin
176        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
177        <font color = "red">0/1     ==>        1'b1 : bmux_oeB = 1'b0;</font>
178        1/1                default : bmux_oeB = OE_N_B;
179                         endcase
180                       end
181                     
182                     always_comb
183                       begin
184        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
185        <font color = "red">0/1     ==>        1'b1 : bmux_meA = t_meA;</font>
186        1/1                default : bmux_meA = CE_N_A;
187                         endcase
188                       end
189                     
190                     always_comb
191                       begin
192        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
193        <font color = "red">0/1     ==>        1'b1 : bmux_meB = t_meB;</font>
194        1/1                default : bmux_meB = CE_N_B;
195                         endcase
196                       end
197                     
198                     always_comb
199                       begin
200        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
201        <font color = "red">0/1     ==>        1'b1 : bmux_weA = t_weA;</font>
202        1/1                default : bmux_weA = GWE_N_A;
203                         endcase
204                       end
205                     
206                     always_comb
207                       begin
208        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
209        <font color = "red">0/1     ==>        1'b1 : bmux_weB = t_weB;</font>
210        1/1                default : bmux_weB = GWE_N_B;
211                         endcase
212                       end
213                     
214                     always_comb
215                       begin
216        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
217        <font color = "red">0/1     ==>        1'b1 : bmux_dataA = t_dataA;</font>
218        1/1                default : bmux_dataA = DI_A;
219                         endcase
220                       end
221                     
222                     always_comb
223                       begin
224        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
225        <font color = "red">0/1     ==>        1'b1 : bmux_dataB = t_dataB;</font>
226        1/1                default : bmux_dataB = DI_B;
227                         endcase
228                       end
229                     
230                     always_comb
231                       begin
232        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
233        <font color = "red">0/1     ==>        1'b1 : bmux_wemA = t_wemA;</font>
234        1/1                default : bmux_wemA = BYWE_N_A;
235                         endcase
236                       end
237                     
238                     always_comb
239                       begin
240        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
241        <font color = "red">0/1     ==>        1'b1 : bmux_wemB = t_wemB;</font>
242        1/1                default : bmux_wemB = BYWE_N_B;
243                         endcase
244                       end
245                     
246                     always_comb
247                       begin
248        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
249        <font color = "red">0/1     ==>        1'b1 : bmux_addrA = t_addrA;</font>
250        1/1                default : bmux_addrA = A_A;
251                         endcase
252                       end
253                     
254                     always_comb
255                       begin
256        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
257        <font color = "red">0/1     ==>        1'b1 : bmux_addrB = t_addrB;</font>
258        1/1                default : bmux_addrB = A_B;
</pre>
<hr>
<a name="inst_tag_88230_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1700.html#inst_tag_88230" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[4].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13 </a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       263
 EXPRESSION (scan_mode ? 1'b0 : biste_delayed)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_88230_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1700.html#inst_tag_88230" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[4].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13 </a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">52</td>
<td class="rt">10</td>
<td class="rt">19.23 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">650</td>
<td class="rt">210</td>
<td class="rt">32.31 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">325</td>
<td class="rt">105</td>
<td class="rt">32.31 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">325</td>
<td class="rt">105</td>
<td class="rt">32.31 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">52</td>
<td class="rt">10</td>
<td class="rt">19.23 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">650</td>
<td class="rt">210</td>
<td class="rt">32.31 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">325</td>
<td class="rt">105</td>
<td class="rt">32.31 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">325</td>
<td class="rt">105</td>
<td class="rt">32.31 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>tclk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>biste_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>biste_delayed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_meA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_meB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_weA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_weB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdw2bitsA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdw2bitsB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>twem_short[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>t_addr_sh_bus[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_row_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_col_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_row_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_col_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdc2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>capt_enA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>capt_enB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>A_A[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>A_A[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>A_B[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>A_B[8:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>BYWE_N_A[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BYWE_N_B[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK_A</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK_B</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DI_A[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DI_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DO_A[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DO_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GWE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GWE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>OE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>OE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>err_data_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_A[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_A[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_B[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_B[8:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_BYWE_N_A[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_BYWE_N_B[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_CE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_CE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CLK_A_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CLK_B_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_DI_A[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_DI_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_GWE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_GWE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_OE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_OE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_88230_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1700.html#inst_tag_88230" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[4].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_13 </a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">26</td>
<td class="rt">13</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">263</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">168</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">176</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">184</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">192</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">200</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">208</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">216</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">224</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">232</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">240</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">248</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">256</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
263        assign tclk_en_int = scan_mode ? 1'b0 : biste_delayed;
                                          <font color = "red">-1-</font>  
                                          <font color = "red">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
168            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
169              1'b1 : bmux_oeA = 1'b0;
           <font color = "red">      ==></font>
170              default : bmux_oeA = OE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
176            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
177              1'b1 : bmux_oeB = 1'b0;
           <font color = "red">      ==></font>
178              default : bmux_oeB = OE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
184            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
185              1'b1 : bmux_meA = t_meA;
           <font color = "red">      ==></font>
186              default : bmux_meA = CE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
192            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
193              1'b1 : bmux_meB = t_meB;
           <font color = "red">      ==></font>
194              default : bmux_meB = CE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
200            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
201              1'b1 : bmux_weA = t_weA;
           <font color = "red">      ==></font>
202              default : bmux_weA = GWE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
208            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
209              1'b1 : bmux_weB = t_weB;
           <font color = "red">      ==></font>
210              default : bmux_weB = GWE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
216            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
217              1'b1 : bmux_dataA = t_dataA;
           <font color = "red">      ==></font>
218              default : bmux_dataA = DI_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
224            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
225              1'b1 : bmux_dataB = t_dataB;
           <font color = "red">      ==></font>
226              default : bmux_dataB = DI_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
232            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
233              1'b1 : bmux_wemA = t_wemA;
           <font color = "red">      ==></font>
234              default : bmux_wemA = BYWE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
240            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
241              1'b1 : bmux_wemB = t_wemB;
           <font color = "red">      ==></font>
242              default : bmux_wemB = BYWE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
248            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
249              1'b1 : bmux_addrA = t_addrA;
           <font color = "red">      ==></font>
250              default : bmux_addrA = A_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
256            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
257              1'b1 : bmux_addrB = t_addrB;
           <font color = "red">      ==></font>
258              default : bmux_addrB = A_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_88231'>
<a name="inst_tag_88231_Line"></a>
<b>Line Coverage for Instance : <a href="mod1700.html#inst_tag_88231" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[5].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14 </a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>36</td><td>24</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>168</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>176</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>184</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>192</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>200</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>208</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>216</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>224</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>232</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>240</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>248</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>256</td><td>3</td><td>2</td><td>66.67</td></tr>
</table>
<pre class="code"><br clear=all>
167                       begin
168        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
169        <font color = "red">0/1     ==>        1'b1 : bmux_oeA = 1'b0;</font>
170        1/1                default : bmux_oeA = OE_N_A;
171                         endcase
172                       end
173                     
174                     always_comb
175                       begin
176        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
177        <font color = "red">0/1     ==>        1'b1 : bmux_oeB = 1'b0;</font>
178        1/1                default : bmux_oeB = OE_N_B;
179                         endcase
180                       end
181                     
182                     always_comb
183                       begin
184        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
185        <font color = "red">0/1     ==>        1'b1 : bmux_meA = t_meA;</font>
186        1/1                default : bmux_meA = CE_N_A;
187                         endcase
188                       end
189                     
190                     always_comb
191                       begin
192        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
193        <font color = "red">0/1     ==>        1'b1 : bmux_meB = t_meB;</font>
194        1/1                default : bmux_meB = CE_N_B;
195                         endcase
196                       end
197                     
198                     always_comb
199                       begin
200        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
201        <font color = "red">0/1     ==>        1'b1 : bmux_weA = t_weA;</font>
202        1/1                default : bmux_weA = GWE_N_A;
203                         endcase
204                       end
205                     
206                     always_comb
207                       begin
208        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
209        <font color = "red">0/1     ==>        1'b1 : bmux_weB = t_weB;</font>
210        1/1                default : bmux_weB = GWE_N_B;
211                         endcase
212                       end
213                     
214                     always_comb
215                       begin
216        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
217        <font color = "red">0/1     ==>        1'b1 : bmux_dataA = t_dataA;</font>
218        1/1                default : bmux_dataA = DI_A;
219                         endcase
220                       end
221                     
222                     always_comb
223                       begin
224        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
225        <font color = "red">0/1     ==>        1'b1 : bmux_dataB = t_dataB;</font>
226        1/1                default : bmux_dataB = DI_B;
227                         endcase
228                       end
229                     
230                     always_comb
231                       begin
232        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
233        <font color = "red">0/1     ==>        1'b1 : bmux_wemA = t_wemA;</font>
234        1/1                default : bmux_wemA = BYWE_N_A;
235                         endcase
236                       end
237                     
238                     always_comb
239                       begin
240        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
241        <font color = "red">0/1     ==>        1'b1 : bmux_wemB = t_wemB;</font>
242        1/1                default : bmux_wemB = BYWE_N_B;
243                         endcase
244                       end
245                     
246                     always_comb
247                       begin
248        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
249        <font color = "red">0/1     ==>        1'b1 : bmux_addrA = t_addrA;</font>
250        1/1                default : bmux_addrA = A_A;
251                         endcase
252                       end
253                     
254                     always_comb
255                       begin
256        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
257        <font color = "red">0/1     ==>        1'b1 : bmux_addrB = t_addrB;</font>
258        1/1                default : bmux_addrB = A_B;
</pre>
<hr>
<a name="inst_tag_88231_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1700.html#inst_tag_88231" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[5].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14 </a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       263
 EXPRESSION (scan_mode ? 1'b0 : biste_delayed)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_88231_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1700.html#inst_tag_88231" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[5].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14 </a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">52</td>
<td class="rt">10</td>
<td class="rt">19.23 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">650</td>
<td class="rt">210</td>
<td class="rt">32.31 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">325</td>
<td class="rt">105</td>
<td class="rt">32.31 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">325</td>
<td class="rt">105</td>
<td class="rt">32.31 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">52</td>
<td class="rt">10</td>
<td class="rt">19.23 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">650</td>
<td class="rt">210</td>
<td class="rt">32.31 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">325</td>
<td class="rt">105</td>
<td class="rt">32.31 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">325</td>
<td class="rt">105</td>
<td class="rt">32.31 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>tclk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>biste_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>biste_delayed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_meA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_meB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_weA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_weB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdw2bitsA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdw2bitsB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>twem_short[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>t_addr_sh_bus[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_row_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_col_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_row_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_col_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdc2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>capt_enA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>capt_enB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>A_A[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>A_A[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>A_B[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>A_B[8:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>BYWE_N_A[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BYWE_N_B[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK_A</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK_B</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DI_A[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DI_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DO_A[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DO_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GWE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GWE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>OE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>OE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>err_data_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_A[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_A[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_B[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_B[8:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_BYWE_N_A[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_BYWE_N_B[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_CE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_CE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CLK_A_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CLK_B_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_DI_A[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_DI_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_GWE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_GWE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_OE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_OE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_88231_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1700.html#inst_tag_88231" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[5].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_14 </a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">26</td>
<td class="rt">13</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">263</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">168</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">176</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">184</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">192</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">200</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">208</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">216</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">224</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">232</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">240</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">248</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">256</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
263        assign tclk_en_int = scan_mode ? 1'b0 : biste_delayed;
                                          <font color = "red">-1-</font>  
                                          <font color = "red">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
168            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
169              1'b1 : bmux_oeA = 1'b0;
           <font color = "red">      ==></font>
170              default : bmux_oeA = OE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
176            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
177              1'b1 : bmux_oeB = 1'b0;
           <font color = "red">      ==></font>
178              default : bmux_oeB = OE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
184            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
185              1'b1 : bmux_meA = t_meA;
           <font color = "red">      ==></font>
186              default : bmux_meA = CE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
192            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
193              1'b1 : bmux_meB = t_meB;
           <font color = "red">      ==></font>
194              default : bmux_meB = CE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
200            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
201              1'b1 : bmux_weA = t_weA;
           <font color = "red">      ==></font>
202              default : bmux_weA = GWE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
208            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
209              1'b1 : bmux_weB = t_weB;
           <font color = "red">      ==></font>
210              default : bmux_weB = GWE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
216            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
217              1'b1 : bmux_dataA = t_dataA;
           <font color = "red">      ==></font>
218              default : bmux_dataA = DI_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
224            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
225              1'b1 : bmux_dataB = t_dataB;
           <font color = "red">      ==></font>
226              default : bmux_dataB = DI_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
232            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
233              1'b1 : bmux_wemA = t_wemA;
           <font color = "red">      ==></font>
234              default : bmux_wemA = BYWE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
240            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
241              1'b1 : bmux_wemB = t_wemB;
           <font color = "red">      ==></font>
242              default : bmux_wemB = BYWE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
248            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
249              1'b1 : bmux_addrA = t_addrA;
           <font color = "red">      ==></font>
250              default : bmux_addrA = A_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
256            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
257              1'b1 : bmux_addrB = t_addrB;
           <font color = "red">      ==></font>
258              default : bmux_addrB = A_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_88232'>
<a name="inst_tag_88232_Line"></a>
<b>Line Coverage for Instance : <a href="mod1700.html#inst_tag_88232" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[6].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15 </a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>36</td><td>24</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>168</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>176</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>184</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>192</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>200</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>208</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>216</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>224</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>232</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>240</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>248</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>256</td><td>3</td><td>2</td><td>66.67</td></tr>
</table>
<pre class="code"><br clear=all>
167                       begin
168        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
169        <font color = "red">0/1     ==>        1'b1 : bmux_oeA = 1'b0;</font>
170        1/1                default : bmux_oeA = OE_N_A;
171                         endcase
172                       end
173                     
174                     always_comb
175                       begin
176        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
177        <font color = "red">0/1     ==>        1'b1 : bmux_oeB = 1'b0;</font>
178        1/1                default : bmux_oeB = OE_N_B;
179                         endcase
180                       end
181                     
182                     always_comb
183                       begin
184        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
185        <font color = "red">0/1     ==>        1'b1 : bmux_meA = t_meA;</font>
186        1/1                default : bmux_meA = CE_N_A;
187                         endcase
188                       end
189                     
190                     always_comb
191                       begin
192        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
193        <font color = "red">0/1     ==>        1'b1 : bmux_meB = t_meB;</font>
194        1/1                default : bmux_meB = CE_N_B;
195                         endcase
196                       end
197                     
198                     always_comb
199                       begin
200        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
201        <font color = "red">0/1     ==>        1'b1 : bmux_weA = t_weA;</font>
202        1/1                default : bmux_weA = GWE_N_A;
203                         endcase
204                       end
205                     
206                     always_comb
207                       begin
208        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
209        <font color = "red">0/1     ==>        1'b1 : bmux_weB = t_weB;</font>
210        1/1                default : bmux_weB = GWE_N_B;
211                         endcase
212                       end
213                     
214                     always_comb
215                       begin
216        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
217        <font color = "red">0/1     ==>        1'b1 : bmux_dataA = t_dataA;</font>
218        1/1                default : bmux_dataA = DI_A;
219                         endcase
220                       end
221                     
222                     always_comb
223                       begin
224        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
225        <font color = "red">0/1     ==>        1'b1 : bmux_dataB = t_dataB;</font>
226        1/1                default : bmux_dataB = DI_B;
227                         endcase
228                       end
229                     
230                     always_comb
231                       begin
232        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
233        <font color = "red">0/1     ==>        1'b1 : bmux_wemA = t_wemA;</font>
234        1/1                default : bmux_wemA = BYWE_N_A;
235                         endcase
236                       end
237                     
238                     always_comb
239                       begin
240        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
241        <font color = "red">0/1     ==>        1'b1 : bmux_wemB = t_wemB;</font>
242        1/1                default : bmux_wemB = BYWE_N_B;
243                         endcase
244                       end
245                     
246                     always_comb
247                       begin
248        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
249        <font color = "red">0/1     ==>        1'b1 : bmux_addrA = t_addrA;</font>
250        1/1                default : bmux_addrA = A_A;
251                         endcase
252                       end
253                     
254                     always_comb
255                       begin
256        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
257        <font color = "red">0/1     ==>        1'b1 : bmux_addrB = t_addrB;</font>
258        1/1                default : bmux_addrB = A_B;
</pre>
<hr>
<a name="inst_tag_88232_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1700.html#inst_tag_88232" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[6].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15 </a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       263
 EXPRESSION (scan_mode ? 1'b0 : biste_delayed)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_88232_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1700.html#inst_tag_88232" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[6].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15 </a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">52</td>
<td class="rt">10</td>
<td class="rt">19.23 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">650</td>
<td class="rt">210</td>
<td class="rt">32.31 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">325</td>
<td class="rt">105</td>
<td class="rt">32.31 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">325</td>
<td class="rt">105</td>
<td class="rt">32.31 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">52</td>
<td class="rt">10</td>
<td class="rt">19.23 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">650</td>
<td class="rt">210</td>
<td class="rt">32.31 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">325</td>
<td class="rt">105</td>
<td class="rt">32.31 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">325</td>
<td class="rt">105</td>
<td class="rt">32.31 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>tclk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>biste_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>biste_delayed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_meA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_meB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_weA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_weB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdw2bitsA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdw2bitsB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>twem_short[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>t_addr_sh_bus[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_row_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_col_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_row_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_col_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdc2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>capt_enA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>capt_enB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>A_A[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>A_A[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>A_B[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>A_B[8:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>BYWE_N_A[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BYWE_N_B[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK_A</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK_B</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DI_A[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DI_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DO_A[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DO_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GWE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GWE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>OE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>OE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>err_data_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_A[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_A[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_B[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_B[8:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_BYWE_N_A[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_BYWE_N_B[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_CE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_CE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CLK_A_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CLK_B_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_DI_A[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_DI_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_GWE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_GWE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_OE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_OE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_88232_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1700.html#inst_tag_88232" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[6].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_15 </a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">26</td>
<td class="rt">13</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">263</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">168</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">176</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">184</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">192</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">200</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">208</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">216</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">224</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">232</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">240</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">248</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">256</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
263        assign tclk_en_int = scan_mode ? 1'b0 : biste_delayed;
                                          <font color = "red">-1-</font>  
                                          <font color = "red">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
168            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
169              1'b1 : bmux_oeA = 1'b0;
           <font color = "red">      ==></font>
170              default : bmux_oeA = OE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
176            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
177              1'b1 : bmux_oeB = 1'b0;
           <font color = "red">      ==></font>
178              default : bmux_oeB = OE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
184            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
185              1'b1 : bmux_meA = t_meA;
           <font color = "red">      ==></font>
186              default : bmux_meA = CE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
192            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
193              1'b1 : bmux_meB = t_meB;
           <font color = "red">      ==></font>
194              default : bmux_meB = CE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
200            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
201              1'b1 : bmux_weA = t_weA;
           <font color = "red">      ==></font>
202              default : bmux_weA = GWE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
208            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
209              1'b1 : bmux_weB = t_weB;
           <font color = "red">      ==></font>
210              default : bmux_weB = GWE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
216            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
217              1'b1 : bmux_dataA = t_dataA;
           <font color = "red">      ==></font>
218              default : bmux_dataA = DI_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
224            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
225              1'b1 : bmux_dataB = t_dataB;
           <font color = "red">      ==></font>
226              default : bmux_dataB = DI_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
232            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
233              1'b1 : bmux_wemA = t_wemA;
           <font color = "red">      ==></font>
234              default : bmux_wemA = BYWE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
240            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
241              1'b1 : bmux_wemB = t_wemB;
           <font color = "red">      ==></font>
242              default : bmux_wemB = BYWE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
248            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
249              1'b1 : bmux_addrA = t_addrA;
           <font color = "red">      ==></font>
250              default : bmux_addrA = A_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
256            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
257              1'b1 : bmux_addrB = t_addrB;
           <font color = "red">      ==></font>
258              default : bmux_addrB = A_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_88233'>
<a name="inst_tag_88233_Line"></a>
<b>Line Coverage for Instance : <a href="mod1700.html#inst_tag_88233" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[7].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_16 </a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>36</td><td>24</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>168</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>176</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>184</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>192</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>200</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>208</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>216</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>224</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>232</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>240</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>248</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>256</td><td>3</td><td>2</td><td>66.67</td></tr>
</table>
<pre class="code"><br clear=all>
167                       begin
168        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
169        <font color = "red">0/1     ==>        1'b1 : bmux_oeA = 1'b0;</font>
170        1/1                default : bmux_oeA = OE_N_A;
171                         endcase
172                       end
173                     
174                     always_comb
175                       begin
176        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
177        <font color = "red">0/1     ==>        1'b1 : bmux_oeB = 1'b0;</font>
178        1/1                default : bmux_oeB = OE_N_B;
179                         endcase
180                       end
181                     
182                     always_comb
183                       begin
184        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
185        <font color = "red">0/1     ==>        1'b1 : bmux_meA = t_meA;</font>
186        1/1                default : bmux_meA = CE_N_A;
187                         endcase
188                       end
189                     
190                     always_comb
191                       begin
192        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
193        <font color = "red">0/1     ==>        1'b1 : bmux_meB = t_meB;</font>
194        1/1                default : bmux_meB = CE_N_B;
195                         endcase
196                       end
197                     
198                     always_comb
199                       begin
200        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
201        <font color = "red">0/1     ==>        1'b1 : bmux_weA = t_weA;</font>
202        1/1                default : bmux_weA = GWE_N_A;
203                         endcase
204                       end
205                     
206                     always_comb
207                       begin
208        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
209        <font color = "red">0/1     ==>        1'b1 : bmux_weB = t_weB;</font>
210        1/1                default : bmux_weB = GWE_N_B;
211                         endcase
212                       end
213                     
214                     always_comb
215                       begin
216        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
217        <font color = "red">0/1     ==>        1'b1 : bmux_dataA = t_dataA;</font>
218        1/1                default : bmux_dataA = DI_A;
219                         endcase
220                       end
221                     
222                     always_comb
223                       begin
224        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
225        <font color = "red">0/1     ==>        1'b1 : bmux_dataB = t_dataB;</font>
226        1/1                default : bmux_dataB = DI_B;
227                         endcase
228                       end
229                     
230                     always_comb
231                       begin
232        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
233        <font color = "red">0/1     ==>        1'b1 : bmux_wemA = t_wemA;</font>
234        1/1                default : bmux_wemA = BYWE_N_A;
235                         endcase
236                       end
237                     
238                     always_comb
239                       begin
240        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
241        <font color = "red">0/1     ==>        1'b1 : bmux_wemB = t_wemB;</font>
242        1/1                default : bmux_wemB = BYWE_N_B;
243                         endcase
244                       end
245                     
246                     always_comb
247                       begin
248        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
249        <font color = "red">0/1     ==>        1'b1 : bmux_addrA = t_addrA;</font>
250        1/1                default : bmux_addrA = A_A;
251                         endcase
252                       end
253                     
254                     always_comb
255                       begin
256        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
257        <font color = "red">0/1     ==>        1'b1 : bmux_addrB = t_addrB;</font>
258        1/1                default : bmux_addrB = A_B;
</pre>
<hr>
<a name="inst_tag_88233_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1700.html#inst_tag_88233" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[7].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_16 </a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       263
 EXPRESSION (scan_mode ? 1'b0 : biste_delayed)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_88233_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1700.html#inst_tag_88233" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[7].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_16 </a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">52</td>
<td class="rt">10</td>
<td class="rt">19.23 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">650</td>
<td class="rt">210</td>
<td class="rt">32.31 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">325</td>
<td class="rt">105</td>
<td class="rt">32.31 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">325</td>
<td class="rt">105</td>
<td class="rt">32.31 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">52</td>
<td class="rt">10</td>
<td class="rt">19.23 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">650</td>
<td class="rt">210</td>
<td class="rt">32.31 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">325</td>
<td class="rt">105</td>
<td class="rt">32.31 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">325</td>
<td class="rt">105</td>
<td class="rt">32.31 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>tclk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>biste_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>biste_delayed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_meA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_meB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_weA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_weB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdw2bitsA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdw2bitsB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>twem_short[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>t_addr_sh_bus[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_row_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_col_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_row_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_col_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdc2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>capt_enA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>capt_enB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>A_A[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>A_A[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>A_B[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>A_B[8:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>BYWE_N_A[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BYWE_N_B[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK_A</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK_B</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DI_A[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DI_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DO_A[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DO_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GWE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GWE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>OE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>OE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>err_data_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_A[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_A[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_B[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_B[8:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_BYWE_N_A[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_BYWE_N_B[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_CE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_CE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CLK_A_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CLK_B_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_DI_A[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_DI_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_GWE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_GWE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_OE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_OE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_88233_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1700.html#inst_tag_88233" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[7].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_16 </a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">26</td>
<td class="rt">13</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">263</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">168</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">176</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">184</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">192</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">200</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">208</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">216</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">224</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">232</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">240</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">248</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">256</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
263        assign tclk_en_int = scan_mode ? 1'b0 : biste_delayed;
                                          <font color = "red">-1-</font>  
                                          <font color = "red">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
168            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
169              1'b1 : bmux_oeA = 1'b0;
           <font color = "red">      ==></font>
170              default : bmux_oeA = OE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
176            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
177              1'b1 : bmux_oeB = 1'b0;
           <font color = "red">      ==></font>
178              default : bmux_oeB = OE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
184            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
185              1'b1 : bmux_meA = t_meA;
           <font color = "red">      ==></font>
186              default : bmux_meA = CE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
192            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
193              1'b1 : bmux_meB = t_meB;
           <font color = "red">      ==></font>
194              default : bmux_meB = CE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
200            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
201              1'b1 : bmux_weA = t_weA;
           <font color = "red">      ==></font>
202              default : bmux_weA = GWE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
208            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
209              1'b1 : bmux_weB = t_weB;
           <font color = "red">      ==></font>
210              default : bmux_weB = GWE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
216            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
217              1'b1 : bmux_dataA = t_dataA;
           <font color = "red">      ==></font>
218              default : bmux_dataA = DI_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
224            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
225              1'b1 : bmux_dataB = t_dataB;
           <font color = "red">      ==></font>
226              default : bmux_dataB = DI_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
232            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
233              1'b1 : bmux_wemA = t_wemA;
           <font color = "red">      ==></font>
234              default : bmux_wemA = BYWE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
240            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
241              1'b1 : bmux_wemB = t_wemB;
           <font color = "red">      ==></font>
242              default : bmux_wemB = BYWE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
248            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
249              1'b1 : bmux_addrA = t_addrA;
           <font color = "red">      ==></font>
250              default : bmux_addrA = A_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
256            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
257              1'b1 : bmux_addrB = t_addrB;
           <font color = "red">      ==></font>
258              default : bmux_addrB = A_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_88236'>
<a name="inst_tag_88236_Line"></a>
<b>Line Coverage for Instance : <a href="mod1700.html#inst_tag_88236" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[2].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3 </a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>36</td><td>24</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>168</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>176</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>184</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>192</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>200</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>208</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>216</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>224</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>232</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>240</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>248</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>256</td><td>3</td><td>2</td><td>66.67</td></tr>
</table>
<pre class="code"><br clear=all>
167                       begin
168        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
169        <font color = "red">0/1     ==>        1'b1 : bmux_oeA = 1'b0;</font>
170        1/1                default : bmux_oeA = OE_N_A;
171                         endcase
172                       end
173                     
174                     always_comb
175                       begin
176        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
177        <font color = "red">0/1     ==>        1'b1 : bmux_oeB = 1'b0;</font>
178        1/1                default : bmux_oeB = OE_N_B;
179                         endcase
180                       end
181                     
182                     always_comb
183                       begin
184        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
185        <font color = "red">0/1     ==>        1'b1 : bmux_meA = t_meA;</font>
186        1/1                default : bmux_meA = CE_N_A;
187                         endcase
188                       end
189                     
190                     always_comb
191                       begin
192        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
193        <font color = "red">0/1     ==>        1'b1 : bmux_meB = t_meB;</font>
194        1/1                default : bmux_meB = CE_N_B;
195                         endcase
196                       end
197                     
198                     always_comb
199                       begin
200        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
201        <font color = "red">0/1     ==>        1'b1 : bmux_weA = t_weA;</font>
202        1/1                default : bmux_weA = GWE_N_A;
203                         endcase
204                       end
205                     
206                     always_comb
207                       begin
208        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
209        <font color = "red">0/1     ==>        1'b1 : bmux_weB = t_weB;</font>
210        1/1                default : bmux_weB = GWE_N_B;
211                         endcase
212                       end
213                     
214                     always_comb
215                       begin
216        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
217        <font color = "red">0/1     ==>        1'b1 : bmux_dataA = t_dataA;</font>
218        1/1                default : bmux_dataA = DI_A;
219                         endcase
220                       end
221                     
222                     always_comb
223                       begin
224        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
225        <font color = "red">0/1     ==>        1'b1 : bmux_dataB = t_dataB;</font>
226        1/1                default : bmux_dataB = DI_B;
227                         endcase
228                       end
229                     
230                     always_comb
231                       begin
232        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
233        <font color = "red">0/1     ==>        1'b1 : bmux_wemA = t_wemA;</font>
234        1/1                default : bmux_wemA = BYWE_N_A;
235                         endcase
236                       end
237                     
238                     always_comb
239                       begin
240        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
241        <font color = "red">0/1     ==>        1'b1 : bmux_wemB = t_wemB;</font>
242        1/1                default : bmux_wemB = BYWE_N_B;
243                         endcase
244                       end
245                     
246                     always_comb
247                       begin
248        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
249        <font color = "red">0/1     ==>        1'b1 : bmux_addrA = t_addrA;</font>
250        1/1                default : bmux_addrA = A_A;
251                         endcase
252                       end
253                     
254                     always_comb
255                       begin
256        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
257        <font color = "red">0/1     ==>        1'b1 : bmux_addrB = t_addrB;</font>
258        1/1                default : bmux_addrB = A_B;
</pre>
<hr>
<a name="inst_tag_88236_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1700.html#inst_tag_88236" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[2].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3 </a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       263
 EXPRESSION (scan_mode ? 1'b0 : biste_delayed)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_88236_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1700.html#inst_tag_88236" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[2].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3 </a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">52</td>
<td class="rt">14</td>
<td class="rt">26.92 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">650</td>
<td class="rt">230</td>
<td class="rt">35.38 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">325</td>
<td class="rt">115</td>
<td class="rt">35.38 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">325</td>
<td class="rt">115</td>
<td class="rt">35.38 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">52</td>
<td class="rt">14</td>
<td class="rt">26.92 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">650</td>
<td class="rt">230</td>
<td class="rt">35.38 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">325</td>
<td class="rt">115</td>
<td class="rt">35.38 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">325</td>
<td class="rt">115</td>
<td class="rt">35.38 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>tclk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>biste_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>biste_delayed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_meA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_meB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_weA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_weB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdw2bitsA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdw2bitsB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>twem_short[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>t_addr_sh_bus[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_row_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_col_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_row_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_col_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdc2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>capt_enA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>capt_enB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>A_A[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>A_B[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BYWE_N_A[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BYWE_N_B[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK_A</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK_B</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DI_A[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DI_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DO_A[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DO_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GWE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GWE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>OE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>OE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>err_data_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_A[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_B[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_BYWE_N_A[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_BYWE_N_B[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_CE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_CE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CLK_A_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CLK_B_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_DI_A[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_DI_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_GWE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_GWE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_OE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_OE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_88236_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1700.html#inst_tag_88236" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[2].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_3 </a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">26</td>
<td class="rt">13</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">263</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">168</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">176</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">184</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">192</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">200</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">208</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">216</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">224</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">232</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">240</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">248</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">256</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
263        assign tclk_en_int = scan_mode ? 1'b0 : biste_delayed;
                                          <font color = "red">-1-</font>  
                                          <font color = "red">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
168            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
169              1'b1 : bmux_oeA = 1'b0;
           <font color = "red">      ==></font>
170              default : bmux_oeA = OE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
176            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
177              1'b1 : bmux_oeB = 1'b0;
           <font color = "red">      ==></font>
178              default : bmux_oeB = OE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
184            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
185              1'b1 : bmux_meA = t_meA;
           <font color = "red">      ==></font>
186              default : bmux_meA = CE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
192            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
193              1'b1 : bmux_meB = t_meB;
           <font color = "red">      ==></font>
194              default : bmux_meB = CE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
200            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
201              1'b1 : bmux_weA = t_weA;
           <font color = "red">      ==></font>
202              default : bmux_weA = GWE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
208            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
209              1'b1 : bmux_weB = t_weB;
           <font color = "red">      ==></font>
210              default : bmux_weB = GWE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
216            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
217              1'b1 : bmux_dataA = t_dataA;
           <font color = "red">      ==></font>
218              default : bmux_dataA = DI_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
224            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
225              1'b1 : bmux_dataB = t_dataB;
           <font color = "red">      ==></font>
226              default : bmux_dataB = DI_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
232            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
233              1'b1 : bmux_wemA = t_wemA;
           <font color = "red">      ==></font>
234              default : bmux_wemA = BYWE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
240            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
241              1'b1 : bmux_wemB = t_wemB;
           <font color = "red">      ==></font>
242              default : bmux_wemB = BYWE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
248            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
249              1'b1 : bmux_addrA = t_addrA;
           <font color = "red">      ==></font>
250              default : bmux_addrA = A_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
256            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
257              1'b1 : bmux_addrB = t_addrB;
           <font color = "red">      ==></font>
258              default : bmux_addrB = A_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_88237'>
<a name="inst_tag_88237_Line"></a>
<b>Line Coverage for Instance : <a href="mod1700.html#inst_tag_88237" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[3].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4 </a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>36</td><td>24</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>168</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>176</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>184</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>192</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>200</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>208</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>216</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>224</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>232</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>240</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>248</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>256</td><td>3</td><td>2</td><td>66.67</td></tr>
</table>
<pre class="code"><br clear=all>
167                       begin
168        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
169        <font color = "red">0/1     ==>        1'b1 : bmux_oeA = 1'b0;</font>
170        1/1                default : bmux_oeA = OE_N_A;
171                         endcase
172                       end
173                     
174                     always_comb
175                       begin
176        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
177        <font color = "red">0/1     ==>        1'b1 : bmux_oeB = 1'b0;</font>
178        1/1                default : bmux_oeB = OE_N_B;
179                         endcase
180                       end
181                     
182                     always_comb
183                       begin
184        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
185        <font color = "red">0/1     ==>        1'b1 : bmux_meA = t_meA;</font>
186        1/1                default : bmux_meA = CE_N_A;
187                         endcase
188                       end
189                     
190                     always_comb
191                       begin
192        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
193        <font color = "red">0/1     ==>        1'b1 : bmux_meB = t_meB;</font>
194        1/1                default : bmux_meB = CE_N_B;
195                         endcase
196                       end
197                     
198                     always_comb
199                       begin
200        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
201        <font color = "red">0/1     ==>        1'b1 : bmux_weA = t_weA;</font>
202        1/1                default : bmux_weA = GWE_N_A;
203                         endcase
204                       end
205                     
206                     always_comb
207                       begin
208        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
209        <font color = "red">0/1     ==>        1'b1 : bmux_weB = t_weB;</font>
210        1/1                default : bmux_weB = GWE_N_B;
211                         endcase
212                       end
213                     
214                     always_comb
215                       begin
216        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
217        <font color = "red">0/1     ==>        1'b1 : bmux_dataA = t_dataA;</font>
218        1/1                default : bmux_dataA = DI_A;
219                         endcase
220                       end
221                     
222                     always_comb
223                       begin
224        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
225        <font color = "red">0/1     ==>        1'b1 : bmux_dataB = t_dataB;</font>
226        1/1                default : bmux_dataB = DI_B;
227                         endcase
228                       end
229                     
230                     always_comb
231                       begin
232        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
233        <font color = "red">0/1     ==>        1'b1 : bmux_wemA = t_wemA;</font>
234        1/1                default : bmux_wemA = BYWE_N_A;
235                         endcase
236                       end
237                     
238                     always_comb
239                       begin
240        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
241        <font color = "red">0/1     ==>        1'b1 : bmux_wemB = t_wemB;</font>
242        1/1                default : bmux_wemB = BYWE_N_B;
243                         endcase
244                       end
245                     
246                     always_comb
247                       begin
248        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
249        <font color = "red">0/1     ==>        1'b1 : bmux_addrA = t_addrA;</font>
250        1/1                default : bmux_addrA = A_A;
251                         endcase
252                       end
253                     
254                     always_comb
255                       begin
256        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
257        <font color = "red">0/1     ==>        1'b1 : bmux_addrB = t_addrB;</font>
258        1/1                default : bmux_addrB = A_B;
</pre>
<hr>
<a name="inst_tag_88237_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1700.html#inst_tag_88237" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[3].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4 </a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       263
 EXPRESSION (scan_mode ? 1'b0 : biste_delayed)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_88237_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1700.html#inst_tag_88237" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[3].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4 </a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">52</td>
<td class="rt">14</td>
<td class="rt">26.92 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">650</td>
<td class="rt">230</td>
<td class="rt">35.38 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">325</td>
<td class="rt">115</td>
<td class="rt">35.38 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">325</td>
<td class="rt">115</td>
<td class="rt">35.38 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">52</td>
<td class="rt">14</td>
<td class="rt">26.92 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">650</td>
<td class="rt">230</td>
<td class="rt">35.38 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">325</td>
<td class="rt">115</td>
<td class="rt">35.38 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">325</td>
<td class="rt">115</td>
<td class="rt">35.38 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>tclk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>biste_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>biste_delayed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_meA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_meB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_weA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_weB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdw2bitsA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdw2bitsB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>twem_short[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>t_addr_sh_bus[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_row_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_col_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_row_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_col_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdc2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>capt_enA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>capt_enB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>A_A[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>A_B[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BYWE_N_A[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BYWE_N_B[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK_A</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK_B</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DI_A[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DI_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DO_A[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DO_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GWE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GWE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>OE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>OE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>err_data_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_A[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_B[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_BYWE_N_A[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_BYWE_N_B[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_CE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_CE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CLK_A_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CLK_B_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_DI_A[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_DI_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_GWE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_GWE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_OE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_OE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_88237_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1700.html#inst_tag_88237" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[3].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_4 </a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">26</td>
<td class="rt">13</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">263</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">168</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">176</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">184</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">192</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">200</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">208</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">216</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">224</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">232</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">240</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">248</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">256</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
263        assign tclk_en_int = scan_mode ? 1'b0 : biste_delayed;
                                          <font color = "red">-1-</font>  
                                          <font color = "red">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
168            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
169              1'b1 : bmux_oeA = 1'b0;
           <font color = "red">      ==></font>
170              default : bmux_oeA = OE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
176            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
177              1'b1 : bmux_oeB = 1'b0;
           <font color = "red">      ==></font>
178              default : bmux_oeB = OE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
184            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
185              1'b1 : bmux_meA = t_meA;
           <font color = "red">      ==></font>
186              default : bmux_meA = CE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
192            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
193              1'b1 : bmux_meB = t_meB;
           <font color = "red">      ==></font>
194              default : bmux_meB = CE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
200            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
201              1'b1 : bmux_weA = t_weA;
           <font color = "red">      ==></font>
202              default : bmux_weA = GWE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
208            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
209              1'b1 : bmux_weB = t_weB;
           <font color = "red">      ==></font>
210              default : bmux_weB = GWE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
216            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
217              1'b1 : bmux_dataA = t_dataA;
           <font color = "red">      ==></font>
218              default : bmux_dataA = DI_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
224            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
225              1'b1 : bmux_dataB = t_dataB;
           <font color = "red">      ==></font>
226              default : bmux_dataB = DI_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
232            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
233              1'b1 : bmux_wemA = t_wemA;
           <font color = "red">      ==></font>
234              default : bmux_wemA = BYWE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
240            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
241              1'b1 : bmux_wemB = t_wemB;
           <font color = "red">      ==></font>
242              default : bmux_wemB = BYWE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
248            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
249              1'b1 : bmux_addrA = t_addrA;
           <font color = "red">      ==></font>
250              default : bmux_addrA = A_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
256            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
257              1'b1 : bmux_addrB = t_addrB;
           <font color = "red">      ==></font>
258              default : bmux_addrB = A_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_88238'>
<a name="inst_tag_88238_Line"></a>
<b>Line Coverage for Instance : <a href="mod1700.html#inst_tag_88238" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[4].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5 </a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>36</td><td>24</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>168</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>176</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>184</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>192</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>200</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>208</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>216</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>224</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>232</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>240</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>248</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>256</td><td>3</td><td>2</td><td>66.67</td></tr>
</table>
<pre class="code"><br clear=all>
167                       begin
168        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
169        <font color = "red">0/1     ==>        1'b1 : bmux_oeA = 1'b0;</font>
170        1/1                default : bmux_oeA = OE_N_A;
171                         endcase
172                       end
173                     
174                     always_comb
175                       begin
176        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
177        <font color = "red">0/1     ==>        1'b1 : bmux_oeB = 1'b0;</font>
178        1/1                default : bmux_oeB = OE_N_B;
179                         endcase
180                       end
181                     
182                     always_comb
183                       begin
184        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
185        <font color = "red">0/1     ==>        1'b1 : bmux_meA = t_meA;</font>
186        1/1                default : bmux_meA = CE_N_A;
187                         endcase
188                       end
189                     
190                     always_comb
191                       begin
192        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
193        <font color = "red">0/1     ==>        1'b1 : bmux_meB = t_meB;</font>
194        1/1                default : bmux_meB = CE_N_B;
195                         endcase
196                       end
197                     
198                     always_comb
199                       begin
200        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
201        <font color = "red">0/1     ==>        1'b1 : bmux_weA = t_weA;</font>
202        1/1                default : bmux_weA = GWE_N_A;
203                         endcase
204                       end
205                     
206                     always_comb
207                       begin
208        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
209        <font color = "red">0/1     ==>        1'b1 : bmux_weB = t_weB;</font>
210        1/1                default : bmux_weB = GWE_N_B;
211                         endcase
212                       end
213                     
214                     always_comb
215                       begin
216        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
217        <font color = "red">0/1     ==>        1'b1 : bmux_dataA = t_dataA;</font>
218        1/1                default : bmux_dataA = DI_A;
219                         endcase
220                       end
221                     
222                     always_comb
223                       begin
224        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
225        <font color = "red">0/1     ==>        1'b1 : bmux_dataB = t_dataB;</font>
226        1/1                default : bmux_dataB = DI_B;
227                         endcase
228                       end
229                     
230                     always_comb
231                       begin
232        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
233        <font color = "red">0/1     ==>        1'b1 : bmux_wemA = t_wemA;</font>
234        1/1                default : bmux_wemA = BYWE_N_A;
235                         endcase
236                       end
237                     
238                     always_comb
239                       begin
240        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
241        <font color = "red">0/1     ==>        1'b1 : bmux_wemB = t_wemB;</font>
242        1/1                default : bmux_wemB = BYWE_N_B;
243                         endcase
244                       end
245                     
246                     always_comb
247                       begin
248        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
249        <font color = "red">0/1     ==>        1'b1 : bmux_addrA = t_addrA;</font>
250        1/1                default : bmux_addrA = A_A;
251                         endcase
252                       end
253                     
254                     always_comb
255                       begin
256        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
257        <font color = "red">0/1     ==>        1'b1 : bmux_addrB = t_addrB;</font>
258        1/1                default : bmux_addrB = A_B;
</pre>
<hr>
<a name="inst_tag_88238_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1700.html#inst_tag_88238" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[4].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5 </a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       263
 EXPRESSION (scan_mode ? 1'b0 : biste_delayed)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_88238_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1700.html#inst_tag_88238" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[4].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5 </a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">52</td>
<td class="rt">14</td>
<td class="rt">26.92 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">650</td>
<td class="rt">230</td>
<td class="rt">35.38 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">325</td>
<td class="rt">115</td>
<td class="rt">35.38 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">325</td>
<td class="rt">115</td>
<td class="rt">35.38 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">52</td>
<td class="rt">14</td>
<td class="rt">26.92 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">650</td>
<td class="rt">230</td>
<td class="rt">35.38 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">325</td>
<td class="rt">115</td>
<td class="rt">35.38 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">325</td>
<td class="rt">115</td>
<td class="rt">35.38 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>tclk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>biste_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>biste_delayed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_meA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_meB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_weA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_weB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdw2bitsA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdw2bitsB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>twem_short[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>t_addr_sh_bus[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_row_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_col_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_row_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_col_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdc2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>capt_enA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>capt_enB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>A_A[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>A_B[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BYWE_N_A[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BYWE_N_B[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK_A</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK_B</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DI_A[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DI_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DO_A[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DO_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GWE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GWE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>OE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>OE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>err_data_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_A[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_B[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_BYWE_N_A[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_BYWE_N_B[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_CE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_CE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CLK_A_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CLK_B_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_DI_A[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_DI_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_GWE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_GWE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_OE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_OE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_88238_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1700.html#inst_tag_88238" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[4].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_5 </a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">26</td>
<td class="rt">13</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">263</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">168</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">176</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">184</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">192</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">200</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">208</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">216</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">224</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">232</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">240</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">248</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">256</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
263        assign tclk_en_int = scan_mode ? 1'b0 : biste_delayed;
                                          <font color = "red">-1-</font>  
                                          <font color = "red">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
168            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
169              1'b1 : bmux_oeA = 1'b0;
           <font color = "red">      ==></font>
170              default : bmux_oeA = OE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
176            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
177              1'b1 : bmux_oeB = 1'b0;
           <font color = "red">      ==></font>
178              default : bmux_oeB = OE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
184            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
185              1'b1 : bmux_meA = t_meA;
           <font color = "red">      ==></font>
186              default : bmux_meA = CE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
192            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
193              1'b1 : bmux_meB = t_meB;
           <font color = "red">      ==></font>
194              default : bmux_meB = CE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
200            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
201              1'b1 : bmux_weA = t_weA;
           <font color = "red">      ==></font>
202              default : bmux_weA = GWE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
208            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
209              1'b1 : bmux_weB = t_weB;
           <font color = "red">      ==></font>
210              default : bmux_weB = GWE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
216            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
217              1'b1 : bmux_dataA = t_dataA;
           <font color = "red">      ==></font>
218              default : bmux_dataA = DI_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
224            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
225              1'b1 : bmux_dataB = t_dataB;
           <font color = "red">      ==></font>
226              default : bmux_dataB = DI_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
232            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
233              1'b1 : bmux_wemA = t_wemA;
           <font color = "red">      ==></font>
234              default : bmux_wemA = BYWE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
240            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
241              1'b1 : bmux_wemB = t_wemB;
           <font color = "red">      ==></font>
242              default : bmux_wemB = BYWE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
248            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
249              1'b1 : bmux_addrA = t_addrA;
           <font color = "red">      ==></font>
250              default : bmux_addrA = A_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
256            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
257              1'b1 : bmux_addrB = t_addrB;
           <font color = "red">      ==></font>
258              default : bmux_addrB = A_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_88239'>
<a name="inst_tag_88239_Line"></a>
<b>Line Coverage for Instance : <a href="mod1700.html#inst_tag_88239" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[5].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6 </a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>36</td><td>24</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>168</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>176</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>184</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>192</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>200</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>208</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>216</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>224</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>232</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>240</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>248</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>256</td><td>3</td><td>2</td><td>66.67</td></tr>
</table>
<pre class="code"><br clear=all>
167                       begin
168        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
169        <font color = "red">0/1     ==>        1'b1 : bmux_oeA = 1'b0;</font>
170        1/1                default : bmux_oeA = OE_N_A;
171                         endcase
172                       end
173                     
174                     always_comb
175                       begin
176        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
177        <font color = "red">0/1     ==>        1'b1 : bmux_oeB = 1'b0;</font>
178        1/1                default : bmux_oeB = OE_N_B;
179                         endcase
180                       end
181                     
182                     always_comb
183                       begin
184        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
185        <font color = "red">0/1     ==>        1'b1 : bmux_meA = t_meA;</font>
186        1/1                default : bmux_meA = CE_N_A;
187                         endcase
188                       end
189                     
190                     always_comb
191                       begin
192        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
193        <font color = "red">0/1     ==>        1'b1 : bmux_meB = t_meB;</font>
194        1/1                default : bmux_meB = CE_N_B;
195                         endcase
196                       end
197                     
198                     always_comb
199                       begin
200        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
201        <font color = "red">0/1     ==>        1'b1 : bmux_weA = t_weA;</font>
202        1/1                default : bmux_weA = GWE_N_A;
203                         endcase
204                       end
205                     
206                     always_comb
207                       begin
208        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
209        <font color = "red">0/1     ==>        1'b1 : bmux_weB = t_weB;</font>
210        1/1                default : bmux_weB = GWE_N_B;
211                         endcase
212                       end
213                     
214                     always_comb
215                       begin
216        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
217        <font color = "red">0/1     ==>        1'b1 : bmux_dataA = t_dataA;</font>
218        1/1                default : bmux_dataA = DI_A;
219                         endcase
220                       end
221                     
222                     always_comb
223                       begin
224        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
225        <font color = "red">0/1     ==>        1'b1 : bmux_dataB = t_dataB;</font>
226        1/1                default : bmux_dataB = DI_B;
227                         endcase
228                       end
229                     
230                     always_comb
231                       begin
232        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
233        <font color = "red">0/1     ==>        1'b1 : bmux_wemA = t_wemA;</font>
234        1/1                default : bmux_wemA = BYWE_N_A;
235                         endcase
236                       end
237                     
238                     always_comb
239                       begin
240        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
241        <font color = "red">0/1     ==>        1'b1 : bmux_wemB = t_wemB;</font>
242        1/1                default : bmux_wemB = BYWE_N_B;
243                         endcase
244                       end
245                     
246                     always_comb
247                       begin
248        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
249        <font color = "red">0/1     ==>        1'b1 : bmux_addrA = t_addrA;</font>
250        1/1                default : bmux_addrA = A_A;
251                         endcase
252                       end
253                     
254                     always_comb
255                       begin
256        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
257        <font color = "red">0/1     ==>        1'b1 : bmux_addrB = t_addrB;</font>
258        1/1                default : bmux_addrB = A_B;
</pre>
<hr>
<a name="inst_tag_88239_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1700.html#inst_tag_88239" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[5].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6 </a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       263
 EXPRESSION (scan_mode ? 1'b0 : biste_delayed)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_88239_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1700.html#inst_tag_88239" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[5].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6 </a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">52</td>
<td class="rt">14</td>
<td class="rt">26.92 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">650</td>
<td class="rt">230</td>
<td class="rt">35.38 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">325</td>
<td class="rt">115</td>
<td class="rt">35.38 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">325</td>
<td class="rt">115</td>
<td class="rt">35.38 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">52</td>
<td class="rt">14</td>
<td class="rt">26.92 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">650</td>
<td class="rt">230</td>
<td class="rt">35.38 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">325</td>
<td class="rt">115</td>
<td class="rt">35.38 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">325</td>
<td class="rt">115</td>
<td class="rt">35.38 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>tclk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>biste_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>biste_delayed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_meA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_meB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_weA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_weB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdw2bitsA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdw2bitsB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>twem_short[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>t_addr_sh_bus[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_row_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_col_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_row_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_col_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdc2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>capt_enA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>capt_enB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>A_A[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>A_B[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BYWE_N_A[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BYWE_N_B[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK_A</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK_B</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DI_A[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DI_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DO_A[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DO_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GWE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GWE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>OE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>OE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>err_data_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_A[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_B[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_BYWE_N_A[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_BYWE_N_B[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_CE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_CE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CLK_A_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CLK_B_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_DI_A[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_DI_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_GWE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_GWE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_OE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_OE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_88239_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1700.html#inst_tag_88239" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[5].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_6 </a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">26</td>
<td class="rt">13</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">263</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">168</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">176</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">184</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">192</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">200</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">208</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">216</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">224</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">232</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">240</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">248</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">256</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
263        assign tclk_en_int = scan_mode ? 1'b0 : biste_delayed;
                                          <font color = "red">-1-</font>  
                                          <font color = "red">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
168            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
169              1'b1 : bmux_oeA = 1'b0;
           <font color = "red">      ==></font>
170              default : bmux_oeA = OE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
176            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
177              1'b1 : bmux_oeB = 1'b0;
           <font color = "red">      ==></font>
178              default : bmux_oeB = OE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
184            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
185              1'b1 : bmux_meA = t_meA;
           <font color = "red">      ==></font>
186              default : bmux_meA = CE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
192            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
193              1'b1 : bmux_meB = t_meB;
           <font color = "red">      ==></font>
194              default : bmux_meB = CE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
200            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
201              1'b1 : bmux_weA = t_weA;
           <font color = "red">      ==></font>
202              default : bmux_weA = GWE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
208            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
209              1'b1 : bmux_weB = t_weB;
           <font color = "red">      ==></font>
210              default : bmux_weB = GWE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
216            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
217              1'b1 : bmux_dataA = t_dataA;
           <font color = "red">      ==></font>
218              default : bmux_dataA = DI_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
224            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
225              1'b1 : bmux_dataB = t_dataB;
           <font color = "red">      ==></font>
226              default : bmux_dataB = DI_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
232            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
233              1'b1 : bmux_wemA = t_wemA;
           <font color = "red">      ==></font>
234              default : bmux_wemA = BYWE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
240            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
241              1'b1 : bmux_wemB = t_wemB;
           <font color = "red">      ==></font>
242              default : bmux_wemB = BYWE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
248            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
249              1'b1 : bmux_addrA = t_addrA;
           <font color = "red">      ==></font>
250              default : bmux_addrA = A_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
256            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
257              1'b1 : bmux_addrB = t_addrB;
           <font color = "red">      ==></font>
258              default : bmux_addrB = A_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_88240'>
<a name="inst_tag_88240_Line"></a>
<b>Line Coverage for Instance : <a href="mod1700.html#inst_tag_88240" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[6].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7 </a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>36</td><td>24</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>168</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>176</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>184</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>192</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>200</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>208</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>216</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>224</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>232</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>240</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>248</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>256</td><td>3</td><td>2</td><td>66.67</td></tr>
</table>
<pre class="code"><br clear=all>
167                       begin
168        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
169        <font color = "red">0/1     ==>        1'b1 : bmux_oeA = 1'b0;</font>
170        1/1                default : bmux_oeA = OE_N_A;
171                         endcase
172                       end
173                     
174                     always_comb
175                       begin
176        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
177        <font color = "red">0/1     ==>        1'b1 : bmux_oeB = 1'b0;</font>
178        1/1                default : bmux_oeB = OE_N_B;
179                         endcase
180                       end
181                     
182                     always_comb
183                       begin
184        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
185        <font color = "red">0/1     ==>        1'b1 : bmux_meA = t_meA;</font>
186        1/1                default : bmux_meA = CE_N_A;
187                         endcase
188                       end
189                     
190                     always_comb
191                       begin
192        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
193        <font color = "red">0/1     ==>        1'b1 : bmux_meB = t_meB;</font>
194        1/1                default : bmux_meB = CE_N_B;
195                         endcase
196                       end
197                     
198                     always_comb
199                       begin
200        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
201        <font color = "red">0/1     ==>        1'b1 : bmux_weA = t_weA;</font>
202        1/1                default : bmux_weA = GWE_N_A;
203                         endcase
204                       end
205                     
206                     always_comb
207                       begin
208        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
209        <font color = "red">0/1     ==>        1'b1 : bmux_weB = t_weB;</font>
210        1/1                default : bmux_weB = GWE_N_B;
211                         endcase
212                       end
213                     
214                     always_comb
215                       begin
216        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
217        <font color = "red">0/1     ==>        1'b1 : bmux_dataA = t_dataA;</font>
218        1/1                default : bmux_dataA = DI_A;
219                         endcase
220                       end
221                     
222                     always_comb
223                       begin
224        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
225        <font color = "red">0/1     ==>        1'b1 : bmux_dataB = t_dataB;</font>
226        1/1                default : bmux_dataB = DI_B;
227                         endcase
228                       end
229                     
230                     always_comb
231                       begin
232        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
233        <font color = "red">0/1     ==>        1'b1 : bmux_wemA = t_wemA;</font>
234        1/1                default : bmux_wemA = BYWE_N_A;
235                         endcase
236                       end
237                     
238                     always_comb
239                       begin
240        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
241        <font color = "red">0/1     ==>        1'b1 : bmux_wemB = t_wemB;</font>
242        1/1                default : bmux_wemB = BYWE_N_B;
243                         endcase
244                       end
245                     
246                     always_comb
247                       begin
248        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
249        <font color = "red">0/1     ==>        1'b1 : bmux_addrA = t_addrA;</font>
250        1/1                default : bmux_addrA = A_A;
251                         endcase
252                       end
253                     
254                     always_comb
255                       begin
256        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
257        <font color = "red">0/1     ==>        1'b1 : bmux_addrB = t_addrB;</font>
258        1/1                default : bmux_addrB = A_B;
</pre>
<hr>
<a name="inst_tag_88240_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1700.html#inst_tag_88240" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[6].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7 </a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       263
 EXPRESSION (scan_mode ? 1'b0 : biste_delayed)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_88240_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1700.html#inst_tag_88240" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[6].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7 </a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">52</td>
<td class="rt">14</td>
<td class="rt">26.92 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">650</td>
<td class="rt">230</td>
<td class="rt">35.38 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">325</td>
<td class="rt">115</td>
<td class="rt">35.38 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">325</td>
<td class="rt">115</td>
<td class="rt">35.38 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">52</td>
<td class="rt">14</td>
<td class="rt">26.92 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">650</td>
<td class="rt">230</td>
<td class="rt">35.38 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">325</td>
<td class="rt">115</td>
<td class="rt">35.38 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">325</td>
<td class="rt">115</td>
<td class="rt">35.38 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>tclk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>biste_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>biste_delayed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_meA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_meB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_weA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_weB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdw2bitsA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdw2bitsB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>twem_short[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>t_addr_sh_bus[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_row_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_col_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_row_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_col_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdc2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>capt_enA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>capt_enB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>A_A[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>A_B[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BYWE_N_A[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BYWE_N_B[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK_A</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK_B</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DI_A[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DI_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DO_A[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DO_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GWE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GWE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>OE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>OE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>err_data_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_A[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_B[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_BYWE_N_A[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_BYWE_N_B[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_CE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_CE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CLK_A_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CLK_B_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_DI_A[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_DI_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_GWE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_GWE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_OE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_OE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_88240_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1700.html#inst_tag_88240" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[6].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_7 </a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">26</td>
<td class="rt">13</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">263</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">168</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">176</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">184</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">192</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">200</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">208</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">216</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">224</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">232</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">240</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">248</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">256</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
263        assign tclk_en_int = scan_mode ? 1'b0 : biste_delayed;
                                          <font color = "red">-1-</font>  
                                          <font color = "red">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
168            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
169              1'b1 : bmux_oeA = 1'b0;
           <font color = "red">      ==></font>
170              default : bmux_oeA = OE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
176            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
177              1'b1 : bmux_oeB = 1'b0;
           <font color = "red">      ==></font>
178              default : bmux_oeB = OE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
184            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
185              1'b1 : bmux_meA = t_meA;
           <font color = "red">      ==></font>
186              default : bmux_meA = CE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
192            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
193              1'b1 : bmux_meB = t_meB;
           <font color = "red">      ==></font>
194              default : bmux_meB = CE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
200            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
201              1'b1 : bmux_weA = t_weA;
           <font color = "red">      ==></font>
202              default : bmux_weA = GWE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
208            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
209              1'b1 : bmux_weB = t_weB;
           <font color = "red">      ==></font>
210              default : bmux_weB = GWE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
216            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
217              1'b1 : bmux_dataA = t_dataA;
           <font color = "red">      ==></font>
218              default : bmux_dataA = DI_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
224            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
225              1'b1 : bmux_dataB = t_dataB;
           <font color = "red">      ==></font>
226              default : bmux_dataB = DI_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
232            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
233              1'b1 : bmux_wemA = t_wemA;
           <font color = "red">      ==></font>
234              default : bmux_wemA = BYWE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
240            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
241              1'b1 : bmux_wemB = t_wemB;
           <font color = "red">      ==></font>
242              default : bmux_wemB = BYWE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
248            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
249              1'b1 : bmux_addrA = t_addrA;
           <font color = "red">      ==></font>
250              default : bmux_addrA = A_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
256            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
257              1'b1 : bmux_addrB = t_addrB;
           <font color = "red">      ==></font>
258              default : bmux_addrB = A_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_88241'>
<a name="inst_tag_88241_Line"></a>
<b>Line Coverage for Instance : <a href="mod1700.html#inst_tag_88241" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[7].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_8 </a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>36</td><td>24</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>168</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>176</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>184</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>192</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>200</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>208</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>216</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>224</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>232</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>240</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>248</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>256</td><td>3</td><td>2</td><td>66.67</td></tr>
</table>
<pre class="code"><br clear=all>
167                       begin
168        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
169        <font color = "red">0/1     ==>        1'b1 : bmux_oeA = 1'b0;</font>
170        1/1                default : bmux_oeA = OE_N_A;
171                         endcase
172                       end
173                     
174                     always_comb
175                       begin
176        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
177        <font color = "red">0/1     ==>        1'b1 : bmux_oeB = 1'b0;</font>
178        1/1                default : bmux_oeB = OE_N_B;
179                         endcase
180                       end
181                     
182                     always_comb
183                       begin
184        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
185        <font color = "red">0/1     ==>        1'b1 : bmux_meA = t_meA;</font>
186        1/1                default : bmux_meA = CE_N_A;
187                         endcase
188                       end
189                     
190                     always_comb
191                       begin
192        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
193        <font color = "red">0/1     ==>        1'b1 : bmux_meB = t_meB;</font>
194        1/1                default : bmux_meB = CE_N_B;
195                         endcase
196                       end
197                     
198                     always_comb
199                       begin
200        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
201        <font color = "red">0/1     ==>        1'b1 : bmux_weA = t_weA;</font>
202        1/1                default : bmux_weA = GWE_N_A;
203                         endcase
204                       end
205                     
206                     always_comb
207                       begin
208        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
209        <font color = "red">0/1     ==>        1'b1 : bmux_weB = t_weB;</font>
210        1/1                default : bmux_weB = GWE_N_B;
211                         endcase
212                       end
213                     
214                     always_comb
215                       begin
216        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
217        <font color = "red">0/1     ==>        1'b1 : bmux_dataA = t_dataA;</font>
218        1/1                default : bmux_dataA = DI_A;
219                         endcase
220                       end
221                     
222                     always_comb
223                       begin
224        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
225        <font color = "red">0/1     ==>        1'b1 : bmux_dataB = t_dataB;</font>
226        1/1                default : bmux_dataB = DI_B;
227                         endcase
228                       end
229                     
230                     always_comb
231                       begin
232        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
233        <font color = "red">0/1     ==>        1'b1 : bmux_wemA = t_wemA;</font>
234        1/1                default : bmux_wemA = BYWE_N_A;
235                         endcase
236                       end
237                     
238                     always_comb
239                       begin
240        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
241        <font color = "red">0/1     ==>        1'b1 : bmux_wemB = t_wemB;</font>
242        1/1                default : bmux_wemB = BYWE_N_B;
243                         endcase
244                       end
245                     
246                     always_comb
247                       begin
248        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
249        <font color = "red">0/1     ==>        1'b1 : bmux_addrA = t_addrA;</font>
250        1/1                default : bmux_addrA = A_A;
251                         endcase
252                       end
253                     
254                     always_comb
255                       begin
256        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
257        <font color = "red">0/1     ==>        1'b1 : bmux_addrB = t_addrB;</font>
258        1/1                default : bmux_addrB = A_B;
</pre>
<hr>
<a name="inst_tag_88241_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1700.html#inst_tag_88241" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[7].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_8 </a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       263
 EXPRESSION (scan_mode ? 1'b0 : biste_delayed)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_88241_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1700.html#inst_tag_88241" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[7].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_8 </a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">52</td>
<td class="rt">14</td>
<td class="rt">26.92 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">650</td>
<td class="rt">230</td>
<td class="rt">35.38 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">325</td>
<td class="rt">115</td>
<td class="rt">35.38 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">325</td>
<td class="rt">115</td>
<td class="rt">35.38 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">52</td>
<td class="rt">14</td>
<td class="rt">26.92 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">650</td>
<td class="rt">230</td>
<td class="rt">35.38 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">325</td>
<td class="rt">115</td>
<td class="rt">35.38 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">325</td>
<td class="rt">115</td>
<td class="rt">35.38 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>tclk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>biste_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>biste_delayed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_meA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_meB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_weA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_weB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdw2bitsA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdw2bitsB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>twem_short[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>t_addr_sh_bus[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_row_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_col_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_row_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_col_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdc2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>capt_enA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>capt_enB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>A_A[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>A_B[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BYWE_N_A[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BYWE_N_B[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CLK_A</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK_B</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DI_A[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DI_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DO_A[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DO_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GWE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GWE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>OE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>OE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>err_data_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_A[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_B[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_BYWE_N_A[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_BYWE_N_B[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_CE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_CE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CLK_A_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CLK_B_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_DI_A[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_DI_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_GWE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_GWE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_OE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_OE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_88241_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1700.html#inst_tag_88241" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[7].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_8 </a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">26</td>
<td class="rt">13</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">263</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">168</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">176</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">184</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">192</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">200</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">208</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">216</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">224</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">232</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">240</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">248</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">256</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
263        assign tclk_en_int = scan_mode ? 1'b0 : biste_delayed;
                                          <font color = "red">-1-</font>  
                                          <font color = "red">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
168            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
169              1'b1 : bmux_oeA = 1'b0;
           <font color = "red">      ==></font>
170              default : bmux_oeA = OE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
176            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
177              1'b1 : bmux_oeB = 1'b0;
           <font color = "red">      ==></font>
178              default : bmux_oeB = OE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
184            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
185              1'b1 : bmux_meA = t_meA;
           <font color = "red">      ==></font>
186              default : bmux_meA = CE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
192            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
193              1'b1 : bmux_meB = t_meB;
           <font color = "red">      ==></font>
194              default : bmux_meB = CE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
200            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
201              1'b1 : bmux_weA = t_weA;
           <font color = "red">      ==></font>
202              default : bmux_weA = GWE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
208            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
209              1'b1 : bmux_weB = t_weB;
           <font color = "red">      ==></font>
210              default : bmux_weB = GWE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
216            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
217              1'b1 : bmux_dataA = t_dataA;
           <font color = "red">      ==></font>
218              default : bmux_dataA = DI_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
224            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
225              1'b1 : bmux_dataB = t_dataB;
           <font color = "red">      ==></font>
226              default : bmux_dataB = DI_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
232            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
233              1'b1 : bmux_wemA = t_wemA;
           <font color = "red">      ==></font>
234              default : bmux_wemA = BYWE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
240            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
241              1'b1 : bmux_wemB = t_wemB;
           <font color = "red">      ==></font>
242              default : bmux_wemB = BYWE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
248            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
249              1'b1 : bmux_addrA = t_addrA;
           <font color = "red">      ==></font>
250              default : bmux_addrA = A_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
256            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
257              1'b1 : bmux_addrB = t_addrB;
           <font color = "red">      ==></font>
258              default : bmux_addrB = A_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_88235'>
<a name="inst_tag_88235_Line"></a>
<b>Line Coverage for Instance : <a href="mod1700.html#inst_tag_88235" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[1].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2 </a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>36</td><td>24</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>168</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>176</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>184</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>192</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>200</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>208</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>216</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>224</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>232</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>240</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>248</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>256</td><td>3</td><td>2</td><td>66.67</td></tr>
</table>
<pre class="code"><br clear=all>
167                       begin
168        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
169        <font color = "red">0/1     ==>        1'b1 : bmux_oeA = 1'b0;</font>
170        1/1                default : bmux_oeA = OE_N_A;
171                         endcase
172                       end
173                     
174                     always_comb
175                       begin
176        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
177        <font color = "red">0/1     ==>        1'b1 : bmux_oeB = 1'b0;</font>
178        1/1                default : bmux_oeB = OE_N_B;
179                         endcase
180                       end
181                     
182                     always_comb
183                       begin
184        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
185        <font color = "red">0/1     ==>        1'b1 : bmux_meA = t_meA;</font>
186        1/1                default : bmux_meA = CE_N_A;
187                         endcase
188                       end
189                     
190                     always_comb
191                       begin
192        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
193        <font color = "red">0/1     ==>        1'b1 : bmux_meB = t_meB;</font>
194        1/1                default : bmux_meB = CE_N_B;
195                         endcase
196                       end
197                     
198                     always_comb
199                       begin
200        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
201        <font color = "red">0/1     ==>        1'b1 : bmux_weA = t_weA;</font>
202        1/1                default : bmux_weA = GWE_N_A;
203                         endcase
204                       end
205                     
206                     always_comb
207                       begin
208        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
209        <font color = "red">0/1     ==>        1'b1 : bmux_weB = t_weB;</font>
210        1/1                default : bmux_weB = GWE_N_B;
211                         endcase
212                       end
213                     
214                     always_comb
215                       begin
216        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
217        <font color = "red">0/1     ==>        1'b1 : bmux_dataA = t_dataA;</font>
218        1/1                default : bmux_dataA = DI_A;
219                         endcase
220                       end
221                     
222                     always_comb
223                       begin
224        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
225        <font color = "red">0/1     ==>        1'b1 : bmux_dataB = t_dataB;</font>
226        1/1                default : bmux_dataB = DI_B;
227                         endcase
228                       end
229                     
230                     always_comb
231                       begin
232        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
233        <font color = "red">0/1     ==>        1'b1 : bmux_wemA = t_wemA;</font>
234        1/1                default : bmux_wemA = BYWE_N_A;
235                         endcase
236                       end
237                     
238                     always_comb
239                       begin
240        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
241        <font color = "red">0/1     ==>        1'b1 : bmux_wemB = t_wemB;</font>
242        1/1                default : bmux_wemB = BYWE_N_B;
243                         endcase
244                       end
245                     
246                     always_comb
247                       begin
248        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
249        <font color = "red">0/1     ==>        1'b1 : bmux_addrA = t_addrA;</font>
250        1/1                default : bmux_addrA = A_A;
251                         endcase
252                       end
253                     
254                     always_comb
255                       begin
256        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
257        <font color = "red">0/1     ==>        1'b1 : bmux_addrB = t_addrB;</font>
258        1/1                default : bmux_addrB = A_B;
</pre>
<hr>
<a name="inst_tag_88235_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1700.html#inst_tag_88235" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[1].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2 </a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       263
 EXPRESSION (scan_mode ? 1'b0 : biste_delayed)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_88235_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1700.html#inst_tag_88235" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[1].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2 </a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">52</td>
<td class="rt">20</td>
<td class="rt">38.46 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">650</td>
<td class="rt">259</td>
<td class="rt">39.85 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">325</td>
<td class="rt">130</td>
<td class="rt">40.00 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">325</td>
<td class="rt">129</td>
<td class="rt">39.69 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">52</td>
<td class="rt">20</td>
<td class="rt">38.46 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">650</td>
<td class="rt">259</td>
<td class="rt">39.85 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">325</td>
<td class="rt">130</td>
<td class="rt">40.00 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">325</td>
<td class="rt">129</td>
<td class="rt">39.69 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>tclk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>biste_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>biste_delayed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_meA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_meB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_weA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_weB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdw2bitsA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdw2bitsB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>twem_short[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>t_addr_sh_bus[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_row_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_col_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_row_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_col_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdc2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>capt_enA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>capt_enB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>A_A[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>A_B[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BYWE_N_A[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BYWE_N_B[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CE_N_A</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CE_N_B</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK_A</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK_B</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DI_A[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DI_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DO_A[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DO_B[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DO_B[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DO_B[31:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>GWE_N_A</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GWE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>OE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>OE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>err_data_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_A[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_B[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_BYWE_N_A[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_BYWE_N_B[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_CE_N_A</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_CE_N_B</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CLK_A_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CLK_B_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_DI_A[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_DI_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_GWE_N_A</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_GWE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_OE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_OE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_88235_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1700.html#inst_tag_88235" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[1].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_2 </a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">26</td>
<td class="rt">13</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">263</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">168</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">176</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">184</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">192</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">200</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">208</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">216</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">224</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">232</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">240</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">248</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">256</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
263        assign tclk_en_int = scan_mode ? 1'b0 : biste_delayed;
                                          <font color = "red">-1-</font>  
                                          <font color = "red">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
168            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
169              1'b1 : bmux_oeA = 1'b0;
           <font color = "red">      ==></font>
170              default : bmux_oeA = OE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
176            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
177              1'b1 : bmux_oeB = 1'b0;
           <font color = "red">      ==></font>
178              default : bmux_oeB = OE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
184            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
185              1'b1 : bmux_meA = t_meA;
           <font color = "red">      ==></font>
186              default : bmux_meA = CE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
192            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
193              1'b1 : bmux_meB = t_meB;
           <font color = "red">      ==></font>
194              default : bmux_meB = CE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
200            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
201              1'b1 : bmux_weA = t_weA;
           <font color = "red">      ==></font>
202              default : bmux_weA = GWE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
208            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
209              1'b1 : bmux_weB = t_weB;
           <font color = "red">      ==></font>
210              default : bmux_weB = GWE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
216            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
217              1'b1 : bmux_dataA = t_dataA;
           <font color = "red">      ==></font>
218              default : bmux_dataA = DI_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
224            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
225              1'b1 : bmux_dataB = t_dataB;
           <font color = "red">      ==></font>
226              default : bmux_dataB = DI_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
232            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
233              1'b1 : bmux_wemA = t_wemA;
           <font color = "red">      ==></font>
234              default : bmux_wemA = BYWE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
240            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
241              1'b1 : bmux_wemB = t_wemB;
           <font color = "red">      ==></font>
242              default : bmux_wemB = BYWE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
248            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
249              1'b1 : bmux_addrA = t_addrA;
           <font color = "red">      ==></font>
250              default : bmux_addrA = A_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
256            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
257              1'b1 : bmux_addrB = t_addrB;
           <font color = "red">      ==></font>
258              default : bmux_addrB = A_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_88226'>
<a name="inst_tag_88226_Line"></a>
<b>Line Coverage for Instance : <a href="mod1700.html#inst_tag_88226" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[0].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9 </a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>36</td><td>24</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>168</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>176</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>184</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>192</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>200</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>208</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>216</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>224</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>232</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>240</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>248</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>256</td><td>3</td><td>2</td><td>66.67</td></tr>
</table>
<pre class="code"><br clear=all>
167                       begin
168        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
169        <font color = "red">0/1     ==>        1'b1 : bmux_oeA = 1'b0;</font>
170        1/1                default : bmux_oeA = OE_N_A;
171                         endcase
172                       end
173                     
174                     always_comb
175                       begin
176        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
177        <font color = "red">0/1     ==>        1'b1 : bmux_oeB = 1'b0;</font>
178        1/1                default : bmux_oeB = OE_N_B;
179                         endcase
180                       end
181                     
182                     always_comb
183                       begin
184        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
185        <font color = "red">0/1     ==>        1'b1 : bmux_meA = t_meA;</font>
186        1/1                default : bmux_meA = CE_N_A;
187                         endcase
188                       end
189                     
190                     always_comb
191                       begin
192        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
193        <font color = "red">0/1     ==>        1'b1 : bmux_meB = t_meB;</font>
194        1/1                default : bmux_meB = CE_N_B;
195                         endcase
196                       end
197                     
198                     always_comb
199                       begin
200        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
201        <font color = "red">0/1     ==>        1'b1 : bmux_weA = t_weA;</font>
202        1/1                default : bmux_weA = GWE_N_A;
203                         endcase
204                       end
205                     
206                     always_comb
207                       begin
208        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
209        <font color = "red">0/1     ==>        1'b1 : bmux_weB = t_weB;</font>
210        1/1                default : bmux_weB = GWE_N_B;
211                         endcase
212                       end
213                     
214                     always_comb
215                       begin
216        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
217        <font color = "red">0/1     ==>        1'b1 : bmux_dataA = t_dataA;</font>
218        1/1                default : bmux_dataA = DI_A;
219                         endcase
220                       end
221                     
222                     always_comb
223                       begin
224        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
225        <font color = "red">0/1     ==>        1'b1 : bmux_dataB = t_dataB;</font>
226        1/1                default : bmux_dataB = DI_B;
227                         endcase
228                       end
229                     
230                     always_comb
231                       begin
232        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
233        <font color = "red">0/1     ==>        1'b1 : bmux_wemA = t_wemA;</font>
234        1/1                default : bmux_wemA = BYWE_N_A;
235                         endcase
236                       end
237                     
238                     always_comb
239                       begin
240        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
241        <font color = "red">0/1     ==>        1'b1 : bmux_wemB = t_wemB;</font>
242        1/1                default : bmux_wemB = BYWE_N_B;
243                         endcase
244                       end
245                     
246                     always_comb
247                       begin
248        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
249        <font color = "red">0/1     ==>        1'b1 : bmux_addrA = t_addrA;</font>
250        1/1                default : bmux_addrA = A_A;
251                         endcase
252                       end
253                     
254                     always_comb
255                       begin
256        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
257        <font color = "red">0/1     ==>        1'b1 : bmux_addrB = t_addrB;</font>
258        1/1                default : bmux_addrB = A_B;
</pre>
<hr>
<a name="inst_tag_88226_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1700.html#inst_tag_88226" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[0].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9 </a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       263
 EXPRESSION (scan_mode ? 1'b0 : biste_delayed)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_88226_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1700.html#inst_tag_88226" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[0].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9 </a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">52</td>
<td class="rt">17</td>
<td class="rt">32.69 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">650</td>
<td class="rt">286</td>
<td class="rt">44.00 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">325</td>
<td class="rt">143</td>
<td class="rt">44.00 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">325</td>
<td class="rt">143</td>
<td class="rt">44.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">52</td>
<td class="rt">17</td>
<td class="rt">32.69 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">650</td>
<td class="rt">286</td>
<td class="rt">44.00 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">325</td>
<td class="rt">143</td>
<td class="rt">44.00 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">325</td>
<td class="rt">143</td>
<td class="rt">44.00 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>tclk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>biste_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>biste_delayed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_meA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_meB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_weA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_weB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdw2bitsA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdw2bitsB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>twem_short[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>t_addr_sh_bus[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_row_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_col_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_row_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_col_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdc2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>capt_enA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>capt_enB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>A_A[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>A_A[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>A_B[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>A_B[8:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>BYWE_N_A[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BYWE_N_B[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CE_N_A</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CE_N_B</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK_A</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK_B</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DI_A[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DI_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DO_A[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DO_B[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GWE_N_A</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GWE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>OE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>OE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>err_data_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_A[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_A[8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_B[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_B[8:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_BYWE_N_A[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_BYWE_N_B[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_CE_N_A</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_CE_N_B</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CLK_A_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CLK_B_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_DI_A[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_DI_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_GWE_N_A</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_GWE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_OE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_OE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_88226_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1700.html#inst_tag_88226" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_OUT.\_dp_512x32_[0].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_9 </a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">26</td>
<td class="rt">13</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">263</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">168</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">176</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">184</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">192</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">200</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">208</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">216</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">224</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">232</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">240</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">248</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">256</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
263        assign tclk_en_int = scan_mode ? 1'b0 : biste_delayed;
                                          <font color = "red">-1-</font>  
                                          <font color = "red">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
168            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
169              1'b1 : bmux_oeA = 1'b0;
           <font color = "red">      ==></font>
170              default : bmux_oeA = OE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
176            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
177              1'b1 : bmux_oeB = 1'b0;
           <font color = "red">      ==></font>
178              default : bmux_oeB = OE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
184            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
185              1'b1 : bmux_meA = t_meA;
           <font color = "red">      ==></font>
186              default : bmux_meA = CE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
192            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
193              1'b1 : bmux_meB = t_meB;
           <font color = "red">      ==></font>
194              default : bmux_meB = CE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
200            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
201              1'b1 : bmux_weA = t_weA;
           <font color = "red">      ==></font>
202              default : bmux_weA = GWE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
208            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
209              1'b1 : bmux_weB = t_weB;
           <font color = "red">      ==></font>
210              default : bmux_weB = GWE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
216            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
217              1'b1 : bmux_dataA = t_dataA;
           <font color = "red">      ==></font>
218              default : bmux_dataA = DI_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
224            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
225              1'b1 : bmux_dataB = t_dataB;
           <font color = "red">      ==></font>
226              default : bmux_dataB = DI_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
232            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
233              1'b1 : bmux_wemA = t_wemA;
           <font color = "red">      ==></font>
234              default : bmux_wemA = BYWE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
240            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
241              1'b1 : bmux_wemB = t_wemB;
           <font color = "red">      ==></font>
242              default : bmux_wemB = BYWE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
248            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
249              1'b1 : bmux_addrA = t_addrA;
           <font color = "red">      ==></font>
250              default : bmux_addrA = A_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
256            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
257              1'b1 : bmux_addrB = t_addrB;
           <font color = "red">      ==></font>
258              default : bmux_addrB = A_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_88234'>
<a name="inst_tag_88234_Line"></a>
<b>Line Coverage for Instance : <a href="mod1700.html#inst_tag_88234" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[0].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1 </a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s6"><td class="lf">TOTAL</td><td></td><td>36</td><td>24</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>168</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>176</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>184</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>192</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>200</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>208</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>216</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>224</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>232</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>240</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>248</td><td>3</td><td>2</td><td>66.67</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>256</td><td>3</td><td>2</td><td>66.67</td></tr>
</table>
<pre class="code"><br clear=all>
167                       begin
168        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
169        <font color = "red">0/1     ==>        1'b1 : bmux_oeA = 1'b0;</font>
170        1/1                default : bmux_oeA = OE_N_A;
171                         endcase
172                       end
173                     
174                     always_comb
175                       begin
176        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
177        <font color = "red">0/1     ==>        1'b1 : bmux_oeB = 1'b0;</font>
178        1/1                default : bmux_oeB = OE_N_B;
179                         endcase
180                       end
181                     
182                     always_comb
183                       begin
184        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
185        <font color = "red">0/1     ==>        1'b1 : bmux_meA = t_meA;</font>
186        1/1                default : bmux_meA = CE_N_A;
187                         endcase
188                       end
189                     
190                     always_comb
191                       begin
192        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
193        <font color = "red">0/1     ==>        1'b1 : bmux_meB = t_meB;</font>
194        1/1                default : bmux_meB = CE_N_B;
195                         endcase
196                       end
197                     
198                     always_comb
199                       begin
200        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
201        <font color = "red">0/1     ==>        1'b1 : bmux_weA = t_weA;</font>
202        1/1                default : bmux_weA = GWE_N_A;
203                         endcase
204                       end
205                     
206                     always_comb
207                       begin
208        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
209        <font color = "red">0/1     ==>        1'b1 : bmux_weB = t_weB;</font>
210        1/1                default : bmux_weB = GWE_N_B;
211                         endcase
212                       end
213                     
214                     always_comb
215                       begin
216        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
217        <font color = "red">0/1     ==>        1'b1 : bmux_dataA = t_dataA;</font>
218        1/1                default : bmux_dataA = DI_A;
219                         endcase
220                       end
221                     
222                     always_comb
223                       begin
224        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
225        <font color = "red">0/1     ==>        1'b1 : bmux_dataB = t_dataB;</font>
226        1/1                default : bmux_dataB = DI_B;
227                         endcase
228                       end
229                     
230                     always_comb
231                       begin
232        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
233        <font color = "red">0/1     ==>        1'b1 : bmux_wemA = t_wemA;</font>
234        1/1                default : bmux_wemA = BYWE_N_A;
235                         endcase
236                       end
237                     
238                     always_comb
239                       begin
240        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
241        <font color = "red">0/1     ==>        1'b1 : bmux_wemB = t_wemB;</font>
242        1/1                default : bmux_wemB = BYWE_N_B;
243                         endcase
244                       end
245                     
246                     always_comb
247                       begin
248        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
249        <font color = "red">0/1     ==>        1'b1 : bmux_addrA = t_addrA;</font>
250        1/1                default : bmux_addrA = A_A;
251                         endcase
252                       end
253                     
254                     always_comb
255                       begin
256        1/1              case (bist_en_int) // synopsys infer_mux infer_mux_override 
257        <font color = "red">0/1     ==>        1'b1 : bmux_addrB = t_addrB;</font>
258        1/1                default : bmux_addrB = A_B;
</pre>
<hr>
<a name="inst_tag_88234_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1700.html#inst_tag_88234" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[0].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1 </a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">Conditions</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">Logical</td><td>2</td><td>1</td><td>50.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       263
 EXPRESSION (scan_mode ? 1'b0 : biste_delayed)
             ----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_88234_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1700.html#inst_tag_88234" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[0].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1 </a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Totals</td>
<td class="rt">52</td>
<td class="rt">21</td>
<td class="rt">40.38 </td>
</tr><tr class="s4">
<td>Total Bits</td>
<td class="rt">650</td>
<td class="rt">306</td>
<td class="rt">47.08 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 0->1</td>
<td class="rt">325</td>
<td class="rt">153</td>
<td class="rt">47.08 </td>
</tr><tr class="s4">
<td nowrap>Total Bits 1->0</td>
<td class="rt">325</td>
<td class="rt">153</td>
<td class="rt">47.08 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Ports</td>
<td class="rt">52</td>
<td class="rt">21</td>
<td class="rt">40.38 </td>
</tr><tr class="s4">
<td>Port Bits</td>
<td class="rt">650</td>
<td class="rt">306</td>
<td class="rt">47.08 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 0->1</td>
<td class="rt">325</td>
<td class="rt">153</td>
<td class="rt">47.08 </td>
</tr><tr class="s4">
<td nowrap>Port Bits 1->0</td>
<td class="rt">325</td>
<td class="rt">153</td>
<td class="rt">47.08 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>tclk_sms</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>biste_r</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>biste_delayed</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_meA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_meB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_weA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_weB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdw2bitsA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdw2bitsB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>twem_short[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>t_addr_sh_bus[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_row_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_col_lsbA</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_row_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>t_col_lsbB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>tdc2bits[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>capt_enA[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>capt_enB[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm0</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>dm2</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>A_A[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>A_B[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BYWE_N_A[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>BYWE_N_B[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CE_N_A</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CE_N_B</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK_A</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CLK_B</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DI_A[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DI_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DO_A[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DO_B[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GWE_N_A</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>GWE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>OE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>OE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>err_data_out[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_A[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_A_B[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_BYWE_N_A[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_BYWE_N_B[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_CE_N_A</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_CE_N_B</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CLK_A_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CLK_B_int</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_DI_A[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_DI_B[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_GWE_N_A</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_GWE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_OE_N_A</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>int_OE_N_B</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_88234_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1700.html#inst_tag_88234" >gemini_tb.DUT.soc_ss_inst.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_DPRAM_IN.\_dp_512x32_[0].vl_wr_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int_top_1 </a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">26</td>
<td class="rt">13</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">263</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">168</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">176</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">184</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">192</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">200</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">208</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">216</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">224</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">232</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">240</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">248</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">256</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
263        assign tclk_en_int = scan_mode ? 1'b0 : biste_delayed;
                                          <font color = "red">-1-</font>  
                                          <font color = "red">==></font>  
                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
168            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
169              1'b1 : bmux_oeA = 1'b0;
           <font color = "red">      ==></font>
170              default : bmux_oeA = OE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
176            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
177              1'b1 : bmux_oeB = 1'b0;
           <font color = "red">      ==></font>
178              default : bmux_oeB = OE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
184            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
185              1'b1 : bmux_meA = t_meA;
           <font color = "red">      ==></font>
186              default : bmux_meA = CE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
192            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
193              1'b1 : bmux_meB = t_meB;
           <font color = "red">      ==></font>
194              default : bmux_meB = CE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
200            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
201              1'b1 : bmux_weA = t_weA;
           <font color = "red">      ==></font>
202              default : bmux_weA = GWE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
208            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
209              1'b1 : bmux_weB = t_weB;
           <font color = "red">      ==></font>
210              default : bmux_weB = GWE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
216            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
217              1'b1 : bmux_dataA = t_dataA;
           <font color = "red">      ==></font>
218              default : bmux_dataA = DI_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
224            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
225              1'b1 : bmux_dataB = t_dataB;
           <font color = "red">      ==></font>
226              default : bmux_dataB = DI_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
232            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
233              1'b1 : bmux_wemA = t_wemA;
           <font color = "red">      ==></font>
234              default : bmux_wemA = BYWE_N_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
240            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
241              1'b1 : bmux_wemB = t_wemB;
           <font color = "red">      ==></font>
242              default : bmux_wemB = BYWE_N_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
248            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
249              1'b1 : bmux_addrA = t_addrA;
           <font color = "red">      ==></font>
250              default : bmux_addrA = A_A;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
256            case (bist_en_int) // synopsys infer_mux infer_mux_override 
               <font color = "red">-1-</font>  
257              1'b1 : bmux_addrB = t_addrB;
           <font color = "red">      ==></font>
258              default : bmux_addrB = A_B;
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1'b1 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_88226">
    <li>
      <a href="#inst_tag_88226_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_88226_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_88226_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_88226_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_88227">
    <li>
      <a href="#inst_tag_88227_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_88227_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_88227_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_88227_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_88228">
    <li>
      <a href="#inst_tag_88228_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_88228_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_88228_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_88228_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_88229">
    <li>
      <a href="#inst_tag_88229_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_88229_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_88229_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_88229_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_88230">
    <li>
      <a href="#inst_tag_88230_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_88230_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_88230_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_88230_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_88231">
    <li>
      <a href="#inst_tag_88231_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_88231_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_88231_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_88231_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_88232">
    <li>
      <a href="#inst_tag_88232_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_88232_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_88232_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_88232_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_88233">
    <li>
      <a href="#inst_tag_88233_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_88233_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_88233_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_88233_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_88234">
    <li>
      <a href="#inst_tag_88234_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_88234_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_88234_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_88234_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_88235">
    <li>
      <a href="#inst_tag_88235_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_88235_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_88235_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_88235_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_88236">
    <li>
      <a href="#inst_tag_88236_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_88236_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_88236_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_88236_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_88237">
    <li>
      <a href="#inst_tag_88237_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_88237_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_88237_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_88237_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_88238">
    <li>
      <a href="#inst_tag_88238_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_88238_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_88238_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_88238_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_88239">
    <li>
      <a href="#inst_tag_88239_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_88239_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_88239_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_88239_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_88240">
    <li>
      <a href="#inst_tag_88240_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_88240_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_88240_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_88240_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_88241">
    <li>
      <a href="#inst_tag_88241_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_88241_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_88241_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_88241_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_wrap_dti_dp_tm16ffcll_512x32_4byw2xoe_m_hc_1_int">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
