<stg><name>atax_Pipeline_VITIS_LOOP_14_1</name>


<trans_list>

<trans id="573" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="540" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="541" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="542" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="543" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="545" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="549" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="551" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="556" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="558" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="559" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="561" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="562" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="565" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="568" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %tmp, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %x_load_19_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_load_19

]]></Node>
<StgValue><ssdm name="x_load_19_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %x_load_18_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_load_18

]]></Node>
<StgValue><ssdm name="x_load_18_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:6 %x_load_17_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_load_17

]]></Node>
<StgValue><ssdm name="x_load_17_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:7 %x_load_16_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_load_16

]]></Node>
<StgValue><ssdm name="x_load_16_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:8 %x_load_15_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_load_15

]]></Node>
<StgValue><ssdm name="x_load_15_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:9 %x_load_14_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_load_14

]]></Node>
<StgValue><ssdm name="x_load_14_read"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:10 %x_load_13_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_load_13

]]></Node>
<StgValue><ssdm name="x_load_13_read"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:11 %x_load_12_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_load_12

]]></Node>
<StgValue><ssdm name="x_load_12_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:12 %x_load_11_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_load_11

]]></Node>
<StgValue><ssdm name="x_load_11_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:13 %x_load_10_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_load_10

]]></Node>
<StgValue><ssdm name="x_load_10_read"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:14 %x_load_9_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_load_9

]]></Node>
<StgValue><ssdm name="x_load_9_read"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:15 %x_load_8_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_load_8

]]></Node>
<StgValue><ssdm name="x_load_8_read"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:16 %x_load_7_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_load_7

]]></Node>
<StgValue><ssdm name="x_load_7_read"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:17 %x_load_6_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_load_6

]]></Node>
<StgValue><ssdm name="x_load_6_read"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:18 %x_load_5_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_load_5

]]></Node>
<StgValue><ssdm name="x_load_5_read"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:19 %x_load_4_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_load_4

]]></Node>
<StgValue><ssdm name="x_load_4_read"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:20 %x_load_3_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_load_3

]]></Node>
<StgValue><ssdm name="x_load_3_read"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:21 %x_load_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_load_2

]]></Node>
<StgValue><ssdm name="x_load_2_read"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:22 %x_load_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_load_1

]]></Node>
<StgValue><ssdm name="x_load_1_read"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:23 %x_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %x_load

]]></Node>
<StgValue><ssdm name="x_load_read"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:24 %store_ln0 = store i5 0, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:25 %br_ln0 = br void %VITIS_LOOP_17_2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
VITIS_LOOP_17_2:0 %i_1 = load i5 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_2:1 %y_addr = getelementptr i32 %y, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="y_addr"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_2:2 %y_addr_1 = getelementptr i32 %y, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="y_addr_1"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_2:3 %y_addr_2 = getelementptr i32 %y, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="y_addr_2"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_2:4 %y_addr_3 = getelementptr i32 %y, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="y_addr_3"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_2:5 %y_addr_4 = getelementptr i32 %y, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="y_addr_4"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_2:6 %y_addr_5 = getelementptr i32 %y, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="y_addr_5"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_2:7 %y_addr_6 = getelementptr i32 %y, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="y_addr_6"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_2:8 %y_addr_7 = getelementptr i32 %y, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="y_addr_7"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_2:9 %y_addr_8 = getelementptr i32 %y, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="y_addr_8"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_2:10 %y_addr_9 = getelementptr i32 %y, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="y_addr_9"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_2:11 %y_addr_10 = getelementptr i32 %y, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="y_addr_10"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_2:12 %y_addr_11 = getelementptr i32 %y, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="y_addr_11"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_2:13 %y_addr_12 = getelementptr i32 %y, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="y_addr_12"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_2:14 %y_addr_13 = getelementptr i32 %y, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="y_addr_13"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_2:15 %y_addr_14 = getelementptr i32 %y, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="y_addr_14"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_2:16 %y_addr_15 = getelementptr i32 %y, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="y_addr_15"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_2:17 %y_addr_16 = getelementptr i32 %y, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="y_addr_16"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_2:18 %y_addr_17 = getelementptr i32 %y, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="y_addr_17"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_2:19 %y_addr_18 = getelementptr i32 %y, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="y_addr_18"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_2:20 %y_addr_19 = getelementptr i32 %y, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="y_addr_19"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_17_2:21 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_17_2:22 %icmp_ln14 = icmp_eq  i5 %i_1, i5 20

]]></Node>
<StgValue><ssdm name="icmp_ln14"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_17_2:23 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 20, i64 20, i64 20

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_17_2:24 %add_ln14 = add i5 %i_1, i5 1

]]></Node>
<StgValue><ssdm name="add_ln14"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_2:25 %br_ln14 = br i1 %icmp_ln14, void %VITIS_LOOP_17_2.split, void %for.end30.exitStub

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_17_2.split:0 %i_cast = zext i5 %i_1

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
VITIS_LOOP_17_2.split:1 %tmp_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %i_1, i4 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
VITIS_LOOP_17_2.split:2 %tmp_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %i_1, i2 0

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="9" op_0_bw="7">
<![CDATA[
VITIS_LOOP_17_2.split:3 %zext_ln18 = zext i7 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln18"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_17_2.split:4 %add_ln18_20 = add i9 %tmp_1, i9 %zext_ln18

]]></Node>
<StgValue><ssdm name="add_ln18_20"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_2.split:65 %tmp_addr = getelementptr i32 %tmp, i64 0, i64 %i_cast

]]></Node>
<StgValue><ssdm name="tmp_addr"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_17_2.split:66 %t = load i5 %tmp_addr

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_17_2.split:127 %y_load = load i5 %y_addr_19

]]></Node>
<StgValue><ssdm name="y_load"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_17_2.split:131 %y_load_1 = load i5 %y_addr_18

]]></Node>
<StgValue><ssdm name="y_load_1"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_17_2.split:208 %store_ln14 = store i5 %add_ln14, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln14"/></StgValue>
</operation>

<operation id="500" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="0">
<![CDATA[
for.end30.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="9">
<![CDATA[
VITIS_LOOP_17_2.split:5 %zext_ln18_1 = zext i9 %add_ln18_20

]]></Node>
<StgValue><ssdm name="zext_ln18_1"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_2.split:6 %A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln18_1

]]></Node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_17_2.split:13 %or_ln18_2 = or i9 %add_ln18_20, i9 3

]]></Node>
<StgValue><ssdm name="or_ln18_2"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="9">
<![CDATA[
VITIS_LOOP_17_2.split:14 %zext_ln18_4 = zext i9 %or_ln18_2

]]></Node>
<StgValue><ssdm name="zext_ln18_4"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_2.split:15 %A_addr_3 = getelementptr i32 %A, i64 0, i64 %zext_ln18_4

]]></Node>
<StgValue><ssdm name="A_addr_3"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_17_2.split:40 %add_ln18_29 = add i9 %add_ln18_20, i9 12

]]></Node>
<StgValue><ssdm name="add_ln18_29"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_17_2.split:66 %t = load i5 %tmp_addr

]]></Node>
<StgValue><ssdm name="t"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="9">
<![CDATA[
VITIS_LOOP_17_2.split:67 %A_load = load i9 %A_addr

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="9">
<![CDATA[
VITIS_LOOP_17_2.split:73 %A_load_3 = load i9 %A_addr_3

]]></Node>
<StgValue><ssdm name="A_load_3"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_17_2.split:127 %y_load = load i5 %y_addr_19

]]></Node>
<StgValue><ssdm name="y_load"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_17_2.split:131 %y_load_1 = load i5 %y_addr_18

]]></Node>
<StgValue><ssdm name="y_load_1"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_17_2.split:135 %y_load_2 = load i5 %y_addr_17

]]></Node>
<StgValue><ssdm name="y_load_2"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_17_2.split:139 %y_load_3 = load i5 %y_addr_16

]]></Node>
<StgValue><ssdm name="y_load_3"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_17_2.split:7 %or_ln18 = or i9 %add_ln18_20, i9 1

]]></Node>
<StgValue><ssdm name="or_ln18"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="9">
<![CDATA[
VITIS_LOOP_17_2.split:8 %zext_ln18_2 = zext i9 %or_ln18

]]></Node>
<StgValue><ssdm name="zext_ln18_2"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_2.split:9 %A_addr_1 = getelementptr i32 %A, i64 0, i64 %zext_ln18_2

]]></Node>
<StgValue><ssdm name="A_addr_1"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_17_2.split:28 %add_ln18_25 = add i9 %add_ln18_20, i9 8

]]></Node>
<StgValue><ssdm name="add_ln18_25"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="9">
<![CDATA[
VITIS_LOOP_17_2.split:41 %zext_ln18_13 = zext i9 %add_ln18_29

]]></Node>
<StgValue><ssdm name="zext_ln18_13"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_2.split:42 %A_addr_12 = getelementptr i32 %A, i64 0, i64 %zext_ln18_13

]]></Node>
<StgValue><ssdm name="A_addr_12"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="9">
<![CDATA[
VITIS_LOOP_17_2.split:67 %A_load = load i9 %A_addr

]]></Node>
<StgValue><ssdm name="A_load"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="9">
<![CDATA[
VITIS_LOOP_17_2.split:69 %A_load_1 = load i9 %A_addr_1

]]></Node>
<StgValue><ssdm name="A_load_1"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="9">
<![CDATA[
VITIS_LOOP_17_2.split:73 %A_load_3 = load i9 %A_addr_3

]]></Node>
<StgValue><ssdm name="A_load_3"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="9">
<![CDATA[
VITIS_LOOP_17_2.split:91 %A_load_12 = load i9 %A_addr_12

]]></Node>
<StgValue><ssdm name="A_load_12"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_17_2.split:135 %y_load_2 = load i5 %y_addr_17

]]></Node>
<StgValue><ssdm name="y_load_2"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_17_2.split:139 %y_load_3 = load i5 %y_addr_16

]]></Node>
<StgValue><ssdm name="y_load_3"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_17_2.split:143 %y_load_4 = load i5 %y_addr_15

]]></Node>
<StgValue><ssdm name="y_load_4"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_17_2.split:147 %y_load_5 = load i5 %y_addr_14

]]></Node>
<StgValue><ssdm name="y_load_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_17_2.split:10 %or_ln18_1 = or i9 %add_ln18_20, i9 2

]]></Node>
<StgValue><ssdm name="or_ln18_1"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="9">
<![CDATA[
VITIS_LOOP_17_2.split:11 %zext_ln18_3 = zext i9 %or_ln18_1

]]></Node>
<StgValue><ssdm name="zext_ln18_3"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_2.split:12 %A_addr_2 = getelementptr i32 %A, i64 0, i64 %zext_ln18_3

]]></Node>
<StgValue><ssdm name="A_addr_2"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_17_2.split:19 %add_ln18_22 = add i9 %add_ln18_20, i9 5

]]></Node>
<StgValue><ssdm name="add_ln18_22"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="9">
<![CDATA[
VITIS_LOOP_17_2.split:29 %zext_ln18_9 = zext i9 %add_ln18_25

]]></Node>
<StgValue><ssdm name="zext_ln18_9"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_2.split:30 %A_addr_8 = getelementptr i32 %A, i64 0, i64 %zext_ln18_9

]]></Node>
<StgValue><ssdm name="A_addr_8"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_17_2.split:61 %add_ln18_36 = add i9 %add_ln18_20, i9 19

]]></Node>
<StgValue><ssdm name="add_ln18_36"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:68 %mul_ln18 = mul i32 %x_load_read, i32 %A_load

]]></Node>
<StgValue><ssdm name="mul_ln18"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="9">
<![CDATA[
VITIS_LOOP_17_2.split:69 %A_load_1 = load i9 %A_addr_1

]]></Node>
<StgValue><ssdm name="A_load_1"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="9">
<![CDATA[
VITIS_LOOP_17_2.split:71 %A_load_2 = load i9 %A_addr_2

]]></Node>
<StgValue><ssdm name="A_load_2"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:74 %mul_ln18_3 = mul i32 %x_load_3_read, i32 %A_load_3

]]></Node>
<StgValue><ssdm name="mul_ln18_3"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="9">
<![CDATA[
VITIS_LOOP_17_2.split:83 %A_load_8 = load i9 %A_addr_8

]]></Node>
<StgValue><ssdm name="A_load_8"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="9">
<![CDATA[
VITIS_LOOP_17_2.split:91 %A_load_12 = load i9 %A_addr_12

]]></Node>
<StgValue><ssdm name="A_load_12"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_17_2.split:143 %y_load_4 = load i5 %y_addr_15

]]></Node>
<StgValue><ssdm name="y_load_4"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_17_2.split:147 %y_load_5 = load i5 %y_addr_14

]]></Node>
<StgValue><ssdm name="y_load_5"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_17_2.split:151 %y_load_6 = load i5 %y_addr_13

]]></Node>
<StgValue><ssdm name="y_load_6"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_17_2.split:155 %y_load_7 = load i5 %y_addr_12

]]></Node>
<StgValue><ssdm name="y_load_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="9">
<![CDATA[
VITIS_LOOP_17_2.split:20 %zext_ln18_6 = zext i9 %add_ln18_22

]]></Node>
<StgValue><ssdm name="zext_ln18_6"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_2.split:21 %A_addr_5 = getelementptr i32 %A, i64 0, i64 %zext_ln18_6

]]></Node>
<StgValue><ssdm name="A_addr_5"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_17_2.split:22 %add_ln18_23 = add i9 %add_ln18_20, i9 6

]]></Node>
<StgValue><ssdm name="add_ln18_23"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_17_2.split:25 %add_ln18_24 = add i9 %add_ln18_20, i9 7

]]></Node>
<StgValue><ssdm name="add_ln18_24"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="9">
<![CDATA[
VITIS_LOOP_17_2.split:62 %zext_ln18_20 = zext i9 %add_ln18_36

]]></Node>
<StgValue><ssdm name="zext_ln18_20"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_2.split:63 %A_addr_19 = getelementptr i32 %A, i64 0, i64 %zext_ln18_20

]]></Node>
<StgValue><ssdm name="A_addr_19"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:68 %mul_ln18 = mul i32 %x_load_read, i32 %A_load

]]></Node>
<StgValue><ssdm name="mul_ln18"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:70 %mul_ln18_1 = mul i32 %x_load_1_read, i32 %A_load_1

]]></Node>
<StgValue><ssdm name="mul_ln18_1"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="9">
<![CDATA[
VITIS_LOOP_17_2.split:71 %A_load_2 = load i9 %A_addr_2

]]></Node>
<StgValue><ssdm name="A_load_2"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:74 %mul_ln18_3 = mul i32 %x_load_3_read, i32 %A_load_3

]]></Node>
<StgValue><ssdm name="mul_ln18_3"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="9">
<![CDATA[
VITIS_LOOP_17_2.split:77 %A_load_5 = load i9 %A_addr_5

]]></Node>
<StgValue><ssdm name="A_load_5"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="9">
<![CDATA[
VITIS_LOOP_17_2.split:83 %A_load_8 = load i9 %A_addr_8

]]></Node>
<StgValue><ssdm name="A_load_8"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:92 %mul_ln18_12 = mul i32 %x_load_12_read, i32 %A_load_12

]]></Node>
<StgValue><ssdm name="mul_ln18_12"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="9">
<![CDATA[
VITIS_LOOP_17_2.split:105 %A_load_19 = load i9 %A_addr_19

]]></Node>
<StgValue><ssdm name="A_load_19"/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_17_2.split:151 %y_load_6 = load i5 %y_addr_13

]]></Node>
<StgValue><ssdm name="y_load_6"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_17_2.split:155 %y_load_7 = load i5 %y_addr_12

]]></Node>
<StgValue><ssdm name="y_load_7"/></StgValue>
</operation>

<operation id="159" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_17_2.split:159 %y_load_8 = load i5 %y_addr_11

]]></Node>
<StgValue><ssdm name="y_load_8"/></StgValue>
</operation>

<operation id="160" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_17_2.split:163 %y_load_9 = load i5 %y_addr_10

]]></Node>
<StgValue><ssdm name="y_load_9"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="161" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="9">
<![CDATA[
VITIS_LOOP_17_2.split:23 %zext_ln18_7 = zext i9 %add_ln18_23

]]></Node>
<StgValue><ssdm name="zext_ln18_7"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_2.split:24 %A_addr_6 = getelementptr i32 %A, i64 0, i64 %zext_ln18_7

]]></Node>
<StgValue><ssdm name="A_addr_6"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="9">
<![CDATA[
VITIS_LOOP_17_2.split:26 %zext_ln18_8 = zext i9 %add_ln18_24

]]></Node>
<StgValue><ssdm name="zext_ln18_8"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_2.split:27 %A_addr_7 = getelementptr i32 %A, i64 0, i64 %zext_ln18_8

]]></Node>
<StgValue><ssdm name="A_addr_7"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_17_2.split:31 %add_ln18_26 = add i9 %add_ln18_20, i9 9

]]></Node>
<StgValue><ssdm name="add_ln18_26"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_17_2.split:37 %add_ln18_28 = add i9 %add_ln18_20, i9 11

]]></Node>
<StgValue><ssdm name="add_ln18_28"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:68 %mul_ln18 = mul i32 %x_load_read, i32 %A_load

]]></Node>
<StgValue><ssdm name="mul_ln18"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:70 %mul_ln18_1 = mul i32 %x_load_1_read, i32 %A_load_1

]]></Node>
<StgValue><ssdm name="mul_ln18_1"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:72 %mul_ln18_2 = mul i32 %x_load_2_read, i32 %A_load_2

]]></Node>
<StgValue><ssdm name="mul_ln18_2"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:74 %mul_ln18_3 = mul i32 %x_load_3_read, i32 %A_load_3

]]></Node>
<StgValue><ssdm name="mul_ln18_3"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="9">
<![CDATA[
VITIS_LOOP_17_2.split:77 %A_load_5 = load i9 %A_addr_5

]]></Node>
<StgValue><ssdm name="A_load_5"/></StgValue>
</operation>

<operation id="172" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="9">
<![CDATA[
VITIS_LOOP_17_2.split:79 %A_load_6 = load i9 %A_addr_6

]]></Node>
<StgValue><ssdm name="A_load_6"/></StgValue>
</operation>

<operation id="173" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="9">
<![CDATA[
VITIS_LOOP_17_2.split:81 %A_load_7 = load i9 %A_addr_7

]]></Node>
<StgValue><ssdm name="A_load_7"/></StgValue>
</operation>

<operation id="174" st_id="6" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:84 %mul_ln18_8 = mul i32 %x_load_8_read, i32 %A_load_8

]]></Node>
<StgValue><ssdm name="mul_ln18_8"/></StgValue>
</operation>

<operation id="175" st_id="6" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:92 %mul_ln18_12 = mul i32 %x_load_12_read, i32 %A_load_12

]]></Node>
<StgValue><ssdm name="mul_ln18_12"/></StgValue>
</operation>

<operation id="176" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="9">
<![CDATA[
VITIS_LOOP_17_2.split:105 %A_load_19 = load i9 %A_addr_19

]]></Node>
<StgValue><ssdm name="A_load_19"/></StgValue>
</operation>

<operation id="177" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_17_2.split:159 %y_load_8 = load i5 %y_addr_11

]]></Node>
<StgValue><ssdm name="y_load_8"/></StgValue>
</operation>

<operation id="178" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_17_2.split:163 %y_load_9 = load i5 %y_addr_10

]]></Node>
<StgValue><ssdm name="y_load_9"/></StgValue>
</operation>

<operation id="179" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_17_2.split:167 %y_load_10 = load i5 %y_addr_9

]]></Node>
<StgValue><ssdm name="y_load_10"/></StgValue>
</operation>

<operation id="180" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_17_2.split:171 %y_load_11 = load i5 %y_addr_8

]]></Node>
<StgValue><ssdm name="y_load_11"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="181" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="9">
<![CDATA[
VITIS_LOOP_17_2.split:32 %zext_ln18_10 = zext i9 %add_ln18_26

]]></Node>
<StgValue><ssdm name="zext_ln18_10"/></StgValue>
</operation>

<operation id="182" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_2.split:33 %A_addr_9 = getelementptr i32 %A, i64 0, i64 %zext_ln18_10

]]></Node>
<StgValue><ssdm name="A_addr_9"/></StgValue>
</operation>

<operation id="183" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="9">
<![CDATA[
VITIS_LOOP_17_2.split:38 %zext_ln18_12 = zext i9 %add_ln18_28

]]></Node>
<StgValue><ssdm name="zext_ln18_12"/></StgValue>
</operation>

<operation id="184" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_2.split:39 %A_addr_11 = getelementptr i32 %A, i64 0, i64 %zext_ln18_12

]]></Node>
<StgValue><ssdm name="A_addr_11"/></StgValue>
</operation>

<operation id="185" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_17_2.split:43 %add_ln18_30 = add i9 %add_ln18_20, i9 13

]]></Node>
<StgValue><ssdm name="add_ln18_30"/></StgValue>
</operation>

<operation id="186" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_17_2.split:49 %add_ln18_32 = add i9 %add_ln18_20, i9 15

]]></Node>
<StgValue><ssdm name="add_ln18_32"/></StgValue>
</operation>

<operation id="187" st_id="7" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:68 %mul_ln18 = mul i32 %x_load_read, i32 %A_load

]]></Node>
<StgValue><ssdm name="mul_ln18"/></StgValue>
</operation>

<operation id="188" st_id="7" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:70 %mul_ln18_1 = mul i32 %x_load_1_read, i32 %A_load_1

]]></Node>
<StgValue><ssdm name="mul_ln18_1"/></StgValue>
</operation>

<operation id="189" st_id="7" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:72 %mul_ln18_2 = mul i32 %x_load_2_read, i32 %A_load_2

]]></Node>
<StgValue><ssdm name="mul_ln18_2"/></StgValue>
</operation>

<operation id="190" st_id="7" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:74 %mul_ln18_3 = mul i32 %x_load_3_read, i32 %A_load_3

]]></Node>
<StgValue><ssdm name="mul_ln18_3"/></StgValue>
</operation>

<operation id="191" st_id="7" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:78 %mul_ln18_5 = mul i32 %x_load_5_read, i32 %A_load_5

]]></Node>
<StgValue><ssdm name="mul_ln18_5"/></StgValue>
</operation>

<operation id="192" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="9">
<![CDATA[
VITIS_LOOP_17_2.split:79 %A_load_6 = load i9 %A_addr_6

]]></Node>
<StgValue><ssdm name="A_load_6"/></StgValue>
</operation>

<operation id="193" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="9">
<![CDATA[
VITIS_LOOP_17_2.split:81 %A_load_7 = load i9 %A_addr_7

]]></Node>
<StgValue><ssdm name="A_load_7"/></StgValue>
</operation>

<operation id="194" st_id="7" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:84 %mul_ln18_8 = mul i32 %x_load_8_read, i32 %A_load_8

]]></Node>
<StgValue><ssdm name="mul_ln18_8"/></StgValue>
</operation>

<operation id="195" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="9">
<![CDATA[
VITIS_LOOP_17_2.split:85 %A_load_9 = load i9 %A_addr_9

]]></Node>
<StgValue><ssdm name="A_load_9"/></StgValue>
</operation>

<operation id="196" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="9">
<![CDATA[
VITIS_LOOP_17_2.split:89 %A_load_11 = load i9 %A_addr_11

]]></Node>
<StgValue><ssdm name="A_load_11"/></StgValue>
</operation>

<operation id="197" st_id="7" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:92 %mul_ln18_12 = mul i32 %x_load_12_read, i32 %A_load_12

]]></Node>
<StgValue><ssdm name="mul_ln18_12"/></StgValue>
</operation>

<operation id="198" st_id="7" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:106 %mul_ln18_19 = mul i32 %x_load_19_read, i32 %A_load_19

]]></Node>
<StgValue><ssdm name="mul_ln18_19"/></StgValue>
</operation>

<operation id="199" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_17_2.split:167 %y_load_10 = load i5 %y_addr_9

]]></Node>
<StgValue><ssdm name="y_load_10"/></StgValue>
</operation>

<operation id="200" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_17_2.split:171 %y_load_11 = load i5 %y_addr_8

]]></Node>
<StgValue><ssdm name="y_load_11"/></StgValue>
</operation>

<operation id="201" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_17_2.split:175 %y_load_12 = load i5 %y_addr_7

]]></Node>
<StgValue><ssdm name="y_load_12"/></StgValue>
</operation>

<operation id="202" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_17_2.split:179 %y_load_13 = load i5 %y_addr_6

]]></Node>
<StgValue><ssdm name="y_load_13"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="203" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="9">
<![CDATA[
VITIS_LOOP_17_2.split:44 %zext_ln18_14 = zext i9 %add_ln18_30

]]></Node>
<StgValue><ssdm name="zext_ln18_14"/></StgValue>
</operation>

<operation id="204" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_2.split:45 %A_addr_13 = getelementptr i32 %A, i64 0, i64 %zext_ln18_14

]]></Node>
<StgValue><ssdm name="A_addr_13"/></StgValue>
</operation>

<operation id="205" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="9">
<![CDATA[
VITIS_LOOP_17_2.split:50 %zext_ln18_16 = zext i9 %add_ln18_32

]]></Node>
<StgValue><ssdm name="zext_ln18_16"/></StgValue>
</operation>

<operation id="206" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_2.split:51 %A_addr_15 = getelementptr i32 %A, i64 0, i64 %zext_ln18_16

]]></Node>
<StgValue><ssdm name="A_addr_15"/></StgValue>
</operation>

<operation id="207" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_17_2.split:52 %add_ln18_33 = add i9 %add_ln18_20, i9 16

]]></Node>
<StgValue><ssdm name="add_ln18_33"/></StgValue>
</operation>

<operation id="208" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_17_2.split:58 %add_ln18_35 = add i9 %add_ln18_20, i9 18

]]></Node>
<StgValue><ssdm name="add_ln18_35"/></StgValue>
</operation>

<operation id="209" st_id="8" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:68 %mul_ln18 = mul i32 %x_load_read, i32 %A_load

]]></Node>
<StgValue><ssdm name="mul_ln18"/></StgValue>
</operation>

<operation id="210" st_id="8" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:70 %mul_ln18_1 = mul i32 %x_load_1_read, i32 %A_load_1

]]></Node>
<StgValue><ssdm name="mul_ln18_1"/></StgValue>
</operation>

<operation id="211" st_id="8" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:72 %mul_ln18_2 = mul i32 %x_load_2_read, i32 %A_load_2

]]></Node>
<StgValue><ssdm name="mul_ln18_2"/></StgValue>
</operation>

<operation id="212" st_id="8" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:74 %mul_ln18_3 = mul i32 %x_load_3_read, i32 %A_load_3

]]></Node>
<StgValue><ssdm name="mul_ln18_3"/></StgValue>
</operation>

<operation id="213" st_id="8" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:78 %mul_ln18_5 = mul i32 %x_load_5_read, i32 %A_load_5

]]></Node>
<StgValue><ssdm name="mul_ln18_5"/></StgValue>
</operation>

<operation id="214" st_id="8" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:80 %mul_ln18_6 = mul i32 %x_load_6_read, i32 %A_load_6

]]></Node>
<StgValue><ssdm name="mul_ln18_6"/></StgValue>
</operation>

<operation id="215" st_id="8" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:82 %mul_ln18_7 = mul i32 %x_load_7_read, i32 %A_load_7

]]></Node>
<StgValue><ssdm name="mul_ln18_7"/></StgValue>
</operation>

<operation id="216" st_id="8" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:84 %mul_ln18_8 = mul i32 %x_load_8_read, i32 %A_load_8

]]></Node>
<StgValue><ssdm name="mul_ln18_8"/></StgValue>
</operation>

<operation id="217" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="9">
<![CDATA[
VITIS_LOOP_17_2.split:85 %A_load_9 = load i9 %A_addr_9

]]></Node>
<StgValue><ssdm name="A_load_9"/></StgValue>
</operation>

<operation id="218" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="9">
<![CDATA[
VITIS_LOOP_17_2.split:89 %A_load_11 = load i9 %A_addr_11

]]></Node>
<StgValue><ssdm name="A_load_11"/></StgValue>
</operation>

<operation id="219" st_id="8" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:92 %mul_ln18_12 = mul i32 %x_load_12_read, i32 %A_load_12

]]></Node>
<StgValue><ssdm name="mul_ln18_12"/></StgValue>
</operation>

<operation id="220" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="9">
<![CDATA[
VITIS_LOOP_17_2.split:93 %A_load_13 = load i9 %A_addr_13

]]></Node>
<StgValue><ssdm name="A_load_13"/></StgValue>
</operation>

<operation id="221" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="9">
<![CDATA[
VITIS_LOOP_17_2.split:97 %A_load_15 = load i9 %A_addr_15

]]></Node>
<StgValue><ssdm name="A_load_15"/></StgValue>
</operation>

<operation id="222" st_id="8" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:106 %mul_ln18_19 = mul i32 %x_load_19_read, i32 %A_load_19

]]></Node>
<StgValue><ssdm name="mul_ln18_19"/></StgValue>
</operation>

<operation id="223" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_17_2.split:175 %y_load_12 = load i5 %y_addr_7

]]></Node>
<StgValue><ssdm name="y_load_12"/></StgValue>
</operation>

<operation id="224" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_17_2.split:179 %y_load_13 = load i5 %y_addr_6

]]></Node>
<StgValue><ssdm name="y_load_13"/></StgValue>
</operation>

<operation id="225" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_17_2.split:183 %y_load_14 = load i5 %y_addr_5

]]></Node>
<StgValue><ssdm name="y_load_14"/></StgValue>
</operation>

<operation id="226" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_17_2.split:187 %y_load_15 = load i5 %y_addr_4

]]></Node>
<StgValue><ssdm name="y_load_15"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="227" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_17_2.split:16 %add_ln18_21 = add i9 %add_ln18_20, i9 4

]]></Node>
<StgValue><ssdm name="add_ln18_21"/></StgValue>
</operation>

<operation id="228" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_17_2.split:34 %add_ln18_27 = add i9 %add_ln18_20, i9 10

]]></Node>
<StgValue><ssdm name="add_ln18_27"/></StgValue>
</operation>

<operation id="229" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="9">
<![CDATA[
VITIS_LOOP_17_2.split:53 %zext_ln18_17 = zext i9 %add_ln18_33

]]></Node>
<StgValue><ssdm name="zext_ln18_17"/></StgValue>
</operation>

<operation id="230" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_2.split:54 %A_addr_16 = getelementptr i32 %A, i64 0, i64 %zext_ln18_17

]]></Node>
<StgValue><ssdm name="A_addr_16"/></StgValue>
</operation>

<operation id="231" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="9">
<![CDATA[
VITIS_LOOP_17_2.split:59 %zext_ln18_19 = zext i9 %add_ln18_35

]]></Node>
<StgValue><ssdm name="zext_ln18_19"/></StgValue>
</operation>

<operation id="232" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_2.split:60 %A_addr_18 = getelementptr i32 %A, i64 0, i64 %zext_ln18_19

]]></Node>
<StgValue><ssdm name="A_addr_18"/></StgValue>
</operation>

<operation id="233" st_id="9" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:70 %mul_ln18_1 = mul i32 %x_load_1_read, i32 %A_load_1

]]></Node>
<StgValue><ssdm name="mul_ln18_1"/></StgValue>
</operation>

<operation id="234" st_id="9" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:72 %mul_ln18_2 = mul i32 %x_load_2_read, i32 %A_load_2

]]></Node>
<StgValue><ssdm name="mul_ln18_2"/></StgValue>
</operation>

<operation id="235" st_id="9" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:78 %mul_ln18_5 = mul i32 %x_load_5_read, i32 %A_load_5

]]></Node>
<StgValue><ssdm name="mul_ln18_5"/></StgValue>
</operation>

<operation id="236" st_id="9" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:80 %mul_ln18_6 = mul i32 %x_load_6_read, i32 %A_load_6

]]></Node>
<StgValue><ssdm name="mul_ln18_6"/></StgValue>
</operation>

<operation id="237" st_id="9" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:82 %mul_ln18_7 = mul i32 %x_load_7_read, i32 %A_load_7

]]></Node>
<StgValue><ssdm name="mul_ln18_7"/></StgValue>
</operation>

<operation id="238" st_id="9" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:84 %mul_ln18_8 = mul i32 %x_load_8_read, i32 %A_load_8

]]></Node>
<StgValue><ssdm name="mul_ln18_8"/></StgValue>
</operation>

<operation id="239" st_id="9" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:86 %mul_ln18_9 = mul i32 %x_load_9_read, i32 %A_load_9

]]></Node>
<StgValue><ssdm name="mul_ln18_9"/></StgValue>
</operation>

<operation id="240" st_id="9" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:90 %mul_ln18_11 = mul i32 %x_load_11_read, i32 %A_load_11

]]></Node>
<StgValue><ssdm name="mul_ln18_11"/></StgValue>
</operation>

<operation id="241" st_id="9" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:92 %mul_ln18_12 = mul i32 %x_load_12_read, i32 %A_load_12

]]></Node>
<StgValue><ssdm name="mul_ln18_12"/></StgValue>
</operation>

<operation id="242" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="9">
<![CDATA[
VITIS_LOOP_17_2.split:93 %A_load_13 = load i9 %A_addr_13

]]></Node>
<StgValue><ssdm name="A_load_13"/></StgValue>
</operation>

<operation id="243" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="9">
<![CDATA[
VITIS_LOOP_17_2.split:97 %A_load_15 = load i9 %A_addr_15

]]></Node>
<StgValue><ssdm name="A_load_15"/></StgValue>
</operation>

<operation id="244" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="9">
<![CDATA[
VITIS_LOOP_17_2.split:99 %A_load_16 = load i9 %A_addr_16

]]></Node>
<StgValue><ssdm name="A_load_16"/></StgValue>
</operation>

<operation id="245" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="9">
<![CDATA[
VITIS_LOOP_17_2.split:103 %A_load_18 = load i9 %A_addr_18

]]></Node>
<StgValue><ssdm name="A_load_18"/></StgValue>
</operation>

<operation id="246" st_id="9" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:106 %mul_ln18_19 = mul i32 %x_load_19_read, i32 %A_load_19

]]></Node>
<StgValue><ssdm name="mul_ln18_19"/></StgValue>
</operation>

<operation id="247" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_17_2.split:183 %y_load_14 = load i5 %y_addr_5

]]></Node>
<StgValue><ssdm name="y_load_14"/></StgValue>
</operation>

<operation id="248" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_17_2.split:187 %y_load_15 = load i5 %y_addr_4

]]></Node>
<StgValue><ssdm name="y_load_15"/></StgValue>
</operation>

<operation id="249" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_17_2.split:191 %y_load_16 = load i5 %y_addr_3

]]></Node>
<StgValue><ssdm name="y_load_16"/></StgValue>
</operation>

<operation id="250" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_17_2.split:195 %y_load_17 = load i5 %y_addr_2

]]></Node>
<StgValue><ssdm name="y_load_17"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="251" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="9">
<![CDATA[
VITIS_LOOP_17_2.split:17 %zext_ln18_5 = zext i9 %add_ln18_21

]]></Node>
<StgValue><ssdm name="zext_ln18_5"/></StgValue>
</operation>

<operation id="252" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_2.split:18 %A_addr_4 = getelementptr i32 %A, i64 0, i64 %zext_ln18_5

]]></Node>
<StgValue><ssdm name="A_addr_4"/></StgValue>
</operation>

<operation id="253" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="9">
<![CDATA[
VITIS_LOOP_17_2.split:35 %zext_ln18_11 = zext i9 %add_ln18_27

]]></Node>
<StgValue><ssdm name="zext_ln18_11"/></StgValue>
</operation>

<operation id="254" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_2.split:36 %A_addr_10 = getelementptr i32 %A, i64 0, i64 %zext_ln18_11

]]></Node>
<StgValue><ssdm name="A_addr_10"/></StgValue>
</operation>

<operation id="255" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_17_2.split:46 %add_ln18_31 = add i9 %add_ln18_20, i9 14

]]></Node>
<StgValue><ssdm name="add_ln18_31"/></StgValue>
</operation>

<operation id="256" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_17_2.split:55 %add_ln18_34 = add i9 %add_ln18_20, i9 17

]]></Node>
<StgValue><ssdm name="add_ln18_34"/></StgValue>
</operation>

<operation id="257" st_id="10" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:72 %mul_ln18_2 = mul i32 %x_load_2_read, i32 %A_load_2

]]></Node>
<StgValue><ssdm name="mul_ln18_2"/></StgValue>
</operation>

<operation id="258" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="9">
<![CDATA[
VITIS_LOOP_17_2.split:75 %A_load_4 = load i9 %A_addr_4

]]></Node>
<StgValue><ssdm name="A_load_4"/></StgValue>
</operation>

<operation id="259" st_id="10" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:78 %mul_ln18_5 = mul i32 %x_load_5_read, i32 %A_load_5

]]></Node>
<StgValue><ssdm name="mul_ln18_5"/></StgValue>
</operation>

<operation id="260" st_id="10" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:80 %mul_ln18_6 = mul i32 %x_load_6_read, i32 %A_load_6

]]></Node>
<StgValue><ssdm name="mul_ln18_6"/></StgValue>
</operation>

<operation id="261" st_id="10" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:82 %mul_ln18_7 = mul i32 %x_load_7_read, i32 %A_load_7

]]></Node>
<StgValue><ssdm name="mul_ln18_7"/></StgValue>
</operation>

<operation id="262" st_id="10" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:84 %mul_ln18_8 = mul i32 %x_load_8_read, i32 %A_load_8

]]></Node>
<StgValue><ssdm name="mul_ln18_8"/></StgValue>
</operation>

<operation id="263" st_id="10" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:86 %mul_ln18_9 = mul i32 %x_load_9_read, i32 %A_load_9

]]></Node>
<StgValue><ssdm name="mul_ln18_9"/></StgValue>
</operation>

<operation id="264" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="9">
<![CDATA[
VITIS_LOOP_17_2.split:87 %A_load_10 = load i9 %A_addr_10

]]></Node>
<StgValue><ssdm name="A_load_10"/></StgValue>
</operation>

<operation id="265" st_id="10" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:90 %mul_ln18_11 = mul i32 %x_load_11_read, i32 %A_load_11

]]></Node>
<StgValue><ssdm name="mul_ln18_11"/></StgValue>
</operation>

<operation id="266" st_id="10" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:94 %mul_ln18_13 = mul i32 %x_load_13_read, i32 %A_load_13

]]></Node>
<StgValue><ssdm name="mul_ln18_13"/></StgValue>
</operation>

<operation id="267" st_id="10" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:98 %mul_ln18_15 = mul i32 %x_load_15_read, i32 %A_load_15

]]></Node>
<StgValue><ssdm name="mul_ln18_15"/></StgValue>
</operation>

<operation id="268" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="9">
<![CDATA[
VITIS_LOOP_17_2.split:99 %A_load_16 = load i9 %A_addr_16

]]></Node>
<StgValue><ssdm name="A_load_16"/></StgValue>
</operation>

<operation id="269" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="9">
<![CDATA[
VITIS_LOOP_17_2.split:103 %A_load_18 = load i9 %A_addr_18

]]></Node>
<StgValue><ssdm name="A_load_18"/></StgValue>
</operation>

<operation id="270" st_id="10" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:106 %mul_ln18_19 = mul i32 %x_load_19_read, i32 %A_load_19

]]></Node>
<StgValue><ssdm name="mul_ln18_19"/></StgValue>
</operation>

<operation id="271" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:117 %add_ln18_9 = add i32 %mul_ln18_3, i32 %mul_ln18

]]></Node>
<StgValue><ssdm name="add_ln18_9"/></StgValue>
</operation>

<operation id="272" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:118 %add_ln18_11 = add i32 %add_ln18_9, i32 %mul_ln18_12

]]></Node>
<StgValue><ssdm name="add_ln18_11"/></StgValue>
</operation>

<operation id="273" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_17_2.split:191 %y_load_16 = load i5 %y_addr_3

]]></Node>
<StgValue><ssdm name="y_load_16"/></StgValue>
</operation>

<operation id="274" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_17_2.split:195 %y_load_17 = load i5 %y_addr_2

]]></Node>
<StgValue><ssdm name="y_load_17"/></StgValue>
</operation>

<operation id="275" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_17_2.split:199 %y_load_18 = load i5 %y_addr_1

]]></Node>
<StgValue><ssdm name="y_load_18"/></StgValue>
</operation>

<operation id="276" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_17_2.split:203 %y_load_19 = load i5 %y_addr

]]></Node>
<StgValue><ssdm name="y_load_19"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="277" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="9">
<![CDATA[
VITIS_LOOP_17_2.split:47 %zext_ln18_15 = zext i9 %add_ln18_31

]]></Node>
<StgValue><ssdm name="zext_ln18_15"/></StgValue>
</operation>

<operation id="278" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_2.split:48 %A_addr_14 = getelementptr i32 %A, i64 0, i64 %zext_ln18_15

]]></Node>
<StgValue><ssdm name="A_addr_14"/></StgValue>
</operation>

<operation id="279" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="64" op_0_bw="9">
<![CDATA[
VITIS_LOOP_17_2.split:56 %zext_ln18_18 = zext i9 %add_ln18_34

]]></Node>
<StgValue><ssdm name="zext_ln18_18"/></StgValue>
</operation>

<operation id="280" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_17_2.split:57 %A_addr_17 = getelementptr i32 %A, i64 0, i64 %zext_ln18_18

]]></Node>
<StgValue><ssdm name="A_addr_17"/></StgValue>
</operation>

<operation id="281" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="9">
<![CDATA[
VITIS_LOOP_17_2.split:75 %A_load_4 = load i9 %A_addr_4

]]></Node>
<StgValue><ssdm name="A_load_4"/></StgValue>
</operation>

<operation id="282" st_id="11" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:78 %mul_ln18_5 = mul i32 %x_load_5_read, i32 %A_load_5

]]></Node>
<StgValue><ssdm name="mul_ln18_5"/></StgValue>
</operation>

<operation id="283" st_id="11" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:80 %mul_ln18_6 = mul i32 %x_load_6_read, i32 %A_load_6

]]></Node>
<StgValue><ssdm name="mul_ln18_6"/></StgValue>
</operation>

<operation id="284" st_id="11" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:82 %mul_ln18_7 = mul i32 %x_load_7_read, i32 %A_load_7

]]></Node>
<StgValue><ssdm name="mul_ln18_7"/></StgValue>
</operation>

<operation id="285" st_id="11" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:86 %mul_ln18_9 = mul i32 %x_load_9_read, i32 %A_load_9

]]></Node>
<StgValue><ssdm name="mul_ln18_9"/></StgValue>
</operation>

<operation id="286" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="9">
<![CDATA[
VITIS_LOOP_17_2.split:87 %A_load_10 = load i9 %A_addr_10

]]></Node>
<StgValue><ssdm name="A_load_10"/></StgValue>
</operation>

<operation id="287" st_id="11" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:90 %mul_ln18_11 = mul i32 %x_load_11_read, i32 %A_load_11

]]></Node>
<StgValue><ssdm name="mul_ln18_11"/></StgValue>
</operation>

<operation id="288" st_id="11" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:94 %mul_ln18_13 = mul i32 %x_load_13_read, i32 %A_load_13

]]></Node>
<StgValue><ssdm name="mul_ln18_13"/></StgValue>
</operation>

<operation id="289" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="9">
<![CDATA[
VITIS_LOOP_17_2.split:95 %A_load_14 = load i9 %A_addr_14

]]></Node>
<StgValue><ssdm name="A_load_14"/></StgValue>
</operation>

<operation id="290" st_id="11" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:98 %mul_ln18_15 = mul i32 %x_load_15_read, i32 %A_load_15

]]></Node>
<StgValue><ssdm name="mul_ln18_15"/></StgValue>
</operation>

<operation id="291" st_id="11" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:100 %mul_ln18_16 = mul i32 %x_load_16_read, i32 %A_load_16

]]></Node>
<StgValue><ssdm name="mul_ln18_16"/></StgValue>
</operation>

<operation id="292" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="9">
<![CDATA[
VITIS_LOOP_17_2.split:101 %A_load_17 = load i9 %A_addr_17

]]></Node>
<StgValue><ssdm name="A_load_17"/></StgValue>
</operation>

<operation id="293" st_id="11" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:104 %mul_ln18_18 = mul i32 %x_load_18_read, i32 %A_load_18

]]></Node>
<StgValue><ssdm name="mul_ln18_18"/></StgValue>
</operation>

<operation id="294" st_id="11" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:106 %mul_ln18_19 = mul i32 %x_load_19_read, i32 %A_load_19

]]></Node>
<StgValue><ssdm name="mul_ln18_19"/></StgValue>
</operation>

<operation id="295" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:116 %add_ln18_10 = add i32 %mul_ln18_1, i32 %mul_ln18_2

]]></Node>
<StgValue><ssdm name="add_ln18_10"/></StgValue>
</operation>

<operation id="296" st_id="11" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:123 %add_ln18_12 = add i32 %add_ln18_11, i32 %add_ln18_10

]]></Node>
<StgValue><ssdm name="add_ln18_12"/></StgValue>
</operation>

<operation id="297" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_17_2.split:199 %y_load_18 = load i5 %y_addr_1

]]></Node>
<StgValue><ssdm name="y_load_18"/></StgValue>
</operation>

<operation id="298" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_17_2.split:203 %y_load_19 = load i5 %y_addr

]]></Node>
<StgValue><ssdm name="y_load_19"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="299" st_id="12" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:76 %mul_ln18_4 = mul i32 %x_load_4_read, i32 %A_load_4

]]></Node>
<StgValue><ssdm name="mul_ln18_4"/></StgValue>
</operation>

<operation id="300" st_id="12" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:80 %mul_ln18_6 = mul i32 %x_load_6_read, i32 %A_load_6

]]></Node>
<StgValue><ssdm name="mul_ln18_6"/></StgValue>
</operation>

<operation id="301" st_id="12" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:82 %mul_ln18_7 = mul i32 %x_load_7_read, i32 %A_load_7

]]></Node>
<StgValue><ssdm name="mul_ln18_7"/></StgValue>
</operation>

<operation id="302" st_id="12" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:86 %mul_ln18_9 = mul i32 %x_load_9_read, i32 %A_load_9

]]></Node>
<StgValue><ssdm name="mul_ln18_9"/></StgValue>
</operation>

<operation id="303" st_id="12" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:88 %mul_ln18_10 = mul i32 %x_load_10_read, i32 %A_load_10

]]></Node>
<StgValue><ssdm name="mul_ln18_10"/></StgValue>
</operation>

<operation id="304" st_id="12" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:90 %mul_ln18_11 = mul i32 %x_load_11_read, i32 %A_load_11

]]></Node>
<StgValue><ssdm name="mul_ln18_11"/></StgValue>
</operation>

<operation id="305" st_id="12" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:94 %mul_ln18_13 = mul i32 %x_load_13_read, i32 %A_load_13

]]></Node>
<StgValue><ssdm name="mul_ln18_13"/></StgValue>
</operation>

<operation id="306" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="9">
<![CDATA[
VITIS_LOOP_17_2.split:95 %A_load_14 = load i9 %A_addr_14

]]></Node>
<StgValue><ssdm name="A_load_14"/></StgValue>
</operation>

<operation id="307" st_id="12" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:98 %mul_ln18_15 = mul i32 %x_load_15_read, i32 %A_load_15

]]></Node>
<StgValue><ssdm name="mul_ln18_15"/></StgValue>
</operation>

<operation id="308" st_id="12" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:100 %mul_ln18_16 = mul i32 %x_load_16_read, i32 %A_load_16

]]></Node>
<StgValue><ssdm name="mul_ln18_16"/></StgValue>
</operation>

<operation id="309" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="9">
<![CDATA[
VITIS_LOOP_17_2.split:101 %A_load_17 = load i9 %A_addr_17

]]></Node>
<StgValue><ssdm name="A_load_17"/></StgValue>
</operation>

<operation id="310" st_id="12" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:104 %mul_ln18_18 = mul i32 %x_load_18_read, i32 %A_load_18

]]></Node>
<StgValue><ssdm name="mul_ln18_18"/></StgValue>
</operation>

<operation id="311" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:120 %add_ln18_15 = add i32 %mul_ln18_8, i32 %mul_ln18_19

]]></Node>
<StgValue><ssdm name="add_ln18_15"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="312" st_id="13" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:76 %mul_ln18_4 = mul i32 %x_load_4_read, i32 %A_load_4

]]></Node>
<StgValue><ssdm name="mul_ln18_4"/></StgValue>
</operation>

<operation id="313" st_id="13" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:86 %mul_ln18_9 = mul i32 %x_load_9_read, i32 %A_load_9

]]></Node>
<StgValue><ssdm name="mul_ln18_9"/></StgValue>
</operation>

<operation id="314" st_id="13" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:88 %mul_ln18_10 = mul i32 %x_load_10_read, i32 %A_load_10

]]></Node>
<StgValue><ssdm name="mul_ln18_10"/></StgValue>
</operation>

<operation id="315" st_id="13" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:90 %mul_ln18_11 = mul i32 %x_load_11_read, i32 %A_load_11

]]></Node>
<StgValue><ssdm name="mul_ln18_11"/></StgValue>
</operation>

<operation id="316" st_id="13" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:94 %mul_ln18_13 = mul i32 %x_load_13_read, i32 %A_load_13

]]></Node>
<StgValue><ssdm name="mul_ln18_13"/></StgValue>
</operation>

<operation id="317" st_id="13" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:96 %mul_ln18_14 = mul i32 %x_load_14_read, i32 %A_load_14

]]></Node>
<StgValue><ssdm name="mul_ln18_14"/></StgValue>
</operation>

<operation id="318" st_id="13" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:98 %mul_ln18_15 = mul i32 %x_load_15_read, i32 %A_load_15

]]></Node>
<StgValue><ssdm name="mul_ln18_15"/></StgValue>
</operation>

<operation id="319" st_id="13" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:100 %mul_ln18_16 = mul i32 %x_load_16_read, i32 %A_load_16

]]></Node>
<StgValue><ssdm name="mul_ln18_16"/></StgValue>
</operation>

<operation id="320" st_id="13" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:102 %mul_ln18_17 = mul i32 %x_load_17_read, i32 %A_load_17

]]></Node>
<StgValue><ssdm name="mul_ln18_17"/></StgValue>
</operation>

<operation id="321" st_id="13" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:104 %mul_ln18_18 = mul i32 %x_load_18_read, i32 %A_load_18

]]></Node>
<StgValue><ssdm name="mul_ln18_18"/></StgValue>
</operation>

<operation id="322" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:119 %add_ln18_13 = add i32 %mul_ln18_5, i32 %mul_ln18_6

]]></Node>
<StgValue><ssdm name="add_ln18_13"/></StgValue>
</operation>

<operation id="323" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:121 %add_ln18_16 = add i32 %add_ln18_15, i32 %mul_ln18_7

]]></Node>
<StgValue><ssdm name="add_ln18_16"/></StgValue>
</operation>

<operation id="324" st_id="13" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:124 %add_ln18_17 = add i32 %add_ln18_12, i32 %add_ln18_16

]]></Node>
<StgValue><ssdm name="add_ln18_17"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="325" st_id="14" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:76 %mul_ln18_4 = mul i32 %x_load_4_read, i32 %A_load_4

]]></Node>
<StgValue><ssdm name="mul_ln18_4"/></StgValue>
</operation>

<operation id="326" st_id="14" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:88 %mul_ln18_10 = mul i32 %x_load_10_read, i32 %A_load_10

]]></Node>
<StgValue><ssdm name="mul_ln18_10"/></StgValue>
</operation>

<operation id="327" st_id="14" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:94 %mul_ln18_13 = mul i32 %x_load_13_read, i32 %A_load_13

]]></Node>
<StgValue><ssdm name="mul_ln18_13"/></StgValue>
</operation>

<operation id="328" st_id="14" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:96 %mul_ln18_14 = mul i32 %x_load_14_read, i32 %A_load_14

]]></Node>
<StgValue><ssdm name="mul_ln18_14"/></StgValue>
</operation>

<operation id="329" st_id="14" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:98 %mul_ln18_15 = mul i32 %x_load_15_read, i32 %A_load_15

]]></Node>
<StgValue><ssdm name="mul_ln18_15"/></StgValue>
</operation>

<operation id="330" st_id="14" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:100 %mul_ln18_16 = mul i32 %x_load_16_read, i32 %A_load_16

]]></Node>
<StgValue><ssdm name="mul_ln18_16"/></StgValue>
</operation>

<operation id="331" st_id="14" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:102 %mul_ln18_17 = mul i32 %x_load_17_read, i32 %A_load_17

]]></Node>
<StgValue><ssdm name="mul_ln18_17"/></StgValue>
</operation>

<operation id="332" st_id="14" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:104 %mul_ln18_18 = mul i32 %x_load_18_read, i32 %A_load_18

]]></Node>
<StgValue><ssdm name="mul_ln18_18"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="333" st_id="15" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:76 %mul_ln18_4 = mul i32 %x_load_4_read, i32 %A_load_4

]]></Node>
<StgValue><ssdm name="mul_ln18_4"/></StgValue>
</operation>

<operation id="334" st_id="15" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:88 %mul_ln18_10 = mul i32 %x_load_10_read, i32 %A_load_10

]]></Node>
<StgValue><ssdm name="mul_ln18_10"/></StgValue>
</operation>

<operation id="335" st_id="15" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:96 %mul_ln18_14 = mul i32 %x_load_14_read, i32 %A_load_14

]]></Node>
<StgValue><ssdm name="mul_ln18_14"/></StgValue>
</operation>

<operation id="336" st_id="15" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:100 %mul_ln18_16 = mul i32 %x_load_16_read, i32 %A_load_16

]]></Node>
<StgValue><ssdm name="mul_ln18_16"/></StgValue>
</operation>

<operation id="337" st_id="15" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:102 %mul_ln18_17 = mul i32 %x_load_17_read, i32 %A_load_17

]]></Node>
<StgValue><ssdm name="mul_ln18_17"/></StgValue>
</operation>

<operation id="338" st_id="15" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:104 %mul_ln18_18 = mul i32 %x_load_18_read, i32 %A_load_18

]]></Node>
<StgValue><ssdm name="mul_ln18_18"/></StgValue>
</operation>

<operation id="339" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:112 %add_ln18_5 = add i32 %mul_ln18_11, i32 %mul_ln18_13

]]></Node>
<StgValue><ssdm name="add_ln18_5"/></StgValue>
</operation>

<operation id="340" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:113 %add_ln18_6 = add i32 %add_ln18_5, i32 %mul_ln18_9

]]></Node>
<StgValue><ssdm name="add_ln18_6"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="341" st_id="16" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:76 %mul_ln18_4 = mul i32 %x_load_4_read, i32 %A_load_4

]]></Node>
<StgValue><ssdm name="mul_ln18_4"/></StgValue>
</operation>

<operation id="342" st_id="16" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:88 %mul_ln18_10 = mul i32 %x_load_10_read, i32 %A_load_10

]]></Node>
<StgValue><ssdm name="mul_ln18_10"/></StgValue>
</operation>

<operation id="343" st_id="16" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:96 %mul_ln18_14 = mul i32 %x_load_14_read, i32 %A_load_14

]]></Node>
<StgValue><ssdm name="mul_ln18_14"/></StgValue>
</operation>

<operation id="344" st_id="16" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:102 %mul_ln18_17 = mul i32 %x_load_17_read, i32 %A_load_17

]]></Node>
<StgValue><ssdm name="mul_ln18_17"/></StgValue>
</operation>

<operation id="345" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:108 %add_ln18_1 = add i32 %mul_ln18_16, i32 %mul_ln18_15

]]></Node>
<StgValue><ssdm name="add_ln18_1"/></StgValue>
</operation>

<operation id="346" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:109 %add_ln18_2 = add i32 %add_ln18_1, i32 %mul_ln18_18

]]></Node>
<StgValue><ssdm name="add_ln18_2"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="347" st_id="17" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:96 %mul_ln18_14 = mul i32 %x_load_14_read, i32 %A_load_14

]]></Node>
<StgValue><ssdm name="mul_ln18_14"/></StgValue>
</operation>

<operation id="348" st_id="17" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:102 %mul_ln18_17 = mul i32 %x_load_17_read, i32 %A_load_17

]]></Node>
<StgValue><ssdm name="mul_ln18_17"/></StgValue>
</operation>

<operation id="349" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:122 %add_ln18_14 = add i32 %add_ln18_13, i32 %mul_ln18_4

]]></Node>
<StgValue><ssdm name="add_ln18_14"/></StgValue>
</operation>

<operation id="350" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:125 %add_ln18_18 = add i32 %add_ln18_17, i32 %add_ln18_14

]]></Node>
<StgValue><ssdm name="add_ln18_18"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="351" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:107 %add_ln18 = add i32 %t, i32 %mul_ln18_17

]]></Node>
<StgValue><ssdm name="add_ln18"/></StgValue>
</operation>

<operation id="352" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:110 %add_ln18_3 = add i32 %add_ln18_2, i32 %add_ln18

]]></Node>
<StgValue><ssdm name="add_ln18_3"/></StgValue>
</operation>

<operation id="353" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:111 %add_ln18_4 = add i32 %mul_ln18_14, i32 %mul_ln18_10

]]></Node>
<StgValue><ssdm name="add_ln18_4"/></StgValue>
</operation>

<operation id="354" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:114 %add_ln18_7 = add i32 %add_ln18_6, i32 %add_ln18_4

]]></Node>
<StgValue><ssdm name="add_ln18_7"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="355" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:115 %add_ln18_8 = add i32 %add_ln18_7, i32 %add_ln18_3

]]></Node>
<StgValue><ssdm name="add_ln18_8"/></StgValue>
</operation>

<operation id="356" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:126 %add_ln18_19 = add i32 %add_ln18_18, i32 %add_ln18_8

]]></Node>
<StgValue><ssdm name="add_ln18_19"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="357" st_id="20" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:128 %mul_ln20 = mul i32 %A_load, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20"/></StgValue>
</operation>

<operation id="358" st_id="20" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:132 %mul_ln20_1 = mul i32 %A_load_1, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_1"/></StgValue>
</operation>

<operation id="359" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_2.split:207 %store_ln21 = store i32 %add_ln18_19, i5 %tmp_addr

]]></Node>
<StgValue><ssdm name="store_ln21"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="360" st_id="21" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:128 %mul_ln20 = mul i32 %A_load, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20"/></StgValue>
</operation>

<operation id="361" st_id="21" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:132 %mul_ln20_1 = mul i32 %A_load_1, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_1"/></StgValue>
</operation>

<operation id="362" st_id="21" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:136 %mul_ln20_2 = mul i32 %A_load_2, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_2"/></StgValue>
</operation>

<operation id="363" st_id="21" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:140 %mul_ln20_3 = mul i32 %A_load_3, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_3"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="364" st_id="22" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:128 %mul_ln20 = mul i32 %A_load, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20"/></StgValue>
</operation>

<operation id="365" st_id="22" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:132 %mul_ln20_1 = mul i32 %A_load_1, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_1"/></StgValue>
</operation>

<operation id="366" st_id="22" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:136 %mul_ln20_2 = mul i32 %A_load_2, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_2"/></StgValue>
</operation>

<operation id="367" st_id="22" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:140 %mul_ln20_3 = mul i32 %A_load_3, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_3"/></StgValue>
</operation>

<operation id="368" st_id="22" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:144 %mul_ln20_4 = mul i32 %A_load_4, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_4"/></StgValue>
</operation>

<operation id="369" st_id="22" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:148 %mul_ln20_5 = mul i32 %A_load_5, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_5"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="370" st_id="23" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:128 %mul_ln20 = mul i32 %A_load, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20"/></StgValue>
</operation>

<operation id="371" st_id="23" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:132 %mul_ln20_1 = mul i32 %A_load_1, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_1"/></StgValue>
</operation>

<operation id="372" st_id="23" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:136 %mul_ln20_2 = mul i32 %A_load_2, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_2"/></StgValue>
</operation>

<operation id="373" st_id="23" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:140 %mul_ln20_3 = mul i32 %A_load_3, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_3"/></StgValue>
</operation>

<operation id="374" st_id="23" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:144 %mul_ln20_4 = mul i32 %A_load_4, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_4"/></StgValue>
</operation>

<operation id="375" st_id="23" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:148 %mul_ln20_5 = mul i32 %A_load_5, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_5"/></StgValue>
</operation>

<operation id="376" st_id="23" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:152 %mul_ln20_6 = mul i32 %A_load_6, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_6"/></StgValue>
</operation>

<operation id="377" st_id="23" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:156 %mul_ln20_7 = mul i32 %A_load_7, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_7"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="378" st_id="24" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:128 %mul_ln20 = mul i32 %A_load, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20"/></StgValue>
</operation>

<operation id="379" st_id="24" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:132 %mul_ln20_1 = mul i32 %A_load_1, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_1"/></StgValue>
</operation>

<operation id="380" st_id="24" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:136 %mul_ln20_2 = mul i32 %A_load_2, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_2"/></StgValue>
</operation>

<operation id="381" st_id="24" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:140 %mul_ln20_3 = mul i32 %A_load_3, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_3"/></StgValue>
</operation>

<operation id="382" st_id="24" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:144 %mul_ln20_4 = mul i32 %A_load_4, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_4"/></StgValue>
</operation>

<operation id="383" st_id="24" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:148 %mul_ln20_5 = mul i32 %A_load_5, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_5"/></StgValue>
</operation>

<operation id="384" st_id="24" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:152 %mul_ln20_6 = mul i32 %A_load_6, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_6"/></StgValue>
</operation>

<operation id="385" st_id="24" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:156 %mul_ln20_7 = mul i32 %A_load_7, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_7"/></StgValue>
</operation>

<operation id="386" st_id="24" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:160 %mul_ln20_8 = mul i32 %A_load_8, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_8"/></StgValue>
</operation>

<operation id="387" st_id="24" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:164 %mul_ln20_9 = mul i32 %A_load_9, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_9"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="388" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:129 %add_ln20 = add i32 %y_load, i32 %mul_ln20

]]></Node>
<StgValue><ssdm name="add_ln20"/></StgValue>
</operation>

<operation id="389" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_2.split:130 %store_ln20 = store i32 %add_ln20, i5 %y_addr_19

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="390" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:133 %add_ln20_1 = add i32 %y_load_1, i32 %mul_ln20_1

]]></Node>
<StgValue><ssdm name="add_ln20_1"/></StgValue>
</operation>

<operation id="391" st_id="25" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_2.split:134 %store_ln20 = store i32 %add_ln20_1, i5 %y_addr_18

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="392" st_id="25" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:136 %mul_ln20_2 = mul i32 %A_load_2, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_2"/></StgValue>
</operation>

<operation id="393" st_id="25" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:140 %mul_ln20_3 = mul i32 %A_load_3, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_3"/></StgValue>
</operation>

<operation id="394" st_id="25" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:144 %mul_ln20_4 = mul i32 %A_load_4, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_4"/></StgValue>
</operation>

<operation id="395" st_id="25" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:148 %mul_ln20_5 = mul i32 %A_load_5, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_5"/></StgValue>
</operation>

<operation id="396" st_id="25" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:152 %mul_ln20_6 = mul i32 %A_load_6, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_6"/></StgValue>
</operation>

<operation id="397" st_id="25" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:156 %mul_ln20_7 = mul i32 %A_load_7, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_7"/></StgValue>
</operation>

<operation id="398" st_id="25" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:160 %mul_ln20_8 = mul i32 %A_load_8, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_8"/></StgValue>
</operation>

<operation id="399" st_id="25" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:164 %mul_ln20_9 = mul i32 %A_load_9, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_9"/></StgValue>
</operation>

<operation id="400" st_id="25" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:168 %mul_ln20_10 = mul i32 %A_load_10, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_10"/></StgValue>
</operation>

<operation id="401" st_id="25" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:172 %mul_ln20_11 = mul i32 %A_load_11, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_11"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="402" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:137 %add_ln20_2 = add i32 %y_load_2, i32 %mul_ln20_2

]]></Node>
<StgValue><ssdm name="add_ln20_2"/></StgValue>
</operation>

<operation id="403" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_2.split:138 %store_ln20 = store i32 %add_ln20_2, i5 %y_addr_17

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="404" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:141 %add_ln20_3 = add i32 %y_load_3, i32 %mul_ln20_3

]]></Node>
<StgValue><ssdm name="add_ln20_3"/></StgValue>
</operation>

<operation id="405" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_2.split:142 %store_ln20 = store i32 %add_ln20_3, i5 %y_addr_16

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="406" st_id="26" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:144 %mul_ln20_4 = mul i32 %A_load_4, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_4"/></StgValue>
</operation>

<operation id="407" st_id="26" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:148 %mul_ln20_5 = mul i32 %A_load_5, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_5"/></StgValue>
</operation>

<operation id="408" st_id="26" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:152 %mul_ln20_6 = mul i32 %A_load_6, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_6"/></StgValue>
</operation>

<operation id="409" st_id="26" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:156 %mul_ln20_7 = mul i32 %A_load_7, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_7"/></StgValue>
</operation>

<operation id="410" st_id="26" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:160 %mul_ln20_8 = mul i32 %A_load_8, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_8"/></StgValue>
</operation>

<operation id="411" st_id="26" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:164 %mul_ln20_9 = mul i32 %A_load_9, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_9"/></StgValue>
</operation>

<operation id="412" st_id="26" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:168 %mul_ln20_10 = mul i32 %A_load_10, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_10"/></StgValue>
</operation>

<operation id="413" st_id="26" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:172 %mul_ln20_11 = mul i32 %A_load_11, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_11"/></StgValue>
</operation>

<operation id="414" st_id="26" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:176 %mul_ln20_12 = mul i32 %A_load_12, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_12"/></StgValue>
</operation>

<operation id="415" st_id="26" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:180 %mul_ln20_13 = mul i32 %A_load_13, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_13"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="416" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:145 %add_ln20_4 = add i32 %y_load_4, i32 %mul_ln20_4

]]></Node>
<StgValue><ssdm name="add_ln20_4"/></StgValue>
</operation>

<operation id="417" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_2.split:146 %store_ln20 = store i32 %add_ln20_4, i5 %y_addr_15

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="418" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:149 %add_ln20_5 = add i32 %y_load_5, i32 %mul_ln20_5

]]></Node>
<StgValue><ssdm name="add_ln20_5"/></StgValue>
</operation>

<operation id="419" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_2.split:150 %store_ln20 = store i32 %add_ln20_5, i5 %y_addr_14

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="420" st_id="27" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:152 %mul_ln20_6 = mul i32 %A_load_6, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_6"/></StgValue>
</operation>

<operation id="421" st_id="27" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:156 %mul_ln20_7 = mul i32 %A_load_7, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_7"/></StgValue>
</operation>

<operation id="422" st_id="27" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:160 %mul_ln20_8 = mul i32 %A_load_8, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_8"/></StgValue>
</operation>

<operation id="423" st_id="27" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:164 %mul_ln20_9 = mul i32 %A_load_9, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_9"/></StgValue>
</operation>

<operation id="424" st_id="27" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:168 %mul_ln20_10 = mul i32 %A_load_10, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_10"/></StgValue>
</operation>

<operation id="425" st_id="27" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:172 %mul_ln20_11 = mul i32 %A_load_11, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_11"/></StgValue>
</operation>

<operation id="426" st_id="27" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:176 %mul_ln20_12 = mul i32 %A_load_12, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_12"/></StgValue>
</operation>

<operation id="427" st_id="27" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:180 %mul_ln20_13 = mul i32 %A_load_13, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_13"/></StgValue>
</operation>

<operation id="428" st_id="27" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:184 %mul_ln20_14 = mul i32 %A_load_14, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_14"/></StgValue>
</operation>

<operation id="429" st_id="27" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:188 %mul_ln20_15 = mul i32 %A_load_15, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_15"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="430" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:153 %add_ln20_6 = add i32 %y_load_6, i32 %mul_ln20_6

]]></Node>
<StgValue><ssdm name="add_ln20_6"/></StgValue>
</operation>

<operation id="431" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_2.split:154 %store_ln20 = store i32 %add_ln20_6, i5 %y_addr_13

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="432" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:157 %add_ln20_7 = add i32 %y_load_7, i32 %mul_ln20_7

]]></Node>
<StgValue><ssdm name="add_ln20_7"/></StgValue>
</operation>

<operation id="433" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_2.split:158 %store_ln20 = store i32 %add_ln20_7, i5 %y_addr_12

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="434" st_id="28" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:160 %mul_ln20_8 = mul i32 %A_load_8, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_8"/></StgValue>
</operation>

<operation id="435" st_id="28" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:164 %mul_ln20_9 = mul i32 %A_load_9, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_9"/></StgValue>
</operation>

<operation id="436" st_id="28" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:168 %mul_ln20_10 = mul i32 %A_load_10, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_10"/></StgValue>
</operation>

<operation id="437" st_id="28" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:172 %mul_ln20_11 = mul i32 %A_load_11, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_11"/></StgValue>
</operation>

<operation id="438" st_id="28" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:176 %mul_ln20_12 = mul i32 %A_load_12, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_12"/></StgValue>
</operation>

<operation id="439" st_id="28" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:180 %mul_ln20_13 = mul i32 %A_load_13, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_13"/></StgValue>
</operation>

<operation id="440" st_id="28" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:184 %mul_ln20_14 = mul i32 %A_load_14, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_14"/></StgValue>
</operation>

<operation id="441" st_id="28" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:188 %mul_ln20_15 = mul i32 %A_load_15, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_15"/></StgValue>
</operation>

<operation id="442" st_id="28" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:192 %mul_ln20_16 = mul i32 %A_load_16, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_16"/></StgValue>
</operation>

<operation id="443" st_id="28" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:196 %mul_ln20_17 = mul i32 %A_load_17, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_17"/></StgValue>
</operation>
</state>

<state id="29" st_id="30">

<operation id="444" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:161 %add_ln20_8 = add i32 %y_load_8, i32 %mul_ln20_8

]]></Node>
<StgValue><ssdm name="add_ln20_8"/></StgValue>
</operation>

<operation id="445" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_2.split:162 %store_ln20 = store i32 %add_ln20_8, i5 %y_addr_11

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="446" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:165 %add_ln20_9 = add i32 %y_load_9, i32 %mul_ln20_9

]]></Node>
<StgValue><ssdm name="add_ln20_9"/></StgValue>
</operation>

<operation id="447" st_id="29" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_2.split:166 %store_ln20 = store i32 %add_ln20_9, i5 %y_addr_10

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="448" st_id="29" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:168 %mul_ln20_10 = mul i32 %A_load_10, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_10"/></StgValue>
</operation>

<operation id="449" st_id="29" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:172 %mul_ln20_11 = mul i32 %A_load_11, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_11"/></StgValue>
</operation>

<operation id="450" st_id="29" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:176 %mul_ln20_12 = mul i32 %A_load_12, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_12"/></StgValue>
</operation>

<operation id="451" st_id="29" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:180 %mul_ln20_13 = mul i32 %A_load_13, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_13"/></StgValue>
</operation>

<operation id="452" st_id="29" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:184 %mul_ln20_14 = mul i32 %A_load_14, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_14"/></StgValue>
</operation>

<operation id="453" st_id="29" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:188 %mul_ln20_15 = mul i32 %A_load_15, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_15"/></StgValue>
</operation>

<operation id="454" st_id="29" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:192 %mul_ln20_16 = mul i32 %A_load_16, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_16"/></StgValue>
</operation>

<operation id="455" st_id="29" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:196 %mul_ln20_17 = mul i32 %A_load_17, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_17"/></StgValue>
</operation>

<operation id="456" st_id="29" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:200 %mul_ln20_18 = mul i32 %A_load_18, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_18"/></StgValue>
</operation>

<operation id="457" st_id="29" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:204 %mul_ln20_19 = mul i32 %A_load_19, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_19"/></StgValue>
</operation>
</state>

<state id="30" st_id="31">

<operation id="458" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:169 %add_ln20_10 = add i32 %y_load_10, i32 %mul_ln20_10

]]></Node>
<StgValue><ssdm name="add_ln20_10"/></StgValue>
</operation>

<operation id="459" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_2.split:170 %store_ln20 = store i32 %add_ln20_10, i5 %y_addr_9

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="460" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:173 %add_ln20_11 = add i32 %y_load_11, i32 %mul_ln20_11

]]></Node>
<StgValue><ssdm name="add_ln20_11"/></StgValue>
</operation>

<operation id="461" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_2.split:174 %store_ln20 = store i32 %add_ln20_11, i5 %y_addr_8

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="462" st_id="30" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:176 %mul_ln20_12 = mul i32 %A_load_12, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_12"/></StgValue>
</operation>

<operation id="463" st_id="30" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:180 %mul_ln20_13 = mul i32 %A_load_13, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_13"/></StgValue>
</operation>

<operation id="464" st_id="30" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:184 %mul_ln20_14 = mul i32 %A_load_14, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_14"/></StgValue>
</operation>

<operation id="465" st_id="30" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:188 %mul_ln20_15 = mul i32 %A_load_15, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_15"/></StgValue>
</operation>

<operation id="466" st_id="30" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:192 %mul_ln20_16 = mul i32 %A_load_16, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_16"/></StgValue>
</operation>

<operation id="467" st_id="30" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:196 %mul_ln20_17 = mul i32 %A_load_17, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_17"/></StgValue>
</operation>

<operation id="468" st_id="30" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:200 %mul_ln20_18 = mul i32 %A_load_18, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_18"/></StgValue>
</operation>

<operation id="469" st_id="30" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:204 %mul_ln20_19 = mul i32 %A_load_19, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_19"/></StgValue>
</operation>
</state>

<state id="31" st_id="32">

<operation id="470" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:177 %add_ln20_12 = add i32 %y_load_12, i32 %mul_ln20_12

]]></Node>
<StgValue><ssdm name="add_ln20_12"/></StgValue>
</operation>

<operation id="471" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_2.split:178 %store_ln20 = store i32 %add_ln20_12, i5 %y_addr_7

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="472" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:181 %add_ln20_13 = add i32 %y_load_13, i32 %mul_ln20_13

]]></Node>
<StgValue><ssdm name="add_ln20_13"/></StgValue>
</operation>

<operation id="473" st_id="31" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_2.split:182 %store_ln20 = store i32 %add_ln20_13, i5 %y_addr_6

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="474" st_id="31" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:184 %mul_ln20_14 = mul i32 %A_load_14, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_14"/></StgValue>
</operation>

<operation id="475" st_id="31" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:188 %mul_ln20_15 = mul i32 %A_load_15, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_15"/></StgValue>
</operation>

<operation id="476" st_id="31" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:192 %mul_ln20_16 = mul i32 %A_load_16, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_16"/></StgValue>
</operation>

<operation id="477" st_id="31" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:196 %mul_ln20_17 = mul i32 %A_load_17, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_17"/></StgValue>
</operation>

<operation id="478" st_id="31" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:200 %mul_ln20_18 = mul i32 %A_load_18, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_18"/></StgValue>
</operation>

<operation id="479" st_id="31" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:204 %mul_ln20_19 = mul i32 %A_load_19, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_19"/></StgValue>
</operation>
</state>

<state id="32" st_id="33">

<operation id="480" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:185 %add_ln20_14 = add i32 %y_load_14, i32 %mul_ln20_14

]]></Node>
<StgValue><ssdm name="add_ln20_14"/></StgValue>
</operation>

<operation id="481" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_2.split:186 %store_ln20 = store i32 %add_ln20_14, i5 %y_addr_5

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="482" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:189 %add_ln20_15 = add i32 %y_load_15, i32 %mul_ln20_15

]]></Node>
<StgValue><ssdm name="add_ln20_15"/></StgValue>
</operation>

<operation id="483" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_2.split:190 %store_ln20 = store i32 %add_ln20_15, i5 %y_addr_4

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="484" st_id="32" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:192 %mul_ln20_16 = mul i32 %A_load_16, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_16"/></StgValue>
</operation>

<operation id="485" st_id="32" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:196 %mul_ln20_17 = mul i32 %A_load_17, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_17"/></StgValue>
</operation>

<operation id="486" st_id="32" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:200 %mul_ln20_18 = mul i32 %A_load_18, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_18"/></StgValue>
</operation>

<operation id="487" st_id="32" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:204 %mul_ln20_19 = mul i32 %A_load_19, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_19"/></StgValue>
</operation>
</state>

<state id="33" st_id="34">

<operation id="488" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:193 %add_ln20_16 = add i32 %y_load_16, i32 %mul_ln20_16

]]></Node>
<StgValue><ssdm name="add_ln20_16"/></StgValue>
</operation>

<operation id="489" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_2.split:194 %store_ln20 = store i32 %add_ln20_16, i5 %y_addr_3

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="490" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:197 %add_ln20_17 = add i32 %y_load_17, i32 %mul_ln20_17

]]></Node>
<StgValue><ssdm name="add_ln20_17"/></StgValue>
</operation>

<operation id="491" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_2.split:198 %store_ln20 = store i32 %add_ln20_17, i5 %y_addr_2

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="492" st_id="33" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:200 %mul_ln20_18 = mul i32 %A_load_18, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_18"/></StgValue>
</operation>

<operation id="493" st_id="33" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:204 %mul_ln20_19 = mul i32 %A_load_19, i32 %add_ln18_19

]]></Node>
<StgValue><ssdm name="mul_ln20_19"/></StgValue>
</operation>
</state>

<state id="34" st_id="35">

<operation id="494" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_17_2.split:64 %specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln12"/></StgValue>
</operation>

<operation id="495" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:201 %add_ln20_18 = add i32 %y_load_18, i32 %mul_ln20_18

]]></Node>
<StgValue><ssdm name="add_ln20_18"/></StgValue>
</operation>

<operation id="496" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_2.split:202 %store_ln20 = store i32 %add_ln20_18, i5 %y_addr_1

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="497" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_17_2.split:205 %add_ln20_19 = add i32 %y_load_19, i32 %mul_ln20_19

]]></Node>
<StgValue><ssdm name="add_ln20_19"/></StgValue>
</operation>

<operation id="498" st_id="34" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
VITIS_LOOP_17_2.split:206 %store_ln20 = store i32 %add_ln20_19, i5 %y_addr

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="499" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_17_2.split:209 %br_ln14 = br void %VITIS_LOOP_17_2

]]></Node>
<StgValue><ssdm name="br_ln14"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
