<stg><name>clusterOp</name>


<trans_list>

<trans id="124" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="6" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="grouped_load" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="7" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="grouped_load" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="13" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="14" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="17" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="9" op_0_bw="32">
<![CDATA[
entry:0 %put = alloca i32 1

]]></Node>
<StgValue><ssdm name="put"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32">
<![CDATA[
entry:1 %cluster_count = alloca i32 1

]]></Node>
<StgValue><ssdm name="cluster_count"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="64">
<![CDATA[
entry:2 %p_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_loc"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="64">
<![CDATA[
entry:21 %distances = alloca i64 1

]]></Node>
<StgValue><ssdm name="distances"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="64">
<![CDATA[
entry:22 %grouped = alloca i64 1

]]></Node>
<StgValue><ssdm name="grouped"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="64">
<![CDATA[
entry:23 %clusters_id = alloca i64 1

]]></Node>
<StgValue><ssdm name="clusters_id"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="9" op_0_bw="64">
<![CDATA[
entry:24 %clusters_members = alloca i64 1

]]></Node>
<StgValue><ssdm name="clusters_members"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="64">
<![CDATA[
entry:25 %clusters_member_count = alloca i64 1

]]></Node>
<StgValue><ssdm name="clusters_member_count"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:28 %call_ln0 = call void @clusterOp_Pipeline_1, i1 %grouped

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:32 %store_ln33 = store i32 0, i32 %cluster_count

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:33 %store_ln33 = store i9 0, i9 %put

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="30" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:28 %call_ln0 = call void @clusterOp_Pipeline_1, i1 %grouped

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:29 %empty = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="32" op_9_bw="0">
<![CDATA[
entry:30 %call_ln0 = call void @clusterOp_Pipeline_VITIS_LOOP_27_1, i32 %inStream_V_data_V, i4 %inStream_V_keep_V, i4 %inStream_V_strb_V, i2 %inStream_V_user_V, i1 %inStream_V_last_V, i5 %inStream_V_id_V, i6 %inStream_V_dest_V, i32 %distances

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="33" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="32" op_9_bw="0">
<![CDATA[
entry:30 %call_ln0 = call void @clusterOp_Pipeline_VITIS_LOOP_27_1, i32 %inStream_V_data_V, i4 %inStream_V_keep_V, i4 %inStream_V_strb_V, i2 %inStream_V_user_V, i1 %inStream_V_last_V, i5 %inStream_V_id_V, i6 %inStream_V_dest_V, i32 %distances

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="34" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:3 %spectopmodule_ln16 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6

]]></Node>
<StgValue><ssdm name="spectopmodule_ln16"/></StgValue>
</operation>

<operation id="35" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="32" op_24_bw="32">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inStream_V_data_V, i4 %inStream_V_keep_V, i4 %inStream_V_strb_V, i2 %inStream_V_user_V, i1 %inStream_V_last_V, i5 %inStream_V_id_V, i6 %inStream_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %inStream_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %inStream_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %inStream_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
entry:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %inStream_V_user_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %inStream_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="41" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
entry:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %inStream_V_id_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="42" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
entry:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %inStream_V_dest_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="43" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="32" op_24_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %outStream_V_data_V, i4 %outStream_V_keep_V, i4 %outStream_V_strb_V, i2 %outStream_V_user_V, i1 %outStream_V_last_V, i5 %outStream_V_id_V, i6 %outStream_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="44" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %outStream_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:14 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %outStream_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="4">
<![CDATA[
entry:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %outStream_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
entry:16 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %outStream_V_user_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %outStream_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="5">
<![CDATA[
entry:18 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %outStream_V_id_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
entry:19 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %outStream_V_dest_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="0">
<![CDATA[
entry:26 %specaxissidechannel_ln22 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %outStream_V_data_V, i4 %outStream_V_keep_V, i4 %outStream_V_strb_V, i2 %outStream_V_user_V, i1 %outStream_V_last_V, i5 %outStream_V_id_V, i6 %outStream_V_dest_V, void @empty_4

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln22"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="2" op_5_bw="1" op_6_bw="5" op_7_bw="6" op_8_bw="0">
<![CDATA[
entry:27 %specaxissidechannel_ln22 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %inStream_V_data_V, i4 %inStream_V_keep_V, i4 %inStream_V_strb_V, i2 %inStream_V_user_V, i1 %inStream_V_last_V, i5 %inStream_V_id_V, i6 %inStream_V_dest_V, void @empty_5

]]></Node>
<StgValue><ssdm name="specaxissidechannel_ln22"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:31 %empty_115 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_115"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
entry:34 %br_ln33 = br void %for.body4

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="56" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.body4:0 %put_1 = load i9 %put

]]></Node>
<StgValue><ssdm name="put_1"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body4:1 %icmp_ln33 = icmp_eq  i9 %put_1, i9 360

]]></Node>
<StgValue><ssdm name="icmp_ln33"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body4:2 %empty_116 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 360, i64 360, i64 360

]]></Node>
<StgValue><ssdm name="empty_116"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body4:3 %add_ln33 = add i9 %put_1, i9 1

]]></Node>
<StgValue><ssdm name="add_ln33"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body4:4 %br_ln33 = br i1 %icmp_ln33, void %for.body4.split, void %VITIS_LOOP_67_5.preheader

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="9">
<![CDATA[
for.body4.split:1 %zext_ln33 = zext i9 %put_1

]]></Node>
<StgValue><ssdm name="zext_ln33"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body4.split:4 %grouped_addr = getelementptr i1 %grouped, i64 0, i64 %zext_ln33

]]></Node>
<StgValue><ssdm name="grouped_addr"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="9">
<![CDATA[
for.body4.split:5 %grouped_load = load i9 %grouped_addr

]]></Node>
<StgValue><ssdm name="grouped_load"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="40" op_0_bw="32">
<![CDATA[
VITIS_LOOP_67_5.preheader:0 %phi_mul = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="31" op_0_bw="32">
<![CDATA[
VITIS_LOOP_67_5.preheader:1 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_67_5.preheader:2 %store_ln66 = store i31 0, i31 %i_1

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5.preheader:3 %store_ln66 = store i40 0, i40 %phi_mul

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_67_5.preheader:4 %br_ln66 = br void %VITIS_LOOP_67_5

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="69" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body4.split:0 %cluster_count_load = load i32 %cluster_count

]]></Node>
<StgValue><ssdm name="cluster_count_load"/></StgValue>
</operation>

<operation id="70" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="5" op_0_bw="32">
<![CDATA[
for.body4.split:2 %trunc_ln33 = trunc i32 %cluster_count_load

]]></Node>
<StgValue><ssdm name="trunc_ln33"/></StgValue>
</operation>

<operation id="71" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body4.split:3 %specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln33"/></StgValue>
</operation>

<operation id="72" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="9">
<![CDATA[
for.body4.split:5 %grouped_load = load i9 %grouped_addr

]]></Node>
<StgValue><ssdm name="grouped_load"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body4.split:6 %br_ln34 = br i1 %grouped_load, void %VITIS_LOOP_42_3, void %for.inc59

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="grouped_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="17" op_0_bw="32">
<![CDATA[
VITIS_LOOP_42_3:1 %trunc_ln37 = trunc i32 %cluster_count_load

]]></Node>
<StgValue><ssdm name="trunc_ln37"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="grouped_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_42_3:2 %mul_ln37 = mul i17 %trunc_ln37, i17 360

]]></Node>
<StgValue><ssdm name="mul_ln37"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="grouped_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="1" op_1_bw="9" op_2_bw="0">
<![CDATA[
VITIS_LOOP_42_3:9 %store_ln39 = store i1 1, i9 %grouped_addr

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="grouped_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_42_3:10 %distances_addr = getelementptr i32 %distances, i64 0, i64 %zext_ln33

]]></Node>
<StgValue><ssdm name="distances_addr"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="grouped_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="9">
<![CDATA[
VITIS_LOOP_42_3:11 %distances_load = load i9 %distances_addr

]]></Node>
<StgValue><ssdm name="distances_load"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="grouped_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_42_3:15 %cluster_count_1 = add i32 %cluster_count_load, i32 1

]]></Node>
<StgValue><ssdm name="cluster_count_1"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="grouped_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_42_3:16 %store_ln62 = store i32 %cluster_count_1, i32 %cluster_count

]]></Node>
<StgValue><ssdm name="store_ln62"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="81" st_id="8" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_42_3:2 %mul_ln37 = mul i17 %trunc_ln37, i17 360

]]></Node>
<StgValue><ssdm name="mul_ln37"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="9">
<![CDATA[
VITIS_LOOP_42_3:11 %distances_load = load i9 %distances_addr

]]></Node>
<StgValue><ssdm name="distances_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="83" st_id="9" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_42_3:2 %mul_ln37 = mul i17 %trunc_ln37, i17 360

]]></Node>
<StgValue><ssdm name="mul_ln37"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="84" st_id="10" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_42_3:2 %mul_ln37 = mul i17 %trunc_ln37, i17 360

]]></Node>
<StgValue><ssdm name="mul_ln37"/></StgValue>
</operation>

<operation id="85" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="17">
<![CDATA[
VITIS_LOOP_42_3:3 %zext_ln37 = zext i17 %mul_ln37

]]></Node>
<StgValue><ssdm name="zext_ln37"/></StgValue>
</operation>

<operation id="86" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="17" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_42_3:4 %clusters_members_addr = getelementptr i9 %clusters_members, i64 0, i64 %zext_ln37

]]></Node>
<StgValue><ssdm name="clusters_members_addr"/></StgValue>
</operation>

<operation id="87" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="9" op_1_bw="17">
<![CDATA[
VITIS_LOOP_42_3:7 %store_ln37 = store i9 %put_1, i17 %clusters_members_addr

]]></Node>
<StgValue><ssdm name="store_ln37"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="88" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="9" op_3_bw="9" op_4_bw="32" op_5_bw="32" op_6_bw="17" op_7_bw="9" op_8_bw="32" op_9_bw="6" op_10_bw="82" op_11_bw="78" op_12_bw="75" op_13_bw="70" op_14_bw="65" op_15_bw="60" op_16_bw="32" op_17_bw="16" op_18_bw="51" op_19_bw="64" op_20_bw="68" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0">
<![CDATA[
VITIS_LOOP_42_3:12 %call_ln33 = call void @clusterOp_Pipeline_VITIS_LOOP_42_3, i1 %grouped, i9 %put_1, i9 %put_1, i32 %distances, i32 %distances_load, i17 %mul_ln37, i9 %clusters_members, i32 %p_loc, i6 %log_apfixed_reduce_log_inverse_lut_table_array_V, i82 %log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V, i78 %log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V, i75 %log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V, i70 %log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V, i65 %log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V, i60 %log_apfixed_reduce_log_lut_table_ap_fixed_22_6_64_array_V, i32 %f_x_msb_4_table_V, i16 %f_x_msb_5_table_V, i51 %f_x_msb_3_table_V, i64 %f_x_msb_2_table_V, i68 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="call_ln33"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="89" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="9" op_3_bw="9" op_4_bw="32" op_5_bw="32" op_6_bw="17" op_7_bw="9" op_8_bw="32" op_9_bw="6" op_10_bw="82" op_11_bw="78" op_12_bw="75" op_13_bw="70" op_14_bw="65" op_15_bw="60" op_16_bw="32" op_17_bw="16" op_18_bw="51" op_19_bw="64" op_20_bw="68" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0">
<![CDATA[
VITIS_LOOP_42_3:12 %call_ln33 = call void @clusterOp_Pipeline_VITIS_LOOP_42_3, i1 %grouped, i9 %put_1, i9 %put_1, i32 %distances, i32 %distances_load, i17 %mul_ln37, i9 %clusters_members, i32 %p_loc, i6 %log_apfixed_reduce_log_inverse_lut_table_array_V, i82 %log_apfixed_reduce_log0_lut_table_ap_fixed_0_5_64_array_V, i78 %log_apfixed_reduce_log_lut_table_ap_fixed_4_4_16_array_V, i75 %log_apfixed_reduce_log_lut_table_ap_fixed_7_6_64_array_V, i70 %log_apfixed_reduce_log_lut_table_ap_fixed_12_6_64_array_V, i65 %log_apfixed_reduce_log_lut_table_ap_fixed_17_6_64_array_V, i60 %log_apfixed_reduce_log_lut_table_ap_fixed_22_6_64_array_V, i32 %f_x_msb_4_table_V, i16 %f_x_msb_5_table_V, i51 %f_x_msb_3_table_V, i64 %f_x_msb_2_table_V, i68 %exp_x_msb_1_table_V

]]></Node>
<StgValue><ssdm name="call_ln33"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="90" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="grouped_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="32">
<![CDATA[
VITIS_LOOP_42_3:0 %zext_ln36 = zext i32 %cluster_count_load

]]></Node>
<StgValue><ssdm name="zext_ln36"/></StgValue>
</operation>

<operation id="91" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="grouped_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="9" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_42_3:5 %clusters_id_addr = getelementptr i5 %clusters_id, i64 0, i64 %zext_ln36

]]></Node>
<StgValue><ssdm name="clusters_id_addr"/></StgValue>
</operation>

<operation id="92" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="grouped_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="5" op_1_bw="9">
<![CDATA[
VITIS_LOOP_42_3:6 %store_ln36 = store i5 %trunc_ln33, i9 %clusters_id_addr

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="93" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="grouped_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_42_3:8 %clusters_member_count_addr = getelementptr i32 %clusters_member_count, i64 0, i64 %zext_ln36

]]></Node>
<StgValue><ssdm name="clusters_member_count_addr"/></StgValue>
</operation>

<operation id="94" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="grouped_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_42_3:13 %p_loc_load = load i32 %p_loc

]]></Node>
<StgValue><ssdm name="p_loc_load"/></StgValue>
</operation>

<operation id="95" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="grouped_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
VITIS_LOOP_42_3:14 %store_ln54 = store i32 %p_loc_load, i9 %clusters_member_count_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="96" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="grouped_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_42_3:17 %br_ln62 = br void %for.inc59

]]></Node>
<StgValue><ssdm name="br_ln62"/></StgValue>
</operation>

<operation id="97" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc59:0 %store_ln33 = store i9 %add_ln33, i9 %put

]]></Node>
<StgValue><ssdm name="store_ln33"/></StgValue>
</operation>

<operation id="98" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
for.inc59:1 %br_ln33 = br void %for.body4

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="99" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="40" op_0_bw="40" op_1_bw="0">
<![CDATA[
VITIS_LOOP_67_5:0 %phi_mul_load = load i40 %phi_mul

]]></Node>
<StgValue><ssdm name="phi_mul_load"/></StgValue>
</operation>

<operation id="100" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
VITIS_LOOP_67_5:1 %i = load i31 %i_1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="101" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_67_5:2 %cluster_count_load_1 = load i32 %cluster_count

]]></Node>
<StgValue><ssdm name="cluster_count_load_1"/></StgValue>
</operation>

<operation id="102" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="17" op_0_bw="40">
<![CDATA[
VITIS_LOOP_67_5:3 %trunc_ln66 = trunc i40 %phi_mul_load

]]></Node>
<StgValue><ssdm name="trunc_ln66"/></StgValue>
</operation>

<operation id="103" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="40" op_0_bw="40" op_1_bw="40">
<![CDATA[
VITIS_LOOP_67_5:4 %add_ln66_1 = add i40 %phi_mul_load, i40 360

]]></Node>
<StgValue><ssdm name="add_ln66_1"/></StgValue>
</operation>

<operation id="104" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="31">
<![CDATA[
VITIS_LOOP_67_5:5 %zext_ln66_1 = zext i31 %i

]]></Node>
<StgValue><ssdm name="zext_ln66_1"/></StgValue>
</operation>

<operation id="105" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_67_5:6 %icmp_ln66 = icmp_slt  i32 %zext_ln66_1, i32 %cluster_count_load_1

]]></Node>
<StgValue><ssdm name="icmp_ln66"/></StgValue>
</operation>

<operation id="106" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
VITIS_LOOP_67_5:7 %add_ln66 = add i31 %i, i31 1

]]></Node>
<StgValue><ssdm name="add_ln66"/></StgValue>
</operation>

<operation id="107" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_67_5:8 %br_ln66 = br i1 %icmp_ln66, void %for.end103.loopexit, void %VITIS_LOOP_67_5.split

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="108" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="31">
<![CDATA[
VITIS_LOOP_67_5.split:0 %zext_ln66 = zext i31 %i

]]></Node>
<StgValue><ssdm name="zext_ln66"/></StgValue>
</operation>

<operation id="109" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_5.split:2 %clusters_member_count_addr_1 = getelementptr i32 %clusters_member_count, i64 0, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="clusters_member_count_addr_1"/></StgValue>
</operation>

<operation id="110" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:3 %clusters_member_count_load = load i9 %clusters_member_count_addr_1

]]></Node>
<StgValue><ssdm name="clusters_member_count_load"/></StgValue>
</operation>

<operation id="111" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="9" op_0_bw="5" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_67_5.split:4 %clusters_id_addr_1 = getelementptr i5 %clusters_id, i64 0, i64 %zext_ln66

]]></Node>
<StgValue><ssdm name="clusters_id_addr_1"/></StgValue>
</operation>

<operation id="112" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="5" op_0_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:6 %clusters_id_load = load i9 %clusters_id_addr_1

]]></Node>
<StgValue><ssdm name="clusters_id_load"/></StgValue>
</operation>

<operation id="113" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
VITIS_LOOP_67_5.split:7 %empty_117 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_117"/></StgValue>
</operation>

<operation id="114" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_67_5.split:9 %store_ln66 = store i31 %add_ln66, i31 %i_1

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>

<operation id="115" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln66" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="40" op_1_bw="40" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_67_5.split:10 %store_ln66 = store i40 %add_ln66_1, i40 %phi_mul

]]></Node>
<StgValue><ssdm name="store_ln66"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="116" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:3 %clusters_member_count_load = load i9 %clusters_member_count_addr_1

]]></Node>
<StgValue><ssdm name="clusters_member_count_load"/></StgValue>
</operation>

<operation id="117" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
VITIS_LOOP_67_5.split:5 %sub89 = add i32 %clusters_member_count_load, i32 4294967295

]]></Node>
<StgValue><ssdm name="sub89"/></StgValue>
</operation>

<operation id="118" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="5" op_0_bw="9">
<![CDATA[
VITIS_LOOP_67_5.split:6 %clusters_id_load = load i9 %clusters_id_addr_1

]]></Node>
<StgValue><ssdm name="clusters_id_load"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="119" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="17" op_3_bw="9" op_4_bw="32" op_5_bw="5" op_6_bw="32" op_7_bw="4" op_8_bw="4" op_9_bw="2" op_10_bw="1" op_11_bw="5" op_12_bw="6" op_13_bw="0">
<![CDATA[
VITIS_LOOP_67_5.split:8 %call_ln66 = call void @clusterOp_Pipeline_VITIS_LOOP_67_5, i32 %clusters_member_count_load, i17 %trunc_ln66, i9 %clusters_members, i32 %sub89, i5 %clusters_id_load, i32 %outStream_V_data_V, i4 %outStream_V_keep_V, i4 %outStream_V_strb_V, i2 %outStream_V_user_V, i1 %outStream_V_last_V, i5 %outStream_V_id_V, i6 %outStream_V_dest_V

]]></Node>
<StgValue><ssdm name="call_ln66"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="120" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_67_5.split:1 %specloopname_ln66 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln66"/></StgValue>
</operation>

<operation id="121" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="17" op_3_bw="9" op_4_bw="32" op_5_bw="5" op_6_bw="32" op_7_bw="4" op_8_bw="4" op_9_bw="2" op_10_bw="1" op_11_bw="5" op_12_bw="6" op_13_bw="0">
<![CDATA[
VITIS_LOOP_67_5.split:8 %call_ln66 = call void @clusterOp_Pipeline_VITIS_LOOP_67_5, i32 %clusters_member_count_load, i17 %trunc_ln66, i9 %clusters_members, i32 %sub89, i5 %clusters_id_load, i32 %outStream_V_data_V, i4 %outStream_V_keep_V, i4 %outStream_V_strb_V, i2 %outStream_V_user_V, i1 %outStream_V_last_V, i5 %outStream_V_id_V, i6 %outStream_V_dest_V

]]></Node>
<StgValue><ssdm name="call_ln66"/></StgValue>
</operation>

<operation id="122" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_67_5.split:11 %br_ln66 = br void %VITIS_LOOP_67_5

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="123" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="0">
<![CDATA[
for.end103.loopexit:0 %ret_ln80 = ret

]]></Node>
<StgValue><ssdm name="ret_ln80"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
