
State Machine - |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|intercon_peripheral
Name intercon_peripheral.PERIPHERAL_TIMER0 intercon_peripheral.PERIPHERAL_ERROR intercon_peripheral.PERIPHERAL_INTERCON intercon_peripheral.PERIPHERAL_AEE_RAM intercon_peripheral.PERIPHERAL_AEE_ROM intercon_peripheral.PERIPHERAL_UART0 intercon_peripheral.PERIPHERAL_TIMER1 intercon_peripheral.PERIPHERAL_NONE 
intercon_peripheral.PERIPHERAL_NONE 0 0 0 0 0 0 0 0 
intercon_peripheral.PERIPHERAL_TIMER1 0 0 0 0 0 0 1 1 
intercon_peripheral.PERIPHERAL_UART0 0 0 0 0 0 1 0 1 
intercon_peripheral.PERIPHERAL_AEE_ROM 0 0 0 0 1 0 0 1 
intercon_peripheral.PERIPHERAL_AEE_RAM 0 0 0 1 0 0 0 1 
intercon_peripheral.PERIPHERAL_INTERCON 0 0 1 0 0 0 0 1 
intercon_peripheral.PERIPHERAL_ERROR 0 1 0 0 0 0 0 1 
intercon_peripheral.PERIPHERAL_TIMER0 1 0 0 0 0 0 0 1 

State Machine - |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_soc_intercon:intercon_error|prev_error_access
Name prev_error_access.ACCESS_READ prev_error_access.ACCESS_WRITE prev_error_access.ACCESS_NONE 
prev_error_access.ACCESS_NONE 0 0 0 
prev_error_access.ACCESS_WRITE 0 1 1 
prev_error_access.ACCESS_READ 1 0 1 

State Machine - |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_soc_uart:uart0|wb_state
Name wb_state.READ_ACK wb_state.WRITE_ACK wb_state.IDLE 
wb_state.IDLE 0 0 0 
wb_state.WRITE_ACK 0 1 1 
wb_state.READ_ACK 1 0 1 

State Machine - |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_soc_uart:uart0|tx_state
Name tx_state.STOPBIT tx_state.TRANSMIT tx_state.IDLE 
tx_state.IDLE 0 0 0 
tx_state.TRANSMIT 0 1 1 
tx_state.STOPBIT 1 0 1 

State Machine - |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_soc_uart:uart0|rx_state
Name rx_state.STOPBIT rx_state.STARTBIT rx_state.RECEIVE rx_state.IDLE 
rx_state.IDLE 0 0 0 0 
rx_state.RECEIVE 0 0 1 1 
rx_state.STARTBIT 0 1 0 1 
rx_state.STOPBIT 1 0 0 1 

State Machine - |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_wb_arbiter:arbiter|state
Name state.M2_BUSY state.M1_BUSY state.IDLE 
state.IDLE 0 0 0 
state.M1_BUSY 0 1 1 
state.M2_BUSY 1 0 1 

State Machine - |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_wb_adapter:dmem_if|state
Name state.WRITE_WAIT_ACK state.READ_WAIT_ACK state.IDLE 
state.IDLE 0 0 0 
state.READ_WAIT_ACK 0 1 1 
state.WRITE_WAIT_ACK 1 0 1 

State Machine - |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_icache:\icache_enabled:icache|state
Name state.LOAD_CACHELINE_FINISH state.LOAD_CACHELINE_WAIT_ACK state.LOAD_CACHELINE_START state.CACHE_READ_STALL state.IDLE 
state.IDLE 0 0 0 0 0 
state.CACHE_READ_STALL 0 0 0 1 1 
state.LOAD_CACHELINE_START 0 0 1 0 1 
state.LOAD_CACHELINE_WAIT_ACK 0 1 0 0 1 
state.LOAD_CACHELINE_FINISH 1 0 0 0 1 

State Machine - |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_writeback:writeback|csr_write_out
Name csr_write_out.CSR_WRITE_REPLACE~reg0 csr_write_out.CSR_WRITE_CLEAR~reg0 csr_write_out.CSR_WRITE_SET~reg0 csr_write_out.CSR_WRITE_NONE~reg0 
csr_write_out.CSR_WRITE_NONE~reg0 0 0 0 0 
csr_write_out.CSR_WRITE_SET~reg0 0 0 1 1 
csr_write_out.CSR_WRITE_CLEAR~reg0 0 1 0 1 
csr_write_out.CSR_WRITE_REPLACE~reg0 1 0 0 1 

State Machine - |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_memory:memory|mem_size
Name mem_size.MEMOP_SIZE_WORD mem_size.MEMOP_SIZE_HALFWORD mem_size.MEMOP_SIZE_BYTE 
mem_size.MEMOP_SIZE_BYTE 0 0 0 
mem_size.MEMOP_SIZE_HALFWORD 0 1 1 
mem_size.MEMOP_SIZE_WORD 1 0 1 

State Machine - |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_memory:memory|mem_op
Name mem_op.MEMOP_TYPE_STORE mem_op.MEMOP_TYPE_LOAD_UNSIGNED mem_op.MEMOP_TYPE_LOAD mem_op.MEMOP_TYPE_INVALID mem_op.MEMOP_TYPE_NONE 
mem_op.MEMOP_TYPE_NONE 0 0 0 0 0 
mem_op.MEMOP_TYPE_INVALID 0 0 0 1 1 
mem_op.MEMOP_TYPE_LOAD 0 0 1 0 1 
mem_op.MEMOP_TYPE_LOAD_UNSIGNED 0 1 0 0 1 
mem_op.MEMOP_TYPE_STORE 1 0 0 0 1 

State Machine - |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_memory:memory|csr_write_out
Name csr_write_out.CSR_WRITE_REPLACE~reg0 csr_write_out.CSR_WRITE_CLEAR~reg0 csr_write_out.CSR_WRITE_SET~reg0 csr_write_out.CSR_WRITE_NONE~reg0 
csr_write_out.CSR_WRITE_NONE~reg0 0 0 0 0 
csr_write_out.CSR_WRITE_SET~reg0 0 0 1 1 
csr_write_out.CSR_WRITE_CLEAR~reg0 0 1 0 1 
csr_write_out.CSR_WRITE_REPLACE~reg0 1 0 0 1 

State Machine - |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|mem_size
Name mem_size.MEMOP_SIZE_WORD mem_size.MEMOP_SIZE_HALFWORD mem_size.MEMOP_SIZE_BYTE 
mem_size.MEMOP_SIZE_BYTE 0 0 0 
mem_size.MEMOP_SIZE_HALFWORD 0 1 1 
mem_size.MEMOP_SIZE_WORD 1 0 1 

State Machine - |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|alu_y_src
Name alu_y_src.ALU_SRC_CSR alu_y_src.ALU_SRC_NULL alu_y_src.ALU_SRC_PC_NEXT alu_y_src.ALU_SRC_PC alu_y_src.ALU_SRC_SHAMT alu_y_src.ALU_SRC_IMM alu_y_src.ALU_SRC_REG 
alu_y_src.ALU_SRC_REG 0 0 0 0 0 0 0 
alu_y_src.ALU_SRC_IMM 0 0 0 0 0 1 1 
alu_y_src.ALU_SRC_SHAMT 0 0 0 0 1 0 1 
alu_y_src.ALU_SRC_PC 0 0 0 1 0 0 1 
alu_y_src.ALU_SRC_PC_NEXT 0 0 1 0 0 0 1 
alu_y_src.ALU_SRC_NULL 0 1 0 0 0 0 1 
alu_y_src.ALU_SRC_CSR 1 0 0 0 0 0 1 

State Machine - |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|alu_x_src
Name alu_x_src.ALU_SRC_CSR alu_x_src.ALU_SRC_NULL alu_x_src.ALU_SRC_PC_NEXT alu_x_src.ALU_SRC_PC alu_x_src.ALU_SRC_SHAMT alu_x_src.ALU_SRC_IMM alu_x_src.ALU_SRC_REG 
alu_x_src.ALU_SRC_REG 0 0 0 0 0 0 0 
alu_x_src.ALU_SRC_IMM 0 0 0 0 0 1 1 
alu_x_src.ALU_SRC_SHAMT 0 0 0 0 1 0 1 
alu_x_src.ALU_SRC_PC 0 0 0 1 0 0 1 
alu_x_src.ALU_SRC_PC_NEXT 0 0 1 0 0 0 1 
alu_x_src.ALU_SRC_NULL 0 1 0 0 0 0 1 
alu_x_src.ALU_SRC_CSR 1 0 0 0 0 0 1 

State Machine - |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|alu_op
Name alu_op.ALU_INVALID alu_op.ALU_NOP alu_op.ALU_SRA alu_op.ALU_SLL alu_op.ALU_SRL alu_op.ALU_SUB alu_op.ALU_ADD alu_op.ALU_SLTU alu_op.ALU_SLT alu_op.ALU_XOR alu_op.ALU_OR alu_op.ALU_AND 
alu_op.ALU_AND 0 0 0 0 0 0 0 0 0 0 0 0 
alu_op.ALU_OR 0 0 0 0 0 0 0 0 0 0 1 1 
alu_op.ALU_XOR 0 0 0 0 0 0 0 0 0 1 0 1 
alu_op.ALU_SLT 0 0 0 0 0 0 0 0 1 0 0 1 
alu_op.ALU_SLTU 0 0 0 0 0 0 0 1 0 0 0 1 
alu_op.ALU_ADD 0 0 0 0 0 0 1 0 0 0 0 1 
alu_op.ALU_SUB 0 0 0 0 0 1 0 0 0 0 0 1 
alu_op.ALU_SRL 0 0 0 0 1 0 0 0 0 0 0 1 
alu_op.ALU_SLL 0 0 0 1 0 0 0 0 0 0 0 1 
alu_op.ALU_SRA 0 0 1 0 0 0 0 0 0 0 0 1 
alu_op.ALU_NOP 0 1 0 0 0 0 0 0 0 0 0 1 
alu_op.ALU_INVALID 1 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|mem_op
Name mem_op.MEMOP_TYPE_STORE mem_op.MEMOP_TYPE_LOAD_UNSIGNED mem_op.MEMOP_TYPE_LOAD mem_op.MEMOP_TYPE_INVALID mem_op.MEMOP_TYPE_NONE 
mem_op.MEMOP_TYPE_NONE 0 0 0 0 0 
mem_op.MEMOP_TYPE_INVALID 0 0 0 1 1 
mem_op.MEMOP_TYPE_LOAD 0 0 1 0 1 
mem_op.MEMOP_TYPE_LOAD_UNSIGNED 0 1 0 0 1 
mem_op.MEMOP_TYPE_STORE 1 0 0 0 1 

State Machine - |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|csr_write
Name csr_write.CSR_WRITE_REPLACE csr_write.CSR_WRITE_CLEAR csr_write.CSR_WRITE_SET csr_write.CSR_WRITE_NONE 
csr_write.CSR_WRITE_NONE 0 0 0 0 
csr_write.CSR_WRITE_SET 0 0 1 1 
csr_write.CSR_WRITE_CLEAR 0 1 0 1 
csr_write.CSR_WRITE_REPLACE 1 0 0 1 

State Machine - |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_execute:execute|branch
Name branch.BRANCH_SRET branch.BRANCH_CONDITIONAL branch.BRANCH_JUMP_INDIRECT branch.BRANCH_JUMP branch.BRANCH_NONE 
branch.BRANCH_NONE 0 0 0 0 0 
branch.BRANCH_JUMP 0 0 0 1 1 
branch.BRANCH_JUMP_INDIRECT 0 0 1 0 1 
branch.BRANCH_CONDITIONAL 0 1 0 0 1 
branch.BRANCH_SRET 1 0 0 0 1 

State Machine - |RV_FPGA_PLC_Potato|toplevel:Potato_SoC|pp_potato:processor|pp_core:processor|pp_csr_unit:csr_unit|test_register.state
Name test_register.state.TEST_PASSED test_register.state.TEST_FAILED test_register.state.TEST_RUNNING test_register.state.TEST_IDLE 
test_register.state.TEST_IDLE 0 0 0 0 
test_register.state.TEST_RUNNING 0 0 1 1 
test_register.state.TEST_FAILED 0 1 0 1 
test_register.state.TEST_PASSED 1 0 0 1 
