// Automatically generated by PRGA's RTL generator
module prga_sync_basic #(
    parameter   DATA_WIDTH = 1,
    parameter   STAGE = 2
) (
    input wire [DATA_WIDTH-1:0]         idata,

    input wire                          oclk,
    output wire [DATA_WIDTH-1:0]        odata
    );

    reg [DATA_WIDTH-1:0]    data_stage  [0:STAGE-1];

    assign odata = data_stage[STAGE-1];

    always @(posedge oclk) begin
        data_stage[0]   <=  idata;
    end

    genvar stage;
    generate for (stage = 1; stage < STAGE; stage = stage + 1) begin
        always @(posedge oclk) begin
            data_stage[stage]   <=  data_stage[stage - 1];
        end
    end endgenerate

endmodule
