\hypertarget{group__I2C__CR2__Register__Bit__Definitions}{}\doxysection{I2C CR2 Register Bit Definitions}
\label{group__I2C__CR2__Register__Bit__Definitions}\index{I2C CR2 Register Bit Definitions@{I2C CR2 Register Bit Definitions}}


Bit definitions for the I2C Control Register 2 (CR2).  


Collaboration diagram for I2C CR2 Register Bit Definitions\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=312pt]{group__I2C__CR2__Register__Bit__Definitions}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__I2C__CR2__Register__Bit__Definitions_gae37aa57192c71b1b734815130eeee8cd}{I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+\+Pos}}~(0U)
\begin{DoxyCompactList}\small\item\em Position and mask for the Peripheral Clock Frequency bits in the I2\+C\+\_\+\+CR2 register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__I2C__CR2__Register__Bit__Definitions_ga409296c2e8ff17ef7633266fad88d5ea}{I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+\+Msk}}~(0x3\+FUL $<$$<$ \mbox{\hyperlink{group__I2C__CR2__Register__Bit__Definitions_gae37aa57192c71b1b734815130eeee8cd}{I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__CR2__Register__Bit__Definitions_ga293fbe15ed5fd1fc95915bd6437859e7}{I2\+C\+\_\+\+CR2\+\_\+\+FREQ}}~\mbox{\hyperlink{group__I2C__CR2__Register__Bit__Definitions_ga409296c2e8ff17ef7633266fad88d5ea}{I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__CR2__Register__Bit__Definitions_ga1d664ebaabc46a45c4453e17e5132056}{I2\+C\+\_\+\+CR2\+\_\+\+ITERREN\+\_\+\+Pos}}~(8U)
\begin{DoxyCompactList}\small\item\em Position and mask for the Error Interrupt Enable bit in the I2\+C\+\_\+\+CR2 register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__I2C__CR2__Register__Bit__Definitions_ga3cbb0dde5e57765d211af8595a728029}{I2\+C\+\_\+\+CR2\+\_\+\+ITERREN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__CR2__Register__Bit__Definitions_ga1d664ebaabc46a45c4453e17e5132056}{I2\+C\+\_\+\+CR2\+\_\+\+ITERREN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__CR2__Register__Bit__Definitions_ga6f14ae48e4609c2b3645211234cba974}{I2\+C\+\_\+\+CR2\+\_\+\+ITERREN}}~\mbox{\hyperlink{group__I2C__CR2__Register__Bit__Definitions_ga3cbb0dde5e57765d211af8595a728029}{I2\+C\+\_\+\+CR2\+\_\+\+ITERREN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__CR2__Register__Bit__Definitions_gae6b73580546ba348cd434416f7729d65}{I2\+C\+\_\+\+CR2\+\_\+\+ITEVTEN\+\_\+\+Pos}}~(9U)
\begin{DoxyCompactList}\small\item\em Position and mask for the Event Interrupt Enable bit in the I2\+C\+\_\+\+CR2 register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__I2C__CR2__Register__Bit__Definitions_gac4a4a92cd2663c4e4e690fe5f66a1706}{I2\+C\+\_\+\+CR2\+\_\+\+ITEVTEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__CR2__Register__Bit__Definitions_gae6b73580546ba348cd434416f7729d65}{I2\+C\+\_\+\+CR2\+\_\+\+ITEVTEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__CR2__Register__Bit__Definitions_ga3b1ebaf8173090ec469b055b98e585d2}{I2\+C\+\_\+\+CR2\+\_\+\+ITEVTEN}}~\mbox{\hyperlink{group__I2C__CR2__Register__Bit__Definitions_gac4a4a92cd2663c4e4e690fe5f66a1706}{I2\+C\+\_\+\+CR2\+\_\+\+ITEVTEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__CR2__Register__Bit__Definitions_ga1cf0976d8a817ec970a78137e6bac452}{I2\+C\+\_\+\+CR2\+\_\+\+ITBUFEN\+\_\+\+Pos}}~(10U)
\begin{DoxyCompactList}\small\item\em Position and mask for the Buffer Interrupt Enable bit in the I2\+C\+\_\+\+CR2 register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__I2C__CR2__Register__Bit__Definitions_ga765fa0272f4a94eed64fba9b3cdac713}{I2\+C\+\_\+\+CR2\+\_\+\+ITBUFEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__CR2__Register__Bit__Definitions_ga1cf0976d8a817ec970a78137e6bac452}{I2\+C\+\_\+\+CR2\+\_\+\+ITBUFEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__CR2__Register__Bit__Definitions_ga2efbe5d96ed0ce447a45a62e8317a68a}{I2\+C\+\_\+\+CR2\+\_\+\+ITBUFEN}}~\mbox{\hyperlink{group__I2C__CR2__Register__Bit__Definitions_ga765fa0272f4a94eed64fba9b3cdac713}{I2\+C\+\_\+\+CR2\+\_\+\+ITBUFEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__CR2__Register__Bit__Definitions_ga69b0d5b0217bd628743324b8393bc74a}{I2\+C\+\_\+\+CR2\+\_\+\+DMAEN\+\_\+\+Pos}}~(11U)
\begin{DoxyCompactList}\small\item\em Position and mask for the DMA Requests Enable bit in the I2\+C\+\_\+\+CR2 register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__I2C__CR2__Register__Bit__Definitions_ga2987290a42860b8700c2dcfb8eaef399}{I2\+C\+\_\+\+CR2\+\_\+\+DMAEN\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__CR2__Register__Bit__Definitions_ga69b0d5b0217bd628743324b8393bc74a}{I2\+C\+\_\+\+CR2\+\_\+\+DMAEN\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__CR2__Register__Bit__Definitions_gadb81d5c91486b873bd0bf279a4ffcf69}{I2\+C\+\_\+\+CR2\+\_\+\+DMAEN}}~\mbox{\hyperlink{group__I2C__CR2__Register__Bit__Definitions_ga2987290a42860b8700c2dcfb8eaef399}{I2\+C\+\_\+\+CR2\+\_\+\+DMAEN\+\_\+\+Msk}}
\item 
\#define \mbox{\hyperlink{group__I2C__CR2__Register__Bit__Definitions_ga0c908f15a0b4c9e603d17b066fc85b7b}{I2\+C\+\_\+\+CR2\+\_\+\+LAST\+\_\+\+Pos}}~(12U)
\begin{DoxyCompactList}\small\item\em Position and mask for the Last DMA Transfer bit in the I2\+C\+\_\+\+CR2 register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__I2C__CR2__Register__Bit__Definitions_ga2c9c22f3c0a1abb70e0255c765b30382}{I2\+C\+\_\+\+CR2\+\_\+\+LAST\+\_\+\+Msk}}~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__CR2__Register__Bit__Definitions_ga0c908f15a0b4c9e603d17b066fc85b7b}{I2\+C\+\_\+\+CR2\+\_\+\+LAST\+\_\+\+Pos}})
\item 
\#define \mbox{\hyperlink{group__I2C__CR2__Register__Bit__Definitions_ga6a0955008cbabbb6b726ba0b4f8da609}{I2\+C\+\_\+\+CR2\+\_\+\+LAST}}~\mbox{\hyperlink{group__I2C__CR2__Register__Bit__Definitions_ga2c9c22f3c0a1abb70e0255c765b30382}{I2\+C\+\_\+\+CR2\+\_\+\+LAST\+\_\+\+Msk}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Bit definitions for the I2C Control Register 2 (CR2). 



\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__I2C__CR2__Register__Bit__Definitions_gadb81d5c91486b873bd0bf279a4ffcf69}\label{group__I2C__CR2__Register__Bit__Definitions_gadb81d5c91486b873bd0bf279a4ffcf69}} 
\index{I2C CR2 Register Bit Definitions@{I2C CR2 Register Bit Definitions}!I2C\_CR2\_DMAEN@{I2C\_CR2\_DMAEN}}
\index{I2C\_CR2\_DMAEN@{I2C\_CR2\_DMAEN}!I2C CR2 Register Bit Definitions@{I2C CR2 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CR2\_DMAEN}{I2C\_CR2\_DMAEN}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR2\+\_\+\+DMAEN~\mbox{\hyperlink{group__I2C__CR2__Register__Bit__Definitions_ga2987290a42860b8700c2dcfb8eaef399}{I2\+C\+\_\+\+CR2\+\_\+\+DMAEN\+\_\+\+Msk}}}

DMA Requests Enable \mbox{\Hypertarget{group__I2C__CR2__Register__Bit__Definitions_ga2987290a42860b8700c2dcfb8eaef399}\label{group__I2C__CR2__Register__Bit__Definitions_ga2987290a42860b8700c2dcfb8eaef399}} 
\index{I2C CR2 Register Bit Definitions@{I2C CR2 Register Bit Definitions}!I2C\_CR2\_DMAEN\_Msk@{I2C\_CR2\_DMAEN\_Msk}}
\index{I2C\_CR2\_DMAEN\_Msk@{I2C\_CR2\_DMAEN\_Msk}!I2C CR2 Register Bit Definitions@{I2C CR2 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CR2\_DMAEN\_Msk}{I2C\_CR2\_DMAEN\_Msk}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR2\+\_\+\+DMAEN\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__CR2__Register__Bit__Definitions_ga69b0d5b0217bd628743324b8393bc74a}{I2\+C\+\_\+\+CR2\+\_\+\+DMAEN\+\_\+\+Pos}})}

Bit mask for DMA Requests Enable \mbox{\Hypertarget{group__I2C__CR2__Register__Bit__Definitions_ga69b0d5b0217bd628743324b8393bc74a}\label{group__I2C__CR2__Register__Bit__Definitions_ga69b0d5b0217bd628743324b8393bc74a}} 
\index{I2C CR2 Register Bit Definitions@{I2C CR2 Register Bit Definitions}!I2C\_CR2\_DMAEN\_Pos@{I2C\_CR2\_DMAEN\_Pos}}
\index{I2C\_CR2\_DMAEN\_Pos@{I2C\_CR2\_DMAEN\_Pos}!I2C CR2 Register Bit Definitions@{I2C CR2 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CR2\_DMAEN\_Pos}{I2C\_CR2\_DMAEN\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR2\+\_\+\+DMAEN\+\_\+\+Pos~(11U)}



Position and mask for the DMA Requests Enable bit in the I2\+C\+\_\+\+CR2 register. 

Position of DMA Requests Enable bit \mbox{\Hypertarget{group__I2C__CR2__Register__Bit__Definitions_ga293fbe15ed5fd1fc95915bd6437859e7}\label{group__I2C__CR2__Register__Bit__Definitions_ga293fbe15ed5fd1fc95915bd6437859e7}} 
\index{I2C CR2 Register Bit Definitions@{I2C CR2 Register Bit Definitions}!I2C\_CR2\_FREQ@{I2C\_CR2\_FREQ}}
\index{I2C\_CR2\_FREQ@{I2C\_CR2\_FREQ}!I2C CR2 Register Bit Definitions@{I2C CR2 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CR2\_FREQ}{I2C\_CR2\_FREQ}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR2\+\_\+\+FREQ~\mbox{\hyperlink{group__I2C__CR2__Register__Bit__Definitions_ga409296c2e8ff17ef7633266fad88d5ea}{I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+\+Msk}}}

Peripheral Clock Frequency \mbox{\Hypertarget{group__I2C__CR2__Register__Bit__Definitions_ga409296c2e8ff17ef7633266fad88d5ea}\label{group__I2C__CR2__Register__Bit__Definitions_ga409296c2e8ff17ef7633266fad88d5ea}} 
\index{I2C CR2 Register Bit Definitions@{I2C CR2 Register Bit Definitions}!I2C\_CR2\_FREQ\_Msk@{I2C\_CR2\_FREQ\_Msk}}
\index{I2C\_CR2\_FREQ\_Msk@{I2C\_CR2\_FREQ\_Msk}!I2C CR2 Register Bit Definitions@{I2C CR2 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CR2\_FREQ\_Msk}{I2C\_CR2\_FREQ\_Msk}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+\+Msk~(0x3\+FUL $<$$<$ \mbox{\hyperlink{group__I2C__CR2__Register__Bit__Definitions_gae37aa57192c71b1b734815130eeee8cd}{I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+\+Pos}})}

Bit mask for Peripheral Clock Frequency \mbox{\Hypertarget{group__I2C__CR2__Register__Bit__Definitions_gae37aa57192c71b1b734815130eeee8cd}\label{group__I2C__CR2__Register__Bit__Definitions_gae37aa57192c71b1b734815130eeee8cd}} 
\index{I2C CR2 Register Bit Definitions@{I2C CR2 Register Bit Definitions}!I2C\_CR2\_FREQ\_Pos@{I2C\_CR2\_FREQ\_Pos}}
\index{I2C\_CR2\_FREQ\_Pos@{I2C\_CR2\_FREQ\_Pos}!I2C CR2 Register Bit Definitions@{I2C CR2 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CR2\_FREQ\_Pos}{I2C\_CR2\_FREQ\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR2\+\_\+\+FREQ\+\_\+\+Pos~(0U)}



Position and mask for the Peripheral Clock Frequency bits in the I2\+C\+\_\+\+CR2 register. 

Position of Peripheral Clock Frequency bits \mbox{\Hypertarget{group__I2C__CR2__Register__Bit__Definitions_ga2efbe5d96ed0ce447a45a62e8317a68a}\label{group__I2C__CR2__Register__Bit__Definitions_ga2efbe5d96ed0ce447a45a62e8317a68a}} 
\index{I2C CR2 Register Bit Definitions@{I2C CR2 Register Bit Definitions}!I2C\_CR2\_ITBUFEN@{I2C\_CR2\_ITBUFEN}}
\index{I2C\_CR2\_ITBUFEN@{I2C\_CR2\_ITBUFEN}!I2C CR2 Register Bit Definitions@{I2C CR2 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CR2\_ITBUFEN}{I2C\_CR2\_ITBUFEN}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR2\+\_\+\+ITBUFEN~\mbox{\hyperlink{group__I2C__CR2__Register__Bit__Definitions_ga765fa0272f4a94eed64fba9b3cdac713}{I2\+C\+\_\+\+CR2\+\_\+\+ITBUFEN\+\_\+\+Msk}}}

Buffer Interrupt Enable \mbox{\Hypertarget{group__I2C__CR2__Register__Bit__Definitions_ga765fa0272f4a94eed64fba9b3cdac713}\label{group__I2C__CR2__Register__Bit__Definitions_ga765fa0272f4a94eed64fba9b3cdac713}} 
\index{I2C CR2 Register Bit Definitions@{I2C CR2 Register Bit Definitions}!I2C\_CR2\_ITBUFEN\_Msk@{I2C\_CR2\_ITBUFEN\_Msk}}
\index{I2C\_CR2\_ITBUFEN\_Msk@{I2C\_CR2\_ITBUFEN\_Msk}!I2C CR2 Register Bit Definitions@{I2C CR2 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CR2\_ITBUFEN\_Msk}{I2C\_CR2\_ITBUFEN\_Msk}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR2\+\_\+\+ITBUFEN\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__CR2__Register__Bit__Definitions_ga1cf0976d8a817ec970a78137e6bac452}{I2\+C\+\_\+\+CR2\+\_\+\+ITBUFEN\+\_\+\+Pos}})}

Bit mask for Buffer Interrupt Enable \mbox{\Hypertarget{group__I2C__CR2__Register__Bit__Definitions_ga1cf0976d8a817ec970a78137e6bac452}\label{group__I2C__CR2__Register__Bit__Definitions_ga1cf0976d8a817ec970a78137e6bac452}} 
\index{I2C CR2 Register Bit Definitions@{I2C CR2 Register Bit Definitions}!I2C\_CR2\_ITBUFEN\_Pos@{I2C\_CR2\_ITBUFEN\_Pos}}
\index{I2C\_CR2\_ITBUFEN\_Pos@{I2C\_CR2\_ITBUFEN\_Pos}!I2C CR2 Register Bit Definitions@{I2C CR2 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CR2\_ITBUFEN\_Pos}{I2C\_CR2\_ITBUFEN\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR2\+\_\+\+ITBUFEN\+\_\+\+Pos~(10U)}



Position and mask for the Buffer Interrupt Enable bit in the I2\+C\+\_\+\+CR2 register. 

Position of Buffer Interrupt Enable bit \mbox{\Hypertarget{group__I2C__CR2__Register__Bit__Definitions_ga6f14ae48e4609c2b3645211234cba974}\label{group__I2C__CR2__Register__Bit__Definitions_ga6f14ae48e4609c2b3645211234cba974}} 
\index{I2C CR2 Register Bit Definitions@{I2C CR2 Register Bit Definitions}!I2C\_CR2\_ITERREN@{I2C\_CR2\_ITERREN}}
\index{I2C\_CR2\_ITERREN@{I2C\_CR2\_ITERREN}!I2C CR2 Register Bit Definitions@{I2C CR2 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CR2\_ITERREN}{I2C\_CR2\_ITERREN}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR2\+\_\+\+ITERREN~\mbox{\hyperlink{group__I2C__CR2__Register__Bit__Definitions_ga3cbb0dde5e57765d211af8595a728029}{I2\+C\+\_\+\+CR2\+\_\+\+ITERREN\+\_\+\+Msk}}}

Error Interrupt Enable \mbox{\Hypertarget{group__I2C__CR2__Register__Bit__Definitions_ga3cbb0dde5e57765d211af8595a728029}\label{group__I2C__CR2__Register__Bit__Definitions_ga3cbb0dde5e57765d211af8595a728029}} 
\index{I2C CR2 Register Bit Definitions@{I2C CR2 Register Bit Definitions}!I2C\_CR2\_ITERREN\_Msk@{I2C\_CR2\_ITERREN\_Msk}}
\index{I2C\_CR2\_ITERREN\_Msk@{I2C\_CR2\_ITERREN\_Msk}!I2C CR2 Register Bit Definitions@{I2C CR2 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CR2\_ITERREN\_Msk}{I2C\_CR2\_ITERREN\_Msk}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR2\+\_\+\+ITERREN\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__CR2__Register__Bit__Definitions_ga1d664ebaabc46a45c4453e17e5132056}{I2\+C\+\_\+\+CR2\+\_\+\+ITERREN\+\_\+\+Pos}})}

Bit mask for Error Interrupt Enable \mbox{\Hypertarget{group__I2C__CR2__Register__Bit__Definitions_ga1d664ebaabc46a45c4453e17e5132056}\label{group__I2C__CR2__Register__Bit__Definitions_ga1d664ebaabc46a45c4453e17e5132056}} 
\index{I2C CR2 Register Bit Definitions@{I2C CR2 Register Bit Definitions}!I2C\_CR2\_ITERREN\_Pos@{I2C\_CR2\_ITERREN\_Pos}}
\index{I2C\_CR2\_ITERREN\_Pos@{I2C\_CR2\_ITERREN\_Pos}!I2C CR2 Register Bit Definitions@{I2C CR2 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CR2\_ITERREN\_Pos}{I2C\_CR2\_ITERREN\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR2\+\_\+\+ITERREN\+\_\+\+Pos~(8U)}



Position and mask for the Error Interrupt Enable bit in the I2\+C\+\_\+\+CR2 register. 

Position of Error Interrupt Enable bit \mbox{\Hypertarget{group__I2C__CR2__Register__Bit__Definitions_ga3b1ebaf8173090ec469b055b98e585d2}\label{group__I2C__CR2__Register__Bit__Definitions_ga3b1ebaf8173090ec469b055b98e585d2}} 
\index{I2C CR2 Register Bit Definitions@{I2C CR2 Register Bit Definitions}!I2C\_CR2\_ITEVTEN@{I2C\_CR2\_ITEVTEN}}
\index{I2C\_CR2\_ITEVTEN@{I2C\_CR2\_ITEVTEN}!I2C CR2 Register Bit Definitions@{I2C CR2 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CR2\_ITEVTEN}{I2C\_CR2\_ITEVTEN}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR2\+\_\+\+ITEVTEN~\mbox{\hyperlink{group__I2C__CR2__Register__Bit__Definitions_gac4a4a92cd2663c4e4e690fe5f66a1706}{I2\+C\+\_\+\+CR2\+\_\+\+ITEVTEN\+\_\+\+Msk}}}

Event Interrupt Enable \mbox{\Hypertarget{group__I2C__CR2__Register__Bit__Definitions_gac4a4a92cd2663c4e4e690fe5f66a1706}\label{group__I2C__CR2__Register__Bit__Definitions_gac4a4a92cd2663c4e4e690fe5f66a1706}} 
\index{I2C CR2 Register Bit Definitions@{I2C CR2 Register Bit Definitions}!I2C\_CR2\_ITEVTEN\_Msk@{I2C\_CR2\_ITEVTEN\_Msk}}
\index{I2C\_CR2\_ITEVTEN\_Msk@{I2C\_CR2\_ITEVTEN\_Msk}!I2C CR2 Register Bit Definitions@{I2C CR2 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CR2\_ITEVTEN\_Msk}{I2C\_CR2\_ITEVTEN\_Msk}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR2\+\_\+\+ITEVTEN\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__CR2__Register__Bit__Definitions_gae6b73580546ba348cd434416f7729d65}{I2\+C\+\_\+\+CR2\+\_\+\+ITEVTEN\+\_\+\+Pos}})}

Bit mask for Event Interrupt Enable \mbox{\Hypertarget{group__I2C__CR2__Register__Bit__Definitions_gae6b73580546ba348cd434416f7729d65}\label{group__I2C__CR2__Register__Bit__Definitions_gae6b73580546ba348cd434416f7729d65}} 
\index{I2C CR2 Register Bit Definitions@{I2C CR2 Register Bit Definitions}!I2C\_CR2\_ITEVTEN\_Pos@{I2C\_CR2\_ITEVTEN\_Pos}}
\index{I2C\_CR2\_ITEVTEN\_Pos@{I2C\_CR2\_ITEVTEN\_Pos}!I2C CR2 Register Bit Definitions@{I2C CR2 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CR2\_ITEVTEN\_Pos}{I2C\_CR2\_ITEVTEN\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR2\+\_\+\+ITEVTEN\+\_\+\+Pos~(9U)}



Position and mask for the Event Interrupt Enable bit in the I2\+C\+\_\+\+CR2 register. 

Position of Event Interrupt Enable bit \mbox{\Hypertarget{group__I2C__CR2__Register__Bit__Definitions_ga6a0955008cbabbb6b726ba0b4f8da609}\label{group__I2C__CR2__Register__Bit__Definitions_ga6a0955008cbabbb6b726ba0b4f8da609}} 
\index{I2C CR2 Register Bit Definitions@{I2C CR2 Register Bit Definitions}!I2C\_CR2\_LAST@{I2C\_CR2\_LAST}}
\index{I2C\_CR2\_LAST@{I2C\_CR2\_LAST}!I2C CR2 Register Bit Definitions@{I2C CR2 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CR2\_LAST}{I2C\_CR2\_LAST}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR2\+\_\+\+LAST~\mbox{\hyperlink{group__I2C__CR2__Register__Bit__Definitions_ga2c9c22f3c0a1abb70e0255c765b30382}{I2\+C\+\_\+\+CR2\+\_\+\+LAST\+\_\+\+Msk}}}

Last DMA Transfer \mbox{\Hypertarget{group__I2C__CR2__Register__Bit__Definitions_ga2c9c22f3c0a1abb70e0255c765b30382}\label{group__I2C__CR2__Register__Bit__Definitions_ga2c9c22f3c0a1abb70e0255c765b30382}} 
\index{I2C CR2 Register Bit Definitions@{I2C CR2 Register Bit Definitions}!I2C\_CR2\_LAST\_Msk@{I2C\_CR2\_LAST\_Msk}}
\index{I2C\_CR2\_LAST\_Msk@{I2C\_CR2\_LAST\_Msk}!I2C CR2 Register Bit Definitions@{I2C CR2 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CR2\_LAST\_Msk}{I2C\_CR2\_LAST\_Msk}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR2\+\_\+\+LAST\+\_\+\+Msk~(0x1\+UL $<$$<$ \mbox{\hyperlink{group__I2C__CR2__Register__Bit__Definitions_ga0c908f15a0b4c9e603d17b066fc85b7b}{I2\+C\+\_\+\+CR2\+\_\+\+LAST\+\_\+\+Pos}})}

Bit mask for Last DMA Transfer \mbox{\Hypertarget{group__I2C__CR2__Register__Bit__Definitions_ga0c908f15a0b4c9e603d17b066fc85b7b}\label{group__I2C__CR2__Register__Bit__Definitions_ga0c908f15a0b4c9e603d17b066fc85b7b}} 
\index{I2C CR2 Register Bit Definitions@{I2C CR2 Register Bit Definitions}!I2C\_CR2\_LAST\_Pos@{I2C\_CR2\_LAST\_Pos}}
\index{I2C\_CR2\_LAST\_Pos@{I2C\_CR2\_LAST\_Pos}!I2C CR2 Register Bit Definitions@{I2C CR2 Register Bit Definitions}}
\doxysubsubsection{\texorpdfstring{I2C\_CR2\_LAST\_Pos}{I2C\_CR2\_LAST\_Pos}}
{\footnotesize\ttfamily \#define I2\+C\+\_\+\+CR2\+\_\+\+LAST\+\_\+\+Pos~(12U)}



Position and mask for the Last DMA Transfer bit in the I2\+C\+\_\+\+CR2 register. 

Position of Last DMA Transfer bit 