// (C) 2001-2024 Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions and other 
// software and tools, and its AMPP partner logic functions, and any output 
// files from any of the foregoing (including device programming or simulation 
// files), and any associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License Subscription 
// Agreement, Intel FPGA IP License Agreement, or other applicable 
// license agreement, including, without limitation, that your use is for the 
// sole purpose of programming logic devices manufactured by Intel and sold by 
// Intel or its authorized distributors.  Please refer to the applicable 
// agreement for further details.


// Copyright 2014 Altera Corporation. All rights reserved.
// Altera products are protected under numerous U.S. and foreign patents, 
// maskwork rights, copyrights and other intellectual property laws.  
//
// This reference design file, and your use thereof, is subject to and governed
// by the terms and conditions of the applicable Altera Reference Design 
// License Agreement (either as signed by you or found at www.altera.com).  By
// using this reference design file, you indicate your acceptance of such terms
// and conditions between you and Altera Corporation.  In the event that you do
// not agree with such terms and conditions, you may not use the reference 
// design file and please promptly destroy any copies you have made.
//
// This reference design file is being provided on an "as-is" basis and as an 
// accommodation and therefore all warranties, representations or guarantees of 
// any kind (whether express, implied or statutory) including, without 
// limitation, warranties of merchantability, non-infringement, or fitness for
// a particular purpose, are specifically disclaimed.  By making this reference
// design file available, Altera expressly does not recommend, suggest or 
// require that this reference design file be used in combination with any 
// other product not provided by Altera.
/////////////////////////////////////////////////////////////////////////////


`timescale 1ps/1ps

// DESCRIPTION
// 2:1 MUX of 1 bit words.  Latency 0.  Select latency 1.
// Generated by one of Gregg's toys.   Share And Enjoy.

module alt_ehipc3_fm_mux2w1t0s1 #(
    parameter SIM_EMULATE = 1'b0
) (
    input clk,
    input [1:0] din,
    input sel,
    output dout
);

reg [0:0] sel_r = 1'b0 /* synthesis preserve */;
always @(posedge clk) sel_r <= sel;

alt_ehipc3_fm_mux2w1t0s0 mx0 (
    .din(din),
    .sel(sel_r),
    .dout(dout)
);
defparam mx0 .SIM_EMULATE = SIM_EMULATE;

endmodule

`ifdef QUESTA_INTEL_OEM
`pragma questa_oem_00 "iNcmQeM5R+2wXyQcrIvK9Aed2O3DNv4QGFTpmcaGURS3nf96+gCegtWg50e6rleWE64VT4+790Ghs95mog/VHoEYybDIGn5EoWfqpEPzBOW06ogVsMbRm79acU6L09a0INNw7swJhWgHQdzl07TrCbOuFN5j/YV4soVomm30RbpyPicKqaC/jMGdl00awWTRKYI/LlUWB2031x5qz4fwVbhj6DvZKYVLlQLmylj6M7sjs2rdFvcSYlX3o1DMAGhIiLDurcrm3dTgvd6KSTmCWx5KXTRnKE/t5W9QwhD4UD731reOvKg1XwulsEDuq6R/HLK6AJIsdvrCOhPDdMRMMSYXodyJFWCqJwu9O81jHpLoiYvk7JvuvwipYahoxCBBypZZshugDmexUMgQ0Gzg0ms+rIkbR3G5gn5o8rQhtytWbAOfv/PqxTOusm/vizI3cT4NqPoulNBEqqCPkBb+53Z6tQN6RMPPdcJMqml5+OOC4/zcXhd4b5/AilanXq87fMQXz0bZKpTUESBX3VQrLoKlHXF/50UDGaoLIZcDsEhrIlWYguVvcbq3uAdWLUOUY4apwZbuEDDCIlXotIjfRrPj08NP8JOd+BXZuUdTD1+RqkpKRbALBBe+8RDQrAHUcQfqQszGWBdCRtWpNW6pDcVdzF0HgF5nlVpiq5h2kHhm2LEOGCOnGgE3EXeNEvPY3riJEVlitudhy/uOBibZtCiiQgjy+wpOS4UZKmfq5f4XgtbThqSr332CZ8ij6cMDlHbyxRd+ERTrdkk/HB0Xo3lVTn9ohG4JxFqjHnMxV9Eit4QAnRADJSOwGW7YWdxO6xlSIGDLA9F2JQsjtKLrEIjXtLuxn6YgvcCTu/JNUbGNAz/BF2GFeyuP2PvWuPUehHSpeaXjpPT2fT/SXPirJsqP+8MvV6HM+Ea36FkIOZx5Bgst+4Q1NBFnvWGbCUWe3eYkAIDdS4Rd0ddoD7/gP+kTsPjsVHbIMHfZ896khSv3WwO3m4/vd3X5L09sVsuX"
`endif