(c) For the synchrnonous divide-by-4 up counter, add appropriate gating so that it