

================================================================
== Vivado HLS Report for 'lab3_z2'
================================================================
* Date:           Fri Oct  8 16:13:24 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        lab3_z2_prj
* Solution:       sol1
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+---------+----------+------------+
    | Clock|  Target | Estimated| Uncertainty|
    +------+---------+----------+------------+
    |clk   | 6.00 ns | 5.900 ns |   0.10 ns  |
    +------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    17153|    17153| 0.103 ms | 0.103 ms |  17153|  17153|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |    17152|    17152|        67|          -|          -|   256|    no    |
        | + Loop 1.1  |       64|       64|         4|          -|          -|    16|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT | URAM|
+-----------------+---------+-------+-------+------+-----+
|DSP              |        -|      -|      -|     -|    -|
|Expression       |        -|      -|      0|    57|    -|
|FIFO             |        -|      -|      -|     -|    -|
|Instance         |        -|      3|    166|    49|    -|
|Memory           |        -|      -|      -|     -|    -|
|Multiplexer      |        -|      -|      -|    68|    -|
|Register         |        -|      -|    108|     -|    -|
+-----------------+---------+-------+-------+------+-----+
|Total            |        0|      3|    274|   174|    0|
+-----------------+---------+-------+-------+------+-----+
|Available        |       40|     40|  16000|  8000|    0|
+-----------------+---------+-------+-------+------+-----+
|Utilization (%)  |        0|      7|      1|     2|    0|
+-----------------+---------+-------+-------+------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT| URAM|
    +-------------------------+----------------------+---------+-------+-----+----+-----+
    |lab3_z2_mul_32s_3bkb_U1  |lab3_z2_mul_32s_3bkb  |        0|      3|  166|  49|    0|
    +-------------------------+----------------------+---------+-------+-----+----+-----+
    |Total                    |                      |        0|      3|  166|  49|    0|
    +-------------------------+----------------------+---------+-------+-----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |i_fu_127_p2         |     +    |      0|  0|  16|           9|           1|
    |j_fu_144_p2         |     +    |      0|  0|  15|           5|           1|
    |ap_block_state4     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln5_fu_121_p2  |   icmp   |      0|  0|  13|           9|          10|
    |icmp_ln7_fu_138_p2  |   icmp   |      0|  0|  11|           5|           6|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  57|          29|          19|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ap_NS_fsm      |  41|          8|    1|          8|
    |i_0_reg_88     |   9|          2|    9|         18|
    |j_0_reg_110    |   9|          2|    5|         10|
    |macc_0_reg_99  |   9|          2|   32|         64|
    +---------------+----+-----------+-----+-----------+
    |Total          |  68|         14|   47|        100|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |C_I_read_reg_186  |  32|   0|   32|          0|
    |ap_CS_fsm         |   7|   0|    7|          0|
    |i_0_reg_88        |   9|   0|    9|          0|
    |i_reg_158         |   9|   0|    9|          0|
    |j_0_reg_110       |   5|   0|    5|          0|
    |j_reg_181         |   5|   0|    5|          0|
    |macc_0_reg_99     |  32|   0|   32|          0|
    |zext_ln6_reg_163  |   9|   0|   64|         55|
    +------------------+----+----+-----+-----------+
    |Total             | 108|   0|  163|         55|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |    lab3_z2   | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |    lab3_z2   | return value |
|ap_start         |  in |    1| ap_ctrl_hs |    lab3_z2   | return value |
|ap_done          | out |    1| ap_ctrl_hs |    lab3_z2   | return value |
|ap_idle          | out |    1| ap_ctrl_hs |    lab3_z2   | return value |
|ap_ready         | out |    1| ap_ctrl_hs |    lab3_z2   | return value |
|D_I_address0     | out |    8|  ap_memory |      D_I     |     array    |
|D_I_ce0          | out |    1|  ap_memory |      D_I     |     array    |
|D_I_q0           |  in |   32|  ap_memory |      D_I     |     array    |
|C_I_req_din      | out |    1|   ap_bus   |      C_I     |    pointer   |
|C_I_req_full_n   |  in |    1|   ap_bus   |      C_I     |    pointer   |
|C_I_req_write    | out |    1|   ap_bus   |      C_I     |    pointer   |
|C_I_rsp_empty_n  |  in |    1|   ap_bus   |      C_I     |    pointer   |
|C_I_rsp_read     | out |    1|   ap_bus   |      C_I     |    pointer   |
|C_I_address      | out |   32|   ap_bus   |      C_I     |    pointer   |
|C_I_datain       |  in |   32|   ap_bus   |      C_I     |    pointer   |
|C_I_dataout      | out |   32|   ap_bus   |      C_I     |    pointer   |
|C_I_size         | out |   32|   ap_bus   |      C_I     |    pointer   |
|D_O_address0     | out |    8|  ap_memory |      D_O     |     array    |
|D_O_ce0          | out |    1|  ap_memory |      D_O     |     array    |
|D_O_we0          | out |    1|  ap_memory |      D_O     |     array    |
|D_O_d0           | out |   32|  ap_memory |      D_O     |     array    |
+-----------------+-----+-----+------------+--------------+--------------+

