{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1719414397022 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1719414397029 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 26 16:06:36 2024 " "Processing started: Wed Jun 26 16:06:36 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1719414397029 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719414397029 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off usbport_test -c usbport_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off usbport_test -c usbport_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719414397029 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1719414397544 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1719414397544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "usbport.vhd 2 1 " "Found 2 design units, including 1 entities, in source file usbport.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UsbPort-bdf_type " "Found design unit 1: UsbPort-bdf_type" {  } { { "UsbPort.vhd" "" { Text "C:/ISEL/LIC/usbport_test/UsbPort.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406771 ""} { "Info" "ISGN_ENTITY_NAME" "1 UsbPort " "Found entity 1: UsbPort" {  } { { "UsbPort.vhd" "" { Text "C:/ISEL/LIC/usbport_test/UsbPort.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719414406771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_board_reader.vhd 2 1 " "Found 2 design units, including 1 entities, in source file key_board_reader.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 key_board_reader-Structural " "Found design unit 1: key_board_reader-Structural" {  } { { "key_board_reader.vhd" "" { Text "C:/ISEL/LIC/usbport_test/key_board_reader.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406773 ""} { "Info" "ISGN_ENTITY_NAME" "1 key_board_reader " "Found entity 1: key_board_reader" {  } { { "key_board_reader.vhd" "" { Text "C:/ISEL/LIC/usbport_test/key_board_reader.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719414406773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_decode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file key_decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 key_decode-Structural " "Found design unit 1: key_decode-Structural" {  } { { "key_decode.vhd" "" { Text "C:/ISEL/LIC/usbport_test/key_decode.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406775 ""} { "Info" "ISGN_ENTITY_NAME" "1 key_decode " "Found entity 1: key_decode" {  } { { "key_decode.vhd" "" { Text "C:/ISEL/LIC/usbport_test/key_decode.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719414406775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_scan.vhd 2 1 " "Found 2 design units, including 1 entities, in source file key_scan.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 key_scan-Structural " "Found design unit 1: key_scan-Structural" {  } { { "key_scan.vhd" "" { Text "C:/ISEL/LIC/usbport_test/key_scan.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406777 ""} { "Info" "ISGN_ENTITY_NAME" "1 key_scan " "Found entity 1: key_scan" {  } { { "key_scan.vhd" "" { Text "C:/ISEL/LIC/usbport_test/key_scan.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719414406777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file key_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 key_control-behavioral " "Found design unit 1: key_control-behavioral" {  } { { "key_control.vhd" "" { Text "C:/ISEL/LIC/usbport_test/key_control.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406779 ""} { "Info" "ISGN_ENTITY_NAME" "1 key_control " "Found entity 1: key_control" {  } { { "key_control.vhd" "" { Text "C:/ISEL/LIC/usbport_test/key_control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719414406779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexor-Behavioral " "Found design unit 1: multiplexor-Behavioral" {  } { { "multiplexor.vhd" "" { Text "C:/ISEL/LIC/usbport_test/multiplexor.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406780 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexor " "Found entity 1: multiplexor" {  } { { "multiplexor.vhd" "" { Text "C:/ISEL/LIC/usbport_test/multiplexor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719414406780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-Behavioral " "Found design unit 1: decoder-Behavioral" {  } { { "decoder.vhd" "" { Text "C:/ISEL/LIC/usbport_test/decoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406782 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "C:/ISEL/LIC/usbport_test/decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719414406782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-Structural " "Found design unit 1: counter-Structural" {  } { { "counter.vhd" "" { Text "C:/ISEL/LIC/usbport_test/counter.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406784 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.vhd" "" { Text "C:/ISEL/LIC/usbport_test/counter.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719414406784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFD-Behavioral " "Found design unit 1: FFD-Behavioral" {  } { { "FFD.vhd" "" { Text "C:/ISEL/LIC/usbport_test/FFD.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406786 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFD " "Found entity 1: FFD" {  } { { "FFD.vhd" "" { Text "C:/ISEL/LIC/usbport_test/FFD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719414406786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-Structural " "Found design unit 1: reg-Structural" {  } { { "reg.vhd" "" { Text "C:/ISEL/LIC/usbport_test/reg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406788 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.vhd" "" { Text "C:/ISEL/LIC/usbport_test/reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719414406788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-Behavioral " "Found design unit 1: comparator-Behavioral" {  } { { "comparador.vhd" "" { Text "C:/ISEL/LIC/usbport_test/comparador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406790 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparador.vhd" "" { Text "C:/ISEL/LIC/usbport_test/comparador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719414406790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-Structural " "Found design unit 1: adder-Structural" {  } { { "adder.vhd" "" { Text "C:/ISEL/LIC/usbport_test/adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406792 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.vhd" "" { Text "C:/ISEL/LIC/usbport_test/adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719414406792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-Behavioral " "Found design unit 1: full_adder-Behavioral" {  } { { "full_adder.vhd" "" { Text "C:/ISEL/LIC/usbport_test/full_adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406794 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "C:/ISEL/LIC/usbport_test/full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719414406794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-bhv " "Found design unit 1: clk_div-bhv" {  } { { "output_files/clk_div.vhd" "" { Text "C:/ISEL/LIC/usbport_test/output_files/clk_div.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406796 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "output_files/clk_div.vhd" "" { Text "C:/ISEL/LIC/usbport_test/output_files/clk_div.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719414406796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_board_reader_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file key_board_reader_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 key_board_reader_tb-behavioral " "Found design unit 1: key_board_reader_tb-behavioral" {  } { { "key_board_reader_tb.vhd" "" { Text "C:/ISEL/LIC/usbport_test/key_board_reader_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406798 ""} { "Info" "ISGN_ENTITY_NAME" "1 key_board_reader_tb " "Found entity 1: key_board_reader_tb" {  } { { "key_board_reader_tb.vhd" "" { Text "C:/ISEL/LIC/usbport_test/key_board_reader_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719414406798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_tb-behavioral " "Found design unit 1: decoder_tb-behavioral" {  } { { "decoder_tb.vhd" "" { Text "C:/ISEL/LIC/usbport_test/decoder_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406799 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_tb " "Found entity 1: decoder_tb" {  } { { "decoder_tb.vhd" "" { Text "C:/ISEL/LIC/usbport_test/decoder_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719414406799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexor_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexor_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexor_tb-behavioral " "Found design unit 1: multiplexor_tb-behavioral" {  } { { "multiplexor_tb.vhd" "" { Text "C:/ISEL/LIC/usbport_test/multiplexor_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406801 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexor_tb " "Found entity 1: multiplexor_tb" {  } { { "multiplexor_tb.vhd" "" { Text "C:/ISEL/LIC/usbport_test/multiplexor_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719414406801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_tb-behavioral " "Found design unit 1: counter_tb-behavioral" {  } { { "counter_tb.vhd" "" { Text "C:/ISEL/LIC/usbport_test/counter_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406802 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_tb " "Found entity 1: counter_tb" {  } { { "counter_tb.vhd" "" { Text "C:/ISEL/LIC/usbport_test/counter_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719414406802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_scan_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file key_scan_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 key_scan_tb-behavioral " "Found design unit 1: key_scan_tb-behavioral" {  } { { "key_scan_tb.vhd" "" { Text "C:/ISEL/LIC/usbport_test/key_scan_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406804 ""} { "Info" "ISGN_ENTITY_NAME" "1 key_scan_tb " "Found entity 1: key_scan_tb" {  } { { "key_scan_tb.vhd" "" { Text "C:/ISEL/LIC/usbport_test/key_scan_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719414406804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "key_decode_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file key_decode_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 key_decode_tb-behavioral " "Found design unit 1: key_decode_tb-behavioral" {  } { { "key_decode_tb.vhd" "" { Text "C:/ISEL/LIC/usbport_test/key_decode_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406805 ""} { "Info" "ISGN_ENTITY_NAME" "1 key_decode_tb " "Found entity 1: key_decode_tb" {  } { { "key_decode_tb.vhd" "" { Text "C:/ISEL/LIC/usbport_test/key_decode_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719414406805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 output_buffer-Structural " "Found design unit 1: output_buffer-Structural" {  } { { "output_buffer.vhd" "" { Text "C:/ISEL/LIC/usbport_test/output_buffer.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406807 ""} { "Info" "ISGN_ENTITY_NAME" "1 output_buffer " "Found entity 1: output_buffer" {  } { { "output_buffer.vhd" "" { Text "C:/ISEL/LIC/usbport_test/output_buffer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719414406807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffer_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 output_buffer_control-Behavioral " "Found design unit 1: output_buffer_control-Behavioral" {  } { { "buffer_control.vhd" "" { Text "C:/ISEL/LIC/usbport_test/buffer_control.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406808 ""} { "Info" "ISGN_ENTITY_NAME" "1 output_buffer_control " "Found entity 1: output_buffer_control" {  } { { "buffer_control.vhd" "" { Text "C:/ISEL/LIC/usbport_test/buffer_control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719414406808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ring_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ring_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ring_buffer-Structural " "Found design unit 1: ring_buffer-Structural" {  } { { "ring_buffer.vhd" "" { Text "C:/ISEL/LIC/usbport_test/ring_buffer.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406810 ""} { "Info" "ISGN_ENTITY_NAME" "1 ring_buffer " "Found entity 1: ring_buffer" {  } { { "ring_buffer.vhd" "" { Text "C:/ISEL/LIC/usbport_test/ring_buffer.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719414406810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ring_buffer_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ring_buffer_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ring_buffer_control-Behavioral " "Found design unit 1: ring_buffer_control-Behavioral" {  } { { "ring_buffer_control.vhd" "" { Text "C:/ISEL/LIC/usbport_test/ring_buffer_control.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406811 ""} { "Info" "ISGN_ENTITY_NAME" "1 ring_buffer_control " "Found entity 1: ring_buffer_control" {  } { { "ring_buffer_control.vhd" "" { Text "C:/ISEL/LIC/usbport_test/ring_buffer_control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719414406811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-behavioral " "Found design unit 1: RAM-behavioral" {  } { { "RAM.vhd" "" { Text "C:/ISEL/LIC/usbport_test/RAM.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406813 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/ISEL/LIC/usbport_test/RAM.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719414406813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_address_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_address_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_address_control-structural " "Found design unit 1: memory_address_control-structural" {  } { { "memory_address_control.vhd" "" { Text "C:/ISEL/LIC/usbport_test/memory_address_control.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406814 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_address_control " "Found entity 1: memory_address_control" {  } { { "memory_address_control.vhd" "" { Text "C:/ISEL/LIC/usbport_test/memory_address_control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719414406814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder3-Structural " "Found design unit 1: adder3-Structural" {  } { { "adder3.vhd" "" { Text "C:/ISEL/LIC/usbport_test/adder3.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406816 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder3 " "Found entity 1: adder3" {  } { { "adder3.vhd" "" { Text "C:/ISEL/LIC/usbport_test/adder3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719414406816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator3-Behavioral " "Found design unit 1: comparator3-Behavioral" {  } { { "comparator3.vhd" "" { Text "C:/ISEL/LIC/usbport_test/comparator3.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406817 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator3 " "Found entity 1: comparator3" {  } { { "comparator3.vhd" "" { Text "C:/ISEL/LIC/usbport_test/comparator3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719414406817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg3-Structural " "Found design unit 1: reg3-Structural" {  } { { "reg3.vhd" "" { Text "C:/ISEL/LIC/usbport_test/reg3.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406819 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg3 " "Found entity 1: reg3" {  } { { "reg3.vhd" "" { Text "C:/ISEL/LIC/usbport_test/reg3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719414406819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_buffer_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_buffer_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 output_buffer_tb-behavioral " "Found design unit 1: output_buffer_tb-behavioral" {  } { { "output_buffer_tb.vhd" "" { Text "C:/ISEL/LIC/usbport_test/output_buffer_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406821 ""} { "Info" "ISGN_ENTITY_NAME" "1 output_buffer_tb " "Found entity 1: output_buffer_tb" {  } { { "output_buffer_tb.vhd" "" { Text "C:/ISEL/LIC/usbport_test/output_buffer_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719414406821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ring_buffer_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ring_buffer_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ring_buffer_tb-behavioral " "Found design unit 1: ring_buffer_tb-behavioral" {  } { { "ring_buffer_tb.vhd" "" { Text "C:/ISEL/LIC/usbport_test/ring_buffer_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406822 ""} { "Info" "ISGN_ENTITY_NAME" "1 ring_buffer_tb " "Found entity 1: ring_buffer_tb" {  } { { "ring_buffer_tb.vhd" "" { Text "C:/ISEL/LIC/usbport_test/ring_buffer_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719414406822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_dispatcher.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_dispatcher.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_dispatcher-Behavioral " "Found design unit 1: lcd_dispatcher-Behavioral" {  } { { "lcd_dispatcher.vhd" "" { Text "C:/ISEL/LIC/usbport_test/lcd_dispatcher.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406824 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_dispatcher " "Found entity 1: lcd_dispatcher" {  } { { "lcd_dispatcher.vhd" "" { Text "C:/ISEL/LIC/usbport_test/lcd_dispatcher.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719414406824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_serial_receiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_serial_receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_serial_receiver-Structural " "Found design unit 1: lcd_serial_receiver-Structural" {  } { { "lcd_serial_receiver.vhd" "" { Text "C:/ISEL/LIC/usbport_test/lcd_serial_receiver.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406826 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_serial_receiver " "Found entity 1: lcd_serial_receiver" {  } { { "lcd_serial_receiver.vhd" "" { Text "C:/ISEL/LIC/usbport_test/lcd_serial_receiver.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719414406826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parity_check.vhd 2 1 " "Found 2 design units, including 1 entities, in source file parity_check.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 parity_check-Structural " "Found design unit 1: parity_check-Structural" {  } { { "parity_check.vhd" "" { Text "C:/ISEL/LIC/usbport_test/parity_check.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406828 ""} { "Info" "ISGN_ENTITY_NAME" "1 parity_check " "Found entity 1: parity_check" {  } { { "parity_check.vhd" "" { Text "C:/ISEL/LIC/usbport_test/parity_check.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719414406828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_reg-behavioral " "Found design unit 1: shift_reg-behavioral" {  } { { "shift_reg.vhd" "" { Text "C:/ISEL/LIC/usbport_test/shift_reg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406830 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "shift_reg.vhd" "" { Text "C:/ISEL/LIC/usbport_test/shift_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719414406830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parity_check_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file parity_check_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 parity_check_tb-behavioral " "Found design unit 1: parity_check_tb-behavioral" {  } { { "parity_check_tb.vhd" "" { Text "C:/ISEL/LIC/usbport_test/parity_check_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406832 ""} { "Info" "ISGN_ENTITY_NAME" "1 parity_check_tb " "Found entity 1: parity_check_tb" {  } { { "parity_check_tb.vhd" "" { Text "C:/ISEL/LIC/usbport_test/parity_check_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719414406832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_serial_receiver_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_serial_receiver_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_serial_receiver_tb-behavioral " "Found design unit 1: lcd_serial_receiver_tb-behavioral" {  } { { "lcd_serial_receiver_tb.vhd" "" { Text "C:/ISEL/LIC/usbport_test/lcd_serial_receiver_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406834 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_serial_receiver_tb " "Found entity 1: lcd_serial_receiver_tb" {  } { { "lcd_serial_receiver_tb.vhd" "" { Text "C:/ISEL/LIC/usbport_test/lcd_serial_receiver_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719414406834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file score_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 score_display-structural " "Found design unit 1: score_display-structural" {  } { { "score_display.vhd" "" { Text "C:/ISEL/LIC/usbport_test/score_display.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406836 ""} { "Info" "ISGN_ENTITY_NAME" "1 score_display " "Found entity 1: score_display" {  } { { "score_display.vhd" "" { Text "C:/ISEL/LIC/usbport_test/score_display.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719414406836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec2hex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec2hex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec2hex-structural " "Found design unit 1: dec2hex-structural" {  } { { "dec2hex.vhd" "" { Text "C:/ISEL/LIC/usbport_test/dec2hex.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406837 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec2hex " "Found entity 1: dec2hex" {  } { { "dec2hex.vhd" "" { Text "C:/ISEL/LIC/usbport_test/dec2hex.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719414406837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd_score_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ffd_score_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ffd_score_display-logicfunction " "Found design unit 1: ffd_score_display-logicfunction" {  } { { "ffd_score_display.vhd" "" { Text "C:/ISEL/LIC/usbport_test/ffd_score_display.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406839 ""} { "Info" "ISGN_ENTITY_NAME" "1 ffd_score_display " "Found entity 1: ffd_score_display" {  } { { "ffd_score_display.vhd" "" { Text "C:/ISEL/LIC/usbport_test/ffd_score_display.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719414406839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec_3_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec_3_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec_3_8-structural " "Found design unit 1: dec_3_8-structural" {  } { { "dec_3_8.vhd" "" { Text "C:/ISEL/LIC/usbport_test/dec_3_8.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406842 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec_3_8 " "Found entity 1: dec_3_8" {  } { { "dec_3_8.vhd" "" { Text "C:/ISEL/LIC/usbport_test/dec_3_8.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719414406842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score_dispatcher.vhd 2 1 " "Found 2 design units, including 1 entities, in source file score_dispatcher.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 score_dispatcher-Behavioral " "Found design unit 1: score_dispatcher-Behavioral" {  } { { "score_dispatcher.vhd" "" { Text "C:/ISEL/LIC/usbport_test/score_dispatcher.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406844 ""} { "Info" "ISGN_ENTITY_NAME" "1 score_dispatcher " "Found entity 1: score_dispatcher" {  } { { "score_dispatcher.vhd" "" { Text "C:/ISEL/LIC/usbport_test/score_dispatcher.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719414406844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file serial_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 serial_control-Behavioral " "Found design unit 1: serial_control-Behavioral" {  } { { "serial_control.vhd" "" { Text "C:/ISEL/LIC/usbport_test/serial_control.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406846 ""} { "Info" "ISGN_ENTITY_NAME" "1 serial_control " "Found entity 1: serial_control" {  } { { "serial_control.vhd" "" { Text "C:/ISEL/LIC/usbport_test/serial_control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719414406846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score_serial_receiver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file score_serial_receiver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 score_serial_receiver-Structural " "Found design unit 1: score_serial_receiver-Structural" {  } { { "score_serial_receiver.vhd" "" { Text "C:/ISEL/LIC/usbport_test/score_serial_receiver.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406848 ""} { "Info" "ISGN_ENTITY_NAME" "1 score_serial_receiver " "Found entity 1: score_serial_receiver" {  } { { "score_serial_receiver.vhd" "" { Text "C:/ISEL/LIC/usbport_test/score_serial_receiver.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719414406848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_serial_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_serial_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_serial_controller-Structural " "Found design unit 1: lcd_serial_controller-Structural" {  } { { "lcd_serial_controller.vhd" "" { Text "C:/ISEL/LIC/usbport_test/lcd_serial_controller.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406850 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_serial_controller " "Found entity 1: lcd_serial_controller" {  } { { "lcd_serial_controller.vhd" "" { Text "C:/ISEL/LIC/usbport_test/lcd_serial_controller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719414406850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score_serial_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file score_serial_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 score_serial_controller-Structural " "Found design unit 1: score_serial_controller-Structural" {  } { { "score_serial_controller.vhd" "" { Text "C:/ISEL/LIC/usbport_test/score_serial_controller.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406851 ""} { "Info" "ISGN_ENTITY_NAME" "1 score_serial_controller " "Found entity 1: score_serial_controller" {  } { { "score_serial_controller.vhd" "" { Text "C:/ISEL/LIC/usbport_test/score_serial_controller.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719414406851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "space_invaders.vhd 2 1 " "Found 2 design units, including 1 entities, in source file space_invaders.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 space_invaders-Structural " "Found design unit 1: space_invaders-Structural" {  } { { "space_invaders.vhd" "" { Text "C:/ISEL/LIC/usbport_test/space_invaders.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406853 ""} { "Info" "ISGN_ENTITY_NAME" "1 space_invaders " "Found entity 1: space_invaders" {  } { { "space_invaders.vhd" "" { Text "C:/ISEL/LIC/usbport_test/space_invaders.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414406853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719414406853 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "space_invaders " "Elaborating entity \"space_invaders\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1719414406912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_board_reader key_board_reader:U_key_board_reader " "Elaborating entity \"key_board_reader\" for hierarchy \"key_board_reader:U_key_board_reader\"" {  } { { "space_invaders.vhd" "U_key_board_reader" { Text "C:/ISEL/LIC/usbport_test/space_invaders.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719414406933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_decode key_board_reader:U_key_board_reader\|key_decode:U_key_decode " "Elaborating entity \"key_decode\" for hierarchy \"key_board_reader:U_key_board_reader\|key_decode:U_key_decode\"" {  } { { "key_board_reader.vhd" "U_key_decode" { Text "C:/ISEL/LIC/usbport_test/key_board_reader.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719414406941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div key_board_reader:U_key_board_reader\|key_decode:U_key_decode\|clk_div:U_clk_div " "Elaborating entity \"clk_div\" for hierarchy \"key_board_reader:U_key_board_reader\|key_decode:U_key_decode\|clk_div:U_clk_div\"" {  } { { "key_decode.vhd" "U_clk_div" { Text "C:/ISEL/LIC/usbport_test/key_decode.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719414406947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_scan key_board_reader:U_key_board_reader\|key_decode:U_key_decode\|key_scan:U_key_scan " "Elaborating entity \"key_scan\" for hierarchy \"key_board_reader:U_key_board_reader\|key_decode:U_key_decode\|key_scan:U_key_scan\"" {  } { { "key_decode.vhd" "U_key_scan" { Text "C:/ISEL/LIC/usbport_test/key_decode.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719414406957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter key_board_reader:U_key_board_reader\|key_decode:U_key_decode\|key_scan:U_key_scan\|counter:U_counter " "Elaborating entity \"counter\" for hierarchy \"key_board_reader:U_key_board_reader\|key_decode:U_key_decode\|key_scan:U_key_scan\|counter:U_counter\"" {  } { { "key_scan.vhd" "U_counter" { Text "C:/ISEL/LIC/usbport_test/key_scan.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719414406964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder key_board_reader:U_key_board_reader\|key_decode:U_key_decode\|key_scan:U_key_scan\|counter:U_counter\|adder:U_adder " "Elaborating entity \"adder\" for hierarchy \"key_board_reader:U_key_board_reader\|key_decode:U_key_decode\|key_scan:U_key_scan\|counter:U_counter\|adder:U_adder\"" {  } { { "counter.vhd" "U_adder" { Text "C:/ISEL/LIC/usbport_test/counter.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719414406970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder key_board_reader:U_key_board_reader\|key_decode:U_key_decode\|key_scan:U_key_scan\|counter:U_counter\|adder:U_adder\|full_adder:U0 " "Elaborating entity \"full_adder\" for hierarchy \"key_board_reader:U_key_board_reader\|key_decode:U_key_decode\|key_scan:U_key_scan\|counter:U_counter\|adder:U_adder\|full_adder:U0\"" {  } { { "adder.vhd" "U0" { Text "C:/ISEL/LIC/usbport_test/adder.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719414406977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator key_board_reader:U_key_board_reader\|key_decode:U_key_decode\|key_scan:U_key_scan\|counter:U_counter\|comparator:U_comparator " "Elaborating entity \"comparator\" for hierarchy \"key_board_reader:U_key_board_reader\|key_decode:U_key_decode\|key_scan:U_key_scan\|counter:U_counter\|comparator:U_comparator\"" {  } { { "counter.vhd" "U_comparator" { Text "C:/ISEL/LIC/usbport_test/counter.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719414406985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg key_board_reader:U_key_board_reader\|key_decode:U_key_decode\|key_scan:U_key_scan\|counter:U_counter\|reg:U_reg " "Elaborating entity \"reg\" for hierarchy \"key_board_reader:U_key_board_reader\|key_decode:U_key_decode\|key_scan:U_key_scan\|counter:U_counter\|reg:U_reg\"" {  } { { "counter.vhd" "U_reg" { Text "C:/ISEL/LIC/usbport_test/counter.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719414406991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFD key_board_reader:U_key_board_reader\|key_decode:U_key_decode\|key_scan:U_key_scan\|counter:U_counter\|reg:U_reg\|FFD:U0 " "Elaborating entity \"FFD\" for hierarchy \"key_board_reader:U_key_board_reader\|key_decode:U_key_decode\|key_scan:U_key_scan\|counter:U_counter\|reg:U_reg\|FFD:U0\"" {  } { { "reg.vhd" "U0" { Text "C:/ISEL/LIC/usbport_test/reg.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719414406997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder key_board_reader:U_key_board_reader\|key_decode:U_key_decode\|key_scan:U_key_scan\|decoder:U_decoder " "Elaborating entity \"decoder\" for hierarchy \"key_board_reader:U_key_board_reader\|key_decode:U_key_decode\|key_scan:U_key_scan\|decoder:U_decoder\"" {  } { { "key_scan.vhd" "U_decoder" { Text "C:/ISEL/LIC/usbport_test/key_scan.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719414407004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexor key_board_reader:U_key_board_reader\|key_decode:U_key_decode\|key_scan:U_key_scan\|multiplexor:U_multiplexor " "Elaborating entity \"multiplexor\" for hierarchy \"key_board_reader:U_key_board_reader\|key_decode:U_key_decode\|key_scan:U_key_scan\|multiplexor:U_multiplexor\"" {  } { { "key_scan.vhd" "U_multiplexor" { Text "C:/ISEL/LIC/usbport_test/key_scan.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719414407010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_control key_board_reader:U_key_board_reader\|key_decode:U_key_decode\|key_control:U_key_control " "Elaborating entity \"key_control\" for hierarchy \"key_board_reader:U_key_board_reader\|key_decode:U_key_decode\|key_control:U_key_control\"" {  } { { "key_decode.vhd" "U_key_control" { Text "C:/ISEL/LIC/usbport_test/key_decode.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719414407017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ring_buffer key_board_reader:U_key_board_reader\|ring_buffer:U_ring_buffer " "Elaborating entity \"ring_buffer\" for hierarchy \"key_board_reader:U_key_board_reader\|ring_buffer:U_ring_buffer\"" {  } { { "key_board_reader.vhd" "U_ring_buffer" { Text "C:/ISEL/LIC/usbport_test/key_board_reader.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719414407024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ring_buffer_control key_board_reader:U_key_board_reader\|ring_buffer:U_ring_buffer\|ring_buffer_control:U_ring_buffer_control " "Elaborating entity \"ring_buffer_control\" for hierarchy \"key_board_reader:U_key_board_reader\|ring_buffer:U_ring_buffer\|ring_buffer_control:U_ring_buffer_control\"" {  } { { "ring_buffer.vhd" "U_ring_buffer_control" { Text "C:/ISEL/LIC/usbport_test/ring_buffer.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719414407030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM key_board_reader:U_key_board_reader\|ring_buffer:U_ring_buffer\|RAM:U_ram " "Elaborating entity \"RAM\" for hierarchy \"key_board_reader:U_key_board_reader\|ring_buffer:U_ring_buffer\|RAM:U_ram\"" {  } { { "ring_buffer.vhd" "U_ram" { Text "C:/ISEL/LIC/usbport_test/ring_buffer.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719414407037 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ram RAM.vhd(43) " "VHDL Process Statement warning at RAM.vhd(43): signal \"ram\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RAM.vhd" "" { Text "C:/ISEL/LIC/usbport_test/RAM.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1719414407038 "|space_invaders|key_board_reader:U_key_board_reader|ring_buffer:U_ring_buffer|RAM:U_ram"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "din RAM.vhd(46) " "VHDL Process Statement warning at RAM.vhd(46): signal \"din\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RAM.vhd" "" { Text "C:/ISEL/LIC/usbport_test/RAM.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1719414407038 "|space_invaders|key_board_reader:U_key_board_reader|ring_buffer:U_ring_buffer|RAM:U_ram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_address_control key_board_reader:U_key_board_reader\|ring_buffer:U_ring_buffer\|memory_address_control:U_memory_address_control " "Elaborating entity \"memory_address_control\" for hierarchy \"key_board_reader:U_key_board_reader\|ring_buffer:U_ring_buffer\|memory_address_control:U_memory_address_control\"" {  } { { "ring_buffer.vhd" "U_memory_address_control" { Text "C:/ISEL/LIC/usbport_test/ring_buffer.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719414407043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder3 key_board_reader:U_key_board_reader\|ring_buffer:U_ring_buffer\|memory_address_control:U_memory_address_control\|adder3:U_nextAddress " "Elaborating entity \"adder3\" for hierarchy \"key_board_reader:U_key_board_reader\|ring_buffer:U_ring_buffer\|memory_address_control:U_memory_address_control\|adder3:U_nextAddress\"" {  } { { "memory_address_control.vhd" "U_nextAddress" { Text "C:/ISEL/LIC/usbport_test/memory_address_control.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719414407051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg3 key_board_reader:U_key_board_reader\|ring_buffer:U_ring_buffer\|memory_address_control:U_memory_address_control\|reg3:U_getAddress " "Elaborating entity \"reg3\" for hierarchy \"key_board_reader:U_key_board_reader\|ring_buffer:U_ring_buffer\|memory_address_control:U_memory_address_control\|reg3:U_getAddress\"" {  } { { "memory_address_control.vhd" "U_getAddress" { Text "C:/ISEL/LIC/usbport_test/memory_address_control.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719414407058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_buffer key_board_reader:U_key_board_reader\|output_buffer:U_output_buffer " "Elaborating entity \"output_buffer\" for hierarchy \"key_board_reader:U_key_board_reader\|output_buffer:U_output_buffer\"" {  } { { "key_board_reader.vhd" "U_output_buffer" { Text "C:/ISEL/LIC/usbport_test/key_board_reader.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719414407073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_buffer_control key_board_reader:U_key_board_reader\|output_buffer:U_output_buffer\|output_buffer_control:U_output_buffer_control " "Elaborating entity \"output_buffer_control\" for hierarchy \"key_board_reader:U_key_board_reader\|output_buffer:U_output_buffer\|output_buffer_control:U_output_buffer_control\"" {  } { { "output_buffer.vhd" "U_output_buffer_control" { Text "C:/ISEL/LIC/usbport_test/output_buffer.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719414407080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UsbPort UsbPort:U_usb_port " "Elaborating entity \"UsbPort\" for hierarchy \"UsbPort:U_usb_port\"" {  } { { "space_invaders.vhd" "U_usb_port" { Text "C:/ISEL/LIC/usbport_test/space_invaders.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719414407086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag UsbPort:U_usb_port\|sld_virtual_jtag:b2v_inst " "Elaborating entity \"sld_virtual_jtag\" for hierarchy \"UsbPort:U_usb_port\|sld_virtual_jtag:b2v_inst\"" {  } { { "UsbPort.vhd" "b2v_inst" { Text "C:/ISEL/LIC/usbport_test/UsbPort.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719414407107 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "UsbPort:U_usb_port\|sld_virtual_jtag:b2v_inst " "Elaborated megafunction instantiation \"UsbPort:U_usb_port\|sld_virtual_jtag:b2v_inst\"" {  } { { "UsbPort.vhd" "" { Text "C:/ISEL/LIC/usbport_test/UsbPort.vhd" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719414407114 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UsbPort:U_usb_port\|sld_virtual_jtag:b2v_inst " "Instantiated megafunction \"UsbPort:U_usb_port\|sld_virtual_jtag:b2v_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type sld_virtual_jtag " "Parameter \"lpm_type\" = \"sld_virtual_jtag\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719414407114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719414407114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719414407114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 8 " "Parameter \"sld_ir_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719414407114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action UNUSED " "Parameter \"sld_sim_action\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719414407114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719414407114 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1719414407114 ""}  } { { "UsbPort.vhd" "" { Text "C:/ISEL/LIC/usbport_test/UsbPort.vhd" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1719414407114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic UsbPort:U_usb_port\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"UsbPort:U_usb_port\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\"" {  } { { "sld_virtual_jtag.v" "sld_virtual_jtag_basic_inst" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719414407129 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UsbPort:U_usb_port\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst UsbPort:U_usb_port\|sld_virtual_jtag:b2v_inst " "Elaborated megafunction instantiation \"UsbPort:U_usb_port\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\", which is child of megafunction instantiation \"UsbPort:U_usb_port\|sld_virtual_jtag:b2v_inst\"" {  } { { "sld_virtual_jtag.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag.v" 152 0 0 } } { "UsbPort.vhd" "" { Text "C:/ISEL/LIC/usbport_test/UsbPort.vhd" 80 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719414407136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl UsbPort:U_usb_port\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"UsbPort:U_usb_port\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719414407138 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "UsbPort:U_usb_port\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst UsbPort:U_usb_port\|sld_virtual_jtag:b2v_inst " "Elaborated megafunction instantiation \"UsbPort:U_usb_port\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"UsbPort:U_usb_port\|sld_virtual_jtag:b2v_inst\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "UsbPort.vhd" "" { Text "C:/ISEL/LIC/usbport_test/UsbPort.vhd" 80 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719414407148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter UsbPort:U_usb_port\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"UsbPort:U_usb_port\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719414407259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl UsbPort:U_usb_port\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"UsbPort:U_usb_port\|sld_virtual_jtag:b2v_inst\|sld_virtual_jtag_basic:sld_virtual_jtag_basic_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719414407431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_serial_controller lcd_serial_controller:U_lcd_serial_controller " "Elaborating entity \"lcd_serial_controller\" for hierarchy \"lcd_serial_controller:U_lcd_serial_controller\"" {  } { { "space_invaders.vhd" "U_lcd_serial_controller" { Text "C:/ISEL/LIC/usbport_test/space_invaders.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719414407509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_dispatcher lcd_serial_controller:U_lcd_serial_controller\|lcd_dispatcher:U_lcd_dispatcher " "Elaborating entity \"lcd_dispatcher\" for hierarchy \"lcd_serial_controller:U_lcd_serial_controller\|lcd_dispatcher:U_lcd_dispatcher\"" {  } { { "lcd_serial_controller.vhd" "U_lcd_dispatcher" { Text "C:/ISEL/LIC/usbport_test/lcd_serial_controller.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719414407527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_serial_receiver lcd_serial_controller:U_lcd_serial_controller\|lcd_serial_receiver:U_lcd_serial_receiver " "Elaborating entity \"lcd_serial_receiver\" for hierarchy \"lcd_serial_controller:U_lcd_serial_controller\|lcd_serial_receiver:U_lcd_serial_receiver\"" {  } { { "lcd_serial_controller.vhd" "U_lcd_serial_receiver" { Text "C:/ISEL/LIC/usbport_test/lcd_serial_controller.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719414407539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serial_control lcd_serial_controller:U_lcd_serial_controller\|lcd_serial_receiver:U_lcd_serial_receiver\|serial_control:U_serial_control " "Elaborating entity \"serial_control\" for hierarchy \"lcd_serial_controller:U_lcd_serial_controller\|lcd_serial_receiver:U_lcd_serial_receiver\|serial_control:U_serial_control\"" {  } { { "lcd_serial_receiver.vhd" "U_serial_control" { Text "C:/ISEL/LIC/usbport_test/lcd_serial_receiver.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719414407550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parity_check lcd_serial_controller:U_lcd_serial_controller\|lcd_serial_receiver:U_lcd_serial_receiver\|parity_check:U_parity_check " "Elaborating entity \"parity_check\" for hierarchy \"lcd_serial_controller:U_lcd_serial_controller\|lcd_serial_receiver:U_lcd_serial_receiver\|parity_check:U_parity_check\"" {  } { { "lcd_serial_receiver.vhd" "U_parity_check" { Text "C:/ISEL/LIC/usbport_test/lcd_serial_receiver.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719414407561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg lcd_serial_controller:U_lcd_serial_controller\|lcd_serial_receiver:U_lcd_serial_receiver\|shift_reg:U_shift_reg " "Elaborating entity \"shift_reg\" for hierarchy \"lcd_serial_controller:U_lcd_serial_controller\|lcd_serial_receiver:U_lcd_serial_receiver\|shift_reg:U_shift_reg\"" {  } { { "lcd_serial_receiver.vhd" "U_shift_reg" { Text "C:/ISEL/LIC/usbport_test/lcd_serial_receiver.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719414407574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score_serial_controller score_serial_controller:U_score_serial_controller " "Elaborating entity \"score_serial_controller\" for hierarchy \"score_serial_controller:U_score_serial_controller\"" {  } { { "space_invaders.vhd" "U_score_serial_controller" { Text "C:/ISEL/LIC/usbport_test/space_invaders.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719414407581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score_dispatcher score_serial_controller:U_score_serial_controller\|score_dispatcher:U_score_dispatcher " "Elaborating entity \"score_dispatcher\" for hierarchy \"score_serial_controller:U_score_serial_controller\|score_dispatcher:U_score_dispatcher\"" {  } { { "score_serial_controller.vhd" "U_score_dispatcher" { Text "C:/ISEL/LIC/usbport_test/score_serial_controller.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719414407588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score_serial_receiver score_serial_controller:U_score_serial_controller\|score_serial_receiver:U_score_serial_receiver " "Elaborating entity \"score_serial_receiver\" for hierarchy \"score_serial_controller:U_score_serial_controller\|score_serial_receiver:U_score_serial_receiver\"" {  } { { "score_serial_controller.vhd" "U_score_serial_receiver" { Text "C:/ISEL/LIC/usbport_test/score_serial_controller.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719414407596 ""}
{ "Warning" "WSGN_SEARCH_FILE" "shift_reg_7.vhd 2 1 " "Using design file shift_reg_7.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_reg_7-behavioral " "Found design unit 1: shift_reg_7-behavioral" {  } { { "shift_reg_7.vhd" "" { Text "C:/ISEL/LIC/usbport_test/shift_reg_7.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414407620 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_reg_7 " "Found entity 1: shift_reg_7" {  } { { "shift_reg_7.vhd" "" { Text "C:/ISEL/LIC/usbport_test/shift_reg_7.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414407620 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1719414407620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg_7 score_serial_controller:U_score_serial_controller\|score_serial_receiver:U_score_serial_receiver\|shift_reg_7:U_shift_reg " "Elaborating entity \"shift_reg_7\" for hierarchy \"score_serial_controller:U_score_serial_controller\|score_serial_receiver:U_score_serial_receiver\|shift_reg_7:U_shift_reg\"" {  } { { "score_serial_receiver.vhd" "U_shift_reg" { Text "C:/ISEL/LIC/usbport_test/score_serial_receiver.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719414407621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score_display score_display:U_score_display " "Elaborating entity \"score_display\" for hierarchy \"score_display:U_score_display\"" {  } { { "space_invaders.vhd" "U_score_display" { Text "C:/ISEL/LIC/usbport_test/space_invaders.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719414407627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec_3_8 score_display:U_score_display\|dec_3_8:decoder " "Elaborating entity \"dec_3_8\" for hierarchy \"score_display:U_score_display\|dec_3_8:decoder\"" {  } { { "score_display.vhd" "decoder" { Text "C:/ISEL/LIC/usbport_test/score_display.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719414407640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec2hex score_display:U_score_display\|dec2hex:\\circuit_gen:0:hex_digit " "Elaborating entity \"dec2hex\" for hierarchy \"score_display:U_score_display\|dec2hex:\\circuit_gen:0:hex_digit\"" {  } { { "score_display.vhd" "\\circuit_gen:0:hex_digit" { Text "C:/ISEL/LIC/usbport_test/score_display.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719414407651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ffd_score_display score_display:U_score_display\|ffd_score_display:clear_reg " "Elaborating entity \"ffd_score_display\" for hierarchy \"score_display:U_score_display\|ffd_score_display:clear_reg\"" {  } { { "score_display.vhd" "clear_reg" { Text "C:/ISEL/LIC/usbport_test/score_display.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719414407682 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1719414407867 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.06.26.16:06:51 Progress: Loading sld8657cc4d/alt_sld_fab_wrapper_hw.tcl " "2024.06.26.16:06:51 Progress: Loading sld8657cc4d/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719414411341 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719414414466 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719414414612 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719414419023 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719414419181 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719414419323 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719414419455 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719414419460 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719414419461 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1719414420243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8657cc4d/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8657cc4d/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld8657cc4d/alt_sld_fab.v" "" { Text "C:/ISEL/LIC/usbport_test/db/ip/sld8657cc4d/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414420624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719414420624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8657cc4d/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8657cc4d/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld8657cc4d/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/ISEL/LIC/usbport_test/db/ip/sld8657cc4d/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414420716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719414420716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8657cc4d/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8657cc4d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld8657cc4d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/ISEL/LIC/usbport_test/db/ip/sld8657cc4d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414420718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719414420718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8657cc4d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8657cc4d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld8657cc4d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/ISEL/LIC/usbport_test/db/ip/sld8657cc4d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414420788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719414420788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8657cc4d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld8657cc4d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld8657cc4d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/ISEL/LIC/usbport_test/db/ip/sld8657cc4d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414420880 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld8657cc4d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/ISEL/LIC/usbport_test/db/ip/sld8657cc4d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414420880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719414420880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld8657cc4d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld8657cc4d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld8657cc4d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/ISEL/LIC/usbport_test/db/ip/sld8657cc4d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719414420955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719414420955 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|space_invaders\|score_serial_controller:U_score_serial_controller\|score_serial_receiver:U_score_serial_receiver\|serial_control:U_serial_control\|CurrentState " "State machine \"\|space_invaders\|score_serial_controller:U_score_serial_controller\|score_serial_receiver:U_score_serial_receiver\|serial_control:U_serial_control\|CurrentState\" will be implemented as a safe state machine." {  } { { "serial_control.vhd" "" { Text "C:/ISEL/LIC/usbport_test/serial_control.vhd" 21 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1719414422513 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|space_invaders\|lcd_serial_controller:U_lcd_serial_controller\|lcd_serial_receiver:U_lcd_serial_receiver\|serial_control:U_serial_control\|CurrentState " "State machine \"\|space_invaders\|lcd_serial_controller:U_lcd_serial_controller\|lcd_serial_receiver:U_lcd_serial_receiver\|serial_control:U_serial_control\|CurrentState\" will be implemented as a safe state machine." {  } { { "serial_control.vhd" "" { Text "C:/ISEL/LIC/usbport_test/serial_control.vhd" 21 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1719414422516 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|space_invaders\|key_board_reader:U_key_board_reader\|output_buffer:U_output_buffer\|output_buffer_control:U_output_buffer_control\|CurrentState " "State machine \"\|space_invaders\|key_board_reader:U_key_board_reader\|output_buffer:U_output_buffer\|output_buffer_control:U_output_buffer_control\|CurrentState\" will be implemented as a safe state machine." {  } { { "buffer_control.vhd" "" { Text "C:/ISEL/LIC/usbport_test/buffer_control.vhd" 18 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1719414422518 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|space_invaders\|key_board_reader:U_key_board_reader\|ring_buffer:U_ring_buffer\|ring_buffer_control:U_ring_buffer_control\|CurrentState " "State machine \"\|space_invaders\|key_board_reader:U_key_board_reader\|ring_buffer:U_ring_buffer\|ring_buffer_control:U_ring_buffer_control\|CurrentState\" will be implemented as a safe state machine." {  } { { "ring_buffer_control.vhd" "" { Text "C:/ISEL/LIC/usbport_test/ring_buffer_control.vhd" 24 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1719414422519 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|space_invaders\|key_board_reader:U_key_board_reader\|key_decode:U_key_decode\|key_control:U_key_control\|CurrentState " "State machine \"\|space_invaders\|key_board_reader:U_key_board_reader\|key_decode:U_key_decode\|key_control:U_key_control\|CurrentState\" will be implemented as a safe state machine." {  } { { "key_control.vhd" "" { Text "C:/ISEL/LIC/usbport_test/key_control.vhd" 18 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1719414422521 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "space_invaders.vhd" "" { Text "C:/ISEL/LIC/usbport_test/space_invaders.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719414422937 "|space_invaders|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "space_invaders.vhd" "" { Text "C:/ISEL/LIC/usbport_test/space_invaders.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719414422937 "|space_invaders|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "space_invaders.vhd" "" { Text "C:/ISEL/LIC/usbport_test/space_invaders.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719414422937 "|space_invaders|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "space_invaders.vhd" "" { Text "C:/ISEL/LIC/usbport_test/space_invaders.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719414422937 "|space_invaders|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "space_invaders.vhd" "" { Text "C:/ISEL/LIC/usbport_test/space_invaders.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719414422937 "|space_invaders|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] VCC " "Pin \"HEX5\[7\]\" is stuck at VCC" {  } { { "space_invaders.vhd" "" { Text "C:/ISEL/LIC/usbport_test/space_invaders.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719414422937 "|space_invaders|HEX5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1719414422937 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719414423020 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1719414424779 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719414424779 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "576 " "Implemented 576 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1719414424859 ""} { "Info" "ICUT_CUT_TM_OPINS" "63 " "Implemented 63 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1719414424859 ""} { "Info" "ICUT_CUT_TM_LCELLS" "501 " "Implemented 501 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1719414424859 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1719414424859 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4845 " "Peak virtual memory: 4845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1719414424887 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 26 16:07:04 2024 " "Processing ended: Wed Jun 26 16:07:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1719414424887 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1719414424887 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1719414424887 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1719414424887 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1719414426162 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1719414426168 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 26 16:07:05 2024 " "Processing started: Wed Jun 26 16:07:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1719414426168 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1719414426168 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off usbport_test -c usbport_test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off usbport_test -c usbport_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1719414426168 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1719414426285 ""}
{ "Info" "0" "" "Project  = usbport_test" {  } {  } 0 0 "Project  = usbport_test" 0 0 "Fitter" 0 0 1719414426286 ""}
{ "Info" "0" "" "Revision = usbport_test" {  } {  } 0 0 "Revision = usbport_test" 0 0 "Fitter" 0 0 1719414426286 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1719414426389 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1719414426390 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "usbport_test 10M50DAF484C6GES " "Selected device 10M50DAF484C6GES for design \"usbport_test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1719414426401 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1719414426454 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1719414426454 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1719414426664 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1719414426671 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1719414426785 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/ISEL/LIC/usbport_test/" { { 0 { 0 ""} 0 1320 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1719414426789 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/ISEL/LIC/usbport_test/" { { 0 { 0 ""} 0 1322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1719414426789 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/ISEL/LIC/usbport_test/" { { 0 { 0 ""} 0 1324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1719414426789 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/ISEL/LIC/usbport_test/" { { 0 { 0 ""} 0 1326 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1719414426789 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1719414426789 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1719414426789 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1719414426789 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1719414426789 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1719414426789 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1719414426790 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "The Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1719414427970 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719414427971 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719414427971 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1719414427971 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1719414427971 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "usbport_test.sdc " "Synopsys Design Constraints File file not found: 'usbport_test.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1719414427975 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register key_board_reader:U_key_board_reader\|key_decode:U_key_decode\|clk_div:U_clk_div\|count\[0\] CLK " "Register key_board_reader:U_key_board_reader\|key_decode:U_key_decode\|clk_div:U_clk_div\|count\[0\] is being clocked by CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1719414427977 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1719414427977 "|space_invaders|CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "key_board_reader:U_key_board_reader\|key_decode:U_key_decode\|clk_div:U_clk_div\|tmp " "Node: key_board_reader:U_key_board_reader\|key_decode:U_key_decode\|clk_div:U_clk_div\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register key_board_reader:U_key_board_reader\|key_decode:U_key_decode\|key_scan:U_key_scan\|counter:U_counter\|reg:U_reg\|FFD:U2\|Q key_board_reader:U_key_board_reader\|key_decode:U_key_decode\|clk_div:U_clk_div\|tmp " "Register key_board_reader:U_key_board_reader\|key_decode:U_key_decode\|key_scan:U_key_scan\|counter:U_counter\|reg:U_reg\|FFD:U2\|Q is being clocked by key_board_reader:U_key_board_reader\|key_decode:U_key_decode\|clk_div:U_clk_div\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1719414427977 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1719414427977 "|space_invaders|key_board_reader:U_key_board_reader|key_decode:U_key_decode|clk_div:U_clk_div|tmp"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "key_board_reader:U_key_board_reader\|output_buffer:U_output_buffer\|output_buffer_control:U_output_buffer_control\|CurrentState.state_bit_0 " "Node: key_board_reader:U_key_board_reader\|output_buffer:U_output_buffer\|output_buffer_control:U_output_buffer_control\|CurrentState.state_bit_0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register key_board_reader:U_key_board_reader\|output_buffer:U_output_buffer\|reg:U_reg\|FFD:U0\|Q key_board_reader:U_key_board_reader\|output_buffer:U_output_buffer\|output_buffer_control:U_output_buffer_control\|CurrentState.state_bit_0 " "Register key_board_reader:U_key_board_reader\|output_buffer:U_output_buffer\|reg:U_reg\|FFD:U0\|Q is being clocked by key_board_reader:U_key_board_reader\|output_buffer:U_output_buffer\|output_buffer_control:U_output_buffer_control\|CurrentState.state_bit_0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1719414427977 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1719414427977 "|space_invaders|key_board_reader:U_key_board_reader|output_buffer:U_output_buffer|output_buffer_control:U_output_buffer_control|CurrentState.state_bit_0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[4\] " "Node: sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[4\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lcd_serial_controller:U_lcd_serial_controller\|lcd_serial_receiver:U_lcd_serial_receiver\|counter:U_counter\|reg:U_reg\|FFD:U1\|Q sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[4\] " "Register lcd_serial_controller:U_lcd_serial_controller\|lcd_serial_receiver:U_lcd_serial_receiver\|counter:U_counter\|reg:U_reg\|FFD:U1\|Q is being clocked by sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[4\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1719414427977 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1719414427977 "|space_invaders|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "score_serial_controller:U_score_serial_controller\|score_dispatcher:U_score_dispatcher\|CurrentState " "Node: score_serial_controller:U_score_serial_controller\|score_dispatcher:U_score_dispatcher\|CurrentState was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register score_display:U_score_display\|reg:\\circuit_gen:0:out_reg\|FFD:U3\|Q score_serial_controller:U_score_serial_controller\|score_dispatcher:U_score_dispatcher\|CurrentState " "Register score_display:U_score_display\|reg:\\circuit_gen:0:out_reg\|FFD:U3\|Q is being clocked by score_serial_controller:U_score_serial_controller\|score_dispatcher:U_score_dispatcher\|CurrentState" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1719414427977 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1719414427977 "|space_invaders|score_serial_controller:U_score_serial_controller|score_dispatcher:U_score_dispatcher|CurrentState"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1719414427977 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1719414427977 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1719414427981 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1719414427981 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1719414427981 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1719414427982 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1719414427982 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1719414427982 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1719414427982 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1719414427982 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node CLK~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1719414428022 ""}  } { { "space_invaders.vhd" "" { Text "C:/ISEL/LIC/usbport_test/space_invaders.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/ISEL/LIC/usbport_test/" { { 0 { 0 ""} 0 1303 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1719414428022 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1719414428022 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[4\] " "Destination node sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[4\]" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 835 -1 0 } } { "temporary_test_loc" "" { Generic "C:/ISEL/LIC/usbport_test/" { { 0 { 0 ""} 0 923 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1719414428022 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1719414428022 ""}  } { { "temporary_test_loc" "" { Generic "C:/ISEL/LIC/usbport_test/" { { 0 { 0 ""} 0 867 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1719414428022 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "score_serial_controller:U_score_serial_controller\|score_dispatcher:U_score_dispatcher\|wrd  " "Automatically promoted node score_serial_controller:U_score_serial_controller\|score_dispatcher:U_score_dispatcher\|wrd " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1719414428022 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "score_serial_controller:U_score_serial_controller\|score_serial_receiver:U_score_serial_receiver\|serial_control:U_serial_control\|CurrentState.state_bit_1~1 " "Destination node score_serial_controller:U_score_serial_controller\|score_serial_receiver:U_score_serial_receiver\|serial_control:U_serial_control\|CurrentState.state_bit_1~1" {  } { { "temporary_test_loc" "" { Generic "C:/ISEL/LIC/usbport_test/" { { 0 { 0 ""} 0 846 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1719414428022 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1719414428022 ""}  } { { "score_dispatcher.vhd" "" { Text "C:/ISEL/LIC/usbport_test/score_dispatcher.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/ISEL/LIC/usbport_test/" { { 0 { 0 ""} 0 321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1719414428022 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[4\]  " "Automatically promoted node sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[4\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1719414428022 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 835 -1 0 } } { "temporary_test_loc" "" { Generic "C:/ISEL/LIC/usbport_test/" { { 0 { 0 ""} 0 923 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1719414428022 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "key_board_reader:U_key_board_reader\|key_decode:U_key_decode\|clk_div:U_clk_div\|tmp  " "Automatically promoted node key_board_reader:U_key_board_reader\|key_decode:U_key_decode\|clk_div:U_clk_div\|tmp " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1719414428022 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "key_board_reader:U_key_board_reader\|key_decode:U_key_decode\|clk_div:U_clk_div\|tmp~0 " "Destination node key_board_reader:U_key_board_reader\|key_decode:U_key_decode\|clk_div:U_clk_div\|tmp~0" {  } { { "output_files/clk_div.vhd" "" { Text "C:/ISEL/LIC/usbport_test/output_files/clk_div.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/ISEL/LIC/usbport_test/" { { 0 { 0 ""} 0 747 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1719414428022 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1719414428022 ""}  } { { "output_files/clk_div.vhd" "" { Text "C:/ISEL/LIC/usbport_test/output_files/clk_div.vhd" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/ISEL/LIC/usbport_test/" { { 0 { 0 ""} 0 396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1719414428022 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "key_board_reader:U_key_board_reader\|output_buffer:U_output_buffer\|output_buffer_control:U_output_buffer_control\|CurrentState.STATE_WRITE~0  " "Automatically promoted node key_board_reader:U_key_board_reader\|output_buffer:U_output_buffer\|output_buffer_control:U_output_buffer_control\|CurrentState.STATE_WRITE~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1719414428023 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "key_board_reader:U_key_board_reader\|output_buffer:U_output_buffer\|output_buffer_control:U_output_buffer_control\|CurrentState.state_bit_0~1 " "Destination node key_board_reader:U_key_board_reader\|output_buffer:U_output_buffer\|output_buffer_control:U_output_buffer_control\|CurrentState.state_bit_0~1" {  } { { "temporary_test_loc" "" { Generic "C:/ISEL/LIC/usbport_test/" { { 0 { 0 ""} 0 735 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1719414428023 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "key_board_reader:U_key_board_reader\|output_buffer:U_output_buffer\|output_buffer_control:U_output_buffer_control\|CurrentState.state_bit_1~0 " "Destination node key_board_reader:U_key_board_reader\|output_buffer:U_output_buffer\|output_buffer_control:U_output_buffer_control\|CurrentState.state_bit_1~0" {  } { { "temporary_test_loc" "" { Generic "C:/ISEL/LIC/usbport_test/" { { 0 { 0 ""} 0 736 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1719414428023 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1719414428023 ""}  } { { "buffer_control.vhd" "" { Text "C:/ISEL/LIC/usbport_test/buffer_control.vhd" 18 -1 0 } } { "temporary_test_loc" "" { Generic "C:/ISEL/LIC/usbport_test/" { { 0 { 0 ""} 0 597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1719414428023 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~0  " "Automatically promoted node rtl~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1719414428023 ""}  } { { "temporary_test_loc" "" { Generic "C:/ISEL/LIC/usbport_test/" { { 0 { 0 ""} 0 599 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1719414428023 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~1  " "Automatically promoted node rtl~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1719414428023 ""}  } { { "temporary_test_loc" "" { Generic "C:/ISEL/LIC/usbport_test/" { { 0 { 0 ""} 0 600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1719414428023 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~2  " "Automatically promoted node rtl~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1719414428023 ""}  } { { "temporary_test_loc" "" { Generic "C:/ISEL/LIC/usbport_test/" { { 0 { 0 ""} 0 601 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1719414428023 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~3  " "Automatically promoted node rtl~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1719414428023 ""}  } { { "temporary_test_loc" "" { Generic "C:/ISEL/LIC/usbport_test/" { { 0 { 0 ""} 0 602 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1719414428023 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~4  " "Automatically promoted node rtl~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1719414428023 ""}  } { { "temporary_test_loc" "" { Generic "C:/ISEL/LIC/usbport_test/" { { 0 { 0 ""} 0 603 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1719414428023 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~5  " "Automatically promoted node rtl~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1719414428023 ""}  } { { "temporary_test_loc" "" { Generic "C:/ISEL/LIC/usbport_test/" { { 0 { 0 ""} 0 604 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1719414428023 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~6  " "Automatically promoted node rtl~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1719414428023 ""}  } { { "temporary_test_loc" "" { Generic "C:/ISEL/LIC/usbport_test/" { { 0 { 0 ""} 0 605 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1719414428023 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rtl~7  " "Automatically promoted node rtl~7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1719414428023 ""}  } { { "temporary_test_loc" "" { Generic "C:/ISEL/LIC/usbport_test/" { { 0 { 0 ""} 0 606 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1719414428023 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "key_board_reader:U_key_board_reader\|key_decode:U_key_decode\|key_scan:U_key_scan\|counter:U_counter\|reset  " "Automatically promoted node key_board_reader:U_key_board_reader\|key_decode:U_key_decode\|key_scan:U_key_scan\|counter:U_counter\|reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1719414428023 ""}  } { { "counter.vhd" "" { Text "C:/ISEL/LIC/usbport_test/counter.vhd" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/ISEL/LIC/usbport_test/" { { 0 { 0 ""} 0 361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1719414428023 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lcd_serial_controller:U_lcd_serial_controller\|lcd_serial_receiver:U_lcd_serial_receiver\|counter:U_counter\|reset  " "Automatically promoted node lcd_serial_controller:U_lcd_serial_controller\|lcd_serial_receiver:U_lcd_serial_receiver\|counter:U_counter\|reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1719414428023 ""}  } { { "counter.vhd" "" { Text "C:/ISEL/LIC/usbport_test/counter.vhd" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/ISEL/LIC/usbport_test/" { { 0 { 0 ""} 0 507 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1719414428023 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "score_serial_controller:U_score_serial_controller\|score_serial_receiver:U_score_serial_receiver\|counter:U_counter\|reset  " "Automatically promoted node score_serial_controller:U_score_serial_controller\|score_serial_receiver:U_score_serial_receiver\|counter:U_counter\|reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1719414428023 ""}  } { { "counter.vhd" "" { Text "C:/ISEL/LIC/usbport_test/counter.vhd" 44 -1 0 } } { "temporary_test_loc" "" { Generic "C:/ISEL/LIC/usbport_test/" { { 0 { 0 ""} 0 494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1719414428023 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1719414428576 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1719414428577 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1719414428577 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1719414428579 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1719414428580 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1719414428582 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1719414428582 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1719414428584 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1719414428606 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1719414428607 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1719414428607 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1719414428716 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1719414428731 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1719414430442 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1719414430624 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1719414430650 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1719414431171 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1719414431171 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1719414432138 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X45_Y33 X55_Y43 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X45_Y33 to location X55_Y43" {  } { { "loc" "" { Generic "C:/ISEL/LIC/usbport_test/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X45_Y33 to location X55_Y43"} { { 12 { 0 ""} 45 33 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1719414434133 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1719414434133 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1719414434275 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1719414434275 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1719414434275 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1719414434278 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.18 " "Total time spent on timing analysis during the Fitter is 0.18 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1719414434499 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1719414434511 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1719414434511 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1719414434977 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1719414434977 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1719414434977 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1719414435480 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1719414436247 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/ISEL/LIC/usbport_test/output_files/usbport_test.fit.smsg " "Generated suppressed messages file C:/ISEL/LIC/usbport_test/output_files/usbport_test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1719414436676 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 15 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5783 " "Peak virtual memory: 5783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1719414437157 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 26 16:07:17 2024 " "Processing ended: Wed Jun 26 16:07:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1719414437157 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1719414437157 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1719414437157 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1719414437157 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1719414438384 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1719414438392 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 26 16:07:18 2024 " "Processing started: Wed Jun 26 16:07:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1719414438392 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1719414438392 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off usbport_test -c usbport_test " "Command: quartus_asm --read_settings_files=off --write_settings_files=off usbport_test -c usbport_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1719414438392 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1719414438736 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1719414441175 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1719414441306 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4699 " "Peak virtual memory: 4699 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1719414442430 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 26 16:07:22 2024 " "Processing ended: Wed Jun 26 16:07:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1719414442430 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1719414442430 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1719414442430 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1719414442430 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1719414443064 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1719414443917 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1719414443925 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 26 16:07:23 2024 " "Processing started: Wed Jun 26 16:07:23 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1719414443925 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1719414443925 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta usbport_test -c usbport_test " "Command: quartus_sta usbport_test -c usbport_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1719414443925 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1719414444071 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1719414444283 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1719414444284 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719414444331 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719414444331 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "32 " "The Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1719414444650 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719414444717 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719414444717 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1719414444717 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1719414444717 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "usbport_test.sdc " "Synopsys Design Constraints File file not found: 'usbport_test.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1719414444731 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register key_board_reader:U_key_board_reader\|key_decode:U_key_decode\|clk_div:U_clk_div\|count\[0\] CLK " "Register key_board_reader:U_key_board_reader\|key_decode:U_key_decode\|clk_div:U_clk_div\|count\[0\] is being clocked by CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1719414444737 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1719414444737 "|space_invaders|CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "key_board_reader:U_key_board_reader\|key_decode:U_key_decode\|clk_div:U_clk_div\|tmp " "Node: key_board_reader:U_key_board_reader\|key_decode:U_key_decode\|clk_div:U_clk_div\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register key_board_reader:U_key_board_reader\|key_decode:U_key_decode\|key_scan:U_key_scan\|counter:U_counter\|reg:U_reg\|FFD:U2\|Q key_board_reader:U_key_board_reader\|key_decode:U_key_decode\|clk_div:U_clk_div\|tmp " "Register key_board_reader:U_key_board_reader\|key_decode:U_key_decode\|key_scan:U_key_scan\|counter:U_counter\|reg:U_reg\|FFD:U2\|Q is being clocked by key_board_reader:U_key_board_reader\|key_decode:U_key_decode\|clk_div:U_clk_div\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1719414444737 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1719414444737 "|space_invaders|key_board_reader:U_key_board_reader|key_decode:U_key_decode|clk_div:U_clk_div|tmp"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "key_board_reader:U_key_board_reader\|output_buffer:U_output_buffer\|output_buffer_control:U_output_buffer_control\|CurrentState.state_bit_0 " "Node: key_board_reader:U_key_board_reader\|output_buffer:U_output_buffer\|output_buffer_control:U_output_buffer_control\|CurrentState.state_bit_0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register key_board_reader:U_key_board_reader\|output_buffer:U_output_buffer\|reg:U_reg\|FFD:U1\|Q key_board_reader:U_key_board_reader\|output_buffer:U_output_buffer\|output_buffer_control:U_output_buffer_control\|CurrentState.state_bit_0 " "Register key_board_reader:U_key_board_reader\|output_buffer:U_output_buffer\|reg:U_reg\|FFD:U1\|Q is being clocked by key_board_reader:U_key_board_reader\|output_buffer:U_output_buffer\|output_buffer_control:U_output_buffer_control\|CurrentState.state_bit_0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1719414444738 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1719414444738 "|space_invaders|key_board_reader:U_key_board_reader|output_buffer:U_output_buffer|output_buffer_control:U_output_buffer_control|CurrentState.state_bit_0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[4\] " "Node: sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[4\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lcd_serial_controller:U_lcd_serial_controller\|lcd_serial_receiver:U_lcd_serial_receiver\|counter:U_counter\|reg:U_reg\|FFD:U2\|Q sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[4\] " "Register lcd_serial_controller:U_lcd_serial_controller\|lcd_serial_receiver:U_lcd_serial_receiver\|counter:U_counter\|reg:U_reg\|FFD:U2\|Q is being clocked by sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[4\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1719414444738 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1719414444738 "|space_invaders|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "score_serial_controller:U_score_serial_controller\|score_dispatcher:U_score_dispatcher\|CurrentState " "Node: score_serial_controller:U_score_serial_controller\|score_dispatcher:U_score_dispatcher\|CurrentState was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register score_display:U_score_display\|reg:\\circuit_gen:0:out_reg\|FFD:U3\|Q score_serial_controller:U_score_serial_controller\|score_dispatcher:U_score_dispatcher\|CurrentState " "Register score_display:U_score_display\|reg:\\circuit_gen:0:out_reg\|FFD:U3\|Q is being clocked by score_serial_controller:U_score_serial_controller\|score_dispatcher:U_score_dispatcher\|CurrentState" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1719414444739 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1719414444739 "|space_invaders|score_serial_controller:U_score_serial_controller|score_dispatcher:U_score_dispatcher|CurrentState"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1719414444741 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1719414444741 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1719414444746 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1719414444746 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1719414444746 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1719414444748 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1719414444781 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1719414444791 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.572 " "Worst-case setup slack is 46.572" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719414444797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719414444797 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.572               0.000 altera_reserved_tck  " "   46.572               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719414444797 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719414444797 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.323 " "Worst-case hold slack is 0.323" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719414444802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719414444802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 altera_reserved_tck  " "    0.323               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719414444802 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719414444802 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.440 " "Worst-case recovery slack is 96.440" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719414444807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719414444807 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.440               0.000 altera_reserved_tck  " "   96.440               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719414444807 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719414444807 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.096 " "Worst-case removal slack is 1.096" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719414444811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719414444811 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.096               0.000 altera_reserved_tck  " "    1.096               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719414444811 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719414444811 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.578 " "Worst-case minimum pulse width slack is 49.578" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719414444814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719414444814 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.578               0.000 altera_reserved_tck  " "   49.578               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719414444814 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719414444814 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1719414444828 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1719414444828 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1719414444828 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1719414444828 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 345.123 ns " "Worst Case Available Settling Time: 345.123 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1719414444828 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1719414444828 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1719414444828 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1719414444836 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1719414444870 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Timing Analyzer" 0 -1 1719414444870 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1719414445499 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register key_board_reader:U_key_board_reader\|key_decode:U_key_decode\|clk_div:U_clk_div\|count\[0\] CLK " "Register key_board_reader:U_key_board_reader\|key_decode:U_key_decode\|clk_div:U_clk_div\|count\[0\] is being clocked by CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1719414445584 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1719414445584 "|space_invaders|CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "key_board_reader:U_key_board_reader\|key_decode:U_key_decode\|clk_div:U_clk_div\|tmp " "Node: key_board_reader:U_key_board_reader\|key_decode:U_key_decode\|clk_div:U_clk_div\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register key_board_reader:U_key_board_reader\|key_decode:U_key_decode\|key_scan:U_key_scan\|counter:U_counter\|reg:U_reg\|FFD:U2\|Q key_board_reader:U_key_board_reader\|key_decode:U_key_decode\|clk_div:U_clk_div\|tmp " "Register key_board_reader:U_key_board_reader\|key_decode:U_key_decode\|key_scan:U_key_scan\|counter:U_counter\|reg:U_reg\|FFD:U2\|Q is being clocked by key_board_reader:U_key_board_reader\|key_decode:U_key_decode\|clk_div:U_clk_div\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1719414445585 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1719414445585 "|space_invaders|key_board_reader:U_key_board_reader|key_decode:U_key_decode|clk_div:U_clk_div|tmp"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "key_board_reader:U_key_board_reader\|output_buffer:U_output_buffer\|output_buffer_control:U_output_buffer_control\|CurrentState.state_bit_0 " "Node: key_board_reader:U_key_board_reader\|output_buffer:U_output_buffer\|output_buffer_control:U_output_buffer_control\|CurrentState.state_bit_0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register key_board_reader:U_key_board_reader\|output_buffer:U_output_buffer\|reg:U_reg\|FFD:U1\|Q key_board_reader:U_key_board_reader\|output_buffer:U_output_buffer\|output_buffer_control:U_output_buffer_control\|CurrentState.state_bit_0 " "Register key_board_reader:U_key_board_reader\|output_buffer:U_output_buffer\|reg:U_reg\|FFD:U1\|Q is being clocked by key_board_reader:U_key_board_reader\|output_buffer:U_output_buffer\|output_buffer_control:U_output_buffer_control\|CurrentState.state_bit_0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1719414445585 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1719414445585 "|space_invaders|key_board_reader:U_key_board_reader|output_buffer:U_output_buffer|output_buffer_control:U_output_buffer_control|CurrentState.state_bit_0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[4\] " "Node: sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[4\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lcd_serial_controller:U_lcd_serial_controller\|lcd_serial_receiver:U_lcd_serial_receiver\|counter:U_counter\|reg:U_reg\|FFD:U2\|Q sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[4\] " "Register lcd_serial_controller:U_lcd_serial_controller\|lcd_serial_receiver:U_lcd_serial_receiver\|counter:U_counter\|reg:U_reg\|FFD:U2\|Q is being clocked by sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[4\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1719414445585 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1719414445585 "|space_invaders|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "score_serial_controller:U_score_serial_controller\|score_dispatcher:U_score_dispatcher\|CurrentState " "Node: score_serial_controller:U_score_serial_controller\|score_dispatcher:U_score_dispatcher\|CurrentState was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register score_display:U_score_display\|reg:\\circuit_gen:0:out_reg\|FFD:U3\|Q score_serial_controller:U_score_serial_controller\|score_dispatcher:U_score_dispatcher\|CurrentState " "Register score_display:U_score_display\|reg:\\circuit_gen:0:out_reg\|FFD:U3\|Q is being clocked by score_serial_controller:U_score_serial_controller\|score_dispatcher:U_score_dispatcher\|CurrentState" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1719414445585 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1719414445585 "|space_invaders|score_serial_controller:U_score_serial_controller|score_dispatcher:U_score_dispatcher|CurrentState"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1719414445586 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1719414445586 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1719414445587 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1719414445587 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1719414445587 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.926 " "Worst-case setup slack is 46.926" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719414445603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719414445603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.926               0.000 altera_reserved_tck  " "   46.926               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719414445603 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719414445603 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.294 " "Worst-case hold slack is 0.294" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719414445608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719414445608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294               0.000 altera_reserved_tck  " "    0.294               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719414445608 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719414445608 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.784 " "Worst-case recovery slack is 96.784" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719414445613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719414445613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.784               0.000 altera_reserved_tck  " "   96.784               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719414445613 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719414445613 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.021 " "Worst-case removal slack is 1.021" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719414445617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719414445617 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.021               0.000 altera_reserved_tck  " "    1.021               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719414445617 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719414445617 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.602 " "Worst-case minimum pulse width slack is 49.602" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719414445620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719414445620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.602               0.000 altera_reserved_tck  " "   49.602               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719414445620 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719414445620 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1719414445631 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1719414445631 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1719414445631 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1719414445631 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 345.566 ns " "Worst Case Available Settling Time: 345.566 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1719414445631 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1719414445631 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1719414445631 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1719414445636 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLK " "Node: CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register key_board_reader:U_key_board_reader\|key_decode:U_key_decode\|clk_div:U_clk_div\|count\[0\] CLK " "Register key_board_reader:U_key_board_reader\|key_decode:U_key_decode\|clk_div:U_clk_div\|count\[0\] is being clocked by CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1719414445988 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1719414445988 "|space_invaders|CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "key_board_reader:U_key_board_reader\|key_decode:U_key_decode\|clk_div:U_clk_div\|tmp " "Node: key_board_reader:U_key_board_reader\|key_decode:U_key_decode\|clk_div:U_clk_div\|tmp was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register key_board_reader:U_key_board_reader\|key_decode:U_key_decode\|key_scan:U_key_scan\|counter:U_counter\|reg:U_reg\|FFD:U2\|Q key_board_reader:U_key_board_reader\|key_decode:U_key_decode\|clk_div:U_clk_div\|tmp " "Register key_board_reader:U_key_board_reader\|key_decode:U_key_decode\|key_scan:U_key_scan\|counter:U_counter\|reg:U_reg\|FFD:U2\|Q is being clocked by key_board_reader:U_key_board_reader\|key_decode:U_key_decode\|clk_div:U_clk_div\|tmp" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1719414445989 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1719414445989 "|space_invaders|key_board_reader:U_key_board_reader|key_decode:U_key_decode|clk_div:U_clk_div|tmp"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "key_board_reader:U_key_board_reader\|output_buffer:U_output_buffer\|output_buffer_control:U_output_buffer_control\|CurrentState.state_bit_0 " "Node: key_board_reader:U_key_board_reader\|output_buffer:U_output_buffer\|output_buffer_control:U_output_buffer_control\|CurrentState.state_bit_0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register key_board_reader:U_key_board_reader\|output_buffer:U_output_buffer\|reg:U_reg\|FFD:U1\|Q key_board_reader:U_key_board_reader\|output_buffer:U_output_buffer\|output_buffer_control:U_output_buffer_control\|CurrentState.state_bit_0 " "Register key_board_reader:U_key_board_reader\|output_buffer:U_output_buffer\|reg:U_reg\|FFD:U1\|Q is being clocked by key_board_reader:U_key_board_reader\|output_buffer:U_output_buffer\|output_buffer_control:U_output_buffer_control\|CurrentState.state_bit_0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1719414445989 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1719414445989 "|space_invaders|key_board_reader:U_key_board_reader|output_buffer:U_output_buffer|output_buffer_control:U_output_buffer_control|CurrentState.state_bit_0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[4\] " "Node: sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[4\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lcd_serial_controller:U_lcd_serial_controller\|lcd_serial_receiver:U_lcd_serial_receiver\|counter:U_counter\|reg:U_reg\|FFD:U2\|Q sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[4\] " "Register lcd_serial_controller:U_lcd_serial_controller\|lcd_serial_receiver:U_lcd_serial_receiver\|counter:U_counter\|reg:U_reg\|FFD:U2\|Q is being clocked by sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|irf_reg\[1\]\[4\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1719414445989 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1719414445989 "|space_invaders|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "score_serial_controller:U_score_serial_controller\|score_dispatcher:U_score_dispatcher\|CurrentState " "Node: score_serial_controller:U_score_serial_controller\|score_dispatcher:U_score_dispatcher\|CurrentState was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register score_display:U_score_display\|reg:\\circuit_gen:0:out_reg\|FFD:U3\|Q score_serial_controller:U_score_serial_controller\|score_dispatcher:U_score_dispatcher\|CurrentState " "Register score_display:U_score_display\|reg:\\circuit_gen:0:out_reg\|FFD:U3\|Q is being clocked by score_serial_controller:U_score_serial_controller\|score_dispatcher:U_score_dispatcher\|CurrentState" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1719414445990 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1719414445990 "|space_invaders|score_serial_controller:U_score_serial_controller|score_dispatcher:U_score_dispatcher|CurrentState"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1719414445991 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1719414445991 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1719414445994 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1719414445994 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1719414445994 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.573 " "Worst-case setup slack is 48.573" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719414446003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719414446003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.573               0.000 altera_reserved_tck  " "   48.573               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719414446003 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719414446003 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.147 " "Worst-case hold slack is 0.147" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719414446015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719414446015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 altera_reserved_tck  " "    0.147               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719414446015 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719414446015 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 98.117 " "Worst-case recovery slack is 98.117" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719414446025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719414446025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.117               0.000 altera_reserved_tck  " "   98.117               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719414446025 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719414446025 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.501 " "Worst-case removal slack is 0.501" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719414446034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719414446034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.501               0.000 altera_reserved_tck  " "    0.501               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719414446034 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719414446034 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.421 " "Worst-case minimum pulse width slack is 49.421" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719414446041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719414446041 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.421               0.000 altera_reserved_tck  " "   49.421               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1719414446041 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1719414446041 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1719414446064 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1719414446064 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1719414446064 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1719414446064 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 347.995 ns " "Worst Case Available Settling Time: 347.995 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1719414446064 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1719414446064 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1719414446064 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1719414447515 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1719414447518 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 28 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4855 " "Peak virtual memory: 4855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1719414447584 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 26 16:07:27 2024 " "Processing ended: Wed Jun 26 16:07:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1719414447584 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1719414447584 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1719414447584 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1719414447584 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1719414448772 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1719414448780 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 26 16:07:28 2024 " "Processing started: Wed Jun 26 16:07:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1719414448780 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1719414448780 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off usbport_test -c usbport_test " "Command: quartus_eda --read_settings_files=off --write_settings_files=off usbport_test -c usbport_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1719414448780 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1719414449333 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1719414449770 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "usbport_test.vho C:/ISEL/LIC/usbport_test/simulation/modelsim/ simulation " "Generated file usbport_test.vho in folder \"C:/ISEL/LIC/usbport_test/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1719414449953 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4665 " "Peak virtual memory: 4665 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1719414450918 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 26 16:07:30 2024 " "Processing ended: Wed Jun 26 16:07:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1719414450918 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1719414450918 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1719414450918 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1719414450918 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 57 s " "Quartus Prime Full Compilation was successful. 0 errors, 57 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1719414451612 ""}
