
PC: 0x0
0 Instruction: 0x20010001
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 3
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1

===== Instruction Fields =====
instruction: 0x20010001
opcode: 8 (0x8)
rs: 0 (0x0)
rt: 1 (0x1)
rd: 0 (0x0)
shamt: 0 (0x0)
funct: 1 (0x1)
immediate: 1 (0x1)
jump address: 65537 (0x10001)
read_data_1: 0 (0x0)
read_data_2: 0 (0x0)
=============================
EX: imm = 1
EX: ALU result = 1
EX: ALU op = 0 1

CYCLE 0
R[0]: 0
R[1]: 1
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

PC: 0x4
4 Instruction: 0xac010000
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 0
MEM_WRITE: 1
ALU_SRC: 1
REG_WRITE: 0

===== Instruction Fields =====
instruction: 0xac010000
opcode: 43 (0x2b)
rs: 0 (0x0)
rt: 1 (0x1)
rd: 0 (0x0)
shamt: 0 (0x0)
funct: 0 (0x0)
immediate: 0 (0x0)
jump address: 65536 (0x10000)
read_data_1: 0 (0x0)
read_data_2: 0 (0x0)
=============================
EX: imm = 0
EX: ALU result = 0
EX: ALU op = 0 0

CYCLE 1
R[0]: 0
R[1]: 1
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

PC: 0x8
8 Instruction: 0x8c0a0000
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 1
MEM_TO_REG: 1
ALU_OP: 0
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1

===== Instruction Fields =====
instruction: 0x8c0a0000
opcode: 35 (0x23)
rs: 0 (0x0)
rt: 10 (0xa)
rd: 0 (0x0)
shamt: 0 (0x0)
funct: 0 (0x0)
immediate: 0 (0x0)
jump address: 655360 (0xa0000)
read_data_1: 0 (0x0)
read_data_2: 0 (0x0)
=============================
EX: imm = 0
EX: ALU result = 0
EX: ALU op = 0 0

CYCLE 2
R[0]: 0
R[1]: 1
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 1
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

PC: 0xc
c Instruction: 0x0
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1

===== Instruction Fields =====
instruction: 0x0
opcode: 0 (0x0)
rs: 0 (0x0)
rt: 0 (0x0)
rd: 0 (0x0)
shamt: 0 (0x0)
funct: 0 (0x0)
immediate: 0 (0x0)
jump address: 0 (0x0)
read_data_1: 0 (0x0)
read_data_2: 0 (0x0)
=============================
EX: imm = 0
EX: ALU result = 0
EX: ALU op = 0 0

CYCLE 3
R[0]: 0
R[1]: 1
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 1
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

PC: 0x10
10 Instruction: 0xac0a0004
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 0
MEM_WRITE: 1
ALU_SRC: 1
REG_WRITE: 0

===== Instruction Fields =====
instruction: 0xac0a0004
opcode: 43 (0x2b)
rs: 0 (0x0)
rt: 10 (0xa)
rd: 0 (0x0)
shamt: 0 (0x0)
funct: 4 (0x4)
immediate: 4 (0x4)
jump address: 655364 (0xa0004)
read_data_1: 0 (0x0)
read_data_2: 0 (0x0)
=============================
EX: imm = 4
EX: ALU result = 4
EX: ALU op = 0 4

CYCLE 4
R[0]: 0
R[1]: 1
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 1
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

PC: 0x14
14 Instruction: 0x8c020004
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 1
MEM_TO_REG: 1
ALU_OP: 0
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1

===== Instruction Fields =====
instruction: 0x8c020004
opcode: 35 (0x23)
rs: 0 (0x0)
rt: 2 (0x2)
rd: 0 (0x0)
shamt: 0 (0x0)
funct: 4 (0x4)
immediate: 4 (0x4)
jump address: 131076 (0x20004)
read_data_1: 0 (0x0)
read_data_2: 0 (0x0)
=============================
EX: imm = 4
EX: ALU result = 4
EX: ALU op = 0 4

CYCLE 5
R[0]: 0
R[1]: 1
R[2]: 1
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 1
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

PC: 0x18
18 Instruction: 0x210820
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1

===== Instruction Fields =====
instruction: 0x210820
opcode: 0 (0x0)
rs: 1 (0x1)
rt: 1 (0x1)
rd: 1 (0x1)
shamt: 0 (0x0)
funct: 32 (0x20)
immediate: 2080 (0x820)
jump address: 2164768 (0x210820)
read_data_1: 0 (0x0)
read_data_2: 0 (0x0)
=============================
EX: imm = 820
EX: ALU result = 2
EX: ALU op = 1 1

CYCLE 6
R[0]: 0
R[1]: 2
R[2]: 1
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 1
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

PC: 0x1c
1c Instruction: 0xac020008
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 0
MEM_WRITE: 1
ALU_SRC: 1
REG_WRITE: 0

===== Instruction Fields =====
instruction: 0xac020008
opcode: 43 (0x2b)
rs: 0 (0x0)
rt: 2 (0x2)
rd: 0 (0x0)
shamt: 0 (0x0)
funct: 8 (0x8)
immediate: 8 (0x8)
jump address: 131080 (0x20008)
read_data_1: 0 (0x0)
read_data_2: 0 (0x0)
=============================
EX: imm = 8
EX: ALU result = 8
EX: ALU op = 0 8

CYCLE 7
R[0]: 0
R[1]: 2
R[2]: 1
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 1
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

PC: 0x20
20 Instruction: 0x8c030008
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 1
MEM_TO_REG: 1
ALU_OP: 0
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1

===== Instruction Fields =====
instruction: 0x8c030008
opcode: 35 (0x23)
rs: 0 (0x0)
rt: 3 (0x3)
rd: 0 (0x0)
shamt: 0 (0x0)
funct: 8 (0x8)
immediate: 8 (0x8)
jump address: 196616 (0x30008)
read_data_1: 0 (0x0)
read_data_2: 0 (0x0)
=============================
EX: imm = 8
EX: ALU result = 8
EX: ALU op = 0 8

CYCLE 8
R[0]: 0
R[1]: 2
R[2]: 1
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 1
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

PC: 0x24
24 Instruction: 0x210820
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1

===== Instruction Fields =====
instruction: 0x210820
opcode: 0 (0x0)
rs: 1 (0x1)
rt: 1 (0x1)
rd: 1 (0x1)
shamt: 0 (0x0)
funct: 32 (0x20)
immediate: 2080 (0x820)
jump address: 2164768 (0x210820)
read_data_1: 0 (0x0)
read_data_2: 0 (0x0)
=============================
EX: imm = 820
EX: ALU result = 4
EX: ALU op = 2 2

CYCLE 9
R[0]: 0
R[1]: 4
R[2]: 1
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 1
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

PC: 0x28
28 Instruction: 0xac010000
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 0
MEM_WRITE: 1
ALU_SRC: 1
REG_WRITE: 0

===== Instruction Fields =====
instruction: 0xac010000
opcode: 43 (0x2b)
rs: 0 (0x0)
rt: 1 (0x1)
rd: 0 (0x0)
shamt: 0 (0x0)
funct: 0 (0x0)
immediate: 0 (0x0)
jump address: 65536 (0x10000)
read_data_1: 0 (0x0)
read_data_2: 0 (0x0)
=============================
EX: imm = 0
EX: ALU result = 0
EX: ALU op = 0 0

CYCLE 10
R[0]: 0
R[1]: 4
R[2]: 1
R[3]: 1
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 1
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

PC: 0x2c
2c Instruction: 0x8c040000
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 1
MEM_TO_REG: 1
ALU_OP: 0
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1

===== Instruction Fields =====
instruction: 0x8c040000
opcode: 35 (0x23)
rs: 0 (0x0)
rt: 4 (0x4)
rd: 0 (0x0)
shamt: 0 (0x0)
funct: 0 (0x0)
immediate: 0 (0x0)
jump address: 262144 (0x40000)
read_data_1: 0 (0x0)
read_data_2: 0 (0x0)
=============================
EX: imm = 0
EX: ALU result = 0
EX: ALU op = 0 0

CYCLE 11
R[0]: 0
R[1]: 4
R[2]: 1
R[3]: 1
R[4]: 4
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 1
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

PC: 0x30
30 Instruction: 0x210820
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1

===== Instruction Fields =====
instruction: 0x210820
opcode: 0 (0x0)
rs: 1 (0x1)
rt: 1 (0x1)
rd: 1 (0x1)
shamt: 0 (0x0)
funct: 32 (0x20)
immediate: 2080 (0x820)
jump address: 2164768 (0x210820)
read_data_1: 0 (0x0)
read_data_2: 0 (0x0)
=============================
EX: imm = 820
EX: ALU result = 8
EX: ALU op = 4 4

CYCLE 12
R[0]: 0
R[1]: 8
R[2]: 1
R[3]: 1
R[4]: 4
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 1
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

PC: 0x34
34 Instruction: 0x421020
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1

===== Instruction Fields =====
instruction: 0x421020
opcode: 0 (0x0)
rs: 2 (0x2)
rt: 2 (0x2)
rd: 2 (0x2)
shamt: 0 (0x0)
funct: 32 (0x20)
immediate: 4128 (0x1020)
jump address: 4329504 (0x421020)
read_data_1: 0 (0x0)
read_data_2: 0 (0x0)
=============================
EX: imm = 1020
EX: ALU result = 2
EX: ALU op = 1 1

CYCLE 13
R[0]: 0
R[1]: 8
R[2]: 2
R[3]: 1
R[4]: 4
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 1
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

PC: 0x38
38 Instruction: 0xac010004
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 0
MEM_WRITE: 1
ALU_SRC: 1
REG_WRITE: 0

===== Instruction Fields =====
instruction: 0xac010004
opcode: 43 (0x2b)
rs: 0 (0x0)
rt: 1 (0x1)
rd: 0 (0x0)
shamt: 0 (0x0)
funct: 4 (0x4)
immediate: 4 (0x4)
jump address: 65540 (0x10004)
read_data_1: 0 (0x0)
read_data_2: 0 (0x0)
=============================
EX: imm = 4
EX: ALU result = 4
EX: ALU op = 0 4

CYCLE 14
R[0]: 0
R[1]: 8
R[2]: 2
R[3]: 1
R[4]: 4
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 1
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

PC: 0x3c
3c Instruction: 0x8c050004
REG_DEST: 0
JUMP: 0
BRANCH: 0
MEM_READ: 1
MEM_TO_REG: 1
ALU_OP: 0
MEM_WRITE: 0
ALU_SRC: 1
REG_WRITE: 1

===== Instruction Fields =====
instruction: 0x8c050004
opcode: 35 (0x23)
rs: 0 (0x0)
rt: 5 (0x5)
rd: 0 (0x0)
shamt: 0 (0x0)
funct: 4 (0x4)
immediate: 4 (0x4)
jump address: 327684 (0x50004)
read_data_1: 0 (0x0)
read_data_2: 0 (0x0)
=============================
EX: imm = 4
EX: ALU result = 4
EX: ALU op = 0 4

CYCLE 15
R[0]: 0
R[1]: 8
R[2]: 2
R[3]: 1
R[4]: 4
R[5]: 8
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 1
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

PC: 0x40
40 Instruction: 0x0
REG_DEST: 1
JUMP: 0
BRANCH: 0
MEM_READ: 0
MEM_TO_REG: 0
ALU_OP: 2
MEM_WRITE: 0
ALU_SRC: 0
REG_WRITE: 1

===== Instruction Fields =====
instruction: 0x0
opcode: 0 (0x0)
rs: 0 (0x0)
rt: 0 (0x0)
rd: 0 (0x0)
shamt: 0 (0x0)
funct: 0 (0x0)
immediate: 0 (0x0)
jump address: 0 (0x0)
read_data_1: 0 (0x0)
read_data_2: 0 (0x0)
=============================
EX: imm = 0
EX: ALU result = 0
EX: ALU op = 0 0

CYCLE 16
R[0]: 0
R[1]: 8
R[2]: 2
R[3]: 1
R[4]: 4
R[5]: 8
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 1
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

Completed execution in 1062.5 nanoseconds.
