ARM GAS  C:\msys64\tmp\ccLYpBX6.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.MX_GPIO_Init,"ax",%progbits
  18              		.align	1
  19              		.arch armv7e-m
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	MX_GPIO_Init:
  26              	.LFB136:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** #include "main.h"
   2:Core/Src/main.c **** 
   3:Core/Src/main.c **** #define DATA_PIN GPIO_PIN_8
   4:Core/Src/main.c **** 
   5:Core/Src/main.c **** I2C_HandleTypeDef hi2c1;
   6:Core/Src/main.c **** 
   7:Core/Src/main.c **** SPI_HandleTypeDef hspi1;
   8:Core/Src/main.c **** 
   9:Core/Src/main.c **** PCD_HandleTypeDef hpcd_USB_FS;
  10:Core/Src/main.c **** 
  11:Core/Src/main.c **** void SystemClock_Config(void);
  12:Core/Src/main.c **** static void MX_GPIO_Init(void);
  13:Core/Src/main.c **** static void MX_I2C1_Init(void);
  14:Core/Src/main.c **** static void MX_SPI1_Init(void);
  15:Core/Src/main.c **** static void MX_USB_PCD_Init(void);
  16:Core/Src/main.c **** 
  17:Core/Src/main.c **** void set_data_pins(uint8_t data)
  18:Core/Src/main.c **** {
  19:Core/Src/main.c ****   for (int i = 0; i < 8; i++)
  20:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOE, DATA_PIN << i, (data >> i) & 1);
  21:Core/Src/main.c **** }
  22:Core/Src/main.c **** 
  23:Core/Src/main.c **** int main(void)
  24:Core/Src/main.c **** {
  25:Core/Src/main.c ****   HAL_Init();
  26:Core/Src/main.c ****   SystemClock_Config();
  27:Core/Src/main.c ****   MX_GPIO_Init();
  28:Core/Src/main.c ****   MX_I2C1_Init();
  29:Core/Src/main.c ****   MX_SPI1_Init();
  30:Core/Src/main.c ****   MX_USB_PCD_Init();
  31:Core/Src/main.c ****   set_data_pins(0b01010101);
ARM GAS  C:\msys64\tmp\ccLYpBX6.s 			page 2


  32:Core/Src/main.c ****   while (1)
  33:Core/Src/main.c ****   {
  34:Core/Src/main.c ****     HAL_Delay(100);
  35:Core/Src/main.c ****   }
  36:Core/Src/main.c **** }
  37:Core/Src/main.c **** 
  38:Core/Src/main.c **** void SystemClock_Config(void)
  39:Core/Src/main.c **** {
  40:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  41:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
  42:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
  43:Core/Src/main.c **** 
  44:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
  45:Core/Src/main.c ****    * in the RCC_OscInitTypeDef structure.
  46:Core/Src/main.c ****    */
  47:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI | RCC_OSCILLATORTYPE_HSE;
  48:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
  49:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  50:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  51:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  52:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  53:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  54:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
  55:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
  56:Core/Src/main.c ****   {
  57:Core/Src/main.c ****     Error_Handler();
  58:Core/Src/main.c ****   }
  59:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
  60:Core/Src/main.c ****    */
  61:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | R
  62:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  63:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  64:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
  65:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
  66:Core/Src/main.c **** 
  67:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
  68:Core/Src/main.c ****   {
  69:Core/Src/main.c ****     Error_Handler();
  70:Core/Src/main.c ****   }
  71:Core/Src/main.c ****   PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB | RCC_PERIPHCLK_I2C1;
  72:Core/Src/main.c ****   PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
  73:Core/Src/main.c ****   PeriphClkInit.USBClockSelection = RCC_USBCLKSOURCE_PLL;
  74:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
  75:Core/Src/main.c ****   {
  76:Core/Src/main.c ****     Error_Handler();
  77:Core/Src/main.c ****   }
  78:Core/Src/main.c **** }
  79:Core/Src/main.c **** 
  80:Core/Src/main.c **** static void MX_I2C1_Init(void)
  81:Core/Src/main.c **** {
  82:Core/Src/main.c **** 
  83:Core/Src/main.c ****   hi2c1.Instance = I2C1;
  84:Core/Src/main.c ****   hi2c1.Init.Timing = 0x2000090E;
  85:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
  86:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
  87:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
  88:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
ARM GAS  C:\msys64\tmp\ccLYpBX6.s 			page 3


  89:Core/Src/main.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
  90:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
  91:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
  92:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
  93:Core/Src/main.c ****   {
  94:Core/Src/main.c ****     Error_Handler();
  95:Core/Src/main.c ****   }
  96:Core/Src/main.c ****   /** Configure Analogue filter
  97:Core/Src/main.c ****    */
  98:Core/Src/main.c ****   if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
  99:Core/Src/main.c ****   {
 100:Core/Src/main.c ****     Error_Handler();
 101:Core/Src/main.c ****   }
 102:Core/Src/main.c ****   /** Configure Digital filter
 103:Core/Src/main.c ****    */
 104:Core/Src/main.c ****   if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 105:Core/Src/main.c ****   {
 106:Core/Src/main.c ****     Error_Handler();
 107:Core/Src/main.c ****   }
 108:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 2 */
 109:Core/Src/main.c **** 
 110:Core/Src/main.c ****   /* USER CODE END I2C1_Init 2 */
 111:Core/Src/main.c **** }
 112:Core/Src/main.c **** 
 113:Core/Src/main.c **** static void MX_SPI1_Init(void)
 114:Core/Src/main.c **** {
 115:Core/Src/main.c ****   hspi1.Instance = SPI1;
 116:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 117:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 118:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 119:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 120:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 121:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 122:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 123:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 124:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 125:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 126:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
 127:Core/Src/main.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 128:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 129:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 130:Core/Src/main.c ****   {
 131:Core/Src/main.c ****     Error_Handler();
 132:Core/Src/main.c ****   }
 133:Core/Src/main.c **** }
 134:Core/Src/main.c **** 
 135:Core/Src/main.c **** static void MX_USB_PCD_Init(void)
 136:Core/Src/main.c **** {
 137:Core/Src/main.c ****   hpcd_USB_FS.Instance = USB;
 138:Core/Src/main.c ****   hpcd_USB_FS.Init.dev_endpoints = 8;
 139:Core/Src/main.c ****   hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 140:Core/Src/main.c ****   hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 141:Core/Src/main.c ****   hpcd_USB_FS.Init.low_power_enable = DISABLE;
 142:Core/Src/main.c ****   hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 143:Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 144:Core/Src/main.c ****   {
 145:Core/Src/main.c ****     Error_Handler();
ARM GAS  C:\msys64\tmp\ccLYpBX6.s 			page 4


 146:Core/Src/main.c ****   }
 147:Core/Src/main.c **** }
 148:Core/Src/main.c **** 
 149:Core/Src/main.c **** static void MX_GPIO_Init(void)
 150:Core/Src/main.c **** {
  28              		.loc 1 150 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 40
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 70B5     		push	{r4, r5, r6, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 16
  35              		.cfi_offset 4, -16
  36              		.cfi_offset 5, -12
  37              		.cfi_offset 6, -8
  38              		.cfi_offset 14, -4
  39 0002 8AB0     		sub	sp, sp, #40
  40              	.LCFI1:
  41              		.cfi_def_cfa_offset 56
 151:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  42              		.loc 1 151 3 view .LVU1
  43              		.loc 1 151 20 is_stmt 0 view .LVU2
  44 0004 0024     		movs	r4, #0
  45 0006 0594     		str	r4, [sp, #20]
  46 0008 0694     		str	r4, [sp, #24]
  47 000a 0794     		str	r4, [sp, #28]
  48 000c 0894     		str	r4, [sp, #32]
  49 000e 0994     		str	r4, [sp, #36]
 152:Core/Src/main.c **** 
 153:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 154:Core/Src/main.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
  50              		.loc 1 154 3 is_stmt 1 view .LVU3
  51              	.LBB4:
  52              		.loc 1 154 3 view .LVU4
  53              		.loc 1 154 3 view .LVU5
  54 0010 294B     		ldr	r3, .L3
  55 0012 5A69     		ldr	r2, [r3, #20]
  56 0014 42F40012 		orr	r2, r2, #2097152
  57 0018 5A61     		str	r2, [r3, #20]
  58              		.loc 1 154 3 view .LVU6
  59 001a 5A69     		ldr	r2, [r3, #20]
  60 001c 02F40012 		and	r2, r2, #2097152
  61 0020 0092     		str	r2, [sp]
  62              		.loc 1 154 3 view .LVU7
  63 0022 009A     		ldr	r2, [sp]
  64              	.LBE4:
  65              		.loc 1 154 3 view .LVU8
 155:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  66              		.loc 1 155 3 view .LVU9
  67              	.LBB5:
  68              		.loc 1 155 3 view .LVU10
  69              		.loc 1 155 3 view .LVU11
  70 0024 5A69     		ldr	r2, [r3, #20]
  71 0026 42F40022 		orr	r2, r2, #524288
  72 002a 5A61     		str	r2, [r3, #20]
  73              		.loc 1 155 3 view .LVU12
  74 002c 5A69     		ldr	r2, [r3, #20]
ARM GAS  C:\msys64\tmp\ccLYpBX6.s 			page 5


  75 002e 02F40022 		and	r2, r2, #524288
  76 0032 0192     		str	r2, [sp, #4]
  77              		.loc 1 155 3 view .LVU13
  78 0034 019A     		ldr	r2, [sp, #4]
  79              	.LBE5:
  80              		.loc 1 155 3 view .LVU14
 156:Core/Src/main.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
  81              		.loc 1 156 3 view .LVU15
  82              	.LBB6:
  83              		.loc 1 156 3 view .LVU16
  84              		.loc 1 156 3 view .LVU17
  85 0036 5A69     		ldr	r2, [r3, #20]
  86 0038 42F48002 		orr	r2, r2, #4194304
  87 003c 5A61     		str	r2, [r3, #20]
  88              		.loc 1 156 3 view .LVU18
  89 003e 5A69     		ldr	r2, [r3, #20]
  90 0040 02F48002 		and	r2, r2, #4194304
  91 0044 0292     		str	r2, [sp, #8]
  92              		.loc 1 156 3 view .LVU19
  93 0046 029A     		ldr	r2, [sp, #8]
  94              	.LBE6:
  95              		.loc 1 156 3 view .LVU20
 157:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  96              		.loc 1 157 3 view .LVU21
  97              	.LBB7:
  98              		.loc 1 157 3 view .LVU22
  99              		.loc 1 157 3 view .LVU23
 100 0048 5A69     		ldr	r2, [r3, #20]
 101 004a 42F40032 		orr	r2, r2, #131072
 102 004e 5A61     		str	r2, [r3, #20]
 103              		.loc 1 157 3 view .LVU24
 104 0050 5A69     		ldr	r2, [r3, #20]
 105 0052 02F40032 		and	r2, r2, #131072
 106 0056 0392     		str	r2, [sp, #12]
 107              		.loc 1 157 3 view .LVU25
 108 0058 039A     		ldr	r2, [sp, #12]
 109              	.LBE7:
 110              		.loc 1 157 3 view .LVU26
 158:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 111              		.loc 1 158 3 view .LVU27
 112              	.LBB8:
 113              		.loc 1 158 3 view .LVU28
 114              		.loc 1 158 3 view .LVU29
 115 005a 5A69     		ldr	r2, [r3, #20]
 116 005c 42F48022 		orr	r2, r2, #262144
 117 0060 5A61     		str	r2, [r3, #20]
 118              		.loc 1 158 3 view .LVU30
 119 0062 5B69     		ldr	r3, [r3, #20]
 120 0064 03F48023 		and	r3, r3, #262144
 121 0068 0493     		str	r3, [sp, #16]
 122              		.loc 1 158 3 view .LVU31
 123 006a 049B     		ldr	r3, [sp, #16]
 124              	.LBE8:
 125              		.loc 1 158 3 view .LVU32
 159:Core/Src/main.c **** 
 160:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 161:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOE, CS_I2C_SPI_Pin | LD4_Pin | LD3_Pin | LD5_Pin | LD7_Pin | LD9_Pin | LD10_
ARM GAS  C:\msys64\tmp\ccLYpBX6.s 			page 6


 126              		.loc 1 161 3 view .LVU33
 127 006c 134D     		ldr	r5, .L3+4
 128 006e 2246     		mov	r2, r4
 129 0070 4FF60871 		movw	r1, #65288
 130 0074 2846     		mov	r0, r5
 131 0076 FFF7FEFF 		bl	HAL_GPIO_WritePin
 132              	.LVL0:
 162:Core/Src/main.c **** 
 163:Core/Src/main.c ****   /*Configure GPIO pins : DRDY_Pin MEMS_INT3_Pin MEMS_INT4_Pin MEMS_INT1_Pin
 164:Core/Src/main.c ****                            MEMS_INT2_Pin */
 165:Core/Src/main.c ****   GPIO_InitStruct.Pin = DRDY_Pin | MEMS_INT3_Pin | MEMS_INT4_Pin | MEMS_INT1_Pin | MEMS_INT2_Pin;
 133              		.loc 1 165 3 view .LVU34
 134              		.loc 1 165 23 is_stmt 0 view .LVU35
 135 007a 3723     		movs	r3, #55
 136 007c 0593     		str	r3, [sp, #20]
 166:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 137              		.loc 1 166 3 is_stmt 1 view .LVU36
 138              		.loc 1 166 24 is_stmt 0 view .LVU37
 139 007e 4FF49013 		mov	r3, #1179648
 140 0082 0693     		str	r3, [sp, #24]
 167:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 141              		.loc 1 167 3 is_stmt 1 view .LVU38
 142              		.loc 1 167 24 is_stmt 0 view .LVU39
 143 0084 0794     		str	r4, [sp, #28]
 168:Core/Src/main.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 144              		.loc 1 168 3 is_stmt 1 view .LVU40
 145 0086 05A9     		add	r1, sp, #20
 146 0088 2846     		mov	r0, r5
 147 008a FFF7FEFF 		bl	HAL_GPIO_Init
 148              	.LVL1:
 169:Core/Src/main.c **** 
 170:Core/Src/main.c ****   /*Configure GPIO pins : CS_I2C_SPI_Pin LD4_Pin LD3_Pin LD5_Pin
 171:Core/Src/main.c ****                            LD7_Pin LD9_Pin LD10_Pin LD8_Pin
 172:Core/Src/main.c ****                            LD6_Pin */
 173:Core/Src/main.c ****   GPIO_InitStruct.Pin = CS_I2C_SPI_Pin | LD4_Pin | LD3_Pin | LD5_Pin | LD7_Pin | LD9_Pin | LD10_Pin
 149              		.loc 1 173 3 view .LVU41
 150              		.loc 1 173 23 is_stmt 0 view .LVU42
 151 008e 4FF60873 		movw	r3, #65288
 152 0092 0593     		str	r3, [sp, #20]
 174:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 153              		.loc 1 174 3 is_stmt 1 view .LVU43
 154              		.loc 1 174 24 is_stmt 0 view .LVU44
 155 0094 0126     		movs	r6, #1
 156 0096 0696     		str	r6, [sp, #24]
 175:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 157              		.loc 1 175 3 is_stmt 1 view .LVU45
 158              		.loc 1 175 24 is_stmt 0 view .LVU46
 159 0098 0794     		str	r4, [sp, #28]
 176:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 160              		.loc 1 176 3 is_stmt 1 view .LVU47
 161              		.loc 1 176 25 is_stmt 0 view .LVU48
 162 009a 0894     		str	r4, [sp, #32]
 177:Core/Src/main.c ****   HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 163              		.loc 1 177 3 is_stmt 1 view .LVU49
 164 009c 05A9     		add	r1, sp, #20
 165 009e 2846     		mov	r0, r5
 166 00a0 FFF7FEFF 		bl	HAL_GPIO_Init
ARM GAS  C:\msys64\tmp\ccLYpBX6.s 			page 7


 167              	.LVL2:
 178:Core/Src/main.c **** 
 179:Core/Src/main.c ****   /*Configure GPIO pin : B1_Pin */
 180:Core/Src/main.c ****   GPIO_InitStruct.Pin = B1_Pin;
 168              		.loc 1 180 3 view .LVU50
 169              		.loc 1 180 23 is_stmt 0 view .LVU51
 170 00a4 0596     		str	r6, [sp, #20]
 181:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 171              		.loc 1 181 3 is_stmt 1 view .LVU52
 172              		.loc 1 181 24 is_stmt 0 view .LVU53
 173 00a6 0694     		str	r4, [sp, #24]
 182:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 174              		.loc 1 182 3 is_stmt 1 view .LVU54
 175              		.loc 1 182 24 is_stmt 0 view .LVU55
 176 00a8 0794     		str	r4, [sp, #28]
 183:Core/Src/main.c ****   HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 177              		.loc 1 183 3 is_stmt 1 view .LVU56
 178 00aa 05A9     		add	r1, sp, #20
 179 00ac 4FF09040 		mov	r0, #1207959552
 180 00b0 FFF7FEFF 		bl	HAL_GPIO_Init
 181              	.LVL3:
 184:Core/Src/main.c **** }
 182              		.loc 1 184 1 is_stmt 0 view .LVU57
 183 00b4 0AB0     		add	sp, sp, #40
 184              	.LCFI2:
 185              		.cfi_def_cfa_offset 16
 186              		@ sp needed
 187 00b6 70BD     		pop	{r4, r5, r6, pc}
 188              	.L4:
 189              		.align	2
 190              	.L3:
 191 00b8 00100240 		.word	1073876992
 192 00bc 00100048 		.word	1207963648
 193              		.cfi_endproc
 194              	.LFE136:
 196              		.section	.text.set_data_pins,"ax",%progbits
 197              		.align	1
 198              		.global	set_data_pins
 199              		.syntax unified
 200              		.thumb
 201              		.thumb_func
 202              		.fpu fpv4-sp-d16
 204              	set_data_pins:
 205              	.LVL4:
 206              	.LFB130:
  18:Core/Src/main.c ****   for (int i = 0; i < 8; i++)
 207              		.loc 1 18 1 is_stmt 1 view -0
 208              		.cfi_startproc
 209              		@ args = 0, pretend = 0, frame = 0
 210              		@ frame_needed = 0, uses_anonymous_args = 0
  18:Core/Src/main.c ****   for (int i = 0; i < 8; i++)
 211              		.loc 1 18 1 is_stmt 0 view .LVU59
 212 0000 38B5     		push	{r3, r4, r5, lr}
 213              	.LCFI3:
 214              		.cfi_def_cfa_offset 16
 215              		.cfi_offset 3, -16
 216              		.cfi_offset 4, -12
ARM GAS  C:\msys64\tmp\ccLYpBX6.s 			page 8


 217              		.cfi_offset 5, -8
 218              		.cfi_offset 14, -4
 219 0002 0546     		mov	r5, r0
  19:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOE, DATA_PIN << i, (data >> i) & 1);
 220              		.loc 1 19 3 is_stmt 1 view .LVU60
 221              	.LBB9:
  19:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOE, DATA_PIN << i, (data >> i) & 1);
 222              		.loc 1 19 8 view .LVU61
 223              	.LVL5:
  19:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOE, DATA_PIN << i, (data >> i) & 1);
 224              		.loc 1 19 12 is_stmt 0 view .LVU62
 225 0004 0024     		movs	r4, #0
  19:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOE, DATA_PIN << i, (data >> i) & 1);
 226              		.loc 1 19 3 view .LVU63
 227 0006 0BE0     		b	.L6
 228              	.LVL6:
 229              	.L7:
  20:Core/Src/main.c **** }
 230              		.loc 1 20 5 is_stmt 1 discriminator 3 view .LVU64
  20:Core/Src/main.c **** }
 231              		.loc 1 20 39 is_stmt 0 discriminator 3 view .LVU65
 232 0008 4FF48071 		mov	r1, #256
 233 000c A140     		lsls	r1, r1, r4
  20:Core/Src/main.c **** }
 234              		.loc 1 20 51 discriminator 3 view .LVU66
 235 000e 45FA04F2 		asr	r2, r5, r4
  20:Core/Src/main.c **** }
 236              		.loc 1 20 5 discriminator 3 view .LVU67
 237 0012 02F00102 		and	r2, r2, #1
 238 0016 89B2     		uxth	r1, r1
 239 0018 0348     		ldr	r0, .L9
 240 001a FFF7FEFF 		bl	HAL_GPIO_WritePin
 241              	.LVL7:
  19:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOE, DATA_PIN << i, (data >> i) & 1);
 242              		.loc 1 19 26 is_stmt 1 discriminator 3 view .LVU68
  19:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOE, DATA_PIN << i, (data >> i) & 1);
 243              		.loc 1 19 27 is_stmt 0 discriminator 3 view .LVU69
 244 001e 0134     		adds	r4, r4, #1
 245              	.LVL8:
 246              	.L6:
  19:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOE, DATA_PIN << i, (data >> i) & 1);
 247              		.loc 1 19 19 is_stmt 1 discriminator 1 view .LVU70
  19:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOE, DATA_PIN << i, (data >> i) & 1);
 248              		.loc 1 19 3 is_stmt 0 discriminator 1 view .LVU71
 249 0020 072C     		cmp	r4, #7
 250 0022 F1DD     		ble	.L7
 251              	.LBE9:
  21:Core/Src/main.c **** 
 252              		.loc 1 21 1 view .LVU72
 253 0024 38BD     		pop	{r3, r4, r5, pc}
 254              	.LVL9:
 255              	.L10:
  21:Core/Src/main.c **** 
 256              		.loc 1 21 1 view .LVU73
 257 0026 00BF     		.align	2
 258              	.L9:
 259 0028 00100048 		.word	1207963648
ARM GAS  C:\msys64\tmp\ccLYpBX6.s 			page 9


 260              		.cfi_endproc
 261              	.LFE130:
 263              		.section	.text.Error_Handler,"ax",%progbits
 264              		.align	1
 265              		.global	Error_Handler
 266              		.syntax unified
 267              		.thumb
 268              		.thumb_func
 269              		.fpu fpv4-sp-d16
 271              	Error_Handler:
 272              	.LFB137:
 185:Core/Src/main.c **** 
 186:Core/Src/main.c **** void Error_Handler(void)
 187:Core/Src/main.c **** {
 273              		.loc 1 187 1 is_stmt 1 view -0
 274              		.cfi_startproc
 275              		@ Volatile: function does not return.
 276              		@ args = 0, pretend = 0, frame = 0
 277              		@ frame_needed = 0, uses_anonymous_args = 0
 278              		@ link register save eliminated.
 188:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 189:Core/Src/main.c ****   __disable_irq();
 279              		.loc 1 189 3 view .LVU75
 280              	.LBB10:
 281              	.LBI10:
 282              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
ARM GAS  C:\msys64\tmp\ccLYpBX6.s 			page 10


  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
ARM GAS  C:\msys64\tmp\ccLYpBX6.s 			page 11


  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 283              		.loc 2 140 27 view .LVU76
 284              	.LBB11:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 285              		.loc 2 142 3 view .LVU77
ARM GAS  C:\msys64\tmp\ccLYpBX6.s 			page 12


 286              		.syntax unified
 287              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 288 0000 72B6     		cpsid i
 289              	@ 0 "" 2
 290              		.thumb
 291              		.syntax unified
 292              	.L12:
 293              	.LBE11:
 294              	.LBE10:
 190:Core/Src/main.c ****   while (1)
 295              		.loc 1 190 3 discriminator 1 view .LVU78
 191:Core/Src/main.c ****   {
 192:Core/Src/main.c ****   }
 296              		.loc 1 192 3 discriminator 1 view .LVU79
 190:Core/Src/main.c ****   while (1)
 297              		.loc 1 190 9 discriminator 1 view .LVU80
 298 0002 FEE7     		b	.L12
 299              		.cfi_endproc
 300              	.LFE137:
 302              		.section	.text.MX_I2C1_Init,"ax",%progbits
 303              		.align	1
 304              		.syntax unified
 305              		.thumb
 306              		.thumb_func
 307              		.fpu fpv4-sp-d16
 309              	MX_I2C1_Init:
 310              	.LFB133:
  81:Core/Src/main.c **** 
 311              		.loc 1 81 1 view -0
 312              		.cfi_startproc
 313              		@ args = 0, pretend = 0, frame = 0
 314              		@ frame_needed = 0, uses_anonymous_args = 0
 315 0000 08B5     		push	{r3, lr}
 316              	.LCFI4:
 317              		.cfi_def_cfa_offset 8
 318              		.cfi_offset 3, -8
 319              		.cfi_offset 14, -4
  83:Core/Src/main.c ****   hi2c1.Init.Timing = 0x2000090E;
 320              		.loc 1 83 3 view .LVU82
  83:Core/Src/main.c ****   hi2c1.Init.Timing = 0x2000090E;
 321              		.loc 1 83 18 is_stmt 0 view .LVU83
 322 0002 1148     		ldr	r0, .L21
 323 0004 114B     		ldr	r3, .L21+4
 324 0006 0360     		str	r3, [r0]
  84:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 325              		.loc 1 84 3 is_stmt 1 view .LVU84
  84:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 326              		.loc 1 84 21 is_stmt 0 view .LVU85
 327 0008 114B     		ldr	r3, .L21+8
 328 000a 4360     		str	r3, [r0, #4]
  85:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 329              		.loc 1 85 3 is_stmt 1 view .LVU86
  85:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 330              		.loc 1 85 26 is_stmt 0 view .LVU87
 331 000c 0023     		movs	r3, #0
 332 000e 8360     		str	r3, [r0, #8]
  86:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
ARM GAS  C:\msys64\tmp\ccLYpBX6.s 			page 13


 333              		.loc 1 86 3 is_stmt 1 view .LVU88
  86:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 334              		.loc 1 86 29 is_stmt 0 view .LVU89
 335 0010 0122     		movs	r2, #1
 336 0012 C260     		str	r2, [r0, #12]
  87:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 337              		.loc 1 87 3 is_stmt 1 view .LVU90
  87:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 338              		.loc 1 87 30 is_stmt 0 view .LVU91
 339 0014 0361     		str	r3, [r0, #16]
  88:Core/Src/main.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 340              		.loc 1 88 3 is_stmt 1 view .LVU92
  88:Core/Src/main.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 341              		.loc 1 88 26 is_stmt 0 view .LVU93
 342 0016 4361     		str	r3, [r0, #20]
  89:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 343              		.loc 1 89 3 is_stmt 1 view .LVU94
  89:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 344              		.loc 1 89 31 is_stmt 0 view .LVU95
 345 0018 8361     		str	r3, [r0, #24]
  90:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 346              		.loc 1 90 3 is_stmt 1 view .LVU96
  90:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 347              		.loc 1 90 30 is_stmt 0 view .LVU97
 348 001a C361     		str	r3, [r0, #28]
  91:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 349              		.loc 1 91 3 is_stmt 1 view .LVU98
  91:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 350              		.loc 1 91 28 is_stmt 0 view .LVU99
 351 001c 0362     		str	r3, [r0, #32]
  92:Core/Src/main.c ****   {
 352              		.loc 1 92 3 is_stmt 1 view .LVU100
  92:Core/Src/main.c ****   {
 353              		.loc 1 92 7 is_stmt 0 view .LVU101
 354 001e FFF7FEFF 		bl	HAL_I2C_Init
 355              	.LVL10:
  92:Core/Src/main.c ****   {
 356              		.loc 1 92 6 view .LVU102
 357 0022 50B9     		cbnz	r0, .L18
  98:Core/Src/main.c ****   {
 358              		.loc 1 98 3 is_stmt 1 view .LVU103
  98:Core/Src/main.c ****   {
 359              		.loc 1 98 7 is_stmt 0 view .LVU104
 360 0024 0021     		movs	r1, #0
 361 0026 0848     		ldr	r0, .L21
 362 0028 FFF7FEFF 		bl	HAL_I2CEx_ConfigAnalogFilter
 363              	.LVL11:
  98:Core/Src/main.c ****   {
 364              		.loc 1 98 6 view .LVU105
 365 002c 38B9     		cbnz	r0, .L19
 104:Core/Src/main.c ****   {
 366              		.loc 1 104 3 is_stmt 1 view .LVU106
 104:Core/Src/main.c ****   {
 367              		.loc 1 104 7 is_stmt 0 view .LVU107
 368 002e 0021     		movs	r1, #0
 369 0030 0548     		ldr	r0, .L21
 370 0032 FFF7FEFF 		bl	HAL_I2CEx_ConfigDigitalFilter
ARM GAS  C:\msys64\tmp\ccLYpBX6.s 			page 14


 371              	.LVL12:
 104:Core/Src/main.c ****   {
 372              		.loc 1 104 6 view .LVU108
 373 0036 20B9     		cbnz	r0, .L20
 111:Core/Src/main.c **** 
 374              		.loc 1 111 1 view .LVU109
 375 0038 08BD     		pop	{r3, pc}
 376              	.L18:
  94:Core/Src/main.c ****   }
 377              		.loc 1 94 5 is_stmt 1 view .LVU110
 378 003a FFF7FEFF 		bl	Error_Handler
 379              	.LVL13:
 380              	.L19:
 100:Core/Src/main.c ****   }
 381              		.loc 1 100 5 view .LVU111
 382 003e FFF7FEFF 		bl	Error_Handler
 383              	.LVL14:
 384              	.L20:
 106:Core/Src/main.c ****   }
 385              		.loc 1 106 5 view .LVU112
 386 0042 FFF7FEFF 		bl	Error_Handler
 387              	.LVL15:
 388              	.L22:
 389 0046 00BF     		.align	2
 390              	.L21:
 391 0048 00000000 		.word	.LANCHOR0
 392 004c 00540040 		.word	1073763328
 393 0050 0E090020 		.word	536873230
 394              		.cfi_endproc
 395              	.LFE133:
 397              		.section	.text.MX_SPI1_Init,"ax",%progbits
 398              		.align	1
 399              		.syntax unified
 400              		.thumb
 401              		.thumb_func
 402              		.fpu fpv4-sp-d16
 404              	MX_SPI1_Init:
 405              	.LFB134:
 114:Core/Src/main.c ****   hspi1.Instance = SPI1;
 406              		.loc 1 114 1 view -0
 407              		.cfi_startproc
 408              		@ args = 0, pretend = 0, frame = 0
 409              		@ frame_needed = 0, uses_anonymous_args = 0
 410 0000 08B5     		push	{r3, lr}
 411              	.LCFI5:
 412              		.cfi_def_cfa_offset 8
 413              		.cfi_offset 3, -8
 414              		.cfi_offset 14, -4
 115:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 415              		.loc 1 115 3 view .LVU114
 115:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 416              		.loc 1 115 18 is_stmt 0 view .LVU115
 417 0002 0F48     		ldr	r0, .L27
 418 0004 0F4B     		ldr	r3, .L27+4
 419 0006 0360     		str	r3, [r0]
 116:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 420              		.loc 1 116 3 is_stmt 1 view .LVU116
ARM GAS  C:\msys64\tmp\ccLYpBX6.s 			page 15


 116:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 421              		.loc 1 116 19 is_stmt 0 view .LVU117
 422 0008 4FF48273 		mov	r3, #260
 423 000c 4360     		str	r3, [r0, #4]
 117:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 424              		.loc 1 117 3 is_stmt 1 view .LVU118
 117:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 425              		.loc 1 117 24 is_stmt 0 view .LVU119
 426 000e 0023     		movs	r3, #0
 427 0010 8360     		str	r3, [r0, #8]
 118:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 428              		.loc 1 118 3 is_stmt 1 view .LVU120
 118:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 429              		.loc 1 118 23 is_stmt 0 view .LVU121
 430 0012 4FF44072 		mov	r2, #768
 431 0016 C260     		str	r2, [r0, #12]
 119:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 432              		.loc 1 119 3 is_stmt 1 view .LVU122
 119:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 433              		.loc 1 119 26 is_stmt 0 view .LVU123
 434 0018 0361     		str	r3, [r0, #16]
 120:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 435              		.loc 1 120 3 is_stmt 1 view .LVU124
 120:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 436              		.loc 1 120 23 is_stmt 0 view .LVU125
 437 001a 4361     		str	r3, [r0, #20]
 121:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 438              		.loc 1 121 3 is_stmt 1 view .LVU126
 121:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 439              		.loc 1 121 18 is_stmt 0 view .LVU127
 440 001c 4FF40072 		mov	r2, #512
 441 0020 8261     		str	r2, [r0, #24]
 122:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 442              		.loc 1 122 3 is_stmt 1 view .LVU128
 122:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 443              		.loc 1 122 32 is_stmt 0 view .LVU129
 444 0022 0822     		movs	r2, #8
 445 0024 C261     		str	r2, [r0, #28]
 123:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 446              		.loc 1 123 3 is_stmt 1 view .LVU130
 123:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 447              		.loc 1 123 23 is_stmt 0 view .LVU131
 448 0026 0362     		str	r3, [r0, #32]
 124:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 449              		.loc 1 124 3 is_stmt 1 view .LVU132
 124:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 450              		.loc 1 124 21 is_stmt 0 view .LVU133
 451 0028 4362     		str	r3, [r0, #36]
 125:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
 452              		.loc 1 125 3 is_stmt 1 view .LVU134
 125:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 7;
 453              		.loc 1 125 29 is_stmt 0 view .LVU135
 454 002a 8362     		str	r3, [r0, #40]
 126:Core/Src/main.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 455              		.loc 1 126 3 is_stmt 1 view .LVU136
 126:Core/Src/main.c ****   hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 456              		.loc 1 126 28 is_stmt 0 view .LVU137
ARM GAS  C:\msys64\tmp\ccLYpBX6.s 			page 16


 457 002c 0721     		movs	r1, #7
 458 002e C162     		str	r1, [r0, #44]
 127:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 459              		.loc 1 127 3 is_stmt 1 view .LVU138
 127:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 460              		.loc 1 127 24 is_stmt 0 view .LVU139
 461 0030 0363     		str	r3, [r0, #48]
 128:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 462              		.loc 1 128 3 is_stmt 1 view .LVU140
 128:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 463              		.loc 1 128 23 is_stmt 0 view .LVU141
 464 0032 4263     		str	r2, [r0, #52]
 129:Core/Src/main.c ****   {
 465              		.loc 1 129 3 is_stmt 1 view .LVU142
 129:Core/Src/main.c ****   {
 466              		.loc 1 129 7 is_stmt 0 view .LVU143
 467 0034 FFF7FEFF 		bl	HAL_SPI_Init
 468              	.LVL16:
 129:Core/Src/main.c ****   {
 469              		.loc 1 129 6 view .LVU144
 470 0038 00B9     		cbnz	r0, .L26
 133:Core/Src/main.c **** 
 471              		.loc 1 133 1 view .LVU145
 472 003a 08BD     		pop	{r3, pc}
 473              	.L26:
 131:Core/Src/main.c ****   }
 474              		.loc 1 131 5 is_stmt 1 view .LVU146
 475 003c FFF7FEFF 		bl	Error_Handler
 476              	.LVL17:
 477              	.L28:
 478              		.align	2
 479              	.L27:
 480 0040 00000000 		.word	.LANCHOR1
 481 0044 00300140 		.word	1073819648
 482              		.cfi_endproc
 483              	.LFE134:
 485              		.section	.text.MX_USB_PCD_Init,"ax",%progbits
 486              		.align	1
 487              		.syntax unified
 488              		.thumb
 489              		.thumb_func
 490              		.fpu fpv4-sp-d16
 492              	MX_USB_PCD_Init:
 493              	.LFB135:
 136:Core/Src/main.c ****   hpcd_USB_FS.Instance = USB;
 494              		.loc 1 136 1 view -0
 495              		.cfi_startproc
 496              		@ args = 0, pretend = 0, frame = 0
 497              		@ frame_needed = 0, uses_anonymous_args = 0
 498 0000 08B5     		push	{r3, lr}
 499              	.LCFI6:
 500              		.cfi_def_cfa_offset 8
 501              		.cfi_offset 3, -8
 502              		.cfi_offset 14, -4
 137:Core/Src/main.c ****   hpcd_USB_FS.Init.dev_endpoints = 8;
 503              		.loc 1 137 3 view .LVU148
 137:Core/Src/main.c ****   hpcd_USB_FS.Init.dev_endpoints = 8;
ARM GAS  C:\msys64\tmp\ccLYpBX6.s 			page 17


 504              		.loc 1 137 24 is_stmt 0 view .LVU149
 505 0002 0848     		ldr	r0, .L33
 506 0004 084B     		ldr	r3, .L33+4
 507 0006 0360     		str	r3, [r0]
 138:Core/Src/main.c ****   hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 508              		.loc 1 138 3 is_stmt 1 view .LVU150
 138:Core/Src/main.c ****   hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 509              		.loc 1 138 34 is_stmt 0 view .LVU151
 510 0008 0823     		movs	r3, #8
 511 000a 4360     		str	r3, [r0, #4]
 139:Core/Src/main.c ****   hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 512              		.loc 1 139 3 is_stmt 1 view .LVU152
 139:Core/Src/main.c ****   hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 513              		.loc 1 139 26 is_stmt 0 view .LVU153
 514 000c 0223     		movs	r3, #2
 515 000e 8360     		str	r3, [r0, #8]
 140:Core/Src/main.c ****   hpcd_USB_FS.Init.low_power_enable = DISABLE;
 516              		.loc 1 140 3 is_stmt 1 view .LVU154
 140:Core/Src/main.c ****   hpcd_USB_FS.Init.low_power_enable = DISABLE;
 517              		.loc 1 140 31 is_stmt 0 view .LVU155
 518 0010 0361     		str	r3, [r0, #16]
 141:Core/Src/main.c ****   hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 519              		.loc 1 141 3 is_stmt 1 view .LVU156
 141:Core/Src/main.c ****   hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 520              		.loc 1 141 37 is_stmt 0 view .LVU157
 521 0012 0023     		movs	r3, #0
 522 0014 8361     		str	r3, [r0, #24]
 142:Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 523              		.loc 1 142 3 is_stmt 1 view .LVU158
 142:Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 524              		.loc 1 142 44 is_stmt 0 view .LVU159
 525 0016 0362     		str	r3, [r0, #32]
 143:Core/Src/main.c ****   {
 526              		.loc 1 143 3 is_stmt 1 view .LVU160
 143:Core/Src/main.c ****   {
 527              		.loc 1 143 7 is_stmt 0 view .LVU161
 528 0018 FFF7FEFF 		bl	HAL_PCD_Init
 529              	.LVL18:
 143:Core/Src/main.c ****   {
 530              		.loc 1 143 6 view .LVU162
 531 001c 00B9     		cbnz	r0, .L32
 147:Core/Src/main.c **** 
 532              		.loc 1 147 1 view .LVU163
 533 001e 08BD     		pop	{r3, pc}
 534              	.L32:
 145:Core/Src/main.c ****   }
 535              		.loc 1 145 5 is_stmt 1 view .LVU164
 536 0020 FFF7FEFF 		bl	Error_Handler
 537              	.LVL19:
 538              	.L34:
 539              		.align	2
 540              	.L33:
 541 0024 00000000 		.word	.LANCHOR2
 542 0028 005C0040 		.word	1073765376
 543              		.cfi_endproc
 544              	.LFE135:
 546              		.section	.text.SystemClock_Config,"ax",%progbits
ARM GAS  C:\msys64\tmp\ccLYpBX6.s 			page 18


 547              		.align	1
 548              		.global	SystemClock_Config
 549              		.syntax unified
 550              		.thumb
 551              		.thumb_func
 552              		.fpu fpv4-sp-d16
 554              	SystemClock_Config:
 555              	.LFB132:
  39:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 556              		.loc 1 39 1 view -0
 557              		.cfi_startproc
 558              		@ args = 0, pretend = 0, frame = 120
 559              		@ frame_needed = 0, uses_anonymous_args = 0
 560 0000 00B5     		push	{lr}
 561              	.LCFI7:
 562              		.cfi_def_cfa_offset 4
 563              		.cfi_offset 14, -4
 564 0002 9FB0     		sub	sp, sp, #124
 565              	.LCFI8:
 566              		.cfi_def_cfa_offset 128
  40:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 567              		.loc 1 40 3 view .LVU166
  40:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 568              		.loc 1 40 22 is_stmt 0 view .LVU167
 569 0004 2822     		movs	r2, #40
 570 0006 0021     		movs	r1, #0
 571 0008 14A8     		add	r0, sp, #80
 572 000a FFF7FEFF 		bl	memset
 573              	.LVL20:
  41:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 574              		.loc 1 41 3 is_stmt 1 view .LVU168
  41:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 575              		.loc 1 41 22 is_stmt 0 view .LVU169
 576 000e 0021     		movs	r1, #0
 577 0010 0F91     		str	r1, [sp, #60]
 578 0012 1091     		str	r1, [sp, #64]
 579 0014 1191     		str	r1, [sp, #68]
 580 0016 1291     		str	r1, [sp, #72]
 581 0018 1391     		str	r1, [sp, #76]
  42:Core/Src/main.c **** 
 582              		.loc 1 42 3 is_stmt 1 view .LVU170
  42:Core/Src/main.c **** 
 583              		.loc 1 42 28 is_stmt 0 view .LVU171
 584 001a 3C22     		movs	r2, #60
 585 001c 6846     		mov	r0, sp
 586 001e FFF7FEFF 		bl	memset
 587              	.LVL21:
  47:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 588              		.loc 1 47 3 is_stmt 1 view .LVU172
  47:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 589              		.loc 1 47 36 is_stmt 0 view .LVU173
 590 0022 0323     		movs	r3, #3
 591 0024 1493     		str	r3, [sp, #80]
  48:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 592              		.loc 1 48 3 is_stmt 1 view .LVU174
  48:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 593              		.loc 1 48 30 is_stmt 0 view .LVU175
ARM GAS  C:\msys64\tmp\ccLYpBX6.s 			page 19


 594 0026 4FF4A023 		mov	r3, #327680
 595 002a 1593     		str	r3, [sp, #84]
  49:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 596              		.loc 1 49 3 is_stmt 1 view .LVU176
  50:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 597              		.loc 1 50 3 view .LVU177
  50:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 598              		.loc 1 50 30 is_stmt 0 view .LVU178
 599 002c 0123     		movs	r3, #1
 600 002e 1893     		str	r3, [sp, #96]
  51:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 601              		.loc 1 51 3 is_stmt 1 view .LVU179
  51:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 602              		.loc 1 51 41 is_stmt 0 view .LVU180
 603 0030 1023     		movs	r3, #16
 604 0032 1993     		str	r3, [sp, #100]
  52:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 605              		.loc 1 52 3 is_stmt 1 view .LVU181
  52:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 606              		.loc 1 52 34 is_stmt 0 view .LVU182
 607 0034 0223     		movs	r3, #2
 608 0036 1B93     		str	r3, [sp, #108]
  53:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 609              		.loc 1 53 3 is_stmt 1 view .LVU183
  53:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 610              		.loc 1 53 35 is_stmt 0 view .LVU184
 611 0038 4FF48033 		mov	r3, #65536
 612 003c 1C93     		str	r3, [sp, #112]
  54:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 613              		.loc 1 54 3 is_stmt 1 view .LVU185
  54:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 614              		.loc 1 54 32 is_stmt 0 view .LVU186
 615 003e 4FF48013 		mov	r3, #1048576
 616 0042 1D93     		str	r3, [sp, #116]
  55:Core/Src/main.c ****   {
 617              		.loc 1 55 3 is_stmt 1 view .LVU187
  55:Core/Src/main.c ****   {
 618              		.loc 1 55 7 is_stmt 0 view .LVU188
 619 0044 14A8     		add	r0, sp, #80
 620 0046 FFF7FEFF 		bl	HAL_RCC_OscConfig
 621              	.LVL22:
  55:Core/Src/main.c ****   {
 622              		.loc 1 55 6 view .LVU189
 623 004a E0B9     		cbnz	r0, .L40
  61:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 624              		.loc 1 61 3 is_stmt 1 view .LVU190
  61:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 625              		.loc 1 61 31 is_stmt 0 view .LVU191
 626 004c 0F23     		movs	r3, #15
 627 004e 0F93     		str	r3, [sp, #60]
  62:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 628              		.loc 1 62 3 is_stmt 1 view .LVU192
  62:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 629              		.loc 1 62 34 is_stmt 0 view .LVU193
 630 0050 0223     		movs	r3, #2
 631 0052 1093     		str	r3, [sp, #64]
  63:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
ARM GAS  C:\msys64\tmp\ccLYpBX6.s 			page 20


 632              		.loc 1 63 3 is_stmt 1 view .LVU194
  63:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 633              		.loc 1 63 35 is_stmt 0 view .LVU195
 634 0054 0023     		movs	r3, #0
 635 0056 1193     		str	r3, [sp, #68]
  64:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 636              		.loc 1 64 3 is_stmt 1 view .LVU196
  64:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 637              		.loc 1 64 36 is_stmt 0 view .LVU197
 638 0058 4FF48062 		mov	r2, #1024
 639 005c 1292     		str	r2, [sp, #72]
  65:Core/Src/main.c **** 
 640              		.loc 1 65 3 is_stmt 1 view .LVU198
  65:Core/Src/main.c **** 
 641              		.loc 1 65 36 is_stmt 0 view .LVU199
 642 005e 1393     		str	r3, [sp, #76]
  67:Core/Src/main.c ****   {
 643              		.loc 1 67 3 is_stmt 1 view .LVU200
  67:Core/Src/main.c ****   {
 644              		.loc 1 67 7 is_stmt 0 view .LVU201
 645 0060 0121     		movs	r1, #1
 646 0062 0FA8     		add	r0, sp, #60
 647 0064 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 648              	.LVL23:
  67:Core/Src/main.c ****   {
 649              		.loc 1 67 6 view .LVU202
 650 0068 78B9     		cbnz	r0, .L41
  71:Core/Src/main.c ****   PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 651              		.loc 1 71 3 is_stmt 1 view .LVU203
  71:Core/Src/main.c ****   PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_HSI;
 652              		.loc 1 71 38 is_stmt 0 view .LVU204
 653 006a 0A4B     		ldr	r3, .L43
 654 006c 0093     		str	r3, [sp]
  72:Core/Src/main.c ****   PeriphClkInit.USBClockSelection = RCC_USBCLKSOURCE_PLL;
 655              		.loc 1 72 3 is_stmt 1 view .LVU205
  72:Core/Src/main.c ****   PeriphClkInit.USBClockSelection = RCC_USBCLKSOURCE_PLL;
 656              		.loc 1 72 36 is_stmt 0 view .LVU206
 657 006e 0023     		movs	r3, #0
 658 0070 0793     		str	r3, [sp, #28]
  73:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 659              		.loc 1 73 3 is_stmt 1 view .LVU207
  73:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 660              		.loc 1 73 35 is_stmt 0 view .LVU208
 661 0072 4FF48003 		mov	r3, #4194304
 662 0076 0E93     		str	r3, [sp, #56]
  74:Core/Src/main.c ****   {
 663              		.loc 1 74 3 is_stmt 1 view .LVU209
  74:Core/Src/main.c ****   {
 664              		.loc 1 74 7 is_stmt 0 view .LVU210
 665 0078 6846     		mov	r0, sp
 666 007a FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 667              	.LVL24:
  74:Core/Src/main.c ****   {
 668              		.loc 1 74 6 view .LVU211
 669 007e 30B9     		cbnz	r0, .L42
  78:Core/Src/main.c **** 
 670              		.loc 1 78 1 view .LVU212
ARM GAS  C:\msys64\tmp\ccLYpBX6.s 			page 21


 671 0080 1FB0     		add	sp, sp, #124
 672              	.LCFI9:
 673              		.cfi_remember_state
 674              		.cfi_def_cfa_offset 4
 675              		@ sp needed
 676 0082 5DF804FB 		ldr	pc, [sp], #4
 677              	.L40:
 678              	.LCFI10:
 679              		.cfi_restore_state
  57:Core/Src/main.c ****   }
 680              		.loc 1 57 5 is_stmt 1 view .LVU213
 681 0086 FFF7FEFF 		bl	Error_Handler
 682              	.LVL25:
 683              	.L41:
  69:Core/Src/main.c ****   }
 684              		.loc 1 69 5 view .LVU214
 685 008a FFF7FEFF 		bl	Error_Handler
 686              	.LVL26:
 687              	.L42:
  76:Core/Src/main.c ****   }
 688              		.loc 1 76 5 view .LVU215
 689 008e FFF7FEFF 		bl	Error_Handler
 690              	.LVL27:
 691              	.L44:
 692 0092 00BF     		.align	2
 693              	.L43:
 694 0094 20000200 		.word	131104
 695              		.cfi_endproc
 696              	.LFE132:
 698              		.section	.text.main,"ax",%progbits
 699              		.align	1
 700              		.global	main
 701              		.syntax unified
 702              		.thumb
 703              		.thumb_func
 704              		.fpu fpv4-sp-d16
 706              	main:
 707              	.LFB131:
  24:Core/Src/main.c ****   HAL_Init();
 708              		.loc 1 24 1 view -0
 709              		.cfi_startproc
 710              		@ Volatile: function does not return.
 711              		@ args = 0, pretend = 0, frame = 0
 712              		@ frame_needed = 0, uses_anonymous_args = 0
 713 0000 08B5     		push	{r3, lr}
 714              	.LCFI11:
 715              		.cfi_def_cfa_offset 8
 716              		.cfi_offset 3, -8
 717              		.cfi_offset 14, -4
  25:Core/Src/main.c ****   SystemClock_Config();
 718              		.loc 1 25 3 view .LVU217
 719 0002 FFF7FEFF 		bl	HAL_Init
 720              	.LVL28:
  26:Core/Src/main.c ****   MX_GPIO_Init();
 721              		.loc 1 26 3 view .LVU218
 722 0006 FFF7FEFF 		bl	SystemClock_Config
 723              	.LVL29:
ARM GAS  C:\msys64\tmp\ccLYpBX6.s 			page 22


  27:Core/Src/main.c ****   MX_I2C1_Init();
 724              		.loc 1 27 3 view .LVU219
 725 000a FFF7FEFF 		bl	MX_GPIO_Init
 726              	.LVL30:
  28:Core/Src/main.c ****   MX_SPI1_Init();
 727              		.loc 1 28 3 view .LVU220
 728 000e FFF7FEFF 		bl	MX_I2C1_Init
 729              	.LVL31:
  29:Core/Src/main.c ****   MX_USB_PCD_Init();
 730              		.loc 1 29 3 view .LVU221
 731 0012 FFF7FEFF 		bl	MX_SPI1_Init
 732              	.LVL32:
  30:Core/Src/main.c ****   set_data_pins(0b01010101);
 733              		.loc 1 30 3 view .LVU222
 734 0016 FFF7FEFF 		bl	MX_USB_PCD_Init
 735              	.LVL33:
  31:Core/Src/main.c ****   while (1)
 736              		.loc 1 31 3 view .LVU223
 737 001a 5520     		movs	r0, #85
 738 001c FFF7FEFF 		bl	set_data_pins
 739              	.LVL34:
 740              	.L46:
  32:Core/Src/main.c ****   {
 741              		.loc 1 32 3 discriminator 1 view .LVU224
  34:Core/Src/main.c ****   }
 742              		.loc 1 34 5 discriminator 1 view .LVU225
 743 0020 6420     		movs	r0, #100
 744 0022 FFF7FEFF 		bl	HAL_Delay
 745              	.LVL35:
  32:Core/Src/main.c ****   {
 746              		.loc 1 32 9 discriminator 1 view .LVU226
 747 0026 FBE7     		b	.L46
 748              		.cfi_endproc
 749              	.LFE131:
 751              		.global	hpcd_USB_FS
 752              		.global	hspi1
 753              		.global	hi2c1
 754              		.section	.bss.hi2c1,"aw",%nobits
 755              		.align	2
 756              		.set	.LANCHOR0,. + 0
 759              	hi2c1:
 760 0000 00000000 		.space	76
 760      00000000 
 760      00000000 
 760      00000000 
 760      00000000 
 761              		.section	.bss.hpcd_USB_FS,"aw",%nobits
 762              		.align	2
 763              		.set	.LANCHOR2,. + 0
 766              	hpcd_USB_FS:
 767 0000 00000000 		.space	748
 767      00000000 
 767      00000000 
 767      00000000 
 767      00000000 
 768              		.section	.bss.hspi1,"aw",%nobits
 769              		.align	2
ARM GAS  C:\msys64\tmp\ccLYpBX6.s 			page 23


 770              		.set	.LANCHOR1,. + 0
 773              	hspi1:
 774 0000 00000000 		.space	100
 774      00000000 
 774      00000000 
 774      00000000 
 774      00000000 
 775              		.text
 776              	.Letext0:
 777              		.file 3 "c:\\msys64\\mingw64\\arm-none-eabi\\include\\machine\\_default_types.h"
 778              		.file 4 "c:\\msys64\\mingw64\\arm-none-eabi\\include\\sys\\_stdint.h"
 779              		.file 5 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f303xc.h"
 780              		.file 6 "Drivers/CMSIS/Device/ST/STM32F3xx/Include/stm32f3xx.h"
 781              		.file 7 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_def.h"
 782              		.file 8 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_rcc.h"
 783              		.file 9 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_rcc_ex.h"
 784              		.file 10 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_gpio.h"
 785              		.file 11 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_dma.h"
 786              		.file 12 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_i2c.h"
 787              		.file 13 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_ll_usb.h"
 788              		.file 14 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_pcd.h"
 789              		.file 15 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_spi.h"
 790              		.file 16 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal_i2c_ex.h"
 791              		.file 17 "Drivers/STM32F3xx_HAL_Driver/Inc/stm32f3xx_hal.h"
 792              		.file 18 "<built-in>"
ARM GAS  C:\msys64\tmp\ccLYpBX6.s 			page 24


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
C:\msys64\tmp\ccLYpBX6.s:18     .text.MX_GPIO_Init:0000000000000000 $t
C:\msys64\tmp\ccLYpBX6.s:25     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
C:\msys64\tmp\ccLYpBX6.s:191    .text.MX_GPIO_Init:00000000000000b8 $d
C:\msys64\tmp\ccLYpBX6.s:197    .text.set_data_pins:0000000000000000 $t
C:\msys64\tmp\ccLYpBX6.s:204    .text.set_data_pins:0000000000000000 set_data_pins
C:\msys64\tmp\ccLYpBX6.s:259    .text.set_data_pins:0000000000000028 $d
C:\msys64\tmp\ccLYpBX6.s:264    .text.Error_Handler:0000000000000000 $t
C:\msys64\tmp\ccLYpBX6.s:271    .text.Error_Handler:0000000000000000 Error_Handler
C:\msys64\tmp\ccLYpBX6.s:303    .text.MX_I2C1_Init:0000000000000000 $t
C:\msys64\tmp\ccLYpBX6.s:309    .text.MX_I2C1_Init:0000000000000000 MX_I2C1_Init
C:\msys64\tmp\ccLYpBX6.s:391    .text.MX_I2C1_Init:0000000000000048 $d
C:\msys64\tmp\ccLYpBX6.s:398    .text.MX_SPI1_Init:0000000000000000 $t
C:\msys64\tmp\ccLYpBX6.s:404    .text.MX_SPI1_Init:0000000000000000 MX_SPI1_Init
C:\msys64\tmp\ccLYpBX6.s:480    .text.MX_SPI1_Init:0000000000000040 $d
C:\msys64\tmp\ccLYpBX6.s:486    .text.MX_USB_PCD_Init:0000000000000000 $t
C:\msys64\tmp\ccLYpBX6.s:492    .text.MX_USB_PCD_Init:0000000000000000 MX_USB_PCD_Init
C:\msys64\tmp\ccLYpBX6.s:541    .text.MX_USB_PCD_Init:0000000000000024 $d
C:\msys64\tmp\ccLYpBX6.s:547    .text.SystemClock_Config:0000000000000000 $t
C:\msys64\tmp\ccLYpBX6.s:554    .text.SystemClock_Config:0000000000000000 SystemClock_Config
C:\msys64\tmp\ccLYpBX6.s:694    .text.SystemClock_Config:0000000000000094 $d
C:\msys64\tmp\ccLYpBX6.s:699    .text.main:0000000000000000 $t
C:\msys64\tmp\ccLYpBX6.s:706    .text.main:0000000000000000 main
C:\msys64\tmp\ccLYpBX6.s:766    .bss.hpcd_USB_FS:0000000000000000 hpcd_USB_FS
C:\msys64\tmp\ccLYpBX6.s:773    .bss.hspi1:0000000000000000 hspi1
C:\msys64\tmp\ccLYpBX6.s:759    .bss.hi2c1:0000000000000000 hi2c1
C:\msys64\tmp\ccLYpBX6.s:755    .bss.hi2c1:0000000000000000 $d
C:\msys64\tmp\ccLYpBX6.s:762    .bss.hpcd_USB_FS:0000000000000000 $d
C:\msys64\tmp\ccLYpBX6.s:769    .bss.hspi1:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_I2C_Init
HAL_I2CEx_ConfigAnalogFilter
HAL_I2CEx_ConfigDigitalFilter
HAL_SPI_Init
HAL_PCD_Init
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
HAL_Delay
