

================================================================
== Vivado HLS Report for 'copy_weight_fmem2buf_8'
================================================================
* Date:           Sun Apr 28 15:49:42 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        mobile_net_hls_v1
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.20|     3.675|        0.52|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|   41|    1|   41|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |   40|   40|        20|          -|          -|     2|    no    |
        | + Loop 1.1  |   10|   10|         3|          1|          1|     9|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (tmp_536 & tmp_s)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	13  / (exitcond)
	11  / (!exitcond)
11 --> 
	12  / true
12 --> 
	10  / true
13 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.22>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%nLoops_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %nLoops)"   --->   Operation 14 'read' 'nLoops_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%c_read = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %c)"   --->   Operation 15 'read' 'c_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%r_read = call i9 @_ssdm_op_Read.ap_auto.i9(i9 %r)"   --->   Operation 16 'read' 'r_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%n_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %n)"   --->   Operation 17 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%weights_offset_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %weights_offset)"   --->   Operation 18 'read' 'weights_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%weights_offset_cast = zext i31 %weights_offset_read to i32"   --->   Operation 19 'zext' 'weights_offset_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %weight_cntl_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(half* %weight_buffer_0_V, half* %weight_buffer_1_V, half* %weight_buffer_2_V, half* %weight_buffer_3_V, half* %weight_buffer_4_V, half* %weight_buffer_5_V, half* %weight_buffer_6_V, half* %weight_buffer_7_V, half* %weight_buffer_8_V, [1 x i8]* @p_str, [10 x i8]* @p_str71, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 30 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %weights, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 288, [7 x i8]* @p_str35, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%n_cast3 = zext i6 %n_read to i9" [mobile_net_hls_v1/conv.hpp:727]   --->   Operation 32 'zext' 'n_cast3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_shl = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %n_read, i3 0)" [mobile_net_hls_v1/conv.hpp:727]   --->   Operation 33 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.77ns)   --->   "%base_addr1 = add i9 %p_shl, %n_cast3" [mobile_net_hls_v1/conv.hpp:727]   --->   Operation 34 'add' 'base_addr1' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node tmp_536)   --->   "%tmp = or i9 %r_read, %c_read" [mobile_net_hls_v1/conv.hpp:729]   --->   Operation 35 'or' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.88ns) (out node of the LUT)   --->   "%tmp_536 = icmp eq i9 %tmp, 0" [mobile_net_hls_v1/conv.hpp:729]   --->   Operation 36 'icmp' 'tmp_536' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %tmp_536, label %.preheader.preheader, label %.loopexit" [mobile_net_hls_v1/conv.hpp:729]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_537 = trunc i6 %nLoops_read to i3" [mobile_net_hls_v1/conv.hpp:730]   --->   Operation 38 'trunc' 'tmp_537' <Predicate = (tmp_536)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.65ns)   --->   "br label %.preheader" [mobile_net_hls_v1/conv.hpp:730]   --->   Operation 39 'br' <Predicate = (tmp_536)> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.83>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%base_addr1_d = phi i9 [ %base_addr1_d1_2, %5 ], [ %base_addr1, %.preheader.preheader ]"   --->   Operation 40 'phi' 'base_addr1_d' <Predicate = (tmp_536)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tn = phi i2 [ %tn_2, %5 ], [ 0, %.preheader.preheader ]"   --->   Operation 41 'phi' 'tn' <Predicate = (tmp_536)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tn_cast_cast = zext i2 %tn to i3" [mobile_net_hls_v1/conv.hpp:730]   --->   Operation 42 'zext' 'tn_cast_cast' <Predicate = (tmp_536)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.58ns)   --->   "%tmp_s = icmp slt i3 %tn_cast_cast, %tmp_537" [mobile_net_hls_v1/conv.hpp:730]   --->   Operation 43 'icmp' 'tmp_s' <Predicate = (tmp_536)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.54ns)   --->   "%tn_2 = add i2 %tn, 1" [mobile_net_hls_v1/conv.hpp:730]   --->   Operation 44 'add' 'tn_2' <Predicate = (tmp_536)> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %1, label %.loopexit.loopexit" [mobile_net_hls_v1/conv.hpp:730]   --->   Operation 45 'br' <Predicate = (tmp_536)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_152_cast = zext i9 %base_addr1_d to i32" [mobile_net_hls_v1/conv.hpp:737]   --->   Operation 46 'zext' 'tmp_152_cast' <Predicate = (tmp_536 & tmp_s)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.00ns)   --->   "%sum = add i32 %weights_offset_cast, %tmp_152_cast" [mobile_net_hls_v1/conv.hpp:737]   --->   Operation 47 'add' 'sum' <Predicate = (tmp_536 & tmp_s)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%sum_cast = zext i32 %sum to i64" [mobile_net_hls_v1/conv.hpp:737]   --->   Operation 48 'zext' 'sum_cast' <Predicate = (tmp_536 & tmp_s)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%weights_addr = getelementptr half* %weights, i64 %sum_cast" [mobile_net_hls_v1/conv.hpp:737]   --->   Operation 49 'getelementptr' 'weights_addr' <Predicate = (tmp_536 & tmp_s)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 50 'br' <Predicate = (tmp_536 & !tmp_s)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.83ns)   --->   "%full_n_i2_0 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i1P(i1* %weight_cntl_V, i1 undef)" [mobile_net_hls_v1/conv.hpp:741]   --->   Operation 51 'nbwrite' 'full_n_i2_0' <Predicate = (!tmp_s) | (!tmp_536)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "ret void" [mobile_net_hls_v1/conv.hpp:742]   --->   Operation 52 'ret' <Predicate = (!tmp_s) | (!tmp_536)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.67>
ST_3 : Operation 53 [7/7] (3.67ns)   --->   "%weights_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %weights_addr, i32 9)" [mobile_net_hls_v1/conv.hpp:737]   --->   Operation 53 'readreq' 'weights_addr_rd_req' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 3.67>
ST_4 : Operation 54 [6/7] (3.67ns)   --->   "%weights_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %weights_addr, i32 9)" [mobile_net_hls_v1/conv.hpp:737]   --->   Operation 54 'readreq' 'weights_addr_rd_req' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 3.67>
ST_5 : Operation 55 [5/7] (3.67ns)   --->   "%weights_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %weights_addr, i32 9)" [mobile_net_hls_v1/conv.hpp:737]   --->   Operation 55 'readreq' 'weights_addr_rd_req' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 3.67>
ST_6 : Operation 56 [4/7] (3.67ns)   --->   "%weights_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %weights_addr, i32 9)" [mobile_net_hls_v1/conv.hpp:737]   --->   Operation 56 'readreq' 'weights_addr_rd_req' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 3.67>
ST_7 : Operation 57 [3/7] (3.67ns)   --->   "%weights_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %weights_addr, i32 9)" [mobile_net_hls_v1/conv.hpp:737]   --->   Operation 57 'readreq' 'weights_addr_rd_req' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 3.67>
ST_8 : Operation 58 [2/7] (3.67ns)   --->   "%weights_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %weights_addr, i32 9)" [mobile_net_hls_v1/conv.hpp:737]   --->   Operation 58 'readreq' 'weights_addr_rd_req' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 3.67>
ST_9 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str271)" [mobile_net_hls_v1/conv.hpp:731]   --->   Operation 59 'specregionbegin' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 2, i32 2, i32 2, [1 x i8]* @p_str) nounwind" [mobile_net_hls_v1/conv.hpp:732]   --->   Operation 60 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 61 [1/7] (3.67ns)   --->   "%weights_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %weights_addr, i32 9)" [mobile_net_hls_v1/conv.hpp:737]   --->   Operation 61 'readreq' 'weights_addr_rd_req' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 62 [1/1] (0.65ns)   --->   "br label %2" [mobile_net_hls_v1/conv.hpp:733]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.65>

State 10 <SV = 9> <Delay = 0.79>
ST_10 : Operation 63 [1/1] (0.00ns)   --->   "%i = phi i4 [ 0, %1 ], [ %i_2, %4 ]"   --->   Operation 63 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 64 [1/1] (0.72ns)   --->   "%exitcond = icmp eq i4 %i, -7" [mobile_net_hls_v1/conv.hpp:733]   --->   Operation 64 'icmp' 'exitcond' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)"   --->   Operation 65 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 66 [1/1] (0.79ns)   --->   "%i_2 = add i4 %i, 1" [mobile_net_hls_v1/conv.hpp:733]   --->   Operation 66 'add' 'i_2' <Predicate = true> <Delay = 0.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %5, label %3" [mobile_net_hls_v1/conv.hpp:733]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 68 [1/1] (0.75ns)   --->   "switch i4 %i, label %branch8 [
    i4 0, label %branch0
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
  ]" [mobile_net_hls_v1/conv.hpp:737]   --->   Operation 68 'switch' <Predicate = (!exitcond)> <Delay = 0.75>

State 11 <SV = 10> <Delay = 3.67>
ST_11 : Operation 69 [1/1] (3.67ns)   --->   "%tmp_538 = call half @_ssdm_op_Read.m_axi.halfP(half* %weights_addr)" [mobile_net_hls_v1/conv.hpp:737]   --->   Operation 69 'read' 'tmp_538' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 70 [1/1] (0.00ns)   --->   "br label %4" [mobile_net_hls_v1/conv.hpp:737]   --->   Operation 70 'br' <Predicate = (i == 7)> <Delay = 0.00>
ST_11 : Operation 71 [1/1] (0.00ns)   --->   "br label %4" [mobile_net_hls_v1/conv.hpp:737]   --->   Operation 71 'br' <Predicate = (i == 6)> <Delay = 0.00>
ST_11 : Operation 72 [1/1] (0.00ns)   --->   "br label %4" [mobile_net_hls_v1/conv.hpp:737]   --->   Operation 72 'br' <Predicate = (i == 5)> <Delay = 0.00>
ST_11 : Operation 73 [1/1] (0.00ns)   --->   "br label %4" [mobile_net_hls_v1/conv.hpp:737]   --->   Operation 73 'br' <Predicate = (i == 4)> <Delay = 0.00>
ST_11 : Operation 74 [1/1] (0.00ns)   --->   "br label %4" [mobile_net_hls_v1/conv.hpp:737]   --->   Operation 74 'br' <Predicate = (i == 3)> <Delay = 0.00>
ST_11 : Operation 75 [1/1] (0.00ns)   --->   "br label %4" [mobile_net_hls_v1/conv.hpp:737]   --->   Operation 75 'br' <Predicate = (i == 2)> <Delay = 0.00>
ST_11 : Operation 76 [1/1] (0.00ns)   --->   "br label %4" [mobile_net_hls_v1/conv.hpp:737]   --->   Operation 76 'br' <Predicate = (i == 1)> <Delay = 0.00>
ST_11 : Operation 77 [1/1] (0.00ns)   --->   "br label %4" [mobile_net_hls_v1/conv.hpp:737]   --->   Operation 77 'br' <Predicate = (i == 0)> <Delay = 0.00>
ST_11 : Operation 78 [1/1] (0.00ns)   --->   "br label %4" [mobile_net_hls_v1/conv.hpp:737]   --->   Operation 78 'br' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6 & i != 7)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 1.63>
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str272)" [mobile_net_hls_v1/conv.hpp:734]   --->   Operation 79 'specregionbegin' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [mobile_net_hls_v1/conv.hpp:736]   --->   Operation 80 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (1.63ns)   --->   "%full_n_i_024 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %weight_buffer_7_V, half %tmp_538)" [mobile_net_hls_v1/conv.hpp:737]   --->   Operation 81 'nbwrite' 'full_n_i_024' <Predicate = (i == 7)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_12 : Operation 82 [1/1] (1.63ns)   --->   "%full_n_i_023 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %weight_buffer_6_V, half %tmp_538)" [mobile_net_hls_v1/conv.hpp:737]   --->   Operation 82 'nbwrite' 'full_n_i_023' <Predicate = (i == 6)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_12 : Operation 83 [1/1] (1.63ns)   --->   "%full_n_i_022 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %weight_buffer_5_V, half %tmp_538)" [mobile_net_hls_v1/conv.hpp:737]   --->   Operation 83 'nbwrite' 'full_n_i_022' <Predicate = (i == 5)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_12 : Operation 84 [1/1] (1.63ns)   --->   "%full_n_i_021 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %weight_buffer_4_V, half %tmp_538)" [mobile_net_hls_v1/conv.hpp:737]   --->   Operation 84 'nbwrite' 'full_n_i_021' <Predicate = (i == 4)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_12 : Operation 85 [1/1] (1.63ns)   --->   "%full_n_i_020 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %weight_buffer_3_V, half %tmp_538)" [mobile_net_hls_v1/conv.hpp:737]   --->   Operation 85 'nbwrite' 'full_n_i_020' <Predicate = (i == 3)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_12 : Operation 86 [1/1] (1.63ns)   --->   "%full_n_i_019 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %weight_buffer_2_V, half %tmp_538)" [mobile_net_hls_v1/conv.hpp:737]   --->   Operation 86 'nbwrite' 'full_n_i_019' <Predicate = (i == 2)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_12 : Operation 87 [1/1] (1.63ns)   --->   "%full_n_i_018 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %weight_buffer_1_V, half %tmp_538)" [mobile_net_hls_v1/conv.hpp:737]   --->   Operation 87 'nbwrite' 'full_n_i_018' <Predicate = (i == 1)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_12 : Operation 88 [1/1] (1.63ns)   --->   "%full_n_i_017 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %weight_buffer_0_V, half %tmp_538)" [mobile_net_hls_v1/conv.hpp:737]   --->   Operation 88 'nbwrite' 'full_n_i_017' <Predicate = (i == 0)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_12 : Operation 89 [1/1] (1.63ns)   --->   "%full_n_i_025 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %weight_buffer_8_V, half %tmp_538)" [mobile_net_hls_v1/conv.hpp:737]   --->   Operation 89 'nbwrite' 'full_n_i_025' <Predicate = (i != 0 & i != 1 & i != 2 & i != 3 & i != 4 & i != 5 & i != 6 & i != 7)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_12 : Operation 90 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str272, i32 %tmp_4)" [mobile_net_hls_v1/conv.hpp:738]   --->   Operation 90 'specregionend' 'empty' <Predicate = (!exitcond)> <Delay = 0.00>
ST_12 : Operation 91 [1/1] (0.00ns)   --->   "br label %2" [mobile_net_hls_v1/conv.hpp:733]   --->   Operation 91 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 13 <SV = 10> <Delay = 0.77>
ST_13 : Operation 92 [1/1] (0.77ns)   --->   "%base_addr1_d1_2 = add i9 %base_addr1_d, 9" [mobile_net_hls_v1/conv.hpp:739]   --->   Operation 92 'add' 'base_addr1_d1_2' <Predicate = true> <Delay = 0.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 93 [1/1] (0.00ns)   --->   "%empty_144 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str271, i32 %tmp_3)" [mobile_net_hls_v1/conv.hpp:740]   --->   Operation 93 'specregionend' 'empty_144' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 94 [1/1] (0.00ns)   --->   "br label %.preheader" [mobile_net_hls_v1/conv.hpp:730]   --->   Operation 94 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4.2ns, clock uncertainty: 0.525ns.

 <State 1>: 1.22ns
The critical path consists of the following:
	'icmp' operation ('tmp_536', mobile_net_hls_v1/conv.hpp:729) [39]  (0.881 ns)
	blocking operation 0.343 ns on control path)

 <State 2>: 1.84ns
The critical path consists of the following:
	fifo write on port 'weight_cntl_V' (mobile_net_hls_v1/conv.hpp:741) [108]  (1.84 ns)

 <State 3>: 3.67ns
The critical path consists of the following:
	bus request on port 'weights' (mobile_net_hls_v1/conv.hpp:737) [58]  (3.67 ns)

 <State 4>: 3.67ns
The critical path consists of the following:
	bus request on port 'weights' (mobile_net_hls_v1/conv.hpp:737) [58]  (3.67 ns)

 <State 5>: 3.67ns
The critical path consists of the following:
	bus request on port 'weights' (mobile_net_hls_v1/conv.hpp:737) [58]  (3.67 ns)

 <State 6>: 3.67ns
The critical path consists of the following:
	bus request on port 'weights' (mobile_net_hls_v1/conv.hpp:737) [58]  (3.67 ns)

 <State 7>: 3.67ns
The critical path consists of the following:
	bus request on port 'weights' (mobile_net_hls_v1/conv.hpp:737) [58]  (3.67 ns)

 <State 8>: 3.67ns
The critical path consists of the following:
	bus request on port 'weights' (mobile_net_hls_v1/conv.hpp:737) [58]  (3.67 ns)

 <State 9>: 3.67ns
The critical path consists of the following:
	bus request on port 'weights' (mobile_net_hls_v1/conv.hpp:737) [58]  (3.67 ns)

 <State 10>: 0.797ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', mobile_net_hls_v1/conv.hpp:733) [61]  (0 ns)
	'add' operation ('i', mobile_net_hls_v1/conv.hpp:733) [64]  (0.797 ns)

 <State 11>: 3.67ns
The critical path consists of the following:
	bus read on port 'weights' (mobile_net_hls_v1/conv.hpp:737) [69]  (3.67 ns)

 <State 12>: 1.64ns
The critical path consists of the following:
	fifo write on port 'weight_buffer_7_V' (mobile_net_hls_v1/conv.hpp:737) [72]  (1.64 ns)

 <State 13>: 0.776ns
The critical path consists of the following:
	'add' operation ('base_addr1_d1', mobile_net_hls_v1/conv.hpp:739) [102]  (0.776 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
