Build Timestamp (UTC)	Build	Job	Job URL	Build Trigger	Allow Job Failure	PR#	Branch	Commit	Commit Range	Commit Message	Sketch Filename	Board ID	IDE Version	Program Storage (bytes)	Dynamic Memory (bytes)	# Warnings	Allow Failure	Exit Status	# Board Issues	Board Issue	# Library Issues	Library Issue
2019-04-12 16:27:37	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	830	12	1	false	0	0		0	
2019-04-12 16:27:41	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	2188	212	1	false	0	0		0	
2019-04-12 16:27:46	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	630	9	3	false	0	0		0	
2019-04-12 16:27:50	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	1848	242	0	false	0	0		0	
2019-04-12 16:27:54	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	882	9	1	false	0	0		0	
2019-04-12 16:27:59	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	2134	103	1	false	0	0		0	
2019-04-12 16:28:03	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	3602	158	0	false	0	0		0	
2019-04-12 16:28:07	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	780	12	1	false	0	0		0	
2019-04-12 16:28:12	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	3408	284	4	false	0	0		0	
2019-04-12 16:28:16	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	3322	243	4	false	0	0		0	
2019-04-12 16:28:20	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	2876	56	1	false	0	0		0	
2019-04-12 16:28:24	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	2940	59	1	false	0	0		0	
2019-04-12 16:28:29	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	2830	145	1	false	0	0		0	
2019-04-12 16:28:33	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	1894	59	0	false	0	0		0	
2019-04-12 16:28:38	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	3670	149	0	false	0	0		0	
2019-04-12 16:28:42	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	1602	65	0	false	0	0		0	
2019-04-12 16:28:47	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	3056	147	0	false	0	0		0	
2019-04-12 16:28:51	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	1996	65	0	false	0	0		0	
2019-04-12 16:28:56	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	6506	133	1	false	0	0		0	
2019-04-12 16:29:00	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	1300	10	0	false	0	0		0	
2019-04-12 16:29:04	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.6.7	2090	105	0	false	0	0		0	
2019-04-12 16:29:12	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	830	12	1	false	0	0		0	
2019-04-12 16:29:16	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	2188	212	1	false	0	0		0	
2019-04-12 16:29:21	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	630	9	3	false	0	0		0	
2019-04-12 16:29:26	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	1848	242	0	false	0	0		0	
2019-04-12 16:29:30	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	882	9	1	false	0	0		0	
2019-04-12 16:29:35	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	2134	103	1	false	0	0		0	
2019-04-12 16:29:39	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	3602	158	0	false	0	0		0	
2019-04-12 16:29:44	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	780	12	1	false	0	0		0	
2019-04-12 16:29:49	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	3408	284	4	false	0	0		0	
2019-04-12 16:29:54	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	3322	243	4	false	0	0		0	
2019-04-12 16:29:58	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	2876	56	1	false	0	0		0	
2019-04-12 16:30:03	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	2940	59	1	false	0	0		0	
2019-04-12 16:30:08	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	2830	145	1	false	0	0		0	
2019-04-12 16:30:13	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	1894	59	0	false	0	0		0	
2019-04-12 16:30:18	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	3670	149	0	false	0	0		0	
2019-04-12 16:30:22	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	1602	65	0	false	0	0		0	
2019-04-12 16:30:27	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	3056	147	0	false	0	0		0	
2019-04-12 16:30:32	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	1996	65	0	false	0	0		0	
2019-04-12 16:30:37	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	6506	133	1	false	0	0		0	
2019-04-12 16:30:42	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	1300	10	0	false	0	0		0	
2019-04-12 16:30:46	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.6.9	2090	105	0	false	0	0		0	
2019-04-12 16:30:54	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	818	12	1	false	0	0		0	
2019-04-12 16:30:59	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	2156	212	1	false	0	0		0	
2019-04-12 16:31:03	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	628	9	3	false	0	0		0	
2019-04-12 16:31:08	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	1832	242	0	false	0	0		0	
2019-04-12 16:31:13	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	876	9	1	false	0	0		0	
2019-04-12 16:31:18	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	2094	103	1	false	0	0		0	
2019-04-12 16:31:23	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	3626	158	0	false	0	0		0	
2019-04-12 16:31:27	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	768	12	1	false	0	0		0	
2019-04-12 16:31:32	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	3374	284	4	false	0	0		0	
2019-04-12 16:31:37	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	3288	243	4	false	0	0		0	
2019-04-12 16:31:42	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	2854	56	1	false	0	0		0	
2019-04-12 16:31:47	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	2916	59	1	false	0	0		0	
2019-04-12 16:31:52	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	2794	145	1	false	0	0		0	
2019-04-12 16:31:57	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	1872	59	0	false	0	0		0	
2019-04-12 16:32:02	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	3622	149	0	false	0	0		0	
2019-04-12 16:32:07	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	1578	65	0	false	0	0		0	
2019-04-12 16:32:12	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	3018	147	0	false	0	0		0	
2019-04-12 16:32:17	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	1972	65	0	false	0	0		0	
2019-04-12 16:32:22	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	6520	133	1	false	0	0		0	
2019-04-12 16:32:27	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	1284	10	0	false	0	0		0	
2019-04-12 16:32:31	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.6.13	2050	105	0	false	0	0		0	
2019-04-12 16:32:37	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	818	12	1	false	0	0		0	
2019-04-12 16:32:40	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	2150	206	1	false	0	0		0	
2019-04-12 16:32:44	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	628	9	3	false	0	0		0	
2019-04-12 16:32:47	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	1826	236	0	false	0	0		0	
2019-04-12 16:32:50	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	876	9	1	false	0	0		0	
2019-04-12 16:32:54	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	2088	97	1	false	0	0		0	
2019-04-12 16:32:57	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	3620	152	0	false	0	0		0	
2019-04-12 16:33:00	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	768	12	1	false	0	0		0	
2019-04-12 16:33:03	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	3368	278	4	false	0	0		0	
2019-04-12 16:33:07	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	3282	237	4	false	0	0		0	
2019-04-12 16:33:10	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	2850	52	1	false	0	0		0	
2019-04-12 16:33:13	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	2912	55	1	false	0	0		0	
2019-04-12 16:33:16	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	2788	139	1	false	0	0		0	
2019-04-12 16:33:20	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	1872	59	0	false	0	0		0	
2019-04-12 16:33:23	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	3616	143	0	false	0	0		0	
2019-04-12 16:33:27	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	1578	65	0	false	0	0		0	
2019-04-12 16:33:30	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	3012	141	0	false	0	0		0	
2019-04-12 16:33:33	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	1972	65	0	false	0	0		0	
2019-04-12 16:33:37	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	6520	133	1	false	0	0		0	
2019-04-12 16:33:40	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	1284	10	0	false	0	0		0	
2019-04-12 16:33:43	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.8.5	2044	99	0	false	0	0		0	
2019-04-12 16:33:49	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	818	12	1	false	0	0		0	
2019-04-12 16:33:52	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	2152	206	1	false	0	0		0	
2019-04-12 16:33:55	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	616	9	3	false	0	0		0	
2019-04-12 16:33:58	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	1802	236	0	false	0	0		0	
2019-04-12 16:34:00	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	864	9	1	false	0	0		0	
2019-04-12 16:34:03	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	2088	97	1	false	0	0		0	
2019-04-12 16:34:06	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	3634	152	0	false	0	0		0	
2019-04-12 16:34:09	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	768	12	1	false	0	0		0	
2019-04-12 16:34:12	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	3348	278	4	false	0	0		0	
2019-04-12 16:34:15	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	3262	237	4	false	0	0		0	
2019-04-12 16:34:18	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	2630	52	1	false	0	0		0	
2019-04-12 16:34:21	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	2692	55	1	false	0	0		0	
2019-04-12 16:34:24	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	2778	139	1	false	0	0		0	
2019-04-12 16:34:27	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	1872	59	0	false	0	0		0	
2019-04-12 16:34:30	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	3620	143	0	false	0	0		0	
2019-04-12 16:34:33	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	1564	65	0	false	0	0		0	
2019-04-12 16:34:36	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	3012	141	0	false	0	0		0	
2019-04-12 16:34:40	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	1972	65	0	false	0	0		0	
2019-04-12 16:34:42	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	6476	133	1	false	0	0		0	
2019-04-12 16:34:45	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	1272	10	0	false	0	0		0	
2019-04-12 16:34:48	44	44.70	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304837	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attinyx7:LTO=disable,chip=167,clock=184external,eesave=aenable,bod=1v8,pinmapping=new	1.8.9	2048	99	0	false	0	0		0	
