{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669446378178 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669446378178 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 26 12:36:18 2022 " "Processing started: Sat Nov 26 12:36:18 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669446378178 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669446378178 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clock_project -c clock_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off clock_project -c clock_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669446378178 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669446378886 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669446378886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digi_clock/digi_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /digi_clock/digi_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DIGI_CLOCK-FUNC " "Found design unit 1: DIGI_CLOCK-FUNC" {  } { { "../digi_clock/DIGI_CLOCK.vhd" "" { Text "E:/digi_clock/DIGI_CLOCK.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669446388520 ""} { "Info" "ISGN_ENTITY_NAME" "1 DIGI_CLOCK " "Found entity 1: DIGI_CLOCK" {  } { { "../digi_clock/DIGI_CLOCK.vhd" "" { Text "E:/digi_clock/DIGI_CLOCK.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669446388520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669446388520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/xor_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /xor_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xor_2-structure " "Found design unit 1: xor_2-structure" {  } { { "../xor_2.vhd" "" { Text "E:/xor_2.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669446388520 ""} { "Info" "ISGN_ENTITY_NAME" "1 xor_2 " "Found entity 1: xor_2" {  } { { "../xor_2.vhd" "" { Text "E:/xor_2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669446388520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669446388520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/and_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /and_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND_2-Functionality " "Found design unit 1: AND_2-Functionality" {  } { { "../AND_2.vhd" "" { Text "E:/AND_2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669446388520 ""} { "Info" "ISGN_ENTITY_NAME" "1 AND_2 " "Found entity 1: AND_2" {  } { { "../AND_2.vhd" "" { Text "E:/AND_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669446388520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669446388520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLOCK-FUNCTIONALITY " "Found design unit 1: CLOCK-FUNCTIONALITY" {  } { { "CLOCK.vhd" "" { Text "E:/clock/CLOCK.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669446388520 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLOCK " "Found entity 1: CLOCK" {  } { { "CLOCK.vhd" "" { Text "E:/clock/CLOCK.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669446388520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669446388520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ee_232.vhd 1 0 " "Found 1 design units, including 0 entities, in source file ee_232.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EE_232 " "Found design unit 1: EE_232" {  } { { "EE_232.vhd" "" { Text "E:/clock/EE_232.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669446388520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669446388520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OR_2-FUNCTIONALITY " "Found design unit 1: OR_2-FUNCTIONALITY" {  } { { "OR_2.vhd" "" { Text "E:/clock/OR_2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669446388520 ""} { "Info" "ISGN_ENTITY_NAME" "1 OR_2 " "Found entity 1: OR_2" {  } { { "OR_2.vhd" "" { Text "E:/clock/OR_2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669446388520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669446388520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file not_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NOT_1-FUNCTIONALITY " "Found design unit 1: NOT_1-FUNCTIONALITY" {  } { { "NOT_1.vhd" "" { Text "E:/clock/NOT_1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669446388520 ""} { "Info" "ISGN_ENTITY_NAME" "1 NOT_1 " "Found entity 1: NOT_1" {  } { { "NOT_1.vhd" "" { Text "E:/clock/NOT_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669446388520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669446388520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_ff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_FF-FUNCTIONALITY " "Found design unit 1: D_FF-FUNCTIONALITY" {  } { { "D_FF.vhd" "" { Text "E:/clock/D_FF.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669446388520 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "D_FF.vhd" "" { Text "E:/clock/D_FF.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669446388520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669446388520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX_2X1-FUNCTIONALITY " "Found design unit 1: MUX_2X1-FUNCTIONALITY" {  } { { "MUX_2X1.vhd" "" { Text "E:/clock/MUX_2X1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669446388520 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX_2X1 " "Found entity 1: MUX_2X1" {  } { { "MUX_2X1.vhd" "" { Text "E:/clock/MUX_2X1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669446388520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669446388520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_sync_mod12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_sync_mod12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COUNTER_SYNC_MOD12-FUNCTIONALITY " "Found design unit 1: COUNTER_SYNC_MOD12-FUNCTIONALITY" {  } { { "COUNTER_SYNC_MOD12.vhd" "" { Text "E:/clock/COUNTER_SYNC_MOD12.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669446388535 ""} { "Info" "ISGN_ENTITY_NAME" "1 COUNTER_SYNC_MOD12 " "Found entity 1: COUNTER_SYNC_MOD12" {  } { { "COUNTER_SYNC_MOD12.vhd" "" { Text "E:/clock/COUNTER_SYNC_MOD12.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669446388535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669446388535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_sync_mod10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_sync_mod10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COUNTER_SYNC_MOD10-FUNCTIONALITY " "Found design unit 1: COUNTER_SYNC_MOD10-FUNCTIONALITY" {  } { { "COUNTER_SYNC_MOD10.vhd" "" { Text "E:/clock/COUNTER_SYNC_MOD10.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669446388535 ""} { "Info" "ISGN_ENTITY_NAME" "1 COUNTER_SYNC_MOD10 " "Found entity 1: COUNTER_SYNC_MOD10" {  } { { "COUNTER_SYNC_MOD10.vhd" "" { Text "E:/clock/COUNTER_SYNC_MOD10.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669446388535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669446388535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_sync_mod6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_sync_mod6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COUNTER_SYNC_MOD6-FUNCTIONALITY " "Found design unit 1: COUNTER_SYNC_MOD6-FUNCTIONALITY" {  } { { "COUNTER_SYNC_MOD6.vhd" "" { Text "E:/clock/COUNTER_SYNC_MOD6.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669446388535 ""} { "Info" "ISGN_ENTITY_NAME" "1 COUNTER_SYNC_MOD6 " "Found entity 1: COUNTER_SYNC_MOD6" {  } { { "COUNTER_SYNC_MOD6.vhd" "" { Text "E:/clock/COUNTER_SYNC_MOD6.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669446388535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669446388535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_dvd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_dvd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLK_DVD-FUNCTIONALITY " "Found design unit 1: CLK_DVD-FUNCTIONALITY" {  } { { "CLK_DVD.vhd" "" { Text "E:/clock/CLK_DVD.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669446388535 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLK_DVD " "Found entity 1: CLK_DVD" {  } { { "CLK_DVD.vhd" "" { Text "E:/clock/CLK_DVD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669446388535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669446388535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd2ssd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd2ssd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD2SSD-FUNCTIONALITY " "Found design unit 1: BCD2SSD-FUNCTIONALITY" {  } { { "BCD2SSD.vhd" "" { Text "E:/clock/BCD2SSD.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669446388535 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD2SSD " "Found entity 1: BCD2SSD" {  } { { "BCD2SSD.vhd" "" { Text "E:/clock/BCD2SSD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669446388535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669446388535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_sync_new.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter_sync_new.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 couNTER_SYNC_new-structure " "Found design unit 1: couNTER_SYNC_new-structure" {  } { { "COUNTER_SYNC_NEW.vhd" "" { Text "E:/clock/COUNTER_SYNC_NEW.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669446388535 ""} { "Info" "ISGN_ENTITY_NAME" "1 COUNTER_SYNC_new " "Found entity 1: COUNTER_SYNC_new" {  } { { "COUNTER_SYNC_NEW.vhd" "" { Text "E:/clock/COUNTER_SYNC_NEW.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669446388535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669446388535 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_COMPILED_IN_LIBRARY" "EE232 work DIGI_CLOCK.vhd(3) " "VHDL Use Clause error at DIGI_CLOCK.vhd(3): design library \"work\" does not contain primary unit \"EE232\". Verify that the primary unit exists in the library and has been successfully compiled." {  } { { "../digi_clock/DIGI_CLOCK.vhd" "" { Text "E:/digi_clock/DIGI_CLOCK.vhd" 3 0 0 } }  } 0 10481 "VHDL Use Clause error at %3!s!: design library \"%2!s!\" does not contain primary unit \"%1!s!\". Verify that the primary unit exists in the library and has been successfully compiled." 0 0 "Analysis & Synthesis" 0 -1 1669446388584 ""}
{ "Error" "EVRFX_VHDL_2031_UNCONVERTED" "DIGI_CLOCK.vhd(3) " "VHDL error at DIGI_CLOCK.vhd(3): selected name in use clause is not an expanded name" {  } { { "../digi_clock/DIGI_CLOCK.vhd" "" { Text "E:/digi_clock/DIGI_CLOCK.vhd" 3 0 0 } }  } 0 10800 "VHDL error at %1!s!: selected name in use clause is not an expanded name" 0 0 "Analysis & Synthesis" 0 -1 1669446388584 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669446388773 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Nov 26 12:36:28 2022 " "Processing ended: Sat Nov 26 12:36:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669446388773 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669446388773 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669446388773 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669446388773 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669446389448 ""}
