Warning (10268): Verilog HDL information at top_cube.sv(99): always construct contains both blocking and non-blocking assignments File: H:/code/fpga/vga_cube/top_cube.sv Line: 99
