{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1574899526218 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 32-bit " "Running Quartus II 32-bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1574899526222 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 27 19:05:26 2019 " "Processing started: Wed Nov 27 19:05:26 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1574899526222 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1574899526222 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --generate_functional_sim_netlist lt2 -c lt2 " "Command: quartus_map --generate_functional_sim_netlist lt2 -c lt2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1574899526223 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1574899526545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lt2.v 1 1 " "Found 1 design units, including 1 entities, in source file lt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 lt2 " "Found entity 1: lt2" {  } { { "lt2.v" "" { Text "/eecs/home/howden2/3201/labtest/labtest2pract/lt2.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1574899526616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1574899526616 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D d ffandregisters.v(94) " "Verilog HDL Declaration information at ffandregisters.v(94): object \"D\" differs only in case from object \"d\" in the same scope" {  } { { "ffandregisters.v" "" { Text "/eecs/home/howden2/3201/labtest/labtest2pract/ffandregisters.v" 94 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1574899526625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffandregisters.v 15 15 " "Found 15 design units, including 15 entities, in source file ffandregisters.v" { { "Info" "ISGN_ENTITY_NAME" "1 gatedSRlatch " "Found entity 1: gatedSRlatch" {  } { { "ffandregisters.v" "" { Text "/eecs/home/howden2/3201/labtest/labtest2pract/ffandregisters.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1574899526627 ""} { "Info" "ISGN_ENTITY_NAME" "2 ddlatch " "Found entity 2: ddlatch" {  } { { "ffandregisters.v" "" { Text "/eecs/home/howden2/3201/labtest/labtest2pract/ffandregisters.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1574899526627 ""} { "Info" "ISGN_ENTITY_NAME" "3 PosEmsff " "Found entity 3: PosEmsff" {  } { { "ffandregisters.v" "" { Text "/eecs/home/howden2/3201/labtest/labtest2pract/ffandregisters.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1574899526627 ""} { "Info" "ISGN_ENTITY_NAME" "4 MyTff " "Found entity 4: MyTff" {  } { { "ffandregisters.v" "" { Text "/eecs/home/howden2/3201/labtest/labtest2pract/ffandregisters.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1574899526627 ""} { "Info" "ISGN_ENTITY_NAME" "5 PosEff " "Found entity 5: PosEff" {  } { { "ffandregisters.v" "" { Text "/eecs/home/howden2/3201/labtest/labtest2pract/ffandregisters.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1574899526627 ""} { "Info" "ISGN_ENTITY_NAME" "6 myRegN " "Found entity 6: myRegN" {  } { { "ffandregisters.v" "" { Text "/eecs/home/howden2/3201/labtest/labtest2pract/ffandregisters.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1574899526627 ""} { "Info" "ISGN_ENTITY_NAME" "7 muxdff " "Found entity 7: muxdff" {  } { { "ffandregisters.v" "" { Text "/eecs/home/howden2/3201/labtest/labtest2pract/ffandregisters.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1574899526627 ""} { "Info" "ISGN_ENTITY_NAME" "8 myShiftReg " "Found entity 8: myShiftReg" {  } { { "ffandregisters.v" "" { Text "/eecs/home/howden2/3201/labtest/labtest2pract/ffandregisters.v" 108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1574899526627 ""} { "Info" "ISGN_ENTITY_NAME" "9 myShiftParLoadReg " "Found entity 9: myShiftParLoadReg" {  } { { "ffandregisters.v" "" { Text "/eecs/home/howden2/3201/labtest/labtest2pract/ffandregisters.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1574899526627 ""} { "Info" "ISGN_ENTITY_NAME" "10 upCounter " "Found entity 10: upCounter" {  } { { "ffandregisters.v" "" { Text "/eecs/home/howden2/3201/labtest/labtest2pract/ffandregisters.v" 157 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1574899526627 ""} { "Info" "ISGN_ENTITY_NAME" "11 updownCounter " "Found entity 11: updownCounter" {  } { { "ffandregisters.v" "" { Text "/eecs/home/howden2/3201/labtest/labtest2pract/ffandregisters.v" 173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1574899526627 ""} { "Info" "ISGN_ENTITY_NAME" "12 AsyncCounter " "Found entity 12: AsyncCounter" {  } { { "ffandregisters.v" "" { Text "/eecs/home/howden2/3201/labtest/labtest2pract/ffandregisters.v" 187 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1574899526627 ""} { "Info" "ISGN_ENTITY_NAME" "13 SyncCounter " "Found entity 13: SyncCounter" {  } { { "ffandregisters.v" "" { Text "/eecs/home/howden2/3201/labtest/labtest2pract/ffandregisters.v" 208 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1574899526627 ""} { "Info" "ISGN_ENTITY_NAME" "14 SyncDCounter " "Found entity 14: SyncDCounter" {  } { { "ffandregisters.v" "" { Text "/eecs/home/howden2/3201/labtest/labtest2pract/ffandregisters.v" 230 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1574899526627 ""} { "Info" "ISGN_ENTITY_NAME" "15 SyncDLoadCounter " "Found entity 15: SyncDLoadCounter" {  } { { "ffandregisters.v" "" { Text "/eecs/home/howden2/3201/labtest/labtest2pract/ffandregisters.v" 252 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1574899526627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1574899526627 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "_ ffandregisters.v(244) " "Verilog HDL Implicit Net warning at ffandregisters.v(244): created implicit net for \"_\"" {  } { { "ffandregisters.v" "" { Text "/eecs/home/howden2/3201/labtest/labtest2pract/ffandregisters.v" 244 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1574899526628 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "_ ffandregisters.v(267) " "Verilog HDL Implicit Net warning at ffandregisters.v(267): created implicit net for \"_\"" {  } { { "ffandregisters.v" "" { Text "/eecs/home/howden2/3201/labtest/labtest2pract/ffandregisters.v" 267 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1574899526628 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lt2 " "Elaborating entity \"lt2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1574899526673 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17..8\] lt2.v(8) " "Output port \"LEDR\[17..8\]\" at lt2.v(8) has no driver" {  } { { "lt2.v" "" { Text "/eecs/home/howden2/3201/labtest/labtest2pract/lt2.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1574899526675 "|lt2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG lt2.v(9) " "Output port \"LEDG\" at lt2.v(9) has no driver" {  } { { "lt2.v" "" { Text "/eecs/home/howden2/3201/labtest/labtest2pract/lt2.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1574899526676 "|lt2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 lt2.v(10) " "Output port \"HEX7\" at lt2.v(10) has no driver" {  } { { "lt2.v" "" { Text "/eecs/home/howden2/3201/labtest/labtest2pract/lt2.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1574899526676 "|lt2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 lt2.v(10) " "Output port \"HEX6\" at lt2.v(10) has no driver" {  } { { "lt2.v" "" { Text "/eecs/home/howden2/3201/labtest/labtest2pract/lt2.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1574899526676 "|lt2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 lt2.v(10) " "Output port \"HEX5\" at lt2.v(10) has no driver" {  } { { "lt2.v" "" { Text "/eecs/home/howden2/3201/labtest/labtest2pract/lt2.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1574899526676 "|lt2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 lt2.v(10) " "Output port \"HEX4\" at lt2.v(10) has no driver" {  } { { "lt2.v" "" { Text "/eecs/home/howden2/3201/labtest/labtest2pract/lt2.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1574899526676 "|lt2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 lt2.v(10) " "Output port \"HEX3\" at lt2.v(10) has no driver" {  } { { "lt2.v" "" { Text "/eecs/home/howden2/3201/labtest/labtest2pract/lt2.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1574899526676 "|lt2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 lt2.v(10) " "Output port \"HEX2\" at lt2.v(10) has no driver" {  } { { "lt2.v" "" { Text "/eecs/home/howden2/3201/labtest/labtest2pract/lt2.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1574899526676 "|lt2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 lt2.v(10) " "Output port \"HEX1\" at lt2.v(10) has no driver" {  } { { "lt2.v" "" { Text "/eecs/home/howden2/3201/labtest/labtest2pract/lt2.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1574899526676 "|lt2"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 lt2.v(11) " "Output port \"HEX0\" at lt2.v(11) has no driver" {  } { { "lt2.v" "" { Text "/eecs/home/howden2/3201/labtest/labtest2pract/lt2.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1574899526677 "|lt2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SyncDLoadCounter SyncDLoadCounter:mycc " "Elaborating entity \"SyncDLoadCounter\" for hierarchy \"SyncDLoadCounter:mycc\"" {  } { { "lt2.v" "mycc" { Text "/eecs/home/howden2/3201/labtest/labtest2pract/lt2.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1574899526686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PosEmsff SyncDLoadCounter:mycc\|PosEmsff:myDffSyncCount\[0\].mydff " "Elaborating entity \"PosEmsff\" for hierarchy \"SyncDLoadCounter:mycc\|PosEmsff:myDffSyncCount\[0\].mydff\"" {  } { { "ffandregisters.v" "myDffSyncCount\[0\].mydff" { Text "/eecs/home/howden2/3201/labtest/labtest2pract/ffandregisters.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1574899526694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddlatch SyncDLoadCounter:mycc\|PosEmsff:myDffSyncCount\[0\].mydff\|ddlatch:master " "Elaborating entity \"ddlatch\" for hierarchy \"SyncDLoadCounter:mycc\|PosEmsff:myDffSyncCount\[0\].mydff\|ddlatch:master\"" {  } { { "ffandregisters.v" "master" { Text "/eecs/home/howden2/3201/labtest/labtest2pract/ffandregisters.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1574899526700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gatedSRlatch SyncDLoadCounter:mycc\|PosEmsff:myDffSyncCount\[0\].mydff\|ddlatch:master\|gatedSRlatch:lat " "Elaborating entity \"gatedSRlatch\" for hierarchy \"SyncDLoadCounter:mycc\|PosEmsff:myDffSyncCount\[0\].mydff\|ddlatch:master\|gatedSRlatch:lat\"" {  } { { "ffandregisters.v" "lat" { Text "/eecs/home/howden2/3201/labtest/labtest2pract/ffandregisters.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1574899526705 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "s ffandregisters.v(13) " "Verilog HDL Always Construct warning at ffandregisters.v(13): variable \"s\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ffandregisters.v" "" { Text "/eecs/home/howden2/3201/labtest/labtest2pract/ffandregisters.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1574899526706 "|lt2|SyncDLoadCounter:mycc|PosEmsff:myDffSyncCount[0].mydff|ddlatch:master|gatedSRlatch:lat"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r ffandregisters.v(15) " "Verilog HDL Always Construct warning at ffandregisters.v(15): variable \"r\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ffandregisters.v" "" { Text "/eecs/home/howden2/3201/labtest/labtest2pract/ffandregisters.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1 1574899526706 "|lt2|SyncDLoadCounter:mycc|PosEmsff:myDffSyncCount[0].mydff|ddlatch:master|gatedSRlatch:lat"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q ffandregisters.v(6) " "Verilog HDL Always Construct warning at ffandregisters.v(6): inferring latch(es) for variable \"q\", which holds its previous value in one or more paths through the always construct" {  } { { "ffandregisters.v" "" { Text "/eecs/home/howden2/3201/labtest/labtest2pract/ffandregisters.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1574899526706 "|lt2|SyncDLoadCounter:mycc|PosEmsff:myDffSyncCount[0].mydff|ddlatch:master|gatedSRlatch:lat"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "qb ffandregisters.v(6) " "Verilog HDL Always Construct warning at ffandregisters.v(6): inferring latch(es) for variable \"qb\", which holds its previous value in one or more paths through the always construct" {  } { { "ffandregisters.v" "" { Text "/eecs/home/howden2/3201/labtest/labtest2pract/ffandregisters.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1574899526707 "|lt2|SyncDLoadCounter:mycc|PosEmsff:myDffSyncCount[0].mydff|ddlatch:master|gatedSRlatch:lat"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "qb ffandregisters.v(10) " "Inferred latch for \"qb\" at ffandregisters.v(10)" {  } { { "ffandregisters.v" "" { Text "/eecs/home/howden2/3201/labtest/labtest2pract/ffandregisters.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1574899526707 "|lt2|SyncDLoadCounter:mycc|PosEmsff:myDffSyncCount[0].mydff|ddlatch:master|gatedSRlatch:lat"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q ffandregisters.v(10) " "Inferred latch for \"q\" at ffandregisters.v(10)" {  } { { "ffandregisters.v" "" { Text "/eecs/home/howden2/3201/labtest/labtest2pract/ffandregisters.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1574899526707 "|lt2|SyncDLoadCounter:mycc|PosEmsff:myDffSyncCount[0].mydff|ddlatch:master|gatedSRlatch:lat"}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 16 s Quartus II 32-bit " "Quartus II 32-bit Functional Simulation Netlist Generation was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "330 " "Peak virtual memory: 330 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1574899526958 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 27 19:05:26 2019 " "Processing ended: Wed Nov 27 19:05:26 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1574899526958 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1574899526958 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1574899526958 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1574899526958 ""}
