#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Mar 30 12:47:43 2022
# Process ID: 7724
# Current directory: Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5348 Z:\FPGA\project\triad_finder\tom\Vivado\wav_fft\wav_fft.xpr
# Log file: Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/vivado.log
# Journal file: Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft\vivado.jou
#-----------------------------------------------------------
start_gui
open_project Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.xpr
update_compile_order -fileset sources_1
open_bd_design {Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.srcs/sources_1/bd/fft_bd/fft_bd.bd}
set_property  ip_repo_paths  Z:/FPGA/project/triad_finder/tom/HLS [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:hls_real2xfft:1.0 hls_real2xfft_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:hls_xfft2real:1.0 hls_xfft2real_0
endgroup
connect_bd_intf_net [get_bd_intf_pins xfft_0/M_AXIS_DATA] [get_bd_intf_pins hls_xfft2real_0/din]
connect_bd_intf_net [get_bd_intf_pins xfft_0/S_AXIS_DATA] [get_bd_intf_pins hls_real2xfft_0/dout]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins hls_real2xfft_0/din_V_V]
endgroup
set_property name real2xfft_din [get_bd_intf_ports din_V_V_0]
delete_bd_objs [get_bd_intf_nets hls_real2xfft_0_dout]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins hls_real2xfft_0/dout]
endgroup
undo
undo
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins hls_xfft2real_0/dout_V]
endgroup
set_property name xfft2real_dout [get_bd_intf_ports dout_V_0]
startgroup
make_bd_pins_external  [get_bd_pins xfft_0/aclk]
endgroup
startgroup
set_property -dict [list CONFIG.aresetn {true}] [get_bd_cells xfft_0]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins xfft_0/aresetn]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins hls_xfft2real_0/ap_start]
connect_bd_net [get_bd_pins hls_real2xfft_0/ap_start] [get_bd_pins xlconstant_0/dout]
regenerate_bd_layout
connect_bd_net [get_bd_ports aclk_0] [get_bd_pins hls_real2xfft_0/ap_clk]
connect_bd_net [get_bd_ports aclk_0] [get_bd_pins hls_xfft2real_0/ap_clk]
connect_bd_net [get_bd_ports aresetn_0] [get_bd_pins hls_xfft2real_0/ap_rst_n]
connect_bd_net [get_bd_ports aresetn_0] [get_bd_pins hls_real2xfft_0/ap_rst_n]
regenerate_bd_layout
validate_bd_design
save_bd_design
generate_target all [get_files  Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.srcs/sources_1/bd/fft_bd/fft_bd.bd]
catch { config_ip_cache -export [get_ips -all fft_bd_xfft_0_0] }
catch { config_ip_cache -export [get_ips -all fft_bd_hls_real2xfft_0_0] }
catch { config_ip_cache -export [get_ips -all fft_bd_hls_xfft2real_0_0] }
export_ip_user_files -of_objects [get_files Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.srcs/sources_1/bd/fft_bd/fft_bd.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.srcs/sources_1/bd/fft_bd/fft_bd.bd]
launch_runs fft_bd_xfft_0_0_synth_1 fft_bd_hls_real2xfft_0_0_synth_1 fft_bd_hls_xfft2real_0_0_synth_1 -jobs 2
wait_on_run fft_bd_xfft_0_0_synth_1
wait_on_run fft_bd_hls_real2xfft_0_0_synth_1
wait_on_run fft_bd_hls_xfft2real_0_0_synth_1
export_simulation -of_objects [get_files Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.srcs/sources_1/bd/fft_bd/fft_bd.bd] -directory Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.ip_user_files/sim_scripts -ip_user_files_dir Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.ip_user_files -ipstatic_source_dir Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.ip_user_files/ipstatic -lib_map_path [list {modelsim=Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.cache/compile_simlib/modelsim} {questa=Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.cache/compile_simlib/questa} {riviera=Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.cache/compile_simlib/riviera} {activehdl=Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse Z:/FPGA/project/triad_finder/tom/HLS/verilog_tb/realfft_rtl_tb.v
launch_simulation
make_wrapper -files [get_files Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.srcs/sources_1/bd/fft_bd/fft_bd.bd] -top
add_files -norecurse Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.srcs/sources_1/bd/fft_bd/hdl/fft_bd_wrapper.v
launch_simulation
launch_simulation
set_property name aresetn [get_bd_ports aresetn_0]
set_property name aclk [get_bd_ports aclk_0]
validate_bd_design
save_bd_design
generate_target Simulation [get_files Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.srcs/sources_1/bd/fft_bd/fft_bd.bd]
export_ip_user_files -of_objects [get_files Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.srcs/sources_1/bd/fft_bd/fft_bd.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.srcs/sources_1/bd/fft_bd/fft_bd.bd] -directory Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.ip_user_files/sim_scripts -ip_user_files_dir Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.ip_user_files -ipstatic_source_dir Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.ip_user_files/ipstatic -lib_map_path [list {modelsim=Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.cache/compile_simlib/modelsim} {questa=Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.cache/compile_simlib/questa} {riviera=Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.cache/compile_simlib/riviera} {activehdl=Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source realfft_rtl_tb.tcl
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
copy_run -name synth_1_copy_1 [get_runs synth_1] 
set_property board_part tul.com.tw:pynq-z2:part0:1.0 [current_project]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
open_bd_design {Z:/FPGA/project/triad_finder/tom/Vivado/wav_fft/wav_fft.srcs/sources_1/bd/fft_bd/fft_bd.bd}
validate_bd_design -force
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
set_property -dict [list CONFIG.PCW_USE_S_AXI_GP0 {1}] [get_bd_cells processing_system7_0]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0
endgroup
set_property location {5 1400 -129} [get_bd_cells processing_system7_0]
set_property location {4 1354 -86} [get_bd_cells processing_system7_0]
set_property location {2 791 -94} [get_bd_cells axi_dma_0]
set_property location {2 1156 -172} [get_bd_cells axi_dma_0]
regenerate_bd_layout
save_bd_design
