<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file blink_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-12F
Package:     CABGA381
Performance: 6
Loading device for application trce from file 'sa5p25.nph' in environment: C:/lscc/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 55.1.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.13.0.56.2</big></U></B>
Tue Jul 16 00:38:37 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o Blink_impl1.twr -gui -msgset C:/Users/Borna/Documents/Projects/FPGA/Blink/promote.xml Blink_impl1.ncd Blink_impl1.prf 
Design file:     blink_impl1.ncd
Preference file: blink_impl1.prf
Device,speed:    LFE5U-12F,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "pllOutClock" 336.000000 MHz (0 errors)</A></LI>            22 items scored, 0 timing errors detected.
Report:  422.119MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_1' Target='right'>FREQUENCY NET "buf_CLKI" 48.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "pllOutClock" 336.000000 MHz ;
            22 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.607ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myParallelToLvds/bitCounter_11__i0  (from pllOutClock +)
   Destination:    FF         Data in        myParallelToLvds/bitCounter_11__i3  (to pllOutClock +)
                   FF                        myParallelToLvds/bitCounter_11__i2

   Delay:               1.948ns  (38.8% logic, 61.2% route), 2 logic levels.

 Constraint Details:

      1.948ns physical path delay myParallelToLvds/SLICE_1 to myParallelToLvds/SLICE_2 meets
      2.976ns delay constraint less
      0.000ns skew and
      0.421ns LSR_SET requirement (totaling 2.555ns) by 0.607ns

 Physical Path Details:

      Data path myParallelToLvds/SLICE_1 to myParallelToLvds/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522     R3C24C.CLK to      R3C24C.Q0 myParallelToLvds/SLICE_1 (from pllOutClock)
ROUTE         8     0.819      R3C24C.Q0 to      R3C24B.A1 myParallelToLvds/bitCounter_0
CTOF_DEL    ---     0.234      R3C24B.A1 to      R3C24B.F1 myParallelToLvds/SLICE_0
ROUTE         2     0.373      R3C24B.F1 to     R3C24D.LSR myParallelToLvds/bitCounter_3__N_12 (to pllOutClock)
                  --------
                    1.948   (38.8% logic, 61.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     2.141  PLL_BL0.CLKOP to     R3C24C.CLK pllOutClock
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     2.141  PLL_BL0.CLKOP to     R3C24D.CLK pllOutClock
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.607ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myParallelToLvds/bitCounter_11__i0  (from pllOutClock +)
   Destination:    FF         Data in        myParallelToLvds/bitCounter_11__i1  (to pllOutClock +)
                   FF                        myParallelToLvds/bitCounter_11__i0

   Delay:               1.948ns  (38.8% logic, 61.2% route), 2 logic levels.

 Constraint Details:

      1.948ns physical path delay myParallelToLvds/SLICE_1 to myParallelToLvds/SLICE_1 meets
      2.976ns delay constraint less
      0.000ns skew and
      0.421ns LSR_SET requirement (totaling 2.555ns) by 0.607ns

 Physical Path Details:

      Data path myParallelToLvds/SLICE_1 to myParallelToLvds/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522     R3C24C.CLK to      R3C24C.Q0 myParallelToLvds/SLICE_1 (from pllOutClock)
ROUTE         8     0.819      R3C24C.Q0 to      R3C24B.A1 myParallelToLvds/bitCounter_0
CTOF_DEL    ---     0.234      R3C24B.A1 to      R3C24B.F1 myParallelToLvds/SLICE_0
ROUTE         2     0.373      R3C24B.F1 to     R3C24C.LSR myParallelToLvds/bitCounter_3__N_12 (to pllOutClock)
                  --------
                    1.948   (38.8% logic, 61.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     2.141  PLL_BL0.CLKOP to     R3C24C.CLK pllOutClock
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     2.141  PLL_BL0.CLKOP to     R3C24C.CLK pllOutClock
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.668ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myParallelToLvds/bitCounter_11__i3  (from pllOutClock +)
   Destination:    FF         Data in        myParallelToLvds/bitCounter_11__i3  (to pllOutClock +)
                   FF                        myParallelToLvds/bitCounter_11__i2

   Delay:               1.887ns  (39.9% logic, 60.1% route), 2 logic levels.

 Constraint Details:

      1.887ns physical path delay myParallelToLvds/SLICE_2 to myParallelToLvds/SLICE_2 meets
      2.976ns delay constraint less
      0.000ns skew and
      0.421ns LSR_SET requirement (totaling 2.555ns) by 0.668ns

 Physical Path Details:

      Data path myParallelToLvds/SLICE_2 to myParallelToLvds/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.519     R3C24D.CLK to      R3C24D.Q1 myParallelToLvds/SLICE_2 (from pllOutClock)
ROUTE         3     0.761      R3C24D.Q1 to      R3C24B.B1 myParallelToLvds/bitCounter_3
CTOF_DEL    ---     0.234      R3C24B.B1 to      R3C24B.F1 myParallelToLvds/SLICE_0
ROUTE         2     0.373      R3C24B.F1 to     R3C24D.LSR myParallelToLvds/bitCounter_3__N_12 (to pllOutClock)
                  --------
                    1.887   (39.9% logic, 60.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     2.141  PLL_BL0.CLKOP to     R3C24D.CLK pllOutClock
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     2.141  PLL_BL0.CLKOP to     R3C24D.CLK pllOutClock
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.668ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myParallelToLvds/bitCounter_11__i3  (from pllOutClock +)
   Destination:    FF         Data in        myParallelToLvds/bitCounter_11__i1  (to pllOutClock +)
                   FF                        myParallelToLvds/bitCounter_11__i0

   Delay:               1.887ns  (39.9% logic, 60.1% route), 2 logic levels.

 Constraint Details:

      1.887ns physical path delay myParallelToLvds/SLICE_2 to myParallelToLvds/SLICE_1 meets
      2.976ns delay constraint less
      0.000ns skew and
      0.421ns LSR_SET requirement (totaling 2.555ns) by 0.668ns

 Physical Path Details:

      Data path myParallelToLvds/SLICE_2 to myParallelToLvds/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.519     R3C24D.CLK to      R3C24D.Q1 myParallelToLvds/SLICE_2 (from pllOutClock)
ROUTE         3     0.761      R3C24D.Q1 to      R3C24B.B1 myParallelToLvds/bitCounter_3
CTOF_DEL    ---     0.234      R3C24B.B1 to      R3C24B.F1 myParallelToLvds/SLICE_0
ROUTE         2     0.373      R3C24B.F1 to     R3C24C.LSR myParallelToLvds/bitCounter_3__N_12 (to pllOutClock)
                  --------
                    1.887   (39.9% logic, 60.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     2.141  PLL_BL0.CLKOP to     R3C24D.CLK pllOutClock
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     2.141  PLL_BL0.CLKOP to     R3C24C.CLK pllOutClock
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.801ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myParallelToLvds/bitCounter_11__i1  (from pllOutClock +)
   Destination:    FF         Data in        myParallelToLvds/bitCounter_11__i3  (to pllOutClock +)
                   FF                        myParallelToLvds/bitCounter_11__i2

   Delay:               1.754ns  (42.9% logic, 57.1% route), 2 logic levels.

 Constraint Details:

      1.754ns physical path delay myParallelToLvds/SLICE_1 to myParallelToLvds/SLICE_2 meets
      2.976ns delay constraint less
      0.000ns skew and
      0.421ns LSR_SET requirement (totaling 2.555ns) by 0.801ns

 Physical Path Details:

      Data path myParallelToLvds/SLICE_1 to myParallelToLvds/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.519     R3C24C.CLK to      R3C24C.Q1 myParallelToLvds/SLICE_1 (from pllOutClock)
ROUTE         6     0.628      R3C24C.Q1 to      R3C24B.C1 myParallelToLvds/bitCounter_1
CTOF_DEL    ---     0.234      R3C24B.C1 to      R3C24B.F1 myParallelToLvds/SLICE_0
ROUTE         2     0.373      R3C24B.F1 to     R3C24D.LSR myParallelToLvds/bitCounter_3__N_12 (to pllOutClock)
                  --------
                    1.754   (42.9% logic, 57.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     2.141  PLL_BL0.CLKOP to     R3C24C.CLK pllOutClock
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     2.141  PLL_BL0.CLKOP to     R3C24D.CLK pllOutClock
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.801ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myParallelToLvds/bitCounter_11__i1  (from pllOutClock +)
   Destination:    FF         Data in        myParallelToLvds/bitCounter_11__i1  (to pllOutClock +)
                   FF                        myParallelToLvds/bitCounter_11__i0

   Delay:               1.754ns  (42.9% logic, 57.1% route), 2 logic levels.

 Constraint Details:

      1.754ns physical path delay myParallelToLvds/SLICE_1 to myParallelToLvds/SLICE_1 meets
      2.976ns delay constraint less
      0.000ns skew and
      0.421ns LSR_SET requirement (totaling 2.555ns) by 0.801ns

 Physical Path Details:

      Data path myParallelToLvds/SLICE_1 to myParallelToLvds/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.519     R3C24C.CLK to      R3C24C.Q1 myParallelToLvds/SLICE_1 (from pllOutClock)
ROUTE         6     0.628      R3C24C.Q1 to      R3C24B.C1 myParallelToLvds/bitCounter_1
CTOF_DEL    ---     0.234      R3C24B.C1 to      R3C24B.F1 myParallelToLvds/SLICE_0
ROUTE         2     0.373      R3C24B.F1 to     R3C24C.LSR myParallelToLvds/bitCounter_3__N_12 (to pllOutClock)
                  --------
                    1.754   (42.9% logic, 57.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     2.141  PLL_BL0.CLKOP to     R3C24C.CLK pllOutClock
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     2.141  PLL_BL0.CLKOP to     R3C24C.CLK pllOutClock
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.945ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myParallelToLvds/bitCounter_11__i2  (from pllOutClock +)
   Destination:    FF         Data in        myParallelToLvds/bitCounter_11__i3  (to pllOutClock +)
                   FF                        myParallelToLvds/bitCounter_11__i2

   Delay:               1.610ns  (47.0% logic, 53.0% route), 2 logic levels.

 Constraint Details:

      1.610ns physical path delay myParallelToLvds/SLICE_2 to myParallelToLvds/SLICE_2 meets
      2.976ns delay constraint less
      0.000ns skew and
      0.421ns LSR_SET requirement (totaling 2.555ns) by 0.945ns

 Physical Path Details:

      Data path myParallelToLvds/SLICE_2 to myParallelToLvds/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522     R3C24D.CLK to      R3C24D.Q0 myParallelToLvds/SLICE_2 (from pllOutClock)
ROUTE         6     0.481      R3C24D.Q0 to      R3C24B.D1 myParallelToLvds/bitCounter_2
CTOF_DEL    ---     0.234      R3C24B.D1 to      R3C24B.F1 myParallelToLvds/SLICE_0
ROUTE         2     0.373      R3C24B.F1 to     R3C24D.LSR myParallelToLvds/bitCounter_3__N_12 (to pllOutClock)
                  --------
                    1.610   (47.0% logic, 53.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     2.141  PLL_BL0.CLKOP to     R3C24D.CLK pllOutClock
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     2.141  PLL_BL0.CLKOP to     R3C24D.CLK pllOutClock
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.945ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myParallelToLvds/bitCounter_11__i2  (from pllOutClock +)
   Destination:    FF         Data in        myParallelToLvds/bitCounter_11__i1  (to pllOutClock +)
                   FF                        myParallelToLvds/bitCounter_11__i0

   Delay:               1.610ns  (47.0% logic, 53.0% route), 2 logic levels.

 Constraint Details:

      1.610ns physical path delay myParallelToLvds/SLICE_2 to myParallelToLvds/SLICE_1 meets
      2.976ns delay constraint less
      0.000ns skew and
      0.421ns LSR_SET requirement (totaling 2.555ns) by 0.945ns

 Physical Path Details:

      Data path myParallelToLvds/SLICE_2 to myParallelToLvds/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522     R3C24D.CLK to      R3C24D.Q0 myParallelToLvds/SLICE_2 (from pllOutClock)
ROUTE         6     0.481      R3C24D.Q0 to      R3C24B.D1 myParallelToLvds/bitCounter_2
CTOF_DEL    ---     0.234      R3C24B.D1 to      R3C24B.F1 myParallelToLvds/SLICE_0
ROUTE         2     0.373      R3C24B.F1 to     R3C24C.LSR myParallelToLvds/bitCounter_3__N_12 (to pllOutClock)
                  --------
                    1.610   (47.0% logic, 53.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     2.141  PLL_BL0.CLKOP to     R3C24D.CLK pllOutClock
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     2.141  PLL_BL0.CLKOP to     R3C24C.CLK pllOutClock
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.406ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myParallelToLvds/bitCounter_11__i2  (from pllOutClock +)
   Destination:    FF         Data in        myParallelToLvds/bitCounter_11__i3  (to pllOutClock +)

   Delay:               1.834ns  (41.2% logic, 58.8% route), 2 logic levels.

 Constraint Details:

      1.834ns physical path delay myParallelToLvds/SLICE_2 to myParallelToLvds/SLICE_2 meets
      2.976ns delay constraint less
      0.000ns skew and
     -0.264ns DIN_SET requirement (totaling 3.240ns) by 1.406ns

 Physical Path Details:

      Data path myParallelToLvds/SLICE_2 to myParallelToLvds/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522     R3C24D.CLK to      R3C24D.Q0 myParallelToLvds/SLICE_2 (from pllOutClock)
ROUTE         6     1.078      R3C24D.Q0 to      R3C24D.A1 myParallelToLvds/bitCounter_2
CTOF_DEL    ---     0.234      R3C24D.A1 to      R3C24D.F1 myParallelToLvds/SLICE_2
ROUTE         1     0.000      R3C24D.F1 to     R3C24D.DI1 myParallelToLvds/n22 (to pllOutClock)
                  --------
                    1.834   (41.2% logic, 58.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     2.141  PLL_BL0.CLKOP to     R3C24D.CLK pllOutClock
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     2.141  PLL_BL0.CLKOP to     R3C24D.CLK pllOutClock
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.659ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myParallelToLvds/bitCounter_11__i0  (from pllOutClock +)
   Destination:    FF         Data in        myParallelToLvds/lvdsClockReg_0__21  (to pllOutClock +)

   Delay:               1.575ns  (48.0% logic, 52.0% route), 2 logic levels.

 Constraint Details:

      1.575ns physical path delay myParallelToLvds/SLICE_1 to myParallelToLvds/SLICE_0 meets
      2.976ns delay constraint less
      0.000ns skew and
     -0.258ns DIN_SET requirement (totaling 3.234ns) by 1.659ns

 Physical Path Details:

      Data path myParallelToLvds/SLICE_1 to myParallelToLvds/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522     R3C24C.CLK to      R3C24C.Q0 myParallelToLvds/SLICE_1 (from pllOutClock)
ROUTE         8     0.819      R3C24C.Q0 to      R3C24B.A0 myParallelToLvds/bitCounter_0
CTOF_DEL    ---     0.234      R3C24B.A0 to      R3C24B.F0 myParallelToLvds/SLICE_0
ROUTE         1     0.000      R3C24B.F0 to     R3C24B.DI0 myParallelToLvds/lvdsClock_N_14 (to pllOutClock)
                  --------
                    1.575   (48.0% logic, 52.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     2.141  PLL_BL0.CLKOP to     R3C24C.CLK pllOutClock
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     2.141  PLL_BL0.CLKOP to     R3C24B.CLK pllOutClock
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.

Report:  422.119MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_1"></A>Preference: FREQUENCY NET "buf_CLKI" 48.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "pllOutClock" 336.000000  |             |             |
MHz ;                                   |  336.000 MHz|  422.119 MHz|   2  
                                        |             |             |
FREQUENCY NET "buf_CLKI" 48.000000 MHz  |             |             |
;                                       |            -|            -|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: pllOutClock   Source: myLvdsPll/PLLInst_0.CLKOP   Loads: 6
   Covered under: FREQUENCY NET "pllOutClock" 336.000000 MHz ;

Clock Domain: buf_CLKI   Source: pllInClock.PAD   Loads: 1
   No transfer within this clock domain is found


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 22 paths, 2 nets, and 32 connections (69.57% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.13.0.56.2</big></U></B>
Tue Jul 16 00:38:37 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o Blink_impl1.twr -gui -msgset C:/Users/Borna/Documents/Projects/FPGA/Blink/promote.xml Blink_impl1.ncd Blink_impl1.prf 
Design file:     blink_impl1.ncd
Preference file: blink_impl1.prf
Device,speed:    LFE5U-12F,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "pllOutClock" 336.000000 MHz (0 errors)</A></LI>            22 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_1' Target='right'>FREQUENCY NET "buf_CLKI" 48.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "pllOutClock" 336.000000 MHz ;
            22 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.189ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myParallelToLvds/bitCounter_11__i2  (from pllOutClock +)
   Destination:    FF         Data in        myParallelToLvds/bitCounter_11__i2  (to pllOutClock +)

   Delay:               0.307ns  (77.2% logic, 22.8% route), 2 logic levels.

 Constraint Details:

      0.307ns physical path delay myParallelToLvds/SLICE_2 to myParallelToLvds/SLICE_2 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.189ns

 Physical Path Details:

      Data path myParallelToLvds/SLICE_2 to myParallelToLvds/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162     R3C24D.CLK to      R3C24D.Q0 myParallelToLvds/SLICE_2 (from pllOutClock)
ROUTE         6     0.070      R3C24D.Q0 to      R3C24D.C0 myParallelToLvds/bitCounter_2
CTOF_DEL    ---     0.075      R3C24D.C0 to      R3C24D.F0 myParallelToLvds/SLICE_2
ROUTE         1     0.000      R3C24D.F0 to     R3C24D.DI0 myParallelToLvds/n23 (to pllOutClock)
                  --------
                    0.307   (77.2% logic, 22.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     0.633  PLL_BL0.CLKOP to     R3C24D.CLK pllOutClock
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     0.633  PLL_BL0.CLKOP to     R3C24D.CLK pllOutClock
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.189ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myParallelToLvds/bitCounter_11__i0  (from pllOutClock +)
   Destination:    FF         Data in        myParallelToLvds/bitCounter_11__i0  (to pllOutClock +)

   Delay:               0.307ns  (77.2% logic, 22.8% route), 2 logic levels.

 Constraint Details:

      0.307ns physical path delay myParallelToLvds/SLICE_1 to myParallelToLvds/SLICE_1 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.189ns

 Physical Path Details:

      Data path myParallelToLvds/SLICE_1 to myParallelToLvds/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162     R3C24C.CLK to      R3C24C.Q0 myParallelToLvds/SLICE_1 (from pllOutClock)
ROUTE         8     0.070      R3C24C.Q0 to      R3C24C.C0 myParallelToLvds/bitCounter_0
CTOF_DEL    ---     0.075      R3C24C.C0 to      R3C24C.F0 myParallelToLvds/SLICE_1
ROUTE         1     0.000      R3C24C.F0 to     R3C24C.DI0 myParallelToLvds/n3 (to pllOutClock)
                  --------
                    0.307   (77.2% logic, 22.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     0.633  PLL_BL0.CLKOP to     R3C24C.CLK pllOutClock
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     0.633  PLL_BL0.CLKOP to     R3C24C.CLK pllOutClock
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.249ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myParallelToLvds/bitCounter_11__i1  (from pllOutClock +)
   Destination:    FF         Data in        myParallelToLvds/lvdsClockReg_0__21  (to pllOutClock +)

   Delay:               0.367ns  (64.3% logic, 35.7% route), 2 logic levels.

 Constraint Details:

      0.367ns physical path delay myParallelToLvds/SLICE_1 to myParallelToLvds/SLICE_0 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.249ns

 Physical Path Details:

      Data path myParallelToLvds/SLICE_1 to myParallelToLvds/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161     R3C24C.CLK to      R3C24C.Q1 myParallelToLvds/SLICE_1 (from pllOutClock)
ROUTE         6     0.131      R3C24C.Q1 to      R3C24B.D0 myParallelToLvds/bitCounter_1
CTOF_DEL    ---     0.075      R3C24B.D0 to      R3C24B.F0 myParallelToLvds/SLICE_0
ROUTE         1     0.000      R3C24B.F0 to     R3C24B.DI0 myParallelToLvds/lvdsClock_N_14 (to pllOutClock)
                  --------
                    0.367   (64.3% logic, 35.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     0.633  PLL_BL0.CLKOP to     R3C24C.CLK pllOutClock
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     0.633  PLL_BL0.CLKOP to     R3C24B.CLK pllOutClock
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.253ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myParallelToLvds/bitCounter_11__i0  (from pllOutClock +)
   Destination:    FF         Data in        myParallelToLvds/bitCounter_11__i3  (to pllOutClock +)

   Delay:               0.371ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.371ns physical path delay myParallelToLvds/SLICE_1 to myParallelToLvds/SLICE_2 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.253ns

 Physical Path Details:

      Data path myParallelToLvds/SLICE_1 to myParallelToLvds/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162     R3C24C.CLK to      R3C24C.Q0 myParallelToLvds/SLICE_1 (from pllOutClock)
ROUTE         8     0.134      R3C24C.Q0 to      R3C24D.D1 myParallelToLvds/bitCounter_0
CTOF_DEL    ---     0.075      R3C24D.D1 to      R3C24D.F1 myParallelToLvds/SLICE_2
ROUTE         1     0.000      R3C24D.F1 to     R3C24D.DI1 myParallelToLvds/n22 (to pllOutClock)
                  --------
                    0.371   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     0.633  PLL_BL0.CLKOP to     R3C24C.CLK pllOutClock
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     0.633  PLL_BL0.CLKOP to     R3C24D.CLK pllOutClock
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.253ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myParallelToLvds/bitCounter_11__i0  (from pllOutClock +)
   Destination:    FF         Data in        myParallelToLvds/bitCounter_11__i1  (to pllOutClock +)

   Delay:               0.371ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.371ns physical path delay myParallelToLvds/SLICE_1 to myParallelToLvds/SLICE_1 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.253ns

 Physical Path Details:

      Data path myParallelToLvds/SLICE_1 to myParallelToLvds/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162     R3C24C.CLK to      R3C24C.Q0 myParallelToLvds/SLICE_1 (from pllOutClock)
ROUTE         8     0.134      R3C24C.Q0 to      R3C24C.D1 myParallelToLvds/bitCounter_0
CTOF_DEL    ---     0.075      R3C24C.D1 to      R3C24C.F1 myParallelToLvds/SLICE_1
ROUTE         1     0.000      R3C24C.F1 to     R3C24C.DI1 myParallelToLvds/n24 (to pllOutClock)
                  --------
                    0.371   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     0.633  PLL_BL0.CLKOP to     R3C24C.CLK pllOutClock
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     0.633  PLL_BL0.CLKOP to     R3C24C.CLK pllOutClock
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.253ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myParallelToLvds/bitCounter_11__i0  (from pllOutClock +)
   Destination:    FF         Data in        myParallelToLvds/bitCounter_11__i2  (to pllOutClock +)

   Delay:               0.371ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.371ns physical path delay myParallelToLvds/SLICE_1 to myParallelToLvds/SLICE_2 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.253ns

 Physical Path Details:

      Data path myParallelToLvds/SLICE_1 to myParallelToLvds/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162     R3C24C.CLK to      R3C24C.Q0 myParallelToLvds/SLICE_1 (from pllOutClock)
ROUTE         8     0.134      R3C24C.Q0 to      R3C24D.D0 myParallelToLvds/bitCounter_0
CTOF_DEL    ---     0.075      R3C24D.D0 to      R3C24D.F0 myParallelToLvds/SLICE_2
ROUTE         1     0.000      R3C24D.F0 to     R3C24D.DI0 myParallelToLvds/n23 (to pllOutClock)
                  --------
                    0.371   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     0.633  PLL_BL0.CLKOP to     R3C24C.CLK pllOutClock
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     0.633  PLL_BL0.CLKOP to     R3C24D.CLK pllOutClock
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.255ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myParallelToLvds/bitCounter_11__i3  (from pllOutClock +)
   Destination:    FF         Data in        myParallelToLvds/lvdsClockReg_0__21  (to pllOutClock +)

   Delay:               0.373ns  (63.3% logic, 36.7% route), 2 logic levels.

 Constraint Details:

      0.373ns physical path delay myParallelToLvds/SLICE_2 to myParallelToLvds/SLICE_0 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.255ns

 Physical Path Details:

      Data path myParallelToLvds/SLICE_2 to myParallelToLvds/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161     R3C24D.CLK to      R3C24D.Q1 myParallelToLvds/SLICE_2 (from pllOutClock)
ROUTE         3     0.137      R3C24D.Q1 to      R3C24B.C0 myParallelToLvds/bitCounter_3
CTOF_DEL    ---     0.075      R3C24B.C0 to      R3C24B.F0 myParallelToLvds/SLICE_0
ROUTE         1     0.000      R3C24B.F0 to     R3C24B.DI0 myParallelToLvds/lvdsClock_N_14 (to pllOutClock)
                  --------
                    0.373   (63.3% logic, 36.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     0.633  PLL_BL0.CLKOP to     R3C24D.CLK pllOutClock
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     0.633  PLL_BL0.CLKOP to     R3C24B.CLK pllOutClock
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.262ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myParallelToLvds/bitCounter_11__i1  (from pllOutClock +)
   Destination:    FF         Data in        myParallelToLvds/bitCounter_11__i3  (to pllOutClock +)

   Delay:               0.380ns  (62.1% logic, 37.9% route), 2 logic levels.

 Constraint Details:

      0.380ns physical path delay myParallelToLvds/SLICE_1 to myParallelToLvds/SLICE_2 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.262ns

 Physical Path Details:

      Data path myParallelToLvds/SLICE_1 to myParallelToLvds/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161     R3C24C.CLK to      R3C24C.Q1 myParallelToLvds/SLICE_1 (from pllOutClock)
ROUTE         6     0.144      R3C24C.Q1 to      R3C24D.C1 myParallelToLvds/bitCounter_1
CTOF_DEL    ---     0.075      R3C24D.C1 to      R3C24D.F1 myParallelToLvds/SLICE_2
ROUTE         1     0.000      R3C24D.F1 to     R3C24D.DI1 myParallelToLvds/n22 (to pllOutClock)
                  --------
                    0.380   (62.1% logic, 37.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     0.633  PLL_BL0.CLKOP to     R3C24C.CLK pllOutClock
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     0.633  PLL_BL0.CLKOP to     R3C24D.CLK pllOutClock
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.271ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myParallelToLvds/bitCounter_11__i1  (from pllOutClock +)
   Destination:    FF         Data in        myParallelToLvds/bitCounter_11__i1  (to pllOutClock +)

   Delay:               0.389ns  (60.7% logic, 39.3% route), 2 logic levels.

 Constraint Details:

      0.389ns physical path delay myParallelToLvds/SLICE_1 to myParallelToLvds/SLICE_1 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.271ns

 Physical Path Details:

      Data path myParallelToLvds/SLICE_1 to myParallelToLvds/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161     R3C24C.CLK to      R3C24C.Q1 myParallelToLvds/SLICE_1 (from pllOutClock)
ROUTE         6     0.153      R3C24C.Q1 to      R3C24C.A1 myParallelToLvds/bitCounter_1
CTOF_DEL    ---     0.075      R3C24C.A1 to      R3C24C.F1 myParallelToLvds/SLICE_1
ROUTE         1     0.000      R3C24C.F1 to     R3C24C.DI1 myParallelToLvds/n24 (to pllOutClock)
                  --------
                    0.389   (60.7% logic, 39.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     0.633  PLL_BL0.CLKOP to     R3C24C.CLK pllOutClock
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     0.633  PLL_BL0.CLKOP to     R3C24C.CLK pllOutClock
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.349ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myParallelToLvds/bitCounter_11__i0  (from pllOutClock +)
   Destination:    FF         Data in        myParallelToLvds/lvdsClockReg_0__21  (to pllOutClock +)

   Delay:               0.467ns  (50.7% logic, 49.3% route), 2 logic levels.

 Constraint Details:

      0.467ns physical path delay myParallelToLvds/SLICE_1 to myParallelToLvds/SLICE_0 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.349ns

 Physical Path Details:

      Data path myParallelToLvds/SLICE_1 to myParallelToLvds/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162     R3C24C.CLK to      R3C24C.Q0 myParallelToLvds/SLICE_1 (from pllOutClock)
ROUTE         8     0.230      R3C24C.Q0 to      R3C24B.A0 myParallelToLvds/bitCounter_0
CTOF_DEL    ---     0.075      R3C24B.A0 to      R3C24B.F0 myParallelToLvds/SLICE_0
ROUTE         1     0.000      R3C24B.F0 to     R3C24B.DI0 myParallelToLvds/lvdsClock_N_14 (to pllOutClock)
                  --------
                    0.467   (50.7% logic, 49.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     0.633  PLL_BL0.CLKOP to     R3C24C.CLK pllOutClock
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         6     0.633  PLL_BL0.CLKOP to     R3C24B.CLK pllOutClock
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_1"></A>Preference: FREQUENCY NET "buf_CLKI" 48.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "pllOutClock" 336.000000  |             |             |
MHz ;                                   |     0.000 ns|     0.189 ns|   2  
                                        |             |             |
FREQUENCY NET "buf_CLKI" 48.000000 MHz  |             |             |
;                                       |            -|            -|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: pllOutClock   Source: myLvdsPll/PLLInst_0.CLKOP   Loads: 6
   Covered under: FREQUENCY NET "pllOutClock" 336.000000 MHz ;

Clock Domain: buf_CLKI   Source: pllInClock.PAD   Loads: 1
   No transfer within this clock domain is found


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 22 paths, 2 nets, and 32 connections (69.57% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
