INFO: [VRFC 10-163] Analyzing VHDL file "/home/czaras/Projekty/studia/IUP/fpga-projects-iup/frequency_divider/frequency_divider.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/czaras/Projekty/studia/IUP/fpga-projects-iup/frequency_divider/frequency_divider.srcs/sim_1/new/divider_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'divider_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/czaras/Projekty/studia/IUP/fpga-projects-iup/frequency_divider/frequency_divider.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/czaras/Projekty/studia/IUP/fpga-projects-iup/frequency_divider/frequency_divider.srcs/sim_1/new/divider_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'divider_tb'
