-------------------------------------------------------
--! @file iSwitch.vhd
--! @brief 
--! @details 
--! @author Muhammad Adeel Tajammul 
--! @version 1.0
--! @date 
--! @bug NONE
--! @todo NONE
--! @copyright  GNU Public License [GPL-3.0].
-------------------------------------------------------
---------------- Copyright (c) notice -----------------------------------------
--
-- The VHDL code, the logic and concepts described in this file constitute
-- the intellectual property of the authors listed below, who are affiliated
-- to KTH(Kungliga Tekniska HÃ¶gskolan), School of ICT, Kista.
-- Any unauthorised use, copy or distribution is strictly prohibited.
-- Any authorised use, copy or distribution should carry this copyright notice
-- unaltered.
-------------------------------------------------------------------------------
-- Title      : UnitX
-- Project    : SiLago
-------------------------------------------------------------------------------
-- File       : iSwitch.vhd
-- Author     : Muhammad Adeel Tajammul
-- Company    : KTH
-- Created    : 
-- Last update: 
-- Platform   : SiLago
-- Standard   : VHDL'08
-------------------------------------------------------------------------------
-- Copyright (c) 2014
-------------------------------------------------------------------------------
-- Contact    : Dimitrios Stathis <stathis@kth.se>
-------------------------------------------------------------------------------
-- Revisions  :
-- Date        Version  Author                  Description
-- 
-------------------------------------------------------------------------------

--~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~#
--                                                                         #
--This file is part of SiLago.                                             #
--                                                                         #
--    SiLago platform source code is distributed freely: you can           #
--    redistribute it and/or modify it under the terms of the GNU          #
--    General Public License as published by the Free Software Foundation, #
--    either version 3 of the License, or (at your option) any             #
--    later version.                                                       #
--                                                                         #
--    SiLago is distributed in the hope that it will be useful,            #
--    but WITHOUT ANY WARRANTY; without even the implied warranty of       #
--    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the        #
--    GNU General Public License for more details.                         #
--                                                                         #
--    You should have received a copy of the GNU General Public License    #
--    along with SiLago.  If not, see <https://www.gnu.org/licenses/>.     #
--                                                                         #
--~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~#

LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE ieee.NUMERIC_STD.ALL;
USE work.crossbar_types_n_constants.ALL;
USE work.noc_types_n_constants.ALL;

ENTITY iSwitch IS
    PORT
    (
        rst_n : IN std_logic;
        clk   : IN std_logic;

        This_ROW : IN UNSIGNED(ROW_WIDTH - 1 DOWNTO 0);
        This_COL : IN UNSIGNED(COL_WIDTH - 1 DOWNTO 0);

        ----------------------------
        --	partition_status 
        ----------------------------
        east_splitter_direction  : IN std_logic_vector(1 DOWNTO 0);
        west_splitter_direction  : IN std_logic_vector(1 DOWNTO 0);
        north_splitter_direction : IN std_logic_vector(1 DOWNTO 0);
        south_splitter_direction : IN std_logic_vector(1 DOWNTO 0);
        ----------------------------
        --	SEMENTED BUS I/0  
        ----------------------------

        NORTH_BUS_OUT : OUT NOC_BUS_TYPE;
        SOUTH_BUS_OUT : OUT NOC_BUS_TYPE;

        EAST_BUS_OUT     : OUT NOC_BUS_TYPE;
        WEST_BUS_OUT     : OUT NOC_BUS_TYPE;
        HOR_BUS_LEFT_IN  : IN NOC_BUS_TYPE;
        HOR_BUS_RIGHT_IN : IN NOC_BUS_TYPE;

        VER_BUS_TOP_IN    : IN NOC_BUS_TYPE;
        VER_BUS_BOTTOM_IN : IN NOC_BUS_TYPE;
        ----------------------------
        --	Partition setup I/0  
        ----------------------------
        top_instruction    : OUT PARTITION_INSTRUCTION_RECORD_TYPE;
        bottom_instruction : OUT PARTITION_INSTRUCTION_RECORD_TYPE;
        left_instruction   : OUT PARTITION_INSTRUCTION_RECORD_TYPE;
        right_instruction  : OUT PARTITION_INSTRUCTION_RECORD_TYPE;
        ----------------------------
        --	AGUs and handles input  
        ----------------------------
        SRAM_AGU_instruction_r : OUT sram_agu_instruction_type;
        SRAM_AGU_instruction_w : OUT sram_agu_instruction_type;

        agu_en_r : OUT std_logic;
        agu_en_w : OUT std_logic;
        ----------------------------
        --	CROSSBAR DIRECTION  
        ----------------------------
        DIRECTION : OUT CORSSBAR_INSTRUCTION_RECORD_TYPE
    );
END ENTITY iSwitch;

ARCHITECTURE RTL OF iSwitch IS
    SIGNAL left_bus_out                  : NOC_BUS_TYPE;
    SIGNAL left_bus_ver_sel              : std_logic;
    SIGNAL left_bus_hor_sel              : std_logic;
    SIGNAL left_agu_en_r                 : std_logic;
    SIGNAL left_agu_en_w                 : std_logic;
    SIGNAL left_SRAM_AGU_instruction_r   : sram_agu_instruction_type;
    SIGNAL left_SRAM_AGU_instruction_w   : sram_agu_instruction_type;
    SIGNAL left_north_instruction_out    : PARTITION_INSTRUCTION_RECORD_TYPE;
    SIGNAL left_SOUTH_instruction_out    : PARTITION_INSTRUCTION_RECORD_TYPE;
    SIGNAL left_east_instruction_out     : PARTITION_INSTRUCTION_RECORD_TYPE;
    SIGNAL left_west_instruction_out     : PARTITION_INSTRUCTION_RECORD_TYPE;
    SIGNAL right_bus_out                 : NOC_BUS_TYPE;
    SIGNAL right_bus_ver_sel             : std_logic;
    SIGNAL right_bus_hor_sel             : std_logic;
    SIGNAL right_agu_en_r                : std_logic;
    SIGNAL right_agu_en_w                : std_logic;
    SIGNAL right_SRAM_AGU_instruction_r  : sram_agu_instruction_type;
    SIGNAL right_SRAM_AGU_instruction_w  : sram_agu_instruction_type;
    SIGNAL right_north_instruction_out   : PARTITION_INSTRUCTION_RECORD_TYPE;
    SIGNAL right_SOUTH_instruction_out   : PARTITION_INSTRUCTION_RECORD_TYPE;
    SIGNAL right_east_instruction_out    : PARTITION_INSTRUCTION_RECORD_TYPE;
    SIGNAL right_west_instruction_out    : PARTITION_INSTRUCTION_RECORD_TYPE;
    SIGNAL top_bus_out                   : NOC_BUS_TYPE;
    SIGNAL top_bus_ver_sel               : std_logic;
    SIGNAL top_bus_hor_sel               : std_logic;
    SIGNAL top_agu_en_r                  : std_logic;
    SIGNAL top_agu_en_w                  : std_logic;
    SIGNAL top_SRAM_AGU_instruction_r    : sram_agu_instruction_type;
    SIGNAL top_SRAM_AGU_instruction_w    : sram_agu_instruction_type;
    SIGNAL top_north_instruction_out     : PARTITION_INSTRUCTION_RECORD_TYPE;
    SIGNAL top_SOUTH_instruction_out     : PARTITION_INSTRUCTION_RECORD_TYPE;
    SIGNAL top_east_instruction_out      : PARTITION_INSTRUCTION_RECORD_TYPE;
    SIGNAL top_west_instruction_out      : PARTITION_INSTRUCTION_RECORD_TYPE;
    SIGNAL bottom_bus_out                : NOC_BUS_TYPE;
    SIGNAL bottom_bus_ver_sel            : std_logic;
    SIGNAL bottom_bus_hor_sel            : std_logic;
    SIGNAL bottom_agu_en_r               : std_logic;
    SIGNAL bottom_agu_en_w               : std_logic;
    SIGNAL bottom_SRAM_AGU_instruction_r : sram_agu_instruction_type;
    SIGNAL bottom_SRAM_AGU_instruction_w : sram_agu_instruction_type;
    SIGNAL bottom_north_instruction_out  : PARTITION_INSTRUCTION_RECORD_TYPE;
    SIGNAL bottom_SOUTH_instruction_out  : PARTITION_INSTRUCTION_RECORD_TYPE;
    SIGNAL bottom_east_instruction_out   : PARTITION_INSTRUCTION_RECORD_TYPE;
    SIGNAL bottom_west_instruction_out   : PARTITION_INSTRUCTION_RECORD_TYPE;
    SIGNAL bottom_direction              : CORSSBAR_INSTRUCTION_RECORD_TYPE;
    SIGNAL top_direction                 : CORSSBAR_INSTRUCTION_RECORD_TYPE;
    SIGNAL right_direction               : CORSSBAR_INSTRUCTION_RECORD_TYPE;
    SIGNAL left_direction                : CORSSBAR_INSTRUCTION_RECORD_TYPE;

    SIGNAL left_turn_left  : std_logic;
    SIGNAL right_turn_left : std_logic;
    --	signal    up_turn_left :std_logic;
    --	signal  down_turn_left :std_logic;

    SIGNAL left_turn_right  : std_logic;
    SIGNAL right_turn_right : std_logic;
    --	signal    up_turn_right :std_logic;
    --	signal  down_turn_right :std_logic;
    SIGNAL top_turn_left     : std_logic;
    SIGNAL top_turn_right    : std_logic;
    SIGNAL bottom_turn_left  : std_logic;
    SIGNAL bottom_turn_right : std_logic;

BEGIN
    p_direction : PROCESS (bottom_direction, top_direction, right_direction, left_direction) IS
    BEGIN
        IF bottom_direction.ENABLE = '1' THEN
            DIRECTION <= bottom_direction;
        ELSIF top_direction.ENABLE = '1' THEN
            DIRECTION <= top_direction;
        ELSIF right_direction.ENABLE = '1' THEN
            DIRECTION <= right_direction;
        ELSIF left_direction.ENABLE = '1' THEN
            DIRECTION <= left_direction;
        ELSE
            DIRECTION <= IGNORE;
        END IF;
    END PROCESS p_direction;

    u_left_source_decoder_n_fsm : ENTITY work.source_decoder_n_fsm
        GENERIC
        MAP(
        vertical => '0'
        )
        PORT MAP
        (
            clk                      => clk,
            rst_n                    => rst_n,
            This_ROW                 => This_ROW,
            This_COL                 => This_COL,
            bus_in                   => HOR_BUS_LEFT_IN,
            east_splitter_direction  => east_splitter_direction,
            west_splitter_direction  => west_splitter_direction,
            north_splitter_direction => north_splitter_direction,
            south_splitter_direction => south_splitter_direction,
            bus_out                  => left_bus_out,
            bus_ver_sel              => left_bus_ver_sel,
            bus_hor_sel              => left_bus_hor_sel,
            turn_left                => left_turn_left,
            turn_right               => left_turn_right,
            agu_en_r                 => left_agu_en_r,
            agu_en_w                 => left_agu_en_w,
            SRAM_AGU_instruction_r   => left_SRAM_AGU_instruction_r,
            SRAM_AGU_instruction_w   => left_SRAM_AGU_instruction_w,
            north_instruction_out    => left_north_instruction_out,
            SOUTH_instruction_out    => left_SOUTH_instruction_out,
            east_instruction_out     => left_east_instruction_out,
            west_instruction_out     => left_west_instruction_out,
            direction                => left_direction
        );
    u_right_source_decoder_n_fsm : ENTITY work.source_decoder_n_fsm
        GENERIC
        MAP(
        vertical => '0'
        )
        PORT
        MAP(
        clk                      => clk,
        rst_n                    => rst_n,
        This_ROW                 => This_ROW,
        This_COL                 => This_COL,
        bus_in                   => HOR_BUS_RIGHT_IN,
        east_splitter_direction  => east_splitter_direction,
        west_splitter_direction  => west_splitter_direction,
        north_splitter_direction => north_splitter_direction,
        south_splitter_direction => south_splitter_direction,
        bus_out                  => right_bus_out,
        bus_ver_sel              => right_bus_ver_sel,
        bus_hor_sel              => right_bus_hor_sel,
        turn_left                => right_turn_left,
        turn_right               => right_turn_right,
        agu_en_r                 => right_agu_en_r,
        agu_en_w                 => right_agu_en_w,
        SRAM_AGU_instruction_r   => right_SRAM_AGU_instruction_r,
        SRAM_AGU_instruction_w   => right_SRAM_AGU_instruction_w,
        north_instruction_out    => right_north_instruction_out,
        SOUTH_instruction_out    => right_SOUTH_instruction_out,
        east_instruction_out     => right_east_instruction_out,
        west_instruction_out     => right_west_instruction_out,
        direction                => right_direction
        );
    u_top_source_decoder_n_fsm : ENTITY work.source_decoder_n_fsm
        GENERIC
        MAP(
        vertical => '1'
        )
        PORT
        MAP(
        clk                      => clk,
        rst_n                    => rst_n,
        This_ROW                 => This_ROW,
        This_COL                 => This_COL,
        bus_in                   => VER_BUS_TOP_IN,
        east_splitter_direction  => east_splitter_direction,
        west_splitter_direction  => west_splitter_direction,
        north_splitter_direction => north_splitter_direction,
        south_splitter_direction => south_splitter_direction,
        bus_out                  => top_bus_out,
        bus_ver_sel              => top_bus_ver_sel,
        bus_hor_sel              => top_bus_hor_sel,
        turn_left                => top_turn_left,
        turn_right               => top_turn_right,
        agu_en_r                 => top_agu_en_r,
        agu_en_w                 => top_agu_en_w,
        SRAM_AGU_instruction_r   => top_SRAM_AGU_instruction_r,
        SRAM_AGU_instruction_w   => top_SRAM_AGU_instruction_w,
        north_instruction_out    => top_north_instruction_out,
        SOUTH_instruction_out    => top_SOUTH_instruction_out,
        east_instruction_out     => top_east_instruction_out,
        west_instruction_out     => top_west_instruction_out,
        direction                => top_direction
        );
    u_bottom_source_decoder_n_fsm : ENTITY work.source_decoder_n_fsm
        GENERIC
        MAP(
        vertical => '1'
        )
        PORT
        MAP(
        clk                      => clk,
        rst_n                    => rst_n,
        This_ROW                 => This_ROW,
        This_COL                 => This_COL,
        bus_in                   => VER_BUS_BOTTOM_IN,
        east_splitter_direction  => east_splitter_direction,
        west_splitter_direction  => west_splitter_direction,
        north_splitter_direction => north_splitter_direction,
        south_splitter_direction => south_splitter_direction,
        bus_out                  => bottom_bus_out,
        bus_ver_sel              => bottom_bus_ver_sel,
        bus_hor_sel              => bottom_bus_hor_sel,
        turn_left                => bottom_turn_left,
        turn_right               => bottom_turn_right,
        agu_en_r                 => bottom_agu_en_r,
        agu_en_w                 => bottom_agu_en_w,
        SRAM_AGU_instruction_r   => bottom_SRAM_AGU_instruction_r,
        SRAM_AGU_instruction_w   => bottom_SRAM_AGU_instruction_w,
        north_instruction_out    => bottom_north_instruction_out,
        SOUTH_instruction_out    => bottom_SOUTH_instruction_out,
        east_instruction_out     => bottom_east_instruction_out,
        west_instruction_out     => bottom_west_instruction_out,
        direction                => bottom_direction
        );

    u_selector : ENTITY work.selector
        PORT
        MAP(
        left_turn_left    => left_turn_left,
        left_turn_right   => left_turn_right,
        right_turn_left   => right_turn_left,
        right_turn_right  => right_turn_right,
        top_turn_left     => top_turn_left,
        top_turn_right    => top_turn_right,
        bottom_turn_left  => bottom_turn_left,
        bottom_turn_right => bottom_turn_right,

        top_agu_en_r                  => top_agu_en_r,
        top_agu_en_w                  => top_agu_en_w,
        top_SRAM_AGU_instruction_r    => top_SRAM_AGU_instruction_r,
        top_SRAM_AGU_instruction_w    => top_SRAM_AGU_instruction_w,
        bottom_agu_en_r               => bottom_agu_en_r,
        bottom_agu_en_w               => bottom_agu_en_w,
        bottom_SRAM_AGU_instruction_r => bottom_SRAM_AGU_instruction_r,
        bottom_SRAM_AGU_instruction_w => bottom_SRAM_AGU_instruction_w,
        left_agu_en_r                 => left_agu_en_r,
        left_agu_en_w                 => left_agu_en_w,
        left_SRAM_AGU_instruction_r   => left_SRAM_AGU_instruction_r,
        left_SRAM_AGU_instruction_w   => left_SRAM_AGU_instruction_w,
        right_agu_en_r                => right_agu_en_r,
        right_agu_en_w                => right_agu_en_w,
        right_SRAM_AGU_instruction_r  => right_SRAM_AGU_instruction_r,
        right_SRAM_AGU_instruction_w  => right_SRAM_AGU_instruction_w,
        top_north_instruction_out     => top_north_instruction_out,
        top_south_instruction_out     => top_SOUTH_instruction_out,
        top_east_instruction_out      => top_east_instruction_out,
        top_west_instruction_out      => top_west_instruction_out,
        bottom_north_instruction_out  => bottom_north_instruction_out,
        bottom_south_instruction_out  => bottom_SOUTH_instruction_out,
        bottom_east_instruction_out   => bottom_east_instruction_out,
        bottom_west_instruction_out   => bottom_west_instruction_out,
        left_north_instruction_out    => left_north_instruction_out,
        left_south_instruction_out    => left_SOUTH_instruction_out,
        left_east_instruction_out     => left_east_instruction_out,
        left_west_instruction_out     => left_west_instruction_out,
        right_north_instruction_out   => right_north_instruction_out,
        right_south_instruction_out   => right_SOUTH_instruction_out,
        right_east_instruction_out    => right_east_instruction_out,
        right_west_instruction_out    => right_west_instruction_out,
        top_bus_out                   => top_bus_out,
        bottom_bus_out                => bottom_bus_out,
        left_bus_out                  => left_bus_out,
        right_bus_out                 => right_bus_out,
        top_bus_ver_sel               => top_bus_ver_sel,
        top_bus_hor_sel               => top_bus_hor_sel,
        bottom_bus_ver_sel            => bottom_bus_ver_sel,
        bottom_bus_hor_sel            => bottom_bus_hor_sel,
        left_bus_ver_sel              => left_bus_ver_sel,
        left_bus_hor_sel              => left_bus_hor_sel,
        right_bus_ver_sel             => right_bus_ver_sel,
        right_bus_hor_sel             => right_bus_hor_sel,
        north_bus_out                 => NORTH_BUS_OUT,
        south_bus_out                 => SOUTH_BUS_OUT,
        east_bus_out                  => EAST_BUS_OUT,
        west_bus_out                  => WEST_BUS_OUT,
        top_instruction               => top_instruction,
        bottom_instruction            => bottom_instruction,
        left_instruction              => left_instruction,
        right_instruction             => right_instruction,
        SRAM_AGU_instruction_r        => SRAM_AGU_instruction_r,
        SRAM_AGU_instruction_w        => SRAM_AGU_instruction_w,
        agu_en_r                      => agu_en_r,
        agu_en_w                      => agu_en_w
        );

END ARCHITECTURE RTL;