

================================================================
== Vitis HLS Report for 'data_generator'
================================================================
* Date:           Fri May 26 18:06:30 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project_38
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.797 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8803|     8803|  88.030 us|  88.030 us|  8804|  8804|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_1768_1  |     8801|     8801|         3|          1|          1|  8800|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.79>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [vitis-hls/Assignment_8/HLS/Source/data_generator.cpp:3]   --->   Operation 7 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gout, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %gout"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln1768 = store i14 0, i14 %i" [vitis-hls/Assignment_8/HLS/Source/data_generator.cpp:1768]   --->   Operation 10 'store' 'store_ln1768' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln1768 = br void %for.inc" [vitis-hls/Assignment_8/HLS/Source/data_generator.cpp:1768]   --->   Operation 11 'br' 'br_ln1768' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_1 = load i14 %i" [vitis-hls/Assignment_8/HLS/Source/data_generator.cpp:1768]   --->   Operation 12 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (2.20ns)   --->   "%icmp_ln1768 = icmp_eq  i14 %i_1, i14 8800" [vitis-hls/Assignment_8/HLS/Source/data_generator.cpp:1768]   --->   Operation 13 'icmp' 'icmp_ln1768' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8800, i64 8800, i64 8800"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.81ns)   --->   "%add_ln1768 = add i14 %i_1, i14 1" [vitis-hls/Assignment_8/HLS/Source/data_generator.cpp:1768]   --->   Operation 15 'add' 'add_ln1768' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln1768 = br i1 %icmp_ln1768, void %for.inc.split, void %for.end" [vitis-hls/Assignment_8/HLS/Source/data_generator.cpp:1768]   --->   Operation 16 'br' 'br_ln1768' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln1768 = zext i14 %i_1" [vitis-hls/Assignment_8/HLS/Source/data_generator.cpp:1768]   --->   Operation 17 'zext' 'zext_ln1768' <Predicate = (!icmp_ln1768)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%arr_real_addr = getelementptr i32 %arr_real, i64 0, i64 %zext_ln1768" [vitis-hls/Assignment_8/HLS/Source/data_generator.cpp:1770]   --->   Operation 18 'getelementptr' 'arr_real_addr' <Predicate = (!icmp_ln1768)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%arr_imag_addr = getelementptr i32 %arr_imag, i64 0, i64 %zext_ln1768" [vitis-hls/Assignment_8/HLS/Source/data_generator.cpp:1770]   --->   Operation 19 'getelementptr' 'arr_imag_addr' <Predicate = (!icmp_ln1768)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (3.25ns)   --->   "%arr_real_load = load i14 %arr_real_addr" [vitis-hls/Assignment_8/HLS/Source/data_generator.cpp:1770]   --->   Operation 20 'load' 'arr_real_load' <Predicate = (!icmp_ln1768)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8800> <ROM>
ST_1 : Operation 21 [2/2] (3.25ns)   --->   "%arr_imag_load = load i14 %arr_imag_addr" [vitis-hls/Assignment_8/HLS/Source/data_generator.cpp:1770]   --->   Operation 21 'load' 'arr_imag_load' <Predicate = (!icmp_ln1768)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8800> <ROM>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln1768 = store i14 %add_ln1768, i14 %i" [vitis-hls/Assignment_8/HLS/Source/data_generator.cpp:1768]   --->   Operation 22 'store' 'store_ln1768' <Predicate = (!icmp_ln1768)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 23 [1/2] (3.25ns)   --->   "%arr_real_load = load i14 %arr_real_addr" [vitis-hls/Assignment_8/HLS/Source/data_generator.cpp:1770]   --->   Operation 23 'load' 'arr_real_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8800> <ROM>
ST_2 : Operation 24 [1/2] (3.25ns)   --->   "%arr_imag_load = load i14 %arr_imag_addr" [vitis-hls/Assignment_8/HLS/Source/data_generator.cpp:1770]   --->   Operation 24 'load' 'arr_imag_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 8800> <ROM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%bitcast_ln1770 = bitcast i32 %arr_real_load" [vitis-hls/Assignment_8/HLS/Source/data_generator.cpp:1770]   --->   Operation 25 'bitcast' 'bitcast_ln1770' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%bitcast_ln1770_1 = bitcast i32 %arr_imag_load" [vitis-hls/Assignment_8/HLS/Source/data_generator.cpp:1770]   --->   Operation 26 'bitcast' 'bitcast_ln1770_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %bitcast_ln1770_1, i32 %bitcast_ln1770" [vitis-hls/Assignment_8/HLS/Source/data_generator.cpp:1770]   --->   Operation 27 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (0.00ns)   --->   "%write_ln1770 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %gout, i64 %tmp" [vitis-hls/Assignment_8/HLS/Source/data_generator.cpp:1770]   --->   Operation 28 'write' 'write_ln1770' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%ret_ln1773 = ret" [vitis-hls/Assignment_8/HLS/Source/data_generator.cpp:1773]   --->   Operation 33 'ret' 'ret_ln1773' <Predicate = (icmp_ln1768)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%specpipeline_ln1769 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [vitis-hls/Assignment_8/HLS/Source/data_generator.cpp:1769]   --->   Operation 29 'specpipeline' 'specpipeline_ln1769' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln1768 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [vitis-hls/Assignment_8/HLS/Source/data_generator.cpp:1768]   --->   Operation 30 'specloopname' 'specloopname_ln1768' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/2] (0.00ns)   --->   "%write_ln1770 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %gout, i64 %tmp" [vitis-hls/Assignment_8/HLS/Source/data_generator.cpp:1770]   --->   Operation 31 'write' 'write_ln1770' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln1768 = br void %for.inc" [vitis-hls/Assignment_8/HLS/Source/data_generator.cpp:1768]   --->   Operation 32 'br' 'br_ln1768' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gout]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ arr_real]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ arr_imag]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                   (alloca           ) [ 0100]
spectopmodule_ln3   (spectopmodule    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
specbitsmap_ln0     (specbitsmap      ) [ 0000]
store_ln1768        (store            ) [ 0000]
br_ln1768           (br               ) [ 0000]
i_1                 (load             ) [ 0000]
icmp_ln1768         (icmp             ) [ 0110]
empty               (speclooptripcount) [ 0000]
add_ln1768          (add              ) [ 0000]
br_ln1768           (br               ) [ 0000]
zext_ln1768         (zext             ) [ 0000]
arr_real_addr       (getelementptr    ) [ 0110]
arr_imag_addr       (getelementptr    ) [ 0110]
store_ln1768        (store            ) [ 0000]
arr_real_load       (load             ) [ 0000]
arr_imag_load       (load             ) [ 0000]
bitcast_ln1770      (bitcast          ) [ 0000]
bitcast_ln1770_1    (bitcast          ) [ 0000]
tmp                 (bitconcatenate   ) [ 0101]
specpipeline_ln1769 (specpipeline     ) [ 0000]
specloopname_ln1768 (specloopname     ) [ 0000]
write_ln1770        (write            ) [ 0000]
br_ln1768           (br               ) [ 0000]
ret_ln1773          (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gout">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gout"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="arr_real">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_real"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="arr_imag">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_imag"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P128A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="i_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="grp_write_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="0" slack="0"/>
<pin id="54" dir="0" index="1" bw="64" slack="0"/>
<pin id="55" dir="0" index="2" bw="64" slack="0"/>
<pin id="56" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1770/2 "/>
</bind>
</comp>

<comp id="59" class="1004" name="arr_real_addr_gep_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="32" slack="0"/>
<pin id="61" dir="0" index="1" bw="1" slack="0"/>
<pin id="62" dir="0" index="2" bw="14" slack="0"/>
<pin id="63" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_real_addr/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="arr_imag_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="14" slack="0"/>
<pin id="70" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_imag_addr/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="14" slack="0"/>
<pin id="75" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="76" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_real_load/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="14" slack="0"/>
<pin id="81" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_imag_load/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="store_ln1768_store_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="1" slack="0"/>
<pin id="87" dir="0" index="1" bw="14" slack="0"/>
<pin id="88" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1768/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="i_1_load_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="14" slack="0"/>
<pin id="92" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="icmp_ln1768_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="14" slack="0"/>
<pin id="95" dir="0" index="1" bw="14" slack="0"/>
<pin id="96" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1768/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="add_ln1768_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="14" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1768/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="zext_ln1768_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="14" slack="0"/>
<pin id="107" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1768/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="store_ln1768_store_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="14" slack="0"/>
<pin id="113" dir="0" index="1" bw="14" slack="0"/>
<pin id="114" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1768/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="bitcast_ln1770_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln1770/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="bitcast_ln1770_1_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln1770_1/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="64" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="0" index="2" bw="32" slack="0"/>
<pin id="128" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="133" class="1005" name="i_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="14" slack="0"/>
<pin id="135" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="140" class="1005" name="icmp_ln1768_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="1"/>
<pin id="142" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1768 "/>
</bind>
</comp>

<comp id="144" class="1005" name="arr_real_addr_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="14" slack="1"/>
<pin id="146" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="arr_real_addr "/>
</bind>
</comp>

<comp id="149" class="1005" name="arr_imag_addr_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="14" slack="1"/>
<pin id="151" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="arr_imag_addr "/>
</bind>
</comp>

<comp id="154" class="1005" name="tmp_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="64" slack="1"/>
<pin id="156" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="6" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="57"><net_src comp="40" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="64"><net_src comp="2" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="65"><net_src comp="36" pin="0"/><net_sink comp="59" pin=1"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="36" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="59" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="84"><net_src comp="66" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="89"><net_src comp="26" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="97"><net_src comp="90" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="98"><net_src comp="28" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="103"><net_src comp="90" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="34" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="108"><net_src comp="90" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="109"><net_src comp="105" pin="1"/><net_sink comp="59" pin=2"/></net>

<net id="110"><net_src comp="105" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="115"><net_src comp="99" pin="2"/><net_sink comp="111" pin=0"/></net>

<net id="119"><net_src comp="73" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="79" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="129"><net_src comp="38" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="120" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="116" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="132"><net_src comp="124" pin="3"/><net_sink comp="52" pin=2"/></net>

<net id="136"><net_src comp="48" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="137"><net_src comp="133" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="138"><net_src comp="133" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="139"><net_src comp="133" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="143"><net_src comp="93" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="59" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="152"><net_src comp="66" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="157"><net_src comp="124" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="52" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gout | {3 }
 - Input state : 
	Port: data_generator : arr_real | {1 2 }
	Port: data_generator : arr_imag | {1 2 }
  - Chain level:
	State 1
		store_ln1768 : 1
		i_1 : 1
		icmp_ln1768 : 2
		add_ln1768 : 2
		br_ln1768 : 3
		zext_ln1768 : 2
		arr_real_addr : 3
		arr_imag_addr : 3
		arr_real_load : 4
		arr_imag_load : 4
		store_ln1768 : 3
	State 2
		bitcast_ln1770 : 1
		bitcast_ln1770_1 : 1
		tmp : 2
		write_ln1770 : 3
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|    add   |  add_ln1768_fu_99  |    0    |    17   |
|----------|--------------------|---------|---------|
|   icmp   |  icmp_ln1768_fu_93 |    0    |    12   |
|----------|--------------------|---------|---------|
|   write  |   grp_write_fu_52  |    0    |    0    |
|----------|--------------------|---------|---------|
|   zext   | zext_ln1768_fu_105 |    0    |    0    |
|----------|--------------------|---------|---------|
|bitconcatenate|     tmp_fu_124     |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |    29   |
|----------|--------------------|---------|---------|

Memories:
+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |
+--------+--------+--------+--------+
|arr_imag|   32   |    0   |    0   |
|arr_real|   32   |    0   |    0   |
+--------+--------+--------+--------+
|  Total |   64   |    0   |    0   |
+--------+--------+--------+--------+

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|arr_imag_addr_reg_149|   14   |
|arr_real_addr_reg_144|   14   |
|      i_reg_133      |   14   |
| icmp_ln1768_reg_140 |    1   |
|     tmp_reg_154     |   64   |
+---------------------+--------+
|        Total        |   107  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_52 |  p2  |   2  |  64  |   128  ||    9    |
| grp_access_fu_73 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_79 |  p0  |   2  |  14  |   28   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   184  ||  4.764  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   29   |
|   Memory  |   64   |    -   |    0   |    0   |
|Multiplexer|    -   |    4   |    -   |   27   |
|  Register |    -   |    -   |   107  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   64   |    4   |   107  |   56   |
+-----------+--------+--------+--------+--------+
