Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o F:/GitHub/Procesador4-wm/tceprocesador4_isim_beh.exe -prj F:/GitHub/Procesador4-wm/tceprocesador4_beh.prj work.tceprocesador4 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "F:/GitHub/Procesador4-wm/Windows_Manager.vhd" into library work
Parsing VHDL file "F:/GitHub/Procesador4-wm/UnidadControl.vhd" into library work
Parsing VHDL file "F:/GitHub/Procesador4-wm/Sumador.vhd" into library work
Parsing VHDL file "F:/GitHub/Procesador4-wm/SEU.vhd" into library work
Parsing VHDL file "F:/GitHub/Procesador4-wm/RegisterFile.vhd" into library work
Parsing VHDL file "F:/GitHub/Procesador4-wm/PSRModifier.vhd" into library work
Parsing VHDL file "F:/GitHub/Procesador4-wm/PSR.vhd" into library work
Parsing VHDL file "F:/GitHub/Procesador4-wm/ProgramCounter.vhd" into library work
Parsing VHDL file "F:/GitHub/Procesador4-wm/NexProgramConter.vhd" into library work
Parsing VHDL file "F:/GitHub/Procesador4-wm/mux.vhd" into library work
Parsing VHDL file "F:/GitHub/Procesador4-wm/InstructionMemory.vhd" into library work
Parsing VHDL file "F:/GitHub/Procesador4-wm/ALU.vhd" into library work
Parsing VHDL file "F:/GitHub/Procesador4-wm/procesador4-wm.vhd" into library work
Parsing VHDL file "F:/GitHub/Procesador4-wm/tceprocesador4.vhd" into library work
Starting static elaboration
WARNING:HDLCompiler:1242 - "N:/P.20131013/rtf/vhdl/src/ieee/std_logic_arith.vhd" Line 2415: Warning: "CONV_INTEGER: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, and it has been converted to 0."
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package textio
Compiling package numeric_std
Compiling architecture behavioral of entity Sumador [sumador_default]
Compiling architecture behavioral of entity NexProgramConter [nexprogramconter_default]
Compiling architecture behavioral of entity ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity InstructionMemory [instructionmemory_default]
Compiling architecture behavioral of entity RegisterFile [registerfile_default]
Compiling architecture behavioral of entity Windows_Manager [windows_manager_default]
Compiling architecture behavioral of entity UNIDADCONTROL [unidadcontrol_default]
Compiling architecture behavioral of entity SEU [seu_default]
Compiling architecture arq_mux of entity mux [mux_default]
Compiling architecture behavioral of entity ALU [alu_default]
Compiling architecture behavioral of entity PSRModifiler [psrmodifiler_default]
Compiling architecture behavioral of entity PSR [psr_default]
Compiling architecture behavioral of entity procesador4_wm [procesador4_wm_default]
Compiling architecture behavior of entity tceprocesador4
Time Resolution for simulation is 1ps.
Waiting for 12 sub-compilation(s) to finish...
Compiled 33 VHDL Units
Built simulation executable F:/GitHub/Procesador4-wm/tceprocesador4_isim_beh.exe
Fuse Memory Usage: 37420 KB
Fuse CPU Usage: 780 ms
