ARM GAS  C:\Users\samue\AppData\Local\Temp\ccZxQBck.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_GPIO_Init,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_GPIO_Init:
  26              	.LFB133:
  27              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * <h2><center>&copy; Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.</center></h2>
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/main.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/main.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/main.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/main.c ****   *
  17:Core/Src/main.c ****   ******************************************************************************
  18:Core/Src/main.c ****   */
  19:Core/Src/main.c **** /* USER CODE END Header */
  20:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/main.c **** #include "main.h"
  22:Core/Src/main.c **** 
  23:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/main.c **** #include "user_init.h"
  26:Core/Src/main.c **** #include "user_app.h"
  27:Core/Src/main.c **** /* USER CODE END Includes */
  28:Core/Src/main.c **** 
  29:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  30:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  31:Core/Src/main.c **** 
ARM GAS  C:\Users\samue\AppData\Local\Temp\ccZxQBck.s 			page 2


  32:Core/Src/main.c **** /* USER CODE END PTD */
  33:Core/Src/main.c **** 
  34:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  35:Core/Src/main.c **** /* USER CODE BEGIN PD */
  36:Core/Src/main.c **** /* USER CODE END PD */
  37:Core/Src/main.c **** 
  38:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/main.c **** /* USER CODE BEGIN PM */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* USER CODE END PM */
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/main.c **** UART_HandleTypeDef huart2;
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* USER CODE BEGIN PV */
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* USER CODE END PV */
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  51:Core/Src/main.c **** void SystemClock_Config(void);
  52:Core/Src/main.c **** static void MX_GPIO_Init(void);
  53:Core/Src/main.c **** static void MX_USART2_UART_Init(void);
  54:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** /* USER CODE END PFP */
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  59:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  60:Core/Src/main.c **** 
  61:Core/Src/main.c **** /* USER CODE END 0 */
  62:Core/Src/main.c **** 
  63:Core/Src/main.c **** /**
  64:Core/Src/main.c ****   * @brief  The application entry point.
  65:Core/Src/main.c ****   * @retval int
  66:Core/Src/main.c ****   */
  67:Core/Src/main.c **** int main(void)
  68:Core/Src/main.c **** {
  69:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  70:Core/Src/main.c **** 
  71:Core/Src/main.c ****   // Run setup code
  72:Core/Src/main.c ****   user_init();
  73:Core/Src/main.c **** 
  74:Core/Src/main.c ****   /* USER CODE END 1 */
  75:Core/Src/main.c **** 
  76:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  77:Core/Src/main.c **** 
  78:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  79:Core/Src/main.c ****   HAL_Init();
  80:Core/Src/main.c **** 
  81:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  82:Core/Src/main.c **** 
  83:Core/Src/main.c ****   /* USER CODE END Init */
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   /* Configure the system clock */
  86:Core/Src/main.c ****   SystemClock_Config();
  87:Core/Src/main.c **** 
  88:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
ARM GAS  C:\Users\samue\AppData\Local\Temp\ccZxQBck.s 			page 3


  89:Core/Src/main.c **** 
  90:Core/Src/main.c ****   /* USER CODE END SysInit */
  91:Core/Src/main.c **** 
  92:Core/Src/main.c ****   /* Initialize all configured peripherals */
  93:Core/Src/main.c ****   MX_GPIO_Init();
  94:Core/Src/main.c ****   MX_USART2_UART_Init();
  95:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  96:Core/Src/main.c **** 
  97:Core/Src/main.c ****   /* USER CODE END 2 */
  98:Core/Src/main.c **** 
  99:Core/Src/main.c ****   /* Infinite loop */
 100:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 101:Core/Src/main.c ****   while (1)
 102:Core/Src/main.c ****   {
 103:Core/Src/main.c ****     // Run looped code
 104:Core/Src/main.c ****     user_app();
 105:Core/Src/main.c ****     
 106:Core/Src/main.c ****     /* USER CODE END WHILE */
 107:Core/Src/main.c **** 
 108:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 109:Core/Src/main.c ****   }
 110:Core/Src/main.c ****   /* USER CODE END 3 */
 111:Core/Src/main.c **** }
 112:Core/Src/main.c **** 
 113:Core/Src/main.c **** /**
 114:Core/Src/main.c ****   * @brief System Clock Configuration
 115:Core/Src/main.c ****   * @retval None
 116:Core/Src/main.c ****   */
 117:Core/Src/main.c **** void SystemClock_Config(void)
 118:Core/Src/main.c **** {
 119:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 120:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 121:Core/Src/main.c **** 
 122:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 123:Core/Src/main.c ****   */
 124:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 125:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 126:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 127:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 128:Core/Src/main.c ****   */
 129:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 130:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 131:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 132:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 133:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 134:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 16;
 135:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 336;
 136:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 137:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 138:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 139:Core/Src/main.c ****   {
 140:Core/Src/main.c ****     Error_Handler();
 141:Core/Src/main.c ****   }
 142:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 143:Core/Src/main.c ****   */
 144:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 145:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
ARM GAS  C:\Users\samue\AppData\Local\Temp\ccZxQBck.s 			page 4


 146:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 147:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 148:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 149:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 150:Core/Src/main.c **** 
 151:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 152:Core/Src/main.c ****   {
 153:Core/Src/main.c ****     Error_Handler();
 154:Core/Src/main.c ****   }
 155:Core/Src/main.c **** }
 156:Core/Src/main.c **** 
 157:Core/Src/main.c **** /**
 158:Core/Src/main.c ****   * @brief USART2 Initialization Function
 159:Core/Src/main.c ****   * @param None
 160:Core/Src/main.c ****   * @retval None
 161:Core/Src/main.c ****   */
 162:Core/Src/main.c **** static void MX_USART2_UART_Init(void)
 163:Core/Src/main.c **** {
 164:Core/Src/main.c **** 
 165:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 0 */
 166:Core/Src/main.c **** 
 167:Core/Src/main.c ****   /* USER CODE END USART2_Init 0 */
 168:Core/Src/main.c **** 
 169:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 1 */
 170:Core/Src/main.c **** 
 171:Core/Src/main.c ****   /* USER CODE END USART2_Init 1 */
 172:Core/Src/main.c ****   huart2.Instance = USART2;
 173:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 174:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 175:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 176:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 177:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 178:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 179:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 180:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 181:Core/Src/main.c ****   {
 182:Core/Src/main.c ****     Error_Handler();
 183:Core/Src/main.c ****   }
 184:Core/Src/main.c ****   /* USER CODE BEGIN USART2_Init 2 */
 185:Core/Src/main.c **** 
 186:Core/Src/main.c ****   /* USER CODE END USART2_Init 2 */
 187:Core/Src/main.c **** 
 188:Core/Src/main.c **** }
 189:Core/Src/main.c **** 
 190:Core/Src/main.c **** /**
 191:Core/Src/main.c ****   * @brief GPIO Initialization Function
 192:Core/Src/main.c ****   * @param None
 193:Core/Src/main.c ****   * @retval None
 194:Core/Src/main.c ****   */
 195:Core/Src/main.c **** static void MX_GPIO_Init(void)
 196:Core/Src/main.c **** {
  28              		.loc 1 196 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 40
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 30B5     		push	{r4, r5, lr}
  33              	.LCFI0:
ARM GAS  C:\Users\samue\AppData\Local\Temp\ccZxQBck.s 			page 5


  34              		.cfi_def_cfa_offset 12
  35              		.cfi_offset 4, -12
  36              		.cfi_offset 5, -8
  37              		.cfi_offset 14, -4
  38 0002 8BB0     		sub	sp, sp, #44
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 56
 197:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  41              		.loc 1 197 3 view .LVU1
  42              		.loc 1 197 20 is_stmt 0 view .LVU2
  43 0004 0024     		movs	r4, #0
  44 0006 0594     		str	r4, [sp, #20]
  45 0008 0694     		str	r4, [sp, #24]
  46 000a 0794     		str	r4, [sp, #28]
  47 000c 0894     		str	r4, [sp, #32]
  48 000e 0994     		str	r4, [sp, #36]
 198:Core/Src/main.c **** 
 199:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 200:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  49              		.loc 1 200 3 is_stmt 1 view .LVU3
  50              	.LBB4:
  51              		.loc 1 200 3 view .LVU4
  52 0010 0194     		str	r4, [sp, #4]
  53              		.loc 1 200 3 view .LVU5
  54 0012 224B     		ldr	r3, .L3
  55 0014 1A6B     		ldr	r2, [r3, #48]
  56 0016 42F00402 		orr	r2, r2, #4
  57 001a 1A63     		str	r2, [r3, #48]
  58              		.loc 1 200 3 view .LVU6
  59 001c 1A6B     		ldr	r2, [r3, #48]
  60 001e 02F00402 		and	r2, r2, #4
  61 0022 0192     		str	r2, [sp, #4]
  62              		.loc 1 200 3 view .LVU7
  63 0024 019A     		ldr	r2, [sp, #4]
  64              	.LBE4:
  65              		.loc 1 200 3 view .LVU8
 201:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  66              		.loc 1 201 3 view .LVU9
  67              	.LBB5:
  68              		.loc 1 201 3 view .LVU10
  69 0026 0294     		str	r4, [sp, #8]
  70              		.loc 1 201 3 view .LVU11
  71 0028 1A6B     		ldr	r2, [r3, #48]
  72 002a 42F08002 		orr	r2, r2, #128
  73 002e 1A63     		str	r2, [r3, #48]
  74              		.loc 1 201 3 view .LVU12
  75 0030 1A6B     		ldr	r2, [r3, #48]
  76 0032 02F08002 		and	r2, r2, #128
  77 0036 0292     		str	r2, [sp, #8]
  78              		.loc 1 201 3 view .LVU13
  79 0038 029A     		ldr	r2, [sp, #8]
  80              	.LBE5:
  81              		.loc 1 201 3 view .LVU14
 202:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  82              		.loc 1 202 3 view .LVU15
  83              	.LBB6:
  84              		.loc 1 202 3 view .LVU16
ARM GAS  C:\Users\samue\AppData\Local\Temp\ccZxQBck.s 			page 6


  85 003a 0394     		str	r4, [sp, #12]
  86              		.loc 1 202 3 view .LVU17
  87 003c 1A6B     		ldr	r2, [r3, #48]
  88 003e 42F00102 		orr	r2, r2, #1
  89 0042 1A63     		str	r2, [r3, #48]
  90              		.loc 1 202 3 view .LVU18
  91 0044 1A6B     		ldr	r2, [r3, #48]
  92 0046 02F00102 		and	r2, r2, #1
  93 004a 0392     		str	r2, [sp, #12]
  94              		.loc 1 202 3 view .LVU19
  95 004c 039A     		ldr	r2, [sp, #12]
  96              	.LBE6:
  97              		.loc 1 202 3 view .LVU20
 203:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
  98              		.loc 1 203 3 view .LVU21
  99              	.LBB7:
 100              		.loc 1 203 3 view .LVU22
 101 004e 0494     		str	r4, [sp, #16]
 102              		.loc 1 203 3 view .LVU23
 103 0050 1A6B     		ldr	r2, [r3, #48]
 104 0052 42F00202 		orr	r2, r2, #2
 105 0056 1A63     		str	r2, [r3, #48]
 106              		.loc 1 203 3 view .LVU24
 107 0058 1B6B     		ldr	r3, [r3, #48]
 108 005a 03F00203 		and	r3, r3, #2
 109 005e 0493     		str	r3, [sp, #16]
 110              		.loc 1 203 3 view .LVU25
 111 0060 049B     		ldr	r3, [sp, #16]
 112              	.LBE7:
 113              		.loc 1 203 3 view .LVU26
 204:Core/Src/main.c **** 
 205:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 206:Core/Src/main.c ****   HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 114              		.loc 1 206 3 view .LVU27
 115 0062 0F4D     		ldr	r5, .L3+4
 116 0064 2246     		mov	r2, r4
 117 0066 2021     		movs	r1, #32
 118 0068 2846     		mov	r0, r5
 119 006a FFF7FEFF 		bl	HAL_GPIO_WritePin
 120              	.LVL0:
 207:Core/Src/main.c **** 
 208:Core/Src/main.c ****   /*Configure GPIO pin : B1_Pin */
 209:Core/Src/main.c ****   GPIO_InitStruct.Pin = B1_Pin;
 121              		.loc 1 209 3 view .LVU28
 122              		.loc 1 209 23 is_stmt 0 view .LVU29
 123 006e 4FF40053 		mov	r3, #8192
 124 0072 0593     		str	r3, [sp, #20]
 210:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 125              		.loc 1 210 3 is_stmt 1 view .LVU30
 126              		.loc 1 210 24 is_stmt 0 view .LVU31
 127 0074 4FF40413 		mov	r3, #2162688
 128 0078 0693     		str	r3, [sp, #24]
 211:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 129              		.loc 1 211 3 is_stmt 1 view .LVU32
 130              		.loc 1 211 24 is_stmt 0 view .LVU33
 131 007a 0794     		str	r4, [sp, #28]
 212:Core/Src/main.c ****   HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
ARM GAS  C:\Users\samue\AppData\Local\Temp\ccZxQBck.s 			page 7


 132              		.loc 1 212 3 is_stmt 1 view .LVU34
 133 007c 05A9     		add	r1, sp, #20
 134 007e 0948     		ldr	r0, .L3+8
 135 0080 FFF7FEFF 		bl	HAL_GPIO_Init
 136              	.LVL1:
 213:Core/Src/main.c **** 
 214:Core/Src/main.c ****   /*Configure GPIO pin : LD2_Pin */
 215:Core/Src/main.c ****   GPIO_InitStruct.Pin = LD2_Pin;
 137              		.loc 1 215 3 view .LVU35
 138              		.loc 1 215 23 is_stmt 0 view .LVU36
 139 0084 2023     		movs	r3, #32
 140 0086 0593     		str	r3, [sp, #20]
 216:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 141              		.loc 1 216 3 is_stmt 1 view .LVU37
 142              		.loc 1 216 24 is_stmt 0 view .LVU38
 143 0088 0123     		movs	r3, #1
 144 008a 0693     		str	r3, [sp, #24]
 217:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 145              		.loc 1 217 3 is_stmt 1 view .LVU39
 146              		.loc 1 217 24 is_stmt 0 view .LVU40
 147 008c 0794     		str	r4, [sp, #28]
 218:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 148              		.loc 1 218 3 is_stmt 1 view .LVU41
 149              		.loc 1 218 25 is_stmt 0 view .LVU42
 150 008e 0894     		str	r4, [sp, #32]
 219:Core/Src/main.c ****   HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 151              		.loc 1 219 3 is_stmt 1 view .LVU43
 152 0090 05A9     		add	r1, sp, #20
 153 0092 2846     		mov	r0, r5
 154 0094 FFF7FEFF 		bl	HAL_GPIO_Init
 155              	.LVL2:
 220:Core/Src/main.c **** 
 221:Core/Src/main.c **** }
 156              		.loc 1 221 1 is_stmt 0 view .LVU44
 157 0098 0BB0     		add	sp, sp, #44
 158              	.LCFI2:
 159              		.cfi_def_cfa_offset 12
 160              		@ sp needed
 161 009a 30BD     		pop	{r4, r5, pc}
 162              	.L4:
 163              		.align	2
 164              	.L3:
 165 009c 00380240 		.word	1073887232
 166 00a0 00000240 		.word	1073872896
 167 00a4 00080240 		.word	1073874944
 168              		.cfi_endproc
 169              	.LFE133:
 171              		.section	.text.Error_Handler,"ax",%progbits
 172              		.align	1
 173              		.global	Error_Handler
 174              		.syntax unified
 175              		.thumb
 176              		.thumb_func
 178              	Error_Handler:
 179              	.LFB134:
 222:Core/Src/main.c **** 
 223:Core/Src/main.c **** /* USER CODE BEGIN 4 */
ARM GAS  C:\Users\samue\AppData\Local\Temp\ccZxQBck.s 			page 8


 224:Core/Src/main.c **** 
 225:Core/Src/main.c **** /* USER CODE END 4 */
 226:Core/Src/main.c **** 
 227:Core/Src/main.c **** /**
 228:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 229:Core/Src/main.c ****   * @retval None
 230:Core/Src/main.c ****   */
 231:Core/Src/main.c **** void Error_Handler(void)
 232:Core/Src/main.c **** {
 180              		.loc 1 232 1 is_stmt 1 view -0
 181              		.cfi_startproc
 182              		@ Volatile: function does not return.
 183              		@ args = 0, pretend = 0, frame = 0
 184              		@ frame_needed = 0, uses_anonymous_args = 0
 185              		@ link register save eliminated.
 233:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 234:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 235:Core/Src/main.c ****   __disable_irq();
 186              		.loc 1 235 3 view .LVU46
 187              	.LBB8:
 188              	.LBI8:
 189              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
ARM GAS  C:\Users\samue\AppData\Local\Temp\ccZxQBck.s 			page 9


  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
ARM GAS  C:\Users\samue\AppData\Local\Temp\ccZxQBck.s 			page 10


  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 190              		.loc 2 140 27 view .LVU47
 191              	.LBB9:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 192              		.loc 2 142 3 view .LVU48
 193              		.syntax unified
 194              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 195 0000 72B6     		cpsid i
 196              	@ 0 "" 2
ARM GAS  C:\Users\samue\AppData\Local\Temp\ccZxQBck.s 			page 11


 197              		.thumb
 198              		.syntax unified
 199              	.L6:
 200              	.LBE9:
 201              	.LBE8:
 236:Core/Src/main.c ****   while (1)
 202              		.loc 1 236 3 discriminator 1 view .LVU49
 237:Core/Src/main.c ****   {
 238:Core/Src/main.c ****   }
 203              		.loc 1 238 3 discriminator 1 view .LVU50
 236:Core/Src/main.c ****   while (1)
 204              		.loc 1 236 9 discriminator 1 view .LVU51
 205 0002 FEE7     		b	.L6
 206              		.cfi_endproc
 207              	.LFE134:
 209              		.section	.text.MX_USART2_UART_Init,"ax",%progbits
 210              		.align	1
 211              		.syntax unified
 212              		.thumb
 213              		.thumb_func
 215              	MX_USART2_UART_Init:
 216              	.LFB132:
 163:Core/Src/main.c **** 
 217              		.loc 1 163 1 view -0
 218              		.cfi_startproc
 219              		@ args = 0, pretend = 0, frame = 0
 220              		@ frame_needed = 0, uses_anonymous_args = 0
 221 0000 08B5     		push	{r3, lr}
 222              	.LCFI3:
 223              		.cfi_def_cfa_offset 8
 224              		.cfi_offset 3, -8
 225              		.cfi_offset 14, -4
 172:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 226              		.loc 1 172 3 view .LVU53
 172:Core/Src/main.c ****   huart2.Init.BaudRate = 115200;
 227              		.loc 1 172 19 is_stmt 0 view .LVU54
 228 0002 0A48     		ldr	r0, .L11
 229 0004 0A4B     		ldr	r3, .L11+4
 230 0006 0360     		str	r3, [r0]
 173:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 231              		.loc 1 173 3 is_stmt 1 view .LVU55
 173:Core/Src/main.c ****   huart2.Init.WordLength = UART_WORDLENGTH_8B;
 232              		.loc 1 173 24 is_stmt 0 view .LVU56
 233 0008 4FF4E133 		mov	r3, #115200
 234 000c 4360     		str	r3, [r0, #4]
 174:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 235              		.loc 1 174 3 is_stmt 1 view .LVU57
 174:Core/Src/main.c ****   huart2.Init.StopBits = UART_STOPBITS_1;
 236              		.loc 1 174 26 is_stmt 0 view .LVU58
 237 000e 0023     		movs	r3, #0
 238 0010 8360     		str	r3, [r0, #8]
 175:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 239              		.loc 1 175 3 is_stmt 1 view .LVU59
 175:Core/Src/main.c ****   huart2.Init.Parity = UART_PARITY_NONE;
 240              		.loc 1 175 24 is_stmt 0 view .LVU60
 241 0012 C360     		str	r3, [r0, #12]
 176:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
ARM GAS  C:\Users\samue\AppData\Local\Temp\ccZxQBck.s 			page 12


 242              		.loc 1 176 3 is_stmt 1 view .LVU61
 176:Core/Src/main.c ****   huart2.Init.Mode = UART_MODE_TX_RX;
 243              		.loc 1 176 22 is_stmt 0 view .LVU62
 244 0014 0361     		str	r3, [r0, #16]
 177:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 245              		.loc 1 177 3 is_stmt 1 view .LVU63
 177:Core/Src/main.c ****   huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 246              		.loc 1 177 20 is_stmt 0 view .LVU64
 247 0016 0C22     		movs	r2, #12
 248 0018 4261     		str	r2, [r0, #20]
 178:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 249              		.loc 1 178 3 is_stmt 1 view .LVU65
 178:Core/Src/main.c ****   huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 250              		.loc 1 178 25 is_stmt 0 view .LVU66
 251 001a 8361     		str	r3, [r0, #24]
 179:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 252              		.loc 1 179 3 is_stmt 1 view .LVU67
 179:Core/Src/main.c ****   if (HAL_UART_Init(&huart2) != HAL_OK)
 253              		.loc 1 179 28 is_stmt 0 view .LVU68
 254 001c C361     		str	r3, [r0, #28]
 180:Core/Src/main.c ****   {
 255              		.loc 1 180 3 is_stmt 1 view .LVU69
 180:Core/Src/main.c ****   {
 256              		.loc 1 180 7 is_stmt 0 view .LVU70
 257 001e FFF7FEFF 		bl	HAL_UART_Init
 258              	.LVL3:
 180:Core/Src/main.c ****   {
 259              		.loc 1 180 6 view .LVU71
 260 0022 00B9     		cbnz	r0, .L10
 188:Core/Src/main.c **** 
 261              		.loc 1 188 1 view .LVU72
 262 0024 08BD     		pop	{r3, pc}
 263              	.L10:
 182:Core/Src/main.c ****   }
 264              		.loc 1 182 5 is_stmt 1 view .LVU73
 265 0026 FFF7FEFF 		bl	Error_Handler
 266              	.LVL4:
 267              	.L12:
 268 002a 00BF     		.align	2
 269              	.L11:
 270 002c 00000000 		.word	.LANCHOR0
 271 0030 00440040 		.word	1073759232
 272              		.cfi_endproc
 273              	.LFE132:
 275              		.section	.text.SystemClock_Config,"ax",%progbits
 276              		.align	1
 277              		.global	SystemClock_Config
 278              		.syntax unified
 279              		.thumb
 280              		.thumb_func
 282              	SystemClock_Config:
 283              	.LFB131:
 118:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 284              		.loc 1 118 1 view -0
 285              		.cfi_startproc
 286              		@ args = 0, pretend = 0, frame = 80
 287              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Users\samue\AppData\Local\Temp\ccZxQBck.s 			page 13


 288 0000 00B5     		push	{lr}
 289              	.LCFI4:
 290              		.cfi_def_cfa_offset 4
 291              		.cfi_offset 14, -4
 292 0002 95B0     		sub	sp, sp, #84
 293              	.LCFI5:
 294              		.cfi_def_cfa_offset 88
 119:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 295              		.loc 1 119 3 view .LVU75
 119:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 296              		.loc 1 119 22 is_stmt 0 view .LVU76
 297 0004 3022     		movs	r2, #48
 298 0006 0021     		movs	r1, #0
 299 0008 08A8     		add	r0, sp, #32
 300 000a FFF7FEFF 		bl	memset
 301              	.LVL5:
 120:Core/Src/main.c **** 
 302              		.loc 1 120 3 is_stmt 1 view .LVU77
 120:Core/Src/main.c **** 
 303              		.loc 1 120 22 is_stmt 0 view .LVU78
 304 000e 0023     		movs	r3, #0
 305 0010 0393     		str	r3, [sp, #12]
 306 0012 0493     		str	r3, [sp, #16]
 307 0014 0593     		str	r3, [sp, #20]
 308 0016 0693     		str	r3, [sp, #24]
 309 0018 0793     		str	r3, [sp, #28]
 124:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 310              		.loc 1 124 3 is_stmt 1 view .LVU79
 311              	.LBB10:
 124:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 312              		.loc 1 124 3 view .LVU80
 313 001a 0193     		str	r3, [sp, #4]
 124:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 314              		.loc 1 124 3 view .LVU81
 315 001c 1E4A     		ldr	r2, .L19
 316 001e 116C     		ldr	r1, [r2, #64]
 317 0020 41F08051 		orr	r1, r1, #268435456
 318 0024 1164     		str	r1, [r2, #64]
 124:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 319              		.loc 1 124 3 view .LVU82
 320 0026 126C     		ldr	r2, [r2, #64]
 321 0028 02F08052 		and	r2, r2, #268435456
 322 002c 0192     		str	r2, [sp, #4]
 124:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 323              		.loc 1 124 3 view .LVU83
 324 002e 019A     		ldr	r2, [sp, #4]
 325              	.LBE10:
 124:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 326              		.loc 1 124 3 view .LVU84
 125:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 327              		.loc 1 125 3 view .LVU85
 328              	.LBB11:
 125:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 329              		.loc 1 125 3 view .LVU86
 330 0030 0293     		str	r3, [sp, #8]
 125:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 331              		.loc 1 125 3 view .LVU87
ARM GAS  C:\Users\samue\AppData\Local\Temp\ccZxQBck.s 			page 14


 332 0032 1A4A     		ldr	r2, .L19+4
 333 0034 1168     		ldr	r1, [r2]
 334 0036 41F44041 		orr	r1, r1, #49152
 335 003a 1160     		str	r1, [r2]
 125:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 336              		.loc 1 125 3 view .LVU88
 337 003c 1268     		ldr	r2, [r2]
 338 003e 02F44042 		and	r2, r2, #49152
 339 0042 0292     		str	r2, [sp, #8]
 125:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 340              		.loc 1 125 3 view .LVU89
 341 0044 029A     		ldr	r2, [sp, #8]
 342              	.LBE11:
 125:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 343              		.loc 1 125 3 view .LVU90
 129:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 344              		.loc 1 129 3 view .LVU91
 129:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 345              		.loc 1 129 36 is_stmt 0 view .LVU92
 346 0046 0221     		movs	r1, #2
 347 0048 0891     		str	r1, [sp, #32]
 130:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 348              		.loc 1 130 3 is_stmt 1 view .LVU93
 130:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 349              		.loc 1 130 30 is_stmt 0 view .LVU94
 350 004a 0122     		movs	r2, #1
 351 004c 0B92     		str	r2, [sp, #44]
 131:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 352              		.loc 1 131 3 is_stmt 1 view .LVU95
 131:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 353              		.loc 1 131 41 is_stmt 0 view .LVU96
 354 004e 1022     		movs	r2, #16
 355 0050 0C92     		str	r2, [sp, #48]
 132:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 356              		.loc 1 132 3 is_stmt 1 view .LVU97
 132:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 357              		.loc 1 132 34 is_stmt 0 view .LVU98
 358 0052 0E91     		str	r1, [sp, #56]
 133:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 16;
 359              		.loc 1 133 3 is_stmt 1 view .LVU99
 133:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 16;
 360              		.loc 1 133 35 is_stmt 0 view .LVU100
 361 0054 0F93     		str	r3, [sp, #60]
 134:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 336;
 362              		.loc 1 134 3 is_stmt 1 view .LVU101
 134:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 336;
 363              		.loc 1 134 30 is_stmt 0 view .LVU102
 364 0056 1092     		str	r2, [sp, #64]
 135:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 365              		.loc 1 135 3 is_stmt 1 view .LVU103
 135:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 366              		.loc 1 135 30 is_stmt 0 view .LVU104
 367 0058 4FF4A873 		mov	r3, #336
 368 005c 1193     		str	r3, [sp, #68]
 136:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 369              		.loc 1 136 3 is_stmt 1 view .LVU105
 136:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
ARM GAS  C:\Users\samue\AppData\Local\Temp\ccZxQBck.s 			page 15


 370              		.loc 1 136 30 is_stmt 0 view .LVU106
 371 005e 0423     		movs	r3, #4
 372 0060 1293     		str	r3, [sp, #72]
 137:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 373              		.loc 1 137 3 is_stmt 1 view .LVU107
 137:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 374              		.loc 1 137 30 is_stmt 0 view .LVU108
 375 0062 1393     		str	r3, [sp, #76]
 138:Core/Src/main.c ****   {
 376              		.loc 1 138 3 is_stmt 1 view .LVU109
 138:Core/Src/main.c ****   {
 377              		.loc 1 138 7 is_stmt 0 view .LVU110
 378 0064 08A8     		add	r0, sp, #32
 379 0066 FFF7FEFF 		bl	HAL_RCC_OscConfig
 380              	.LVL6:
 138:Core/Src/main.c ****   {
 381              		.loc 1 138 6 view .LVU111
 382 006a 80B9     		cbnz	r0, .L17
 144:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 383              		.loc 1 144 3 is_stmt 1 view .LVU112
 144:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 384              		.loc 1 144 31 is_stmt 0 view .LVU113
 385 006c 0F23     		movs	r3, #15
 386 006e 0393     		str	r3, [sp, #12]
 146:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 387              		.loc 1 146 3 is_stmt 1 view .LVU114
 146:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 388              		.loc 1 146 34 is_stmt 0 view .LVU115
 389 0070 0221     		movs	r1, #2
 390 0072 0491     		str	r1, [sp, #16]
 147:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 391              		.loc 1 147 3 is_stmt 1 view .LVU116
 147:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 392              		.loc 1 147 35 is_stmt 0 view .LVU117
 393 0074 0023     		movs	r3, #0
 394 0076 0593     		str	r3, [sp, #20]
 148:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 395              		.loc 1 148 3 is_stmt 1 view .LVU118
 148:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 396              		.loc 1 148 36 is_stmt 0 view .LVU119
 397 0078 4FF48052 		mov	r2, #4096
 398 007c 0692     		str	r2, [sp, #24]
 149:Core/Src/main.c **** 
 399              		.loc 1 149 3 is_stmt 1 view .LVU120
 149:Core/Src/main.c **** 
 400              		.loc 1 149 36 is_stmt 0 view .LVU121
 401 007e 0793     		str	r3, [sp, #28]
 151:Core/Src/main.c ****   {
 402              		.loc 1 151 3 is_stmt 1 view .LVU122
 151:Core/Src/main.c ****   {
 403              		.loc 1 151 7 is_stmt 0 view .LVU123
 404 0080 03A8     		add	r0, sp, #12
 405 0082 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 406              	.LVL7:
 151:Core/Src/main.c ****   {
 407              		.loc 1 151 6 view .LVU124
 408 0086 20B9     		cbnz	r0, .L18
ARM GAS  C:\Users\samue\AppData\Local\Temp\ccZxQBck.s 			page 16


 155:Core/Src/main.c **** 
 409              		.loc 1 155 1 view .LVU125
 410 0088 15B0     		add	sp, sp, #84
 411              	.LCFI6:
 412              		.cfi_remember_state
 413              		.cfi_def_cfa_offset 4
 414              		@ sp needed
 415 008a 5DF804FB 		ldr	pc, [sp], #4
 416              	.L17:
 417              	.LCFI7:
 418              		.cfi_restore_state
 140:Core/Src/main.c ****   }
 419              		.loc 1 140 5 is_stmt 1 view .LVU126
 420 008e FFF7FEFF 		bl	Error_Handler
 421              	.LVL8:
 422              	.L18:
 153:Core/Src/main.c ****   }
 423              		.loc 1 153 5 view .LVU127
 424 0092 FFF7FEFF 		bl	Error_Handler
 425              	.LVL9:
 426              	.L20:
 427 0096 00BF     		.align	2
 428              	.L19:
 429 0098 00380240 		.word	1073887232
 430 009c 00700040 		.word	1073770496
 431              		.cfi_endproc
 432              	.LFE131:
 434              		.section	.text.main,"ax",%progbits
 435              		.align	1
 436              		.global	main
 437              		.syntax unified
 438              		.thumb
 439              		.thumb_func
 441              	main:
 442              	.LFB130:
  68:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 443              		.loc 1 68 1 view -0
 444              		.cfi_startproc
 445              		@ Volatile: function does not return.
 446              		@ args = 0, pretend = 0, frame = 0
 447              		@ frame_needed = 0, uses_anonymous_args = 0
 448 0000 08B5     		push	{r3, lr}
 449              	.LCFI8:
 450              		.cfi_def_cfa_offset 8
 451              		.cfi_offset 3, -8
 452              		.cfi_offset 14, -4
  72:Core/Src/main.c **** 
 453              		.loc 1 72 3 view .LVU129
 454 0002 FFF7FEFF 		bl	user_init
 455              	.LVL10:
  79:Core/Src/main.c **** 
 456              		.loc 1 79 3 view .LVU130
 457 0006 FFF7FEFF 		bl	HAL_Init
 458              	.LVL11:
  86:Core/Src/main.c **** 
 459              		.loc 1 86 3 view .LVU131
 460 000a FFF7FEFF 		bl	SystemClock_Config
ARM GAS  C:\Users\samue\AppData\Local\Temp\ccZxQBck.s 			page 17


 461              	.LVL12:
  93:Core/Src/main.c ****   MX_USART2_UART_Init();
 462              		.loc 1 93 3 view .LVU132
 463 000e FFF7FEFF 		bl	MX_GPIO_Init
 464              	.LVL13:
  94:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 465              		.loc 1 94 3 view .LVU133
 466 0012 FFF7FEFF 		bl	MX_USART2_UART_Init
 467              	.LVL14:
 468              	.L22:
 101:Core/Src/main.c ****   {
 469              		.loc 1 101 3 discriminator 1 view .LVU134
 104:Core/Src/main.c ****     
 470              		.loc 1 104 5 discriminator 1 view .LVU135
 471 0016 FFF7FEFF 		bl	user_app
 472              	.LVL15:
 101:Core/Src/main.c ****   {
 473              		.loc 1 101 9 discriminator 1 view .LVU136
 474 001a FCE7     		b	.L22
 475              		.cfi_endproc
 476              	.LFE130:
 478              		.global	huart2
 479              		.section	.bss.huart2,"aw",%nobits
 480              		.align	2
 481              		.set	.LANCHOR0,. + 0
 484              	huart2:
 485 0000 00000000 		.space	68
 485      00000000 
 485      00000000 
 485      00000000 
 485      00000000 
 486              		.text
 487              	.Letext0:
 488              		.file 3 "c:\\dev_tools\\gcc-arm-none-eabi-10.3-2021.10-win32\\gcc-arm-none-eabi-10.3-2021.10\\arm-
 489              		.file 4 "c:\\dev_tools\\gcc-arm-none-eabi-10.3-2021.10-win32\\gcc-arm-none-eabi-10.3-2021.10\\arm-
 490              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f411xe.h"
 491              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 492              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 493              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 494              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 495              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 496              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 497              		.file 12 "headers/user_init.h"
 498              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 499              		.file 14 "headers/user_app.h"
 500              		.file 15 "<built-in>"
ARM GAS  C:\Users\samue\AppData\Local\Temp\ccZxQBck.s 			page 18


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\samue\AppData\Local\Temp\ccZxQBck.s:20     .text.MX_GPIO_Init:00000000 $t
C:\Users\samue\AppData\Local\Temp\ccZxQBck.s:25     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\samue\AppData\Local\Temp\ccZxQBck.s:165    .text.MX_GPIO_Init:0000009c $d
C:\Users\samue\AppData\Local\Temp\ccZxQBck.s:172    .text.Error_Handler:00000000 $t
C:\Users\samue\AppData\Local\Temp\ccZxQBck.s:178    .text.Error_Handler:00000000 Error_Handler
C:\Users\samue\AppData\Local\Temp\ccZxQBck.s:210    .text.MX_USART2_UART_Init:00000000 $t
C:\Users\samue\AppData\Local\Temp\ccZxQBck.s:215    .text.MX_USART2_UART_Init:00000000 MX_USART2_UART_Init
C:\Users\samue\AppData\Local\Temp\ccZxQBck.s:270    .text.MX_USART2_UART_Init:0000002c $d
C:\Users\samue\AppData\Local\Temp\ccZxQBck.s:276    .text.SystemClock_Config:00000000 $t
C:\Users\samue\AppData\Local\Temp\ccZxQBck.s:282    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\samue\AppData\Local\Temp\ccZxQBck.s:429    .text.SystemClock_Config:00000098 $d
C:\Users\samue\AppData\Local\Temp\ccZxQBck.s:435    .text.main:00000000 $t
C:\Users\samue\AppData\Local\Temp\ccZxQBck.s:441    .text.main:00000000 main
C:\Users\samue\AppData\Local\Temp\ccZxQBck.s:484    .bss.huart2:00000000 huart2
C:\Users\samue\AppData\Local\Temp\ccZxQBck.s:480    .bss.huart2:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_UART_Init
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
user_init
HAL_Init
user_app
