============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 07 2025  05:24:50 pm
  Module:                 carry_skip4_32bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

       Instance           Module      Cell-Count  Cell-Area  Net-Area   Total-Area 
-----------------------------------------------------------------------------------
carry_skip4_32bits    NA                     360   2554.950  1835.841     4390.791 
  CSKIP1              skip4                   39    271.510   128.614      400.125 
    FA1               full_adder               6     48.797    15.228       64.025 
    FA2               full_adder_100          11     60.058    37.157       97.215 
    FA3               full_adder_99            7     47.546    16.969       64.514 
    FA4               full_adder_98            7     50.048    16.969       67.017 
  skip_loop[1].CSKIP2 skip4_107               36    245.235   110.166      355.401 
    FA1               full_adder_97            7     47.546    16.969       64.514 
    FA2               full_adder_96            7     47.546    16.969       64.514 
    FA3               full_adder_95            7     47.546    16.969       64.514 
    FA4               full_adder_94            7     47.546    16.969       64.514 
  skip_loop[2].CSKIP2 skip4_106               36    277.766   110.166      387.933 
    FA1               full_adder_93            7     47.546    16.969       64.514 
    FA2               full_adder_92            7     52.550    16.969       69.519 
    FA3               full_adder_91            7     57.555    16.969       74.524 
    FA4               full_adder_90            7     57.555    16.969       74.524 
  skip_loop[3].CSKIP2 skip4_105               36    251.491   110.166      361.657 
    FA1               full_adder_89            7     47.546    16.969       64.514 
    FA2               full_adder_88            7     47.546    16.969       64.514 
    FA3               full_adder_87            7     47.546    16.969       64.514 
    FA4               full_adder_86            7     47.546    16.969       64.514 
  skip_loop[4].CSKIP2 skip4_104               37    262.752   113.560      376.312 
    FA1               full_adder_85            7     47.546    16.969       64.514 
    FA2               full_adder_84            7     47.546    16.969       64.514 
    FA3               full_adder_83            7     47.546    16.969       64.514 
    FA4               full_adder_82            7     47.546    16.969       64.514 
  skip_loop[5].CSKIP2 skip4_103               32    271.510    96.591      368.102 
    FA1               full_adder_81            6     50.048    13.575       63.623 
    FA2               full_adder_80            6     52.550    13.575       66.125 
    FA3               full_adder_79            6     52.550    13.575       66.125 
    FA4               full_adder_78            6     56.304    13.575       69.879 
  skip_loop[6].CSKIP2 skip4_102               33    294.032    99.985      394.017 
    FA1               full_adder_77            6     55.053    13.575       68.628 
    FA2               full_adder_76            6     50.048    13.575       63.623 
    FA3               full_adder_75            6     55.053    13.575       68.628 
    FA4               full_adder_74            6     60.058    13.575       73.633 
  skip_loop[7].CSKIP2 skip4_101               43    404.138   143.842      547.980 
    FA1               full_adder_73            6     60.058    13.575       73.633 
    FA2               full_adder_72            9     75.072    27.063      102.135 
    FA3               full_adder_71           10     98.845    30.457      129.301 
    FA4               full_adder_70            9     91.338    25.410      116.747 
