# MIPS PIPELINED PROCESSOR

5-Stage pipelined processor designed in Verilog that handles multiple MIPS instructions

## Stages

1. Instruction Fetch (IF)
2. Instruction Decode (ID)
3. Execute (EX)
4. Memory Access (MEM)
5. Writeback (WB)

## MIPS Architecture Implemented

![MIPS](MIPS.png "MIPS")