{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1557099589479 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557099589487 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 05 18:39:49 2019 " "Processing started: Sun May 05 18:39:49 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557099589487 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099589487 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TEST -c TEST " "Command: quartus_map --read_settings_files=on --write_settings_files=off TEST -c TEST" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099589487 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1557099590893 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1557099590893 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"architecture\";  expecting an identifier (\"architecture\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\" differentiator.vhd(14) " "VHDL syntax error at differentiator.vhd(14) near text \"architecture\";  expecting an identifier (\"architecture\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "differentiator.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/differentiator.vhd" 14 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099602372 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting an identifier (\"begin\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\" differentiator.vhd(17) " "VHDL syntax error at differentiator.vhd(17) near text \"begin\";  expecting an identifier (\"begin\" is a reserved keyword), or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "differentiator.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/differentiator.vhd" 17 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099602372 ""}
{ "Error" "EVRFX_VHDL_ERROR_MISMATCH_ON_LABEL" "shift_register_top differentiator.vhd(53) " "VHDL syntax error at differentiator.vhd(53): name used in construct must match previously specified name \"shift_register_top\"" {  } { { "differentiator.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/differentiator.vhd" 53 0 0 } }  } 0 10396 "VHDL syntax error at %2!s!: name used in construct must match previously specified name \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557099602372 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "shift_register_top differentiator.vhd(9) " "Ignored construct shift_register_top at differentiator.vhd(9) due to previous errors" {  } { { "differentiator.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/differentiator.vhd" 9 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1557099602372 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" differentiator.vhd(79) " "VHDL syntax error at differentiator.vhd(79) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "differentiator.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/differentiator.vhd" 79 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099602373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "differentiator.vhd 0 0 " "Found 0 design units, including 0 entities, in source file differentiator.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099602373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiply.vhd 4 2 " "Found 4 design units, including 2 entities, in source file multiply.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-Behavioral " "Found design unit 1: adder-Behavioral" {  } { { "multiply.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/multiply.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602383 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mult-Behavioral " "Found design unit 2: mult-Behavioral" {  } { { "multiply.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/multiply.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602383 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "multiply.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/multiply.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602383 ""} { "Info" "ISGN_ENTITY_NAME" "2 mult " "Found entity 2: mult" {  } { { "multiply.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/multiply.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099602383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant0.vhd 4 2 " "Found 4 design units, including 2 entities, in source file lpm_constant0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant0_lpm_constant_m29-RTL " "Found design unit 1: lpm_constant0_lpm_constant_m29-RTL" {  } { { "lpm_constant0.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant0.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602389 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 lpm_constant0-RTL " "Found design unit 2: lpm_constant0-RTL" {  } { { "lpm_constant0.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant0.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602389 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0_lpm_constant_m29 " "Found entity 1: lpm_constant0_lpm_constant_m29" {  } { { "lpm_constant0.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant0.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602389 ""} { "Info" "ISGN_ENTITY_NAME" "2 lpm_constant0 " "Found entity 2: lpm_constant0" {  } { { "lpm_constant0.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant0.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099602389 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "noopt HysTest.vhd(43) " "Unrecognized synthesis attribute \"noopt\" at HysTest.vhd(43)" {  } { { "HysTest.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/HysTest.vhd" 43 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099602395 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "noopt HysTest.vhd(49) " "Unrecognized synthesis attribute \"noopt\" at HysTest.vhd(49)" {  } { { "HysTest.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/HysTest.vhd" 49 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099602396 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "noopt HysTest.vhd(55) " "Unrecognized synthesis attribute \"noopt\" at HysTest.vhd(55)" {  } { { "HysTest.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/HysTest.vhd" 55 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099602396 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "noopt HysTest.vhd(61) " "Unrecognized synthesis attribute \"noopt\" at HysTest.vhd(61)" {  } { { "HysTest.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/HysTest.vhd" 61 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099602396 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "noopt HysTest.vhd(67) " "Unrecognized synthesis attribute \"noopt\" at HysTest.vhd(67)" {  } { { "HysTest.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/HysTest.vhd" 67 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099602396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hystest.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hystest.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HysTest-bdf_type " "Found design unit 1: HysTest-bdf_type" {  } { { "HysTest.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/HysTest.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602396 ""} { "Info" "ISGN_ENTITY_NAME" "1 HysTest " "Found entity 1: HysTest" {  } { { "HysTest.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/HysTest.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099602396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant_4.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_constant_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_4 " "Found entity 1: lpm_constant_4" {  } { { "lpm_constant_4.v" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant_4.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099602406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant_3.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_constant_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_3 " "Found entity 1: lpm_constant_3" {  } { { "lpm_constant_3.v" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant_3.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099602420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant_2.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_constant_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_2 " "Found entity 1: lpm_constant_2" {  } { { "lpm_constant_2.v" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant_2.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099602433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant_1.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_constant_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_1 " "Found entity 1: lpm_constant_1" {  } { { "lpm_constant_1.v" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant_1.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099602445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_constant_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_0 " "Found entity 1: lpm_constant_0" {  } { { "lpm_constant_0.v" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant_0.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099602461 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "lpm_constant_0 HysTest.v(89) " "Verilog HDL error at HysTest.v(89): module \"lpm_constant_0\" cannot be declared more than once" {  } { { "HysTest.v" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/HysTest.v" 89 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1557099602469 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "lpm_constant_0 lpm_constant_0.v(20) " "HDL info at lpm_constant_0.v(20): see declaration for object \"lpm_constant_0\"" {  } { { "lpm_constant_0.v" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant_0.v" 20 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557099602469 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "lpm_constant_1 HysTest.v(96) " "Ignored design unit \"lpm_constant_1\" at HysTest.v(96) due to previous errors" {  } { { "HysTest.v" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/HysTest.v" 96 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1557099602469 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "lpm_constant_2 HysTest.v(103) " "Ignored design unit \"lpm_constant_2\" at HysTest.v(103) due to previous errors" {  } { { "HysTest.v" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/HysTest.v" 103 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1557099602469 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "lpm_constant_3 HysTest.v(110) " "Ignored design unit \"lpm_constant_3\" at HysTest.v(110) due to previous errors" {  } { { "HysTest.v" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/HysTest.v" 110 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1557099602469 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "lpm_constant_4 HysTest.v(117) " "Ignored design unit \"lpm_constant_4\" at HysTest.v(117) due to previous errors" {  } { { "HysTest.v" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/HysTest.v" 117 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1557099602469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hystest.v 0 0 " "Found 0 design units, including 0 entities, in source file hystest.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099602470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dds_sine-rtl " "Found design unit 1: dds_sine-rtl" {  } { { "DDS.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/DDS.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602476 ""} { "Info" "ISGN_ENTITY_NAME" "1 dds_sine " "Found entity 1: dds_sine" {  } { { "DDS.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/DDS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099602476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dds_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DDS_TEST " "Found entity 1: DDS_TEST" {  } { { "DDS_TEST.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/DDS_TEST.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099602482 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "noopt DDS_TEST.vhd(41) " "Unrecognized synthesis attribute \"noopt\" at DDS_TEST.vhd(41)" {  } { { "DDS_TEST.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/DDS_TEST.vhd" 41 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099602489 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "noopt DDS_TEST.vhd(47) " "Unrecognized synthesis attribute \"noopt\" at DDS_TEST.vhd(47)" {  } { { "DDS_TEST.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/DDS_TEST.vhd" 47 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099602490 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "noopt DDS_TEST.vhd(53) " "Unrecognized synthesis attribute \"noopt\" at DDS_TEST.vhd(53)" {  } { { "DDS_TEST.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/DDS_TEST.vhd" 53 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099602490 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "noopt DDS_TEST.vhd(59) " "Unrecognized synthesis attribute \"noopt\" at DDS_TEST.vhd(59)" {  } { { "DDS_TEST.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/DDS_TEST.vhd" 59 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099602490 ""}
{ "Error" "ESGN_DUPLICATE_ENTITY" "DDS_TEST work " "Can't compile duplicate declarations of entity \"DDS_TEST\" into library \"work\"" { { "Error" "ESGN_AMBIGUOUS_ENTITY_SUB" "DDS_TEST DDS_TEST.bdf work " "Instance could be entity \"DDS_TEST\" in file DDS_TEST.bdf compiled in library work" {  } { { "DDS_TEST.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/DDS_TEST.bdf" { } } }  } 0 12180 "Instance could be entity \"%1!s!\" in file %2!s! compiled in library %3!s!" 0 0 "Design Software" 0 -1 1557099602492 ""} { "Error" "ESGN_AMBIGUOUS_ENTITY_SUB" "DDS_TEST DDS_TEST.vhd work " "Instance could be entity \"DDS_TEST\" in file DDS_TEST.vhd compiled in library work" {  } { { "DDS_TEST.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/DDS_TEST.vhd" 24 -1 0 } }  } 0 12180 "Instance could be entity \"%1!s!\" in file %2!s! compiled in library %3!s!" 0 0 "Design Software" 0 -1 1557099602492 ""}  } { { "DDS_TEST.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/DDS_TEST.vhd" 24 -1 0 } }  } 0 12049 "Can't compile duplicate declarations of entity \"%1!s!\" into library \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557099602492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dds_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DDS_TEST-bdf_type " "Found design unit 1: DDS_TEST-bdf_type" {  } { { "DDS_TEST.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/DDS_TEST.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099602493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myconvert.vhd 20 10 " "Found 20 design units, including 10 entities, in source file myconvert.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myConvert_altbarrel_shift_svf-RTL " "Found design unit 1: myConvert_altbarrel_shift_svf-RTL" {  } { { "myConvert.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602532 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 myConvert_altpriority_encoder_3v7-RTL " "Found design unit 2: myConvert_altpriority_encoder_3v7-RTL" {  } { { "myConvert.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert.vhd" 328 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602532 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 myConvert_altpriority_encoder_3e8-RTL " "Found design unit 3: myConvert_altpriority_encoder_3e8-RTL" {  } { { "myConvert.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert.vhd" 353 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602532 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 myConvert_altpriority_encoder_6v7-RTL " "Found design unit 4: myConvert_altpriority_encoder_6v7-RTL" {  } { { "myConvert.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert.vhd" 374 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602532 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 myConvert_altpriority_encoder_6e8-RTL " "Found design unit 5: myConvert_altpriority_encoder_6e8-RTL" {  } { { "myConvert.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert.vhd" 436 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602532 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 myConvert_altpriority_encoder_bv7-RTL " "Found design unit 6: myConvert_altpriority_encoder_bv7-RTL" {  } { { "myConvert.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert.vhd" 489 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602532 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 myConvert_altpriority_encoder_be8-RTL " "Found design unit 7: myConvert_altpriority_encoder_be8-RTL" {  } { { "myConvert.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert.vhd" 557 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602532 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 myConvert_altpriority_encoder_rb6-RTL " "Found design unit 8: myConvert_altpriority_encoder_rb6-RTL" {  } { { "myConvert.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert.vhd" 616 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602532 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 myConvert_altfp_convert_l1n-RTL " "Found design unit 9: myConvert_altfp_convert_l1n-RTL" {  } { { "myConvert.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert.vhd" 683 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602532 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 myconvert-RTL " "Found design unit 10: myconvert-RTL" {  } { { "myConvert.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert.vhd" 1084 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602532 ""} { "Info" "ISGN_ENTITY_NAME" "1 myConvert_altbarrel_shift_svf " "Found entity 1: myConvert_altbarrel_shift_svf" {  } { { "myConvert.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602532 ""} { "Info" "ISGN_ENTITY_NAME" "2 myConvert_altpriority_encoder_3v7 " "Found entity 2: myConvert_altpriority_encoder_3v7" {  } { { "myConvert.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert.vhd" 320 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602532 ""} { "Info" "ISGN_ENTITY_NAME" "3 myConvert_altpriority_encoder_3e8 " "Found entity 3: myConvert_altpriority_encoder_3e8" {  } { { "myConvert.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert.vhd" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602532 ""} { "Info" "ISGN_ENTITY_NAME" "4 myConvert_altpriority_encoder_6v7 " "Found entity 4: myConvert_altpriority_encoder_6v7" {  } { { "myConvert.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert.vhd" 366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602532 ""} { "Info" "ISGN_ENTITY_NAME" "5 myConvert_altpriority_encoder_6e8 " "Found entity 5: myConvert_altpriority_encoder_6e8" {  } { { "myConvert.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert.vhd" 427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602532 ""} { "Info" "ISGN_ENTITY_NAME" "6 myConvert_altpriority_encoder_bv7 " "Found entity 6: myConvert_altpriority_encoder_bv7" {  } { { "myConvert.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert.vhd" 481 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602532 ""} { "Info" "ISGN_ENTITY_NAME" "7 myConvert_altpriority_encoder_be8 " "Found entity 7: myConvert_altpriority_encoder_be8" {  } { { "myConvert.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert.vhd" 548 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602532 ""} { "Info" "ISGN_ENTITY_NAME" "8 myConvert_altpriority_encoder_rb6 " "Found entity 8: myConvert_altpriority_encoder_rb6" {  } { { "myConvert.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert.vhd" 608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602532 ""} { "Info" "ISGN_ENTITY_NAME" "9 myConvert_altfp_convert_l1n " "Found entity 9: myConvert_altfp_convert_l1n" {  } { { "myConvert.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert.vhd" 674 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602532 ""} { "Info" "ISGN_ENTITY_NAME" "10 myConvert " "Found entity 10: myConvert" {  } { { "myConvert.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert.vhd" 1074 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099602532 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"myConvert_inst\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\" myConvert_inst.vhd(1) " "VHDL syntax error at myConvert_inst.vhd(1) near text \"myConvert_inst\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\"" {  } { { "myConvert_inst.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert_inst.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099602541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myconvert_inst.vhd 0 0 " "Found 0 design units, including 0 entities, in source file myconvert_inst.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099602543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mymult1.vhd 4 2 " "Found 4 design units, including 2 entities, in source file mymult1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mymult1_altfp_mult_atn-RTL " "Found design unit 1: mymult1_altfp_mult_atn-RTL" {  } { { "mymult1.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/mymult1.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602587 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mymult1-RTL " "Found design unit 2: mymult1-RTL" {  } { { "mymult1.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/mymult1.vhd" 1921 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602587 ""} { "Info" "ISGN_ENTITY_NAME" "1 mymult1_altfp_mult_atn " "Found entity 1: mymult1_altfp_mult_atn" {  } { { "mymult1.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/mymult1.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602587 ""} { "Info" "ISGN_ENTITY_NAME" "2 mymult1 " "Found entity 2: mymult1" {  } { { "mymult1.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/mymult1.vhd" 1910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099602587 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"mymult1_inst\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\" mymult1_inst.vhd(1) " "VHDL syntax error at mymult1_inst.vhd(1) near text \"mymult1_inst\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\"" {  } { { "mymult1_inst.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/mymult1_inst.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099602593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mymult1_inst.vhd 0 0 " "Found 0 design units, including 0 entities, in source file mymult1_inst.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099602594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constdac.vhd 4 2 " "Found 4 design units, including 2 entities, in source file constdac.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 constDAC_lpm_constant_019-RTL " "Found design unit 1: constDAC_lpm_constant_019-RTL" {  } { { "constDAC.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/constDAC.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602600 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 constdac-RTL " "Found design unit 2: constdac-RTL" {  } { { "constDAC.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/constDAC.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602600 ""} { "Info" "ISGN_ENTITY_NAME" "1 constDAC_lpm_constant_019 " "Found entity 1: constDAC_lpm_constant_019" {  } { { "constDAC.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/constDAC.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602600 ""} { "Info" "ISGN_ENTITY_NAME" "2 constDAC " "Found entity 2: constDAC" {  } { { "constDAC.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/constDAC.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099602600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constdac2.vhd 4 2 " "Found 4 design units, including 2 entities, in source file constdac2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 constDAC2_lpm_constant_t09-RTL " "Found design unit 1: constDAC2_lpm_constant_t09-RTL" {  } { { "constDAC2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/constDAC2.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602607 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 constdac2-RTL " "Found design unit 2: constdac2-RTL" {  } { { "constDAC2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/constDAC2.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602607 ""} { "Info" "ISGN_ENTITY_NAME" "1 constDAC2_lpm_constant_t09 " "Found entity 1: constDAC2_lpm_constant_t09" {  } { { "constDAC2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/constDAC2.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602607 ""} { "Info" "ISGN_ENTITY_NAME" "2 constDAC2 " "Found entity 2: constDAC2" {  } { { "constDAC2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/constDAC2.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099602607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myconvert2.vhd 24 12 " "Found 24 design units, including 12 entities, in source file myconvert2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myConvert2_altbarrel_shift_tvf-RTL " "Found design unit 1: myConvert2_altbarrel_shift_tvf-RTL" {  } { { "myConvert2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert2.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602645 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 myConvert2_altpriority_encoder_3e8-RTL " "Found design unit 2: myConvert2_altpriority_encoder_3e8-RTL" {  } { { "myConvert2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert2.vhd" 371 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602645 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 myConvert2_altpriority_encoder_6e8-RTL " "Found design unit 3: myConvert2_altpriority_encoder_6e8-RTL" {  } { { "myConvert2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert2.vhd" 393 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602645 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 myConvert2_altpriority_encoder_be8-RTL " "Found design unit 4: myConvert2_altpriority_encoder_be8-RTL" {  } { { "myConvert2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert2.vhd" 447 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602645 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 myConvert2_altpriority_encoder_rf8-RTL " "Found design unit 5: myConvert2_altpriority_encoder_rf8-RTL" {  } { { "myConvert2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert2.vhd" 507 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602645 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 myConvert2_altpriority_encoder_3v7-RTL " "Found design unit 6: myConvert2_altpriority_encoder_3v7-RTL" {  } { { "myConvert2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert2.vhd" 582 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602645 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 myConvert2_altpriority_encoder_6v7-RTL " "Found design unit 7: myConvert2_altpriority_encoder_6v7-RTL" {  } { { "myConvert2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert2.vhd" 602 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602645 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 myConvert2_altpriority_encoder_bv7-RTL " "Found design unit 8: myConvert2_altpriority_encoder_bv7-RTL" {  } { { "myConvert2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert2.vhd" 659 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602645 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 myConvert2_altpriority_encoder_r08-RTL " "Found design unit 9: myConvert2_altpriority_encoder_r08-RTL" {  } { { "myConvert2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert2.vhd" 722 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602645 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 myConvert2_altpriority_encoder_qb6-RTL " "Found design unit 10: myConvert2_altpriority_encoder_qb6-RTL" {  } { { "myConvert2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert2.vhd" 785 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602645 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 myConvert2_altfp_convert_l1n-RTL " "Found design unit 11: myConvert2_altfp_convert_l1n-RTL" {  } { { "myConvert2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert2.vhd" 852 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602645 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 myconvert2-RTL " "Found design unit 12: myconvert2-RTL" {  } { { "myConvert2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert2.vhd" 1450 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602645 ""} { "Info" "ISGN_ENTITY_NAME" "1 myConvert2_altbarrel_shift_tvf " "Found entity 1: myConvert2_altbarrel_shift_tvf" {  } { { "myConvert2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert2.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602645 ""} { "Info" "ISGN_ENTITY_NAME" "2 myConvert2_altpriority_encoder_3e8 " "Found entity 2: myConvert2_altpriority_encoder_3e8" {  } { { "myConvert2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert2.vhd" 362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602645 ""} { "Info" "ISGN_ENTITY_NAME" "3 myConvert2_altpriority_encoder_6e8 " "Found entity 3: myConvert2_altpriority_encoder_6e8" {  } { { "myConvert2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert2.vhd" 384 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602645 ""} { "Info" "ISGN_ENTITY_NAME" "4 myConvert2_altpriority_encoder_be8 " "Found entity 4: myConvert2_altpriority_encoder_be8" {  } { { "myConvert2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert2.vhd" 438 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602645 ""} { "Info" "ISGN_ENTITY_NAME" "5 myConvert2_altpriority_encoder_rf8 " "Found entity 5: myConvert2_altpriority_encoder_rf8" {  } { { "myConvert2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert2.vhd" 498 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602645 ""} { "Info" "ISGN_ENTITY_NAME" "6 myConvert2_altpriority_encoder_3v7 " "Found entity 6: myConvert2_altpriority_encoder_3v7" {  } { { "myConvert2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert2.vhd" 574 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602645 ""} { "Info" "ISGN_ENTITY_NAME" "7 myConvert2_altpriority_encoder_6v7 " "Found entity 7: myConvert2_altpriority_encoder_6v7" {  } { { "myConvert2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert2.vhd" 594 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602645 ""} { "Info" "ISGN_ENTITY_NAME" "8 myConvert2_altpriority_encoder_bv7 " "Found entity 8: myConvert2_altpriority_encoder_bv7" {  } { { "myConvert2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert2.vhd" 651 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602645 ""} { "Info" "ISGN_ENTITY_NAME" "9 myConvert2_altpriority_encoder_r08 " "Found entity 9: myConvert2_altpriority_encoder_r08" {  } { { "myConvert2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert2.vhd" 714 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602645 ""} { "Info" "ISGN_ENTITY_NAME" "10 myConvert2_altpriority_encoder_qb6 " "Found entity 10: myConvert2_altpriority_encoder_qb6" {  } { { "myConvert2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert2.vhd" 777 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602645 ""} { "Info" "ISGN_ENTITY_NAME" "11 myConvert2_altfp_convert_l1n " "Found entity 11: myConvert2_altfp_convert_l1n" {  } { { "myConvert2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert2.vhd" 843 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602645 ""} { "Info" "ISGN_ENTITY_NAME" "12 myConvert2 " "Found entity 12: myConvert2" {  } { { "myConvert2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert2.vhd" 1440 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099602645 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"myConvert2_inst\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\" myConvert2_inst.vhd(1) " "VHDL syntax error at myConvert2_inst.vhd(1) near text \"myConvert2_inst\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\"" {  } { { "myConvert2_inst.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/myConvert2_inst.vhd" 1 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099602652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myconvert2_inst.vhd 0 0 " "Found 0 design units, including 0 entities, in source file myconvert2_inst.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099602653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider2.vhd 6 3 " "Found 6 design units, including 3 entities, in source file divider2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider2_altfp_div_pst_h3f-RTL " "Found design unit 1: divider2_altfp_div_pst_h3f-RTL" {  } { { "divider2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/divider2.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602697 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 divider2_altfp_div_pdh-RTL " "Found design unit 2: divider2_altfp_div_pdh-RTL" {  } { { "divider2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/divider2.vhd" 2804 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602697 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 divider2-RTL " "Found design unit 3: divider2-RTL" {  } { { "divider2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/divider2.vhd" 2853 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602697 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider2_altfp_div_pst_h3f " "Found entity 1: divider2_altfp_div_pst_h3f" {  } { { "divider2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/divider2.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602697 ""} { "Info" "ISGN_ENTITY_NAME" "2 divider2_altfp_div_pdh " "Found entity 2: divider2_altfp_div_pdh" {  } { { "divider2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/divider2.vhd" 2794 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602697 ""} { "Info" "ISGN_ENTITY_NAME" "3 divider2 " "Found entity 3: divider2" {  } { { "divider2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/divider2.vhd" 2842 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099602697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_regin32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_regin32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_regin32-SYN " "Found design unit 1: shift_regin32-SYN" {  } { { "shift_regin32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/shift_regin32.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602705 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_regin32 " "Found entity 1: shift_regin32" {  } { { "shift_regin32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/shift_regin32.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099602705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_reg32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_reg32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_reg32-SYN " "Found design unit 1: shift_reg32-SYN" {  } { { "shift_reg32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/shift_reg32.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602711 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_reg32 " "Found entity 1: shift_reg32" {  } { { "shift_reg32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/shift_reg32.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099602711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub32.vhd 44 22 " "Found 44 design units, including 22 entities, in source file sub32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUB32_altbarrel_shift_35e-RTL " "Found design unit 1: SUB32_altbarrel_shift_35e-RTL" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602755 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 SUB32_altbarrel_shift_98g-RTL " "Found design unit 2: SUB32_altbarrel_shift_98g-RTL" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd" 317 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602755 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 SUB32_altpriority_encoder_3e8-RTL " "Found design unit 3: SUB32_altpriority_encoder_3e8-RTL" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd" 614 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602755 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 SUB32_altpriority_encoder_6e8-RTL " "Found design unit 4: SUB32_altpriority_encoder_6e8-RTL" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd" 636 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602755 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 SUB32_altpriority_encoder_be8-RTL " "Found design unit 5: SUB32_altpriority_encoder_be8-RTL" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd" 690 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602755 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 SUB32_altpriority_encoder_3v7-RTL " "Found design unit 6: SUB32_altpriority_encoder_3v7-RTL" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd" 761 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602755 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 SUB32_altpriority_encoder_6v7-RTL " "Found design unit 7: SUB32_altpriority_encoder_6v7-RTL" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd" 781 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602755 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 SUB32_altpriority_encoder_bv7-RTL " "Found design unit 8: SUB32_altpriority_encoder_bv7-RTL" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd" 838 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602755 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 SUB32_altpriority_encoder_uv8-RTL " "Found design unit 9: SUB32_altpriority_encoder_uv8-RTL" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd" 901 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602755 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 SUB32_altpriority_encoder_ue9-RTL " "Found design unit 10: SUB32_altpriority_encoder_ue9-RTL" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd" 969 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602755 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 SUB32_altpriority_encoder_ou8-RTL " "Found design unit 11: SUB32_altpriority_encoder_ou8-RTL" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd" 1031 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602755 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 SUB32_altpriority_encoder_nh8-RTL " "Found design unit 12: SUB32_altpriority_encoder_nh8-RTL" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd" 1130 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602755 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 SUB32_altpriority_encoder_qh8-RTL " "Found design unit 13: SUB32_altpriority_encoder_qh8-RTL" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd" 1156 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602755 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 SUB32_altpriority_encoder_vh8-RTL " "Found design unit 14: SUB32_altpriority_encoder_vh8-RTL" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd" 1210 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602755 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 SUB32_altpriority_encoder_ii9-RTL " "Found design unit 15: SUB32_altpriority_encoder_ii9-RTL" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd" 1270 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602755 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 SUB32_altpriority_encoder_n28-RTL " "Found design unit 16: SUB32_altpriority_encoder_n28-RTL" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd" 1345 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602755 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 SUB32_altpriority_encoder_q28-RTL " "Found design unit 17: SUB32_altpriority_encoder_q28-RTL" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd" 1369 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602755 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 SUB32_altpriority_encoder_v28-RTL " "Found design unit 18: SUB32_altpriority_encoder_v28-RTL" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd" 1426 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602755 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 SUB32_altpriority_encoder_i39-RTL " "Found design unit 19: SUB32_altpriority_encoder_i39-RTL" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd" 1489 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602755 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 SUB32_altpriority_encoder_cna-RTL " "Found design unit 20: SUB32_altpriority_encoder_cna-RTL" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd" 1555 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602755 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 SUB32_altfp_add_sub_k7j-RTL " "Found design unit 21: SUB32_altfp_add_sub_k7j-RTL" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd" 1642 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602755 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 sub32-RTL " "Found design unit 22: sub32-RTL" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd" 5837 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602755 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUB32_altbarrel_shift_35e " "Found entity 1: SUB32_altbarrel_shift_35e" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602755 ""} { "Info" "ISGN_ENTITY_NAME" "2 SUB32_altbarrel_shift_98g " "Found entity 2: SUB32_altbarrel_shift_98g" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd" 305 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602755 ""} { "Info" "ISGN_ENTITY_NAME" "3 SUB32_altpriority_encoder_3e8 " "Found entity 3: SUB32_altpriority_encoder_3e8" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd" 605 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602755 ""} { "Info" "ISGN_ENTITY_NAME" "4 SUB32_altpriority_encoder_6e8 " "Found entity 4: SUB32_altpriority_encoder_6e8" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602755 ""} { "Info" "ISGN_ENTITY_NAME" "5 SUB32_altpriority_encoder_be8 " "Found entity 5: SUB32_altpriority_encoder_be8" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd" 681 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602755 ""} { "Info" "ISGN_ENTITY_NAME" "6 SUB32_altpriority_encoder_3v7 " "Found entity 6: SUB32_altpriority_encoder_3v7" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd" 753 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602755 ""} { "Info" "ISGN_ENTITY_NAME" "7 SUB32_altpriority_encoder_6v7 " "Found entity 7: SUB32_altpriority_encoder_6v7" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd" 773 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602755 ""} { "Info" "ISGN_ENTITY_NAME" "8 SUB32_altpriority_encoder_bv7 " "Found entity 8: SUB32_altpriority_encoder_bv7" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd" 830 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602755 ""} { "Info" "ISGN_ENTITY_NAME" "9 SUB32_altpriority_encoder_uv8 " "Found entity 9: SUB32_altpriority_encoder_uv8" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd" 893 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602755 ""} { "Info" "ISGN_ENTITY_NAME" "10 SUB32_altpriority_encoder_ue9 " "Found entity 10: SUB32_altpriority_encoder_ue9" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd" 960 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602755 ""} { "Info" "ISGN_ENTITY_NAME" "11 SUB32_altpriority_encoder_ou8 " "Found entity 11: SUB32_altpriority_encoder_ou8" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd" 1020 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602755 ""} { "Info" "ISGN_ENTITY_NAME" "12 SUB32_altpriority_encoder_nh8 " "Found entity 12: SUB32_altpriority_encoder_nh8" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd" 1121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602755 ""} { "Info" "ISGN_ENTITY_NAME" "13 SUB32_altpriority_encoder_qh8 " "Found entity 13: SUB32_altpriority_encoder_qh8" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd" 1147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602755 ""} { "Info" "ISGN_ENTITY_NAME" "14 SUB32_altpriority_encoder_vh8 " "Found entity 14: SUB32_altpriority_encoder_vh8" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd" 1201 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602755 ""} { "Info" "ISGN_ENTITY_NAME" "15 SUB32_altpriority_encoder_ii9 " "Found entity 15: SUB32_altpriority_encoder_ii9" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd" 1261 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602755 ""} { "Info" "ISGN_ENTITY_NAME" "16 SUB32_altpriority_encoder_n28 " "Found entity 16: SUB32_altpriority_encoder_n28" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602755 ""} { "Info" "ISGN_ENTITY_NAME" "17 SUB32_altpriority_encoder_q28 " "Found entity 17: SUB32_altpriority_encoder_q28" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd" 1361 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602755 ""} { "Info" "ISGN_ENTITY_NAME" "18 SUB32_altpriority_encoder_v28 " "Found entity 18: SUB32_altpriority_encoder_v28" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd" 1418 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602755 ""} { "Info" "ISGN_ENTITY_NAME" "19 SUB32_altpriority_encoder_i39 " "Found entity 19: SUB32_altpriority_encoder_i39" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd" 1481 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602755 ""} { "Info" "ISGN_ENTITY_NAME" "20 SUB32_altpriority_encoder_cna " "Found entity 20: SUB32_altpriority_encoder_cna" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd" 1544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602755 ""} { "Info" "ISGN_ENTITY_NAME" "21 SUB32_altfp_add_sub_k7j " "Found entity 21: SUB32_altfp_add_sub_k7j" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd" 1632 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602755 ""} { "Info" "ISGN_ENTITY_NAME" "22 SUB32 " "Found entity 22: SUB32" {  } { { "SUB32.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/SUB32.vhd" 5826 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099602755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_test-bdf_type " "Found design unit 1: div_test-bdf_type" {  } { { "div_test.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/div_test.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602761 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_test " "Found entity 1: div_test" {  } { { "div_test.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/div_test.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099602761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sine_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sine_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sine_testbench-Test " "Found design unit 1: Sine_testbench-Test" {  } { { "Sine_testbench.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Sine_testbench.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602768 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sine_testbench " "Found entity 1: Sine_testbench" {  } { { "Sine_testbench.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Sine_testbench.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099602768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpdds.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fpdds.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fpdds " "Found entity 1: fpdds" {  } { { "fpdds.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/fpdds.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099602772 ""}
{ "Error" "ESGN_DUPLICATE_ENTITY" "fpdds work " "Can't compile duplicate declarations of entity \"fpdds\" into library \"work\"" { { "Error" "ESGN_AMBIGUOUS_ENTITY_SUB" "fpdds fpdds.bdf work " "Instance could be entity \"fpdds\" in file fpdds.bdf compiled in library work" {  } { { "fpdds.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/fpdds.bdf" { } } }  } 0 12180 "Instance could be entity \"%1!s!\" in file %2!s! compiled in library %3!s!" 0 0 "Design Software" 0 -1 1557099602778 ""} { "Error" "ESGN_AMBIGUOUS_ENTITY_SUB" "fpdds fpdds.vhd work " "Instance could be entity \"fpdds\" in file fpdds.vhd compiled in library work" {  } { { "fpdds.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/fpdds.vhd" 24 -1 0 } }  } 0 12180 "Instance could be entity \"%1!s!\" in file %2!s! compiled in library %3!s!" 0 0 "Design Software" 0 -1 1557099602778 ""}  } { { "fpdds.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/fpdds.vhd" 24 -1 0 } }  } 0 12049 "Can't compile duplicate declarations of entity \"%1!s!\" into library \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557099602778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpdds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fpdds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fpdds-bdf_type " "Found design unit 1: fpdds-bdf_type" {  } { { "fpdds.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/fpdds.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099602778 ""}
{ "Error" "EVRFX_VHDL_PRIMARY_UNIT_EXISTS" "dds_sine work dds_sine.vhd(5) " "VHDL Primary Unit Declaration error at dds_sine.vhd(5): primary unit \"dds_sine\" already exists in library \"work\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "dds_sine.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/dds_sine.vhd" 5 0 0 } }  } 0 10430 "VHDL Primary Unit Declaration error at %3!s!: primary unit \"%1!s!\" already exists in library \"%2!s!\". Compile the two primary units into different libraries or assign them unique names. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1557099602783 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "dds_sine DDS.vhd(5) " "HDL error at DDS.vhd(5): see declaration for object \"dds_sine\"" {  } { { "DDS.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/DDS.vhd" 5 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557099602783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds_sine.vhd 0 0 " "Found 0 design units, including 0 entities, in source file dds_sine.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099602784 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "noopt Memristor_Model.vhd(47) " "Unrecognized synthesis attribute \"noopt\" at Memristor_Model.vhd(47)" {  } { { "Memristor_Model.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.vhd" 47 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099602789 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "noopt Memristor_Model.vhd(53) " "Unrecognized synthesis attribute \"noopt\" at Memristor_Model.vhd(53)" {  } { { "Memristor_Model.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.vhd" 53 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099602789 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "noopt Memristor_Model.vhd(59) " "Unrecognized synthesis attribute \"noopt\" at Memristor_Model.vhd(59)" {  } { { "Memristor_Model.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.vhd" 59 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099602789 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "noopt Memristor_Model.vhd(65) " "Unrecognized synthesis attribute \"noopt\" at Memristor_Model.vhd(65)" {  } { { "Memristor_Model.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.vhd" 65 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099602789 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "noopt Memristor_Model.vhd(71) " "Unrecognized synthesis attribute \"noopt\" at Memristor_Model.vhd(71)" {  } { { "Memristor_Model.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.vhd" 71 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099602790 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "noopt Memristor_Model.vhd(77) " "Unrecognized synthesis attribute \"noopt\" at Memristor_Model.vhd(77)" {  } { { "Memristor_Model.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.vhd" 77 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099602790 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "noopt Memristor_Model.vhd(83) " "Unrecognized synthesis attribute \"noopt\" at Memristor_Model.vhd(83)" {  } { { "Memristor_Model.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.vhd" 83 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099602790 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "noopt Memristor_Model.vhd(89) " "Unrecognized synthesis attribute \"noopt\" at Memristor_Model.vhd(89)" {  } { { "Memristor_Model.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.vhd" 89 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099602790 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "noopt Memristor_Model.vhd(95) " "Unrecognized synthesis attribute \"noopt\" at Memristor_Model.vhd(95)" {  } { { "Memristor_Model.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.vhd" 95 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099602790 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "noopt Memristor_Model.vhd(101) " "Unrecognized synthesis attribute \"noopt\" at Memristor_Model.vhd(101)" {  } { { "Memristor_Model.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.vhd" 101 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099602790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memristor_model.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memristor_model.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memristor_Model-bdf_type " "Found design unit 1: Memristor_Model-bdf_type" {  } { { "Memristor_Model.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602790 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memristor_Model " "Found entity 1: Memristor_Model" {  } { { "Memristor_Model.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099602790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant_9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_constant_9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant_9-bdf_type " "Found design unit 1: lpm_constant_9-bdf_type" {  } { { "lpm_constant_9.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant_9.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602795 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_9 " "Found entity 1: lpm_constant_9" {  } { { "lpm_constant_9.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant_9.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099602795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_constant_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant_8-bdf_type " "Found design unit 1: lpm_constant_8-bdf_type" {  } { { "lpm_constant_8.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant_8.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602802 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_8 " "Found entity 1: lpm_constant_8" {  } { { "lpm_constant_8.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant_8.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099602802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant_7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_constant_7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant_7-bdf_type " "Found design unit 1: lpm_constant_7-bdf_type" {  } { { "lpm_constant_7.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant_7.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602810 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_7 " "Found entity 1: lpm_constant_7" {  } { { "lpm_constant_7.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant_7.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099602810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant_6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_constant_6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant_6-bdf_type " "Found design unit 1: lpm_constant_6-bdf_type" {  } { { "lpm_constant_6.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant_6.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602823 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_6 " "Found entity 1: lpm_constant_6" {  } { { "lpm_constant_6.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant_6.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099602823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant_5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_constant_5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant_5-bdf_type " "Found design unit 1: lpm_constant_5-bdf_type" {  } { { "lpm_constant_5.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant_5.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602831 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_5 " "Found entity 1: lpm_constant_5" {  } { { "lpm_constant_5.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant_5.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099602831 ""}
{ "Error" "ESGN_DUPLICATE_ENTITY" "lpm_constant_4 work " "Can't compile duplicate declarations of entity \"lpm_constant_4\" into library \"work\"" { { "Error" "ESGN_AMBIGUOUS_ENTITY_SUB" "lpm_constant_4 lpm_constant_4.v work " "Instance could be entity \"lpm_constant_4\" in file lpm_constant_4.v compiled in library work" {  } { { "lpm_constant_4.v" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant_4.v" 20 -1 0 } }  } 0 12180 "Instance could be entity \"%1!s!\" in file %2!s! compiled in library %3!s!" 0 0 "Design Software" 0 -1 1557099602841 ""} { "Error" "ESGN_AMBIGUOUS_ENTITY_SUB" "lpm_constant_4 lpm_constant_4.vhd work " "Instance could be entity \"lpm_constant_4\" in file lpm_constant_4.vhd compiled in library work" {  } { { "lpm_constant_4.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant_4.vhd" 30 -1 0 } }  } 0 12180 "Instance could be entity \"%1!s!\" in file %2!s! compiled in library %3!s!" 0 0 "Design Software" 0 -1 1557099602841 ""}  } { { "lpm_constant_4.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant_4.vhd" 30 -1 0 } }  } 0 12049 "Can't compile duplicate declarations of entity \"%1!s!\" into library \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557099602841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_constant_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant_4-bdf_type " "Found design unit 1: lpm_constant_4-bdf_type" {  } { { "lpm_constant_4.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant_4.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099602842 ""}
{ "Error" "ESGN_DUPLICATE_ENTITY" "lpm_constant_3 work " "Can't compile duplicate declarations of entity \"lpm_constant_3\" into library \"work\"" { { "Error" "ESGN_AMBIGUOUS_ENTITY_SUB" "lpm_constant_3 lpm_constant_3.v work " "Instance could be entity \"lpm_constant_3\" in file lpm_constant_3.v compiled in library work" {  } { { "lpm_constant_3.v" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant_3.v" 20 -1 0 } }  } 0 12180 "Instance could be entity \"%1!s!\" in file %2!s! compiled in library %3!s!" 0 0 "Design Software" 0 -1 1557099602851 ""} { "Error" "ESGN_AMBIGUOUS_ENTITY_SUB" "lpm_constant_3 lpm_constant_3.vhd work " "Instance could be entity \"lpm_constant_3\" in file lpm_constant_3.vhd compiled in library work" {  } { { "lpm_constant_3.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant_3.vhd" 30 -1 0 } }  } 0 12180 "Instance could be entity \"%1!s!\" in file %2!s! compiled in library %3!s!" 0 0 "Design Software" 0 -1 1557099602851 ""}  } { { "lpm_constant_3.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant_3.vhd" 30 -1 0 } }  } 0 12049 "Can't compile duplicate declarations of entity \"%1!s!\" into library \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557099602851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_constant_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant_3-bdf_type " "Found design unit 1: lpm_constant_3-bdf_type" {  } { { "lpm_constant_3.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant_3.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099602851 ""}
{ "Error" "ESGN_DUPLICATE_ENTITY" "lpm_constant_2 work " "Can't compile duplicate declarations of entity \"lpm_constant_2\" into library \"work\"" { { "Error" "ESGN_AMBIGUOUS_ENTITY_SUB" "lpm_constant_2 lpm_constant_2.v work " "Instance could be entity \"lpm_constant_2\" in file lpm_constant_2.v compiled in library work" {  } { { "lpm_constant_2.v" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant_2.v" 20 -1 0 } }  } 0 12180 "Instance could be entity \"%1!s!\" in file %2!s! compiled in library %3!s!" 0 0 "Design Software" 0 -1 1557099602858 ""} { "Error" "ESGN_AMBIGUOUS_ENTITY_SUB" "lpm_constant_2 lpm_constant_2.vhd work " "Instance could be entity \"lpm_constant_2\" in file lpm_constant_2.vhd compiled in library work" {  } { { "lpm_constant_2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant_2.vhd" 30 -1 0 } }  } 0 12180 "Instance could be entity \"%1!s!\" in file %2!s! compiled in library %3!s!" 0 0 "Design Software" 0 -1 1557099602858 ""}  } { { "lpm_constant_2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant_2.vhd" 30 -1 0 } }  } 0 12049 "Can't compile duplicate declarations of entity \"%1!s!\" into library \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557099602858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_constant_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant_2-bdf_type " "Found design unit 1: lpm_constant_2-bdf_type" {  } { { "lpm_constant_2.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant_2.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099602858 ""}
{ "Error" "ESGN_DUPLICATE_ENTITY" "lpm_constant_1 work " "Can't compile duplicate declarations of entity \"lpm_constant_1\" into library \"work\"" { { "Error" "ESGN_AMBIGUOUS_ENTITY_SUB" "lpm_constant_1 lpm_constant_1.v work " "Instance could be entity \"lpm_constant_1\" in file lpm_constant_1.v compiled in library work" {  } { { "lpm_constant_1.v" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant_1.v" 20 -1 0 } }  } 0 12180 "Instance could be entity \"%1!s!\" in file %2!s! compiled in library %3!s!" 0 0 "Design Software" 0 -1 1557099602864 ""} { "Error" "ESGN_AMBIGUOUS_ENTITY_SUB" "lpm_constant_1 lpm_constant_1.vhd work " "Instance could be entity \"lpm_constant_1\" in file lpm_constant_1.vhd compiled in library work" {  } { { "lpm_constant_1.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant_1.vhd" 30 -1 0 } }  } 0 12180 "Instance could be entity \"%1!s!\" in file %2!s! compiled in library %3!s!" 0 0 "Design Software" 0 -1 1557099602864 ""}  } { { "lpm_constant_1.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant_1.vhd" 30 -1 0 } }  } 0 12049 "Can't compile duplicate declarations of entity \"%1!s!\" into library \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557099602864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_constant_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant_1-bdf_type " "Found design unit 1: lpm_constant_1-bdf_type" {  } { { "lpm_constant_1.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant_1.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099602864 ""}
{ "Error" "ESGN_DUPLICATE_ENTITY" "lpm_constant_0 work " "Can't compile duplicate declarations of entity \"lpm_constant_0\" into library \"work\"" { { "Error" "ESGN_AMBIGUOUS_ENTITY_SUB" "lpm_constant_0 lpm_constant_0.v work " "Instance could be entity \"lpm_constant_0\" in file lpm_constant_0.v compiled in library work" {  } { { "lpm_constant_0.v" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant_0.v" 20 -1 0 } }  } 0 12180 "Instance could be entity \"%1!s!\" in file %2!s! compiled in library %3!s!" 0 0 "Design Software" 0 -1 1557099602870 ""} { "Error" "ESGN_AMBIGUOUS_ENTITY_SUB" "lpm_constant_0 lpm_constant_0.vhd work " "Instance could be entity \"lpm_constant_0\" in file lpm_constant_0.vhd compiled in library work" {  } { { "lpm_constant_0.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant_0.vhd" 30 -1 0 } }  } 0 12180 "Instance could be entity \"%1!s!\" in file %2!s! compiled in library %3!s!" 0 0 "Design Software" 0 -1 1557099602870 ""}  } { { "lpm_constant_0.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant_0.vhd" 30 -1 0 } }  } 0 12049 "Can't compile duplicate declarations of entity \"%1!s!\" into library \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557099602870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_constant_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant_0-bdf_type " "Found design unit 1: lpm_constant_0-bdf_type" {  } { { "lpm_constant_0.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/lpm_constant_0.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099602870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "diff.bdf 1 1 " "Found 1 design units, including 1 entities, in source file diff.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 diff " "Found entity 1: diff" {  } { { "diff.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/diff.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099602875 ""}
{ "Error" "ESGN_DUPLICATE_ENTITY" "div_test work " "Can't compile duplicate declarations of entity \"div_test\" into library \"work\"" { { "Error" "ESGN_AMBIGUOUS_ENTITY_SUB" "div_test div_test.vhd work " "Instance could be entity \"div_test\" in file div_test.vhd compiled in library work" {  } { { "div_test.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/div_test.vhd" 24 -1 0 } }  } 0 12180 "Instance could be entity \"%1!s!\" in file %2!s! compiled in library %3!s!" 0 0 "Design Software" 0 -1 1557099602880 ""} { "Error" "ESGN_AMBIGUOUS_ENTITY_SUB" "div_test div_test.bdf work " "Instance could be entity \"div_test\" in file div_test.bdf compiled in library work" {  } { { "div_test.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/div_test.bdf" { } } }  } 0 12180 "Instance could be entity \"%1!s!\" in file %2!s! compiled in library %3!s!" 0 0 "Design Software" 0 -1 1557099602880 ""}  } { { "div_test.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/div_test.bdf" { } } }  } 0 12049 "Can't compile duplicate declarations of entity \"%1!s!\" into library \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557099602880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file div_test.bdf" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099602880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "32bit_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 32bit_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-behavioral " "Found design unit 1: register_file-behavioral" {  } { { "32bit_reg.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/32bit_reg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602886 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "32bit_reg.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/32bit_reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099602886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SUBTRACTOR_SOURCE-dataflow " "Found design unit 1: SUBTRACTOR_SOURCE-dataflow" {  } { { "subtractor.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/subtractor.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602893 ""} { "Info" "ISGN_ENTITY_NAME" "1 SUBTRACTOR_SOURCE " "Found entity 1: SUBTRACTOR_SOURCE" {  } { { "subtractor.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/subtractor.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099602893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_to_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2_to_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux_2_To_1-RTL " "Found design unit 1: Mux_2_To_1-RTL" {  } { { "Mux_2_to_1.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Mux_2_to_1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602899 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux_2_To_1 " "Found entity 1: Mux_2_To_1" {  } { { "Mux_2_to_1.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Mux_2_to_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099602899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Div-Behavioral " "Found design unit 1: Div-Behavioral" {  } { { "Div.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Div.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602904 ""} { "Info" "ISGN_ENTITY_NAME" "1 Div " "Found entity 1: Div" {  } { { "Div.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Div.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099602904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_2bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator_2bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VHDL_twobit_Binary_Comparator-bhv " "Found design unit 1: VHDL_twobit_Binary_Comparator-bhv" {  } { { "comparator_2bit.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/comparator_2bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602910 ""} { "Info" "ISGN_ENTITY_NAME" "1 VHDL_twobit_Binary_Comparator " "Found entity 1: VHDL_twobit_Binary_Comparator" {  } { { "comparator_2bit.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/comparator_2bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099602910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VHDL_Binary_Comparator-bhv " "Found design unit 1: VHDL_Binary_Comparator-bhv" {  } { { "comparator.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/comparator.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602915 ""} { "Info" "ISGN_ENTITY_NAME" "1 VHDL_Binary_Comparator " "Found entity 1: VHDL_Binary_Comparator" {  } { { "comparator.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/comparator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099602915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub.vhd 3 1 " "Found 3 design units, including 1 entities, in source file addsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_package " "Found design unit 1: my_package" {  } { { "addsub.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/addsub.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602922 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 addsub-rtl " "Found design unit 2: addsub-rtl" {  } { { "addsub.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/addsub.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602922 ""} { "Info" "ISGN_ENTITY_NAME" "1 addsub " "Found entity 1: addsub" {  } { { "addsub.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/addsub.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099602922 ""}
{ "Error" "ESGN_DUPLICATE_ENTITY" "Memristor_Model work " "Can't compile duplicate declarations of entity \"Memristor_Model\" into library \"work\"" { { "Error" "ESGN_AMBIGUOUS_ENTITY_SUB" "Memristor_Model Memristor_Model.vhd work " "Instance could be entity \"Memristor_Model\" in file Memristor_Model.vhd compiled in library work" {  } { { "Memristor_Model.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.vhd" 24 -1 0 } }  } 0 12180 "Instance could be entity \"%1!s!\" in file %2!s! compiled in library %3!s!" 0 0 "Design Software" 0 -1 1557099602928 ""} { "Error" "ESGN_AMBIGUOUS_ENTITY_SUB" "Memristor_Model Memristor_Model.bdf work " "Instance could be entity \"Memristor_Model\" in file Memristor_Model.bdf compiled in library work" {  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { } } }  } 0 12180 "Instance could be entity \"%1!s!\" in file %2!s! compiled in library %3!s!" 0 0 "Design Software" 0 -1 1557099602928 ""}  } { { "Memristor_Model.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/Memristor_Model.bdf" { } } }  } 0 12049 "Can't compile duplicate declarations of entity \"%1!s!\" into library \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557099602928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memristor_model.bdf 1 1 " "Found 1 design units, including 1 entities, in source file memristor_model.bdf" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099602929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TEST " "Found entity 1: TEST" {  } { { "TEST.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/TEST.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099602933 ""}
{ "Error" "ESGN_DUPLICATE_ENTITY" "HysTest work " "Can't compile duplicate declarations of entity \"HysTest\" into library \"work\"" { { "Error" "ESGN_AMBIGUOUS_ENTITY_SUB" "HysTest HysTest.vhd work " "Instance could be entity \"HysTest\" in file HysTest.vhd compiled in library work" {  } { { "HysTest.vhd" "" { Text "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/HysTest.vhd" 24 -1 0 } }  } 0 12180 "Instance could be entity \"%1!s!\" in file %2!s! compiled in library %3!s!" 0 0 "Design Software" 0 -1 1557099602939 ""} { "Error" "ESGN_AMBIGUOUS_ENTITY_SUB" "HysTest HysTest.bdf work " "Instance could be entity \"HysTest\" in file HysTest.bdf compiled in library work" {  } { { "HysTest.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/HysTest.bdf" { } } }  } 0 12180 "Instance could be entity \"%1!s!\" in file %2!s! compiled in library %3!s!" 0 0 "Design Software" 0 -1 1557099602939 ""}  } { { "HysTest.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/HysTest.bdf" { } } }  } 0 12049 "Can't compile duplicate declarations of entity \"%1!s!\" into library \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557099602939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hystest.bdf 1 1 " "Found 1 design units, including 1 entities, in source file hystest.bdf" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099602940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memrist.bdf 1 1 " "Found 1 design units, including 1 entities, in source file memrist.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MEMRIST " "Found entity 1: MEMRIST" {  } { { "MEMRIST.bdf" "" { Schematic "C:/Users/poker/Documents/Projects/Research/memristor-repo/Memristor FPGA/MEMRIST.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557099602944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099602944 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 45 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 45 errors, 20 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557099603420 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun May 05 18:40:03 2019 " "Processing ended: Sun May 05 18:40:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557099603420 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557099603420 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557099603420 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1557099603420 ""}
