{
  "design": {
    "design_info": {
      "boundary_crc": "0xC67493B86182A3F8",
      "design_src": "SBD",
      "device": "xcu55c-fsvh2892-2L-e",
      "name": "bd_d216",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "scoped": "true",
      "synth_flow_mode": "None",
      "tool_version": "2022.1",
      "validated": "true"
    },
    "design_tree": {
      "reset": {
        "psr_aclk_SLR0": "",
        "psr_aclk_SLR1": "",
        "psr_aclk_SLR2": ""
      },
      "interconnect": {
        "interconnect_s00_axi": "",
        "interconnect_m00_axi_mem00": "",
        "interconnect_plram_mem00": "",
        "interconnect_plram_mem01": "",
        "interconnect_plram_mem02": "",
        "interconnect_plram_mem03": "",
        "interconnect_plram_mem04": "",
        "interconnect_plram_mem05": "",
        "rs_m00_axi": ""
      },
      "memory": {
        "plram_mem00": "",
        "plram_mem00_bram": "",
        "plram_mem01": "",
        "plram_mem01_bram": "",
        "plram_mem02": "",
        "plram_mem02_bram": "",
        "plram_mem03": "",
        "plram_mem03_bram": "",
        "plram_mem04": "",
        "plram_mem04_bram": "",
        "plram_mem05": "",
        "plram_mem05_bram": ""
      }
    },
    "interface_ports": {
      "S00_AXI": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "38"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "pfm_dynamic_dma_pcie_aclk",
            "value_src": "default_prop"
          },
          "DATA_WIDTH": {
            "value": "32",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "300000000",
            "value_src": "default_prop"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_BURST": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_CACHE": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_LOCK": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_QOS": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_REGION": {
            "value": "0",
            "value_src": "constant"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "default"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256",
            "value_src": "default"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4",
            "value_src": "default"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "default"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "default_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "master_id": {
            "value": "1"
          }
        },
        "address_space_ref": "S00_AXI",
        "base_address": {
          "minimum": "0x00000000",
          "maximum": "0x003FFFFFFFFF",
          "width": "38"
        }
      },
      "M00_AXI": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "38"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "user_prop"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "user_prop"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "user_prop"
          },
          "CLK_DOMAIN": {
            "value": "pfm_dynamic_dma_pcie_aclk",
            "value_src": "default_prop"
          },
          "DATA_WIDTH": {
            "value": "32",
            "value_src": "user_prop"
          },
          "FREQ_HZ": {
            "value": "300000000",
            "value_src": "default_prop"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "ip"
          },
          "HAS_BURST": {
            "value": "1",
            "value_src": "ip"
          },
          "HAS_CACHE": {
            "value": "1",
            "value_src": "ip"
          },
          "HAS_LOCK": {
            "value": "1",
            "value_src": "ip"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "ip"
          },
          "HAS_QOS": {
            "value": "1",
            "value_src": "ip"
          },
          "HAS_REGION": {
            "value": "1",
            "value_src": "ip"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "ip"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "user_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "256",
            "value_src": "user_prop"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2",
            "value_src": "user_prop"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "user_prop"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2",
            "value_src": "user_prop"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "user_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4",
            "value_src": "user_prop"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "user_prop"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "user_prop"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "user_prop"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "user_prop"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "user_prop"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "user_prop"
          }
        },
        "memory_map_ref": "M00_AXI"
      }
    },
    "ports": {
      "aclk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "M00_AXI:S00_AXI"
          },
          "ASSOCIATED_CLKEN": {
            "value": "m_sc_aclken",
            "value_src": "constant"
          },
          "CLK_DOMAIN": {
            "value": "pfm_dynamic_dma_pcie_aclk",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "300000000",
            "value_src": "default_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "aresetn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "reset": {
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I"
          },
          "aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "interconnect_aresetn": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "interconnect_aresetn1": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "interconnect_aresetn2": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "psr_aclk_SLR0": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "bd_d216_psr_aclk_SLR0_0",
            "xci_path": "ip/ip_0/bd_d216_psr_aclk_SLR0_0.xci",
            "inst_hier_path": "reset/psr_aclk_SLR0",
            "parameters": {
              "SLR_ASSIGNMENTS": {
                "value": "SLR0"
              }
            }
          },
          "psr_aclk_SLR1": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "bd_d216_psr_aclk_SLR1_0",
            "xci_path": "ip/ip_1/bd_d216_psr_aclk_SLR1_0.xci",
            "inst_hier_path": "reset/psr_aclk_SLR1",
            "parameters": {
              "SLR_ASSIGNMENTS": {
                "value": "SLR1"
              }
            }
          },
          "psr_aclk_SLR2": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "bd_d216_psr_aclk_SLR2_0",
            "xci_path": "ip/ip_2/bd_d216_psr_aclk_SLR2_0.xci",
            "inst_hier_path": "reset/psr_aclk_SLR2",
            "parameters": {
              "SLR_ASSIGNMENTS": {
                "value": "SLR2"
              }
            }
          }
        },
        "nets": {
          "aclk_1": {
            "ports": [
              "aclk",
              "psr_aclk_SLR1/slowest_sync_clk",
              "psr_aclk_SLR2/slowest_sync_clk",
              "psr_aclk_SLR0/slowest_sync_clk"
            ]
          },
          "aresetn_1": {
            "ports": [
              "aresetn",
              "psr_aclk_SLR1/ext_reset_in",
              "psr_aclk_SLR2/ext_reset_in",
              "psr_aclk_SLR0/ext_reset_in"
            ]
          },
          "psr_aclk_SLR0_interconnect_aresetn": {
            "ports": [
              "psr_aclk_SLR0/interconnect_aresetn",
              "interconnect_aresetn"
            ]
          },
          "psr_aclk_SLR1_interconnect_aresetn": {
            "ports": [
              "psr_aclk_SLR1/interconnect_aresetn",
              "interconnect_aresetn1"
            ]
          },
          "psr_aclk_SLR2_interconnect_aresetn": {
            "ports": [
              "psr_aclk_SLR2/interconnect_aresetn",
              "interconnect_aresetn2"
            ]
          }
        }
      },
      "interconnect": {
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI1": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI2": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI3": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI4": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI5": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI6": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I"
          },
          "aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "aresetn1": {
            "type": "rst",
            "direction": "I"
          },
          "aresetn2": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "interconnect_s00_axi": {
            "vlnv": "xilinx.com:ip:smartconnect:1.0",
            "xci_name": "bd_d216_interconnect_S00_AXI_0",
            "xci_path": "ip/ip_5/bd_d216_interconnect_S00_AXI_0.xci",
            "inst_hier_path": "interconnect/interconnect_s00_axi",
            "parameters": {
              "ADVANCED_PROPERTIES": {
                "value": "__view__ {functional {S00_Buffer {R_SIZE 512 W_SIZE 512} S00_Entry {PKT_R_THR 512 LIM_R_LEN 256 PKT_W_THR 64 LIM_W_LEN 256}} timing {M01_Buffer {AR_SLR_PIPE 3 AW_SLR_PIPE 3 R_SLR_PIPE 3 W_SLR_PIPE 3 B_SLR_PIPE 3} M02_Buffer {AR_SLR_PIPE 3 AW_SLR_PIPE 3 R_SLR_PIPE 3 W_SLR_PIPE 3 B_SLR_PIPE 3} M03_Buffer {AR_SLR_PIPE 2 AW_SLR_PIPE 2 R_SLR_PIPE 2 W_SLR_PIPE 2 B_SLR_PIPE 2} M04_Buffer {AR_SLR_PIPE 2 AW_SLR_PIPE 2 R_SLR_PIPE 2 W_SLR_PIPE 2 B_SLR_PIPE 2}}}"
              },
              "NUM_MI": {
                "value": "7"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  }
                },
                "bridges": [
                  "M00_AXI",
                  "M01_AXI",
                  "M02_AXI",
                  "M03_AXI",
                  "M04_AXI",
                  "M05_AXI",
                  "M06_AXI"
                ]
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "256"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SLR_ASSIGNMENT": {
                    "value": "SLR0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "16"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SLR_ASSIGNMENT": {
                    "value": "SLR0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "16"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SLR_ASSIGNMENT": {
                    "value": "SLR0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "16"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SLR_ASSIGNMENT": {
                    "value": "SLR0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M04_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "16"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SLR_ASSIGNMENT": {
                    "value": "SLR0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M05_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "16"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SLR_ASSIGNMENT": {
                    "value": "SLR0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              },
              "M06_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "16"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SLR_ASSIGNMENT": {
                    "value": "SLR0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              }
            }
          },
          "interconnect_m00_axi_mem00": {
            "vlnv": "xilinx.com:ip:smartconnect:1.0",
            "xci_name": "bd_d216_interconnect_M00_AXI_MEM00_0",
            "xci_path": "ip/ip_6/bd_d216_interconnect_M00_AXI_MEM00_0.xci",
            "inst_hier_path": "interconnect/interconnect_m00_axi_mem00",
            "parameters": {
              "NUM_CLKS": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  },
                  "SLR_ASSIGNMENT": {
                    "value": "SLR0"
                  }
                },
                "bridges": [
                  "M00_AXI"
                ]
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "256"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              }
            }
          },
          "interconnect_plram_mem00": {
            "vlnv": "xilinx.com:ip:smartconnect:1.0",
            "xci_name": "bd_d216_interconnect_PLRAM_MEM00_0",
            "xci_path": "ip/ip_7/bd_d216_interconnect_PLRAM_MEM00_0.xci",
            "inst_hier_path": "interconnect/interconnect_plram_mem00",
            "parameters": {
              "NUM_CLKS": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  },
                  "SLR_ASSIGNMENT": {
                    "value": "SLR0"
                  }
                },
                "bridges": [
                  "M00_AXI"
                ]
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "16"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SLR_ASSIGNMENT": {
                    "value": "SLR0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              }
            }
          },
          "interconnect_plram_mem01": {
            "vlnv": "xilinx.com:ip:smartconnect:1.0",
            "xci_name": "bd_d216_interconnect_PLRAM_MEM01_0",
            "xci_path": "ip/ip_8/bd_d216_interconnect_PLRAM_MEM01_0.xci",
            "inst_hier_path": "interconnect/interconnect_plram_mem01",
            "parameters": {
              "NUM_CLKS": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  },
                  "SLR_ASSIGNMENT": {
                    "value": "SLR0"
                  }
                },
                "bridges": [
                  "M00_AXI"
                ]
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "16"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SLR_ASSIGNMENT": {
                    "value": "SLR0"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              }
            }
          },
          "interconnect_plram_mem02": {
            "vlnv": "xilinx.com:ip:smartconnect:1.0",
            "xci_name": "bd_d216_interconnect_PLRAM_MEM02_0",
            "xci_path": "ip/ip_9/bd_d216_interconnect_PLRAM_MEM02_0.xci",
            "inst_hier_path": "interconnect/interconnect_plram_mem02",
            "parameters": {
              "NUM_CLKS": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  },
                  "SLR_ASSIGNMENT": {
                    "value": "SLR0"
                  }
                },
                "bridges": [
                  "M00_AXI"
                ]
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "16"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SLR_ASSIGNMENT": {
                    "value": "SLR1"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              }
            }
          },
          "interconnect_plram_mem03": {
            "vlnv": "xilinx.com:ip:smartconnect:1.0",
            "xci_name": "bd_d216_interconnect_PLRAM_MEM03_0",
            "xci_path": "ip/ip_10/bd_d216_interconnect_PLRAM_MEM03_0.xci",
            "inst_hier_path": "interconnect/interconnect_plram_mem03",
            "parameters": {
              "NUM_CLKS": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  },
                  "SLR_ASSIGNMENT": {
                    "value": "SLR0"
                  }
                },
                "bridges": [
                  "M00_AXI"
                ]
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "16"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SLR_ASSIGNMENT": {
                    "value": "SLR1"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              }
            }
          },
          "interconnect_plram_mem04": {
            "vlnv": "xilinx.com:ip:smartconnect:1.0",
            "xci_name": "bd_d216_interconnect_PLRAM_MEM04_0",
            "xci_path": "ip/ip_11/bd_d216_interconnect_PLRAM_MEM04_0.xci",
            "inst_hier_path": "interconnect/interconnect_plram_mem04",
            "parameters": {
              "NUM_CLKS": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  },
                  "SLR_ASSIGNMENT": {
                    "value": "SLR0"
                  }
                },
                "bridges": [
                  "M00_AXI"
                ]
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "16"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SLR_ASSIGNMENT": {
                    "value": "SLR2"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              }
            }
          },
          "interconnect_plram_mem05": {
            "vlnv": "xilinx.com:ip:smartconnect:1.0",
            "xci_name": "bd_d216_interconnect_PLRAM_MEM05_0",
            "xci_path": "ip/ip_12/bd_d216_interconnect_PLRAM_MEM05_0.xci",
            "inst_hier_path": "interconnect/interconnect_plram_mem05",
            "parameters": {
              "NUM_CLKS": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "1"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  },
                  "SLR_ASSIGNMENT": {
                    "value": "SLR0"
                  }
                },
                "bridges": [
                  "M00_AXI"
                ]
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "parameters": {
                  "MAX_BURST_LENGTH": {
                    "value": "16"
                  },
                  "NUM_READ_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_READ_THREADS": {
                    "value": "1"
                  },
                  "NUM_WRITE_OUTSTANDING": {
                    "value": "2"
                  },
                  "NUM_WRITE_THREADS": {
                    "value": "1"
                  },
                  "RUSER_BITS_PER_BYTE": {
                    "value": "0"
                  },
                  "SLR_ASSIGNMENT": {
                    "value": "SLR2"
                  },
                  "SUPPORTS_NARROW_BURST": {
                    "value": "0"
                  },
                  "WUSER_BITS_PER_BYTE": {
                    "value": "0"
                  }
                }
              }
            }
          },
          "rs_m00_axi": {
            "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
            "xci_name": "bd_d216_rs_M00_AXI_0",
            "xci_path": "ip/ip_25/bd_d216_rs_M00_AXI_0.xci",
            "inst_hier_path": "interconnect/rs_m00_axi",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "38"
              },
              "ARUSER_WIDTH": {
                "value": "0"
              },
              "AWUSER_WIDTH": {
                "value": "0"
              },
              "BUSER_WIDTH": {
                "value": "0"
              },
              "DATA_WIDTH": {
                "value": "32"
              },
              "HAS_BRESP": {
                "value": "1"
              },
              "HAS_BURST": {
                "value": "1"
              },
              "HAS_CACHE": {
                "value": "1"
              },
              "HAS_LOCK": {
                "value": "1"
              },
              "HAS_PROT": {
                "value": "1"
              },
              "HAS_QOS": {
                "value": "1"
              },
              "HAS_REGION": {
                "value": "1"
              },
              "HAS_RRESP": {
                "value": "1"
              },
              "HAS_WSTRB": {
                "value": "1"
              },
              "ID_WIDTH": {
                "value": "0"
              },
              "MAX_BURST_LENGTH": {
                "value": "256"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "PROTOCOL": {
                "value": "AXI4"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE"
              },
              "REG_AR": {
                "value": "0"
              },
              "REG_AW": {
                "value": "0"
              },
              "REG_B": {
                "value": "0"
              },
              "REG_R": {
                "value": "0"
              },
              "REG_W": {
                "value": "0"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "RUSER_WIDTH": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "WUSER_WIDTH": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "S00_AXI_1": {
            "interface_ports": [
              "S00_AXI",
              "interconnect_s00_axi/S00_AXI"
            ]
          },
          "interconnect_M00_AXI_MEM00_M00_AXI": {
            "interface_ports": [
              "interconnect_m00_axi_mem00/M00_AXI",
              "rs_m00_axi/S_AXI"
            ]
          },
          "interconnect_PLRAM_MEM00_M00_AXI": {
            "interface_ports": [
              "M00_AXI",
              "interconnect_plram_mem00/M00_AXI"
            ]
          },
          "interconnect_PLRAM_MEM01_M00_AXI": {
            "interface_ports": [
              "M00_AXI1",
              "interconnect_plram_mem01/M00_AXI"
            ]
          },
          "interconnect_PLRAM_MEM02_M00_AXI": {
            "interface_ports": [
              "M00_AXI2",
              "interconnect_plram_mem02/M00_AXI"
            ]
          },
          "interconnect_PLRAM_MEM03_M00_AXI": {
            "interface_ports": [
              "M00_AXI3",
              "interconnect_plram_mem03/M00_AXI"
            ]
          },
          "interconnect_PLRAM_MEM04_M00_AXI": {
            "interface_ports": [
              "M00_AXI4",
              "interconnect_plram_mem04/M00_AXI"
            ]
          },
          "interconnect_PLRAM_MEM05_M00_AXI": {
            "interface_ports": [
              "M00_AXI5",
              "interconnect_plram_mem05/M00_AXI"
            ]
          },
          "interconnect_S00_AXI_M00_AXI": {
            "interface_ports": [
              "interconnect_s00_axi/M00_AXI",
              "interconnect_m00_axi_mem00/S00_AXI"
            ]
          },
          "interconnect_S00_AXI_M01_AXI": {
            "interface_ports": [
              "interconnect_s00_axi/M01_AXI",
              "interconnect_plram_mem00/S00_AXI"
            ]
          },
          "interconnect_S00_AXI_M02_AXI": {
            "interface_ports": [
              "interconnect_s00_axi/M02_AXI",
              "interconnect_plram_mem01/S00_AXI"
            ]
          },
          "interconnect_S00_AXI_M03_AXI": {
            "interface_ports": [
              "interconnect_s00_axi/M03_AXI",
              "interconnect_plram_mem02/S00_AXI"
            ]
          },
          "interconnect_S00_AXI_M04_AXI": {
            "interface_ports": [
              "interconnect_s00_axi/M04_AXI",
              "interconnect_plram_mem03/S00_AXI"
            ]
          },
          "interconnect_S00_AXI_M05_AXI": {
            "interface_ports": [
              "interconnect_s00_axi/M05_AXI",
              "interconnect_plram_mem04/S00_AXI"
            ]
          },
          "interconnect_S00_AXI_M06_AXI": {
            "interface_ports": [
              "interconnect_s00_axi/M06_AXI",
              "interconnect_plram_mem05/S00_AXI"
            ]
          },
          "rs_M00_AXI_M_AXI": {
            "interface_ports": [
              "M00_AXI6",
              "rs_m00_axi/M_AXI"
            ]
          }
        },
        "nets": {
          "aclk_1": {
            "ports": [
              "aclk",
              "interconnect_plram_mem00/aclk",
              "interconnect_plram_mem01/aclk",
              "interconnect_plram_mem02/aclk",
              "interconnect_plram_mem03/aclk",
              "interconnect_plram_mem04/aclk",
              "interconnect_plram_mem05/aclk",
              "interconnect_m00_axi_mem00/aclk",
              "rs_m00_axi/aclk",
              "interconnect_s00_axi/aclk"
            ]
          },
          "psr_aclk_SLR0_interconnect_aresetn": {
            "ports": [
              "aresetn1",
              "interconnect_plram_mem01/aresetn",
              "interconnect_plram_mem00/aresetn"
            ]
          },
          "psr_aclk_SLR1_interconnect_aresetn": {
            "ports": [
              "aresetn2",
              "interconnect_plram_mem03/aresetn",
              "interconnect_plram_mem02/aresetn"
            ]
          },
          "psr_aclk_SLR2_interconnect_aresetn": {
            "ports": [
              "aresetn",
              "interconnect_plram_mem04/aresetn",
              "interconnect_plram_mem05/aresetn",
              "interconnect_m00_axi_mem00/aresetn",
              "rs_m00_axi/aresetn",
              "interconnect_s00_axi/aresetn"
            ]
          }
        }
      },
      "memory": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI2": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI3": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI4": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI5": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "s_axi_aresetn1": {
            "type": "rst",
            "direction": "I"
          },
          "s_axi_aresetn2": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "plram_mem00": {
            "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
            "xci_name": "bd_d216_plram_mem00_0",
            "xci_path": "ip/ip_13/bd_d216_plram_mem00_0.xci",
            "inst_hier_path": "memory/plram_mem00",
            "parameters": {
              "DATA_WIDTH": {
                "value": "512"
              },
              "SLR_ASSIGNMENTS": {
                "value": "SLR0"
              }
            }
          },
          "plram_mem00_bram": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "bd_d216_plram_mem00_bram_0",
            "xci_path": "ip/ip_14/bd_d216_plram_mem00_bram_0.xci",
            "inst_hier_path": "memory/plram_mem00_bram",
            "parameters": {
              "Memory_Type": {
                "value": "True_Dual_Port_RAM"
              },
              "SLR_ASSIGNMENTS": {
                "value": "SLR0"
              }
            }
          },
          "plram_mem01": {
            "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
            "xci_name": "bd_d216_plram_mem01_0",
            "xci_path": "ip/ip_15/bd_d216_plram_mem01_0.xci",
            "inst_hier_path": "memory/plram_mem01",
            "parameters": {
              "DATA_WIDTH": {
                "value": "512"
              },
              "SLR_ASSIGNMENTS": {
                "value": "SLR0"
              }
            }
          },
          "plram_mem01_bram": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "bd_d216_plram_mem01_bram_0",
            "xci_path": "ip/ip_16/bd_d216_plram_mem01_bram_0.xci",
            "inst_hier_path": "memory/plram_mem01_bram",
            "parameters": {
              "Memory_Type": {
                "value": "True_Dual_Port_RAM"
              },
              "SLR_ASSIGNMENTS": {
                "value": "SLR0"
              }
            }
          },
          "plram_mem02": {
            "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
            "xci_name": "bd_d216_plram_mem02_0",
            "xci_path": "ip/ip_17/bd_d216_plram_mem02_0.xci",
            "inst_hier_path": "memory/plram_mem02",
            "parameters": {
              "DATA_WIDTH": {
                "value": "512"
              },
              "SLR_ASSIGNMENTS": {
                "value": "SLR1"
              }
            }
          },
          "plram_mem02_bram": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "bd_d216_plram_mem02_bram_0",
            "xci_path": "ip/ip_18/bd_d216_plram_mem02_bram_0.xci",
            "inst_hier_path": "memory/plram_mem02_bram",
            "parameters": {
              "Memory_Type": {
                "value": "True_Dual_Port_RAM"
              },
              "SLR_ASSIGNMENTS": {
                "value": "SLR1"
              }
            }
          },
          "plram_mem03": {
            "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
            "xci_name": "bd_d216_plram_mem03_0",
            "xci_path": "ip/ip_19/bd_d216_plram_mem03_0.xci",
            "inst_hier_path": "memory/plram_mem03",
            "parameters": {
              "DATA_WIDTH": {
                "value": "512"
              },
              "SLR_ASSIGNMENTS": {
                "value": "SLR1"
              }
            }
          },
          "plram_mem03_bram": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "bd_d216_plram_mem03_bram_0",
            "xci_path": "ip/ip_20/bd_d216_plram_mem03_bram_0.xci",
            "inst_hier_path": "memory/plram_mem03_bram",
            "parameters": {
              "Memory_Type": {
                "value": "True_Dual_Port_RAM"
              },
              "SLR_ASSIGNMENTS": {
                "value": "SLR1"
              }
            }
          },
          "plram_mem04": {
            "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
            "xci_name": "bd_d216_plram_mem04_0",
            "xci_path": "ip/ip_21/bd_d216_plram_mem04_0.xci",
            "inst_hier_path": "memory/plram_mem04",
            "parameters": {
              "DATA_WIDTH": {
                "value": "512"
              },
              "SLR_ASSIGNMENTS": {
                "value": "SLR2"
              }
            }
          },
          "plram_mem04_bram": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "bd_d216_plram_mem04_bram_0",
            "xci_path": "ip/ip_22/bd_d216_plram_mem04_bram_0.xci",
            "inst_hier_path": "memory/plram_mem04_bram",
            "parameters": {
              "Memory_Type": {
                "value": "True_Dual_Port_RAM"
              },
              "SLR_ASSIGNMENTS": {
                "value": "SLR2"
              }
            }
          },
          "plram_mem05": {
            "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
            "xci_name": "bd_d216_plram_mem05_0",
            "xci_path": "ip/ip_23/bd_d216_plram_mem05_0.xci",
            "inst_hier_path": "memory/plram_mem05",
            "parameters": {
              "DATA_WIDTH": {
                "value": "512"
              },
              "SLR_ASSIGNMENTS": {
                "value": "SLR2"
              }
            }
          },
          "plram_mem05_bram": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "bd_d216_plram_mem05_bram_0",
            "xci_path": "ip/ip_24/bd_d216_plram_mem05_bram_0.xci",
            "inst_hier_path": "memory/plram_mem05_bram",
            "parameters": {
              "Memory_Type": {
                "value": "True_Dual_Port_RAM"
              },
              "SLR_ASSIGNMENTS": {
                "value": "SLR2"
              }
            }
          }
        },
        "interface_nets": {
          "interconnect_PLRAM_MEM00_M00_AXI": {
            "interface_ports": [
              "S_AXI",
              "plram_mem00/S_AXI"
            ]
          },
          "interconnect_PLRAM_MEM01_M00_AXI": {
            "interface_ports": [
              "S_AXI1",
              "plram_mem01/S_AXI"
            ]
          },
          "interconnect_PLRAM_MEM02_M00_AXI": {
            "interface_ports": [
              "S_AXI2",
              "plram_mem02/S_AXI"
            ]
          },
          "interconnect_PLRAM_MEM03_M00_AXI": {
            "interface_ports": [
              "S_AXI3",
              "plram_mem03/S_AXI"
            ]
          },
          "interconnect_PLRAM_MEM04_M00_AXI": {
            "interface_ports": [
              "S_AXI4",
              "plram_mem04/S_AXI"
            ]
          },
          "interconnect_PLRAM_MEM05_M00_AXI": {
            "interface_ports": [
              "S_AXI5",
              "plram_mem05/S_AXI"
            ]
          },
          "plram_mem00_BRAM_PORTA": {
            "interface_ports": [
              "plram_mem00_bram/BRAM_PORTA",
              "plram_mem00/BRAM_PORTA"
            ]
          },
          "plram_mem00_BRAM_PORTB": {
            "interface_ports": [
              "plram_mem00_bram/BRAM_PORTB",
              "plram_mem00/BRAM_PORTB"
            ]
          },
          "plram_mem01_BRAM_PORTA": {
            "interface_ports": [
              "plram_mem01_bram/BRAM_PORTA",
              "plram_mem01/BRAM_PORTA"
            ]
          },
          "plram_mem01_BRAM_PORTB": {
            "interface_ports": [
              "plram_mem01_bram/BRAM_PORTB",
              "plram_mem01/BRAM_PORTB"
            ]
          },
          "plram_mem02_BRAM_PORTA": {
            "interface_ports": [
              "plram_mem02_bram/BRAM_PORTA",
              "plram_mem02/BRAM_PORTA"
            ]
          },
          "plram_mem02_BRAM_PORTB": {
            "interface_ports": [
              "plram_mem02_bram/BRAM_PORTB",
              "plram_mem02/BRAM_PORTB"
            ]
          },
          "plram_mem03_BRAM_PORTA": {
            "interface_ports": [
              "plram_mem03_bram/BRAM_PORTA",
              "plram_mem03/BRAM_PORTA"
            ]
          },
          "plram_mem03_BRAM_PORTB": {
            "interface_ports": [
              "plram_mem03_bram/BRAM_PORTB",
              "plram_mem03/BRAM_PORTB"
            ]
          },
          "plram_mem04_BRAM_PORTA": {
            "interface_ports": [
              "plram_mem04_bram/BRAM_PORTA",
              "plram_mem04/BRAM_PORTA"
            ]
          },
          "plram_mem04_BRAM_PORTB": {
            "interface_ports": [
              "plram_mem04_bram/BRAM_PORTB",
              "plram_mem04/BRAM_PORTB"
            ]
          },
          "plram_mem05_BRAM_PORTA": {
            "interface_ports": [
              "plram_mem05_bram/BRAM_PORTA",
              "plram_mem05/BRAM_PORTA"
            ]
          },
          "plram_mem05_BRAM_PORTB": {
            "interface_ports": [
              "plram_mem05_bram/BRAM_PORTB",
              "plram_mem05/BRAM_PORTB"
            ]
          }
        },
        "nets": {
          "aclk_1": {
            "ports": [
              "aclk",
              "plram_mem01/s_axi_aclk",
              "plram_mem02/s_axi_aclk",
              "plram_mem03/s_axi_aclk",
              "plram_mem04/s_axi_aclk",
              "plram_mem05/s_axi_aclk",
              "plram_mem00/s_axi_aclk"
            ]
          },
          "psr_aclk_SLR0_interconnect_aresetn": {
            "ports": [
              "s_axi_aresetn",
              "plram_mem01/s_axi_aresetn",
              "plram_mem00/s_axi_aresetn"
            ]
          },
          "psr_aclk_SLR1_interconnect_aresetn": {
            "ports": [
              "s_axi_aresetn1",
              "plram_mem03/s_axi_aresetn",
              "plram_mem02/s_axi_aresetn"
            ]
          },
          "psr_aclk_SLR2_interconnect_aresetn": {
            "ports": [
              "s_axi_aresetn2",
              "plram_mem05/s_axi_aresetn",
              "plram_mem04/s_axi_aresetn"
            ]
          }
        }
      }
    },
    "interface_nets": {
      "S00_AXI_1": {
        "interface_ports": [
          "S00_AXI",
          "interconnect/S00_AXI"
        ]
      },
      "interconnect_PLRAM_MEM00_M00_AXI": {
        "interface_ports": [
          "interconnect/M00_AXI",
          "memory/S_AXI"
        ]
      },
      "interconnect_PLRAM_MEM01_M00_AXI": {
        "interface_ports": [
          "interconnect/M00_AXI1",
          "memory/S_AXI1"
        ]
      },
      "interconnect_PLRAM_MEM02_M00_AXI": {
        "interface_ports": [
          "interconnect/M00_AXI2",
          "memory/S_AXI2"
        ]
      },
      "interconnect_PLRAM_MEM03_M00_AXI": {
        "interface_ports": [
          "interconnect/M00_AXI3",
          "memory/S_AXI3"
        ]
      },
      "interconnect_PLRAM_MEM04_M00_AXI": {
        "interface_ports": [
          "interconnect/M00_AXI4",
          "memory/S_AXI4"
        ]
      },
      "interconnect_PLRAM_MEM05_M00_AXI": {
        "interface_ports": [
          "interconnect/M00_AXI5",
          "memory/S_AXI5"
        ]
      },
      "rs_M00_AXI_M_AXI": {
        "interface_ports": [
          "M00_AXI",
          "interconnect/M00_AXI6"
        ]
      }
    },
    "nets": {
      "aclk_1": {
        "ports": [
          "aclk",
          "reset/aclk",
          "interconnect/aclk",
          "memory/aclk"
        ]
      },
      "aresetn_1": {
        "ports": [
          "aresetn",
          "reset/aresetn"
        ]
      },
      "psr_aclk_SLR0_interconnect_aresetn": {
        "ports": [
          "reset/interconnect_aresetn",
          "interconnect/aresetn1",
          "memory/s_axi_aresetn"
        ]
      },
      "psr_aclk_SLR1_interconnect_aresetn": {
        "ports": [
          "reset/interconnect_aresetn1",
          "interconnect/aresetn2",
          "memory/s_axi_aresetn1"
        ]
      },
      "psr_aclk_SLR2_interconnect_aresetn": {
        "ports": [
          "reset/interconnect_aresetn2",
          "interconnect/aresetn",
          "memory/s_axi_aresetn2"
        ]
      }
    },
    "addressing": {
      "/": {
        "address_spaces": {
          "S00_AXI": {
            "range": "256G",
            "width": "38",
            "local_memory_map": {
              "name": "S00_AXI",
              "description": "Address Space Segments",
              "address_blocks": {
                ":S00_AXI:PLRAM_MEM00": {
                  "name": ":S00_AXI:PLRAM_MEM00",
                  "display_name": "PLRAM_MEM00",
                  "base_address": "0",
                  "range": "128K",
                  "width": "17",
                  "usage": "memory"
                },
                ":S00_AXI:PLRAM_MEM01": {
                  "name": ":S00_AXI:PLRAM_MEM01",
                  "display_name": "PLRAM_MEM01",
                  "base_address": "0",
                  "range": "128K",
                  "width": "17",
                  "usage": "memory"
                },
                ":S00_AXI:PLRAM_MEM02": {
                  "name": ":S00_AXI:PLRAM_MEM02",
                  "display_name": "PLRAM_MEM02",
                  "base_address": "0",
                  "range": "128K",
                  "width": "17",
                  "usage": "memory"
                },
                ":S00_AXI:PLRAM_MEM03": {
                  "name": ":S00_AXI:PLRAM_MEM03",
                  "display_name": "PLRAM_MEM03",
                  "base_address": "0",
                  "range": "128K",
                  "width": "17",
                  "usage": "memory"
                },
                ":S00_AXI:PLRAM_MEM04": {
                  "name": ":S00_AXI:PLRAM_MEM04",
                  "display_name": "PLRAM_MEM04",
                  "base_address": "0",
                  "range": "128K",
                  "width": "17",
                  "usage": "memory"
                },
                ":S00_AXI:PLRAM_MEM05": {
                  "name": ":S00_AXI:PLRAM_MEM05",
                  "display_name": "PLRAM_MEM05",
                  "base_address": "0",
                  "range": "128K",
                  "width": "17",
                  "usage": "memory"
                },
                ":S00_AXI:M00_AXI_MEM00": {
                  "name": ":S00_AXI:M00_AXI_MEM00",
                  "display_name": "M00_AXI_MEM00",
                  "base_address": "0x002000000000",
                  "range": "16G",
                  "width": "38",
                  "usage": "memory"
                }
              }
            },
            "segments": {
              "PLRAM_MEM00": {
                "address_block": "/memory/plram_mem00/S_AXI/Mem0",
                "offset": "0x0400000000",
                "range": "128K"
              },
              "PLRAM_MEM01": {
                "address_block": "/memory/plram_mem01/S_AXI/Mem0",
                "offset": "0x0400400000",
                "range": "128K"
              },
              "PLRAM_MEM02": {
                "address_block": "/memory/plram_mem02/S_AXI/Mem0",
                "offset": "0x0401000000",
                "range": "128K"
              },
              "PLRAM_MEM03": {
                "address_block": "/memory/plram_mem03/S_AXI/Mem0",
                "offset": "0x0401400000",
                "range": "128K"
              },
              "PLRAM_MEM04": {
                "address_block": "/memory/plram_mem04/S_AXI/Mem0",
                "offset": "0x0402000000",
                "range": "128K"
              },
              "PLRAM_MEM05": {
                "address_block": "/memory/plram_mem05/S_AXI/Mem0",
                "offset": "0x0402400000",
                "range": "128K"
              },
              "Reg": {
                "address_block": "/M00_AXI/Reg",
                "offset": "0x2000000000",
                "range": "16G"
              }
            }
          }
        },
        "memory_maps": {
          "M00_AXI": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "16",
                "usage": "register"
              }
            }
          }
        }
      }
    }
  }
}