

================================================================
== Vitis HLS Report for 'compute_derivatives_16'
================================================================
* Date:           Thu Dec 18 23:21:07 2025

* Version:        2025.2 (Build 6295257 on Nov 12 2025)
* Project:        pyramidal_hs
* Solution:       hls (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k70t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.937 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |      Pipeline     |
    |   min   |   max   |    min   |    max   | min | max |        Type       |
    +---------+---------+----------+----------+-----+-----+-------------------+
    |      268|      268|  2.680 us|  2.680 us|    0|    0|  loop pipeline stp|
    +---------+---------+----------+----------+-----+-----+-------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_70_1_VITIS_LOOP_71_2  |      266|      266|        12|          1|          1|   256|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.52>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [../HS_hls/src/derivatives_hls.cpp:71]   --->   Operation 15 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [../HS_hls/src/derivatives_hls.cpp:70]   --->   Operation 16 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 17 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.02ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 19 [1/1] (1.02ns)   --->   "%store_ln70 = store i5 0, i5 %y" [../HS_hls/src/derivatives_hls.cpp:70]   --->   Operation 19 'store' 'store_ln70' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 20 [1/1] (1.02ns)   --->   "%store_ln71 = store i5 0, i5 %x" [../HS_hls/src/derivatives_hls.cpp:71]   --->   Operation 20 'store' 'store_ln71' <Predicate = true> <Delay = 1.02>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln70 = br void %for.body4" [../HS_hls/src/derivatives_hls.cpp:70]   --->   Operation 21 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i9 %indvar_flatten" [../HS_hls/src/derivatives_hls.cpp:70]   --->   Operation 22 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.40ns)   --->   "%icmp_ln70 = icmp_eq  i9 %indvar_flatten_load, i9 256" [../HS_hls/src/derivatives_hls.cpp:70]   --->   Operation 23 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 1.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.40ns)   --->   "%add_ln70 = add i9 %indvar_flatten_load, i9 1" [../HS_hls/src/derivatives_hls.cpp:70]   --->   Operation 24 'add' 'add_ln70' <Predicate = true> <Delay = 1.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %icmp_ln70, void %for.inc69, void %for.end71" [../HS_hls/src/derivatives_hls.cpp:70]   --->   Operation 25 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%x_load = load i5 %x" [../HS_hls/src/derivatives_hls.cpp:71]   --->   Operation 26 'load' 'x_load' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%y_load = load i5 %y" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 27 'load' 'y_load' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.33ns)   --->   "%icmp_ln71 = icmp_eq  i5 %x_load, i5 16" [../HS_hls/src/derivatives_hls.cpp:71]   --->   Operation 28 'icmp' 'icmp_ln71' <Predicate = (!icmp_ln70)> <Delay = 1.33> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.79ns)   --->   "%select_ln70 = select i1 %icmp_ln71, i5 0, i5 %x_load" [../HS_hls/src/derivatives_hls.cpp:70]   --->   Operation 29 'select' 'select_ln70' <Predicate = (!icmp_ln70)> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.33ns)   --->   "%add_ln79 = add i5 %y_load, i5 2" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 30 'add' 'add_ln79' <Predicate = (!icmp_ln70)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.33ns)   --->   "%add_ln79_2 = add i5 %y_load, i5 1" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 31 'add' 'add_ln79_2' <Predicate = (!icmp_ln70)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.79ns)   --->   "%select_ln70_1 = select i1 %icmp_ln71, i5 %add_ln79, i5 %add_ln79_2" [../HS_hls/src/derivatives_hls.cpp:70]   --->   Operation 32 'select' 'select_ln70_1' <Predicate = (!icmp_ln70)> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.79ns)   --->   "%select_ln70_2 = select i1 %icmp_ln71, i5 %add_ln79_2, i5 %y_load" [../HS_hls/src/derivatives_hls.cpp:70]   --->   Operation 33 'select' 'select_ln70_2' <Predicate = (!icmp_ln70)> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln80 = trunc i5 %select_ln70_2" [../HS_hls/src/derivatives_hls.cpp:80]   --->   Operation 34 'trunc' 'trunc_ln80' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 35 [9/9] (2.16ns)   --->   "%urem_ln70 = urem i5 %select_ln70_2, i5 3" [../HS_hls/src/derivatives_hls.cpp:70]   --->   Operation 35 'urem' 'urem_ln70' <Predicate = (!icmp_ln70)> <Delay = 2.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (1.33ns)   --->   "%icmp_ln73 = icmp_eq  i5 %select_ln70_2, i5 0" [../HS_hls/src/derivatives_hls.cpp:73]   --->   Operation 36 'icmp' 'icmp_ln73' <Predicate = (!icmp_ln70)> <Delay = 1.33> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.33ns)   --->   "%icmp_ln73_1 = icmp_eq  i5 %select_ln70_2, i5 15" [../HS_hls/src/derivatives_hls.cpp:73]   --->   Operation 37 'icmp' 'icmp_ln73_1' <Predicate = (!icmp_ln70)> <Delay = 1.33> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln71 = trunc i5 %select_ln70" [../HS_hls/src/derivatives_hls.cpp:71]   --->   Operation 38 'trunc' 'trunc_ln71' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 39 [9/9] (2.16ns)   --->   "%urem_ln71 = urem i5 %select_ln70, i5 3" [../HS_hls/src/derivatives_hls.cpp:71]   --->   Operation 39 'urem' 'urem_ln71' <Predicate = (!icmp_ln70)> <Delay = 2.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (1.33ns)   --->   "%icmp_ln73_2 = icmp_eq  i5 %select_ln70, i5 0" [../HS_hls/src/derivatives_hls.cpp:73]   --->   Operation 40 'icmp' 'icmp_ln73_2' <Predicate = (!icmp_ln70)> <Delay = 1.33> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (1.33ns)   --->   "%icmp_ln73_3 = icmp_eq  i5 %select_ln70, i5 15" [../HS_hls/src/derivatives_hls.cpp:73]   --->   Operation 41 'icmp' 'icmp_ln73_3' <Predicate = (!icmp_ln70)> <Delay = 1.33> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_2)   --->   "%or_ln73 = or i1 %icmp_ln73_1, i1 %icmp_ln73_3" [../HS_hls/src/derivatives_hls.cpp:73]   --->   Operation 42 'or' 'or_ln73' <Predicate = (!icmp_ln70)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node or_ln73_2)   --->   "%or_ln73_1 = or i1 %icmp_ln73, i1 %icmp_ln73_2" [../HS_hls/src/derivatives_hls.cpp:73]   --->   Operation 43 'or' 'or_ln73_1' <Predicate = (!icmp_ln70)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.61ns) (out node of the LUT)   --->   "%or_ln73_2 = or i1 %or_ln73_1, i1 %or_ln73" [../HS_hls/src/derivatives_hls.cpp:73]   --->   Operation 44 'or' 'or_ln73_2' <Predicate = (!icmp_ln70)> <Delay = 0.61> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %or_ln73_2, void %if.else, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit" [../HS_hls/src/derivatives_hls.cpp:73]   --->   Operation 45 'br' 'br_ln73' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.33ns)   --->   "%add_ln71 = add i5 %select_ln70, i5 1" [../HS_hls/src/derivatives_hls.cpp:71]   --->   Operation 46 'add' 'add_ln71' <Predicate = (!icmp_ln70)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (1.02ns)   --->   "%store_ln70 = store i9 %add_ln70, i9 %indvar_flatten" [../HS_hls/src/derivatives_hls.cpp:70]   --->   Operation 47 'store' 'store_ln70' <Predicate = (!icmp_ln70)> <Delay = 1.02>
ST_1 : Operation 48 [1/1] (1.02ns)   --->   "%store_ln70 = store i5 %select_ln70_2, i5 %y" [../HS_hls/src/derivatives_hls.cpp:70]   --->   Operation 48 'store' 'store_ln70' <Predicate = (!icmp_ln70)> <Delay = 1.02>
ST_1 : Operation 49 [1/1] (1.02ns)   --->   "%store_ln71 = store i5 %add_ln71, i5 %x" [../HS_hls/src/derivatives_hls.cpp:71]   --->   Operation 49 'store' 'store_ln71' <Predicate = (!icmp_ln70)> <Delay = 1.02>

State 2 <SV = 1> <Delay = 4.05>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_69 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln80, i4 0" [../HS_hls/src/derivatives_hls.cpp:80]   --->   Operation 50 'bitconcatenate' 'tmp_69' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 51 [8/9] (2.16ns)   --->   "%urem_ln70 = urem i5 %select_ln70_2, i5 3" [../HS_hls/src/derivatives_hls.cpp:70]   --->   Operation 51 'urem' 'urem_ln70' <Predicate = (!icmp_ln70)> <Delay = 2.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i5 %select_ln70" [../HS_hls/src/derivatives_hls.cpp:80]   --->   Operation 52 'zext' 'zext_ln80' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.39ns)   --->   "%add_ln80 = add i8 %tmp_69, i8 %zext_ln80" [../HS_hls/src/derivatives_hls.cpp:80]   --->   Operation 53 'add' 'add_ln80' <Predicate = (!icmp_ln70)> <Delay = 1.39> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.39> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln80_1 = zext i8 %add_ln80" [../HS_hls/src/derivatives_hls.cpp:80]   --->   Operation 54 'zext' 'zext_ln80_1' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%It16_addr = getelementptr i16 %It16, i64 0, i64 %zext_ln80_1" [../HS_hls/src/derivatives_hls.cpp:80]   --->   Operation 55 'getelementptr' 'It16_addr' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%Ix16_addr = getelementptr i16 %Ix16, i64 0, i64 %zext_ln80_1" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 56 'getelementptr' 'Ix16_addr' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%Iy16_addr = getelementptr i16 %Iy16, i64 0, i64 %zext_ln80_1" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 57 'getelementptr' 'Iy16_addr' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%img2_16_addr = getelementptr i16 %img2_16, i64 0, i64 %zext_ln80_1" [../HS_hls/src/derivatives_hls.cpp:80]   --->   Operation 58 'getelementptr' 'img2_16_addr' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln71_1 = zext i5 %select_ln70" [../HS_hls/src/derivatives_hls.cpp:71]   --->   Operation 59 'zext' 'zext_ln71_1' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (2.80ns)   --->   "%mul_ln71_1 = mul i11 %zext_ln71_1, i11 43" [../HS_hls/src/derivatives_hls.cpp:71]   --->   Operation 60 'mul' 'mul_ln71_1' <Predicate = (!icmp_ln70)> <Delay = 2.80> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.80> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_80 = partselect i4 @_ssdm_op_PartSelect.i4.i11.i32.i32, i11 %mul_ln71_1, i32 7, i32 10" [../HS_hls/src/derivatives_hls.cpp:71]   --->   Operation 61 'partselect' 'tmp_80' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_2 : Operation 62 [8/9] (2.16ns)   --->   "%urem_ln71 = urem i5 %select_ln70, i5 3" [../HS_hls/src/derivatives_hls.cpp:71]   --->   Operation 62 'urem' 'urem_ln71' <Predicate = (!icmp_ln70)> <Delay = 2.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln74 = store i16 0, i8 %Ix16_addr" [../HS_hls/src/derivatives_hls.cpp:74]   --->   Operation 63 'store' 'store_ln74' <Predicate = (!icmp_ln70 & or_ln73_2)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 64 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln75 = store i16 0, i8 %Iy16_addr" [../HS_hls/src/derivatives_hls.cpp:75]   --->   Operation 64 'store' 'store_ln75' <Predicate = (!icmp_ln70 & or_ln73_2)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 65 [1/1] (1.02ns)   --->   "%br_ln77 = br void %for.inc" [../HS_hls/src/derivatives_hls.cpp:77]   --->   Operation 65 'br' 'br_ln77' <Predicate = (!icmp_ln70 & or_ln73_2)> <Delay = 1.02>

State 3 <SV = 2> <Delay = 2.16>
ST_3 : Operation 66 [7/9] (2.16ns)   --->   "%urem_ln70 = urem i5 %select_ln70_2, i5 3" [../HS_hls/src/derivatives_hls.cpp:70]   --->   Operation 66 'urem' 'urem_ln70' <Predicate = (!icmp_ln70)> <Delay = 2.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [7/9] (2.16ns)   --->   "%urem_ln71 = urem i5 %select_ln70, i5 3" [../HS_hls/src/derivatives_hls.cpp:71]   --->   Operation 67 'urem' 'urem_ln71' <Predicate = (!icmp_ln70)> <Delay = 2.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.16>
ST_4 : Operation 68 [6/9] (2.16ns)   --->   "%urem_ln70 = urem i5 %select_ln70_2, i5 3" [../HS_hls/src/derivatives_hls.cpp:70]   --->   Operation 68 'urem' 'urem_ln70' <Predicate = (!icmp_ln70)> <Delay = 2.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [6/9] (2.16ns)   --->   "%urem_ln71 = urem i5 %select_ln70, i5 3" [../HS_hls/src/derivatives_hls.cpp:71]   --->   Operation 69 'urem' 'urem_ln71' <Predicate = (!icmp_ln70)> <Delay = 2.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.13>
ST_5 : Operation 70 [5/9] (2.16ns)   --->   "%urem_ln70 = urem i5 %select_ln70_2, i5 3" [../HS_hls/src/derivatives_hls.cpp:70]   --->   Operation 70 'urem' 'urem_ln70' <Predicate = (!icmp_ln70)> <Delay = 2.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (1.33ns)   --->   "%add_ln79_1 = add i5 %select_ln70_2, i5 31" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 71 'add' 'add_ln79_1' <Predicate = (!icmp_ln70)> <Delay = 1.33> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln71 = sext i5 %add_ln79_1" [../HS_hls/src/derivatives_hls.cpp:71]   --->   Operation 72 'sext' 'sext_ln71' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i64 %sext_ln71" [../HS_hls/src/derivatives_hls.cpp:71]   --->   Operation 73 'zext' 'zext_ln71' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_5 : Operation 74 [5/5] (4.80ns)   --->   "%mul_ln71 = mul i129 %zext_ln71, i129 24595658764946068822" [../HS_hls/src/derivatives_hls.cpp:71]   --->   Operation 74 'mul' 'mul_ln71' <Predicate = (!icmp_ln70)> <Delay = 4.80> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 4.80> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [5/9] (2.16ns)   --->   "%urem_ln71 = urem i5 %select_ln70, i5 3" [../HS_hls/src/derivatives_hls.cpp:71]   --->   Operation 75 'urem' 'urem_ln71' <Predicate = (!icmp_ln70)> <Delay = 2.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.80>
ST_6 : Operation 76 [4/9] (2.16ns)   --->   "%urem_ln70 = urem i5 %select_ln70_2, i5 3" [../HS_hls/src/derivatives_hls.cpp:70]   --->   Operation 76 'urem' 'urem_ln70' <Predicate = (!icmp_ln70)> <Delay = 2.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [4/5] (4.80ns)   --->   "%mul_ln71 = mul i129 %zext_ln71, i129 24595658764946068822" [../HS_hls/src/derivatives_hls.cpp:71]   --->   Operation 77 'mul' 'mul_ln71' <Predicate = (!icmp_ln70)> <Delay = 4.80> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 4.80> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [4/9] (2.16ns)   --->   "%urem_ln71 = urem i5 %select_ln70, i5 3" [../HS_hls/src/derivatives_hls.cpp:71]   --->   Operation 78 'urem' 'urem_ln71' <Predicate = (!icmp_ln70)> <Delay = 2.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.80>
ST_7 : Operation 79 [3/9] (2.16ns)   --->   "%urem_ln70 = urem i5 %select_ln70_2, i5 3" [../HS_hls/src/derivatives_hls.cpp:70]   --->   Operation 79 'urem' 'urem_ln70' <Predicate = (!icmp_ln70)> <Delay = 2.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [3/5] (4.80ns)   --->   "%mul_ln71 = mul i129 %zext_ln71, i129 24595658764946068822" [../HS_hls/src/derivatives_hls.cpp:71]   --->   Operation 80 'mul' 'mul_ln71' <Predicate = (!icmp_ln70)> <Delay = 4.80> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 4.80> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [3/9] (2.16ns)   --->   "%urem_ln71 = urem i5 %select_ln70, i5 3" [../HS_hls/src/derivatives_hls.cpp:71]   --->   Operation 81 'urem' 'urem_ln71' <Predicate = (!icmp_ln70)> <Delay = 2.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.80>
ST_8 : Operation 82 [2/9] (2.16ns)   --->   "%urem_ln70 = urem i5 %select_ln70_2, i5 3" [../HS_hls/src/derivatives_hls.cpp:70]   --->   Operation 82 'urem' 'urem_ln70' <Predicate = (!icmp_ln70)> <Delay = 2.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 83 [2/5] (4.80ns)   --->   "%mul_ln71 = mul i129 %zext_ln71, i129 24595658764946068822" [../HS_hls/src/derivatives_hls.cpp:71]   --->   Operation 83 'mul' 'mul_ln71' <Predicate = (!icmp_ln70)> <Delay = 4.80> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 4.80> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 84 [2/9] (2.16ns)   --->   "%urem_ln71 = urem i5 %select_ln70, i5 3" [../HS_hls/src/derivatives_hls.cpp:71]   --->   Operation 84 'urem' 'urem_ln71' <Predicate = (!icmp_ln70)> <Delay = 2.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.80>
ST_9 : Operation 85 [1/9] (2.16ns)   --->   "%urem_ln70 = urem i5 %select_ln70_2, i5 3" [../HS_hls/src/derivatives_hls.cpp:70]   --->   Operation 85 'urem' 'urem_ln70' <Predicate = (!icmp_ln70)> <Delay = 2.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln70 = trunc i2 %urem_ln70" [../HS_hls/src/derivatives_hls.cpp:70]   --->   Operation 86 'trunc' 'trunc_ln70' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_9 : Operation 87 [1/5] (4.80ns)   --->   "%mul_ln71 = mul i129 %zext_ln71, i129 24595658764946068822" [../HS_hls/src/derivatives_hls.cpp:71]   --->   Operation 87 'mul' 'mul_ln71' <Predicate = (!icmp_ln70)> <Delay = 4.80> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 4.80> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_78 = partselect i3 @_ssdm_op_PartSelect.i3.i129.i32.i32, i129 %mul_ln71, i32 66, i32 68" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 88 'partselect' 'tmp_78' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_9 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_79 = partselect i5 @_ssdm_op_PartSelect.i5.i129.i32.i32, i129 %mul_ln71, i32 66, i32 70" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 89 'partselect' 'tmp_79' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_9 : Operation 90 [1/9] (2.16ns)   --->   "%urem_ln71 = urem i5 %select_ln70, i5 3" [../HS_hls/src/derivatives_hls.cpp:71]   --->   Operation 90 'urem' 'urem_ln71' <Predicate = (!icmp_ln70)> <Delay = 2.16> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 8> <II = 1> <Delay = 2.16> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln71_1 = trunc i2 %urem_ln71" [../HS_hls/src/derivatives_hls.cpp:71]   --->   Operation 91 'trunc' 'trunc_ln71_1' <Predicate = (!icmp_ln70)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 6.93>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_70_1_VITIS_LOOP_71_2_str"   --->   Operation 92 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 93 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i5 %select_ln70_2" [../HS_hls/src/derivatives_hls.cpp:70]   --->   Operation 94 'zext' 'zext_ln70' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (2.80ns)   --->   "%mul_ln70 = mul i11 %zext_ln70, i11 43" [../HS_hls/src/derivatives_hls.cpp:70]   --->   Operation 95 'mul' 'mul_ln70' <Predicate = (!icmp_ln70)> <Delay = 2.80> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.80> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_70 = partselect i4 @_ssdm_op_PartSelect.i4.i11.i32.i32, i11 %mul_ln70, i32 7, i32 10" [../HS_hls/src/derivatives_hls.cpp:70]   --->   Operation 96 'partselect' 'tmp_70' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_71 = partselect i3 @_ssdm_op_PartSelect.i3.i11.i32.i32, i11 %mul_ln70, i32 7, i32 9" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 97 'partselect' 'tmp_71' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_72 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %tmp_70, i1 0" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 98 'bitconcatenate' 'tmp_72' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_73 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %tmp_71, i3 0" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 99 'bitconcatenate' 'tmp_73' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i5 %tmp_72" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 100 'zext' 'zext_ln78' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (1.35ns)   --->   "%sub_ln70 = sub i6 %tmp_73, i6 %zext_ln78" [../HS_hls/src/derivatives_hls.cpp:70]   --->   Operation 101 'sub' 'sub_ln70' <Predicate = (!icmp_ln70)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i5 %select_ln70_1" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 102 'zext' 'zext_ln79' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (2.80ns)   --->   "%mul_ln79 = mul i11 %zext_ln79, i11 43" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 103 'mul' 'mul_ln79' <Predicate = (!icmp_ln70)> <Delay = 2.80> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.80> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_74 = partselect i4 @_ssdm_op_PartSelect.i4.i11.i32.i32, i11 %mul_ln79, i32 7, i32 10" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 104 'partselect' 'tmp_74' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_75 = partselect i3 @_ssdm_op_PartSelect.i3.i11.i32.i32, i11 %mul_ln79, i32 7, i32 9" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 105 'partselect' 'tmp_75' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_76 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %tmp_74, i1 0" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 106 'bitconcatenate' 'tmp_76' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_10 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_77 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %tmp_75, i3 0" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 107 'bitconcatenate' 'tmp_77' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln79_1 = zext i5 %tmp_76" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 108 'zext' 'zext_ln79_1' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln79_3 = sub i6 %tmp_77, i6 %zext_ln79_1" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 109 'sub' 'sub_ln79_3' <Predicate = (!icmp_ln70)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.13> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %tmp_78, i3 0" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 110 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %tmp_79, i1 0" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 111 'bitconcatenate' 'p_shl1' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln79_4 = sub i6 %p_shl, i6 %p_shl1" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 112 'sub' 'sub_ln79_4' <Predicate = (!icmp_ln70)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.13> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%specpipeline_ln72 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, i32 4294967295, void @empty_2" [../HS_hls/src/derivatives_hls.cpp:72]   --->   Operation 113 'specpipeline' 'specpipeline_ln72' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln79_2 = zext i4 %tmp_80" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 114 'zext' 'zext_ln79_2' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (2.27ns) (root node of TernaryAdder)   --->   "%add_ln79_3 = add i6 %sub_ln79_3, i6 %zext_ln79_2" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 115 'add' 'add_ln79_3' <Predicate = (!icmp_ln70)> <Delay = 2.27> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.13> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln79_3 = zext i6 %add_ln79_3" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 116 'zext' 'zext_ln79_3' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_573 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17, i64 0, i64 %zext_ln79_3" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 117 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_573' <Predicate = (!icmp_ln70 & trunc_ln71_1 == 0 & trunc_ln70 == 2)> <Delay = 0.00>
ST_10 : Operation 118 [1/1] (2.27ns) (root node of TernaryAdder)   --->   "%add_ln79_4 = add i6 %sub_ln79_4, i6 %zext_ln79_2" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 118 'add' 'add_ln79_4' <Predicate = (!icmp_ln70)> <Delay = 2.27> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.13> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln79_4 = zext i6 %add_ln79_4" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 119 'zext' 'zext_ln79_4' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_574 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17, i64 0, i64 %zext_ln79_4" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 120 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_574' <Predicate = (!icmp_ln70 & trunc_ln71_1 == 0 & trunc_ln70 == 1)> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (1.35ns)   --->   "%add_ln80_1 = add i6 %sub_ln70, i6 %zext_ln79_2" [../HS_hls/src/derivatives_hls.cpp:80]   --->   Operation 121 'add' 'add_ln80_1' <Predicate = (!icmp_ln70)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln80_2 = zext i6 %add_ln80_1" [../HS_hls/src/derivatives_hls.cpp:80]   --->   Operation 122 'zext' 'zext_ln80_2' <Predicate = (!icmp_ln70)> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_575 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17, i64 0, i64 %zext_ln80_2" [../HS_hls/src/derivatives_hls.cpp:80]   --->   Operation 123 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_575' <Predicate = (!icmp_ln70 & trunc_ln70 == 0 & trunc_ln71_1 == 0)> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_576 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16, i64 0, i64 %zext_ln79_3" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 124 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_576' <Predicate = (!icmp_ln70 & trunc_ln71_1 == 1 & trunc_ln70 == 2)> <Delay = 0.00>
ST_10 : Operation 125 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_577 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16, i64 0, i64 %zext_ln79_4" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 125 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_577' <Predicate = (!icmp_ln70 & trunc_ln71_1 == 1 & trunc_ln70 == 1)> <Delay = 0.00>
ST_10 : Operation 126 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_578 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16, i64 0, i64 %zext_ln80_2" [../HS_hls/src/derivatives_hls.cpp:80]   --->   Operation 126 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_578' <Predicate = (!icmp_ln70 & trunc_ln70 == 0 & trunc_ln71_1 == 1)> <Delay = 0.00>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_579 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15, i64 0, i64 %zext_ln79_3" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 127 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_579' <Predicate = (!icmp_ln70 & trunc_ln71_1 == 2 & trunc_ln70 == 2)> <Delay = 0.00>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_580 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15, i64 0, i64 %zext_ln79_4" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 128 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_580' <Predicate = (!icmp_ln70 & trunc_ln71_1 == 2 & trunc_ln70 == 1)> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_581 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15, i64 0, i64 %zext_ln80_2" [../HS_hls/src/derivatives_hls.cpp:80]   --->   Operation 129 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_581' <Predicate = (!icmp_ln70 & trunc_ln70 == 0 & trunc_ln71_1 == 2)> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_582 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14, i64 0, i64 %zext_ln79_3" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 130 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_582' <Predicate = (!icmp_ln70 & trunc_ln70 == 0 & trunc_ln71_1 == 0)> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_583 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14, i64 0, i64 %zext_ln79_4" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 131 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_583' <Predicate = (!icmp_ln70 & trunc_ln71_1 == 0 & trunc_ln70 == 2)> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_584 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14, i64 0, i64 %zext_ln80_2" [../HS_hls/src/derivatives_hls.cpp:80]   --->   Operation 132 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_584' <Predicate = (!icmp_ln70 & trunc_ln71_1 == 0 & trunc_ln70 == 1)> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_585 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13, i64 0, i64 %zext_ln79_3" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 133 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_585' <Predicate = (!icmp_ln70 & trunc_ln70 == 0 & trunc_ln71_1 == 1)> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_586 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13, i64 0, i64 %zext_ln79_4" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 134 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_586' <Predicate = (!icmp_ln70 & trunc_ln71_1 == 1 & trunc_ln70 == 2)> <Delay = 0.00>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_587 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13, i64 0, i64 %zext_ln80_2" [../HS_hls/src/derivatives_hls.cpp:80]   --->   Operation 135 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_587' <Predicate = (!icmp_ln70 & trunc_ln71_1 == 1 & trunc_ln70 == 1)> <Delay = 0.00>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_588 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12, i64 0, i64 %zext_ln79_3" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 136 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_588' <Predicate = (!icmp_ln70 & trunc_ln70 == 0 & trunc_ln71_1 == 2)> <Delay = 0.00>
ST_10 : Operation 137 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_589 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12, i64 0, i64 %zext_ln79_4" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 137 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_589' <Predicate = (!icmp_ln70 & trunc_ln71_1 == 2 & trunc_ln70 == 2)> <Delay = 0.00>
ST_10 : Operation 138 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_590 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12, i64 0, i64 %zext_ln80_2" [../HS_hls/src/derivatives_hls.cpp:80]   --->   Operation 138 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_590' <Predicate = (!icmp_ln70 & trunc_ln71_1 == 2 & trunc_ln70 == 1)> <Delay = 0.00>
ST_10 : Operation 139 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_591 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11, i64 0, i64 %zext_ln79_3" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 139 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_591' <Predicate = (!icmp_ln70 & trunc_ln71_1 == 0 & trunc_ln70 == 1)> <Delay = 0.00>
ST_10 : Operation 140 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_592 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11, i64 0, i64 %zext_ln79_4" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 140 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_592' <Predicate = (!icmp_ln70 & trunc_ln70 == 0 & trunc_ln71_1 == 0)> <Delay = 0.00>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_593 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11, i64 0, i64 %zext_ln80_2" [../HS_hls/src/derivatives_hls.cpp:80]   --->   Operation 141 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_593' <Predicate = (!icmp_ln70 & trunc_ln71_1 == 0 & trunc_ln70 == 2)> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_594 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10, i64 0, i64 %zext_ln79_3" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 142 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_594' <Predicate = (!icmp_ln70 & trunc_ln71_1 == 1 & trunc_ln70 == 1)> <Delay = 0.00>
ST_10 : Operation 143 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_595 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10, i64 0, i64 %zext_ln79_4" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 143 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_595' <Predicate = (!icmp_ln70 & trunc_ln70 == 0 & trunc_ln71_1 == 1)> <Delay = 0.00>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_596 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10, i64 0, i64 %zext_ln80_2" [../HS_hls/src/derivatives_hls.cpp:80]   --->   Operation 144 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_596' <Predicate = (!icmp_ln70 & trunc_ln71_1 == 1 & trunc_ln70 == 2)> <Delay = 0.00>
ST_10 : Operation 145 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_597 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9, i64 0, i64 %zext_ln79_3" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 145 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_597' <Predicate = (!icmp_ln70 & trunc_ln71_1 == 2 & trunc_ln70 == 1)> <Delay = 0.00>
ST_10 : Operation 146 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_598 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9, i64 0, i64 %zext_ln79_4" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 146 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_598' <Predicate = (!icmp_ln70 & trunc_ln70 == 0 & trunc_ln71_1 == 2)> <Delay = 0.00>
ST_10 : Operation 147 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_599 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9, i64 0, i64 %zext_ln80_2" [../HS_hls/src/derivatives_hls.cpp:80]   --->   Operation 147 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_599' <Predicate = (!icmp_ln70 & trunc_ln71_1 == 2 & trunc_ln70 == 2)> <Delay = 0.00>
ST_10 : Operation 148 [1/1] (1.32ns)   --->   "%add_ln78 = add i4 %trunc_ln71, i4 1" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 148 'add' 'add_ln78' <Predicate = (!icmp_ln70 & !or_ln73_2)> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln78_1 = zext i4 %add_ln78" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 149 'zext' 'zext_ln78_1' <Predicate = (!icmp_ln70 & !or_ln73_2)> <Delay = 0.00>
ST_10 : Operation 150 [1/1] (2.51ns)   --->   "%mul_ln78 = mul i9 %zext_ln78_1, i9 22" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 150 'mul' 'mul_ln78' <Predicate = (!icmp_ln70 & !or_ln73_2)> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_81 = partselect i3 @_ssdm_op_PartSelect.i3.i9.i32.i32, i9 %mul_ln78, i32 6, i32 8" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 151 'partselect' 'tmp_81' <Predicate = (!icmp_ln70 & !or_ln73_2)> <Delay = 0.00>
ST_10 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln78_2 = zext i3 %tmp_81" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 152 'zext' 'zext_ln78_2' <Predicate = (!icmp_ln70 & !or_ln73_2)> <Delay = 0.00>
ST_10 : Operation 153 [1/1] (1.35ns)   --->   "%add_ln78_2 = add i6 %sub_ln70, i6 %zext_ln78_2" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 153 'add' 'add_ln78_2' <Predicate = (!icmp_ln70 & !or_ln73_2)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln78_3 = zext i6 %add_ln78_2" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 154 'zext' 'zext_ln78_3' <Predicate = (!icmp_ln70 & !or_ln73_2)> <Delay = 0.00>
ST_10 : Operation 155 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_510 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17, i64 0, i64 %zext_ln78_3" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 155 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_510' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln70 == 0 & trunc_ln71_1 == 2)> <Delay = 0.00>
ST_10 : Operation 156 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_511 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16, i64 0, i64 %zext_ln78_3" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 156 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_511' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln70 == 0 & trunc_ln71_1 == 0)> <Delay = 0.00>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_512 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15, i64 0, i64 %zext_ln78_3" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 157 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_512' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln70 == 0 & trunc_ln71_1 == 1)> <Delay = 0.00>
ST_10 : Operation 158 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_513 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14, i64 0, i64 %zext_ln78_3" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 158 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_513' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln71_1 == 2 & trunc_ln70 == 1)> <Delay = 0.00>
ST_10 : Operation 159 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_514 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13, i64 0, i64 %zext_ln78_3" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 159 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_514' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln71_1 == 0 & trunc_ln70 == 1)> <Delay = 0.00>
ST_10 : Operation 160 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_515 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12, i64 0, i64 %zext_ln78_3" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 160 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_515' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln71_1 == 1 & trunc_ln70 == 1)> <Delay = 0.00>
ST_10 : Operation 161 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_516 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11, i64 0, i64 %zext_ln78_3" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 161 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_516' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln71_1 == 2 & trunc_ln70 == 2)> <Delay = 0.00>
ST_10 : Operation 162 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_517 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10, i64 0, i64 %zext_ln78_3" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 162 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_517' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln71_1 == 0 & trunc_ln70 == 2)> <Delay = 0.00>
ST_10 : Operation 163 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_518 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9, i64 0, i64 %zext_ln78_3" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 163 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_518' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln71_1 == 1 & trunc_ln70 == 2)> <Delay = 0.00>
ST_10 : Operation 164 [1/1] (1.32ns)   --->   "%add_ln78_1 = add i4 %trunc_ln71, i4 15" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 164 'add' 'add_ln78_1' <Predicate = (!icmp_ln70 & !or_ln73_2)> <Delay = 1.32> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln78_4 = zext i4 %add_ln78_1" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 165 'zext' 'zext_ln78_4' <Predicate = (!icmp_ln70 & !or_ln73_2)> <Delay = 0.00>
ST_10 : Operation 166 [1/1] (2.51ns)   --->   "%mul_ln78_1 = mul i9 %zext_ln78_4, i9 22" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 166 'mul' 'mul_ln78_1' <Predicate = (!icmp_ln70 & !or_ln73_2)> <Delay = 2.51> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_82 = partselect i3 @_ssdm_op_PartSelect.i3.i9.i32.i32, i9 %mul_ln78_1, i32 6, i32 8" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 167 'partselect' 'tmp_82' <Predicate = (!icmp_ln70 & !or_ln73_2)> <Delay = 0.00>
ST_10 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln78_5 = zext i3 %tmp_82" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 168 'zext' 'zext_ln78_5' <Predicate = (!icmp_ln70 & !or_ln73_2)> <Delay = 0.00>
ST_10 : Operation 169 [1/1] (1.35ns)   --->   "%add_ln78_3 = add i6 %sub_ln70, i6 %zext_ln78_5" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 169 'add' 'add_ln78_3' <Predicate = (!icmp_ln70 & !or_ln73_2)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln78_6 = zext i6 %add_ln78_3" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 170 'zext' 'zext_ln78_6' <Predicate = (!icmp_ln70 & !or_ln73_2)> <Delay = 0.00>
ST_10 : Operation 171 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_519 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17, i64 0, i64 %zext_ln78_6" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 171 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_519' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln70 == 0 & trunc_ln71_1 == 1)> <Delay = 0.00>
ST_10 : Operation 172 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_520 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_16, i64 0, i64 %zext_ln78_6" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 172 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_520' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln70 == 0 & trunc_ln71_1 == 2)> <Delay = 0.00>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_521 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_15, i64 0, i64 %zext_ln78_6" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 173 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_521' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln70 == 0 & trunc_ln71_1 == 0)> <Delay = 0.00>
ST_10 : Operation 174 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_522 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_14, i64 0, i64 %zext_ln78_6" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 174 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_522' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln71_1 == 1 & trunc_ln70 == 1)> <Delay = 0.00>
ST_10 : Operation 175 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_523 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_13, i64 0, i64 %zext_ln78_6" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 175 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_523' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln71_1 == 2 & trunc_ln70 == 1)> <Delay = 0.00>
ST_10 : Operation 176 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_524 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_12, i64 0, i64 %zext_ln78_6" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 176 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_524' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln71_1 == 0 & trunc_ln70 == 1)> <Delay = 0.00>
ST_10 : Operation 177 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_525 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_11, i64 0, i64 %zext_ln78_6" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 177 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_525' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln71_1 == 1 & trunc_ln70 == 2)> <Delay = 0.00>
ST_10 : Operation 178 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_526 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_10, i64 0, i64 %zext_ln78_6" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 178 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_526' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln71_1 == 2 & trunc_ln70 == 2)> <Delay = 0.00>
ST_10 : Operation 179 [1/1] (0.00ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_527 = getelementptr i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_9, i64 0, i64 %zext_ln78_6" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 179 'getelementptr' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_527' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln71_1 == 0 & trunc_ln70 == 2)> <Delay = 0.00>
ST_10 : Operation 180 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_528 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_510" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 180 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_528' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln70 == 0 & trunc_ln71_1 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_10 : Operation 181 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_529 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_511" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 181 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_529' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln70 == 0 & trunc_ln71_1 == 0)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_10 : Operation 182 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_530 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_512" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 182 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_530' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln70 == 0 & trunc_ln71_1 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_10 : Operation 183 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_531 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_513" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 183 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_531' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln71_1 == 2 & trunc_ln70 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_10 : Operation 184 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_532 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_514" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 184 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_532' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln71_1 == 0 & trunc_ln70 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_10 : Operation 185 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_533 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_515" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 185 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_533' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln71_1 == 1 & trunc_ln70 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_10 : Operation 186 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_534 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_516" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 186 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_534' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln71_1 == 2 & trunc_ln70 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_10 : Operation 187 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_535 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_517" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 187 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_535' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln71_1 == 0 & trunc_ln70 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_10 : Operation 188 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_536 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_518" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 188 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_536' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln71_1 == 1 & trunc_ln70 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_10 : Operation 189 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_537 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_519" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 189 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_537' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln70 == 0 & trunc_ln71_1 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_10 : Operation 190 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_538 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_520" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 190 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_538' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln70 == 0 & trunc_ln71_1 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_10 : Operation 191 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_539 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_521" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 191 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_539' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln70 == 0 & trunc_ln71_1 == 0)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_10 : Operation 192 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_540 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_522" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 192 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_540' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln71_1 == 1 & trunc_ln70 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_10 : Operation 193 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_541 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_523" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 193 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_541' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln71_1 == 2 & trunc_ln70 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_10 : Operation 194 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_542 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_524" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 194 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_542' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln71_1 == 0 & trunc_ln70 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_10 : Operation 195 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_543 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_525" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 195 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_543' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln71_1 == 1 & trunc_ln70 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_10 : Operation 196 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_544 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_526" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 196 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_544' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln71_1 == 2 & trunc_ln70 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_10 : Operation 197 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_545 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_527" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 197 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_545' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln71_1 == 0 & trunc_ln70 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_10 : Operation 198 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_546 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_573" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 198 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_546' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln71_1 == 0 & trunc_ln70 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_10 : Operation 199 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_547 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_576" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 199 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_547' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln71_1 == 1 & trunc_ln70 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_10 : Operation 200 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_548 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_579" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 200 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_548' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln71_1 == 2 & trunc_ln70 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_10 : Operation 201 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_549 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_582" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 201 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_549' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln70 == 0 & trunc_ln71_1 == 0)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_10 : Operation 202 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_550 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_585" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 202 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_550' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln70 == 0 & trunc_ln71_1 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_10 : Operation 203 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_551 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_588" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 203 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_551' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln70 == 0 & trunc_ln71_1 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_10 : Operation 204 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_552 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_591" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 204 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_552' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln71_1 == 0 & trunc_ln70 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_10 : Operation 205 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_553 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_594" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 205 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_553' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln71_1 == 1 & trunc_ln70 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_10 : Operation 206 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_554 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_597" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 206 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_554' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln71_1 == 2 & trunc_ln70 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_10 : Operation 207 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_555 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_574" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 207 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_555' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln71_1 == 0 & trunc_ln70 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_10 : Operation 208 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_556 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_577" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 208 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_556' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln71_1 == 1 & trunc_ln70 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_10 : Operation 209 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_557 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_580" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 209 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_557' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln71_1 == 2 & trunc_ln70 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_10 : Operation 210 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_558 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_583" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 210 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_558' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln71_1 == 0 & trunc_ln70 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_10 : Operation 211 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_559 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_586" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 211 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_559' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln71_1 == 1 & trunc_ln70 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_10 : Operation 212 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_560 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_589" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 212 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_560' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln71_1 == 2 & trunc_ln70 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_10 : Operation 213 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_561 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_592" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 213 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_561' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln70 == 0 & trunc_ln71_1 == 0)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_10 : Operation 214 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_562 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_595" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 214 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_562' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln70 == 0 & trunc_ln71_1 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_10 : Operation 215 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_563 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_598" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 215 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_563' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln70 == 0 & trunc_ln71_1 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_10 : Operation 216 [2/2] (2.66ns)   --->   "%img2_16_load = load i8 %img2_16_addr" [../HS_hls/src/derivatives_hls.cpp:80]   --->   Operation 216 'load' 'img2_16_load' <Predicate = (!icmp_ln70 & !or_ln73_2)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_10 : Operation 217 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_564 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_575" [../HS_hls/src/derivatives_hls.cpp:80]   --->   Operation 217 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_564' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln70 == 0 & trunc_ln71_1 == 0)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_10 : Operation 218 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_565 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_578" [../HS_hls/src/derivatives_hls.cpp:80]   --->   Operation 218 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_565' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln70 == 0 & trunc_ln71_1 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_10 : Operation 219 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_566 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_581" [../HS_hls/src/derivatives_hls.cpp:80]   --->   Operation 219 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_566' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln70 == 0 & trunc_ln71_1 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_10 : Operation 220 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_567 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_584" [../HS_hls/src/derivatives_hls.cpp:80]   --->   Operation 220 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_567' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln71_1 == 0 & trunc_ln70 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_10 : Operation 221 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_568 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_587" [../HS_hls/src/derivatives_hls.cpp:80]   --->   Operation 221 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_568' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln71_1 == 1 & trunc_ln70 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_10 : Operation 222 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_569 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_590" [../HS_hls/src/derivatives_hls.cpp:80]   --->   Operation 222 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_569' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln71_1 == 2 & trunc_ln70 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_10 : Operation 223 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_570 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_593" [../HS_hls/src/derivatives_hls.cpp:80]   --->   Operation 223 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_570' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln71_1 == 0 & trunc_ln70 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_10 : Operation 224 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_571 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_596" [../HS_hls/src/derivatives_hls.cpp:80]   --->   Operation 224 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_571' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln71_1 == 1 & trunc_ln70 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_10 : Operation 225 [2/2] (1.42ns)   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_572 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_599" [../HS_hls/src/derivatives_hls.cpp:80]   --->   Operation 225 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_572' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln71_1 == 2 & trunc_ln70 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_10 : Operation 226 [1/1] (1.02ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 226 'br' 'br_ln0' <Predicate = (!icmp_ln70 & !or_ln73_2)> <Delay = 1.02>

State 11 <SV = 10> <Delay = 6.47>
ST_11 : Operation 227 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_528 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_510" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 227 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_528' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln70 == 0 & trunc_ln71_1 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_11 : Operation 228 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_529 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_511" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 228 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_529' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln70 == 0 & trunc_ln71_1 == 0)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_11 : Operation 229 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_530 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_512" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 229 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_530' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln70 == 0 & trunc_ln71_1 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_11 : Operation 230 [1/1] (1.02ns)   --->   "%tmp = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_528, i2 0, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_529, i2 1, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_530, i16 0, i2 %trunc_ln71_1" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 230 'sparsemux' 'tmp' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln70 == 0)> <Delay = 1.02> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 231 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_531 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_513" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 231 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_531' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln71_1 == 2 & trunc_ln70 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_11 : Operation 232 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_532 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_514" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 232 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_532' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln71_1 == 0 & trunc_ln70 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_11 : Operation 233 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_533 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_515" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 233 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_533' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln71_1 == 1 & trunc_ln70 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_11 : Operation 234 [1/1] (1.02ns)   --->   "%tmp_s = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_531, i2 0, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_532, i2 1, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_533, i16 0, i2 %trunc_ln71_1" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 234 'sparsemux' 'tmp_s' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln70 == 1)> <Delay = 1.02> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 235 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_534 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_516" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 235 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_534' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln71_1 == 2 & trunc_ln70 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_11 : Operation 236 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_535 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_517" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 236 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_535' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln71_1 == 0 & trunc_ln70 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_11 : Operation 237 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_536 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_518" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 237 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_536' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln71_1 == 1 & trunc_ln70 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_11 : Operation 238 [1/1] (1.02ns)   --->   "%tmp_51 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_534, i2 0, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_535, i2 1, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_536, i16 0, i2 %trunc_ln71_1" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 238 'sparsemux' 'tmp_51' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln70 == 2)> <Delay = 1.02> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 239 [1/1] (1.02ns)   --->   "%tmp_52 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %tmp, i2 1, i16 %tmp_s, i2 2, i16 %tmp_51, i16 0, i2 %trunc_ln70" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 239 'sparsemux' 'tmp_52' <Predicate = (!icmp_ln70 & !or_ln73_2)> <Delay = 1.02> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 240 [1/1] (0.00ns)   --->   "%sext_ln78 = sext i16 %tmp_52" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 240 'sext' 'sext_ln78' <Predicate = (!icmp_ln70 & !or_ln73_2)> <Delay = 0.00>
ST_11 : Operation 241 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_537 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_519" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 241 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_537' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln70 == 0 & trunc_ln71_1 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_11 : Operation 242 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_538 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_520" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 242 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_538' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln70 == 0 & trunc_ln71_1 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_11 : Operation 243 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_539 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_521" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 243 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_539' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln70 == 0 & trunc_ln71_1 == 0)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_11 : Operation 244 [1/1] (1.02ns)   --->   "%tmp_53 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_537, i2 2, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_538, i2 0, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_539, i16 0, i2 %trunc_ln71_1" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 244 'sparsemux' 'tmp_53' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln70 == 0)> <Delay = 1.02> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 245 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_540 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_522" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 245 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_540' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln71_1 == 1 & trunc_ln70 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_11 : Operation 246 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_541 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_523" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 246 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_541' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln71_1 == 2 & trunc_ln70 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_11 : Operation 247 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_542 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_524" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 247 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_542' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln71_1 == 0 & trunc_ln70 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_11 : Operation 248 [1/1] (1.02ns)   --->   "%tmp_54 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_540, i2 2, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_541, i2 0, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_542, i16 0, i2 %trunc_ln71_1" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 248 'sparsemux' 'tmp_54' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln70 == 1)> <Delay = 1.02> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 249 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_543 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_525" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 249 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_543' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln71_1 == 1 & trunc_ln70 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_11 : Operation 250 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_544 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_526" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 250 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_544' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln71_1 == 2 & trunc_ln70 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_11 : Operation 251 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_545 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_527" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 251 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_545' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln71_1 == 0 & trunc_ln70 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_11 : Operation 252 [1/1] (1.02ns)   --->   "%tmp_55 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_543, i2 2, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_544, i2 0, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_545, i16 0, i2 %trunc_ln71_1" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 252 'sparsemux' 'tmp_55' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln70 == 2)> <Delay = 1.02> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 253 [1/1] (1.02ns)   --->   "%tmp_56 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %tmp_53, i2 1, i16 %tmp_54, i2 2, i16 %tmp_55, i16 0, i2 %trunc_ln70" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 253 'sparsemux' 'tmp_56' <Predicate = (!icmp_ln70 & !or_ln73_2)> <Delay = 1.02> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 254 [1/1] (0.00ns)   --->   "%sext_ln78_1 = sext i16 %tmp_56" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 254 'sext' 'sext_ln78_1' <Predicate = (!icmp_ln70 & !or_ln73_2)> <Delay = 0.00>
ST_11 : Operation 255 [1/1] (1.48ns)   --->   "%sub_ln78 = sub i17 %sext_ln78, i17 %sext_ln78_1" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 255 'sub' 'sub_ln78' <Predicate = (!icmp_ln70 & !or_ln73_2)> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_83 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln78, i32 16" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 256 'bitselect' 'tmp_83' <Predicate = (!icmp_ln70 & !or_ln73_2)> <Delay = 0.00>
ST_11 : Operation 257 [1/1] (1.50ns)   --->   "%sub_ln78_1 = sub i17 0, i17 %sub_ln78" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 257 'sub' 'sub_ln78_1' <Predicate = (!icmp_ln70 & !or_ln73_2)> <Delay = 1.50> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 258 [1/1] (0.00ns)   --->   "%trunc_ln78_1 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %sub_ln78_1, i32 1, i32 16" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 258 'partselect' 'trunc_ln78_1' <Predicate = (!icmp_ln70 & !or_ln73_2)> <Delay = 0.00>
ST_11 : Operation 259 [1/1] (0.00ns)   --->   "%trunc_ln78_2 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %sub_ln78, i32 1, i32 16" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 259 'partselect' 'trunc_ln78_2' <Predicate = (!icmp_ln70 & !or_ln73_2)> <Delay = 0.00>
ST_11 : Operation 260 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_546 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_573" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 260 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_546' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln71_1 == 0 & trunc_ln70 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_11 : Operation 261 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_547 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_576" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 261 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_547' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln71_1 == 1 & trunc_ln70 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_11 : Operation 262 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_548 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_579" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 262 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_548' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln71_1 == 2 & trunc_ln70 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_11 : Operation 263 [1/1] (1.02ns)   --->   "%tmp_57 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_546, i2 1, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_547, i2 2, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_548, i16 0, i2 %trunc_ln71_1" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 263 'sparsemux' 'tmp_57' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln70 == 2)> <Delay = 1.02> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 264 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_549 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_582" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 264 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_549' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln70 == 0 & trunc_ln71_1 == 0)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_11 : Operation 265 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_550 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_585" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 265 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_550' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln70 == 0 & trunc_ln71_1 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_11 : Operation 266 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_551 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_588" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 266 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_551' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln70 == 0 & trunc_ln71_1 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_11 : Operation 267 [1/1] (1.02ns)   --->   "%tmp_58 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_549, i2 1, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_550, i2 2, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_551, i16 0, i2 %trunc_ln71_1" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 267 'sparsemux' 'tmp_58' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln70 == 0)> <Delay = 1.02> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 268 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_552 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_591" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 268 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_552' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln71_1 == 0 & trunc_ln70 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_11 : Operation 269 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_553 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_594" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 269 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_553' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln71_1 == 1 & trunc_ln70 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_11 : Operation 270 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_554 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_597" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 270 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_554' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln71_1 == 2 & trunc_ln70 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_11 : Operation 271 [1/1] (1.02ns)   --->   "%tmp_59 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_552, i2 1, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_553, i2 2, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_554, i16 0, i2 %trunc_ln71_1" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 271 'sparsemux' 'tmp_59' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln70 == 1)> <Delay = 1.02> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 272 [1/1] (1.02ns)   --->   "%tmp_60 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 2, i16 %tmp_57, i2 0, i16 %tmp_58, i2 1, i16 %tmp_59, i16 0, i2 %trunc_ln70" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 272 'sparsemux' 'tmp_60' <Predicate = (!icmp_ln70 & !or_ln73_2)> <Delay = 1.02> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 273 [1/1] (0.00ns)   --->   "%sext_ln79 = sext i16 %tmp_60" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 273 'sext' 'sext_ln79' <Predicate = (!icmp_ln70 & !or_ln73_2)> <Delay = 0.00>
ST_11 : Operation 274 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_555 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_574" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 274 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_555' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln71_1 == 0 & trunc_ln70 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_11 : Operation 275 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_556 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_577" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 275 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_556' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln71_1 == 1 & trunc_ln70 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_11 : Operation 276 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_557 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_580" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 276 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_557' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln71_1 == 2 & trunc_ln70 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_11 : Operation 277 [1/1] (1.02ns)   --->   "%tmp_61 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_555, i2 1, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_556, i2 2, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_557, i16 0, i2 %trunc_ln71_1" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 277 'sparsemux' 'tmp_61' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln70 == 1)> <Delay = 1.02> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 278 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_558 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_583" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 278 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_558' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln71_1 == 0 & trunc_ln70 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_11 : Operation 279 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_559 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_586" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 279 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_559' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln71_1 == 1 & trunc_ln70 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_11 : Operation 280 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_560 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_589" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 280 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_560' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln71_1 == 2 & trunc_ln70 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_11 : Operation 281 [1/1] (1.02ns)   --->   "%tmp_62 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_558, i2 1, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_559, i2 2, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_560, i16 0, i2 %trunc_ln71_1" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 281 'sparsemux' 'tmp_62' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln70 == 2)> <Delay = 1.02> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 282 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_561 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_592" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 282 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_561' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln70 == 0 & trunc_ln71_1 == 0)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_11 : Operation 283 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_562 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_595" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 283 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_562' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln70 == 0 & trunc_ln71_1 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_11 : Operation 284 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_563 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_598" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 284 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_563' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln70 == 0 & trunc_ln71_1 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_11 : Operation 285 [1/1] (1.02ns)   --->   "%tmp_63 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_561, i2 1, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_562, i2 2, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_563, i16 0, i2 %trunc_ln71_1" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 285 'sparsemux' 'tmp_63' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln70 == 0)> <Delay = 1.02> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 286 [1/1] (1.02ns)   --->   "%tmp_64 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 1, i16 %tmp_61, i2 2, i16 %tmp_62, i2 0, i16 %tmp_63, i16 0, i2 %trunc_ln70" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 286 'sparsemux' 'tmp_64' <Predicate = (!icmp_ln70 & !or_ln73_2)> <Delay = 1.02> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 287 [1/1] (0.00ns)   --->   "%sext_ln79_1 = sext i16 %tmp_64" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 287 'sext' 'sext_ln79_1' <Predicate = (!icmp_ln70 & !or_ln73_2)> <Delay = 0.00>
ST_11 : Operation 288 [1/1] (1.48ns)   --->   "%sub_ln79 = sub i17 %sext_ln79, i17 %sext_ln79_1" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 288 'sub' 'sub_ln79' <Predicate = (!icmp_ln70 & !or_ln73_2)> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_84 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln79, i32 16" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 289 'bitselect' 'tmp_84' <Predicate = (!icmp_ln70 & !or_ln73_2)> <Delay = 0.00>
ST_11 : Operation 290 [1/1] (1.50ns)   --->   "%sub_ln79_1 = sub i17 0, i17 %sub_ln79" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 290 'sub' 'sub_ln79_1' <Predicate = (!icmp_ln70 & !or_ln73_2)> <Delay = 1.50> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 291 [1/1] (0.00ns)   --->   "%trunc_ln79_1 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %sub_ln79_1, i32 1, i32 16" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 291 'partselect' 'trunc_ln79_1' <Predicate = (!icmp_ln70 & !or_ln73_2)> <Delay = 0.00>
ST_11 : Operation 292 [1/1] (0.00ns)   --->   "%trunc_ln79_2 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %sub_ln79, i32 1, i32 16" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 292 'partselect' 'trunc_ln79_2' <Predicate = (!icmp_ln70 & !or_ln73_2)> <Delay = 0.00>
ST_11 : Operation 293 [1/2] ( I:2.66ns O:2.66ns )   --->   "%img2_16_load = load i8 %img2_16_addr" [../HS_hls/src/derivatives_hls.cpp:80]   --->   Operation 293 'load' 'img2_16_load' <Predicate = (!icmp_ln70 & !or_ln73_2)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_11 : Operation 294 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_564 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_575" [../HS_hls/src/derivatives_hls.cpp:80]   --->   Operation 294 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_564' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln70 == 0 & trunc_ln71_1 == 0)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_11 : Operation 295 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_565 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_578" [../HS_hls/src/derivatives_hls.cpp:80]   --->   Operation 295 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_565' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln70 == 0 & trunc_ln71_1 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_11 : Operation 296 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_566 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_581" [../HS_hls/src/derivatives_hls.cpp:80]   --->   Operation 296 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_566' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln70 == 0 & trunc_ln71_1 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_11 : Operation 297 [1/1] (1.02ns)   --->   "%tmp_65 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_564, i2 1, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_565, i2 2, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_566, i16 0, i2 %trunc_ln71_1" [../HS_hls/src/derivatives_hls.cpp:80]   --->   Operation 297 'sparsemux' 'tmp_65' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln70 == 0)> <Delay = 1.02> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 298 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_567 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_584" [../HS_hls/src/derivatives_hls.cpp:80]   --->   Operation 298 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_567' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln71_1 == 0 & trunc_ln70 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_11 : Operation 299 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_568 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_587" [../HS_hls/src/derivatives_hls.cpp:80]   --->   Operation 299 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_568' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln71_1 == 1 & trunc_ln70 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_11 : Operation 300 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_569 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_590" [../HS_hls/src/derivatives_hls.cpp:80]   --->   Operation 300 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_569' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln71_1 == 2 & trunc_ln70 == 1)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_11 : Operation 301 [1/1] (1.02ns)   --->   "%tmp_66 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_567, i2 1, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_568, i2 2, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_569, i16 0, i2 %trunc_ln71_1" [../HS_hls/src/derivatives_hls.cpp:80]   --->   Operation 301 'sparsemux' 'tmp_66' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln70 == 1)> <Delay = 1.02> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 302 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_570 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_593" [../HS_hls/src/derivatives_hls.cpp:80]   --->   Operation 302 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_570' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln71_1 == 0 & trunc_ln70 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_11 : Operation 303 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_571 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_596" [../HS_hls/src/derivatives_hls.cpp:80]   --->   Operation 303 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_571' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln71_1 == 1 & trunc_ln70 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_11 : Operation 304 [1/2] ( I:1.42ns O:1.42ns )   --->   "%p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_572 = load i6 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_599" [../HS_hls/src/derivatives_hls.cpp:80]   --->   Operation 304 'load' 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_572' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln71_1 == 2 & trunc_ln70 == 2)> <Delay = 1.42> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 36> <RAM>
ST_11 : Operation 305 [1/1] (1.02ns)   --->   "%tmp_67 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_570, i2 1, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_571, i2 2, i16 %p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_572, i16 0, i2 %trunc_ln71_1" [../HS_hls/src/derivatives_hls.cpp:80]   --->   Operation 305 'sparsemux' 'tmp_67' <Predicate = (!icmp_ln70 & !or_ln73_2 & trunc_ln70 == 2)> <Delay = 1.02> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 306 [1/1] (1.02ns)   --->   "%tmp_68 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %tmp_65, i2 1, i16 %tmp_66, i2 2, i16 %tmp_67, i16 0, i2 %trunc_ln70" [../HS_hls/src/derivatives_hls.cpp:80]   --->   Operation 306 'sparsemux' 'tmp_68' <Predicate = (!icmp_ln70 & !or_ln73_2)> <Delay = 1.02> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 307 [1/1] (1.48ns)   --->   "%sub_ln80 = sub i16 %img2_16_load, i16 %tmp_68" [../HS_hls/src/derivatives_hls.cpp:80]   --->   Operation 307 'sub' 'sub_ln80' <Predicate = (!icmp_ln70 & !or_ln73_2)> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 317 [1/1] (1.02ns)   --->   "%ret_ln84 = ret" [../HS_hls/src/derivatives_hls.cpp:84]   --->   Operation 317 'ret' 'ret_ln84' <Predicate = (icmp_ln70)> <Delay = 1.02>

State 12 <SV = 11> <Delay = 4.70>
ST_12 : Operation 308 [1/1] (1.48ns)   --->   "%sub_ln78_2 = sub i16 0, i16 %trunc_ln78_1" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 308 'sub' 'sub_ln78_2' <Predicate = (!icmp_ln70 & !or_ln73_2 & tmp_83)> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 309 [1/1] (0.54ns)   --->   "%select_ln78 = select i1 %tmp_83, i16 %sub_ln78_2, i16 %trunc_ln78_2" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 309 'select' 'select_ln78' <Predicate = (!icmp_ln70 & !or_ln73_2)> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 310 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln78 = store i16 %select_ln78, i8 %Ix16_addr" [../HS_hls/src/derivatives_hls.cpp:78]   --->   Operation 310 'store' 'store_ln78' <Predicate = (!icmp_ln70 & !or_ln73_2)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_12 : Operation 311 [1/1] (1.48ns)   --->   "%sub_ln79_2 = sub i16 0, i16 %trunc_ln79_1" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 311 'sub' 'sub_ln79_2' <Predicate = (!icmp_ln70 & !or_ln73_2 & tmp_84)> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 312 [1/1] (0.54ns)   --->   "%select_ln79 = select i1 %tmp_84, i16 %sub_ln79_2, i16 %trunc_ln79_2" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 312 'select' 'select_ln79' <Predicate = (!icmp_ln70 & !or_ln73_2)> <Delay = 0.54> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 313 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln79 = store i16 %select_ln79, i8 %Iy16_addr" [../HS_hls/src/derivatives_hls.cpp:79]   --->   Operation 313 'store' 'store_ln79' <Predicate = (!icmp_ln70 & !or_ln73_2)> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_12 : Operation 314 [1/1] (0.00ns)   --->   "%storemerge = phi i16 %sub_ln80, void %if.else, i16 0, void %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit" [../HS_hls/src/derivatives_hls.cpp:80]   --->   Operation 314 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 315 [1/1] ( I:2.66ns O:2.66ns )   --->   "%store_ln80 = store i16 %storemerge, i8 %It16_addr" [../HS_hls/src/derivatives_hls.cpp:80]   --->   Operation 315 'store' 'store_ln80' <Predicate = true> <Delay = 2.66> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_12 : Operation 316 [1/1] (0.00ns)   --->   "%br_ln71 = br void %for.body4" [../HS_hls/src/derivatives_hls.cpp:71]   --->   Operation 316 'br' 'br_ln71' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.529ns
The critical path consists of the following:
	'store' operation ('store_ln71', ../HS_hls/src/derivatives_hls.cpp:71) of constant 0 5 bit on local variable 'x', ../HS_hls/src/derivatives_hls.cpp:71 [19]  (1.029 ns)
	'load' operation 5 bit ('x_load', ../HS_hls/src/derivatives_hls.cpp:71) on local variable 'x', ../HS_hls/src/derivatives_hls.cpp:71 [27]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln71', ../HS_hls/src/derivatives_hls.cpp:71) [31]  (1.338 ns)
	'select' operation 5 bit ('select_ln70', ../HS_hls/src/derivatives_hls.cpp:70) [32]  (0.795 ns)
	'add' operation 5 bit ('add_ln71', ../HS_hls/src/derivatives_hls.cpp:71) [250]  (1.338 ns)
	'store' operation ('store_ln71', ../HS_hls/src/derivatives_hls.cpp:71) of variable 'add_ln71', ../HS_hls/src/derivatives_hls.cpp:71 5 bit on local variable 'x', ../HS_hls/src/derivatives_hls.cpp:71 [253]  (1.029 ns)

 <State 2>: 4.056ns
The critical path consists of the following:
	'add' operation 8 bit ('add_ln80', ../HS_hls/src/derivatives_hls.cpp:80) [69]  (1.392 ns)
	'getelementptr' operation 8 bit ('Ix16_addr', ../HS_hls/src/derivatives_hls.cpp:78) [72]  (0.000 ns)
	'store' operation ('store_ln74', ../HS_hls/src/derivatives_hls.cpp:74) of constant 0 16 bit on array 'Ix16' [244]  (2.664 ns)

 <State 3>: 2.162ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln70', ../HS_hls/src/derivatives_hls.cpp:70) [47]  (2.162 ns)

 <State 4>: 2.162ns
The critical path consists of the following:
	'urem' operation 2 bit ('urem_ln70', ../HS_hls/src/derivatives_hls.cpp:70) [47]  (2.162 ns)

 <State 5>: 6.139ns
The critical path consists of the following:
	'add' operation 5 bit ('add_ln79_1', ../HS_hls/src/derivatives_hls.cpp:79) [59]  (1.338 ns)
	'mul' operation 129 bit ('mul_ln71', ../HS_hls/src/derivatives_hls.cpp:71) [62]  (4.801 ns)

 <State 6>: 4.801ns
The critical path consists of the following:
	'mul' operation 129 bit ('mul_ln71', ../HS_hls/src/derivatives_hls.cpp:71) [62]  (4.801 ns)

 <State 7>: 4.801ns
The critical path consists of the following:
	'mul' operation 129 bit ('mul_ln71', ../HS_hls/src/derivatives_hls.cpp:71) [62]  (4.801 ns)

 <State 8>: 4.801ns
The critical path consists of the following:
	'mul' operation 129 bit ('mul_ln71', ../HS_hls/src/derivatives_hls.cpp:71) [62]  (4.801 ns)

 <State 9>: 4.801ns
The critical path consists of the following:
	'mul' operation 129 bit ('mul_ln71', ../HS_hls/src/derivatives_hls.cpp:71) [62]  (4.801 ns)

 <State 10>: 6.937ns
The critical path consists of the following:
	'mul' operation 11 bit ('mul_ln70', ../HS_hls/src/derivatives_hls.cpp:70) [40]  (2.800 ns)
	'sub' operation 6 bit ('sub_ln70', ../HS_hls/src/derivatives_hls.cpp:70) [46]  (1.356 ns)
	'add' operation 6 bit ('add_ln78_2', ../HS_hls/src/derivatives_hls.cpp:78) [128]  (1.356 ns)
	'getelementptr' operation 6 bit ('p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_510', ../HS_hls/src/derivatives_hls.cpp:78) [130]  (0.000 ns)
	'load' operation 16 bit ('p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_528', ../HS_hls/src/derivatives_hls.cpp:78) on array 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17' [155]  (1.425 ns)

 <State 11>: 6.478ns
The critical path consists of the following:
	'load' operation 16 bit ('p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_528', ../HS_hls/src/derivatives_hls.cpp:78) on array 'p_ZZ12pyramidal_hsPA64_8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EES4_S4_S4_17' [155]  (1.425 ns)
	'sparsemux' operation 16 bit ('tmp', ../HS_hls/src/derivatives_hls.cpp:78) [158]  (1.029 ns)
	'sparsemux' operation 16 bit ('tmp_52', ../HS_hls/src/derivatives_hls.cpp:78) [167]  (1.029 ns)
	'sub' operation 17 bit ('sub_ln78', ../HS_hls/src/derivatives_hls.cpp:78) [183]  (1.488 ns)
	'sub' operation 17 bit ('sub_ln78_1', ../HS_hls/src/derivatives_hls.cpp:78) [185]  (1.507 ns)

 <State 12>: 4.701ns
The critical path consists of the following:
	'sub' operation 16 bit ('sub_ln78_2', ../HS_hls/src/derivatives_hls.cpp:78) [188]  (1.488 ns)
	'select' operation 16 bit ('select_ln78', ../HS_hls/src/derivatives_hls.cpp:78) [189]  (0.549 ns)
	'store' operation ('store_ln78', ../HS_hls/src/derivatives_hls.cpp:78) of variable 'select_ln78', ../HS_hls/src/derivatives_hls.cpp:78 16 bit on array 'Ix16' [190]  (2.664 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
