# Timing constraints: the core runs straight off the board's 50 MHz oscillator.
create_clock -name CLOCK_50 -period 20.000 [get_ports CLOCK_50]
derive_clock_uncertainty

# Buttons, switches, LEDs, displays and the UART are slow, human-speed or
# asynchronous signals (inputs are synchronised in the design), so they are
# not timed against the clock.
set_false_path -from [get_ports {KEY[*] SW[*]}]
set_false_path -to   [get_ports {LEDG[*] LEDR[*] HEX*[*] UART_TXD}]
