
---------- Begin Simulation Statistics ----------
simSeconds                                   0.089790                       # Number of seconds simulated (Second)
simTicks                                  89790365500                       # Number of ticks simulated (Tick)
finalTick                                160833774237500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    656.73                       # Real time elapsed on the host (Second)
hostTickRate                                136722941                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    3486760                       # Number of bytes of host memory used (Byte)
simInsts                                  63061944200                       # Number of instructions simulated (Count)
simOps                                    63119242064                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                 96023801                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                   96111045                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.apicbridge.power_state.pwrStateResidencyTicks::UNDEFINED 160833774237500                       # Cumulative time (in ticks) in various power states (Tick)
board.bridge.power_state.pwrStateResidencyTicks::UNDEFINED 160833774237500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches.demandHits::processor.switch.core.mmu.dtb.walker     10204186                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.dptw_caches.demandHits::total     10204186                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.dptw_caches.overallHits::processor.switch.core.mmu.dtb.walker     10204186                       # number of overall hits (Count)
board.cache_hierarchy.dptw_caches.overallHits::total     10204186                       # number of overall hits (Count)
board.cache_hierarchy.dptw_caches.demandMisses::processor.switch.core.mmu.dtb.walker       178496                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.dptw_caches.demandMisses::total       178496                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.dptw_caches.overallMisses::processor.switch.core.mmu.dtb.walker       178496                       # number of overall misses (Count)
board.cache_hierarchy.dptw_caches.overallMisses::total       178496                       # number of overall misses (Count)
board.cache_hierarchy.dptw_caches.demandMissLatency::processor.switch.core.mmu.dtb.walker   1210685000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.dptw_caches.demandMissLatency::total   1210685000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.dptw_caches.overallMissLatency::processor.switch.core.mmu.dtb.walker   1210685000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.dptw_caches.overallMissLatency::total   1210685000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.dptw_caches.demandAccesses::processor.switch.core.mmu.dtb.walker     10382682                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.dptw_caches.demandAccesses::total     10382682                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.dptw_caches.overallAccesses::processor.switch.core.mmu.dtb.walker     10382682                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.dptw_caches.overallAccesses::total     10382682                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.dptw_caches.demandMissRate::processor.switch.core.mmu.dtb.walker     0.017192                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.dptw_caches.demandMissRate::total     0.017192                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.dptw_caches.overallMissRate::processor.switch.core.mmu.dtb.walker     0.017192                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.dptw_caches.overallMissRate::total     0.017192                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.dptw_caches.demandAvgMissLatency::processor.switch.core.mmu.dtb.walker  6782.701013                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.dptw_caches.demandAvgMissLatency::total  6782.701013                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.dptw_caches.overallAvgMissLatency::processor.switch.core.mmu.dtb.walker  6782.701013                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.overallAvgMissLatency::total  6782.701013                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches.writebacks::writebacks       178496                       # number of writebacks (Count)
board.cache_hierarchy.dptw_caches.writebacks::total       178496                       # number of writebacks (Count)
board.cache_hierarchy.dptw_caches.demandMshrMisses::processor.switch.core.mmu.dtb.walker       178496                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.dptw_caches.demandMshrMisses::total       178496                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.dptw_caches.overallMshrMisses::processor.switch.core.mmu.dtb.walker       178496                       # number of overall MSHR misses (Count)
board.cache_hierarchy.dptw_caches.overallMshrMisses::total       178496                       # number of overall MSHR misses (Count)
board.cache_hierarchy.dptw_caches.demandMshrMissLatency::processor.switch.core.mmu.dtb.walker   1166061000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.demandMshrMissLatency::total   1166061000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.overallMshrMissLatency::processor.switch.core.mmu.dtb.walker   1166061000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.overallMshrMissLatency::total   1166061000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.demandMshrMissRate::processor.switch.core.mmu.dtb.walker     0.017192                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.dptw_caches.demandMshrMissRate::total     0.017192                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.dptw_caches.overallMshrMissRate::processor.switch.core.mmu.dtb.walker     0.017192                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.dptw_caches.overallMshrMissRate::total     0.017192                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.dptw_caches.demandAvgMshrMissLatency::processor.switch.core.mmu.dtb.walker  6532.701013                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.demandAvgMshrMissLatency::total  6532.701013                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.overallAvgMshrMissLatency::processor.switch.core.mmu.dtb.walker  6532.701013                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.overallAvgMshrMissLatency::total  6532.701013                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.replacements       178496                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches.ReadReq.hits::processor.switch.core.mmu.dtb.walker     10204186                       # number of ReadReq hits (Count)
board.cache_hierarchy.dptw_caches.ReadReq.hits::total     10204186                       # number of ReadReq hits (Count)
board.cache_hierarchy.dptw_caches.ReadReq.misses::processor.switch.core.mmu.dtb.walker       178496                       # number of ReadReq misses (Count)
board.cache_hierarchy.dptw_caches.ReadReq.misses::total       178496                       # number of ReadReq misses (Count)
board.cache_hierarchy.dptw_caches.ReadReq.missLatency::processor.switch.core.mmu.dtb.walker   1210685000                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.dptw_caches.ReadReq.missLatency::total   1210685000                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.dptw_caches.ReadReq.accesses::processor.switch.core.mmu.dtb.walker     10382682                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.dptw_caches.ReadReq.accesses::total     10382682                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.dptw_caches.ReadReq.missRate::processor.switch.core.mmu.dtb.walker     0.017192                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.dptw_caches.ReadReq.missRate::total     0.017192                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.dptw_caches.ReadReq.avgMissLatency::processor.switch.core.mmu.dtb.walker  6782.701013                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.ReadReq.avgMissLatency::total  6782.701013                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.ReadReq.mshrMisses::processor.switch.core.mmu.dtb.walker       178496                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.dptw_caches.ReadReq.mshrMisses::total       178496                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.dptw_caches.ReadReq.mshrMissLatency::processor.switch.core.mmu.dtb.walker   1166061000                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.ReadReq.mshrMissLatency::total   1166061000                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.ReadReq.mshrMissRate::processor.switch.core.mmu.dtb.walker     0.017192                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.dptw_caches.ReadReq.mshrMissRate::total     0.017192                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.dptw_caches.ReadReq.avgMshrMissLatency::processor.switch.core.mmu.dtb.walker  6532.701013                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.ReadReq.avgMshrMissLatency::total  6532.701013                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.power_state.pwrStateResidencyTicks::UNDEFINED 160833774237500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches.tags.tagsInUse          128                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches.tags.totalRefs      7892538                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches.tags.sampledRefs       178496                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches.tags.avgRefs    44.216890                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches.tags.occupancies::processor.switch.core.mmu.dtb.walker          128                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.dptw_caches.tags.avgOccs::processor.switch.core.mmu.dtb.walker            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.dptw_caches.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.dptw_caches.tags.occupanciesTaskId::1024          128                       # Occupied blocks per task id (Count)
board.cache_hierarchy.dptw_caches.tags.ageTaskId_1024::1            8                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.dptw_caches.tags.ageTaskId_1024::2           71                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.dptw_caches.tags.ageTaskId_1024::3           46                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.dptw_caches.tags.ageTaskId_1024::4            3                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.dptw_caches.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.dptw_caches.tags.tagAccesses     83239952                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches.tags.dataAccesses     83239952                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 160833774237500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iocache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iocache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iocache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iocache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iocache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 160833774237500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iocache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iocache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iocache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iocache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iocache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iocache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iocache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 160833774237500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches.demandHits::processor.switch.core.mmu.itb.walker          712                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.iptw_caches.demandHits::total          712                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.iptw_caches.overallHits::processor.switch.core.mmu.itb.walker          712                       # number of overall hits (Count)
board.cache_hierarchy.iptw_caches.overallHits::total          712                       # number of overall hits (Count)
board.cache_hierarchy.iptw_caches.demandAccesses::processor.switch.core.mmu.itb.walker          712                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.iptw_caches.demandAccesses::total          712                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.iptw_caches.overallAccesses::processor.switch.core.mmu.itb.walker          712                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.iptw_caches.overallAccesses::total          712                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.iptw_caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches.ReadReq.hits::processor.switch.core.mmu.itb.walker          712                       # number of ReadReq hits (Count)
board.cache_hierarchy.iptw_caches.ReadReq.hits::total          712                       # number of ReadReq hits (Count)
board.cache_hierarchy.iptw_caches.ReadReq.accesses::processor.switch.core.mmu.itb.walker          712                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.iptw_caches.ReadReq.accesses::total          712                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.iptw_caches.power_state.pwrStateResidencyTicks::UNDEFINED 160833774237500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches.tags.tagsInUse           11                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches.tags.occupancies::processor.switch.core.mmu.itb.walker           11                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.iptw_caches.tags.avgOccs::processor.switch.core.mmu.itb.walker     0.085938                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.iptw_caches.tags.avgOccs::total     0.085938                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.iptw_caches.tags.occupanciesTaskId::1024           11                       # Occupied blocks per task id (Count)
board.cache_hierarchy.iptw_caches.tags.ageTaskId_1024::4           11                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.iptw_caches.tags.ratioOccsTaskId::1024     0.085938                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.iptw_caches.tags.tagAccesses         5696                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches.tags.dataAccesses         5696                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 160833774237500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches.demandHits::processor.switch.core.data      9077926                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches.demandHits::total      9077926                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches.overallHits::processor.switch.core.data      9077926                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches.overallHits::total      9077926                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches.demandMisses::processor.switch.core.data     11413865                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches.demandMisses::total     11413865                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches.overallMisses::processor.switch.core.data     11413865                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches.overallMisses::total     11413865                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches.demandMissLatency::processor.switch.core.data 580185529250                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches.demandMissLatency::total 580185529250                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMissLatency::processor.switch.core.data 580185529250                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMissLatency::total 580185529250                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches.demandAccesses::processor.switch.core.data     20491791                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches.demandAccesses::total     20491791                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches.overallAccesses::processor.switch.core.data     20491791                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches.overallAccesses::total     20491791                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches.demandMissRate::processor.switch.core.data     0.556997                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches.demandMissRate::total     0.556997                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMissRate::processor.switch.core.data     0.556997                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMissRate::total     0.556997                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.demandAvgMissLatency::processor.switch.core.data 50831.644605                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches.demandAvgMissLatency::total 50831.644605                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMissLatency::processor.switch.core.data 50831.644605                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMissLatency::total 50831.644605                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches.blockedCycles::no_targets         5289                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches.blockedCauses::no_targets           15                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches.avgBlocked::no_targets   352.600000                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches.writebacks::writebacks      2067768                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches.writebacks::total      2067768                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches.demandMshrHits::processor.switch.core.data      5682451                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches.demandMshrHits::total      5682451                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches.overallMshrHits::processor.switch.core.data      5682451                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches.overallMshrHits::total      5682451                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches.demandMshrMisses::processor.switch.core.data      5731414                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches.demandMshrMisses::total      5731414                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches.overallMshrMisses::cache_hierarchy.l1dcaches.prefetcher        10796                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches.overallMshrMisses::processor.switch.core.data      5731414                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches.overallMshrMisses::total      5742210                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches.overallMshrUncacheable::processor.switch.core.data           90                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.l1dcaches.overallMshrUncacheable::total           90                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.l1dcaches.demandMshrMissLatency::processor.switch.core.data 234084590250                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.demandMshrMissLatency::total 234084590250                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher    187397730                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMshrMissLatency::processor.switch.core.data 234084590250                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMshrMissLatency::total 234271987980                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.demandMshrMissRate::processor.switch.core.data     0.279693                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches.demandMshrMissRate::total     0.279693                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMshrMissRate::cache_hierarchy.l1dcaches.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMshrMissRate::processor.switch.core.data     0.279693                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMshrMissRate::total     0.280220                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.demandAvgMshrMissLatency::processor.switch.core.data 40842.380301                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.demandAvgMshrMissLatency::total 40842.380301                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 17358.070582                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMshrMissLatency::processor.switch.core.data 40842.380301                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMshrMissLatency::total 40798.227160                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.replacements      5430041                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMisses::cache_hierarchy.l1dcaches.prefetcher        10796                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMisses::total        10796                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMissLatency::cache_hierarchy.l1dcaches.prefetcher    187397730                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMissLatency::total    187397730                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMissRate::cache_hierarchy.l1dcaches.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 17358.070582                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.HardPFReq.avgMshrMissLatency::total 17358.070582                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.hits::processor.switch.core.data          180                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.hits::total          180                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.accesses::processor.switch.core.data          180                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.accesses::total          180                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.mshrMissLatency::processor.switch.core.data       675000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.mshrMissLatency::total       675000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.avgMshrMissLatency::processor.switch.core.data          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.avgMshrMissLatency::total          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.LockedRMWWriteReq.hits::processor.switch.core.data          180                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches.LockedRMWWriteReq.hits::total          180                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches.LockedRMWWriteReq.accesses::processor.switch.core.data          180                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.LockedRMWWriteReq.accesses::total          180                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.ReadReq.hits::processor.switch.core.data      6973653                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches.ReadReq.hits::total      6973653                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches.ReadReq.misses::processor.switch.core.data     10965152                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches.ReadReq.misses::total     10965152                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches.ReadReq.missLatency::processor.switch.core.data 575791300250                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.missLatency::total 575791300250                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.accesses::processor.switch.core.data     17938805                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.ReadReq.accesses::total     17938805                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.ReadReq.missRate::processor.switch.core.data     0.611253                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.ReadReq.missRate::total     0.611253                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.ReadReq.avgMissLatency::processor.switch.core.data 52511.018566                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.ReadReq.avgMissLatency::total 52511.018566                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.ReadReq.mshrHits::processor.switch.core.data      5682196                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrHits::total      5682196                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMisses::processor.switch.core.data      5282956                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMisses::total      5282956                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMissLatency::processor.switch.core.data 229808463000                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMissLatency::total 229808463000                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMissRate::processor.switch.core.data     0.294499                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMissRate::total     0.294499                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.ReadReq.avgMshrMissLatency::processor.switch.core.data 43499.976718                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.ReadReq.avgMshrMissLatency::total 43499.976718                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.WriteReq.hits::processor.switch.core.data      2104273                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches.WriteReq.hits::total      2104273                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches.WriteReq.misses::processor.switch.core.data       448713                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches.WriteReq.misses::total       448713                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches.WriteReq.missLatency::processor.switch.core.data   4394229000                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.WriteReq.missLatency::total   4394229000                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.WriteReq.accesses::processor.switch.core.data      2552986                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.WriteReq.accesses::total      2552986                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.WriteReq.missRate::processor.switch.core.data     0.175760                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.WriteReq.missRate::total     0.175760                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.WriteReq.avgMissLatency::processor.switch.core.data  9792.961202                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.WriteReq.avgMissLatency::total  9792.961202                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.WriteReq.mshrHits::processor.switch.core.data          255                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrHits::total          255                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMisses::processor.switch.core.data       448458                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMisses::total       448458                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrUncacheable::processor.switch.core.data           90                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrUncacheable::total           90                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMissLatency::processor.switch.core.data   4276127250                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMissLatency::total   4276127250                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMissRate::processor.switch.core.data     0.175660                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMissRate::total     0.175660                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.WriteReq.avgMshrMissLatency::processor.switch.core.data  9535.178880                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.WriteReq.avgMshrMissLatency::total  9535.178880                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.power_state.pwrStateResidencyTicks::UNDEFINED 160833774237500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches.prefetcher.demandMshrMisses      5731414                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfIssued        16741                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUnused         6828                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUseful         3893                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUsefulButMiss           53                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches.prefetcher.accuracy     0.232543                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches.prefetcher.coverage     0.000679                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfHitInCache         5356                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfHitInMSHR          589                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfLate         5945                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfIdentified        17312                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfBufferHit          528                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfRemovedDemand            7                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfSpanPage          888                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 160833774237500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches.tags.totalRefs     14849980                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches.tags.sampledRefs      5430041                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches.tags.avgRefs     2.734782                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches.tags.occupancies::cache_hierarchy.l1dcaches.prefetcher     0.935090                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches.tags.occupancies::processor.switch.core.data   511.064910                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches.tags.avgOccs::cache_hierarchy.l1dcaches.prefetcher     0.001826                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches.tags.avgOccs::processor.switch.core.data     0.998174                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches.tags.occupanciesTaskId::1022           92                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches.tags.occupanciesTaskId::1024          420                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1022::0           92                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::0          386                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::1           34                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ratioOccsTaskId::1022     0.179688                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches.tags.ratioOccsTaskId::1024     0.820312                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches.tags.tagAccesses    169367249                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches.tags.dataAccesses    169367249                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 160833774237500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches.demandHits::processor.switch.core.inst     24521472                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches.demandHits::total     24521472                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches.overallHits::processor.switch.core.inst     24521472                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches.overallHits::total     24521472                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches.demandMisses::processor.switch.core.inst         1266                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches.demandMisses::total         1266                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches.overallMisses::processor.switch.core.inst         1266                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches.overallMisses::total         1266                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches.demandMissLatency::processor.switch.core.inst     44296000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches.demandMissLatency::total     44296000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches.overallMissLatency::processor.switch.core.inst     44296000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches.overallMissLatency::total     44296000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches.demandAccesses::processor.switch.core.inst     24522738                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches.demandAccesses::total     24522738                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches.overallAccesses::processor.switch.core.inst     24522738                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches.overallAccesses::total     24522738                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches.demandMissRate::processor.switch.core.inst     0.000052                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches.demandMissRate::total     0.000052                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches.overallMissRate::processor.switch.core.inst     0.000052                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches.overallMissRate::total     0.000052                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches.demandAvgMissLatency::processor.switch.core.inst 34988.941548                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches.demandAvgMissLatency::total 34988.941548                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches.overallAvgMissLatency::processor.switch.core.inst 34988.941548                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.overallAvgMissLatency::total 34988.941548                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches.demandMshrHits::processor.switch.core.inst          235                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches.demandMshrHits::total          235                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches.overallMshrHits::processor.switch.core.inst          235                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches.overallMshrHits::total          235                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches.demandMshrMisses::processor.switch.core.inst         1031                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches.demandMshrMisses::total         1031                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches.overallMshrMisses::processor.switch.core.inst         1031                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches.overallMshrMisses::total         1031                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches.demandMshrMissLatency::processor.switch.core.inst     36637500                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.demandMshrMissLatency::total     36637500                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.overallMshrMissLatency::processor.switch.core.inst     36637500                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.overallMshrMissLatency::total     36637500                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.demandMshrMissRate::processor.switch.core.inst     0.000042                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches.demandMshrMissRate::total     0.000042                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches.overallMshrMissRate::processor.switch.core.inst     0.000042                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches.overallMshrMissRate::total     0.000042                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches.demandAvgMshrMissLatency::processor.switch.core.inst 35535.887488                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.demandAvgMshrMissLatency::total 35535.887488                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.overallAvgMshrMissLatency::processor.switch.core.inst 35535.887488                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.overallAvgMshrMissLatency::total 35535.887488                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.replacements         1029                       # number of replacements (Count)
board.cache_hierarchy.l1icaches.ReadReq.hits::processor.switch.core.inst     24521472                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches.ReadReq.hits::total     24521472                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches.ReadReq.misses::processor.switch.core.inst         1266                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches.ReadReq.misses::total         1266                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches.ReadReq.missLatency::processor.switch.core.inst     44296000                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches.ReadReq.missLatency::total     44296000                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches.ReadReq.accesses::processor.switch.core.inst     24522738                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches.ReadReq.accesses::total     24522738                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches.ReadReq.missRate::processor.switch.core.inst     0.000052                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches.ReadReq.missRate::total     0.000052                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches.ReadReq.avgMissLatency::processor.switch.core.inst 34988.941548                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.ReadReq.avgMissLatency::total 34988.941548                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.ReadReq.mshrHits::processor.switch.core.inst          235                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches.ReadReq.mshrHits::total          235                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches.ReadReq.mshrMisses::processor.switch.core.inst         1031                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches.ReadReq.mshrMisses::total         1031                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches.ReadReq.mshrMissLatency::processor.switch.core.inst     36637500                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.ReadReq.mshrMissLatency::total     36637500                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.ReadReq.mshrMissRate::processor.switch.core.inst     0.000042                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches.ReadReq.mshrMissRate::total     0.000042                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches.ReadReq.avgMshrMissLatency::processor.switch.core.inst 35535.887488                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.ReadReq.avgMshrMissLatency::total 35535.887488                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.power_state.pwrStateResidencyTicks::UNDEFINED 160833774237500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches.tags.tagsInUse   302.197685                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches.tags.totalRefs        15478                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches.tags.sampledRefs         1029                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches.tags.avgRefs    15.041788                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches.tags.occupancies::processor.switch.core.inst   302.197685                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1icaches.tags.avgOccs::processor.switch.core.inst     0.590230                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches.tags.avgOccs::total     0.590230                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches.tags.occupanciesTaskId::1024          303                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1icaches.tags.ageTaskId_1024::2           16                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches.tags.ageTaskId_1024::3           11                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches.tags.ageTaskId_1024::4          276                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches.tags.ratioOccsTaskId::1024     0.591797                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1icaches.tags.tagAccesses    196182935                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches.tags.dataAccesses    196182935                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 160833774237500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2buses.transDist::ReadResp      5473263                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::WriteReq           90                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::WriteResp           90                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::WritebackDirty      3269094                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::WritebackClean       178496                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::CleanEvict      5821545                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::UpgradeReq       312218                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::UpgradeResp       312218                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::ReadExReq       136305                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::ReadExResp       136305                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::ReadSharedReq      5473264                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.pktCount_board.cache_hierarchy.l1icaches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port         3091                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses.pktCount_board.cache_hierarchy.l1dcaches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port     16914740                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses.pktCount_board.cache_hierarchy.dptw_caches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port       535488                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses.pktCount::total     17453319                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses.pktSize_board.cache_hierarchy.l1icaches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port        65984                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses.pktSize_board.cache_hierarchy.l1dcaches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port    479860136                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses.pktSize_board.cache_hierarchy.dptw_caches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port     22847488                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses.pktSize::total    502773608                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses.snoops          3659569                       # Total snoops (Count)
board.cache_hierarchy.l2buses.snoopTraffic     76884864                       # Total snoop traffic (Byte)
board.cache_hierarchy.l2buses.snoopFanout::samples      9581446                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::mean     0.002911                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::stdev     0.054716                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::0      9553997     99.71%     99.71% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::1        27010      0.28%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::2          439      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::3            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::4            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::max_value            2                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::total      9581446                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.power_state.pwrStateResidencyTicks::UNDEFINED 160833774237500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2buses.reqLayer0.occupancy   3444729954                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.respLayer0.occupancy       516745                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.respLayer1.occupancy   2793538479                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.respLayer3.occupancy     89398894                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.snoop_filter.totRequests     11531353                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitSingleRequests      5921784                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitMultiRequests         5603                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2buses.snoop_filter.totSnoops        21846                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitSingleSnoops        21407                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitMultiSnoops          439                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2caches.demandHits::cache_hierarchy.l1dcaches.prefetcher         8733                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches.demandHits::processor.switch.core.mmu.dtb.walker       173608                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches.demandHits::processor.switch.core.inst            5                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches.demandHits::processor.switch.core.data      2003414                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches.demandHits::total      2185760                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches.overallHits::cache_hierarchy.l1dcaches.prefetcher         8733                       # number of overall hits (Count)
board.cache_hierarchy.l2caches.overallHits::processor.switch.core.mmu.dtb.walker       173608                       # number of overall hits (Count)
board.cache_hierarchy.l2caches.overallHits::processor.switch.core.inst            5                       # number of overall hits (Count)
board.cache_hierarchy.l2caches.overallHits::processor.switch.core.data      2003414                       # number of overall hits (Count)
board.cache_hierarchy.l2caches.overallHits::total      2185760                       # number of overall hits (Count)
board.cache_hierarchy.l2caches.demandMisses::cache_hierarchy.l1dcaches.prefetcher         2063                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches.demandMisses::processor.switch.core.mmu.dtb.walker         4888                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches.demandMisses::processor.switch.core.inst         1026                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches.demandMisses::processor.switch.core.data      3415832                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches.demandMisses::total      3423809                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches.overallMisses::cache_hierarchy.l1dcaches.prefetcher         2063                       # number of overall misses (Count)
board.cache_hierarchy.l2caches.overallMisses::processor.switch.core.mmu.dtb.walker         4888                       # number of overall misses (Count)
board.cache_hierarchy.l2caches.overallMisses::processor.switch.core.inst         1026                       # number of overall misses (Count)
board.cache_hierarchy.l2caches.overallMisses::processor.switch.core.data      3415832                       # number of overall misses (Count)
board.cache_hierarchy.l2caches.overallMisses::total      3423809                       # number of overall misses (Count)
board.cache_hierarchy.l2caches.demandMissLatency::cache_hierarchy.l1dcaches.prefetcher    147178115                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMissLatency::processor.switch.core.mmu.dtb.walker    413167000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMissLatency::processor.switch.core.inst     35314750                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMissLatency::processor.switch.core.data 217984369500                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMissLatency::total 218580029365                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMissLatency::cache_hierarchy.l1dcaches.prefetcher    147178115                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMissLatency::processor.switch.core.mmu.dtb.walker    413167000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMissLatency::processor.switch.core.inst     35314750                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMissLatency::processor.switch.core.data 217984369500                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMissLatency::total 218580029365                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches.demandAccesses::cache_hierarchy.l1dcaches.prefetcher        10796                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches.demandAccesses::processor.switch.core.mmu.dtb.walker       178496                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches.demandAccesses::processor.switch.core.inst         1031                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches.demandAccesses::processor.switch.core.data      5419246                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches.demandAccesses::total      5609569                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches.overallAccesses::cache_hierarchy.l1dcaches.prefetcher        10796                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches.overallAccesses::processor.switch.core.mmu.dtb.walker       178496                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches.overallAccesses::processor.switch.core.inst         1031                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches.overallAccesses::processor.switch.core.data      5419246                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches.overallAccesses::total      5609569                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches.demandMissRate::cache_hierarchy.l1dcaches.prefetcher     0.191089                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMissRate::processor.switch.core.mmu.dtb.walker     0.027384                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMissRate::processor.switch.core.inst     0.995150                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMissRate::processor.switch.core.data     0.630315                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMissRate::total     0.610352                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches.overallMissRate::cache_hierarchy.l1dcaches.prefetcher     0.191089                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMissRate::processor.switch.core.mmu.dtb.walker     0.027384                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMissRate::processor.switch.core.inst     0.995150                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMissRate::processor.switch.core.data     0.630315                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMissRate::total     0.610352                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches.demandAvgMissLatency::cache_hierarchy.l1dcaches.prefetcher 71341.791081                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMissLatency::processor.switch.core.mmu.dtb.walker 84526.800327                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMissLatency::processor.switch.core.inst 34419.834308                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMissLatency::processor.switch.core.data 63815.893024                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMissLatency::total 63841.186633                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMissLatency::cache_hierarchy.l1dcaches.prefetcher 71341.791081                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMissLatency::processor.switch.core.mmu.dtb.walker 84526.800327                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMissLatency::processor.switch.core.inst 34419.834308                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMissLatency::processor.switch.core.data 63815.893024                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMissLatency::total 63841.186633                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2caches.writebacks::writebacks      1201326                       # number of writebacks (Count)
board.cache_hierarchy.l2caches.writebacks::total      1201326                       # number of writebacks (Count)
board.cache_hierarchy.l2caches.demandMshrMisses::cache_hierarchy.l1dcaches.prefetcher         2063                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches.demandMshrMisses::processor.switch.core.mmu.dtb.walker         4888                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches.demandMshrMisses::processor.switch.core.inst         1026                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches.demandMshrMisses::processor.switch.core.data      3415832                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches.demandMshrMisses::total      3423809                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrMisses::cache_hierarchy.l1dcaches.prefetcher         2063                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrMisses::processor.switch.core.mmu.dtb.walker         4888                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrMisses::processor.switch.core.inst         1026                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrMisses::processor.switch.core.data      3415832                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrMisses::total      3423809                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrUncacheable::processor.switch.core.data           90                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.l2caches.overallMshrUncacheable::total           90                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.l2caches.demandMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher    146662615                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMshrMissLatency::processor.switch.core.mmu.dtb.walker    411945000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMshrMissLatency::processor.switch.core.inst     35058250                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMshrMissLatency::processor.switch.core.data 217130411500                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMshrMissLatency::total 217724077365                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher    146662615                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrMissLatency::processor.switch.core.mmu.dtb.walker    411945000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrMissLatency::processor.switch.core.inst     35058250                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrMissLatency::processor.switch.core.data 217130411500                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrMissLatency::total 217724077365                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.191089                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMshrMissRate::processor.switch.core.mmu.dtb.walker     0.027384                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMshrMissRate::processor.switch.core.inst     0.995150                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMshrMissRate::processor.switch.core.data     0.630315                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMshrMissRate::total     0.610352                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches.overallMshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.191089                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMshrMissRate::processor.switch.core.mmu.dtb.walker     0.027384                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMshrMissRate::processor.switch.core.inst     0.995150                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMshrMissRate::processor.switch.core.data     0.630315                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMshrMissRate::total     0.610352                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 71091.912264                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMshrMissLatency::processor.switch.core.mmu.dtb.walker 84276.800327                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMshrMissLatency::processor.switch.core.inst 34169.834308                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMshrMissLatency::processor.switch.core.data 63565.893024                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMshrMissLatency::total 63591.186706                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 71091.912264                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrMissLatency::processor.switch.core.mmu.dtb.walker 84276.800327                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrMissLatency::processor.switch.core.inst 34169.834308                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrMissLatency::processor.switch.core.data 63565.893024                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrMissLatency::total 63591.186706                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.replacements      3429325                       # number of replacements (Count)
board.cache_hierarchy.l2caches.CleanEvict.mshrMisses::writebacks          955                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.l2caches.CleanEvict.mshrMisses::total          955                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.l2caches.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.l2caches.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.l2caches.ReadExReq.hits::processor.switch.core.data        70701                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2caches.ReadExReq.hits::total        70701                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2caches.ReadExReq.misses::processor.switch.core.data        65604                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2caches.ReadExReq.misses::total        65604                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2caches.ReadExReq.missLatency::processor.switch.core.data   2272482750                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadExReq.missLatency::total   2272482750                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadExReq.accesses::processor.switch.core.data       136305                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadExReq.accesses::total       136305                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadExReq.missRate::processor.switch.core.data     0.481303                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadExReq.missRate::total     0.481303                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadExReq.avgMissLatency::processor.switch.core.data 34639.393177                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadExReq.avgMissLatency::total 34639.393177                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadExReq.mshrMisses::processor.switch.core.data        65604                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadExReq.mshrMisses::total        65604                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadExReq.mshrMissLatency::processor.switch.core.data   2256081750                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadExReq.mshrMissLatency::total   2256081750                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadExReq.mshrMissRate::processor.switch.core.data     0.481303                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadExReq.mshrMissRate::total     0.481303                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadExReq.avgMshrMissLatency::processor.switch.core.data 34389.393177                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadExReq.avgMshrMissLatency::total 34389.393177                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.hits::cache_hierarchy.l1dcaches.prefetcher         8733                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.hits::processor.switch.core.mmu.dtb.walker       173608                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.hits::processor.switch.core.inst            5                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.hits::processor.switch.core.data      1932713                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.hits::total      2115059                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.misses::cache_hierarchy.l1dcaches.prefetcher         2063                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.misses::processor.switch.core.mmu.dtb.walker         4888                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.misses::processor.switch.core.inst         1026                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.misses::processor.switch.core.data      3350228                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.misses::total      3358205                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches.prefetcher    147178115                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.missLatency::processor.switch.core.mmu.dtb.walker    413167000                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.missLatency::processor.switch.core.inst     35314750                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.missLatency::processor.switch.core.data 215711886750                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.missLatency::total 216307546615                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.accesses::cache_hierarchy.l1dcaches.prefetcher        10796                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.accesses::processor.switch.core.mmu.dtb.walker       178496                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.accesses::processor.switch.core.inst         1031                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.accesses::processor.switch.core.data      5282941                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.accesses::total      5473264                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.missRate::cache_hierarchy.l1dcaches.prefetcher     0.191089                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.missRate::processor.switch.core.mmu.dtb.walker     0.027384                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.missRate::processor.switch.core.inst     0.995150                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.missRate::processor.switch.core.data     0.634160                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.missRate::total     0.613565                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches.prefetcher 71341.791081                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::processor.switch.core.mmu.dtb.walker 84526.800327                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::processor.switch.core.inst 34419.834308                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::processor.switch.core.data 64387.225810                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::total 64411.656410                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches.prefetcher         2063                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::processor.switch.core.mmu.dtb.walker         4888                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::processor.switch.core.inst         1026                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::processor.switch.core.data      3350228                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::total      3358205                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches.prefetcher    146662615                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::processor.switch.core.mmu.dtb.walker    411945000                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::processor.switch.core.inst     35058250                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::processor.switch.core.data 214874329750                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::total 215467995615                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.191089                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::processor.switch.core.mmu.dtb.walker     0.027384                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::processor.switch.core.inst     0.995150                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::processor.switch.core.data     0.634160                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::total     0.613565                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 71091.912264                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::processor.switch.core.mmu.dtb.walker 84276.800327                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::processor.switch.core.inst 34169.834308                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::processor.switch.core.data 64137.225810                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::total 64161.656485                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.UpgradeReq.hits::processor.switch.core.data       312218                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l2caches.UpgradeReq.hits::total       312218                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l2caches.UpgradeReq.accesses::processor.switch.core.data       312218                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.UpgradeReq.accesses::total       312218                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.WriteReq.mshrUncacheable::processor.switch.core.data           90                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.l2caches.WriteReq.mshrUncacheable::total           90                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.l2caches.WritebackClean.hits::writebacks       172893                       # number of WritebackClean hits (Count)
board.cache_hierarchy.l2caches.WritebackClean.hits::total       172893                       # number of WritebackClean hits (Count)
board.cache_hierarchy.l2caches.WritebackClean.accesses::writebacks       172893                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.WritebackClean.accesses::total       172893                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.WritebackDirty.hits::writebacks      2067768                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2caches.WritebackDirty.hits::total      2067768                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2caches.WritebackDirty.accesses::writebacks      2067768                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.WritebackDirty.accesses::total      2067768                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.power_state.pwrStateResidencyTicks::UNDEFINED 160833774237500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2caches.tags.tagsInUse        16384                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l2caches.tags.totalRefs     11574745                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l2caches.tags.sampledRefs      3429325                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l2caches.tags.avgRefs     3.375225                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l2caches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l2caches.tags.occupancies::writebacks    64.131995                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches.tags.occupancies::cache_hierarchy.l1dcaches.prefetcher    13.945639                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches.tags.occupancies::processor.switch.core.mmu.dtb.walker    39.147131                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches.tags.occupancies::processor.switch.core.inst     4.399941                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches.tags.occupancies::processor.switch.core.data 16262.375295                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::writebacks     0.003914                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::cache_hierarchy.l1dcaches.prefetcher     0.000851                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::processor.switch.core.mmu.dtb.walker     0.002389                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::processor.switch.core.inst     0.000269                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::processor.switch.core.data     0.992577                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.occupanciesTaskId::1022           81                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2caches.tags.occupanciesTaskId::1024        16303                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1022::0           80                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1022::2            1                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1024::0          492                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1024::1         3614                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1024::2        12183                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1024::3           14                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ratioOccsTaskId::1022     0.004944                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2caches.tags.ratioOccsTaskId::1024     0.995056                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2caches.tags.tagAccesses    187841325                       # Number of tag accesses (Count)
board.cache_hierarchy.l2caches.tags.dataAccesses    187841325                       # Number of data accesses (Count)
board.cache_hierarchy.l2caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 160833774237500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.llcXbar.transDist::ReadResp      3358204                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::WriteReq           90                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::WriteResp           90                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::WritebackDirty      1720620                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::CleanEvict      4079351                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::ReadExReq        65604                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::ReadExResp        65604                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::ReadSharedReq      3358205                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.pktCount_board.cache_hierarchy.l2caches.mem_side_port::board.cache_hierarchy.llcache.cpu_side_port     10271028                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.llcXbar.pktSize_board.cache_hierarchy.l2caches.mem_side_port::board.cache_hierarchy.llcache.cpu_side_port    296008936                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.llcXbar.snoops          2376740                       # Total snoops (Count)
board.cache_hierarchy.llcXbar.snoopTraffic     33234816                       # Total snoop traffic (Byte)
board.cache_hierarchy.llcXbar.snoopFanout::samples      5800639                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::mean     0.039694                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::stdev     0.195240                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::0      5570387     96.03%     96.03% # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::1       230252      3.97%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::max_value            1                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::total      5800639                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.power_state.pwrStateResidencyTicks::UNDEFINED 160833774237500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.llcXbar.reqLayer0.occupancy   2012137335                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.llcXbar.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.llcXbar.respLayer0.occupancy   1711926500                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.llcXbar.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.llcXbar.snoop_filter.totRequests      6847040                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.hitSingleRequests      3423766                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.totSnoops       230252                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.hitSingleSnoops       230252                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.llcache.demandHits::cache_hierarchy.l1dcaches.prefetcher          493                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.llcache.demandHits::processor.switch.core.mmu.dtb.walker           77                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.llcache.demandHits::processor.switch.core.inst          761                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.llcache.demandHits::processor.switch.core.data      1238346                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.llcache.demandHits::total      1239677                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.llcache.overallHits::cache_hierarchy.l1dcaches.prefetcher          493                       # number of overall hits (Count)
board.cache_hierarchy.llcache.overallHits::processor.switch.core.mmu.dtb.walker           77                       # number of overall hits (Count)
board.cache_hierarchy.llcache.overallHits::processor.switch.core.inst          761                       # number of overall hits (Count)
board.cache_hierarchy.llcache.overallHits::processor.switch.core.data      1238346                       # number of overall hits (Count)
board.cache_hierarchy.llcache.overallHits::total      1239677                       # number of overall hits (Count)
board.cache_hierarchy.llcache.demandMisses::cache_hierarchy.l1dcaches.prefetcher         1570                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.llcache.demandMisses::processor.switch.core.mmu.dtb.walker         4811                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.llcache.demandMisses::processor.switch.core.inst          265                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.llcache.demandMisses::processor.switch.core.data      2177486                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.llcache.demandMisses::total      2184132                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.llcache.overallMisses::cache_hierarchy.l1dcaches.prefetcher         1570                       # number of overall misses (Count)
board.cache_hierarchy.llcache.overallMisses::processor.switch.core.mmu.dtb.walker         4811                       # number of overall misses (Count)
board.cache_hierarchy.llcache.overallMisses::processor.switch.core.inst          265                       # number of overall misses (Count)
board.cache_hierarchy.llcache.overallMisses::processor.switch.core.data      2177486                       # number of overall misses (Count)
board.cache_hierarchy.llcache.overallMisses::total      2184132                       # number of overall misses (Count)
board.cache_hierarchy.llcache.demandMissLatency::cache_hierarchy.l1dcaches.prefetcher    132333781                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.llcache.demandMissLatency::processor.switch.core.mmu.dtb.walker    391368500                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.llcache.demandMissLatency::processor.switch.core.inst     22193000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.llcache.demandMissLatency::processor.switch.core.data 189176416750                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.llcache.demandMissLatency::total 189722312031                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.llcache.overallMissLatency::cache_hierarchy.l1dcaches.prefetcher    132333781                       # number of overall miss ticks (Tick)
board.cache_hierarchy.llcache.overallMissLatency::processor.switch.core.mmu.dtb.walker    391368500                       # number of overall miss ticks (Tick)
board.cache_hierarchy.llcache.overallMissLatency::processor.switch.core.inst     22193000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.llcache.overallMissLatency::processor.switch.core.data 189176416750                       # number of overall miss ticks (Tick)
board.cache_hierarchy.llcache.overallMissLatency::total 189722312031                       # number of overall miss ticks (Tick)
board.cache_hierarchy.llcache.demandAccesses::cache_hierarchy.l1dcaches.prefetcher         2063                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.llcache.demandAccesses::processor.switch.core.mmu.dtb.walker         4888                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.llcache.demandAccesses::processor.switch.core.inst         1026                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.llcache.demandAccesses::processor.switch.core.data      3415832                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.llcache.demandAccesses::total      3423809                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.llcache.overallAccesses::cache_hierarchy.l1dcaches.prefetcher         2063                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.llcache.overallAccesses::processor.switch.core.mmu.dtb.walker         4888                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.llcache.overallAccesses::processor.switch.core.inst         1026                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.llcache.overallAccesses::processor.switch.core.data      3415832                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.llcache.overallAccesses::total      3423809                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.llcache.demandMissRate::cache_hierarchy.l1dcaches.prefetcher     0.761028                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMissRate::processor.switch.core.mmu.dtb.walker     0.984247                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMissRate::processor.switch.core.inst     0.258285                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMissRate::processor.switch.core.data     0.637469                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMissRate::total     0.637925                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.llcache.overallMissRate::cache_hierarchy.l1dcaches.prefetcher     0.761028                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMissRate::processor.switch.core.mmu.dtb.walker     0.984247                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMissRate::processor.switch.core.inst     0.258285                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMissRate::processor.switch.core.data     0.637469                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMissRate::total     0.637925                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.llcache.demandAvgMissLatency::cache_hierarchy.l1dcaches.prefetcher 84289.032484                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMissLatency::processor.switch.core.mmu.dtb.walker 81348.680108                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMissLatency::processor.switch.core.inst 83747.169811                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMissLatency::processor.switch.core.data 86878.361905                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMissLatency::total 86863.940472                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMissLatency::cache_hierarchy.l1dcaches.prefetcher 84289.032484                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMissLatency::processor.switch.core.mmu.dtb.walker 81348.680108                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMissLatency::processor.switch.core.inst 83747.169811                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMissLatency::processor.switch.core.data 86878.361905                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMissLatency::total 86863.940472                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.llcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.llcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.llcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.llcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.llcache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.llcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.llcache.writebacks::writebacks       519294                       # number of writebacks (Count)
board.cache_hierarchy.llcache.writebacks::total       519294                       # number of writebacks (Count)
board.cache_hierarchy.llcache.demandMshrMisses::cache_hierarchy.l1dcaches.prefetcher         1570                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.llcache.demandMshrMisses::processor.switch.core.mmu.dtb.walker         4811                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.llcache.demandMshrMisses::processor.switch.core.inst          265                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.llcache.demandMshrMisses::processor.switch.core.data      2177486                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.llcache.demandMshrMisses::total      2184132                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrMisses::cache_hierarchy.l1dcaches.prefetcher         1570                       # number of overall MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrMisses::processor.switch.core.mmu.dtb.walker         4811                       # number of overall MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrMisses::processor.switch.core.inst          265                       # number of overall MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrMisses::processor.switch.core.data      2177486                       # number of overall MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrMisses::total      2184132                       # number of overall MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrUncacheable::processor.switch.core.data           90                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.llcache.overallMshrUncacheable::total           90                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.llcache.demandMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher    131941531                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.demandMshrMissLatency::processor.switch.core.mmu.dtb.walker    390165750                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.demandMshrMissLatency::processor.switch.core.inst     22126750                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.demandMshrMissLatency::processor.switch.core.data 188632045250                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.demandMshrMissLatency::total 189176279281                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.overallMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher    131941531                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.overallMshrMissLatency::processor.switch.core.mmu.dtb.walker    390165750                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.overallMshrMissLatency::processor.switch.core.inst     22126750                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.overallMshrMissLatency::processor.switch.core.data 188632045250                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.overallMshrMissLatency::total 189176279281                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.demandMshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.761028                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMshrMissRate::processor.switch.core.mmu.dtb.walker     0.984247                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMshrMissRate::processor.switch.core.inst     0.258285                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMshrMissRate::processor.switch.core.data     0.637469                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMshrMissRate::total     0.637925                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.llcache.overallMshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.761028                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMshrMissRate::processor.switch.core.mmu.dtb.walker     0.984247                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMshrMissRate::processor.switch.core.inst     0.258285                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMshrMissRate::processor.switch.core.data     0.637469                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMshrMissRate::total     0.637925                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.llcache.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 84039.191720                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMshrMissLatency::processor.switch.core.mmu.dtb.walker 81098.680108                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMshrMissLatency::processor.switch.core.inst 83497.169811                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMshrMissLatency::processor.switch.core.data 86628.361905                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMshrMissLatency::total 86613.940586                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 84039.191720                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrMissLatency::processor.switch.core.mmu.dtb.walker 81098.680108                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrMissLatency::processor.switch.core.inst 83497.169811                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrMissLatency::processor.switch.core.data 86628.361905                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrMissLatency::total 86613.940586                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.replacements      2376740                       # number of replacements (Count)
board.cache_hierarchy.llcache.CleanEvict.mshrMisses::writebacks        35663                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.llcache.CleanEvict.mshrMisses::total        35663                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.llcache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.llcache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.llcache.ReadExReq.hits::processor.switch.core.data        48313                       # number of ReadExReq hits (Count)
board.cache_hierarchy.llcache.ReadExReq.hits::total        48313                       # number of ReadExReq hits (Count)
board.cache_hierarchy.llcache.ReadExReq.misses::processor.switch.core.data        17291                       # number of ReadExReq misses (Count)
board.cache_hierarchy.llcache.ReadExReq.misses::total        17291                       # number of ReadExReq misses (Count)
board.cache_hierarchy.llcache.ReadExReq.missLatency::processor.switch.core.data   1437661750                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadExReq.missLatency::total   1437661750                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadExReq.accesses::processor.switch.core.data        65604                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadExReq.accesses::total        65604                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadExReq.missRate::processor.switch.core.data     0.263566                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadExReq.missRate::total     0.263566                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadExReq.avgMissLatency::processor.switch.core.data 83145.089931                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadExReq.avgMissLatency::total 83145.089931                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadExReq.mshrMisses::processor.switch.core.data        17291                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadExReq.mshrMisses::total        17291                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadExReq.mshrMissLatency::processor.switch.core.data   1433339000                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadExReq.mshrMissLatency::total   1433339000                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadExReq.mshrMissRate::processor.switch.core.data     0.263566                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadExReq.mshrMissRate::total     0.263566                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadExReq.avgMshrMissLatency::processor.switch.core.data 82895.089931                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadExReq.avgMshrMissLatency::total 82895.089931                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.hits::cache_hierarchy.l1dcaches.prefetcher          493                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.llcache.ReadSharedReq.hits::processor.switch.core.mmu.dtb.walker           77                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.llcache.ReadSharedReq.hits::processor.switch.core.inst          761                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.llcache.ReadSharedReq.hits::processor.switch.core.data      1190033                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.llcache.ReadSharedReq.hits::total      1191364                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.llcache.ReadSharedReq.misses::cache_hierarchy.l1dcaches.prefetcher         1570                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.misses::processor.switch.core.mmu.dtb.walker         4811                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.misses::processor.switch.core.inst          265                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.misses::processor.switch.core.data      2160195                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.misses::total      2166841                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches.prefetcher    132333781                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.missLatency::processor.switch.core.mmu.dtb.walker    391368500                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.missLatency::processor.switch.core.inst     22193000                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.missLatency::processor.switch.core.data 187738755000                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.missLatency::total 188284650281                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.accesses::cache_hierarchy.l1dcaches.prefetcher         2063                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadSharedReq.accesses::processor.switch.core.mmu.dtb.walker         4888                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadSharedReq.accesses::processor.switch.core.inst         1026                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadSharedReq.accesses::processor.switch.core.data      3350228                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadSharedReq.accesses::total      3358205                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadSharedReq.missRate::cache_hierarchy.l1dcaches.prefetcher     0.761028                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.missRate::processor.switch.core.mmu.dtb.walker     0.984247                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.missRate::processor.switch.core.inst     0.258285                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.missRate::processor.switch.core.data     0.644790                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.missRate::total     0.645238                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches.prefetcher 84289.032484                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMissLatency::processor.switch.core.mmu.dtb.walker 81348.680108                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMissLatency::processor.switch.core.inst 83747.169811                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMissLatency::processor.switch.core.data 86908.244395                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMissLatency::total 86893.616228                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches.prefetcher         1570                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMisses::processor.switch.core.mmu.dtb.walker         4811                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMisses::processor.switch.core.inst          265                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMisses::processor.switch.core.data      2160195                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMisses::total      2166841                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches.prefetcher    131941531                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissLatency::processor.switch.core.mmu.dtb.walker    390165750                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissLatency::processor.switch.core.inst     22126750                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissLatency::processor.switch.core.data 187198706250                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissLatency::total 187742940281                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.761028                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissRate::processor.switch.core.mmu.dtb.walker     0.984247                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissRate::processor.switch.core.inst     0.258285                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissRate::processor.switch.core.data     0.644790                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissRate::total     0.645238                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 84039.191720                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMshrMissLatency::processor.switch.core.mmu.dtb.walker 81098.680108                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMshrMissLatency::processor.switch.core.inst 83497.169811                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMshrMissLatency::processor.switch.core.data 86658.244395                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMshrMissLatency::total 86643.616343                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.WriteReq.mshrUncacheable::processor.switch.core.data           90                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.llcache.WriteReq.mshrUncacheable::total           90                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.llcache.WritebackDirty.hits::writebacks      1201326                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.llcache.WritebackDirty.hits::total      1201326                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.llcache.WritebackDirty.accesses::writebacks      1201326                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.WritebackDirty.accesses::total      1201326                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.power_state.pwrStateResidencyTicks::UNDEFINED 160833774237500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.llcache.tags.tagsInUse       131072                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.llcache.tags.totalRefs      7169780                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.llcache.tags.sampledRefs      2376740                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.llcache.tags.avgRefs     3.016645                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.llcache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.llcache.tags.occupancies::writebacks   648.910140                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.llcache.tags.occupancies::cache_hierarchy.l1dcaches.prefetcher     4.418454                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.llcache.tags.occupancies::processor.switch.core.mmu.dtb.walker    13.213460                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.llcache.tags.occupancies::processor.switch.core.inst    26.135343                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.llcache.tags.occupancies::processor.switch.core.data 130379.322604                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::writebacks     0.004951                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::cache_hierarchy.l1dcaches.prefetcher     0.000034                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::processor.switch.core.mmu.dtb.walker     0.000101                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::processor.switch.core.inst     0.000199                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::processor.switch.core.data     0.994715                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.occupanciesTaskId::1022           34                       # Occupied blocks per task id (Count)
board.cache_hierarchy.llcache.tags.occupanciesTaskId::1024       131038                       # Occupied blocks per task id (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1022::0           32                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1022::2            2                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1024::0          307                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1024::1         2032                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1024::2        21181                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1024::3        98965                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1024::4         8553                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ratioOccsTaskId::1022     0.000259                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.llcache.tags.ratioOccsTaskId::1024     0.999741                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.llcache.tags.tagAccesses    111929380                       # Number of tag accesses (Count)
board.cache_hierarchy.llcache.tags.dataAccesses    111929380                       # Number of data accesses (Count)
board.cache_hierarchy.llcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 160833774237500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.transDist::ReadResp      2166840                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::WriteReq           90                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::WriteResp           90                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::WritebackDirty       519294                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::CleanEvict      1662857                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExReq        17291                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExResp        17291                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadSharedReq      2166843                       # Transaction distribution (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.llcache.mem_side_port::board.memory.mem_ctrl0.port      3304201                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.llcache.mem_side_port::board.memory.mem_ctrl1.port      3246215                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.llcache.mem_side_port::board.processor.start.core.interrupts.pio          180                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.llcache.mem_side_port::total      6550596                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount::total      6550596                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.llcache.mem_side_port::board.memory.mem_ctrl0.port     87228864                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.llcache.mem_side_port::board.memory.mem_ctrl1.port     85790336                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.llcache.mem_side_port::board.processor.start.core.interrupts.pio          360                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.llcache.mem_side_port::total    173019560                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize::total    173019560                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.snoops                 0                       # Total snoops (Count)
board.cache_hierarchy.membus.snoopTraffic            0                       # Total snoop traffic (Byte)
board.cache_hierarchy.membus.snoopFanout::samples      2184224                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::mean            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::stdev            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::0      2184224    100.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::1            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::max_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::total      2184224                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 160833774237500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.power_state.pwrStateResidencyTicks::UNDEFINED 160833774237500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.reqLayer1.occupancy    616485465                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.reqLayer2.occupancy    605982298                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer2.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.reqLayer3.occupancy        45000                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer3.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer4.occupancy   1375743054                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer4.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.snoop_filter.totRequests      4366285                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleRequests      2182681                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.clk_domain.clock                            250                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 160833774237500                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl0.avgPriority_writebacks::samples    261254.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl0.avgPriority_cache_hierarchy.l1dcaches.prefetcher::samples       816.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl0.avgPriority_processor.switch.core.mmu.dtb.walker::samples      2761.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl0.avgPriority_processor.switch.core.inst::samples       173.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl0.avgPriority_processor.switch.core.data::samples   1096896.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl0.priorityMinLatency 0.000000017492                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl0.priorityMaxLatency 0.000802132152                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl0.numReadWriteTurnArounds        15653                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl0.numWriteReadTurnArounds        15653                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl0.numStayReadState       2234416                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl0.numStayWriteState       245690                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl0.readReqs               1101700                       # Number of read requests accepted (Count)
board.memory.mem_ctrl0.writeReqs               261254                       # Number of write requests accepted (Count)
board.memory.mem_ctrl0.readBursts             1101700                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl0.writeBursts             261254                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl0.servicedByWrQ             1054                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl0.mergedWrBursts               0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl0.avgRdQLen                 1.74                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl0.avgWrQLen                57.21                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl0.numRdRetry                   0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl0.numWrRetry                   0                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl0.readPktSize::0               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::1               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::2               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::3               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::4               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::5               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::6         1101700                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::0              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::1              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::2              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::3              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::4              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::5              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::6         261254                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.rdQLenPdf::0            527977                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::1            277160                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::2            129004                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::3             79792                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::4             55900                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::5             30614                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::6               180                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::7                17                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::8                 2                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::9                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::10                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::11                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::12                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::13                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::14                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::15                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::16                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::17                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::18                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::19                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::20                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::21                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::22                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::23                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::24                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::25                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::26                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::27                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::28                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::29                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::30                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::31                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::32                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::33                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::34                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::35                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::36                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::37                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::38                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::39                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::40                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::41                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::42                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::43                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::44                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::45                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::46                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::47                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::48                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::49                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::50                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::51                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::52                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::53                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::54                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::55                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::56                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::57                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::58                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::59                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::60                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::61                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::62                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::63                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::0                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::1                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::2                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::3                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::4                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::5                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::6                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::7                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::8                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::9                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::10                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::11                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::12                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::13                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::14                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::15                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::16                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::17                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::18                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::19                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::20                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::21                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::22                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::23                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::24                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::25                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::26                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::27                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::28                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::29                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::30                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::31                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::32                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::33                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::34                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::35                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::36                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::37                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::38                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::39                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::40                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::41                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::42                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::43                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::44                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::45                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::46                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::47             4689                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::48             5088                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::49            13294                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::50            15400                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::51            15771                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::52            15821                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::53            15814                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::54            15821                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::55            15854                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::56            15851                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::57            15948                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::58            16029                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::59            15992                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::60            16082                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::61            16130                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::62            15894                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::63            15818                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::64            15806                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::65              135                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::66               14                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::67                3                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::68                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::69                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::70                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::71                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::72                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::73                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::74                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::75                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::76                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::77                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::78                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::79                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::80                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::81                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::82                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::83                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::84                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::85                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::86                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::87                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::88                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::89                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::90                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::91                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::92                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::93                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::94                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::95                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::96                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::97                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::98                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::99                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::100               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::101               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::102               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::103               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::104               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::105               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::106               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::107               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::108               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::109               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::110               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::111               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::112               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::113               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::114               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::115               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::116               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::117               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::118               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::119               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::120               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::121               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::122               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::123               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::124               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::125               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::126               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::127               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdPerTurnAround::samples        15653                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::mean    70.317255                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::gmean    64.758643                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::stdev    29.990712                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::16-23           61      0.39%      0.39% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::24-31          472      3.02%      3.41% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::32-39         1214      7.76%     11.16% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::40-47         1805     11.53%     22.69% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::48-55         2096     13.39%     36.08% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::56-63         1996     12.75%     48.83% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::64-71         1680     10.73%     59.57% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::72-79         1455      9.30%     68.86% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::80-87         1180      7.54%     76.40% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::88-95          993      6.34%     82.74% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::96-103          757      4.84%     87.58% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::104-111          552      3.53%     91.11% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::112-119          396      2.53%     93.64% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::120-127          281      1.80%     95.43% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::128-135          205      1.31%     96.74% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::136-143          138      0.88%     97.62% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::144-151          105      0.67%     98.29% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::152-159           61      0.39%     98.68% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::160-167           44      0.28%     98.97% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::168-175           39      0.25%     99.21% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::176-183           23      0.15%     99.36% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::184-191           22      0.14%     99.50% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::192-199           17      0.11%     99.61% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::200-207           16      0.10%     99.71% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::208-215           12      0.08%     99.79% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::216-223            4      0.03%     99.81% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::224-231            5      0.03%     99.85% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::232-239            7      0.04%     99.89% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::240-247            6      0.04%     99.93% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::248-255            4      0.03%     99.96% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::256-263            3      0.02%     99.97% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::264-271            2      0.01%     99.99% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::296-303            1      0.01%     99.99% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::328-335            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::total        15653                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.wrPerTurnAround::samples        15653                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::mean    16.690283                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::gmean    16.658773                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::stdev     1.047995                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::16        10598     67.71%     67.71% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::17          274      1.75%     69.46% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::18         3976     25.40%     94.86% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::19          675      4.31%     99.17% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::20          101      0.65%     99.81% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::21           24      0.15%     99.97% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::22            5      0.03%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::total        15653                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.bytesReadWrQ             67456                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl0.bytesReadSys          70508800                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl0.bytesWrittenSys       16720256                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl0.avgRdBWSys        785260195.87257385                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl0.avgWrBWSys        186214366.17272708                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl0.totGap             89790723500                       # Total gap between requests (Tick)
board.memory.mem_ctrl0.avgGap                65879.50                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl0.requestorReadBytes::cache_hierarchy.l1dcaches.prefetcher        52224                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl0.requestorReadBytes::processor.switch.core.mmu.dtb.walker       176704                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl0.requestorReadBytes::processor.switch.core.inst        11072                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl0.requestorReadBytes::processor.switch.core.data     70201344                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl0.requestorWriteBytes::writebacks     16720192                       # Per-requestor bytes write to memory (Byte)
board.memory.mem_ctrl0.requestorReadRate::cache_hierarchy.l1dcaches.prefetcher 581621.421287120203                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl0.requestorReadRate::processor.switch.core.mmu.dtb.walker 1967961.696291346569                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl0.requestorReadRate::processor.switch.core.inst 123309.443483666415                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl0.requestorReadRate::processor.switch.core.data 781836042.309015870094                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl0.requestorWriteRate::writebacks 186213653.401377469301                       # Per-requestor bytes write to memory rate ((Byte/Second))
board.memory.mem_ctrl0.requestorReadAccesses::cache_hierarchy.l1dcaches.prefetcher          817                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl0.requestorReadAccesses::processor.switch.core.mmu.dtb.walker         2761                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl0.requestorReadAccesses::processor.switch.core.inst          173                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl0.requestorReadAccesses::processor.switch.core.data      1097949                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl0.requestorWriteAccesses::writebacks       261254                       # Per-requestor write serviced memory accesses (Count)
board.memory.mem_ctrl0.requestorReadTotalLat::cache_hierarchy.l1dcaches.prefetcher     41647683                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl0.requestorReadTotalLat::processor.switch.core.mmu.dtb.walker    131432528                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl0.requestorReadTotalLat::processor.switch.core.inst      8140814                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl0.requestorReadTotalLat::processor.switch.core.data  57564491511                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl0.requestorWriteTotalLat::writebacks 5049733337725                       # Per-requestor write total memory access latency (Tick)
board.memory.mem_ctrl0.requestorReadAvgLat::cache_hierarchy.l1dcaches.prefetcher     50976.36                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl0.requestorReadAvgLat::processor.switch.core.mmu.dtb.walker     47603.23                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl0.requestorReadAvgLat::processor.switch.core.inst     47056.73                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl0.requestorReadAvgLat::processor.switch.core.data     52429.11                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl0.requestorWriteAvgLat::writebacks  19328826.88                       # Per-requestor write average memory access latency ((Tick/Count))
board.memory.mem_ctrl0.dram.bytesRead::cache_hierarchy.l1dcaches.prefetcher        52288                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesRead::processor.switch.core.mmu.dtb.walker       176704                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesRead::processor.switch.core.inst        11072                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesRead::processor.switch.core.data     70268736                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesRead::total     70508800                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesInstRead::processor.switch.core.inst        11072                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesInstRead::total        11072                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesWritten::writebacks     16720256                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl0.dram.bytesWritten::total     16720256                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl0.dram.numReads::cache_hierarchy.l1dcaches.prefetcher          817                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numReads::processor.switch.core.mmu.dtb.walker         2761                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numReads::processor.switch.core.inst          173                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numReads::processor.switch.core.data      1097949                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numReads::total      1101700                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numWrites::writebacks       261254                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numWrites::total       261254                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.bwRead::cache_hierarchy.l1dcaches.prefetcher       582334                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwRead::processor.switch.core.mmu.dtb.walker      1967962                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwRead::processor.switch.core.inst       123309                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwRead::processor.switch.core.data    782586591                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwRead::total    785260196                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwInstRead::processor.switch.core.inst       123309                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwInstRead::total       123309                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwWrite::writebacks    186214366                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwWrite::total    186214366                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::writebacks    186214366                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::cache_hierarchy.l1dcaches.prefetcher       582334                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::processor.switch.core.mmu.dtb.walker      1967962                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::processor.switch.core.inst       123309                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::processor.switch.core.data    782586591                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::total    971474562                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.readBursts        1100646                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl0.dram.writeBursts        261253                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::0        34132                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::1        35087                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::2        33378                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::3        34244                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::4        35301                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::5        35358                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::6        35214                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::7        34158                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::8        34867                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::9        36077                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::10        36128                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::11        34294                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::12        34483                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::13        34651                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::14        31310                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::15        34759                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::16        35802                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::17        34714                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::18        33510                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::19        33913                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::20        37536                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::21        36147                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::22        34479                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::23        35996                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::24        36663                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::25        34974                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::26        32246                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::27        31298                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::28        32549                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::29        31109                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::30        31730                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::31        34539                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::0         8247                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::1         8254                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::2         8126                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::3         8229                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::4         8381                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::5         8407                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::6         8455                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::7         8196                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::8         8213                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::9         8768                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::10         9222                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::11         8949                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::12         8743                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::13         8145                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::14         7723                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::15         8335                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::16         8255                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::17         8268                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::18         7306                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::19         7418                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::20         8480                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::21         8318                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::22         8155                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::23         8532                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::24         9195                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::25         8734                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::26         7410                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::27         6969                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::28         7197                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::29         6927                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::30         7454                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::31         8242                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.totQLat       38493212704                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl0.dram.totBusLat      3667352472                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl0.dram.totMemAccLat  57745712536                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl0.dram.avgQLat          34973.29                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl0.dram.avgBusLat         3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl0.dram.avgMemAccLat     52465.29                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl0.dram.readRowHits        151516                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl0.dram.writeRowHits        63465                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl0.dram.readRowHitRate        13.77                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl0.dram.writeRowHitRate        24.29                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl0.dram.bytesPerActivate::samples      1146899                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::mean    75.995839                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::gmean    71.071216                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::stdev    43.065239                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::0-127      1009190     87.99%     87.99% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::128-255       121742     10.61%     98.61% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::256-383        11659      1.02%     99.62% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::384-511         2612      0.23%     99.85% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::512-639          870      0.08%     99.93% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::640-767          376      0.03%     99.96% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::768-895          195      0.02%     99.98% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::896-1023          111      0.01%     99.99% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::1024-1151          144      0.01%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::total      1146899                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.dramBytesRead     70441344                       # Total bytes read (Byte)
board.memory.mem_ctrl0.dram.dramBytesWritten     16720192                       # Total bytes written (Byte)
board.memory.mem_ctrl0.dram.avgRdBW        784.508935                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl0.dram.avgWrBW        186.213653                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl0.dram.peakBW           19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl0.dram.busUtil              5.05                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl0.dram.busUtilRead          4.08                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl0.dram.busUtilWrite         0.97                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl0.dram.pageHitRate         15.79                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl0.dram.power_state.pwrStateResidencyTicks::UNDEFINED 160833774237500                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl0.dram.rank0.actEnergy 900906093.360002                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.preEnergy 1590412722.343226                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.readEnergy 1518034647.158414                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.writeEnergy 317040613.007995                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.refreshEnergy 7754766576.108817                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.actBackEnergy 11401041954.321608                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.preBackEnergy 126574054.118400                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.actPowerDownEnergy 21717226857.110313                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.prePowerDownEnergy 889995059.519908                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.selfRefreshEnergy 143981112.508800                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.totalEnergy 46360083849.878242                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.averagePower   516.314680                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl0.dram.rank0.totalIdleTime  65292831288                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::IDLE     64238489                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::REF   4015900000                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::SREF    443815280                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::PRE_PDN   3708292352                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::ACT  20421880005                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::ACT_PDN  61140740094                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.actEnergy 887571869.184000                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.preEnergy 1566883699.718426                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.readEnergy 1500932650.694405                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.writeEnergy 299269844.159996                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.refreshEnergy 7746656309.513621                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.actBackEnergy 11363084211.494423                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.preBackEnergy 126642026.918399                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.actPowerDownEnergy 21660385634.697556                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.prePowerDownEnergy 923924882.159898                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.selfRefreshEnergy 170969980.641600                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.totalEnergy 46246676043.153694                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.averagePower   515.051652                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl0.dram.rank1.totalIdleTime  65368245616                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::IDLE     65012399                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::REF   4011700000                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::SREF    540981980                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::PRE_PDN   3846690404                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::ACT  20345853475                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::ACT_PDN  60980581340                       # Time in different power states (Tick)
board.memory.mem_ctrl0.power_state.pwrStateResidencyTicks::UNDEFINED 160833774237500                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl1.avgPriority_writebacks::samples    258040.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl1.avgPriority_cache_hierarchy.l1dcaches.prefetcher::samples       751.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl1.avgPriority_processor.switch.core.mmu.dtb.walker::samples      2050.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl1.avgPriority_processor.switch.core.inst::samples        92.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl1.avgPriority_processor.switch.core.data::samples   1078540.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl1.priorityMinLatency 0.000000017492                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl1.priorityMaxLatency 0.000729279814                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl1.numReadWriteTurnArounds        15436                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl1.numWriteReadTurnArounds        15436                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl1.numStayReadState       2193410                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl1.numStayWriteState       242645                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl1.readReqs               1082434                       # Number of read requests accepted (Count)
board.memory.mem_ctrl1.writeReqs               258040                       # Number of write requests accepted (Count)
board.memory.mem_ctrl1.readBursts             1082434                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl1.writeBursts             258040                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl1.servicedByWrQ             1001                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl1.mergedWrBursts               0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl1.avgRdQLen                 1.74                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl1.avgWrQLen                57.21                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl1.numRdRetry                   0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl1.numWrRetry                   0                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl1.readPktSize::0               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::1               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::2               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::3               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::4               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::5               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::6         1082434                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::0              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::1              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::2              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::3              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::4              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::5              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::6         258040                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.rdQLenPdf::0            517460                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::1            270230                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::2            126852                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::3             79122                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::4             56265                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::5             31378                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::6               117                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::7                 7                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::8                 2                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::9                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::10                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::11                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::12                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::13                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::14                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::15                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::16                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::17                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::18                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::19                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::20                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::21                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::22                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::23                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::24                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::25                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::26                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::27                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::28                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::29                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::30                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::31                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::32                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::33                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::34                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::35                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::36                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::37                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::38                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::39                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::40                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::41                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::42                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::43                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::44                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::45                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::46                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::47                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::48                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::49                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::50                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::51                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::52                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::53                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::54                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::55                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::56                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::57                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::58                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::59                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::60                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::61                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::62                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::63                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::0                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::1                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::2                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::3                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::4                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::5                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::6                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::7                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::8                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::9                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::10                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::11                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::12                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::13                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::14                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::15                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::16                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::17                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::18                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::19                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::20                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::21                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::22                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::23                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::24                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::25                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::26                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::27                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::28                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::29                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::30                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::31                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::32                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::33                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::34                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::35                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::36                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::37                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::38                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::39                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::40                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::41                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::42                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::43                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::44                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::45                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::46                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::47             4803                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::48             5181                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::49            13078                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::50            15204                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::51            15573                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::52            15590                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::53            15603                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::54            15596                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::55            15634                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::56            15643                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::57            15710                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::58            15794                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::59            15807                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::60            15858                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::61            15884                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::62            15675                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::63            15615                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::64            15584                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::65              176                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::66               27                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::67                4                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::68                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::69                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::70                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::71                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::72                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::73                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::74                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::75                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::76                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::77                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::78                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::79                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::80                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::81                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::82                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::83                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::84                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::85                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::86                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::87                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::88                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::89                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::90                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::91                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::92                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::93                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::94                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::95                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::96                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::97                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::98                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::99                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::100               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::101               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::102               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::103               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::104               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::105               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::106               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::107               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::108               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::109               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::110               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::111               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::112               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::113               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::114               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::115               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::116               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::117               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::118               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::119               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::120               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::121               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::122               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::123               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::124               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::125               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::126               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::127               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdPerTurnAround::samples        15436                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::mean    70.061674                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::gmean    64.389785                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::stdev    30.079695                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::8-15            2      0.01%      0.01% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::16-23           62      0.40%      0.41% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::24-31          516      3.34%      3.76% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::32-39         1269      8.22%     11.98% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::40-47         1818     11.78%     23.76% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::48-55         2024     13.11%     36.87% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::56-63         1935     12.54%     49.40% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::64-71         1663     10.77%     60.18% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::72-79         1355      8.78%     68.96% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::80-87         1099      7.12%     76.08% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::88-95          970      6.28%     82.36% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::96-103          739      4.79%     87.15% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::104-111          547      3.54%     90.69% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::112-119          420      2.72%     93.41% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::120-127          296      1.92%     95.33% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::128-135          234      1.52%     96.85% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::136-143          131      0.85%     97.69% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::144-151           96      0.62%     98.32% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::152-159           73      0.47%     98.79% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::160-167           40      0.26%     99.05% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::168-175           35      0.23%     99.27% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::176-183           32      0.21%     99.48% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::184-191           16      0.10%     99.59% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::192-199           11      0.07%     99.66% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::200-207            9      0.06%     99.71% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::208-215           12      0.08%     99.79% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::216-223            8      0.05%     99.84% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::224-231           11      0.07%     99.92% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::232-239            2      0.01%     99.93% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::240-247            4      0.03%     99.95% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::256-263            1      0.01%     99.96% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::264-271            1      0.01%     99.97% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::272-279            4      0.03%     99.99% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::280-287            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::total        15436                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.wrPerTurnAround::samples        15436                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::mean    16.716636                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::gmean    16.684246                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::stdev     1.062558                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::16        10285     66.63%     66.63% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::17          262      1.70%     68.33% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::18         4048     26.22%     94.55% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::19          687      4.45%     99.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::20          132      0.86%     99.86% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::21           17      0.11%     99.97% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::22            5      0.03%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::total        15436                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.bytesReadWrQ             64064                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl1.bytesReadSys          69275776                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl1.bytesWrittenSys       16514560                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl1.avgRdBWSys        771527943.05086112                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl1.avgWrBWSys        183923519.05505943                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl1.totGap             89790324500                       # Total gap between requests (Tick)
board.memory.mem_ctrl1.avgGap                66984.01                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl1.requestorReadBytes::cache_hierarchy.l1dcaches.prefetcher        48064                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl1.requestorReadBytes::processor.switch.core.mmu.dtb.walker       131200                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl1.requestorReadBytes::processor.switch.core.inst         5888                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl1.requestorReadBytes::processor.switch.core.data     69026560                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl1.requestorWriteBytes::writebacks     16514432                       # Per-requestor bytes write to memory (Byte)
board.memory.mem_ctrl1.requestorReadRate::cache_hierarchy.l1dcaches.prefetcher 535291.283562043216                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl1.requestorReadRate::processor.switch.core.mmu.dtb.walker 1461181.266713966150                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl1.requestorReadRate::processor.switch.core.inst 65574.964164724341                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl1.requestorReadRate::processor.switch.core.data 768752411.415454149246                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl1.requestorWriteRate::writebacks 183922093.512360185385                       # Per-requestor bytes write to memory rate ((Byte/Second))
board.memory.mem_ctrl1.requestorReadAccesses::cache_hierarchy.l1dcaches.prefetcher          753                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl1.requestorReadAccesses::processor.switch.core.mmu.dtb.walker         2050                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl1.requestorReadAccesses::processor.switch.core.inst           92                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl1.requestorReadAccesses::processor.switch.core.data      1079539                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl1.requestorWriteAccesses::writebacks       258040                       # Per-requestor write serviced memory accesses (Count)
board.memory.mem_ctrl1.requestorReadTotalLat::cache_hierarchy.l1dcaches.prefetcher     36768459                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl1.requestorReadTotalLat::processor.switch.core.mmu.dtb.walker     94671748                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl1.requestorReadTotalLat::processor.switch.core.inst      4941320                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl1.requestorReadTotalLat::processor.switch.core.data  56755108591                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl1.requestorWriteTotalLat::writebacks 5048711651576                       # Per-requestor write total memory access latency (Tick)
board.memory.mem_ctrl1.requestorReadAvgLat::cache_hierarchy.l1dcaches.prefetcher     48829.29                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl1.requestorReadAvgLat::processor.switch.core.mmu.dtb.walker     46181.34                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl1.requestorReadAvgLat::processor.switch.core.inst     53710.00                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl1.requestorReadAvgLat::processor.switch.core.data     52573.47                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl1.requestorWriteAvgLat::writebacks  19565616.38                       # Per-requestor write average memory access latency ((Tick/Count))
board.memory.mem_ctrl1.dram.bytesRead::cache_hierarchy.l1dcaches.prefetcher        48192                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesRead::processor.switch.core.mmu.dtb.walker       131200                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesRead::processor.switch.core.inst         5888                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesRead::processor.switch.core.data     69090560                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesRead::total     69275840                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesInstRead::processor.switch.core.inst         5888                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesInstRead::total         5888                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesWritten::writebacks     16514560                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl1.dram.bytesWritten::total     16514560                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl1.dram.numReads::cache_hierarchy.l1dcaches.prefetcher          753                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numReads::processor.switch.core.mmu.dtb.walker         2050                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numReads::processor.switch.core.inst           92                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numReads::processor.switch.core.data      1079540                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numReads::total      1082435                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numWrites::writebacks       258040                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numWrites::total       258040                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.bwRead::cache_hierarchy.l1dcaches.prefetcher       536717                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwRead::processor.switch.core.mmu.dtb.walker      1461181                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwRead::processor.switch.core.inst        65575                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwRead::processor.switch.core.data    769465183                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwRead::total    771528656                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwInstRead::processor.switch.core.inst        65575                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwInstRead::total        65575                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwWrite::writebacks    183923519                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwWrite::total    183923519                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::writebacks    183923519                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::cache_hierarchy.l1dcaches.prefetcher       536717                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::processor.switch.core.mmu.dtb.walker      1461181                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::processor.switch.core.inst        65575                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::processor.switch.core.data    769465183                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::total    955452175                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.readBursts        1081433                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl1.dram.writeBursts        258038                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::0        33096                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::1        32340                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::2        32868                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::3        32996                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::4        34656                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::5        36113                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::6        33956                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::7        33043                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::8        35734                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::9        34661                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::10        34893                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::11        33330                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::12        34264                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::13        34478                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::14        32636                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::15        33840                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::16        35789                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::17        35018                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::18        33272                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::19        32760                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::20        35429                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::21        34546                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::22        34220                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::23        34622                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::24        37518                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::25        34746                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::26        32138                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::27        31433                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::28        31609                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::29        30268                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::30        32000                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::31        33161                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::0         8080                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::1         7985                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::2         7933                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::3         7989                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::4         8177                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::5         8510                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::6         8293                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::7         7987                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::8         8350                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::9         8534                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::10         8964                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::11         8767                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::12         8736                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::13         8126                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::14         7884                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::15         8125                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::16         8277                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::17         8202                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::18         7230                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::19         7349                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::20         8174                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::21         8199                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::22         8110                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::23         8403                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::24         9300                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::25         8703                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::26         7432                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::27         6940                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::28         6982                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::29         6816                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::30         7448                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::31         8033                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.totQLat       37975064082                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl1.dram.totBusLat      3603334756                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl1.dram.totMemAccLat  56891490118                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl1.dram.avgQLat          35115.50                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl1.dram.avgBusLat         3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl1.dram.avgMemAccLat     52607.50                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl1.dram.readRowHits        150757                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl1.dram.writeRowHits        62907                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl1.dram.readRowHitRate        13.94                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl1.dram.writeRowHitRate        24.38                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl1.dram.bytesPerActivate::samples      1125817                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::mean    76.145604                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::gmean    71.122346                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::stdev    43.887575                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::0-127       990331     87.97%     87.97% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::128-255       119284     10.60%     98.56% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::256-383        11817      1.05%     99.61% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::384-511         2606      0.23%     99.84% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::512-639          887      0.08%     99.92% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::640-767          417      0.04%     99.96% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::768-895          171      0.02%     99.97% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::896-1023          128      0.01%     99.98% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::1024-1151          176      0.02%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::total      1125817                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.dramBytesRead     69211712                       # Total bytes read (Byte)
board.memory.mem_ctrl1.dram.dramBytesWritten     16514432                       # Total bytes written (Byte)
board.memory.mem_ctrl1.dram.avgRdBW        770.814459                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl1.dram.avgWrBW        183.922094                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl1.dram.peakBW           19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl1.dram.busUtil              4.97                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl1.dram.busUtilRead          4.01                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl1.dram.busUtilWrite         0.96                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl1.dram.pageHitRate         15.95                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl1.dram.power_state.pwrStateResidencyTicks::UNDEFINED 160833774237500                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl1.dram.rank0.actEnergy 882337043.951999                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.preEnergy 1557647725.586418                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.readEnergy 1489184799.715205                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.writeEnergy 312433376.639996                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.refreshEnergy 7745980453.964022                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.actBackEnergy 11204203855.067995                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.preBackEnergy 126718428.345599                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.actPowerDownEnergy 21858162068.467064                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.prePowerDownEnergy 868968673.439897                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.selfRefreshEnergy 174189732.225600                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.totalEnergy 46220022870.688683                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.averagePower   514.754814                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl1.dram.rank0.totalIdleTime  65704382309                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::IDLE     64823850                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::REF   4011350000                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::SREF    552505810                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::PRE_PDN   3614841868                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::ACT  20009688583                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::ACT_PDN  61537157639                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.actEnergy 873275510.015997                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.preEnergy 1541642374.288814                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.readEnergy 1477179115.910410                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.writeEnergy 296292715.487996                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.refreshEnergy 7734490909.620828                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.actBackEnergy 11187285567.091272                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.preBackEnergy 126936213.196800                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.actPowerDownEnergy 21707806874.611172                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.prePowerDownEnergy 948582215.279908                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.selfRefreshEnergy 214807960.432800                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.totalEnergy 46108670143.603104                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.averagePower   513.514673                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl1.dram.rank1.totalIdleTime  65739392980                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::IDLE     66309440                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::REF   4005400000                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::SREF    679196160                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::PRE_PDN   3951724432                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::ACT  19979289760                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::ACT_PDN  61108492146                       # Time in different power states (Tick)
board.memory.mem_ctrl1.power_state.pwrStateResidencyTicks::UNDEFINED 160833774237500                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.bad_addr.power_state.pwrStateResidencyTicks::UNDEFINED 160833774237500                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 160833774237500                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.default_bus.power_state.pwrStateResidencyTicks::UNDEFINED 160833774237500                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.empty_isa.power_state.pwrStateResidencyTicks::UNDEFINED 160833774237500                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 160833774237500                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 160833774237500                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 160833774237500                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 160833774237500                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 160833774237500                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 160833774237500                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 160833774237500                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadTxs            0                       # Number of DMA read transactions (not PRD). (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteFullPages            0                       # Number of full page size DMA writes. (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteBytes            0                       # Number of bytes transfered via DMA writes. (Byte)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteTxs            0                       # Number of DMA write transactions. (Count)
board.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 160833774237500                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 160833774237500                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 160833774237500                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 160833774237500                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 160833774237500                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 160833774237500                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 160833774237500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.numCycles                0                       # Number of cpu cycles simulated (Cycle)
board.processor.start.core.cpi                    nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.start.core.ipc                    nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.start.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.start.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.start.core.numVMExits               0                       # total number of KVM exits (Count)
board.processor.start.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.start.core.numExitSignal            0                       # exits due to signal delivery (Count)
board.processor.start.core.numMMIO                  0                       # number of VM exits due to memory mapped IO (Count)
board.processor.start.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.start.core.numIO                    0                       # number of VM exits due to legacy IO (Count)
board.processor.start.core.numHalt                  0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.start.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.start.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.start.core.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.start.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.start.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.start.core.commitStats0.cpi          nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.start.core.commitStats0.ipc          nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.start.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.start.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.start.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.start.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.start.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.start.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.start.core.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
board.processor.start.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.start.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.start.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.start.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.start.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.start.core.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
board.processor.start.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.start.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.start.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.start.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.start.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.start.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.start.core.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.start.core.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
board.processor.start.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.start.core.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
board.processor.start.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.start.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.start.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.start.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.start.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 160833774237500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.start.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.start.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.start.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.start.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 160833774237500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.power_state.pwrStateResidencyTicks::OFF 136187847750                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.start.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.start.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.switch.core.numCycles       359161462                       # Number of cpu cycles simulated (Cycle)
board.processor.switch.core.cpi              7.138834                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.switch.core.ipc              0.140079                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.switch.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.switch.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.switch.core.instsAdded      126663775                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.switch.core.nonSpecInstsAdded         6516                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.switch.core.instsIssued     114729991                       # Number of instructions issued (Count)
board.processor.switch.core.squashedInstsIssued       159012                       # Number of squashed instructions issued (Count)
board.processor.switch.core.squashedInstsExamined     38417616                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.switch.core.squashedOperandsExamined     91440049                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.switch.core.squashedNonSpecRemoved         3366                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.switch.core.numIssuedDist::samples    359133157                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::mean     0.319464                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::stdev     0.825587                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::0    300340425     83.63%     83.63% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::1     23616151      6.58%     90.21% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::2     19948673      5.55%     95.76% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::3     10650147      2.97%     98.73% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::4      3786565      1.05%     99.78% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::5       630389      0.18%     99.96% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::6       157873      0.04%    100.00% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::7         2862      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::8           72      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::total    359133157                       # Number of insts issued each cycle (Count)
board.processor.switch.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::IntAlu       381127     20.25%     20.25% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::IntMult          231      0.01%     20.26% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::IntDiv           63      0.00%     20.26% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatAdd            0      0.00%     20.26% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatCmp            0      0.00%     20.26% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatCvt            0      0.00%     20.26% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMult            0      0.00%     20.26% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMultAcc            0      0.00%     20.26% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatDiv            0      0.00%     20.26% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMisc            0      0.00%     20.26% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatSqrt            0      0.00%     20.26% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAdd            0      0.00%     20.26% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAddAcc            0      0.00%     20.26% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAlu            0      0.00%     20.26% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdCmp            0      0.00%     20.26% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdCvt            0      0.00%     20.26% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdMisc            0      0.00%     20.26% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdMult            0      0.00%     20.26% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdMultAcc            0      0.00%     20.26% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdMatMultAcc            0      0.00%     20.26% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdShift            0      0.00%     20.26% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdShiftAcc            0      0.00%     20.26% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdDiv            0      0.00%     20.26% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSqrt            0      0.00%     20.26% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatAdd            0      0.00%     20.26% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatAlu            0      0.00%     20.26% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatCmp            0      0.00%     20.26% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatCvt            0      0.00%     20.26% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatDiv            0      0.00%     20.26% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatMisc            0      0.00%     20.26% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatMult            0      0.00%     20.26% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatMultAcc            0      0.00%     20.26% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%     20.26% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatSqrt            0      0.00%     20.26% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdReduceAdd            0      0.00%     20.26% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdReduceAlu            0      0.00%     20.26% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdReduceCmp            0      0.00%     20.26% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     20.26% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     20.26% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAes            0      0.00%     20.26% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAesMix            0      0.00%     20.26% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSha1Hash            0      0.00%     20.26% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSha1Hash2            0      0.00%     20.26% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSha256Hash            0      0.00%     20.26% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSha256Hash2            0      0.00%     20.26% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdShaSigma2            0      0.00%     20.26% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdShaSigma3            0      0.00%     20.26% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdPredAlu            0      0.00%     20.26% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::Matrix            0      0.00%     20.26% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::MatrixMov            0      0.00%     20.26% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::MatrixOP            0      0.00%     20.26% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::MemRead      1487866     79.03%     99.30% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::MemWrite        13256      0.70%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statIssuedInstType_0::No_OpClass       421418      0.37%      0.37% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::IntAlu     88744678     77.35%     77.72% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::IntMult         5043      0.00%     77.72% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::IntDiv       712773      0.62%     78.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatAdd            0      0.00%     78.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatCmp            0      0.00%     78.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatCvt            0      0.00%     78.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMult            0      0.00%     78.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     78.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatDiv            0      0.00%     78.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMisc            0      0.00%     78.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatSqrt            0      0.00%     78.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAdd            0      0.00%     78.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     78.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAlu            0      0.00%     78.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdCmp            0      0.00%     78.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdCvt            0      0.00%     78.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdMisc            0      0.00%     78.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdMult            0      0.00%     78.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     78.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdShift            0      0.00%     78.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdDiv            0      0.00%     78.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSqrt            0      0.00%     78.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAes            0      0.00%     78.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAesMix            0      0.00%     78.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::Matrix            0      0.00%     78.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::MatrixMov            0      0.00%     78.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::MatrixOP            0      0.00%     78.34% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::MemRead     22062939     19.23%     97.57% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::MemWrite      2783140      2.43%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::total    114729991                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.issueRate        0.319438                       # Inst issue rate ((Count/Cycle))
board.processor.switch.core.fuBusy            1882543                       # FU busy when requested (Count)
board.processor.switch.core.fuBusyRate       0.016408                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.switch.core.intInstQueueReads    590634694                       # Number of integer instruction queue reads (Count)
board.processor.switch.core.intInstQueueWrites    165089695                       # Number of integer instruction queue writes (Count)
board.processor.switch.core.intInstQueueWakeupAccesses    109893819                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.switch.core.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
board.processor.switch.core.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
board.processor.switch.core.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.switch.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.switch.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.switch.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.switch.core.intAluAccesses    116191116                       # Number of integer alu accesses (Count)
board.processor.switch.core.fpAluAccesses            0                       # Number of floating point alu accesses (Count)
board.processor.switch.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.switch.core.numSquashedInsts       194403                       # Number of squashed instructions skipped in execute (Count)
board.processor.switch.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.switch.core.timesIdled            347                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.switch.core.idleCycles          28305                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.switch.core.MemDepUnit__0.insertedLoads     22840409                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__0.insertedStores      3527142                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__0.conflictingLoads      1641465                       # Number of conflicting loads. (Count)
board.processor.switch.core.MemDepUnit__0.conflictingStores      1201116                       # Number of conflicting stores. (Count)
board.processor.switch.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch.core.branchPred.lookups_0::NoBranch         7818      0.04%      0.04% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::Return        79930      0.39%      0.43% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::CallDirect        92964      0.45%      0.88% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::CallIndirect            0      0.00%      0.88% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::DirectCond     19122465     92.92%     93.80% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::DirectUncond      1275834      6.20%    100.00% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::total     20579011                       # Number of BP lookups (Count)
board.processor.switch.core.branchPred.squashes_0::NoBranch         7638      0.09%      0.09% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::Return         9721      0.11%      0.20% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::CallDirect        22755      0.26%      0.47% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::CallIndirect            0      0.00%      0.47% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::DirectCond      8014105     93.07%     93.54% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::DirectUncond       556466      6.46%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::total      8610685                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.corrected_0::NoBranch          545      0.09%      0.09% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::Return          640      0.11%      0.19% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::CallDirect         4924      0.81%      1.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::CallIndirect            0      0.00%      1.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::DirectCond       554641     91.06%     92.06% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::DirectUncond        48345      7.94%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::total       609095                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.committed_0::NoBranch          180      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::Return        70209      0.59%      0.59% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::CallDirect        70209      0.59%      1.17% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::CallIndirect            0      0.00%      1.17% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::DirectCond     11108338     92.81%     93.99% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::DirectUncond       719364      6.01%    100.00% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::total     11968300                       # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.mispredicted_0::NoBranch          180      0.03%      0.03% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::Return          630      0.12%      0.15% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::CallDirect         3135      0.59%      0.74% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::CallIndirect            0      0.00%      0.74% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::DirectCond       492083     92.73%     93.47% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::DirectUncond        34651      6.53%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::total       530679                       # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.targetProvider_0::NoTarget      9762301     47.44%     47.44% # The component providing the target for taken branches (Count)
board.processor.switch.core.branchPred.targetProvider_0::BTB     10736780     52.17%     99.61% # The component providing the target for taken branches (Count)
board.processor.switch.core.branchPred.targetProvider_0::RAS        79930      0.39%    100.00% # The component providing the target for taken branches (Count)
board.processor.switch.core.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.switch.core.branchPred.targetProvider_0::total     20579011                       # The component providing the target for taken branches (Count)
board.processor.switch.core.branchPred.targetWrong_0::NoBranch       207728     34.22%     34.22% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::Return       398612     65.67%     99.89% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::CallDirect          640      0.11%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::total       606980                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.condPredicted     19123908                       # Number of conditional branches predicted (Count)
board.processor.switch.core.branchPred.condPredictedTaken      9385084                       # Number of conditional branches predicted as taken (Count)
board.processor.switch.core.branchPred.condIncorrect       609095                       # Number of conditional branches incorrect (Count)
board.processor.switch.core.branchPred.predTakenBTBMiss        13418                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.switch.core.branchPred.NotTakenMispredicted       301640                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.switch.core.branchPred.TakenMispredicted       307455                       # Number branches predicted taken but are actually not taken (Count)
board.processor.switch.core.branchPred.BTBLookups     20579011                       # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.BTBUpdates       300455                       # Number of BTB updates (Count)
board.processor.switch.core.branchPred.BTBHits     19793407                       # Number of BTB hits (Count)
board.processor.switch.core.branchPred.BTBHitRatio     0.961825                       # BTB Hit Ratio (Ratio)
board.processor.switch.core.branchPred.BTBMispredicted        14260                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.switch.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.switch.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.switch.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.switch.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.switch.core.branchPred.btb.lookups::NoBranch         7818      0.04%      0.04% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::Return        79930      0.39%      0.43% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::CallDirect        92964      0.45%      0.88% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::CallIndirect            0      0.00%      0.88% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::DirectCond     19122465     92.92%     93.80% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::DirectUncond      1275834      6.20%    100.00% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::total     20579011                       # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.misses::NoBranch          713      0.09%      0.09% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::Return        78802     10.03%     10.12% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::CallDirect         6183      0.79%     10.91% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::CallIndirect            0      0.00%     10.91% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::DirectCond       697020     88.72%     99.63% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::DirectUncond         2886      0.37%    100.00% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::total       785604                       # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::CallDirect         4924      1.64%      1.64% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::CallIndirect            0      0.00%      1.64% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::DirectCond       247186     82.27%     83.91% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::DirectUncond        48345     16.09%    100.00% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::total       300455                       # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::CallDirect         4924      1.64%      1.64% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::CallIndirect            0      0.00%      1.64% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::DirectCond       247186     82.27%     83.91% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::DirectUncond        48345     16.09%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::total       300455                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 160833774237500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.switch.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.switch.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.switch.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.switch.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.switch.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.switch.core.branchPred.loop_predictor.used        24057                       # Number of times the loop predictor is the provider. (Count)
board.processor.switch.core.branchPred.loop_predictor.correct        23442                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
board.processor.switch.core.branchPred.loop_predictor.wrong          615                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
board.processor.switch.core.branchPred.ras.pushes       102685                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.switch.core.branchPred.ras.pops       102685                       # Number of times a PC was poped from the RAS (Count)
board.processor.switch.core.branchPred.ras.squashes        32476                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.switch.core.branchPred.ras.used        70209                       # Number of times the RAS is the provider (Count)
board.processor.switch.core.branchPred.ras.correct        69579                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.switch.core.branchPred.ras.incorrect          630                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.switch.core.branchPred.tage.longestMatchProviderCorrect      8231908                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
board.processor.switch.core.branchPred.tage.altMatchProviderCorrect       192169                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
board.processor.switch.core.branchPred.tage.bimodalAltMatchProviderCorrect          201                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
board.processor.switch.core.branchPred.tage.bimodalProviderCorrect      2211199                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
board.processor.switch.core.branchPred.tage.longestMatchProviderWrong       360251                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
board.processor.switch.core.branchPred.tage.altMatchProviderWrong        88221                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
board.processor.switch.core.branchPred.tage.bimodalAltMatchProviderWrong          147                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
board.processor.switch.core.branchPred.tage.bimodalProviderWrong          185                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
board.processor.switch.core.branchPred.tage.altMatchProviderWouldHaveHit        64647                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
board.processor.switch.core.branchPred.tage.longestMatchProviderWouldHaveHit        51479                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::1       944334                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::2       213938                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::3       428454                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::4       203938                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::5       163310                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::6       693644                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::7       537965                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::8       574768                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::9       701665                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::10       867117                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::11       523559                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::12      3019857                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::0      1554634                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::1       140662                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::2       124898                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::3       136712                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::4       203637                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::5       693548                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::6       988633                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::7       710588                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::8       680004                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::9       653051                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::10      1269283                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::11      1716899                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
board.processor.switch.core.commit.commitSquashedInsts     41621077                       # The number of squashed insts skipped by commit (Count)
board.processor.switch.core.commit.commitNonSpecStalls         3150                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.switch.core.commit.branchMispredicts       510084                       # The number of times a branch was mispredicted (Count)
board.processor.switch.core.commit.numCommittedDist::samples    353129645                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::mean     0.249916                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::stdev     1.124763                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::0    326781311     92.54%     92.54% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::1      9110312      2.58%     95.12% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::2      4125700      1.17%     96.29% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::3      4432728      1.26%     97.54% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::4      1026976      0.29%     97.83% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::5      1927219      0.55%     98.38% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::6       784885      0.22%     98.60% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::7       384740      0.11%     98.71% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::8      4555774      1.29%    100.00% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::total    353129645                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.switch.core.commit.membars          360                       # Number of memory barriers committed (Count)
board.processor.switch.core.commit.functionCalls        70209                       # Number of function calls committed. (Count)
board.processor.switch.core.commit.committedInstType_0::No_OpClass       253506      0.29%      0.29% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::IntAlu     69077097     78.27%     78.56% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::IntMult         4762      0.01%     78.56% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::IntDiv       711515      0.81%     79.37% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatAdd            0      0.00%     79.37% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatCmp            0      0.00%     79.37% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatCvt            0      0.00%     79.37% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMult            0      0.00%     79.37% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatDiv            0      0.00%     79.37% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMisc            0      0.00%     79.37% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAdd            0      0.00%     79.37% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.37% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAlu            0      0.00%     79.37% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdCmp            0      0.00%     79.37% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdCvt            0      0.00%     79.37% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdMisc            0      0.00%     79.37% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdMult            0      0.00%     79.37% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdShift            0      0.00%     79.37% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdDiv            0      0.00%     79.37% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAes            0      0.00%     79.37% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAesMix            0      0.00%     79.37% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::Matrix            0      0.00%     79.37% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::MatrixMov            0      0.00%     79.37% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::MatrixOP            0      0.00%     79.37% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::MemRead     15652441     17.74%     97.11% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::MemWrite      2553256      2.89%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::total     88252577                       # Class of committed instruction (Count)
board.processor.switch.core.commit.commitEligibleSamples      4555774                       # number cycles where commit BW limit reached (Cycle)
board.processor.switch.core.commitStats0.numInsts     50310939                       # Number of instructions committed (thread level) (Count)
board.processor.switch.core.commitStats0.numOps     88252577                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.switch.core.commitStats0.numInstsNotNOP     50310939                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.switch.core.commitStats0.numOpsNotNOP     88252577                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.switch.core.commitStats0.cpi     7.138834                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.switch.core.commitStats0.ipc     0.140079                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.switch.core.commitStats0.numMemRefs     18205697                       # Number of memory references committed (Count)
board.processor.switch.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.switch.core.commitStats0.numIntInsts     87175883                       # Number of integer instructions (Count)
board.processor.switch.core.commitStats0.numLoadInsts     15652441                       # Number of load instructions (Count)
board.processor.switch.core.commitStats0.numStoreInsts      2553256                       # Number of store instructions (Count)
board.processor.switch.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.switch.core.commitStats0.committedInstType::No_OpClass       253506      0.29%      0.29% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::IntAlu     69077097     78.27%     78.56% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::IntMult         4762      0.01%     78.56% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::IntDiv       711515      0.81%     79.37% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatCvt            0      0.00%     79.37% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMult            0      0.00%     79.37% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMisc            0      0.00%     79.37% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdCvt            0      0.00%     79.37% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdMisc            0      0.00%     79.37% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdMult            0      0.00%     79.37% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdShift            0      0.00%     79.37% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     79.37% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     79.37% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.37% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     79.37% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.37% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.37% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.37% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.37% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAes            0      0.00%     79.37% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.37% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.37% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.37% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.37% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.37% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.37% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::Matrix            0      0.00%     79.37% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::MatrixMov            0      0.00%     79.37% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::MatrixOP            0      0.00%     79.37% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::MemRead     15652441     17.74%     97.11% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::MemWrite      2553256      2.89%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::total     88252577                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedControl::IsControl     11968300                       # Class of control type instructions committed (Count)
board.processor.switch.core.commitStats0.committedControl::IsDirectControl     11897911                       # Class of control type instructions committed (Count)
board.processor.switch.core.commitStats0.committedControl::IsIndirectControl        70209                       # Class of control type instructions committed (Count)
board.processor.switch.core.commitStats0.committedControl::IsCondControl     11108338                       # Class of control type instructions committed (Count)
board.processor.switch.core.commitStats0.committedControl::IsUncondControl       859962                       # Class of control type instructions committed (Count)
board.processor.switch.core.commitStats0.committedControl::IsCall        70209                       # Class of control type instructions committed (Count)
board.processor.switch.core.commitStats0.committedControl::IsReturn        70209                       # Class of control type instructions committed (Count)
board.processor.switch.core.decode.idleCycles     44436542                       # Number of cycles decode is idle (Cycle)
board.processor.switch.core.decode.blockedCycles    276080222                       # Number of cycles decode is blocked (Cycle)
board.processor.switch.core.decode.runCycles     30726223                       # Number of cycles decode is running (Cycle)
board.processor.switch.core.decode.unblockCycles      7378551                       # Number of cycles decode is unblocking (Cycle)
board.processor.switch.core.decode.squashCycles       511619                       # Number of cycles decode is squashing (Cycle)
board.processor.switch.core.decode.branchResolved      9528616                       # Number of times decode resolved a branch (Count)
board.processor.switch.core.decode.branchMispred        99034                       # Number of times decode detected a branch misprediction (Count)
board.processor.switch.core.decode.decodedInsts    131843158                       # Number of instructions handled by decode (Count)
board.processor.switch.core.decode.squashedInsts      1084668                       # Number of squashed instructions handled by decode (Count)
board.processor.switch.core.executeStats0.numInsts    111232600                       # Number of executed instructions (Count)
board.processor.switch.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.switch.core.executeStats0.numBranches     13753815                       # Number of branches executed (Count)
board.processor.switch.core.executeStats0.numLoadInsts     18699489                       # Number of load instructions executed (Count)
board.processor.switch.core.executeStats0.numStoreInsts      2736602                       # Number of stores executed (Count)
board.processor.switch.core.executeStats0.instRate     0.309701                       # Inst execution rate ((Count/Cycle))
board.processor.switch.core.executeStats0.numCCRegReads     72112530                       # Number of times the CC registers were read (Count)
board.processor.switch.core.executeStats0.numCCRegWrites     41905836                       # Number of times the CC registers were written (Count)
board.processor.switch.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.switch.core.executeStats0.numIntRegReads    130750049                       # Number of times the integer registers were read (Count)
board.processor.switch.core.executeStats0.numIntRegWrites     81543204                       # Number of times the integer registers were written (Count)
board.processor.switch.core.executeStats0.numMemRefs     21436091                       # Number of memory refs (Count)
board.processor.switch.core.executeStats0.numMiscRegReads     56041058                       # Number of times the Misc registers were read (Count)
board.processor.switch.core.executeStats0.numMiscRegWrites         3240                       # Number of times the Misc registers were written (Count)
board.processor.switch.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.switch.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.switch.core.fetch.predictedBranches     10816710                       # Number of branches that fetch has predicted taken (Count)
board.processor.switch.core.fetch.cycles    284740230                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.switch.core.fetch.squashCycles      1221260                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.switch.core.fetch.tlbCycles          600                       # Number of cycles fetch has spent waiting for tlb (Cycle)
board.processor.switch.core.fetch.miscStallCycles        90264                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.switch.core.fetch.pendingTrapStallCycles         4715                       # Number of stall cycles due to pending traps (Cycle)
board.processor.switch.core.fetch.cacheLines     24522738                       # Number of cache lines fetched (Count)
board.processor.switch.core.fetch.icacheSquashes       244106                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.switch.core.fetch.tlbSquashes           18                       # Number of outstanding ITLB misses that were squashed (Count)
board.processor.switch.core.fetch.nisnDist::samples    359133157                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::mean     0.405046                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::stdev     1.132935                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::0    313271283     87.23%     87.23% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::1      7136999      1.99%     89.22% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::2      4572370      1.27%     90.49% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::3      7426305      2.07%     92.56% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::4     26726200      7.44%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::max_value            4                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::total    359133157                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetchStats0.numInsts     84209210                       # Number of instructions fetched (thread level) (Count)
board.processor.switch.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.switch.core.fetchStats0.fetchRate     0.234461                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.switch.core.fetchStats0.numBranches     20579011                       # Number of branches fetched (Count)
board.processor.switch.core.fetchStats0.branchRate     0.057297                       # Number of branch fetches per cycle (Ratio)
board.processor.switch.core.fetchStats0.icacheStallCycles     73686718                       # ICache total stall cycles (Cycle)
board.processor.switch.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.switch.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.switch.core.iew.squashCycles       511619                       # Number of cycles IEW is squashing (Cycle)
board.processor.switch.core.iew.blockCycles    138697318                       # Number of cycles IEW is blocking (Cycle)
board.processor.switch.core.iew.unblockCycles      1817940                       # Number of cycles IEW is unblocking (Cycle)
board.processor.switch.core.iew.dispatchedInsts    126670291                       # Number of instructions dispatched to IQ (Count)
board.processor.switch.core.iew.dispSquashedInsts      1504366                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.switch.core.iew.dispLoadInsts     22840409                       # Number of dispatched load instructions (Count)
board.processor.switch.core.iew.dispStoreInsts      3527142                       # Number of dispatched store instructions (Count)
board.processor.switch.core.iew.dispNonSpecInsts         4268                       # Number of dispatched non-speculative instructions (Count)
board.processor.switch.core.iew.iqFullEvents      1007720                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.switch.core.iew.lsqFullEvents       105764                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.switch.core.iew.memOrderViolationEvents         1930                       # Number of memory order violations (Count)
board.processor.switch.core.iew.predictedTakenIncorrect       345243                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.switch.core.iew.predictedNotTakenIncorrect       238170                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.switch.core.iew.branchMispredicts       583413                       # Number of branch mispredicts detected at execute (Count)
board.processor.switch.core.iew.instsToCommit    110280834                       # Cumulative count of insts sent to commit (Count)
board.processor.switch.core.iew.writebackCount    109893819                       # Cumulative count of insts written-back (Count)
board.processor.switch.core.iew.producerInst     76661308                       # Number of instructions producing a value (Count)
board.processor.switch.core.iew.consumerInst    118239484                       # Number of instructions consuming a value (Count)
board.processor.switch.core.iew.wbRate       0.305973                       # Insts written-back per cycle ((Count/Cycle))
board.processor.switch.core.iew.wbFanout     0.648356                       # Average fanout of values written-back ((Count/Count))
board.processor.switch.core.lsq0.forwLoads       427675                       # Number of loads that had data forwarded from stores (Count)
board.processor.switch.core.lsq0.squashedLoads      7187942                       # Number of loads squashed (Count)
board.processor.switch.core.lsq0.ignoredResponses           43                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.switch.core.lsq0.memOrderViolation         1930                       # Number of memory ordering violations (Count)
board.processor.switch.core.lsq0.squashedStores       973880                       # Number of stores squashed (Count)
board.processor.switch.core.lsq0.rescheduledLoads           90                       # Number of loads that were rescheduled (Count)
board.processor.switch.core.lsq0.blockedByCache           13                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.switch.core.lsq0.loadToUse::samples     15652441                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::mean   122.614820                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::stdev   189.916741                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::0-9      6557332     41.89%     41.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::10-19       195287      1.25%     43.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::20-29      2236262     14.29%     57.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::30-39        27628      0.18%     57.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::40-49        96174      0.61%     58.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::50-59        15802      0.10%     58.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::60-69        62556      0.40%     58.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::70-79      1776301     11.35%     70.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::80-89        38388      0.25%     70.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::90-99        26463      0.17%     70.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::100-109        27122      0.17%     70.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::110-119        24455      0.16%     70.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::120-129        20722      0.13%     70.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::130-139        18346      0.12%     71.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::140-149        18725      0.12%     71.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::150-159        19125      0.12%     71.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::160-169        20789      0.13%     71.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::170-179        19451      0.12%     71.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::180-189        18783      0.12%     71.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::190-199        20032      0.13%     71.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::200-209        21020      0.13%     71.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::210-219        20541      0.13%     72.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::220-229        21202      0.14%     72.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::230-239        43199      0.28%     72.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::240-249        21229      0.14%     72.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::250-259       380699      2.43%     75.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::260-269        42512      0.27%     75.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::270-279        28071      0.18%     75.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::280-289        77766      0.50%     76.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::290-299        56074      0.36%     76.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::overflows      3700385     23.64%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::max_value         4080                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::total     15652441                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.mmu.dtb.rdAccesses     21650303                       # TLB accesses on read requests (Count)
board.processor.switch.core.mmu.dtb.wrAccesses      2771422                       # TLB accesses on write requests (Count)
board.processor.switch.core.mmu.dtb.rdMisses      3267394                       # TLB misses on read requests (Count)
board.processor.switch.core.mmu.dtb.wrMisses        35635                       # TLB misses on write requests (Count)
board.processor.switch.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 160833774237500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.switch.core.mmu.itb.wrAccesses     24523024                       # TLB accesses on write requests (Count)
board.processor.switch.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.switch.core.mmu.itb.wrMisses          178                       # TLB misses on write requests (Count)
board.processor.switch.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 160833774237500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch.core.power_state.pwrStateResidencyTicks::OFF 160833774237500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch.core.rename.squashCycles       511619                       # Number of cycles rename is squashing (Cycle)
board.processor.switch.core.rename.idleCycles     47113945                       # Number of cycles rename is idle (Cycle)
board.processor.switch.core.rename.blockCycles    264921596                       # Number of cycles rename is blocking (Cycle)
board.processor.switch.core.rename.serializeStallCycles       863627                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.switch.core.rename.runCycles     33474596                       # Number of cycles rename is running (Cycle)
board.processor.switch.core.rename.unblockCycles     12247774                       # Number of cycles rename is unblocking (Cycle)
board.processor.switch.core.rename.renamedInsts    130891940                       # Number of instructions processed by rename (Count)
board.processor.switch.core.rename.ROBFullEvents       600884                       # Number of times rename has blocked due to ROB full (Count)
board.processor.switch.core.rename.IQFullEvents      7962963                       # Number of times rename has blocked due to IQ full (Count)
board.processor.switch.core.rename.SQFullEvents       418652                       # Number of times rename has blocked due to SQ full (Count)
board.processor.switch.core.rename.fullRegistersEvents      1213753                       # Number of times there has been no free registers (Count)
board.processor.switch.core.rename.renamedOperands    244806158                       # Number of destination operands rename has renamed (Count)
board.processor.switch.core.rename.lookups    478740205                       # Number of register rename lookups that rename has made (Count)
board.processor.switch.core.rename.intLookups    160191397                       # Number of integer rename lookups (Count)
board.processor.switch.core.rename.committedMaps    166260933                       # Number of HB maps that are committed (Count)
board.processor.switch.core.rename.undoneMaps     78545122                       # Number of HB maps that are undone due to squashing (Count)
board.processor.switch.core.rename.serializing         5092                       # count of serializing insts renamed (Count)
board.processor.switch.core.rename.tempSerializing         5312                       # count of temporary serializing insts renamed (Count)
board.processor.switch.core.rename.skidInsts     22537589                       # count of insts added to the skid buffer (Count)
board.processor.switch.core.rob.reads       478446175                       # The number of ROB reads (Count)
board.processor.switch.core.rob.writes      265752298                       # The number of ROB writes (Count)
board.processor.switch.core.thread_0.numInsts     50310939                       # Number of Instructions committed (Count)
board.processor.switch.core.thread_0.numOps     88252577                       # Number of Ops committed (Count)
board.processor.switch.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.092229                       # Number of seconds simulated (Second)
simTicks                                  92229149250                       # Number of ticks simulated (Tick)
finalTick                                172756511990750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    663.17                       # Real time elapsed on the host (Second)
hostTickRate                                139073615                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    3495648                       # Number of bytes of host memory used (Byte)
simInsts                                  73138131960                       # Number of instructions simulated (Count)
simOps                                    73252698361                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                110285988                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                  110458742                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.apicbridge.power_state.pwrStateResidencyTicks::UNDEFINED 11922737753250                       # Cumulative time (in ticks) in various power states (Tick)
board.bridge.power_state.pwrStateResidencyTicks::UNDEFINED 11922737753250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches.demandHits::processor.switch.core.mmu.dtb.walker     10154782                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.dptw_caches.demandHits::total     10154782                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.dptw_caches.overallHits::processor.switch.core.mmu.dtb.walker     10154782                       # number of overall hits (Count)
board.cache_hierarchy.dptw_caches.overallHits::total     10154782                       # number of overall hits (Count)
board.cache_hierarchy.dptw_caches.demandMisses::processor.switch.core.mmu.dtb.walker       168090                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.dptw_caches.demandMisses::total       168090                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.dptw_caches.overallMisses::processor.switch.core.mmu.dtb.walker       168090                       # number of overall misses (Count)
board.cache_hierarchy.dptw_caches.overallMisses::total       168090                       # number of overall misses (Count)
board.cache_hierarchy.dptw_caches.demandMissLatency::processor.switch.core.mmu.dtb.walker   1157799500                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.dptw_caches.demandMissLatency::total   1157799500                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.dptw_caches.overallMissLatency::processor.switch.core.mmu.dtb.walker   1157799500                       # number of overall miss ticks (Tick)
board.cache_hierarchy.dptw_caches.overallMissLatency::total   1157799500                       # number of overall miss ticks (Tick)
board.cache_hierarchy.dptw_caches.demandAccesses::processor.switch.core.mmu.dtb.walker     10322872                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.dptw_caches.demandAccesses::total     10322872                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.dptw_caches.overallAccesses::processor.switch.core.mmu.dtb.walker     10322872                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.dptw_caches.overallAccesses::total     10322872                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.dptw_caches.demandMissRate::processor.switch.core.mmu.dtb.walker     0.016283                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.dptw_caches.demandMissRate::total     0.016283                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.dptw_caches.overallMissRate::processor.switch.core.mmu.dtb.walker     0.016283                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.dptw_caches.overallMissRate::total     0.016283                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.dptw_caches.demandAvgMissLatency::processor.switch.core.mmu.dtb.walker  6887.973705                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.dptw_caches.demandAvgMissLatency::total  6887.973705                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.dptw_caches.overallAvgMissLatency::processor.switch.core.mmu.dtb.walker  6887.973705                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.overallAvgMissLatency::total  6887.973705                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches.writebacks::writebacks       168090                       # number of writebacks (Count)
board.cache_hierarchy.dptw_caches.writebacks::total       168090                       # number of writebacks (Count)
board.cache_hierarchy.dptw_caches.demandMshrMisses::processor.switch.core.mmu.dtb.walker       168090                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.dptw_caches.demandMshrMisses::total       168090                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.dptw_caches.overallMshrMisses::processor.switch.core.mmu.dtb.walker       168090                       # number of overall MSHR misses (Count)
board.cache_hierarchy.dptw_caches.overallMshrMisses::total       168090                       # number of overall MSHR misses (Count)
board.cache_hierarchy.dptw_caches.demandMshrMissLatency::processor.switch.core.mmu.dtb.walker   1115777000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.demandMshrMissLatency::total   1115777000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.overallMshrMissLatency::processor.switch.core.mmu.dtb.walker   1115777000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.overallMshrMissLatency::total   1115777000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.demandMshrMissRate::processor.switch.core.mmu.dtb.walker     0.016283                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.dptw_caches.demandMshrMissRate::total     0.016283                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.dptw_caches.overallMshrMissRate::processor.switch.core.mmu.dtb.walker     0.016283                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.dptw_caches.overallMshrMissRate::total     0.016283                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.dptw_caches.demandAvgMshrMissLatency::processor.switch.core.mmu.dtb.walker  6637.973705                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.demandAvgMshrMissLatency::total  6637.973705                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.overallAvgMshrMissLatency::processor.switch.core.mmu.dtb.walker  6637.973705                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.overallAvgMshrMissLatency::total  6637.973705                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.replacements       168090                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches.ReadReq.hits::processor.switch.core.mmu.dtb.walker     10154782                       # number of ReadReq hits (Count)
board.cache_hierarchy.dptw_caches.ReadReq.hits::total     10154782                       # number of ReadReq hits (Count)
board.cache_hierarchy.dptw_caches.ReadReq.misses::processor.switch.core.mmu.dtb.walker       168090                       # number of ReadReq misses (Count)
board.cache_hierarchy.dptw_caches.ReadReq.misses::total       168090                       # number of ReadReq misses (Count)
board.cache_hierarchy.dptw_caches.ReadReq.missLatency::processor.switch.core.mmu.dtb.walker   1157799500                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.dptw_caches.ReadReq.missLatency::total   1157799500                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.dptw_caches.ReadReq.accesses::processor.switch.core.mmu.dtb.walker     10322872                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.dptw_caches.ReadReq.accesses::total     10322872                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.dptw_caches.ReadReq.missRate::processor.switch.core.mmu.dtb.walker     0.016283                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.dptw_caches.ReadReq.missRate::total     0.016283                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.dptw_caches.ReadReq.avgMissLatency::processor.switch.core.mmu.dtb.walker  6887.973705                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.ReadReq.avgMissLatency::total  6887.973705                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.ReadReq.mshrMisses::processor.switch.core.mmu.dtb.walker       168090                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.dptw_caches.ReadReq.mshrMisses::total       168090                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.dptw_caches.ReadReq.mshrMissLatency::processor.switch.core.mmu.dtb.walker   1115777000                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.ReadReq.mshrMissLatency::total   1115777000                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.ReadReq.mshrMissRate::processor.switch.core.mmu.dtb.walker     0.016283                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.dptw_caches.ReadReq.mshrMissRate::total     0.016283                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.dptw_caches.ReadReq.avgMshrMissLatency::processor.switch.core.mmu.dtb.walker  6637.973705                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.ReadReq.avgMshrMissLatency::total  6637.973705                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.power_state.pwrStateResidencyTicks::UNDEFINED 11922737753250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches.tags.tagsInUse          128                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches.tags.totalRefs      8155361                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches.tags.sampledRefs       168090                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches.tags.avgRefs    48.517824                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches.tags.occupancies::processor.switch.core.mmu.dtb.walker          128                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.dptw_caches.tags.avgOccs::processor.switch.core.mmu.dtb.walker            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.dptw_caches.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.dptw_caches.tags.occupanciesTaskId::1024          128                       # Occupied blocks per task id (Count)
board.cache_hierarchy.dptw_caches.tags.ageTaskId_1024::0            2                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.dptw_caches.tags.ageTaskId_1024::1            2                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.dptw_caches.tags.ageTaskId_1024::2           60                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.dptw_caches.tags.ageTaskId_1024::3           55                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.dptw_caches.tags.ageTaskId_1024::4            9                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.dptw_caches.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.dptw_caches.tags.tagAccesses     82751066                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches.tags.dataAccesses     82751066                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 11922737753250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iocache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iocache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iocache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iocache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iocache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 11922737753250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iocache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iocache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iocache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iocache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iocache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iocache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iocache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 11922737753250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches.demandHits::processor.switch.core.mmu.itb.walker          739                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.iptw_caches.demandHits::total          739                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.iptw_caches.overallHits::processor.switch.core.mmu.itb.walker          739                       # number of overall hits (Count)
board.cache_hierarchy.iptw_caches.overallHits::total          739                       # number of overall hits (Count)
board.cache_hierarchy.iptw_caches.demandAccesses::processor.switch.core.mmu.itb.walker          739                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.iptw_caches.demandAccesses::total          739                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.iptw_caches.overallAccesses::processor.switch.core.mmu.itb.walker          739                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.iptw_caches.overallAccesses::total          739                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.iptw_caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches.ReadReq.hits::processor.switch.core.mmu.itb.walker          739                       # number of ReadReq hits (Count)
board.cache_hierarchy.iptw_caches.ReadReq.hits::total          739                       # number of ReadReq hits (Count)
board.cache_hierarchy.iptw_caches.ReadReq.accesses::processor.switch.core.mmu.itb.walker          739                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.iptw_caches.ReadReq.accesses::total          739                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.iptw_caches.power_state.pwrStateResidencyTicks::UNDEFINED 11922737753250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches.tags.tagsInUse           11                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches.tags.occupancies::processor.switch.core.mmu.itb.walker           11                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.iptw_caches.tags.avgOccs::processor.switch.core.mmu.itb.walker     0.085938                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.iptw_caches.tags.avgOccs::total     0.085938                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.iptw_caches.tags.occupanciesTaskId::1024           11                       # Occupied blocks per task id (Count)
board.cache_hierarchy.iptw_caches.tags.ageTaskId_1024::4           11                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.iptw_caches.tags.ratioOccsTaskId::1024     0.085938                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.iptw_caches.tags.tagAccesses         5912                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches.tags.dataAccesses         5912                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 11922737753250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches.demandHits::processor.switch.core.data      9250660                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches.demandHits::total      9250660                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches.overallHits::processor.switch.core.data      9250660                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches.overallHits::total      9250660                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches.demandMisses::processor.switch.core.data     11203592                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches.demandMisses::total     11203592                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches.overallMisses::processor.switch.core.data     11203592                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches.overallMisses::total     11203592                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches.demandMissLatency::processor.switch.core.data 618944642750                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches.demandMissLatency::total 618944642750                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMissLatency::processor.switch.core.data 618944642750                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMissLatency::total 618944642750                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches.demandAccesses::processor.switch.core.data     20454252                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches.demandAccesses::total     20454252                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches.overallAccesses::processor.switch.core.data     20454252                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches.overallAccesses::total     20454252                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches.demandMissRate::processor.switch.core.data     0.547739                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches.demandMissRate::total     0.547739                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMissRate::processor.switch.core.data     0.547739                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMissRate::total     0.547739                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.demandAvgMissLatency::processor.switch.core.data 55245.196607                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches.demandAvgMissLatency::total 55245.196607                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMissLatency::processor.switch.core.data 55245.196607                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMissLatency::total 55245.196607                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches.blockedCycles::no_targets         5729                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches.blockedCauses::no_targets           30                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches.avgBlocked::no_targets   190.966667                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches.writebacks::writebacks      1868397                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches.writebacks::total      1868397                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches.demandMshrHits::processor.switch.core.data      5740443                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches.demandMshrHits::total      5740443                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches.overallMshrHits::processor.switch.core.data      5740443                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches.overallMshrHits::total      5740443                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches.demandMshrMisses::processor.switch.core.data      5463149                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches.demandMshrMisses::total      5463149                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches.overallMshrMisses::cache_hierarchy.l1dcaches.prefetcher         7558                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches.overallMshrMisses::processor.switch.core.data      5463149                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches.overallMshrMisses::total      5470707                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches.overallMshrUncacheable::processor.switch.core.data           97                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.l1dcaches.overallMshrUncacheable::total           97                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.l1dcaches.demandMshrMissLatency::processor.switch.core.data 246039318250                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.demandMshrMissLatency::total 246039318250                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher    148730158                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMshrMissLatency::processor.switch.core.data 246039318250                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMshrMissLatency::total 246188048408                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMshrUncacheableLatency::processor.switch.core.data       665250                       # number of overall MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMshrUncacheableLatency::total       665250                       # number of overall MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l1dcaches.demandMshrMissRate::processor.switch.core.data     0.267091                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches.demandMshrMissRate::total     0.267091                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMshrMissRate::cache_hierarchy.l1dcaches.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMshrMissRate::processor.switch.core.data     0.267091                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMshrMissRate::total     0.267461                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.demandAvgMshrMissLatency::processor.switch.core.data 45036.172041                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.demandAvgMshrMissLatency::total 45036.172041                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 19678.507277                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMshrMissLatency::processor.switch.core.data 45036.172041                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMshrMissLatency::total 45001.139415                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMshrUncacheableLatency::processor.switch.core.data  6858.247423                       # average overall mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMshrUncacheableLatency::total  6858.247423                       # average overall mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.replacements      5305099                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMisses::cache_hierarchy.l1dcaches.prefetcher         7558                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMisses::total         7558                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMissLatency::cache_hierarchy.l1dcaches.prefetcher    148730158                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMissLatency::total    148730158                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMissRate::cache_hierarchy.l1dcaches.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 19678.507277                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.HardPFReq.avgMshrMissLatency::total 19678.507277                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.hits::processor.switch.core.data          184                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.hits::total          184                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.accesses::processor.switch.core.data          184                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.accesses::total          184                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.mshrMissLatency::processor.switch.core.data       690000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.mshrMissLatency::total       690000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.avgMshrMissLatency::processor.switch.core.data          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.avgMshrMissLatency::total          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.LockedRMWWriteReq.hits::processor.switch.core.data          184                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches.LockedRMWWriteReq.hits::total          184                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches.LockedRMWWriteReq.accesses::processor.switch.core.data          184                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.LockedRMWWriteReq.accesses::total          184                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.ReadReq.hits::processor.switch.core.data      7075142                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches.ReadReq.hits::total      7075142                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches.ReadReq.misses::processor.switch.core.data     10900838                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches.ReadReq.misses::total     10900838                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches.ReadReq.missLatency::processor.switch.core.data 614726658250                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.missLatency::total 614726658250                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.accesses::processor.switch.core.data     17975980                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.ReadReq.accesses::total     17975980                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.ReadReq.missRate::processor.switch.core.data     0.606411                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.ReadReq.missRate::total     0.606411                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.ReadReq.avgMissLatency::processor.switch.core.data 56392.605619                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.ReadReq.avgMissLatency::total 56392.605619                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.ReadReq.mshrHits::processor.switch.core.data      5740249                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrHits::total      5740249                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMisses::processor.switch.core.data      5160589                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMisses::total      5160589                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrUncacheable::processor.switch.core.data            3                       # number of ReadReq MSHR uncacheable (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrUncacheable::total            3                       # number of ReadReq MSHR uncacheable (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMissLatency::processor.switch.core.data 241902277000                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMissLatency::total 241902277000                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.mshrUncacheableLatency::processor.switch.core.data       665250                       # number of ReadReq MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.mshrUncacheableLatency::total       665250                       # number of ReadReq MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMissRate::processor.switch.core.data     0.287082                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMissRate::total     0.287082                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.ReadReq.avgMshrMissLatency::processor.switch.core.data 46874.935594                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.ReadReq.avgMshrMissLatency::total 46874.935594                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.ReadReq.avgMshrUncacheableLatency::processor.switch.core.data       221750                       # average ReadReq mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.ReadReq.avgMshrUncacheableLatency::total       221750                       # average ReadReq mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.WriteReq.hits::processor.switch.core.data      2175518                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches.WriteReq.hits::total      2175518                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches.WriteReq.misses::processor.switch.core.data       302754                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches.WriteReq.misses::total       302754                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches.WriteReq.missLatency::processor.switch.core.data   4217984500                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.WriteReq.missLatency::total   4217984500                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.WriteReq.accesses::processor.switch.core.data      2478272                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.WriteReq.accesses::total      2478272                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.WriteReq.missRate::processor.switch.core.data     0.122163                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.WriteReq.missRate::total     0.122163                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.WriteReq.avgMissLatency::processor.switch.core.data 13932.052095                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.WriteReq.avgMissLatency::total 13932.052095                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.WriteReq.mshrHits::processor.switch.core.data          194                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrHits::total          194                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMisses::processor.switch.core.data       302560                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMisses::total       302560                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrUncacheable::processor.switch.core.data           94                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrUncacheable::total           94                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMissLatency::processor.switch.core.data   4137041250                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMissLatency::total   4137041250                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMissRate::processor.switch.core.data     0.122085                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMissRate::total     0.122085                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.WriteReq.avgMshrMissLatency::processor.switch.core.data 13673.457331                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.WriteReq.avgMshrMissLatency::total 13673.457331                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.power_state.pwrStateResidencyTicks::UNDEFINED 11922737753250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches.prefetcher.demandMshrMisses      5463149                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfIssued        11506                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUnused         5300                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUseful         2245                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUsefulButMiss           44                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches.prefetcher.accuracy     0.195116                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches.prefetcher.coverage     0.000411                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfHitInCache         3541                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfHitInMSHR          407                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfLate         3948                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfIdentified        11908                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfBufferHit          388                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfSpanPage          744                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 11922737753250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches.tags.totalRefs     14742019                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches.tags.sampledRefs      5305099                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches.tags.avgRefs     2.778840                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches.tags.occupancies::cache_hierarchy.l1dcaches.prefetcher     0.650068                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches.tags.occupancies::processor.switch.core.data   511.349932                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches.tags.avgOccs::cache_hierarchy.l1dcaches.prefetcher     0.001270                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches.tags.avgOccs::processor.switch.core.data     0.998730                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::0          351                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::1          161                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches.tags.tagAccesses    168942059                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches.tags.dataAccesses    168942059                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 11922737753250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches.demandHits::processor.switch.core.inst     24651784                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches.demandHits::total     24651784                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches.overallHits::processor.switch.core.inst     24651784                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches.overallHits::total     24651784                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches.demandMisses::processor.switch.core.inst         1374                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches.demandMisses::total         1374                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches.overallMisses::processor.switch.core.inst         1374                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches.overallMisses::total         1374                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches.demandMissLatency::processor.switch.core.inst     50636500                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches.demandMissLatency::total     50636500                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches.overallMissLatency::processor.switch.core.inst     50636500                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches.overallMissLatency::total     50636500                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches.demandAccesses::processor.switch.core.inst     24653158                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches.demandAccesses::total     24653158                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches.overallAccesses::processor.switch.core.inst     24653158                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches.overallAccesses::total     24653158                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches.demandMissRate::processor.switch.core.inst     0.000056                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches.demandMissRate::total     0.000056                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches.overallMissRate::processor.switch.core.inst     0.000056                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches.overallMissRate::total     0.000056                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches.demandAvgMissLatency::processor.switch.core.inst 36853.347889                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches.demandAvgMissLatency::total 36853.347889                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches.overallAvgMissLatency::processor.switch.core.inst 36853.347889                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.overallAvgMissLatency::total 36853.347889                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches.demandMshrHits::processor.switch.core.inst          266                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches.demandMshrHits::total          266                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches.overallMshrHits::processor.switch.core.inst          266                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches.overallMshrHits::total          266                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches.demandMshrMisses::processor.switch.core.inst         1108                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches.demandMshrMisses::total         1108                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches.overallMshrMisses::processor.switch.core.inst         1108                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches.overallMshrMisses::total         1108                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches.demandMshrMissLatency::processor.switch.core.inst     41251750                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.demandMshrMissLatency::total     41251750                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.overallMshrMissLatency::processor.switch.core.inst     41251750                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.overallMshrMissLatency::total     41251750                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.demandMshrMissRate::processor.switch.core.inst     0.000045                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches.demandMshrMissRate::total     0.000045                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches.overallMshrMissRate::processor.switch.core.inst     0.000045                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches.overallMshrMissRate::total     0.000045                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches.demandAvgMshrMissLatency::processor.switch.core.inst 37230.821300                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.demandAvgMshrMissLatency::total 37230.821300                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.overallAvgMshrMissLatency::processor.switch.core.inst 37230.821300                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.overallAvgMshrMissLatency::total 37230.821300                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.replacements         1075                       # number of replacements (Count)
board.cache_hierarchy.l1icaches.ReadReq.hits::processor.switch.core.inst     24651784                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches.ReadReq.hits::total     24651784                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches.ReadReq.misses::processor.switch.core.inst         1374                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches.ReadReq.misses::total         1374                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches.ReadReq.missLatency::processor.switch.core.inst     50636500                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches.ReadReq.missLatency::total     50636500                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches.ReadReq.accesses::processor.switch.core.inst     24653158                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches.ReadReq.accesses::total     24653158                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches.ReadReq.missRate::processor.switch.core.inst     0.000056                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches.ReadReq.missRate::total     0.000056                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches.ReadReq.avgMissLatency::processor.switch.core.inst 36853.347889                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.ReadReq.avgMissLatency::total 36853.347889                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.ReadReq.mshrHits::processor.switch.core.inst          266                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches.ReadReq.mshrHits::total          266                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches.ReadReq.mshrMisses::processor.switch.core.inst         1108                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches.ReadReq.mshrMisses::total         1108                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches.ReadReq.mshrMissLatency::processor.switch.core.inst     41251750                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.ReadReq.mshrMissLatency::total     41251750                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.ReadReq.mshrMissRate::processor.switch.core.inst     0.000045                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches.ReadReq.mshrMissRate::total     0.000045                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches.ReadReq.avgMshrMissLatency::processor.switch.core.inst 37230.821300                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.ReadReq.avgMshrMissLatency::total 37230.821300                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.power_state.pwrStateResidencyTicks::UNDEFINED 11922737753250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches.tags.tagsInUse   308.469210                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches.tags.totalRefs        16060                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches.tags.sampledRefs         1075                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches.tags.avgRefs    14.939535                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches.tags.occupancies::processor.switch.core.inst   308.469210                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1icaches.tags.avgOccs::processor.switch.core.inst     0.602479                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches.tags.avgOccs::total     0.602479                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches.tags.occupanciesTaskId::1024          335                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1icaches.tags.ageTaskId_1024::2           14                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches.tags.ageTaskId_1024::3           14                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches.tags.ageTaskId_1024::4          307                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches.tags.ratioOccsTaskId::1024     0.654297                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1icaches.tags.tagAccesses    197226372                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches.tags.dataAccesses    197226372                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 11922737753250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2buses.transDist::ReadReq            3                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::ReadResp      5337340                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::WriteReq           94                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::WriteResp           94                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::WritebackDirty      2932471                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::WritebackClean       168090                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::CleanEvict      6090883                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::UpgradeReq       165636                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::UpgradeResp       165636                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::ReadExReq       136960                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::ReadExResp       136960                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::ReadSharedReq      5337336                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.pktCount_board.cache_hierarchy.l1icaches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port         3291                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses.pktCount_board.cache_hierarchy.l1dcaches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port     16246762                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses.pktCount_board.cache_hierarchy.dptw_caches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port       504270                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses.pktCount::total     16754323                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses.pktSize_board.cache_hierarchy.l1icaches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port        70912                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses.pktSize_board.cache_hierarchy.l1dcaches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port    459104117                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses.pktSize_board.cache_hierarchy.dptw_caches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port     21515520                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses.pktSize::total    480690549                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses.snoops          3717180                       # Total snoops (Count)
board.cache_hierarchy.l2buses.snoopTraffic     68100736                       # Total snoop traffic (Byte)
board.cache_hierarchy.l2buses.snoopFanout::samples      9357209                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::mean     0.003459                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::stdev     0.059556                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::0      9325309     99.66%     99.66% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::1        31433      0.34%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::2          467      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::3            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::4            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::max_value            2                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::total      9357209                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.power_state.pwrStateResidencyTicks::UNDEFINED 11922737753250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2buses.reqLayer0.occupancy   3287888332                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.respLayer0.occupancy       554249                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.respLayer1.occupancy   2694362976                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.respLayer3.occupancy     84182697                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.snoop_filter.totRequests     11114196                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitSingleRequests      5639903                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitMultiRequests         4974                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2buses.snoop_filter.totSnoops        26924                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitSingleSnoops        26457                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitMultiSnoops          467                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2caches.demandHits::cache_hierarchy.l1dcaches.prefetcher         5860                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches.demandHits::processor.switch.core.mmu.dtb.walker       163170                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches.demandHits::processor.switch.core.inst            6                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches.demandHits::processor.switch.core.data      1927367                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches.demandHits::total      2096403                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches.overallHits::cache_hierarchy.l1dcaches.prefetcher         5860                       # number of overall hits (Count)
board.cache_hierarchy.l2caches.overallHits::processor.switch.core.mmu.dtb.walker       163170                       # number of overall hits (Count)
board.cache_hierarchy.l2caches.overallHits::processor.switch.core.inst            6                       # number of overall hits (Count)
board.cache_hierarchy.l2caches.overallHits::processor.switch.core.data      1927367                       # number of overall hits (Count)
board.cache_hierarchy.l2caches.overallHits::total      2096403                       # number of overall hits (Count)
board.cache_hierarchy.l2caches.demandMisses::cache_hierarchy.l1dcaches.prefetcher         1698                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches.demandMisses::processor.switch.core.mmu.dtb.walker         4920                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches.demandMisses::processor.switch.core.inst         1102                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches.demandMisses::processor.switch.core.data      3370173                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches.demandMisses::total      3377893                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches.overallMisses::cache_hierarchy.l1dcaches.prefetcher         1698                       # number of overall misses (Count)
board.cache_hierarchy.l2caches.overallMisses::processor.switch.core.mmu.dtb.walker         4920                       # number of overall misses (Count)
board.cache_hierarchy.l2caches.overallMisses::processor.switch.core.inst         1102                       # number of overall misses (Count)
board.cache_hierarchy.l2caches.overallMisses::processor.switch.core.data      3370173                       # number of overall misses (Count)
board.cache_hierarchy.l2caches.overallMisses::total      3377893                       # number of overall misses (Count)
board.cache_hierarchy.l2caches.demandMissLatency::cache_hierarchy.l1dcaches.prefetcher    121626702                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMissLatency::processor.switch.core.mmu.dtb.walker    410884250                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMissLatency::processor.switch.core.inst     39835500                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMissLatency::processor.switch.core.data 231129199000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMissLatency::total 231701545452                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMissLatency::cache_hierarchy.l1dcaches.prefetcher    121626702                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMissLatency::processor.switch.core.mmu.dtb.walker    410884250                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMissLatency::processor.switch.core.inst     39835500                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMissLatency::processor.switch.core.data 231129199000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMissLatency::total 231701545452                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches.demandAccesses::cache_hierarchy.l1dcaches.prefetcher         7558                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches.demandAccesses::processor.switch.core.mmu.dtb.walker       168090                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches.demandAccesses::processor.switch.core.inst         1108                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches.demandAccesses::processor.switch.core.data      5297540                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches.demandAccesses::total      5474296                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches.overallAccesses::cache_hierarchy.l1dcaches.prefetcher         7558                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches.overallAccesses::processor.switch.core.mmu.dtb.walker       168090                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches.overallAccesses::processor.switch.core.inst         1108                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches.overallAccesses::processor.switch.core.data      5297540                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches.overallAccesses::total      5474296                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches.demandMissRate::cache_hierarchy.l1dcaches.prefetcher     0.224663                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMissRate::processor.switch.core.mmu.dtb.walker     0.029270                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMissRate::processor.switch.core.inst     0.994585                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMissRate::processor.switch.core.data     0.636177                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMissRate::total     0.617046                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches.overallMissRate::cache_hierarchy.l1dcaches.prefetcher     0.224663                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMissRate::processor.switch.core.mmu.dtb.walker     0.029270                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMissRate::processor.switch.core.inst     0.994585                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMissRate::processor.switch.core.data     0.636177                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMissRate::total     0.617046                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches.demandAvgMissLatency::cache_hierarchy.l1dcaches.prefetcher 71629.388693                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMissLatency::processor.switch.core.mmu.dtb.walker 83513.058943                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMissLatency::processor.switch.core.inst 36148.366606                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMissLatency::processor.switch.core.data 68580.811430                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMissLatency::total 68593.512421                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMissLatency::cache_hierarchy.l1dcaches.prefetcher 71629.388693                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMissLatency::processor.switch.core.mmu.dtb.walker 83513.058943                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMissLatency::processor.switch.core.inst 36148.366606                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMissLatency::processor.switch.core.data 68580.811430                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMissLatency::total 68593.512421                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2caches.writebacks::writebacks      1064074                       # number of writebacks (Count)
board.cache_hierarchy.l2caches.writebacks::total      1064074                       # number of writebacks (Count)
board.cache_hierarchy.l2caches.demandMshrMisses::cache_hierarchy.l1dcaches.prefetcher         1698                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches.demandMshrMisses::processor.switch.core.mmu.dtb.walker         4920                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches.demandMshrMisses::processor.switch.core.inst         1102                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches.demandMshrMisses::processor.switch.core.data      3370173                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches.demandMshrMisses::total      3377893                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrMisses::cache_hierarchy.l1dcaches.prefetcher         1698                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrMisses::processor.switch.core.mmu.dtb.walker         4920                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrMisses::processor.switch.core.inst         1102                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrMisses::processor.switch.core.data      3370173                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrMisses::total      3377893                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrUncacheable::processor.switch.core.data           97                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.l2caches.overallMshrUncacheable::total           97                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.l2caches.demandMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher    121202202                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMshrMissLatency::processor.switch.core.mmu.dtb.walker    409654250                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMshrMissLatency::processor.switch.core.inst     39560000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMshrMissLatency::processor.switch.core.data 230286655500                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMshrMissLatency::total 230857071952                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher    121202202                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrMissLatency::processor.switch.core.mmu.dtb.walker    409654250                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrMissLatency::processor.switch.core.inst     39560000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrMissLatency::processor.switch.core.data 230286655500                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrMissLatency::total 230857071952                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrUncacheableLatency::processor.switch.core.data       660000                       # number of overall MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrUncacheableLatency::total       660000                       # number of overall MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l2caches.demandMshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.224663                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMshrMissRate::processor.switch.core.mmu.dtb.walker     0.029270                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMshrMissRate::processor.switch.core.inst     0.994585                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMshrMissRate::processor.switch.core.data     0.636177                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMshrMissRate::total     0.617046                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches.overallMshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.224663                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMshrMissRate::processor.switch.core.mmu.dtb.walker     0.029270                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMshrMissRate::processor.switch.core.inst     0.994585                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMshrMissRate::processor.switch.core.data     0.636177                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMshrMissRate::total     0.617046                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 71379.388693                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMshrMissLatency::processor.switch.core.mmu.dtb.walker 83263.058943                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMshrMissLatency::processor.switch.core.inst 35898.366606                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMshrMissLatency::processor.switch.core.data 68330.811356                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMshrMissLatency::total 68343.512347                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 71379.388693                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrMissLatency::processor.switch.core.mmu.dtb.walker 83263.058943                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrMissLatency::processor.switch.core.inst 35898.366606                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrMissLatency::processor.switch.core.data 68330.811356                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrMissLatency::total 68343.512347                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrUncacheableLatency::processor.switch.core.data  6804.123711                       # average overall mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrUncacheableLatency::total  6804.123711                       # average overall mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l2caches.replacements      3383357                       # number of replacements (Count)
board.cache_hierarchy.l2caches.CleanEvict.mshrMisses::writebacks          996                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.l2caches.CleanEvict.mshrMisses::total          996                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.l2caches.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.l2caches.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.l2caches.ReadExReq.hits::processor.switch.core.data        70461                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2caches.ReadExReq.hits::total        70461                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2caches.ReadExReq.misses::processor.switch.core.data        66499                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2caches.ReadExReq.misses::total        66499                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2caches.ReadExReq.missLatency::processor.switch.core.data   2868737000                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadExReq.missLatency::total   2868737000                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadExReq.accesses::processor.switch.core.data       136960                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadExReq.accesses::total       136960                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadExReq.missRate::processor.switch.core.data     0.485536                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadExReq.missRate::total     0.485536                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadExReq.avgMissLatency::processor.switch.core.data 43139.550971                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadExReq.avgMissLatency::total 43139.550971                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadExReq.mshrMisses::processor.switch.core.data        66499                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadExReq.mshrMisses::total        66499                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadExReq.mshrMissLatency::processor.switch.core.data   2852112250                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadExReq.mshrMissLatency::total   2852112250                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadExReq.mshrMissRate::processor.switch.core.data     0.485536                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadExReq.mshrMissRate::total     0.485536                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadExReq.avgMshrMissLatency::processor.switch.core.data 42889.550971                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadExReq.avgMshrMissLatency::total 42889.550971                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadReq.mshrUncacheable::processor.switch.core.data            3                       # number of ReadReq MSHR uncacheable (Count)
board.cache_hierarchy.l2caches.ReadReq.mshrUncacheable::total            3                       # number of ReadReq MSHR uncacheable (Count)
board.cache_hierarchy.l2caches.ReadReq.mshrUncacheableLatency::processor.switch.core.data       660000                       # number of ReadReq MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l2caches.ReadReq.mshrUncacheableLatency::total       660000                       # number of ReadReq MSHR uncacheable ticks (Tick)
board.cache_hierarchy.l2caches.ReadReq.avgMshrUncacheableLatency::processor.switch.core.data       220000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadReq.avgMshrUncacheableLatency::total       220000                       # average ReadReq mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.hits::cache_hierarchy.l1dcaches.prefetcher         5860                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.hits::processor.switch.core.mmu.dtb.walker       163170                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.hits::processor.switch.core.inst            6                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.hits::processor.switch.core.data      1856906                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.hits::total      2025942                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.misses::cache_hierarchy.l1dcaches.prefetcher         1698                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.misses::processor.switch.core.mmu.dtb.walker         4920                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.misses::processor.switch.core.inst         1102                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.misses::processor.switch.core.data      3303674                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.misses::total      3311394                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches.prefetcher    121626702                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.missLatency::processor.switch.core.mmu.dtb.walker    410884250                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.missLatency::processor.switch.core.inst     39835500                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.missLatency::processor.switch.core.data 228260462000                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.missLatency::total 228832808452                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.accesses::cache_hierarchy.l1dcaches.prefetcher         7558                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.accesses::processor.switch.core.mmu.dtb.walker       168090                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.accesses::processor.switch.core.inst         1108                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.accesses::processor.switch.core.data      5160580                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.accesses::total      5337336                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.missRate::cache_hierarchy.l1dcaches.prefetcher     0.224663                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.missRate::processor.switch.core.mmu.dtb.walker     0.029270                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.missRate::processor.switch.core.inst     0.994585                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.missRate::processor.switch.core.data     0.640175                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.missRate::total     0.620421                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches.prefetcher 71629.388693                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::processor.switch.core.mmu.dtb.walker 83513.058943                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::processor.switch.core.inst 36148.366606                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::processor.switch.core.data 69092.913526                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::total 69104.675690                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches.prefetcher         1698                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::processor.switch.core.mmu.dtb.walker         4920                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::processor.switch.core.inst         1102                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::processor.switch.core.data      3303674                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::total      3311394                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches.prefetcher    121202202                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::processor.switch.core.mmu.dtb.walker    409654250                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::processor.switch.core.inst     39560000                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::processor.switch.core.data 227434543250                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::total 228004959702                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.224663                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::processor.switch.core.mmu.dtb.walker     0.029270                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::processor.switch.core.inst     0.994585                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::processor.switch.core.data     0.640175                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::total     0.620421                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 71379.388693                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::processor.switch.core.mmu.dtb.walker 83263.058943                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::processor.switch.core.inst 35898.366606                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::processor.switch.core.data 68842.913450                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::total 68854.675615                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.UpgradeReq.hits::processor.switch.core.data       165636                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l2caches.UpgradeReq.hits::total       165636                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l2caches.UpgradeReq.accesses::processor.switch.core.data       165636                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.UpgradeReq.accesses::total       165636                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.WriteReq.mshrUncacheable::processor.switch.core.data           94                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.l2caches.WriteReq.mshrUncacheable::total           94                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.l2caches.WritebackClean.hits::writebacks       163116                       # number of WritebackClean hits (Count)
board.cache_hierarchy.l2caches.WritebackClean.hits::total       163116                       # number of WritebackClean hits (Count)
board.cache_hierarchy.l2caches.WritebackClean.accesses::writebacks       163116                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.WritebackClean.accesses::total       163116                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.WritebackDirty.hits::writebacks      1868397                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2caches.WritebackDirty.hits::total      1868397                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2caches.WritebackDirty.accesses::writebacks      1868397                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.WritebackDirty.accesses::total      1868397                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.power_state.pwrStateResidencyTicks::UNDEFINED 11922737753250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2caches.tags.tagsInUse        16384                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l2caches.tags.totalRefs     11238644                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l2caches.tags.sampledRefs      3383357                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l2caches.tags.avgRefs     3.321743                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l2caches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l2caches.tags.occupancies::writebacks    60.336104                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches.tags.occupancies::cache_hierarchy.l1dcaches.prefetcher    11.334839                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches.tags.occupancies::processor.switch.core.mmu.dtb.walker    38.447375                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches.tags.occupancies::processor.switch.core.inst     4.667480                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches.tags.occupancies::processor.switch.core.data 16269.214201                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::writebacks     0.003683                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::cache_hierarchy.l1dcaches.prefetcher     0.000692                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::processor.switch.core.mmu.dtb.walker     0.002347                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::processor.switch.core.inst     0.000285                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::processor.switch.core.data     0.992994                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.occupanciesTaskId::1024        16384                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1024::0          345                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1024::1         2958                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1024::2        13068                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1024::3           12                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2caches.tags.tagAccesses    181130909                       # Number of tag accesses (Count)
board.cache_hierarchy.l2caches.tags.dataAccesses    181130909                       # Number of data accesses (Count)
board.cache_hierarchy.l2caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 11922737753250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.llcXbar.transDist::ReadReq            3                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::ReadResp      3311398                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::WriteReq           94                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::WriteResp           94                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::WritebackDirty      1667059                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::CleanEvict      4338578                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::ReadExReq        66499                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::ReadExResp        66499                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::ReadSharedReq      3311394                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.pktCount_board.cache_hierarchy.l2caches.mem_side_port::board.cache_hierarchy.llcache.cpu_side_port     10133214                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.llcXbar.pktSize_board.cache_hierarchy.l2caches.mem_side_port::board.cache_hierarchy.llcache.cpu_side_port    284286325                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.llcXbar.snoops          2628404                       # Total snoops (Count)
board.cache_hierarchy.llcXbar.snoopTraffic     38591040                       # Total snoop traffic (Byte)
board.cache_hierarchy.llcXbar.snoopFanout::samples      6006394                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::mean     0.055580                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::stdev     0.229109                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::0      5672558     94.44%     94.44% # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::1       333836      5.56%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::max_value            1                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::total      6006394                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.power_state.pwrStateResidencyTicks::UNDEFINED 11922737753250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.llcXbar.reqLayer0.occupancy   1954848281                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.llcXbar.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.llcXbar.respLayer0.occupancy   1688972000                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.llcXbar.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.llcXbar.snoop_filter.totRequests      6755126                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.hitSingleRequests      3377839                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.totSnoops       333836                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.hitSingleSnoops       333836                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.llcache.demandHits::cache_hierarchy.l1dcaches.prefetcher          196                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.llcache.demandHits::processor.switch.core.mmu.dtb.walker           43                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.llcache.demandHits::processor.switch.core.inst          802                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.llcache.demandHits::processor.switch.core.data      1002832                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.llcache.demandHits::total      1003873                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.llcache.overallHits::cache_hierarchy.l1dcaches.prefetcher          196                       # number of overall hits (Count)
board.cache_hierarchy.llcache.overallHits::processor.switch.core.mmu.dtb.walker           43                       # number of overall hits (Count)
board.cache_hierarchy.llcache.overallHits::processor.switch.core.inst          802                       # number of overall hits (Count)
board.cache_hierarchy.llcache.overallHits::processor.switch.core.data      1002832                       # number of overall hits (Count)
board.cache_hierarchy.llcache.overallHits::total      1003873                       # number of overall hits (Count)
board.cache_hierarchy.llcache.demandMisses::cache_hierarchy.l1dcaches.prefetcher         1502                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.llcache.demandMisses::processor.switch.core.mmu.dtb.walker         4877                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.llcache.demandMisses::processor.switch.core.inst          300                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.llcache.demandMisses::processor.switch.core.data      2367341                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.llcache.demandMisses::total      2374020                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.llcache.overallMisses::cache_hierarchy.l1dcaches.prefetcher         1502                       # number of overall misses (Count)
board.cache_hierarchy.llcache.overallMisses::processor.switch.core.mmu.dtb.walker         4877                       # number of overall misses (Count)
board.cache_hierarchy.llcache.overallMisses::processor.switch.core.inst          300                       # number of overall misses (Count)
board.cache_hierarchy.llcache.overallMisses::processor.switch.core.data      2367341                       # number of overall misses (Count)
board.cache_hierarchy.llcache.overallMisses::total      2374020                       # number of overall misses (Count)
board.cache_hierarchy.llcache.demandMissLatency::cache_hierarchy.l1dcaches.prefetcher    111931492                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.llcache.demandMissLatency::processor.switch.core.mmu.dtb.walker    389335500                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.llcache.demandMissLatency::processor.switch.core.inst     25922000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.llcache.demandMissLatency::processor.switch.core.data 205236093250                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.llcache.demandMissLatency::total 205763282242                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.llcache.overallMissLatency::cache_hierarchy.l1dcaches.prefetcher    111931492                       # number of overall miss ticks (Tick)
board.cache_hierarchy.llcache.overallMissLatency::processor.switch.core.mmu.dtb.walker    389335500                       # number of overall miss ticks (Tick)
board.cache_hierarchy.llcache.overallMissLatency::processor.switch.core.inst     25922000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.llcache.overallMissLatency::processor.switch.core.data 205236093250                       # number of overall miss ticks (Tick)
board.cache_hierarchy.llcache.overallMissLatency::total 205763282242                       # number of overall miss ticks (Tick)
board.cache_hierarchy.llcache.demandAccesses::cache_hierarchy.l1dcaches.prefetcher         1698                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.llcache.demandAccesses::processor.switch.core.mmu.dtb.walker         4920                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.llcache.demandAccesses::processor.switch.core.inst         1102                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.llcache.demandAccesses::processor.switch.core.data      3370173                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.llcache.demandAccesses::total      3377893                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.llcache.overallAccesses::cache_hierarchy.l1dcaches.prefetcher         1698                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.llcache.overallAccesses::processor.switch.core.mmu.dtb.walker         4920                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.llcache.overallAccesses::processor.switch.core.inst         1102                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.llcache.overallAccesses::processor.switch.core.data      3370173                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.llcache.overallAccesses::total      3377893                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.llcache.demandMissRate::cache_hierarchy.l1dcaches.prefetcher     0.884570                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMissRate::processor.switch.core.mmu.dtb.walker     0.991260                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMissRate::processor.switch.core.inst     0.272232                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMissRate::processor.switch.core.data     0.702439                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMissRate::total     0.702811                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.llcache.overallMissRate::cache_hierarchy.l1dcaches.prefetcher     0.884570                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMissRate::processor.switch.core.mmu.dtb.walker     0.991260                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMissRate::processor.switch.core.inst     0.272232                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMissRate::processor.switch.core.data     0.702439                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMissRate::total     0.702811                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.llcache.demandAvgMissLatency::cache_hierarchy.l1dcaches.prefetcher 74521.632490                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMissLatency::processor.switch.core.mmu.dtb.walker 79830.941152                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMissLatency::processor.switch.core.inst 86406.666667                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMissLatency::processor.switch.core.data 86694.774116                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMissLatency::total 86672.935461                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMissLatency::cache_hierarchy.l1dcaches.prefetcher 74521.632490                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMissLatency::processor.switch.core.mmu.dtb.walker 79830.941152                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMissLatency::processor.switch.core.inst 86406.666667                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMissLatency::processor.switch.core.data 86694.774116                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMissLatency::total 86672.935461                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.llcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.llcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.llcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.llcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.llcache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.llcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.llcache.writebacks::writebacks       602985                       # number of writebacks (Count)
board.cache_hierarchy.llcache.writebacks::total       602985                       # number of writebacks (Count)
board.cache_hierarchy.llcache.demandMshrMisses::cache_hierarchy.l1dcaches.prefetcher         1502                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.llcache.demandMshrMisses::processor.switch.core.mmu.dtb.walker         4877                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.llcache.demandMshrMisses::processor.switch.core.inst          300                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.llcache.demandMshrMisses::processor.switch.core.data      2367341                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.llcache.demandMshrMisses::total      2374020                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrMisses::cache_hierarchy.l1dcaches.prefetcher         1502                       # number of overall MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrMisses::processor.switch.core.mmu.dtb.walker         4877                       # number of overall MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrMisses::processor.switch.core.inst          300                       # number of overall MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrMisses::processor.switch.core.data      2367341                       # number of overall MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrMisses::total      2374020                       # number of overall MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrUncacheable::processor.switch.core.data           97                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.llcache.overallMshrUncacheable::total           97                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.llcache.demandMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher    111555992                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.demandMshrMissLatency::processor.switch.core.mmu.dtb.walker    388116250                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.demandMshrMissLatency::processor.switch.core.inst     25847000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.demandMshrMissLatency::processor.switch.core.data 204644257750                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.demandMshrMissLatency::total 205169776992                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.overallMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher    111555992                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.overallMshrMissLatency::processor.switch.core.mmu.dtb.walker    388116250                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.overallMshrMissLatency::processor.switch.core.inst     25847000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.overallMshrMissLatency::processor.switch.core.data 204644257750                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.overallMshrMissLatency::total 205169776992                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.overallMshrUncacheableLatency::processor.switch.core.data       646500                       # number of overall MSHR uncacheable ticks (Tick)
board.cache_hierarchy.llcache.overallMshrUncacheableLatency::total       646500                       # number of overall MSHR uncacheable ticks (Tick)
board.cache_hierarchy.llcache.demandMshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.884570                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMshrMissRate::processor.switch.core.mmu.dtb.walker     0.991260                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMshrMissRate::processor.switch.core.inst     0.272232                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMshrMissRate::processor.switch.core.data     0.702439                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMshrMissRate::total     0.702811                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.llcache.overallMshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.884570                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMshrMissRate::processor.switch.core.mmu.dtb.walker     0.991260                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMshrMissRate::processor.switch.core.inst     0.272232                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMshrMissRate::processor.switch.core.data     0.702439                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMshrMissRate::total     0.702811                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.llcache.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 74271.632490                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMshrMissLatency::processor.switch.core.mmu.dtb.walker 79580.941152                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMshrMissLatency::processor.switch.core.inst 86156.666667                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMshrMissLatency::processor.switch.core.data 86444.774010                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMshrMissLatency::total 86422.935355                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 74271.632490                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrMissLatency::processor.switch.core.mmu.dtb.walker 79580.941152                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrMissLatency::processor.switch.core.inst 86156.666667                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrMissLatency::processor.switch.core.data 86444.774010                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrMissLatency::total 86422.935355                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrUncacheableLatency::processor.switch.core.data  6664.948454                       # average overall mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrUncacheableLatency::total  6664.948454                       # average overall mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.llcache.replacements      2628404                       # number of replacements (Count)
board.cache_hierarchy.llcache.CleanEvict.mshrMisses::writebacks        78996                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.llcache.CleanEvict.mshrMisses::total        78996                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.llcache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.llcache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.llcache.ReadExReq.hits::processor.switch.core.data        40724                       # number of ReadExReq hits (Count)
board.cache_hierarchy.llcache.ReadExReq.hits::total        40724                       # number of ReadExReq hits (Count)
board.cache_hierarchy.llcache.ReadExReq.misses::processor.switch.core.data        25775                       # number of ReadExReq misses (Count)
board.cache_hierarchy.llcache.ReadExReq.misses::total        25775                       # number of ReadExReq misses (Count)
board.cache_hierarchy.llcache.ReadExReq.missLatency::processor.switch.core.data   2117412750                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadExReq.missLatency::total   2117412750                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadExReq.accesses::processor.switch.core.data        66499                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadExReq.accesses::total        66499                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadExReq.missRate::processor.switch.core.data     0.387600                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadExReq.missRate::total     0.387600                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadExReq.avgMissLatency::processor.switch.core.data 82149.864210                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadExReq.avgMissLatency::total 82149.864210                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadExReq.mshrMisses::processor.switch.core.data        25775                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadExReq.mshrMisses::total        25775                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadExReq.mshrMissLatency::processor.switch.core.data   2110969000                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadExReq.mshrMissLatency::total   2110969000                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadExReq.mshrMissRate::processor.switch.core.data     0.387600                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadExReq.mshrMissRate::total     0.387600                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadExReq.avgMshrMissLatency::processor.switch.core.data 81899.864210                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadExReq.avgMshrMissLatency::total 81899.864210                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadReq.mshrUncacheable::processor.switch.core.data            3                       # number of ReadReq MSHR uncacheable (Count)
board.cache_hierarchy.llcache.ReadReq.mshrUncacheable::total            3                       # number of ReadReq MSHR uncacheable (Count)
board.cache_hierarchy.llcache.ReadReq.mshrUncacheableLatency::processor.switch.core.data       646500                       # number of ReadReq MSHR uncacheable ticks (Tick)
board.cache_hierarchy.llcache.ReadReq.mshrUncacheableLatency::total       646500                       # number of ReadReq MSHR uncacheable ticks (Tick)
board.cache_hierarchy.llcache.ReadReq.avgMshrUncacheableLatency::processor.switch.core.data       215500                       # average ReadReq mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadReq.avgMshrUncacheableLatency::total       215500                       # average ReadReq mshr uncacheable latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.hits::cache_hierarchy.l1dcaches.prefetcher          196                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.llcache.ReadSharedReq.hits::processor.switch.core.mmu.dtb.walker           43                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.llcache.ReadSharedReq.hits::processor.switch.core.inst          802                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.llcache.ReadSharedReq.hits::processor.switch.core.data       962108                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.llcache.ReadSharedReq.hits::total       963149                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.llcache.ReadSharedReq.misses::cache_hierarchy.l1dcaches.prefetcher         1502                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.misses::processor.switch.core.mmu.dtb.walker         4877                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.misses::processor.switch.core.inst          300                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.misses::processor.switch.core.data      2341566                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.misses::total      2348245                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches.prefetcher    111931492                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.missLatency::processor.switch.core.mmu.dtb.walker    389335500                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.missLatency::processor.switch.core.inst     25922000                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.missLatency::processor.switch.core.data 203118680500                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.missLatency::total 203645869492                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.accesses::cache_hierarchy.l1dcaches.prefetcher         1698                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadSharedReq.accesses::processor.switch.core.mmu.dtb.walker         4920                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadSharedReq.accesses::processor.switch.core.inst         1102                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadSharedReq.accesses::processor.switch.core.data      3303674                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadSharedReq.accesses::total      3311394                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadSharedReq.missRate::cache_hierarchy.l1dcaches.prefetcher     0.884570                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.missRate::processor.switch.core.mmu.dtb.walker     0.991260                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.missRate::processor.switch.core.inst     0.272232                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.missRate::processor.switch.core.data     0.708776                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.missRate::total     0.709141                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches.prefetcher 74521.632490                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMissLatency::processor.switch.core.mmu.dtb.walker 79830.941152                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMissLatency::processor.switch.core.inst 86406.666667                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMissLatency::processor.switch.core.data 86744.802624                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMissLatency::total 86722.581967                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches.prefetcher         1502                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMisses::processor.switch.core.mmu.dtb.walker         4877                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMisses::processor.switch.core.inst          300                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMisses::processor.switch.core.data      2341566                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMisses::total      2348245                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches.prefetcher    111555992                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissLatency::processor.switch.core.mmu.dtb.walker    388116250                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissLatency::processor.switch.core.inst     25847000                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissLatency::processor.switch.core.data 202533288750                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissLatency::total 203058807992                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.884570                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissRate::processor.switch.core.mmu.dtb.walker     0.991260                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissRate::processor.switch.core.inst     0.272232                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissRate::processor.switch.core.data     0.708776                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissRate::total     0.709141                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 74271.632490                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMshrMissLatency::processor.switch.core.mmu.dtb.walker 79580.941152                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMshrMissLatency::processor.switch.core.inst 86156.666667                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMshrMissLatency::processor.switch.core.data 86494.802517                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMshrMissLatency::total 86472.581861                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.WriteReq.mshrUncacheable::processor.switch.core.data           94                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.llcache.WriteReq.mshrUncacheable::total           94                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.llcache.WritebackDirty.hits::writebacks      1064074                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.llcache.WritebackDirty.hits::total      1064074                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.llcache.WritebackDirty.accesses::writebacks      1064074                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.WritebackDirty.accesses::total      1064074                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.power_state.pwrStateResidencyTicks::UNDEFINED 11922737753250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.llcache.tags.tagsInUse       131072                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.llcache.tags.totalRefs      6585581                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.llcache.tags.sampledRefs      2628404                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.llcache.tags.avgRefs     2.505544                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.llcache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.llcache.tags.occupancies::writebacks   762.811943                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.llcache.tags.occupancies::cache_hierarchy.l1dcaches.prefetcher     3.906947                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.llcache.tags.occupancies::processor.switch.core.mmu.dtb.walker    11.839180                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.llcache.tags.occupancies::processor.switch.core.inst    28.889545                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.llcache.tags.occupancies::processor.switch.core.data 130264.552386                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::writebacks     0.005820                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::cache_hierarchy.l1dcaches.prefetcher     0.000030                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::processor.switch.core.mmu.dtb.walker     0.000090                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::processor.switch.core.inst     0.000220                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::processor.switch.core.data     0.993840                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.occupanciesTaskId::1022            2                       # Occupied blocks per task id (Count)
board.cache_hierarchy.llcache.tags.occupanciesTaskId::1024       131070                       # Occupied blocks per task id (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1022::2            2                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1024::0          291                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1024::1         2573                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1024::2        23748                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1024::3        98848                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1024::4         5610                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ratioOccsTaskId::1022     0.000015                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.llcache.tags.ratioOccsTaskId::1024     0.999985                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.llcache.tags.tagAccesses    110710420                       # Number of tag accesses (Count)
board.cache_hierarchy.llcache.tags.dataAccesses    110710420                       # Number of data accesses (Count)
board.cache_hierarchy.llcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 11922737753250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.transDist::ReadReq            3                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadResp      2348249                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::WriteReq           94                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::WriteResp           94                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::WritebackDirty       602985                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::CleanEvict      1770579                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExReq        25775                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExResp        25775                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadSharedReq      2348248                       # Transaction distribution (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.llcache.mem_side_port::board.bridge.cpu_side_port           10                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.llcache.mem_side_port::board.memory.mem_ctrl0.port      3588343                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.llcache.mem_side_port::board.memory.mem_ctrl1.port      3533265                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.llcache.mem_side_port::board.processor.start.core.interrupts.pio          184                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.llcache.mem_side_port::total      7121802                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount::total      7121802                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.llcache.mem_side_port::board.bridge.cpu_side_port            5                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.llcache.mem_side_port::board.memory.mem_ctrl0.port     95904960                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.llcache.mem_side_port::board.memory.mem_ctrl1.port     94623424                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.llcache.mem_side_port::board.processor.start.core.interrupts.pio          368                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.llcache.mem_side_port::total    190528757                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize::total    190528757                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.snoops                 0                       # Total snoops (Count)
board.cache_hierarchy.membus.snoopTraffic            0                       # Total snoop traffic (Byte)
board.cache_hierarchy.membus.snoopFanout::samples      2374120                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::mean            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::stdev            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::0      2374120    100.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::1            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::max_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::total      2374120                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 11922737753250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.power_state.pwrStateResidencyTicks::UNDEFINED 11922737753250                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.reqLayer0.occupancy         1750                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.reqLayer1.occupancy    674270069                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.reqLayer2.occupancy    664616546                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer2.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.reqLayer3.occupancy        46000                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer3.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer4.occupancy   1491741020                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer4.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.snoop_filter.totRequests      4747587                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleRequests      2374865                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.clk_domain.clock                            250                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.iobus.transDist::ReadReq                      3                       # Transaction distribution (Count)
board.iobus.transDist::ReadResp                     3                       # Transaction distribution (Count)
board.iobus.transDist::WriteReq                     2                       # Transaction distribution (Count)
board.iobus.transDist::WriteResp                    2                       # Transaction distribution (Count)
board.iobus.pktCount_board.bridge.mem_side_port::board.pc.com_1.pio           10                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount_board.bridge.mem_side_port::total           10                       # Packet count per connected requestor and responder (Count)
board.iobus.pktCount::total                        10                       # Packet count per connected requestor and responder (Count)
board.iobus.pktSize_board.bridge.mem_side_port::board.pc.com_1.pio            5                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize_board.bridge.mem_side_port::total            5                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.pktSize::total                          5                       # Cumulative packet size per connected requestor and responder (Byte)
board.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 11922737753250                       # Cumulative time (in ticks) in various power states (Tick)
board.iobus.reqLayer10.occupancy                 1750                       # Layer occupancy (ticks) (Tick)
board.iobus.reqLayer10.utilization                0.0                       # Layer utilization (Ratio)
board.iobus.respLayer0.occupancy                 2000                       # Layer occupancy (ticks) (Tick)
board.iobus.respLayer0.utilization                0.0                       # Layer utilization (Ratio)
board.memory.mem_ctrl0.avgPriority_writebacks::samples    302343.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl0.avgPriority_cache_hierarchy.l1dcaches.prefetcher::samples       762.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl0.avgPriority_processor.switch.core.mmu.dtb.walker::samples      2770.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl0.avgPriority_processor.switch.core.inst::samples       183.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl0.avgPriority_processor.switch.core.data::samples   1191072.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl0.priorityMinLatency 0.000000017492                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl0.priorityMaxLatency 0.000287111152                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl0.numReadWriteTurnArounds        18113                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl0.numWriteReadTurnArounds        18112                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl0.numStayReadState       2436083                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl0.numStayWriteState       284275                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl0.readReqs               1196172                       # Number of read requests accepted (Count)
board.memory.mem_ctrl0.writeReqs               302343                       # Number of write requests accepted (Count)
board.memory.mem_ctrl0.readBursts             1196172                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl0.writeBursts             302343                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl0.servicedByWrQ             1385                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl0.mergedWrBursts               0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl0.avgRdQLen                 1.77                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl0.avgWrQLen                57.21                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl0.numRdRetry                   0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl0.numWrRetry                   0                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl0.readPktSize::0               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::1               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::2               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::3               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::4               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::5               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::6         1196172                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::0              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::1              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::2              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::3              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::4              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::5              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::6         302343                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.rdQLenPdf::0            576968                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::1            309364                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::2            137244                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::3             81870                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::4             57601                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::5             31581                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::6               154                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::7                 5                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::8                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::9                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::10                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::11                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::12                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::13                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::14                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::15                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::16                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::17                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::18                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::19                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::20                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::21                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::22                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::23                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::24                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::25                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::26                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::27                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::28                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::29                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::30                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::31                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::32                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::33                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::34                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::35                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::36                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::37                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::38                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::39                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::40                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::41                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::42                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::43                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::44                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::45                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::46                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::47                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::48                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::49                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::50                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::51                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::52                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::53                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::54                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::55                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::56                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::57                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::58                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::59                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::60                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::61                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::62                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::63                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::0                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::1                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::2                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::3                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::4                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::5                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::6                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::7                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::8                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::9                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::10                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::11                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::12                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::13                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::14                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::15                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::16                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::17                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::18                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::19                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::20                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::21                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::22                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::23                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::24                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::25                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::26                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::27                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::28                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::29                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::30                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::31                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::32                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::33                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::34                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::35                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::36                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::37                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::38                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::39                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::40                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::41                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::42                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::43                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::44                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::45                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::46                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::47             5323                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::48             5767                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::49            15089                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::50            17623                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::51            18217                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::52            18323                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::53            18330                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::54            18339                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::55            18349                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::56            18402                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::57            18462                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::58            18585                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::59            18597                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::60            18731                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::61            18792                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::62            18462                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::63            18323                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::64            18305                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::65              273                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::66               38                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::67                9                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::68                3                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::69                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::70                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::71                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::72                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::73                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::74                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::75                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::76                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::77                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::78                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::79                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::80                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::81                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::82                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::83                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::84                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::85                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::86                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::87                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::88                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::89                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::90                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::91                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::92                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::93                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::94                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::95                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::96                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::97                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::98                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::99                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::100               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::101               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::102               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::103               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::104               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::105               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::106               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::107               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::108               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::109               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::110               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::111               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::112               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::113               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::114               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::115               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::116               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::117               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::118               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::119               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::120               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::121               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::122               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::123               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::124               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::125               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::126               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::127               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdPerTurnAround::samples        18112                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::mean    65.964885                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::gmean    62.796972                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::stdev    20.436258                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::12-15            6      0.03%      0.03% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::16-19           21      0.12%      0.15% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::20-23           70      0.39%      0.54% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::24-27          142      0.78%      1.32% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::28-31          242      1.34%      2.66% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::32-35          362      2.00%      4.65% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::36-39          564      3.11%      7.77% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::40-43          773      4.27%     12.04% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::44-47         1030      5.69%     17.72% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::48-51         1221      6.74%     24.46% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::52-55         1415      7.81%     32.28% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::56-59         1599      8.83%     41.11% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::60-63         1493      8.24%     49.35% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::64-67         1449      8.00%     57.35% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::68-71         1397      7.71%     65.06% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::72-75         1179      6.51%     71.57% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::76-79          937      5.17%     76.74% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::80-83          851      4.70%     81.44% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::84-87          744      4.11%     85.55% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::88-91          617      3.41%     88.96% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::92-95          445      2.46%     91.41% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::96-99          388      2.14%     93.56% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::100-103          309      1.71%     95.26% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::104-107          220      1.21%     96.48% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::108-111          177      0.98%     97.45% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::112-115          126      0.70%     98.15% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::116-119          111      0.61%     98.76% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::120-123           65      0.36%     99.12% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::124-127           39      0.22%     99.34% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::128-131           38      0.21%     99.55% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::132-135           24      0.13%     99.68% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::136-139           19      0.10%     99.78% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::140-143           14      0.08%     99.86% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::144-147            6      0.03%     99.90% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::148-151            7      0.04%     99.93% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::152-155            2      0.01%     99.94% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::156-159            3      0.02%     99.96% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::160-163            2      0.01%     99.97% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::168-171            1      0.01%     99.98% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::172-175            3      0.02%     99.99% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::180-183            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::total        18112                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.wrPerTurnAround::samples        18113                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::mean    16.692376                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::gmean    16.659517                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::stdev     1.073078                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::16        12356     68.22%     68.22% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::17          292      1.61%     69.83% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::18         4442     24.52%     94.35% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::19          803      4.43%     98.79% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::20          164      0.91%     99.69% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::21           39      0.22%     99.91% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::22           15      0.08%     99.99% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::23            1      0.01%     99.99% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::24            1      0.01%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::total        18113                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.bytesReadWrQ             88640                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl0.bytesReadSys          76555008                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl0.bytesWrittenSys       19349952                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl0.avgRdBWSys        830052197.40764332                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl0.avgWrBWSys        209802997.83042830                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl0.totGap             92229116250                       # Total gap between requests (Tick)
board.memory.mem_ctrl0.avgGap                61547.01                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl0.requestorReadBytes::cache_hierarchy.l1dcaches.prefetcher        48768                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl0.requestorReadBytes::processor.switch.core.mmu.dtb.walker       177280                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl0.requestorReadBytes::processor.switch.core.inst        11712                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl0.requestorReadBytes::processor.switch.core.data     76228608                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl0.requestorWriteBytes::writebacks     19349824                       # Per-requestor bytes write to memory (Byte)
board.memory.mem_ctrl0.requestorReadRate::cache_hierarchy.l1dcaches.prefetcher 528769.921403129469                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl0.requestorReadRate::processor.switch.core.mmu.dtb.walker 1922168.874391953694                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl0.requestorReadRate::processor.switch.core.inst 126988.051990515349                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl0.requestorReadRate::processor.switch.core.data 826513186.122661709785                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl0.requestorWriteRate::writebacks 209801609.982865571976                       # Per-requestor bytes write to memory rate ((Byte/Second))
board.memory.mem_ctrl0.requestorReadAccesses::cache_hierarchy.l1dcaches.prefetcher          762                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl0.requestorReadAccesses::processor.switch.core.mmu.dtb.walker         2770                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl0.requestorReadAccesses::processor.switch.core.inst          183                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl0.requestorReadAccesses::processor.switch.core.data      1192457                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl0.requestorWriteAccesses::writebacks       302343                       # Per-requestor write serviced memory accesses (Count)
board.memory.mem_ctrl0.requestorReadTotalLat::cache_hierarchy.l1dcaches.prefetcher     30865559                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl0.requestorReadTotalLat::processor.switch.core.mmu.dtb.walker    127382187                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl0.requestorReadTotalLat::processor.switch.core.inst      9094480                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl0.requestorReadTotalLat::processor.switch.core.data  62569412465                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl0.requestorWriteTotalLat::writebacks 5186692208884                       # Per-requestor write total memory access latency (Tick)
board.memory.mem_ctrl0.requestorReadAvgLat::cache_hierarchy.l1dcaches.prefetcher     40505.98                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl0.requestorReadAvgLat::processor.switch.core.mmu.dtb.walker     45986.35                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl0.requestorReadAvgLat::processor.switch.core.inst     49696.61                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl0.requestorReadAvgLat::processor.switch.core.data     52471.00                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl0.requestorWriteAvgLat::writebacks  17154993.53                       # Per-requestor write average memory access latency ((Tick/Count))
board.memory.mem_ctrl0.dram.bytesRead::cache_hierarchy.l1dcaches.prefetcher        48768                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesRead::processor.switch.core.mmu.dtb.walker       177280                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesRead::processor.switch.core.inst        11712                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesRead::processor.switch.core.data     76317248                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesRead::total     76555008                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesInstRead::processor.switch.core.inst        11712                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesInstRead::total        11712                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesWritten::writebacks     19349952                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl0.dram.bytesWritten::total     19349952                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl0.dram.numReads::cache_hierarchy.l1dcaches.prefetcher          762                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numReads::processor.switch.core.mmu.dtb.walker         2770                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numReads::processor.switch.core.inst          183                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numReads::processor.switch.core.data      1192457                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numReads::total      1196172                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numWrites::writebacks       302343                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numWrites::total       302343                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.bwRead::cache_hierarchy.l1dcaches.prefetcher       528770                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwRead::processor.switch.core.mmu.dtb.walker      1922169                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwRead::processor.switch.core.inst       126988                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwRead::processor.switch.core.data    827474271                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwRead::total    830052197                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwInstRead::processor.switch.core.inst       126988                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwInstRead::total       126988                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwWrite::writebacks    209802998                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwWrite::total    209802998                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::writebacks    209802998                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::cache_hierarchy.l1dcaches.prefetcher       528770                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::processor.switch.core.mmu.dtb.walker      1922169                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::processor.switch.core.inst       126988                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::processor.switch.core.data    827474271                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::total   1039855195                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.readBursts        1194787                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl0.dram.writeBursts        302341                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::0        38623                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::1        38126                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::2        36099                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::3        36693                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::4        38203                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::5        38569                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::6        38483                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::7        38369                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::8        37217                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::9        38632                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::10        40222                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::11        38152                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::12        37620                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::13        36765                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::14        35549                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::15        38043                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::16        38042                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::17        37462                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::18        36550                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::19        36980                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::20        38901                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::21        37856                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::22        36465                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::23        37585                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::24        38819                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::25        38305                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::26        33962                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::27        33916                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::28        36537                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::29        35283                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::30        35254                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::31        37505                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::0         9678                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::1         9533                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::2         9484                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::3         9425                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::4         9638                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::5         9810                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::6         9815                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::7         9636                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::8         9456                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::9        10156                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::10        10920                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::11        10613                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::12        10250                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::13         9396                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::14         9301                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::15         9571                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::16         9511                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::17         9492                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::18         8294                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::19         8468                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::20         9474                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::21         9394                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::22         9245                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::23         9626                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::24        10613                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::25        10243                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::26         8420                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::27         8055                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::28         8390                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::29         8178                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::30         8758                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::31         9498                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.totQLat       41837540487                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl0.dram.totBusLat      3981030284                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl0.dram.totMemAccLat  62736754691                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl0.dram.avgQLat          35016.74                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl0.dram.avgBusLat         3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl0.dram.avgMemAccLat     52508.74                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl0.dram.readRowHits        174962                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl0.dram.writeRowHits        71639                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl0.dram.readRowHitRate        14.64                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl0.dram.writeRowHitRate        23.69                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl0.dram.bytesPerActivate::samples      1250530                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::mean    76.620313                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::gmean    71.418370                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::stdev    44.492869                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::0-127      1094090     87.49%     87.49% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::128-255       137654     11.01%     98.50% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::256-383        13602      1.09%     99.59% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::384-511         3088      0.25%     99.83% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::512-639         1111      0.09%     99.92% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::640-767          488      0.04%     99.96% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::768-895          209      0.02%     99.98% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::896-1023          124      0.01%     99.99% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::1024-1151          164      0.01%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::total      1250530                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.dramBytesRead     76466368                       # Total bytes read (Byte)
board.memory.mem_ctrl0.dram.dramBytesWritten     19349824                       # Total bytes written (Byte)
board.memory.mem_ctrl0.dram.avgRdBW        829.091113                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl0.dram.avgWrBW        209.801610                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl0.dram.peakBW           19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl0.dram.busUtil              5.41                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl0.dram.busUtilRead          4.32                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl0.dram.busUtilWrite         1.09                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl0.dram.pageHitRate         16.47                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl0.dram.power_state.pwrStateResidencyTicks::UNDEFINED 11922737753250                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl0.dram.rank0.actEnergy 990420513.264000                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.preEnergy 1748434596.300027                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.readEnergy 1660591513.593591                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.writeEnergy 369633407.471992                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.refreshEnergy 8003481418.361487                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.actBackEnergy 12402188547.436863                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.preBackEnergy 127682282.649601                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.actPowerDownEnergy 22335124391.193695                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.prePowerDownEnergy 649163830.559981                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.selfRefreshEnergy 9733375.092000                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.totalEnergy 48296483703.988380                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.averagePower   523.657478                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl0.dram.rank0.totalIdleTime  65607720563                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::IDLE     56379962                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::REF   4144700000                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::SREF     23749990                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::PRE_PDN   2704855749                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::ACT  22419906877                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::ACT_PDN  62879581172                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.actEnergy 959848946.783994                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.preEnergy 1694477787.660028                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.readEnergy 1616938221.897588                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.writeEnergy 343662559.967993                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.refreshEnergy 8004157273.911087                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.actBackEnergy 12198443634.014439                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.preBackEnergy 129095573.107200                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.actPowerDownEnergy 22370780786.928055                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.prePowerDownEnergy 727880731.199953                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.selfRefreshEnergy 8163785.179200                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.totalEnergy 48053449300.651047                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.averagePower   521.022363                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl0.dram.rank1.totalIdleTime  66034910560                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::IDLE     60500358                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::REF   4145050000                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::SREF     24354400                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::PRE_PDN   3032178394                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::ACT  21988776812                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::ACT_PDN  62978383454                       # Time in different power states (Tick)
board.memory.mem_ctrl0.power_state.pwrStateResidencyTicks::UNDEFINED 11922737753250                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl1.avgPriority_writebacks::samples    300642.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl1.avgPriority_cache_hierarchy.l1dcaches.prefetcher::samples       740.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl1.avgPriority_processor.switch.core.mmu.dtb.walker::samples      2107.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl1.avgPriority_processor.switch.core.inst::samples       117.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl1.avgPriority_processor.switch.core.data::samples   1173420.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl1.priorityMinLatency 0.000000017492                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl1.priorityMaxLatency 0.000343441814                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl1.numReadWriteTurnArounds        18006                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl1.numWriteReadTurnArounds        18006                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl1.numStayReadState       2403453                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl1.numStayWriteState       282663                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl1.readReqs               1177851                       # Number of read requests accepted (Count)
board.memory.mem_ctrl1.writeReqs               300642                       # Number of write requests accepted (Count)
board.memory.mem_ctrl1.readBursts             1177851                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl1.writeBursts             300642                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl1.servicedByWrQ             1467                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl1.mergedWrBursts               0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl1.avgRdQLen                 1.76                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl1.avgWrQLen                57.18                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl1.numRdRetry                   0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl1.numWrRetry                   0                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl1.readPktSize::0               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::1               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::2               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::3               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::4               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::5               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::6         1177851                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::0              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::1              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::2              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::3              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::4              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::5              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::6         300642                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.rdQLenPdf::0            570484                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::1            300182                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::2            134698                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::3             81606                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::4             57720                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::5             31567                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::6               126                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::7                 1                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::8                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::9                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::10                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::11                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::12                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::13                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::14                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::15                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::16                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::17                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::18                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::19                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::20                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::21                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::22                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::23                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::24                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::25                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::26                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::27                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::28                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::29                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::30                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::31                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::32                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::33                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::34                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::35                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::36                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::37                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::38                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::39                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::40                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::41                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::42                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::43                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::44                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::45                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::46                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::47                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::48                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::49                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::50                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::51                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::52                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::53                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::54                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::55                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::56                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::57                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::58                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::59                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::60                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::61                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::62                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::63                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::0                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::1                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::2                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::3                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::4                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::5                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::6                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::7                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::8                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::9                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::10                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::11                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::12                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::13                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::14                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::15                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::16                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::17                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::18                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::19                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::20                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::21                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::22                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::23                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::24                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::25                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::26                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::27                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::28                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::29                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::30                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::31                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::32                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::33                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::34                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::35                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::36                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::37                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::38                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::39                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::40                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::41                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::42                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::43                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::44                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::45                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::46                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::47             5312                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::48             5785                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::49            14989                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::50            17519                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::51            18112                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::52            18241                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::53            18193                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::54            18230                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::55            18239                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::56            18287                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::57            18337                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::58            18457                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::59            18498                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::60            18597                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::61            18737                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::62            18367                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::63            18262                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::64            18216                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::65              224                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::66               28                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::67                8                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::68                3                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::69                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::70                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::71                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::72                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::73                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::74                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::75                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::76                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::77                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::78                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::79                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::80                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::81                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::82                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::83                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::84                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::85                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::86                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::87                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::88                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::89                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::90                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::91                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::92                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::93                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::94                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::95                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::96                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::97                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::98                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::99                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::100               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::101               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::102               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::103               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::104               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::105               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::106               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::107               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::108               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::109               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::110               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::111               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::112               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::113               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::114               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::115               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::116               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::117               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::118               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::119               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::120               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::121               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::122               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::123               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::124               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::125               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::126               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::127               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdPerTurnAround::samples        18006                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::mean    65.334055                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::gmean    62.185569                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::stdev    20.402841                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::12-15            5      0.03%      0.03% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::16-19           14      0.08%      0.11% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::20-23           62      0.34%      0.45% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::24-27          164      0.91%      1.36% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::28-31          241      1.34%      2.70% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::32-35          366      2.03%      4.73% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::36-39          575      3.19%      7.93% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::40-43          840      4.67%     12.59% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::44-47         1045      5.80%     18.39% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::48-51         1243      6.90%     25.30% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::52-55         1556      8.64%     33.94% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::56-59         1552      8.62%     42.56% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::60-63         1532      8.51%     51.07% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::64-67         1397      7.76%     58.82% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::68-71         1385      7.69%     66.52% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::72-75         1112      6.18%     72.69% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::76-79          972      5.40%     78.09% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::80-83          817      4.54%     82.63% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::84-87          677      3.76%     86.39% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::88-91          523      2.90%     89.29% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::92-95          466      2.59%     91.88% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::96-99          333      1.85%     93.73% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::100-103          268      1.49%     95.22% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::104-107          236      1.31%     96.53% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::108-111          178      0.99%     97.52% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::112-115          121      0.67%     98.19% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::116-119           80      0.44%     98.63% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::120-123           66      0.37%     99.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::124-127           49      0.27%     99.27% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::128-131           40      0.22%     99.49% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::132-135           23      0.13%     99.62% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::136-139           19      0.11%     99.73% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::140-143           20      0.11%     99.84% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::144-147            8      0.04%     99.88% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::148-151            7      0.04%     99.92% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::152-155            5      0.03%     99.95% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::156-159            4      0.02%     99.97% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::160-163            1      0.01%     99.98% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::168-171            2      0.01%     99.99% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::176-179            1      0.01%     99.99% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::180-183            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::total        18006                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.wrPerTurnAround::samples        18006                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::mean    16.697045                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::gmean    16.664479                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::stdev     1.067257                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::16        12210     67.81%     67.81% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::17          311      1.73%     69.54% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::18         4463     24.79%     94.32% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::19          833      4.63%     98.95% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::20          145      0.81%     99.76% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::21           34      0.19%     99.94% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::22            6      0.03%     99.98% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::23            3      0.02%     99.99% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::24            1      0.01%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::total        18006                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.bytesReadWrQ             93888                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl1.bytesReadSys          75382464                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl1.bytesWrittenSys       19241088                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl1.avgRdBWSys        817338819.80918300                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl1.avgWrBWSys        208622633.47831976                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl1.totGap             92229293000                       # Total gap between requests (Tick)
board.memory.mem_ctrl1.avgGap                62380.61                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl1.requestorReadBytes::cache_hierarchy.l1dcaches.prefetcher        47360                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl1.requestorReadBytes::processor.switch.core.mmu.dtb.walker       134848                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl1.requestorReadBytes::processor.switch.core.inst         7488                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl1.requestorReadBytes::processor.switch.core.data     75098880                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl1.requestorWriteBytes::writebacks     19241408                       # Per-requestor bytes write to memory (Byte)
board.memory.mem_ctrl1.requestorReadRate::cache_hierarchy.l1dcaches.prefetcher 513503.598213012854                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl1.requestorReadRate::processor.switch.core.mmu.dtb.walker 1462097.407344348729                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl1.requestorReadRate::processor.switch.core.inst 81189.082420165549                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl1.requestorReadRate::processor.switch.core.data 814264043.533937215805                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl1.requestorWriteRate::writebacks 208626103.097226589918                       # Per-requestor bytes write to memory rate ((Byte/Second))
board.memory.mem_ctrl1.requestorReadAccesses::cache_hierarchy.l1dcaches.prefetcher          740                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl1.requestorReadAccesses::processor.switch.core.mmu.dtb.walker         2107                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl1.requestorReadAccesses::processor.switch.core.inst          117                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl1.requestorReadAccesses::processor.switch.core.data      1174887                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl1.requestorWriteAccesses::writebacks       300642                       # Per-requestor write serviced memory accesses (Count)
board.memory.mem_ctrl1.requestorReadTotalLat::cache_hierarchy.l1dcaches.prefetcher     29386573                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl1.requestorReadTotalLat::processor.switch.core.mmu.dtb.walker     94419139                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl1.requestorReadTotalLat::processor.switch.core.inst      6513969                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl1.requestorReadTotalLat::processor.switch.core.data  61289318115                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl1.requestorWriteTotalLat::writebacks 5185771379063                       # Per-requestor write total memory access latency (Tick)
board.memory.mem_ctrl1.requestorReadAvgLat::cache_hierarchy.l1dcaches.prefetcher     39711.59                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl1.requestorReadAvgLat::processor.switch.core.mmu.dtb.walker     44812.12                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl1.requestorReadAvgLat::processor.switch.core.inst     55674.95                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl1.requestorReadAvgLat::processor.switch.core.data     52166.14                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl1.requestorWriteAvgLat::writebacks  17248991.75                       # Per-requestor write average memory access latency ((Tick/Count))
board.memory.mem_ctrl1.dram.bytesRead::cache_hierarchy.l1dcaches.prefetcher        47360                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesRead::processor.switch.core.mmu.dtb.walker       134848                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesRead::processor.switch.core.inst         7488                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesRead::processor.switch.core.data     75192768                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesRead::total     75382464                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesInstRead::processor.switch.core.inst         7488                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesInstRead::total         7488                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesWritten::writebacks     19241088                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl1.dram.bytesWritten::total     19241088                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl1.dram.numReads::cache_hierarchy.l1dcaches.prefetcher          740                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numReads::processor.switch.core.mmu.dtb.walker         2107                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numReads::processor.switch.core.inst          117                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numReads::processor.switch.core.data      1174887                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numReads::total      1177851                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numWrites::writebacks       300642                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numWrites::total       300642                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.bwRead::cache_hierarchy.l1dcaches.prefetcher       513504                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwRead::processor.switch.core.mmu.dtb.walker      1462097                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwRead::processor.switch.core.inst        81189                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwRead::processor.switch.core.data    815282030                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwRead::total    817338820                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwInstRead::processor.switch.core.inst        81189                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwInstRead::total        81189                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwWrite::writebacks    208622633                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwWrite::total    208622633                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::writebacks    208622633                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::cache_hierarchy.l1dcaches.prefetcher       513504                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::processor.switch.core.mmu.dtb.walker      1462097                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::processor.switch.core.inst        81189                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::processor.switch.core.data    815282030                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::total   1025961453                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.readBursts        1176384                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl1.dram.writeBursts        300647                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::0        38123                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::1        36193                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::2        35840                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::3        37078                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::4        37863                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::5        38842                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::6        35538                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::7        37627                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::8        39016                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::9        37498                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::10        39411                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::11        37077                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::12        37494                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::13        36863                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::14        35211                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::15        37065                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::16        38328                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::17        36818                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::18        35920                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::19        35570                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::20        37919                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::21        37643                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::22        36837                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::23        36484                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::24        39225                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::25        37533                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::26        34542                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::27        33970                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::28        34469                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::29        32556                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::30        35581                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::31        36250                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::0         9734                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::1         9475                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::2         9315                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::3         9447                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::4         9601                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::5         9797                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::6         9402                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::7         9523                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::8         9782                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::9         9955                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::10        10763                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::11        10504                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::12        10318                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::13         9488                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::14         9173                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::15         9431                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::16         9555                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::17         9352                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::18         8317                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::19         8310                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::20         9478                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::21         9401                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::22         9304                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::23         9596                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::24        10631                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::25        10107                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::26         8475                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::27         8074                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::28         8187                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::29         7936                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::30         8802                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::31         9414                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.totQLat       40842328868                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl1.dram.totBusLat      3919711488                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl1.dram.totMemAccLat  61419637796                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl1.dram.avgQLat          34718.53                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl1.dram.avgBusLat         3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl1.dram.avgMemAccLat     52210.53                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl1.dram.readRowHits        175841                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl1.dram.writeRowHits        71841                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl1.dram.readRowHitRate        14.95                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl1.dram.writeRowHitRate        23.90                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl1.dram.bytesPerActivate::samples      1229337                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::mean    76.894209                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::gmean    71.515245                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::stdev    45.530200                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::0-127      1075096     87.45%     87.45% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::128-255       134414     10.93%     98.39% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::256-383        14218      1.16%     99.54% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::384-511         3382      0.28%     99.82% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::512-639         1178      0.10%     99.91% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::640-767          544      0.04%     99.96% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::768-895          239      0.02%     99.98% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::896-1023          124      0.01%     99.99% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::1024-1151          142      0.01%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::total      1229337                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.dramBytesRead     75288576                       # Total bytes read (Byte)
board.memory.mem_ctrl1.dram.dramBytesWritten     19241408                       # Total bytes written (Byte)
board.memory.mem_ctrl1.dram.avgRdBW        816.320834                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl1.dram.avgWrBW        208.626103                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl1.dram.peakBW           19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl1.dram.busUtil              5.34                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl1.dram.busUtilRead          4.25                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl1.dram.busUtilWrite         1.09                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl1.dram.pageHitRate         16.77                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl1.dram.power_state.pwrStateResidencyTicks::UNDEFINED 11922737753250                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl1.dram.rank0.actEnergy 971806241.951997                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.preEnergy 1715592518.388028                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.readEnergy 1636799578.176006                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.writeEnergy 367323891.647994                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.refreshEnergy 8004833129.460687                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.actBackEnergy 12224745217.171263                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.preBackEnergy 127273358.284800                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.actPowerDownEnergy 22426469846.390396                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.prePowerDownEnergy 680564665.199974                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.selfRefreshEnergy 4487496.283200                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.totalEnergy 48159895942.955940                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.averagePower   522.176517                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl1.dram.rank0.totalIdleTime  65984652581                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::IDLE     55340046                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::REF   4145400000                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::SREF     11588970                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::PRE_PDN   2835688228                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::ACT  22045305638                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::ACT_PDN  63137488823                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.actEnergy 945223559.279996                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.preEnergy 1668647341.972824                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.readEnergy 1589928861.964797                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.writeEnergy 341919217.583993                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.refreshEnergy 8005508985.010286                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.actBackEnergy 12064819603.015223                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.preBackEnergy 128792142.528000                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.actPowerDownEnergy 22362594038.937653                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.prePowerDownEnergy 805471482.479944                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.selfRefreshEnergy 3959707.483200                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.totalEnergy 47916864940.257759                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.averagePower   519.541439                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl1.dram.rank1.totalIdleTime  66317124465                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::IDLE     58822730                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::REF   4145750000                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::SREF      9757098                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::PRE_PDN   3355062153                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::ACT  21707598547                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::ACT_PDN  62952322570                       # Time in different power states (Tick)
board.memory.mem_ctrl1.power_state.pwrStateResidencyTicks::UNDEFINED 11922737753250                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.bad_addr.power_state.pwrStateResidencyTicks::UNDEFINED 11922737753250                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 11922737753250                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.default_bus.power_state.pwrStateResidencyTicks::UNDEFINED 11922737753250                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.empty_isa.power_state.pwrStateResidencyTicks::UNDEFINED 11922737753250                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 11922737753250                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 11922737753250                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 11922737753250                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 11922737753250                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 11922737753250                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 11922737753250                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 11922737753250                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadTxs            0                       # Number of DMA read transactions (not PRD). (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteFullPages            0                       # Number of full page size DMA writes. (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteBytes            0                       # Number of bytes transfered via DMA writes. (Byte)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteTxs            0                       # Number of DMA write transactions. (Count)
board.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 11922737753250                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 11922737753250                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 11922737753250                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 11922737753250                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 11922737753250                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 11922737753250                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 11922737753250                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.numCycles                0                       # Number of cpu cycles simulated (Cycle)
board.processor.start.core.cpi                    nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.start.core.ipc                    nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.start.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.start.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.start.core.numVMExits               0                       # total number of KVM exits (Count)
board.processor.start.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.start.core.numExitSignal            0                       # exits due to signal delivery (Count)
board.processor.start.core.numMMIO                  0                       # number of VM exits due to memory mapped IO (Count)
board.processor.start.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.start.core.numIO                    0                       # number of VM exits due to legacy IO (Count)
board.processor.start.core.numHalt                  0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.start.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.start.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.start.core.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.start.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.start.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.start.core.commitStats0.cpi          nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.start.core.commitStats0.ipc          nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.start.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.start.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.start.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.start.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.start.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.start.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.start.core.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
board.processor.start.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.start.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.start.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.start.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.start.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.start.core.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
board.processor.start.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.start.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.start.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.start.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.start.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.start.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.start.core.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.start.core.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
board.processor.start.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.start.core.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
board.processor.start.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.start.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.start.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.start.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.start.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 11922737753250                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.start.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.start.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.start.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.start.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 11922737753250                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.power_state.pwrStateResidencyTicks::OFF 11922737753250                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.start.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.start.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.switch.core.numCycles       368916597                       # Number of cpu cycles simulated (Cycle)
board.processor.switch.core.cpi              7.340952                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.switch.core.ipc              0.136222                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.switch.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.switch.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.switch.core.instsAdded      125594673                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.switch.core.nonSpecInstsAdded         6732                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.switch.core.instsIssued     114821368                       # Number of instructions issued (Count)
board.processor.switch.core.squashedInstsIssued       163273                       # Number of squashed instructions issued (Count)
board.processor.switch.core.squashedInstsExamined     37581326                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.switch.core.squashedOperandsExamined     85242386                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.switch.core.squashedNonSpecRemoved         3491                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.switch.core.numIssuedDist::samples    368879375                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::mean     0.311271                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::stdev     0.815150                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::0    309964695     84.03%     84.03% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::1     23764239      6.44%     90.47% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::2     19749958      5.35%     95.83% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::3     10899215      2.95%     98.78% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::4      3785574      1.03%     99.81% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::5       579064      0.16%     99.96% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::6       134562      0.04%    100.00% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::7         1964      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::8          104      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::total    368879375                       # Number of insts issued each cycle (Count)
board.processor.switch.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::IntAlu       363254     19.15%     19.15% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::IntMult          212      0.01%     19.16% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::IntDiv           16      0.00%     19.16% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatAdd            0      0.00%     19.16% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatCmp            0      0.00%     19.16% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatCvt            0      0.00%     19.16% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMult            0      0.00%     19.16% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMultAcc            0      0.00%     19.16% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatDiv            0      0.00%     19.16% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMisc            0      0.00%     19.16% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatSqrt            0      0.00%     19.16% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAdd            0      0.00%     19.16% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAddAcc            0      0.00%     19.16% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAlu            0      0.00%     19.16% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdCmp            0      0.00%     19.16% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdCvt            0      0.00%     19.16% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdMisc            0      0.00%     19.16% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdMult            0      0.00%     19.16% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdMultAcc            0      0.00%     19.16% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdMatMultAcc            0      0.00%     19.16% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdShift            0      0.00%     19.16% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdShiftAcc            0      0.00%     19.16% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdDiv            0      0.00%     19.16% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSqrt            0      0.00%     19.16% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatAdd            0      0.00%     19.16% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatAlu            0      0.00%     19.16% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatCmp            0      0.00%     19.16% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatCvt            0      0.00%     19.16% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatDiv            0      0.00%     19.16% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatMisc            0      0.00%     19.16% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatMult            0      0.00%     19.16% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatMultAcc            0      0.00%     19.16% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%     19.16% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatSqrt            0      0.00%     19.16% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdReduceAdd            0      0.00%     19.16% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdReduceAlu            0      0.00%     19.16% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdReduceCmp            0      0.00%     19.16% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     19.16% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     19.16% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAes            0      0.00%     19.16% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAesMix            0      0.00%     19.16% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSha1Hash            0      0.00%     19.16% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSha1Hash2            0      0.00%     19.16% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSha256Hash            0      0.00%     19.16% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSha256Hash2            0      0.00%     19.16% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdShaSigma2            0      0.00%     19.16% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdShaSigma3            0      0.00%     19.16% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdPredAlu            0      0.00%     19.16% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::Matrix            0      0.00%     19.16% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::MatrixMov            0      0.00%     19.16% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::MatrixOP            0      0.00%     19.16% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::MemRead      1519168     80.08%     99.24% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::MemWrite        14428      0.76%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statIssuedInstType_0::No_OpClass       273102      0.24%      0.24% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::IntAlu     89013598     77.52%     77.76% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::IntMult         5323      0.00%     77.77% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::IntDiv       715600      0.62%     78.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatAdd            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatCmp            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatCvt            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMult            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatDiv            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMisc            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatSqrt            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAdd            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAlu            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdCmp            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdCvt            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdMisc            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdMult            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdShift            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdDiv            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSqrt            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAes            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAesMix            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::Matrix            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::MatrixMov            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::MatrixOP            0      0.00%     78.39% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::MemRead     22107427     19.25%     97.64% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::MemWrite      2706318      2.36%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::total    114821368                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.issueRate        0.311239                       # Inst issue rate ((Count/Cycle))
board.processor.switch.core.fuBusy            1897078                       # FU busy when requested (Count)
board.processor.switch.core.fuBusyRate       0.016522                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.switch.core.intInstQueueReads    600582462                       # Number of integer instruction queue reads (Count)
board.processor.switch.core.intInstQueueWrites    163184325                       # Number of integer instruction queue writes (Count)
board.processor.switch.core.intInstQueueWakeupAccesses    109873056                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.switch.core.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
board.processor.switch.core.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
board.processor.switch.core.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.switch.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.switch.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.switch.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.switch.core.intAluAccesses    116445344                       # Number of integer alu accesses (Count)
board.processor.switch.core.fpAluAccesses            0                       # Number of floating point alu accesses (Count)
board.processor.switch.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.switch.core.numSquashedInsts       188532                       # Number of squashed instructions skipped in execute (Count)
board.processor.switch.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.switch.core.timesIdled            402                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.switch.core.idleCycles          37222                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.switch.core.MemDepUnit__0.insertedLoads     22619099                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__0.insertedStores      3269796                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__0.conflictingLoads      1793868                       # Number of conflicting loads. (Count)
board.processor.switch.core.MemDepUnit__0.conflictingStores      1276228                       # Number of conflicting stores. (Count)
board.processor.switch.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch.core.branchPred.lookups_0::NoBranch         7921      0.04%      0.04% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::Return        80754      0.40%      0.44% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::CallDirect        92909      0.46%      0.90% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::CallIndirect            0      0.00%      0.90% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::DirectCond     18740191     92.54%     93.43% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::DirectUncond      1330202      6.57%    100.00% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::total     20251977                       # Number of BP lookups (Count)
board.processor.switch.core.branchPred.squashes_0::NoBranch         7737      0.09%      0.09% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::Return         9973      0.12%      0.21% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::CallDirect        22128      0.26%      0.48% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::CallIndirect            0      0.00%      0.48% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::DirectCond      7736102     92.57%     93.05% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::DirectUncond       580751      6.95%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::total      8356691                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.corrected_0::NoBranch          556      0.09%      0.09% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::Return          657      0.11%      0.20% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::CallDirect         5070      0.84%      1.04% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::CallIndirect            0      0.00%      1.04% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::DirectCond       547250     90.26%     91.30% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::DirectUncond        52778      8.70%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::total       606311                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.committed_0::NoBranch          184      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::Return        70781      0.60%      0.60% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::CallDirect        70781      0.60%      1.19% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::CallIndirect            0      0.00%      1.19% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::DirectCond     11004078     92.51%     93.70% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::DirectUncond       749447      6.30%    100.00% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::total     11895271                       # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.mispredicted_0::NoBranch          184      0.03%      0.03% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::Return          650      0.12%      0.16% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::CallDirect         3232      0.61%      0.77% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::CallIndirect            0      0.00%      0.77% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::DirectCond       484266     91.97%     92.74% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::DirectUncond        38236      7.26%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::total       526568                       # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.targetProvider_0::NoTarget      9660897     47.70%     47.70% # The component providing the target for taken branches (Count)
board.processor.switch.core.branchPred.targetProvider_0::BTB     10510326     51.90%     99.60% # The component providing the target for taken branches (Count)
board.processor.switch.core.branchPred.targetProvider_0::RAS        80754      0.40%    100.00% # The component providing the target for taken branches (Count)
board.processor.switch.core.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.switch.core.branchPred.targetProvider_0::total     20251977                       # The component providing the target for taken branches (Count)
board.processor.switch.core.branchPred.targetWrong_0::NoBranch       204175     33.79%     33.79% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::Return       399369     66.10%     99.89% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::CallDirect          657      0.11%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::total       604201                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.condPredicted     18741622                       # Number of conditional branches predicted (Count)
board.processor.switch.core.branchPred.condPredictedTaken      9104817                       # Number of conditional branches predicted as taken (Count)
board.processor.switch.core.branchPred.condIncorrect       606311                       # Number of conditional branches incorrect (Count)
board.processor.switch.core.branchPred.predTakenBTBMiss        13696                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.switch.core.branchPred.NotTakenMispredicted       306811                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.switch.core.branchPred.TakenMispredicted       299500                       # Number branches predicted taken but are actually not taken (Count)
board.processor.switch.core.branchPred.BTBLookups     20251977                       # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.BTBUpdates       305598                       # Number of BTB updates (Count)
board.processor.switch.core.branchPred.BTBHits     18739261                       # Number of BTB hits (Count)
board.processor.switch.core.branchPred.BTBHitRatio     0.925305                       # BTB Hit Ratio (Ratio)
board.processor.switch.core.branchPred.BTBMispredicted        14427                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.switch.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.switch.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.switch.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.switch.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.switch.core.branchPred.btb.lookups::NoBranch         7921      0.04%      0.04% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::Return        80754      0.40%      0.44% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::CallDirect        92909      0.46%      0.90% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::CallIndirect            0      0.00%      0.90% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::DirectCond     18740191     92.54%     93.43% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::DirectUncond      1330202      6.57%    100.00% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::total     20251977                       # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.misses::NoBranch          751      0.05%      0.05% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::Return        79574      5.26%      5.31% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::CallDirect         6342      0.42%      5.73% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::CallIndirect            0      0.00%      5.73% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::DirectCond      1423071     94.07%     99.80% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::DirectUncond         2978      0.20%    100.00% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::total      1512716                       # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::CallDirect         5070      1.66%      1.66% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::CallIndirect            0      0.00%      1.66% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::DirectCond       247750     81.07%     82.73% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::DirectUncond        52778     17.27%    100.00% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::total       305598                       # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::CallDirect         5070      1.66%      1.66% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::CallIndirect            0      0.00%      1.66% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::DirectCond       247750     81.07%     82.73% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::DirectUncond        52778     17.27%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::total       305598                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 11922737753250                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.switch.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.switch.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.switch.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.switch.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.switch.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.switch.core.branchPred.loop_predictor.used        24502                       # Number of times the loop predictor is the provider. (Count)
board.processor.switch.core.branchPred.loop_predictor.correct        23905                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
board.processor.switch.core.branchPred.loop_predictor.wrong          597                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
board.processor.switch.core.branchPred.ras.pushes       102882                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.switch.core.branchPred.ras.pops       102882                       # Number of times a PC was poped from the RAS (Count)
board.processor.switch.core.branchPred.ras.squashes        32101                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.switch.core.branchPred.ras.used        70781                       # Number of times the RAS is the provider (Count)
board.processor.switch.core.branchPred.ras.correct        70131                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.switch.core.branchPred.ras.incorrect          650                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.switch.core.branchPred.tage.longestMatchProviderCorrect      8697299                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
board.processor.switch.core.branchPred.tage.altMatchProviderCorrect       177238                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
board.processor.switch.core.branchPred.tage.bimodalAltMatchProviderCorrect          128                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
board.processor.switch.core.branchPred.tage.bimodalProviderCorrect      1668547                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
board.processor.switch.core.branchPred.tage.longestMatchProviderWrong       357952                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
board.processor.switch.core.branchPred.tage.altMatchProviderWrong        78241                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
board.processor.switch.core.branchPred.tage.bimodalAltMatchProviderWrong           64                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
board.processor.switch.core.branchPred.tage.bimodalProviderWrong          107                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
board.processor.switch.core.branchPred.tage.altMatchProviderWouldHaveHit        58212                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
board.processor.switch.core.branchPred.tage.longestMatchProviderWouldHaveHit        45858                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::1      1616494                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::2       147669                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::3       278723                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::4       178774                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::5       154074                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::6       583575                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::7       548572                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::8       653180                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::9       709138                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::10       844597                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::11       556690                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::12      3039244                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::0      1929919                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::1       133104                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::2       169303                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::3       109690                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::4       226232                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::5       644675                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::6       862236                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::7       701790                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::8       851667                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::9       654378                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::10      1286964                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::11      1740772                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
board.processor.switch.core.commit.commitSquashedInsts     40653820                       # The number of squashed insts skipped by commit (Count)
board.processor.switch.core.commit.commitNonSpecStalls         3241                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.switch.core.commit.branchMispredicts       498375                       # The number of times a branch was mispredicted (Count)
board.processor.switch.core.commit.numCommittedDist::samples    362965931                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::mean     0.242502                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::stdev     1.106447                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::0    336613978     92.74%     92.74% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::1      9035789      2.49%     95.23% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::2      4203953      1.16%     96.39% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::3      4485032      1.24%     97.62% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::4      1041087      0.29%     97.91% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::5      1968473      0.54%     98.45% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::6       739552      0.20%     98.66% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::7       347304      0.10%     98.75% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::8      4530763      1.25%    100.00% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::total    362965931                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.switch.core.commit.membars          378                       # Number of memory barriers committed (Count)
board.processor.switch.core.commit.functionCalls        70781                       # Number of function calls committed. (Count)
board.processor.switch.core.commit.committedInstType_0::No_OpClass       207266      0.24%      0.24% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::IntAlu     69037869     78.43%     78.67% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::IntMult         4908      0.01%     78.68% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::IntDiv       715184      0.81%     79.49% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatAdd            0      0.00%     79.49% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatCmp            0      0.00%     79.49% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatCvt            0      0.00%     79.49% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMult            0      0.00%     79.49% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.49% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatDiv            0      0.00%     79.49% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMisc            0      0.00%     79.49% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatSqrt            0      0.00%     79.49% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAdd            0      0.00%     79.49% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.49% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAlu            0      0.00%     79.49% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdCmp            0      0.00%     79.49% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdCvt            0      0.00%     79.49% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdMisc            0      0.00%     79.49% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdMult            0      0.00%     79.49% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.49% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     79.49% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdShift            0      0.00%     79.49% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.49% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdDiv            0      0.00%     79.49% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSqrt            0      0.00%     79.49% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     79.49% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.49% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.49% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     79.49% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     79.49% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.49% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.49% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.49% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     79.49% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.49% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.49% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.49% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.49% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.49% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.49% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAes            0      0.00%     79.49% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAesMix            0      0.00%     79.49% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.49% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.49% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.49% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.49% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.49% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.49% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.49% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::Matrix            0      0.00%     79.49% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::MatrixMov            0      0.00%     79.49% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::MatrixOP            0      0.00%     79.49% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::MemRead     15576271     17.70%     97.18% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::MemWrite      2478550      2.82%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::total     88020048                       # Class of committed instruction (Count)
board.processor.switch.core.commit.commitEligibleSamples      4530763                       # number cycles where commit BW limit reached (Cycle)
board.processor.switch.core.commitStats0.numInsts     50254599                       # Number of instructions committed (thread level) (Count)
board.processor.switch.core.commitStats0.numOps     88020048                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.switch.core.commitStats0.numInstsNotNOP     50254599                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.switch.core.commitStats0.numOpsNotNOP     88020048                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.switch.core.commitStats0.cpi     7.340952                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.switch.core.commitStats0.ipc     0.136222                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.switch.core.commitStats0.numMemRefs     18054821                       # Number of memory references committed (Count)
board.processor.switch.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.switch.core.commitStats0.numIntInsts     86971098                       # Number of integer instructions (Count)
board.processor.switch.core.commitStats0.numLoadInsts     15576271                       # Number of load instructions (Count)
board.processor.switch.core.commitStats0.numStoreInsts      2478550                       # Number of store instructions (Count)
board.processor.switch.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.switch.core.commitStats0.committedInstType::No_OpClass       207266      0.24%      0.24% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::IntAlu     69037869     78.43%     78.67% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::IntMult         4908      0.01%     78.68% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::IntDiv       715184      0.81%     79.49% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatAdd            0      0.00%     79.49% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatCmp            0      0.00%     79.49% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatCvt            0      0.00%     79.49% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMult            0      0.00%     79.49% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     79.49% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatDiv            0      0.00%     79.49% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMisc            0      0.00%     79.49% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     79.49% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAdd            0      0.00%     79.49% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     79.49% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAlu            0      0.00%     79.49% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdCmp            0      0.00%     79.49% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdCvt            0      0.00%     79.49% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdMisc            0      0.00%     79.49% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdMult            0      0.00%     79.49% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     79.49% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     79.49% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdShift            0      0.00%     79.49% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     79.49% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdDiv            0      0.00%     79.49% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     79.49% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     79.49% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     79.49% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     79.49% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     79.49% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     79.49% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     79.49% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     79.49% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.49% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.49% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.49% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.49% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.49% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.49% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.49% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.49% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAes            0      0.00%     79.49% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.49% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.49% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.49% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.49% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.49% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.49% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.49% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.49% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::Matrix            0      0.00%     79.49% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::MatrixMov            0      0.00%     79.49% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::MatrixOP            0      0.00%     79.49% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::MemRead     15576271     17.70%     97.18% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::MemWrite      2478550      2.82%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::total     88020048                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedControl::IsControl     11895271                       # Class of control type instructions committed (Count)
board.processor.switch.core.commitStats0.committedControl::IsDirectControl     11824306                       # Class of control type instructions committed (Count)
board.processor.switch.core.commitStats0.committedControl::IsIndirectControl        70781                       # Class of control type instructions committed (Count)
board.processor.switch.core.commitStats0.committedControl::IsCondControl     11004078                       # Class of control type instructions committed (Count)
board.processor.switch.core.commitStats0.committedControl::IsUncondControl       891193                       # Class of control type instructions committed (Count)
board.processor.switch.core.commitStats0.committedControl::IsCall        70781                       # Class of control type instructions committed (Count)
board.processor.switch.core.commitStats0.committedControl::IsReturn        70781                       # Class of control type instructions committed (Count)
board.processor.switch.core.decode.idleCycles     44678150                       # Number of cycles decode is idle (Cycle)
board.processor.switch.core.decode.blockedCycles    285976080                       # Number of cycles decode is blocked (Cycle)
board.processor.switch.core.decode.runCycles     30463967                       # Number of cycles decode is running (Cycle)
board.processor.switch.core.decode.unblockCycles      7261425                       # Number of cycles decode is unblocking (Cycle)
board.processor.switch.core.decode.squashCycles       499753                       # Number of cycles decode is squashing (Cycle)
board.processor.switch.core.decode.branchResolved      9356637                       # Number of times decode resolved a branch (Count)
board.processor.switch.core.decode.branchMispred       107953                       # Number of times decode detected a branch misprediction (Count)
board.processor.switch.core.decode.decodedInsts    130583564                       # Number of instructions handled by decode (Count)
board.processor.switch.core.decode.squashedInsts      1080477                       # Number of squashed instructions handled by decode (Count)
board.processor.switch.core.executeStats0.numInsts    111325788                       # Number of executed instructions (Count)
board.processor.switch.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.switch.core.executeStats0.numBranches     13748195                       # Number of branches executed (Count)
board.processor.switch.core.executeStats0.numLoadInsts     18747740                       # Number of load instructions executed (Count)
board.processor.switch.core.executeStats0.numStoreInsts      2656832                       # Number of stores executed (Count)
board.processor.switch.core.executeStats0.instRate     0.301764                       # Inst execution rate ((Count/Cycle))
board.processor.switch.core.executeStats0.numCCRegReads     71762683                       # Number of times the CC registers were read (Count)
board.processor.switch.core.executeStats0.numCCRegWrites     42323518                       # Number of times the CC registers were written (Count)
board.processor.switch.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.switch.core.executeStats0.numIntRegReads    131635481                       # Number of times the integer registers were read (Count)
board.processor.switch.core.executeStats0.numIntRegWrites     81795974                       # Number of times the integer registers were written (Count)
board.processor.switch.core.executeStats0.numMemRefs     21404572                       # Number of memory refs (Count)
board.processor.switch.core.executeStats0.numMiscRegReads     55739184                       # Number of times the Misc registers were read (Count)
board.processor.switch.core.executeStats0.numMiscRegWrites         3318                       # Number of times the Misc registers were written (Count)
board.processor.switch.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.switch.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.switch.core.fetch.predictedBranches     10591080                       # Number of branches that fetch has predicted taken (Count)
board.processor.switch.core.fetch.cycles    294084723                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.switch.core.fetch.squashCycles      1215378                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.switch.core.fetch.tlbCycles          627                       # Number of cycles fetch has spent waiting for tlb (Cycle)
board.processor.switch.core.fetch.miscStallCycles        90259                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.switch.core.fetch.pendingTrapStallCycles         6367                       # Number of stall cycles due to pending traps (Cycle)
board.processor.switch.core.fetch.cacheLines     24653158                       # Number of cache lines fetched (Count)
board.processor.switch.core.fetch.icacheSquashes       242191                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.switch.core.fetch.tlbSquashes           14                       # Number of outstanding ITLB misses that were squashed (Count)
board.processor.switch.core.fetch.nisnDist::samples    368879375                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::mean     0.390519                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::stdev     1.115701                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::0    323593786     87.72%     87.72% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::1      6950971      1.88%     89.61% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::2      4386869      1.19%     90.80% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::3      7461403      2.02%     92.82% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::4     26486346      7.18%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::max_value            4                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::total    368879375                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetchStats0.numInsts     83683870                       # Number of instructions fetched (thread level) (Count)
board.processor.switch.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.switch.core.fetchStats0.fetchRate     0.226837                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.switch.core.fetchStats0.numBranches     20251977                       # Number of branches fetched (Count)
board.processor.switch.core.fetchStats0.branchRate     0.054896                       # Number of branch fetches per cycle (Ratio)
board.processor.switch.core.fetchStats0.icacheStallCycles     74089710                       # ICache total stall cycles (Cycle)
board.processor.switch.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.switch.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.switch.core.iew.squashCycles       499753                       # Number of cycles IEW is squashing (Cycle)
board.processor.switch.core.iew.blockCycles    150073104                       # Number of cycles IEW is blocking (Cycle)
board.processor.switch.core.iew.unblockCycles      1845383                       # Number of cycles IEW is unblocking (Cycle)
board.processor.switch.core.iew.dispatchedInsts    125601405                       # Number of instructions dispatched to IQ (Count)
board.processor.switch.core.iew.dispSquashedInsts      1475572                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.switch.core.iew.dispLoadInsts     22619099                       # Number of dispatched load instructions (Count)
board.processor.switch.core.iew.dispStoreInsts      3269796                       # Number of dispatched store instructions (Count)
board.processor.switch.core.iew.dispNonSpecInsts         4384                       # Number of dispatched non-speculative instructions (Count)
board.processor.switch.core.iew.iqFullEvents       988251                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.switch.core.iew.lsqFullEvents       138946                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.switch.core.iew.memOrderViolationEvents         1686                       # Number of memory order violations (Count)
board.processor.switch.core.iew.predictedTakenIncorrect       337542                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.switch.core.iew.predictedNotTakenIncorrect       231530                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.switch.core.iew.branchMispredicts       569072                       # Number of branch mispredicts detected at execute (Count)
board.processor.switch.core.iew.instsToCommit    110269547                       # Cumulative count of insts sent to commit (Count)
board.processor.switch.core.iew.writebackCount    109873056                       # Cumulative count of insts written-back (Count)
board.processor.switch.core.iew.producerInst     76332106                       # Number of instructions producing a value (Count)
board.processor.switch.core.iew.consumerInst    117143637                       # Number of instructions consuming a value (Count)
board.processor.switch.core.iew.wbRate       0.297826                       # Insts written-back per cycle ((Count/Cycle))
board.processor.switch.core.iew.wbFanout     0.651611                       # Average fanout of values written-back ((Count/Count))
board.processor.switch.core.lsq0.forwLoads       427309                       # Number of loads that had data forwarded from stores (Count)
board.processor.switch.core.lsq0.squashedLoads      7042820                       # Number of loads squashed (Count)
board.processor.switch.core.lsq0.ignoredResponses           37                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.switch.core.lsq0.memOrderViolation         1686                       # Number of memory ordering violations (Count)
board.processor.switch.core.lsq0.squashedStores       791241                       # Number of stores squashed (Count)
board.processor.switch.core.lsq0.rescheduledLoads           92                       # Number of loads that were rescheduled (Count)
board.processor.switch.core.lsq0.blockedByCache           19                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.switch.core.lsq0.loadToUse::samples     15576271                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::mean   127.655232                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::stdev   194.382155                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::0-9      6696924     42.99%     42.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::10-19       188462      1.21%     44.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::20-29      2153613     13.83%     58.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::30-39        25713      0.17%     58.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::40-49        77374      0.50%     58.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::50-59        16190      0.10%     58.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::60-69        54095      0.35%     59.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::70-79      1414933      9.08%     68.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::80-89        29114      0.19%     68.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::90-99        23044      0.15%     68.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::100-109        25083      0.16%     68.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::110-119        24053      0.15%     68.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::120-129        20083      0.13%     69.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::130-139        18291      0.12%     69.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::140-149        18647      0.12%     69.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::150-159        18769      0.12%     69.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::160-169        20581      0.13%     69.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::170-179        19163      0.12%     69.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::180-189        19060      0.12%     69.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::190-199        20352      0.13%     69.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::200-209        21640      0.14%     70.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::210-219        20549      0.13%     70.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::220-229        21230      0.14%     70.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::230-239        46540      0.30%     70.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::240-249        24071      0.15%     70.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::250-259       444472      2.85%     73.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::260-269        54543      0.35%     73.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::270-279        35802      0.23%     74.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::280-289        82987      0.53%     74.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::290-299        58696      0.38%     75.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::overflows      3882197     24.92%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::max_value         3131                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::total     15576271                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.mmu.dtb.rdAccesses     21689530                       # TLB accesses on read requests (Count)
board.processor.switch.core.mmu.dtb.wrAccesses      2693822                       # TLB accesses on write requests (Count)
board.processor.switch.core.mmu.dtb.rdMisses      3269489                       # TLB misses on read requests (Count)
board.processor.switch.core.mmu.dtb.wrMisses        37627                       # TLB misses on write requests (Count)
board.processor.switch.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 11922737753250                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.switch.core.mmu.itb.wrAccesses     24653449                       # TLB accesses on write requests (Count)
board.processor.switch.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.switch.core.mmu.itb.wrMisses          185                       # TLB misses on write requests (Count)
board.processor.switch.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 11922737753250                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch.core.power_state.pwrStateResidencyTicks::OFF 11922737753250                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch.core.rename.squashCycles       499753                       # Number of cycles rename is squashing (Cycle)
board.processor.switch.core.rename.idleCycles     47292769                       # Number of cycles rename is idle (Cycle)
board.processor.switch.core.rename.blockCycles    274735776                       # Number of cycles rename is blocking (Cycle)
board.processor.switch.core.rename.serializeStallCycles       890518                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.switch.core.rename.runCycles     33144486                       # Number of cycles rename is running (Cycle)
board.processor.switch.core.rename.unblockCycles     12316073                       # Number of cycles rename is unblocking (Cycle)
board.processor.switch.core.rename.renamedInsts    129656479                       # Number of instructions processed by rename (Count)
board.processor.switch.core.rename.ROBFullEvents       551409                       # Number of times rename has blocked due to ROB full (Count)
board.processor.switch.core.rename.IQFullEvents      8052311                       # Number of times rename has blocked due to IQ full (Count)
board.processor.switch.core.rename.SQFullEvents       485675                       # Number of times rename has blocked due to SQ full (Count)
board.processor.switch.core.rename.fullRegistersEvents      1183345                       # Number of times there has been no free registers (Count)
board.processor.switch.core.rename.renamedOperands    243152922                       # Number of destination operands rename has renamed (Count)
board.processor.switch.core.rename.lookups    472889650                       # Number of register rename lookups that rename has made (Count)
board.processor.switch.core.rename.intLookups    158779129                       # Number of integer rename lookups (Count)
board.processor.switch.core.rename.committedMaps    166111687                       # Number of HB maps that are committed (Count)
board.processor.switch.core.rename.undoneMaps     77041256                       # Number of HB maps that are undone due to squashing (Count)
board.processor.switch.core.rename.serializing         5225                       # count of serializing insts renamed (Count)
board.processor.switch.core.rename.tempSerializing         5449                       # count of temporary serializing insts renamed (Count)
board.processor.switch.core.rename.skidInsts     22309905                       # count of insts added to the skid buffer (Count)
board.processor.switch.core.rob.reads       487107656                       # The number of ROB reads (Count)
board.processor.switch.core.rob.writes      263262848                       # The number of ROB writes (Count)
board.processor.switch.core.thread_0.numInsts     50254599                       # Number of Instructions committed (Count)
board.processor.switch.core.thread_0.numOps     88020048                       # Number of Ops committed (Count)
board.processor.switch.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.089209                       # Number of seconds simulated (Second)
simTicks                                  89208518750                       # Number of ticks simulated (Tick)
finalTick                                184610366037250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    657.68                       # Real time elapsed on the host (Second)
hostTickRate                                135640805                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    3502816                       # Number of bytes of host memory used (Byte)
simInsts                                  83215835790                       # Number of instructions simulated (Count)
simOps                                    83382508711                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                126528961                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                  126782384                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.apicbridge.power_state.pwrStateResidencyTicks::UNDEFINED 11853854046500                       # Cumulative time (in ticks) in various power states (Tick)
board.bridge.power_state.pwrStateResidencyTicks::UNDEFINED 11853854046500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches.demandHits::processor.switch.core.mmu.dtb.walker     13206524                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.dptw_caches.demandHits::total     13206524                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.dptw_caches.overallHits::processor.switch.core.mmu.dtb.walker     13206524                       # number of overall hits (Count)
board.cache_hierarchy.dptw_caches.overallHits::total     13206524                       # number of overall hits (Count)
board.cache_hierarchy.dptw_caches.demandMisses::processor.switch.core.mmu.dtb.walker       269703                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.dptw_caches.demandMisses::total       269703                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.dptw_caches.overallMisses::processor.switch.core.mmu.dtb.walker       269703                       # number of overall misses (Count)
board.cache_hierarchy.dptw_caches.overallMisses::total       269703                       # number of overall misses (Count)
board.cache_hierarchy.dptw_caches.demandMissLatency::processor.switch.core.mmu.dtb.walker   1612177250                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.dptw_caches.demandMissLatency::total   1612177250                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.dptw_caches.overallMissLatency::processor.switch.core.mmu.dtb.walker   1612177250                       # number of overall miss ticks (Tick)
board.cache_hierarchy.dptw_caches.overallMissLatency::total   1612177250                       # number of overall miss ticks (Tick)
board.cache_hierarchy.dptw_caches.demandAccesses::processor.switch.core.mmu.dtb.walker     13476227                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.dptw_caches.demandAccesses::total     13476227                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.dptw_caches.overallAccesses::processor.switch.core.mmu.dtb.walker     13476227                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.dptw_caches.overallAccesses::total     13476227                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.dptw_caches.demandMissRate::processor.switch.core.mmu.dtb.walker     0.020013                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.dptw_caches.demandMissRate::total     0.020013                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.dptw_caches.overallMissRate::processor.switch.core.mmu.dtb.walker     0.020013                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.dptw_caches.overallMissRate::total     0.020013                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.dptw_caches.demandAvgMissLatency::processor.switch.core.mmu.dtb.walker  5977.602214                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.dptw_caches.demandAvgMissLatency::total  5977.602214                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.dptw_caches.overallAvgMissLatency::processor.switch.core.mmu.dtb.walker  5977.602214                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.overallAvgMissLatency::total  5977.602214                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches.writebacks::writebacks       269703                       # number of writebacks (Count)
board.cache_hierarchy.dptw_caches.writebacks::total       269703                       # number of writebacks (Count)
board.cache_hierarchy.dptw_caches.demandMshrMisses::processor.switch.core.mmu.dtb.walker       269703                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.dptw_caches.demandMshrMisses::total       269703                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.dptw_caches.overallMshrMisses::processor.switch.core.mmu.dtb.walker       269703                       # number of overall MSHR misses (Count)
board.cache_hierarchy.dptw_caches.overallMshrMisses::total       269703                       # number of overall MSHR misses (Count)
board.cache_hierarchy.dptw_caches.demandMshrMissLatency::processor.switch.core.mmu.dtb.walker   1544751500                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.demandMshrMissLatency::total   1544751500                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.overallMshrMissLatency::processor.switch.core.mmu.dtb.walker   1544751500                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.overallMshrMissLatency::total   1544751500                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.demandMshrMissRate::processor.switch.core.mmu.dtb.walker     0.020013                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.dptw_caches.demandMshrMissRate::total     0.020013                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.dptw_caches.overallMshrMissRate::processor.switch.core.mmu.dtb.walker     0.020013                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.dptw_caches.overallMshrMissRate::total     0.020013                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.dptw_caches.demandAvgMshrMissLatency::processor.switch.core.mmu.dtb.walker  5727.602214                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.demandAvgMshrMissLatency::total  5727.602214                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.overallAvgMshrMissLatency::processor.switch.core.mmu.dtb.walker  5727.602214                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.overallAvgMshrMissLatency::total  5727.602214                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.replacements       269703                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches.ReadReq.hits::processor.switch.core.mmu.dtb.walker     13206524                       # number of ReadReq hits (Count)
board.cache_hierarchy.dptw_caches.ReadReq.hits::total     13206524                       # number of ReadReq hits (Count)
board.cache_hierarchy.dptw_caches.ReadReq.misses::processor.switch.core.mmu.dtb.walker       269703                       # number of ReadReq misses (Count)
board.cache_hierarchy.dptw_caches.ReadReq.misses::total       269703                       # number of ReadReq misses (Count)
board.cache_hierarchy.dptw_caches.ReadReq.missLatency::processor.switch.core.mmu.dtb.walker   1612177250                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.dptw_caches.ReadReq.missLatency::total   1612177250                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.dptw_caches.ReadReq.accesses::processor.switch.core.mmu.dtb.walker     13476227                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.dptw_caches.ReadReq.accesses::total     13476227                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.dptw_caches.ReadReq.missRate::processor.switch.core.mmu.dtb.walker     0.020013                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.dptw_caches.ReadReq.missRate::total     0.020013                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.dptw_caches.ReadReq.avgMissLatency::processor.switch.core.mmu.dtb.walker  5977.602214                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.ReadReq.avgMissLatency::total  5977.602214                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.ReadReq.mshrMisses::processor.switch.core.mmu.dtb.walker       269703                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.dptw_caches.ReadReq.mshrMisses::total       269703                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.dptw_caches.ReadReq.mshrMissLatency::processor.switch.core.mmu.dtb.walker   1544751500                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.ReadReq.mshrMissLatency::total   1544751500                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.dptw_caches.ReadReq.mshrMissRate::processor.switch.core.mmu.dtb.walker     0.020013                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.dptw_caches.ReadReq.mshrMissRate::total     0.020013                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.dptw_caches.ReadReq.avgMshrMissLatency::processor.switch.core.mmu.dtb.walker  5727.602214                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.ReadReq.avgMshrMissLatency::total  5727.602214                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.dptw_caches.power_state.pwrStateResidencyTicks::UNDEFINED 11853854046500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches.tags.tagsInUse          128                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches.tags.totalRefs      9335768                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches.tags.sampledRefs       269703                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches.tags.avgRefs    34.614995                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches.tags.occupancies::processor.switch.core.mmu.dtb.walker          128                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.dptw_caches.tags.avgOccs::processor.switch.core.mmu.dtb.walker            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.dptw_caches.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.dptw_caches.tags.occupanciesTaskId::1024          128                       # Occupied blocks per task id (Count)
board.cache_hierarchy.dptw_caches.tags.ageTaskId_1024::0           44                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.dptw_caches.tags.ageTaskId_1024::1           48                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.dptw_caches.tags.ageTaskId_1024::2           30                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.dptw_caches.tags.ageTaskId_1024::3            4                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.dptw_caches.tags.ageTaskId_1024::4            2                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.dptw_caches.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.dptw_caches.tags.tagAccesses    108079519                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches.tags.dataAccesses    108079519                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 11853854046500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iocache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iocache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iocache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iocache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iocache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iocache.power_state.pwrStateResidencyTicks::UNDEFINED 11853854046500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iocache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iocache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iocache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iocache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iocache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iocache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iocache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 11853854046500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches.demandHits::processor.switch.core.mmu.itb.walker          704                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.iptw_caches.demandHits::total          704                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.iptw_caches.overallHits::processor.switch.core.mmu.itb.walker          704                       # number of overall hits (Count)
board.cache_hierarchy.iptw_caches.overallHits::total          704                       # number of overall hits (Count)
board.cache_hierarchy.iptw_caches.demandAccesses::processor.switch.core.mmu.itb.walker          704                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.iptw_caches.demandAccesses::total          704                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.iptw_caches.overallAccesses::processor.switch.core.mmu.itb.walker          704                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.iptw_caches.overallAccesses::total          704                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.iptw_caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches.ReadReq.hits::processor.switch.core.mmu.itb.walker          704                       # number of ReadReq hits (Count)
board.cache_hierarchy.iptw_caches.ReadReq.hits::total          704                       # number of ReadReq hits (Count)
board.cache_hierarchy.iptw_caches.ReadReq.accesses::processor.switch.core.mmu.itb.walker          704                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.iptw_caches.ReadReq.accesses::total          704                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.iptw_caches.power_state.pwrStateResidencyTicks::UNDEFINED 11853854046500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches.tags.tagsInUse           11                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches.tags.occupancies::processor.switch.core.mmu.itb.walker           11                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.iptw_caches.tags.avgOccs::processor.switch.core.mmu.itb.walker     0.085938                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.iptw_caches.tags.avgOccs::total     0.085938                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.iptw_caches.tags.occupanciesTaskId::1024           11                       # Occupied blocks per task id (Count)
board.cache_hierarchy.iptw_caches.tags.ageTaskId_1024::4           11                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.iptw_caches.tags.ratioOccsTaskId::1024     0.085938                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.iptw_caches.tags.tagAccesses         5632                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches.tags.dataAccesses         5632                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 11853854046500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches.demandHits::processor.switch.core.data      6855291                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches.demandHits::total      6855291                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1dcaches.overallHits::processor.switch.core.data      6855291                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches.overallHits::total      6855291                       # number of overall hits (Count)
board.cache_hierarchy.l1dcaches.demandMisses::processor.switch.core.data     12871826                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches.demandMisses::total     12871826                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1dcaches.overallMisses::processor.switch.core.data     12871826                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches.overallMisses::total     12871826                       # number of overall misses (Count)
board.cache_hierarchy.l1dcaches.demandMissLatency::processor.switch.core.data 799773667500                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches.demandMissLatency::total 799773667500                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMissLatency::processor.switch.core.data 799773667500                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMissLatency::total 799773667500                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1dcaches.demandAccesses::processor.switch.core.data     19727117                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches.demandAccesses::total     19727117                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches.overallAccesses::processor.switch.core.data     19727117                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches.overallAccesses::total     19727117                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1dcaches.demandMissRate::processor.switch.core.data     0.652494                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches.demandMissRate::total     0.652494                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMissRate::processor.switch.core.data     0.652494                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMissRate::total     0.652494                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.demandAvgMissLatency::processor.switch.core.data 62133.660562                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches.demandAvgMissLatency::total 62133.660562                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMissLatency::processor.switch.core.data 62133.660562                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMissLatency::total 62133.660562                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches.blockedCycles::no_targets        11470                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches.blockedCauses::no_targets           85                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches.avgBlocked::no_targets   134.941176                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches.writebacks::writebacks      1487478                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches.writebacks::total      1487478                       # number of writebacks (Count)
board.cache_hierarchy.l1dcaches.demandMshrHits::processor.switch.core.data      6833394                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches.demandMshrHits::total      6833394                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1dcaches.overallMshrHits::processor.switch.core.data      6833394                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches.overallMshrHits::total      6833394                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1dcaches.demandMshrMisses::processor.switch.core.data      6038432                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches.demandMshrMisses::total      6038432                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1dcaches.overallMshrMisses::cache_hierarchy.l1dcaches.prefetcher         4427                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches.overallMshrMisses::processor.switch.core.data      6038432                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches.overallMshrMisses::total      6042859                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1dcaches.overallMshrUncacheable::processor.switch.core.data           89                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.l1dcaches.overallMshrUncacheable::total           89                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.l1dcaches.demandMshrMissLatency::processor.switch.core.data 287217312750                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.demandMshrMissLatency::total 287217312750                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher    136611150                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMshrMissLatency::processor.switch.core.data 287217312750                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.overallMshrMissLatency::total 287353923900                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.demandMshrMissRate::processor.switch.core.data     0.306098                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches.demandMshrMissRate::total     0.306098                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMshrMissRate::cache_hierarchy.l1dcaches.prefetcher          inf                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMshrMissRate::processor.switch.core.data     0.306098                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.overallMshrMissRate::total     0.306322                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1dcaches.demandAvgMshrMissLatency::processor.switch.core.data 47564.883193                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.demandAvgMshrMissLatency::total 47564.883193                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 30858.628868                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMshrMissLatency::processor.switch.core.data 47564.883193                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.overallAvgMshrMissLatency::total 47552.644187                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.replacements      5982236                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMisses::cache_hierarchy.l1dcaches.prefetcher         4427                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMisses::total         4427                       # number of HardPFReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMissLatency::cache_hierarchy.l1dcaches.prefetcher    136611150                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMissLatency::total    136611150                       # number of HardPFReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMissRate::cache_hierarchy.l1dcaches.prefetcher          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.HardPFReq.mshrMissRate::total          inf                       # mshr miss rate for HardPFReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.HardPFReq.avgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 30858.628868                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.HardPFReq.avgMshrMissLatency::total 30858.628868                       # average HardPFReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.hits::processor.switch.core.data          178                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.hits::total          178                       # number of LockedRMWReadReq hits (Count)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.accesses::processor.switch.core.data          178                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.accesses::total          178                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.mshrMissLatency::processor.switch.core.data       667500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.mshrMissLatency::total       667500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.avgMshrMissLatency::processor.switch.core.data          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.LockedRMWReadReq.avgMshrMissLatency::total          inf                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.LockedRMWWriteReq.hits::processor.switch.core.data          178                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches.LockedRMWWriteReq.hits::total          178                       # number of LockedRMWWriteReq hits (Count)
board.cache_hierarchy.l1dcaches.LockedRMWWriteReq.accesses::processor.switch.core.data          178                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.LockedRMWWriteReq.accesses::total          178                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.ReadReq.hits::processor.switch.core.data      5499407                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches.ReadReq.hits::total      5499407                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1dcaches.ReadReq.misses::processor.switch.core.data     12740114                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches.ReadReq.misses::total     12740114                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1dcaches.ReadReq.missLatency::processor.switch.core.data 796896581500                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.missLatency::total 796896581500                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.accesses::processor.switch.core.data     18239521                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.ReadReq.accesses::total     18239521                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.ReadReq.missRate::processor.switch.core.data     0.698490                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.ReadReq.missRate::total     0.698490                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.ReadReq.avgMissLatency::processor.switch.core.data 62550.192369                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.ReadReq.avgMissLatency::total 62550.192369                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.ReadReq.mshrHits::processor.switch.core.data      6833212                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrHits::total      6833212                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMisses::processor.switch.core.data      5906902                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMisses::total      5906902                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMissLatency::processor.switch.core.data 284380217250                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMissLatency::total 284380217250                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMissRate::processor.switch.core.data     0.323852                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.ReadReq.mshrMissRate::total     0.323852                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.ReadReq.avgMshrMissLatency::processor.switch.core.data 48143.716833                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.ReadReq.avgMshrMissLatency::total 48143.716833                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.WriteReq.hits::processor.switch.core.data      1355884                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches.WriteReq.hits::total      1355884                       # number of WriteReq hits (Count)
board.cache_hierarchy.l1dcaches.WriteReq.misses::processor.switch.core.data       131712                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches.WriteReq.misses::total       131712                       # number of WriteReq misses (Count)
board.cache_hierarchy.l1dcaches.WriteReq.missLatency::processor.switch.core.data   2877086000                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.WriteReq.missLatency::total   2877086000                       # number of WriteReq miss ticks (Tick)
board.cache_hierarchy.l1dcaches.WriteReq.accesses::processor.switch.core.data      1487596                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.WriteReq.accesses::total      1487596                       # number of WriteReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1dcaches.WriteReq.missRate::processor.switch.core.data     0.088540                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.WriteReq.missRate::total     0.088540                       # miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.WriteReq.avgMissLatency::processor.switch.core.data 21843.765185                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.WriteReq.avgMissLatency::total 21843.765185                       # average WriteReq miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.WriteReq.mshrHits::processor.switch.core.data          182                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrHits::total          182                       # number of WriteReq MSHR hits (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMisses::processor.switch.core.data       131530                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMisses::total       131530                       # number of WriteReq MSHR misses (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrUncacheable::processor.switch.core.data           89                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrUncacheable::total           89                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMissLatency::processor.switch.core.data   2837095500                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMissLatency::total   2837095500                       # number of WriteReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMissRate::processor.switch.core.data     0.088418                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.WriteReq.mshrMissRate::total     0.088418                       # mshr miss rate for WriteReq accesses (Ratio)
board.cache_hierarchy.l1dcaches.WriteReq.avgMshrMissLatency::processor.switch.core.data 21569.949821                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.WriteReq.avgMshrMissLatency::total 21569.949821                       # average WriteReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1dcaches.power_state.pwrStateResidencyTicks::UNDEFINED 11853854046500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches.prefetcher.demandMshrMisses      6038432                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfIssued         6379                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUnused         2916                       # number of HardPF blocks evicted w/o reference (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUseful         1454                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUsefulButMiss           28                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches.prefetcher.accuracy     0.227935                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches.prefetcher.coverage     0.000241                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfHitInCache         1521                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfHitInMSHR          431                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfLate         1952                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfIdentified         7889                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfBufferHit         1153                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfRemovedDemand           39                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfSpanPage          395                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 11853854046500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches.tags.tagsInUse          512                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches.tags.totalRefs     12900664                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches.tags.sampledRefs      5982236                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches.tags.avgRefs     2.156495                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches.tags.occupancies::cache_hierarchy.l1dcaches.prefetcher     0.456001                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches.tags.occupancies::processor.switch.core.data   511.543999                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1dcaches.tags.avgOccs::cache_hierarchy.l1dcaches.prefetcher     0.000891                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches.tags.avgOccs::processor.switch.core.data     0.999109                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1dcaches.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::0          472                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ageTaskId_1024::1           40                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1dcaches.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1dcaches.tags.tagAccesses    163802020                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches.tags.dataAccesses    163802020                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 11853854046500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches.demandHits::processor.switch.core.inst     22041257                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches.demandHits::total     22041257                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l1icaches.overallHits::processor.switch.core.inst     22041257                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches.overallHits::total     22041257                       # number of overall hits (Count)
board.cache_hierarchy.l1icaches.demandMisses::processor.switch.core.inst         1178                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches.demandMisses::total         1178                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l1icaches.overallMisses::processor.switch.core.inst         1178                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches.overallMisses::total         1178                       # number of overall misses (Count)
board.cache_hierarchy.l1icaches.demandMissLatency::processor.switch.core.inst     39474000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches.demandMissLatency::total     39474000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l1icaches.overallMissLatency::processor.switch.core.inst     39474000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches.overallMissLatency::total     39474000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l1icaches.demandAccesses::processor.switch.core.inst     22042435                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches.demandAccesses::total     22042435                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l1icaches.overallAccesses::processor.switch.core.inst     22042435                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches.overallAccesses::total     22042435                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l1icaches.demandMissRate::processor.switch.core.inst     0.000053                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches.demandMissRate::total     0.000053                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l1icaches.overallMissRate::processor.switch.core.inst     0.000053                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches.overallMissRate::total     0.000053                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l1icaches.demandAvgMissLatency::processor.switch.core.inst 33509.337861                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches.demandAvgMissLatency::total 33509.337861                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l1icaches.overallAvgMissLatency::processor.switch.core.inst 33509.337861                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.overallAvgMissLatency::total 33509.337861                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches.demandMshrHits::processor.switch.core.inst          229                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches.demandMshrHits::total          229                       # number of demand (read+write) MSHR hits (Count)
board.cache_hierarchy.l1icaches.overallMshrHits::processor.switch.core.inst          229                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches.overallMshrHits::total          229                       # number of overall MSHR hits (Count)
board.cache_hierarchy.l1icaches.demandMshrMisses::processor.switch.core.inst          949                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches.demandMshrMisses::total          949                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l1icaches.overallMshrMisses::processor.switch.core.inst          949                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches.overallMshrMisses::total          949                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l1icaches.demandMshrMissLatency::processor.switch.core.inst     32879500                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.demandMshrMissLatency::total     32879500                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.overallMshrMissLatency::processor.switch.core.inst     32879500                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.overallMshrMissLatency::total     32879500                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.demandMshrMissRate::processor.switch.core.inst     0.000043                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches.demandMshrMissRate::total     0.000043                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l1icaches.overallMshrMissRate::processor.switch.core.inst     0.000043                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches.overallMshrMissRate::total     0.000043                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l1icaches.demandAvgMshrMissLatency::processor.switch.core.inst 34646.469968                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.demandAvgMshrMissLatency::total 34646.469968                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.overallAvgMshrMissLatency::processor.switch.core.inst 34646.469968                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.overallAvgMshrMissLatency::total 34646.469968                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.replacements          948                       # number of replacements (Count)
board.cache_hierarchy.l1icaches.ReadReq.hits::processor.switch.core.inst     22041257                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches.ReadReq.hits::total     22041257                       # number of ReadReq hits (Count)
board.cache_hierarchy.l1icaches.ReadReq.misses::processor.switch.core.inst         1178                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches.ReadReq.misses::total         1178                       # number of ReadReq misses (Count)
board.cache_hierarchy.l1icaches.ReadReq.missLatency::processor.switch.core.inst     39474000                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches.ReadReq.missLatency::total     39474000                       # number of ReadReq miss ticks (Tick)
board.cache_hierarchy.l1icaches.ReadReq.accesses::processor.switch.core.inst     22042435                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches.ReadReq.accesses::total     22042435                       # number of ReadReq accesses(hits+misses) (Count)
board.cache_hierarchy.l1icaches.ReadReq.missRate::processor.switch.core.inst     0.000053                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches.ReadReq.missRate::total     0.000053                       # miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches.ReadReq.avgMissLatency::processor.switch.core.inst 33509.337861                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.ReadReq.avgMissLatency::total 33509.337861                       # average ReadReq miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.ReadReq.mshrHits::processor.switch.core.inst          229                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches.ReadReq.mshrHits::total          229                       # number of ReadReq MSHR hits (Count)
board.cache_hierarchy.l1icaches.ReadReq.mshrMisses::processor.switch.core.inst          949                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches.ReadReq.mshrMisses::total          949                       # number of ReadReq MSHR misses (Count)
board.cache_hierarchy.l1icaches.ReadReq.mshrMissLatency::processor.switch.core.inst     32879500                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.ReadReq.mshrMissLatency::total     32879500                       # number of ReadReq MSHR miss ticks (Tick)
board.cache_hierarchy.l1icaches.ReadReq.mshrMissRate::processor.switch.core.inst     0.000043                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches.ReadReq.mshrMissRate::total     0.000043                       # mshr miss rate for ReadReq accesses (Ratio)
board.cache_hierarchy.l1icaches.ReadReq.avgMshrMissLatency::processor.switch.core.inst 34646.469968                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.ReadReq.avgMshrMissLatency::total 34646.469968                       # average ReadReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l1icaches.power_state.pwrStateResidencyTicks::UNDEFINED 11853854046500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches.tags.tagsInUse   302.082544                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches.tags.totalRefs        18714                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches.tags.sampledRefs          948                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches.tags.avgRefs    19.740506                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches.tags.occupancies::processor.switch.core.inst   302.082544                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l1icaches.tags.avgOccs::processor.switch.core.inst     0.590005                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches.tags.avgOccs::total     0.590005                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l1icaches.tags.occupanciesTaskId::1024          303                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l1icaches.tags.ageTaskId_1024::2           17                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches.tags.ageTaskId_1024::3           10                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches.tags.ageTaskId_1024::4          276                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l1icaches.tags.ratioOccsTaskId::1024     0.591797                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l1icaches.tags.tagAccesses    176340429                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches.tags.dataAccesses    176340429                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 11853854046500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2buses.transDist::ReadResp      6181974                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::WriteReq           89                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::WriteResp           89                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::WritebackDirty      2215694                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::WritebackClean       269703                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::CleanEvict      7925005                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::UpgradeReq        60630                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::UpgradeResp        60630                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::ReadExReq        70914                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::ReadExResp        70914                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.transDist::ReadSharedReq      6181972                       # Transaction distribution (Count)
board.cache_hierarchy.l2buses.pktCount_board.cache_hierarchy.l1icaches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port         2846                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses.pktCount_board.cache_hierarchy.l1dcaches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port     18068144                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses.pktCount_board.cache_hierarchy.dptw_caches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port       809109                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses.pktCount::total     18880099                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.l2buses.pktSize_board.cache_hierarchy.l1icaches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port        60736                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses.pktSize_board.cache_hierarchy.l1dcaches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port    478062052                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses.pktSize_board.cache_hierarchy.dptw_caches.mem_side_port::board.cache_hierarchy.l2caches.cpu_side_port     34521984                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses.pktSize::total    512644772                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.l2buses.snoops          4157515                       # Total snoops (Count)
board.cache_hierarchy.l2buses.snoopTraffic     46605824                       # Total snoop traffic (Byte)
board.cache_hierarchy.l2buses.snoopFanout::samples     10471120                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::mean     0.003634                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::stdev     0.060648                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::0     10433364     99.64%     99.64% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::1        37457      0.36%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::2          299      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::3            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::4            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::max_value            2                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::total     10471120                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.power_state.pwrStateResidencyTicks::UNDEFINED 11853854046500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2buses.reqLayer0.occupancy   3581054575                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.respLayer0.occupancy       475745                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.respLayer1.occupancy   3006948138                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses.respLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.respLayer3.occupancy    135089046                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.l2buses.respLayer3.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.snoop_filter.totRequests     12566403                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitSingleRequests      6313523                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitMultiRequests        10444                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2buses.snoop_filter.totSnoops        27310                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitSingleSnoops        27011                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitMultiSnoops          299                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2caches.demandHits::cache_hierarchy.l1dcaches.prefetcher         2767                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches.demandHits::processor.switch.core.mmu.dtb.walker       264831                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches.demandHits::processor.switch.core.inst            1                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches.demandHits::processor.switch.core.data      2335878                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches.demandHits::total      2603477                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.l2caches.overallHits::cache_hierarchy.l1dcaches.prefetcher         2767                       # number of overall hits (Count)
board.cache_hierarchy.l2caches.overallHits::processor.switch.core.mmu.dtb.walker       264831                       # number of overall hits (Count)
board.cache_hierarchy.l2caches.overallHits::processor.switch.core.inst            1                       # number of overall hits (Count)
board.cache_hierarchy.l2caches.overallHits::processor.switch.core.data      2335878                       # number of overall hits (Count)
board.cache_hierarchy.l2caches.overallHits::total      2603477                       # number of overall hits (Count)
board.cache_hierarchy.l2caches.demandMisses::cache_hierarchy.l1dcaches.prefetcher         1660                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches.demandMisses::processor.switch.core.mmu.dtb.walker         4872                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches.demandMisses::processor.switch.core.inst          948                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches.demandMisses::processor.switch.core.data      3641929                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches.demandMisses::total      3649409                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.l2caches.overallMisses::cache_hierarchy.l1dcaches.prefetcher         1660                       # number of overall misses (Count)
board.cache_hierarchy.l2caches.overallMisses::processor.switch.core.mmu.dtb.walker         4872                       # number of overall misses (Count)
board.cache_hierarchy.l2caches.overallMisses::processor.switch.core.inst          948                       # number of overall misses (Count)
board.cache_hierarchy.l2caches.overallMisses::processor.switch.core.data      3641929                       # number of overall misses (Count)
board.cache_hierarchy.l2caches.overallMisses::total      3649409                       # number of overall misses (Count)
board.cache_hierarchy.l2caches.demandMissLatency::cache_hierarchy.l1dcaches.prefetcher    123438862                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMissLatency::processor.switch.core.mmu.dtb.walker    403804250                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMissLatency::processor.switch.core.inst     31673000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMissLatency::processor.switch.core.data 270401797750                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMissLatency::total 270960713862                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMissLatency::cache_hierarchy.l1dcaches.prefetcher    123438862                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMissLatency::processor.switch.core.mmu.dtb.walker    403804250                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMissLatency::processor.switch.core.inst     31673000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMissLatency::processor.switch.core.data 270401797750                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMissLatency::total 270960713862                       # number of overall miss ticks (Tick)
board.cache_hierarchy.l2caches.demandAccesses::cache_hierarchy.l1dcaches.prefetcher         4427                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches.demandAccesses::processor.switch.core.mmu.dtb.walker       269703                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches.demandAccesses::processor.switch.core.inst          949                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches.demandAccesses::processor.switch.core.data      5977807                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches.demandAccesses::total      6252886                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.l2caches.overallAccesses::cache_hierarchy.l1dcaches.prefetcher         4427                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches.overallAccesses::processor.switch.core.mmu.dtb.walker       269703                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches.overallAccesses::processor.switch.core.inst          949                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches.overallAccesses::processor.switch.core.data      5977807                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches.overallAccesses::total      6252886                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.l2caches.demandMissRate::cache_hierarchy.l1dcaches.prefetcher     0.374972                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMissRate::processor.switch.core.mmu.dtb.walker     0.018064                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMissRate::processor.switch.core.inst     0.998946                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMissRate::processor.switch.core.data     0.609242                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMissRate::total     0.583636                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.l2caches.overallMissRate::cache_hierarchy.l1dcaches.prefetcher     0.374972                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMissRate::processor.switch.core.mmu.dtb.walker     0.018064                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMissRate::processor.switch.core.inst     0.998946                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMissRate::processor.switch.core.data     0.609242                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMissRate::total     0.583636                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.l2caches.demandAvgMissLatency::cache_hierarchy.l1dcaches.prefetcher 74360.760241                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMissLatency::processor.switch.core.mmu.dtb.walker 82882.645731                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMissLatency::processor.switch.core.inst 33410.337553                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMissLatency::processor.switch.core.data 74246.861416                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMissLatency::total 74247.834064                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMissLatency::cache_hierarchy.l1dcaches.prefetcher 74360.760241                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMissLatency::processor.switch.core.mmu.dtb.walker 82882.645731                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMissLatency::processor.switch.core.inst 33410.337553                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMissLatency::processor.switch.core.data 74246.861416                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMissLatency::total 74247.834064                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2caches.writebacks::writebacks       728216                       # number of writebacks (Count)
board.cache_hierarchy.l2caches.writebacks::total       728216                       # number of writebacks (Count)
board.cache_hierarchy.l2caches.demandMshrMisses::cache_hierarchy.l1dcaches.prefetcher         1660                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches.demandMshrMisses::processor.switch.core.mmu.dtb.walker         4872                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches.demandMshrMisses::processor.switch.core.inst          948                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches.demandMshrMisses::processor.switch.core.data      3641929                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches.demandMshrMisses::total      3649409                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrMisses::cache_hierarchy.l1dcaches.prefetcher         1660                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrMisses::processor.switch.core.mmu.dtb.walker         4872                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrMisses::processor.switch.core.inst          948                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrMisses::processor.switch.core.data      3641929                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrMisses::total      3649409                       # number of overall MSHR misses (Count)
board.cache_hierarchy.l2caches.overallMshrUncacheable::processor.switch.core.data           89                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.l2caches.overallMshrUncacheable::total           89                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.l2caches.demandMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher    123023862                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMshrMissLatency::processor.switch.core.mmu.dtb.walker    402586250                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMshrMissLatency::processor.switch.core.inst     31436000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMshrMissLatency::processor.switch.core.data 269491314750                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMshrMissLatency::total 270048360862                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher    123023862                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrMissLatency::processor.switch.core.mmu.dtb.walker    402586250                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrMissLatency::processor.switch.core.inst     31436000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrMissLatency::processor.switch.core.data 269491314750                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.overallMshrMissLatency::total 270048360862                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.demandMshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.374972                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMshrMissRate::processor.switch.core.mmu.dtb.walker     0.018064                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMshrMissRate::processor.switch.core.inst     0.998946                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMshrMissRate::processor.switch.core.data     0.609242                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches.demandMshrMissRate::total     0.583636                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.l2caches.overallMshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.374972                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMshrMissRate::processor.switch.core.mmu.dtb.walker     0.018064                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMshrMissRate::processor.switch.core.inst     0.998946                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMshrMissRate::processor.switch.core.data     0.609242                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches.overallMshrMissRate::total     0.583636                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.l2caches.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 74110.760241                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMshrMissLatency::processor.switch.core.mmu.dtb.walker 82632.645731                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMshrMissLatency::processor.switch.core.inst 33160.337553                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMshrMissLatency::processor.switch.core.data 73996.861210                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.demandAvgMshrMissLatency::total 73997.833858                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 74110.760241                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrMissLatency::processor.switch.core.mmu.dtb.walker 82632.645731                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrMissLatency::processor.switch.core.inst 33160.337553                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrMissLatency::processor.switch.core.data 73996.861210                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.overallAvgMshrMissLatency::total 73997.833858                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.replacements      3654004                       # number of replacements (Count)
board.cache_hierarchy.l2caches.CleanEvict.mshrMisses::writebacks          860                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.l2caches.CleanEvict.mshrMisses::total          860                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.l2caches.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.l2caches.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.l2caches.ReadExReq.hits::processor.switch.core.data        28119                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2caches.ReadExReq.hits::total        28119                       # number of ReadExReq hits (Count)
board.cache_hierarchy.l2caches.ReadExReq.misses::processor.switch.core.data        42795                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2caches.ReadExReq.misses::total        42795                       # number of ReadExReq misses (Count)
board.cache_hierarchy.l2caches.ReadExReq.missLatency::processor.switch.core.data   2337969000                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadExReq.missLatency::total   2337969000                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadExReq.accesses::processor.switch.core.data        70914                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadExReq.accesses::total        70914                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadExReq.missRate::processor.switch.core.data     0.603477                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadExReq.missRate::total     0.603477                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadExReq.avgMissLatency::processor.switch.core.data 54631.826148                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadExReq.avgMissLatency::total 54631.826148                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadExReq.mshrMisses::processor.switch.core.data        42795                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadExReq.mshrMisses::total        42795                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadExReq.mshrMissLatency::processor.switch.core.data   2327270250                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadExReq.mshrMissLatency::total   2327270250                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadExReq.mshrMissRate::processor.switch.core.data     0.603477                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadExReq.mshrMissRate::total     0.603477                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadExReq.avgMshrMissLatency::processor.switch.core.data 54381.826148                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadExReq.avgMshrMissLatency::total 54381.826148                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.hits::cache_hierarchy.l1dcaches.prefetcher         2767                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.hits::processor.switch.core.mmu.dtb.walker       264831                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.hits::processor.switch.core.inst            1                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.hits::processor.switch.core.data      2307759                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.hits::total      2575358                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.misses::cache_hierarchy.l1dcaches.prefetcher         1660                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.misses::processor.switch.core.mmu.dtb.walker         4872                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.misses::processor.switch.core.inst          948                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.misses::processor.switch.core.data      3599134                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.misses::total      3606614                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches.prefetcher    123438862                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.missLatency::processor.switch.core.mmu.dtb.walker    403804250                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.missLatency::processor.switch.core.inst     31673000                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.missLatency::processor.switch.core.data 268063828750                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.missLatency::total 268622744862                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.accesses::cache_hierarchy.l1dcaches.prefetcher         4427                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.accesses::processor.switch.core.mmu.dtb.walker       269703                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.accesses::processor.switch.core.inst          949                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.accesses::processor.switch.core.data      5906893                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.accesses::total      6181972                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.missRate::cache_hierarchy.l1dcaches.prefetcher     0.374972                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.missRate::processor.switch.core.mmu.dtb.walker     0.018064                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.missRate::processor.switch.core.inst     0.998946                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.missRate::processor.switch.core.data     0.609311                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.missRate::total     0.583408                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches.prefetcher 74360.760241                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::processor.switch.core.mmu.dtb.walker 82882.645731                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::processor.switch.core.inst 33410.337553                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::processor.switch.core.data 74480.091253                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMissLatency::total 74480.591730                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches.prefetcher         1660                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::processor.switch.core.mmu.dtb.walker         4872                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::processor.switch.core.inst          948                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::processor.switch.core.data      3599134                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMisses::total      3606614                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches.prefetcher    123023862                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::processor.switch.core.mmu.dtb.walker    402586250                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::processor.switch.core.inst     31436000                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::processor.switch.core.data 267164044500                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissLatency::total 267721090612                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.374972                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::processor.switch.core.mmu.dtb.walker     0.018064                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::processor.switch.core.inst     0.998946                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::processor.switch.core.data     0.609311                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.mshrMissRate::total     0.583408                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 74110.760241                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::processor.switch.core.mmu.dtb.walker 82632.645731                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::processor.switch.core.inst 33160.337553                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::processor.switch.core.data 74230.091044                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.ReadSharedReq.avgMshrMissLatency::total 74230.591522                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.l2caches.UpgradeReq.hits::processor.switch.core.data        60630                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l2caches.UpgradeReq.hits::total        60630                       # number of UpgradeReq hits (Count)
board.cache_hierarchy.l2caches.UpgradeReq.accesses::processor.switch.core.data        60630                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.UpgradeReq.accesses::total        60630                       # number of UpgradeReq accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.WriteReq.mshrUncacheable::processor.switch.core.data           89                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.l2caches.WriteReq.mshrUncacheable::total           89                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.l2caches.WritebackClean.hits::writebacks       259259                       # number of WritebackClean hits (Count)
board.cache_hierarchy.l2caches.WritebackClean.hits::total       259259                       # number of WritebackClean hits (Count)
board.cache_hierarchy.l2caches.WritebackClean.accesses::writebacks       259259                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.WritebackClean.accesses::total       259259                       # number of WritebackClean accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.WritebackDirty.hits::writebacks      1487478                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2caches.WritebackDirty.hits::total      1487478                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.l2caches.WritebackDirty.accesses::writebacks      1487478                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.WritebackDirty.accesses::total      1487478                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.l2caches.power_state.pwrStateResidencyTicks::UNDEFINED 11853854046500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2caches.tags.tagsInUse        16384                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l2caches.tags.totalRefs     12726976                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l2caches.tags.sampledRefs      3654004                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l2caches.tags.avgRefs     3.483022                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l2caches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l2caches.tags.occupancies::writebacks    66.534362                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches.tags.occupancies::cache_hierarchy.l1dcaches.prefetcher    10.519757                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches.tags.occupancies::processor.switch.core.mmu.dtb.walker    44.276406                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches.tags.occupancies::processor.switch.core.inst     4.013454                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches.tags.occupancies::processor.switch.core.data 16258.656022                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::writebacks     0.004061                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::cache_hierarchy.l1dcaches.prefetcher     0.000642                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::processor.switch.core.mmu.dtb.walker     0.002702                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::processor.switch.core.inst     0.000245                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::processor.switch.core.data     0.992350                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.l2caches.tags.occupanciesTaskId::1022           11                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2caches.tags.occupanciesTaskId::1024        16373                       # Occupied blocks per task id (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1022::2            2                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1022::3            9                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1024::0          407                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1024::1         4120                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1024::2        10656                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ageTaskId_1024::3         1190                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.l2caches.tags.ratioOccsTaskId::1022     0.000671                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2caches.tags.ratioOccsTaskId::1024     0.999329                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.l2caches.tags.tagAccesses    204549348                       # Number of tag accesses (Count)
board.cache_hierarchy.l2caches.tags.dataAccesses    204549348                       # Number of data accesses (Count)
board.cache_hierarchy.l2caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED 11853854046500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.llcXbar.transDist::ReadResp      3606617                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::WriteReq           89                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::WriteResp           89                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::WritebackDirty      1164491                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::CleanEvict      5529795                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::ReadExReq        42795                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::ReadExResp        42795                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.transDist::ReadSharedReq      3606615                       # Transaction distribution (Count)
board.cache_hierarchy.llcXbar.pktCount_board.cache_hierarchy.l2caches.mem_side_port::board.cache_hierarchy.llcache.cpu_side_port     10947896                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.llcXbar.pktSize_board.cache_hierarchy.l2caches.mem_side_port::board.cache_hierarchy.llcache.cpu_side_port    280168548                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.llcXbar.snoops          3045390                       # Total snoops (Count)
board.cache_hierarchy.llcXbar.snoopTraffic     27921600                       # Total snoop traffic (Byte)
board.cache_hierarchy.llcXbar.snoopFanout::samples      6694889                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::mean     0.075214                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::stdev     0.263737                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::0      6191337     92.48%     92.48% # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::1       503552      7.52%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::max_value            1                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::total      6694889                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.power_state.pwrStateResidencyTicks::UNDEFINED 11853854046500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.llcXbar.reqLayer0.occupancy   2006675386                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.llcXbar.reqLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.llcXbar.respLayer0.occupancy   1824728250                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.llcXbar.respLayer0.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.llcXbar.snoop_filter.totRequests      7298306                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.hitSingleRequests      3649725                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.totSnoops       503552                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.hitSingleSnoops       503552                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.llcache.demandHits::cache_hierarchy.l1dcaches.prefetcher          105                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.llcache.demandHits::processor.switch.core.mmu.dtb.walker           39                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.llcache.demandHits::processor.switch.core.inst          720                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.llcache.demandHits::processor.switch.core.data       831765                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.llcache.demandHits::total       832629                       # number of demand (read+write) hits (Count)
board.cache_hierarchy.llcache.overallHits::cache_hierarchy.l1dcaches.prefetcher          105                       # number of overall hits (Count)
board.cache_hierarchy.llcache.overallHits::processor.switch.core.mmu.dtb.walker           39                       # number of overall hits (Count)
board.cache_hierarchy.llcache.overallHits::processor.switch.core.inst          720                       # number of overall hits (Count)
board.cache_hierarchy.llcache.overallHits::processor.switch.core.data       831765                       # number of overall hits (Count)
board.cache_hierarchy.llcache.overallHits::total       832629                       # number of overall hits (Count)
board.cache_hierarchy.llcache.demandMisses::cache_hierarchy.l1dcaches.prefetcher         1555                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.llcache.demandMisses::processor.switch.core.mmu.dtb.walker         4833                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.llcache.demandMisses::processor.switch.core.inst          228                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.llcache.demandMisses::processor.switch.core.data      2810165                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.llcache.demandMisses::total      2816781                       # number of demand (read+write) misses (Count)
board.cache_hierarchy.llcache.overallMisses::cache_hierarchy.l1dcaches.prefetcher         1555                       # number of overall misses (Count)
board.cache_hierarchy.llcache.overallMisses::processor.switch.core.mmu.dtb.walker         4833                       # number of overall misses (Count)
board.cache_hierarchy.llcache.overallMisses::processor.switch.core.inst          228                       # number of overall misses (Count)
board.cache_hierarchy.llcache.overallMisses::processor.switch.core.data      2810165                       # number of overall misses (Count)
board.cache_hierarchy.llcache.overallMisses::total      2816781                       # number of overall misses (Count)
board.cache_hierarchy.llcache.demandMissLatency::cache_hierarchy.l1dcaches.prefetcher    115010623                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.llcache.demandMissLatency::processor.switch.core.mmu.dtb.walker    382517750                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.llcache.demandMissLatency::processor.switch.core.inst     19350000                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.llcache.demandMissLatency::processor.switch.core.data 245335660250                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.llcache.demandMissLatency::total 245852538623                       # number of demand (read+write) miss ticks (Tick)
board.cache_hierarchy.llcache.overallMissLatency::cache_hierarchy.l1dcaches.prefetcher    115010623                       # number of overall miss ticks (Tick)
board.cache_hierarchy.llcache.overallMissLatency::processor.switch.core.mmu.dtb.walker    382517750                       # number of overall miss ticks (Tick)
board.cache_hierarchy.llcache.overallMissLatency::processor.switch.core.inst     19350000                       # number of overall miss ticks (Tick)
board.cache_hierarchy.llcache.overallMissLatency::processor.switch.core.data 245335660250                       # number of overall miss ticks (Tick)
board.cache_hierarchy.llcache.overallMissLatency::total 245852538623                       # number of overall miss ticks (Tick)
board.cache_hierarchy.llcache.demandAccesses::cache_hierarchy.l1dcaches.prefetcher         1660                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.llcache.demandAccesses::processor.switch.core.mmu.dtb.walker         4872                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.llcache.demandAccesses::processor.switch.core.inst          948                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.llcache.demandAccesses::processor.switch.core.data      3641930                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.llcache.demandAccesses::total      3649410                       # number of demand (read+write) accesses (Count)
board.cache_hierarchy.llcache.overallAccesses::cache_hierarchy.l1dcaches.prefetcher         1660                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.llcache.overallAccesses::processor.switch.core.mmu.dtb.walker         4872                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.llcache.overallAccesses::processor.switch.core.inst          948                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.llcache.overallAccesses::processor.switch.core.data      3641930                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.llcache.overallAccesses::total      3649410                       # number of overall (read+write) accesses (Count)
board.cache_hierarchy.llcache.demandMissRate::cache_hierarchy.l1dcaches.prefetcher     0.936747                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMissRate::processor.switch.core.mmu.dtb.walker     0.991995                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMissRate::processor.switch.core.inst     0.240506                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMissRate::processor.switch.core.data     0.771614                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMissRate::total     0.771846                       # miss rate for demand accesses (Ratio)
board.cache_hierarchy.llcache.overallMissRate::cache_hierarchy.l1dcaches.prefetcher     0.936747                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMissRate::processor.switch.core.mmu.dtb.walker     0.991995                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMissRate::processor.switch.core.inst     0.240506                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMissRate::processor.switch.core.data     0.771614                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMissRate::total     0.771846                       # miss rate for overall accesses (Ratio)
board.cache_hierarchy.llcache.demandAvgMissLatency::cache_hierarchy.l1dcaches.prefetcher 73961.815434                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMissLatency::processor.switch.core.mmu.dtb.walker 79147.061866                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMissLatency::processor.switch.core.inst 84868.421053                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMissLatency::processor.switch.core.data 87302.937817                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMissLatency::total 87281.382054                       # average overall miss latency in ticks ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMissLatency::cache_hierarchy.l1dcaches.prefetcher 73961.815434                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMissLatency::processor.switch.core.mmu.dtb.walker 79147.061866                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMissLatency::processor.switch.core.inst 84868.421053                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMissLatency::processor.switch.core.data 87302.937817                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMissLatency::total 87281.382054                       # average overall miss latency ((Tick/Count))
board.cache_hierarchy.llcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.llcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.llcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.llcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.llcache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.llcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.llcache.writebacks::writebacks       436275                       # number of writebacks (Count)
board.cache_hierarchy.llcache.writebacks::total       436275                       # number of writebacks (Count)
board.cache_hierarchy.llcache.demandMshrMisses::cache_hierarchy.l1dcaches.prefetcher         1555                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.llcache.demandMshrMisses::processor.switch.core.mmu.dtb.walker         4833                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.llcache.demandMshrMisses::processor.switch.core.inst          228                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.llcache.demandMshrMisses::processor.switch.core.data      2810165                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.llcache.demandMshrMisses::total      2816781                       # number of demand (read+write) MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrMisses::cache_hierarchy.l1dcaches.prefetcher         1555                       # number of overall MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrMisses::processor.switch.core.mmu.dtb.walker         4833                       # number of overall MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrMisses::processor.switch.core.inst          228                       # number of overall MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrMisses::processor.switch.core.data      2810165                       # number of overall MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrMisses::total      2816781                       # number of overall MSHR misses (Count)
board.cache_hierarchy.llcache.overallMshrUncacheable::processor.switch.core.data           89                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.llcache.overallMshrUncacheable::total           89                       # number of overall MSHR uncacheable misses (Count)
board.cache_hierarchy.llcache.demandMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher    114621873                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.demandMshrMissLatency::processor.switch.core.mmu.dtb.walker    381309500                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.demandMshrMissLatency::processor.switch.core.inst     19293000                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.demandMshrMissLatency::processor.switch.core.data 244633118750                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.demandMshrMissLatency::total 245148343123                       # number of demand (read+write) MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.overallMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher    114621873                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.overallMshrMissLatency::processor.switch.core.mmu.dtb.walker    381309500                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.overallMshrMissLatency::processor.switch.core.inst     19293000                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.overallMshrMissLatency::processor.switch.core.data 244633118750                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.overallMshrMissLatency::total 245148343123                       # number of overall MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.demandMshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.936747                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMshrMissRate::processor.switch.core.mmu.dtb.walker     0.991995                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMshrMissRate::processor.switch.core.inst     0.240506                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMshrMissRate::processor.switch.core.data     0.771614                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.llcache.demandMshrMissRate::total     0.771846                       # mshr miss ratio for demand accesses (Ratio)
board.cache_hierarchy.llcache.overallMshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.936747                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMshrMissRate::processor.switch.core.mmu.dtb.walker     0.991995                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMshrMissRate::processor.switch.core.inst     0.240506                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMshrMissRate::processor.switch.core.data     0.771614                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.llcache.overallMshrMissRate::total     0.771846                       # mshr miss ratio for overall accesses (Ratio)
board.cache_hierarchy.llcache.demandAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 73711.815434                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMshrMissLatency::processor.switch.core.mmu.dtb.walker 78897.061866                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMshrMissLatency::processor.switch.core.inst 84618.421053                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMshrMissLatency::processor.switch.core.data 87052.937728                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.demandAvgMshrMissLatency::total 87031.381965                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 73711.815434                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrMissLatency::processor.switch.core.mmu.dtb.walker 78897.061866                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrMissLatency::processor.switch.core.inst 84618.421053                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrMissLatency::processor.switch.core.data 87052.937728                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.overallAvgMshrMissLatency::total 87031.381965                       # average overall mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.replacements      3045390                       # number of replacements (Count)
board.cache_hierarchy.llcache.CleanEvict.mshrMisses::writebacks       272884                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.llcache.CleanEvict.mshrMisses::total       272884                       # number of CleanEvict MSHR misses (Count)
board.cache_hierarchy.llcache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.llcache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
board.cache_hierarchy.llcache.ReadExReq.hits::processor.switch.core.data        18959                       # number of ReadExReq hits (Count)
board.cache_hierarchy.llcache.ReadExReq.hits::total        18959                       # number of ReadExReq hits (Count)
board.cache_hierarchy.llcache.ReadExReq.misses::processor.switch.core.data        23836                       # number of ReadExReq misses (Count)
board.cache_hierarchy.llcache.ReadExReq.misses::total        23836                       # number of ReadExReq misses (Count)
board.cache_hierarchy.llcache.ReadExReq.missLatency::processor.switch.core.data   1937957250                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadExReq.missLatency::total   1937957250                       # number of ReadExReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadExReq.accesses::processor.switch.core.data        42795                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadExReq.accesses::total        42795                       # number of ReadExReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadExReq.missRate::processor.switch.core.data     0.556981                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadExReq.missRate::total     0.556981                       # miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadExReq.avgMissLatency::processor.switch.core.data 81303.794680                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadExReq.avgMissLatency::total 81303.794680                       # average ReadExReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadExReq.mshrMisses::processor.switch.core.data        23836                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadExReq.mshrMisses::total        23836                       # number of ReadExReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadExReq.mshrMissLatency::processor.switch.core.data   1931998250                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadExReq.mshrMissLatency::total   1931998250                       # number of ReadExReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadExReq.mshrMissRate::processor.switch.core.data     0.556981                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadExReq.mshrMissRate::total     0.556981                       # mshr miss rate for ReadExReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadExReq.avgMshrMissLatency::processor.switch.core.data 81053.794680                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadExReq.avgMshrMissLatency::total 81053.794680                       # average ReadExReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.hits::cache_hierarchy.l1dcaches.prefetcher          105                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.llcache.ReadSharedReq.hits::processor.switch.core.mmu.dtb.walker           39                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.llcache.ReadSharedReq.hits::processor.switch.core.inst          720                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.llcache.ReadSharedReq.hits::processor.switch.core.data       812806                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.llcache.ReadSharedReq.hits::total       813670                       # number of ReadSharedReq hits (Count)
board.cache_hierarchy.llcache.ReadSharedReq.misses::cache_hierarchy.l1dcaches.prefetcher         1555                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.misses::processor.switch.core.mmu.dtb.walker         4833                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.misses::processor.switch.core.inst          228                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.misses::processor.switch.core.data      2786329                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.misses::total      2792945                       # number of ReadSharedReq misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.missLatency::cache_hierarchy.l1dcaches.prefetcher    115010623                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.missLatency::processor.switch.core.mmu.dtb.walker    382517750                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.missLatency::processor.switch.core.inst     19350000                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.missLatency::processor.switch.core.data 243397703000                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.missLatency::total 243914581373                       # number of ReadSharedReq miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.accesses::cache_hierarchy.l1dcaches.prefetcher         1660                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadSharedReq.accesses::processor.switch.core.mmu.dtb.walker         4872                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadSharedReq.accesses::processor.switch.core.inst          948                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadSharedReq.accesses::processor.switch.core.data      3599135                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadSharedReq.accesses::total      3606615                       # number of ReadSharedReq accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.ReadSharedReq.missRate::cache_hierarchy.l1dcaches.prefetcher     0.936747                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.missRate::processor.switch.core.mmu.dtb.walker     0.991995                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.missRate::processor.switch.core.inst     0.240506                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.missRate::processor.switch.core.data     0.774166                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.missRate::total     0.774395                       # miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.avgMissLatency::cache_hierarchy.l1dcaches.prefetcher 73961.815434                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMissLatency::processor.switch.core.mmu.dtb.walker 79147.061866                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMissLatency::processor.switch.core.inst 84868.421053                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMissLatency::processor.switch.core.data 87354.258237                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMissLatency::total 87332.396941                       # average ReadSharedReq miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.mshrMisses::cache_hierarchy.l1dcaches.prefetcher         1555                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMisses::processor.switch.core.mmu.dtb.walker         4833                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMisses::processor.switch.core.inst          228                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMisses::processor.switch.core.data      2786329                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMisses::total      2792945                       # number of ReadSharedReq MSHR misses (Count)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissLatency::cache_hierarchy.l1dcaches.prefetcher    114621873                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissLatency::processor.switch.core.mmu.dtb.walker    381309500                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissLatency::processor.switch.core.inst     19293000                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissLatency::processor.switch.core.data 242701120500                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissLatency::total 243216344873                       # number of ReadSharedReq MSHR miss ticks (Tick)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissRate::cache_hierarchy.l1dcaches.prefetcher     0.936747                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissRate::processor.switch.core.mmu.dtb.walker     0.991995                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissRate::processor.switch.core.inst     0.240506                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissRate::processor.switch.core.data     0.774166                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.mshrMissRate::total     0.774395                       # mshr miss rate for ReadSharedReq accesses (Ratio)
board.cache_hierarchy.llcache.ReadSharedReq.avgMshrMissLatency::cache_hierarchy.l1dcaches.prefetcher 73711.815434                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMshrMissLatency::processor.switch.core.mmu.dtb.walker 78897.061866                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMshrMissLatency::processor.switch.core.inst 84618.421053                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMshrMissLatency::processor.switch.core.data 87104.258148                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.ReadSharedReq.avgMshrMissLatency::total 87082.396851                       # average ReadSharedReq mshr miss latency ((Tick/Count))
board.cache_hierarchy.llcache.WriteReq.mshrUncacheable::processor.switch.core.data           89                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.llcache.WriteReq.mshrUncacheable::total           89                       # number of WriteReq MSHR uncacheable (Count)
board.cache_hierarchy.llcache.WritebackDirty.hits::writebacks       728216                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.llcache.WritebackDirty.hits::total       728216                       # number of WritebackDirty hits (Count)
board.cache_hierarchy.llcache.WritebackDirty.accesses::writebacks       728216                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.WritebackDirty.accesses::total       728216                       # number of WritebackDirty accesses(hits+misses) (Count)
board.cache_hierarchy.llcache.power_state.pwrStateResidencyTicks::UNDEFINED 11853854046500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.llcache.tags.tagsInUse       131072                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.llcache.tags.totalRefs      7144360                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.llcache.tags.sampledRefs      3045390                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.llcache.tags.avgRefs     2.345959                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.llcache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.llcache.tags.occupancies::writebacks   574.203382                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.llcache.tags.occupancies::cache_hierarchy.l1dcaches.prefetcher     4.233007                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.llcache.tags.occupancies::processor.switch.core.mmu.dtb.walker    10.180740                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.llcache.tags.occupancies::processor.switch.core.inst    20.679135                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.llcache.tags.occupancies::processor.switch.core.data 130462.703737                       # Average occupied blocks per tick, per requestor ((Count/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::writebacks     0.004381                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::cache_hierarchy.l1dcaches.prefetcher     0.000032                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::processor.switch.core.mmu.dtb.walker     0.000078                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::processor.switch.core.inst     0.000158                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::processor.switch.core.data     0.995351                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
board.cache_hierarchy.llcache.tags.occupanciesTaskId::1024       131072                       # Occupied blocks per task id (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1024::0          382                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1024::1         3584                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1024::2        28882                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1024::3        96059                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ageTaskId_1024::4         2165                       # Occupied blocks per task id, per block age (Count)
board.cache_hierarchy.llcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
board.cache_hierarchy.llcache.tags.tagAccesses    119818286                       # Number of tag accesses (Count)
board.cache_hierarchy.llcache.tags.dataAccesses    119818286                       # Number of data accesses (Count)
board.cache_hierarchy.llcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 11853854046500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.transDist::ReadResp      2792946                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::WriteReq           89                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::WriteResp           89                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::WritebackDirty       436275                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::CleanEvict      2378450                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExReq        23836                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadExResp        23836                       # Transaction distribution (Count)
board.cache_hierarchy.membus.transDist::ReadSharedReq      2792946                       # Transaction distribution (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.llcache.mem_side_port::board.memory.mem_ctrl0.port      4224983                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.llcache.mem_side_port::board.memory.mem_ctrl1.port      4223306                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.llcache.mem_side_port::board.processor.start.core.interrupts.pio          178                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount_board.cache_hierarchy.llcache.mem_side_port::total      8448467                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktCount::total      8448467                       # Packet count per connected requestor and responder (Count)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.llcache.mem_side_port::board.memory.mem_ctrl0.port    103957632                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.llcache.mem_side_port::board.memory.mem_ctrl1.port    104238016                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.llcache.mem_side_port::board.processor.start.core.interrupts.pio          356                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize_board.cache_hierarchy.llcache.mem_side_port::total    208196004                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.pktSize::total    208196004                       # Cumulative packet size per connected requestor and responder (Byte)
board.cache_hierarchy.membus.snoops                 0                       # Total snoops (Count)
board.cache_hierarchy.membus.snoopTraffic            0                       # Total snoop traffic (Byte)
board.cache_hierarchy.membus.snoopFanout::samples      2816871                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::mean            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::stdev            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::0      2816871    100.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::1            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::2            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::overflows            0      0.00%    100.00% # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::max_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::total      2816871                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED 11853854046500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.power_state.pwrStateResidencyTicks::UNDEFINED 11853854046500                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.reqLayer1.occupancy    758784096                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer1.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.reqLayer2.occupancy    759690904                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer2.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.reqLayer3.occupancy        44500                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.reqLayer3.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer4.occupancy   1788419248                       # Layer occupancy (ticks) (Tick)
board.cache_hierarchy.membus.respLayer4.utilization          0.0                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.snoop_filter.totRequests      5631507                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleRequests      2816692                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.clk_domain.clock                            250                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 11853854046500                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl0.avgPriority_writebacks::samples    215706.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl0.avgPriority_cache_hierarchy.l1dcaches.prefetcher::samples       796.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl0.avgPriority_processor.switch.core.mmu.dtb.walker::samples      2715.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl0.avgPriority_processor.switch.core.inst::samples       140.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl0.avgPriority_processor.switch.core.data::samples   1402773.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl0.priorityMinLatency 0.000000017492                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl0.priorityMaxLatency 0.002602910152                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl0.numReadWriteTurnArounds        12961                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl0.numWriteReadTurnArounds        12961                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl0.numStayReadState       2638950                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl0.numStayWriteState       202753                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl0.readReqs               1408632                       # Number of read requests accepted (Count)
board.memory.mem_ctrl0.writeReqs               215706                       # Number of write requests accepted (Count)
board.memory.mem_ctrl0.readBursts             1408632                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl0.writeBursts             215706                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl0.servicedByWrQ             2208                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl0.mergedWrBursts               0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl0.avgRdQLen                 1.97                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl0.avgWrQLen                57.29                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl0.numRdRetry                   0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl0.numWrRetry                   0                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl0.readPktSize::0               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::1               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::2               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::3               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::4               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::5               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::6         1408632                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::0              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::1              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::2              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::3              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::4              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::5              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::6         215706                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.rdQLenPdf::0            573979                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::1            340741                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::2            197882                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::3            141279                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::4             98885                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::5             53377                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::6               277                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::7                 4                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::8                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::9                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::10                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::11                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::12                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::13                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::14                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::15                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::16                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::17                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::18                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::19                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::20                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::21                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::22                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::23                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::24                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::25                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::26                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::27                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::28                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::29                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::30                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::31                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::32                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::33                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::34                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::35                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::36                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::37                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::38                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::39                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::40                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::41                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::42                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::43                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::44                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::45                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::46                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::47                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::48                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::49                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::50                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::51                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::52                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::53                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::54                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::55                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::56                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::57                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::58                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::59                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::60                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::61                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::62                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::63                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::0                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::1                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::2                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::3                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::4                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::5                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::6                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::7                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::8                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::9                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::10                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::11                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::12                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::13                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::14                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::15                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::16                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::17                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::18                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::19                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::20                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::21                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::22                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::23                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::24                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::25                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::26                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::27                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::28                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::29                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::30                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::31                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::32                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::33                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::34                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::35                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::36                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::37                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::38                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::39                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::40                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::41                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::42                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::43                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::44                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::45                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::46                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::47             3447                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::48             3792                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::49            10381                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::50            12449                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::51            13042                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::52            13155                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::53            13151                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::54            13148                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::55            13159                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::56            13167                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::57            13227                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::58            13305                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::59            13357                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::60            13460                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::61            13509                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::62            13332                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::63            13202                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::64            13146                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::65              235                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::66               32                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::67                7                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::68                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::69                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::70                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::71                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::72                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::73                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::74                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::75                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::76                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::77                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::78                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::79                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::80                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::81                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::82                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::83                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::84                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::85                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::86                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::87                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::88                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::89                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::90                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::91                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::92                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::93                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::94                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::95                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::96                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::97                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::98                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::99                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::100               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::101               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::102               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::103               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::104               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::105               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::106               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::107               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::108               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::109               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::110               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::111               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::112               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::113               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::114               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::115               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::116               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::117               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::118               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::119               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::120               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::121               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::122               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::123               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::124               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::125               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::126               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::127               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdPerTurnAround::samples        12961                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::mean   108.517861                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::gmean    80.773310                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::stdev   176.479675                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::0-127        11025     85.06%     85.06% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::128-255         1496     11.54%     96.61% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::256-383          124      0.96%     97.56% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::384-511           33      0.25%     97.82% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::512-639           25      0.19%     98.01% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::640-767           32      0.25%     98.26% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::768-895           31      0.24%     98.50% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::896-1023           54      0.42%     98.91% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::1024-1151           36      0.28%     99.19% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::1152-1279           30      0.23%     99.42% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::1280-1407           18      0.14%     99.56% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::1408-1535           13      0.10%     99.66% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::1536-1663           12      0.09%     99.75% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::1664-1791            6      0.05%     99.80% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::1792-1919           12      0.09%     99.89% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::1920-2047            2      0.02%     99.91% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::2048-2175            1      0.01%     99.92% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::2176-2303            2      0.02%     99.93% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::2304-2431            2      0.02%     99.95% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::2432-2559            2      0.02%     99.96% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::2560-2687            1      0.01%     99.97% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::2688-2815            1      0.01%     99.98% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::2816-2943            1      0.01%     99.98% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::3968-4095            1      0.01%     99.99% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::4096-4223            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.rdPerTurnAround::total        12961                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl0.wrPerTurnAround::samples        12961                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::mean    16.641849                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::gmean    16.609938                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::stdev     1.058893                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::16         9160     70.67%     70.67% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::17          235      1.81%     72.49% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::18         2859     22.06%     94.55% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::19          515      3.97%     98.52% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::20          146      1.13%     99.65% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::21           40      0.31%     99.95% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::22            5      0.04%     99.99% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::23            1      0.01%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.wrPerTurnAround::total        12961                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl0.bytesReadWrQ            141312                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl0.bytesReadSys          90152448                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl0.bytesWrittenSys       13805184                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl0.avgRdBWSys        1010581155.96163297                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl0.avgWrBWSys        154751857.70865634                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl0.totGap             89208365250                       # Total gap between requests (Tick)
board.memory.mem_ctrl0.avgGap                54919.83                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl0.requestorReadBytes::cache_hierarchy.l1dcaches.prefetcher        50944                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl0.requestorReadBytes::processor.switch.core.mmu.dtb.walker       173760                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl0.requestorReadBytes::processor.switch.core.inst         8960                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl0.requestorReadBytes::processor.switch.core.data     89777472                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl0.requestorWriteBytes::writebacks     13804480                       # Per-requestor bytes write to memory (Byte)
board.memory.mem_ctrl0.requestorReadRate::cache_hierarchy.l1dcaches.prefetcher 571066.538418451208                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl0.requestorReadRate::processor.switch.core.mmu.dtb.walker 1947796.044982531574                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl0.requestorReadRate::processor.switch.core.inst 100438.838415305494                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl0.requestorReadRate::processor.switch.core.data 1006377790.573952436447                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl0.requestorWriteRate::writebacks 154743966.085637986660                       # Per-requestor bytes write to memory rate ((Byte/Second))
board.memory.mem_ctrl0.requestorReadAccesses::cache_hierarchy.l1dcaches.prefetcher          798                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl0.requestorReadAccesses::processor.switch.core.mmu.dtb.walker         2715                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl0.requestorReadAccesses::processor.switch.core.inst          140                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl0.requestorReadAccesses::processor.switch.core.data      1404979                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl0.requestorWriteAccesses::writebacks       215706                       # Per-requestor write serviced memory accesses (Count)
board.memory.mem_ctrl0.requestorReadTotalLat::cache_hierarchy.l1dcaches.prefetcher     32229235                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl0.requestorReadTotalLat::processor.switch.core.mmu.dtb.walker    126937538                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl0.requestorReadTotalLat::processor.switch.core.inst      7223098                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl0.requestorReadTotalLat::processor.switch.core.data  75020212551                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl0.requestorWriteTotalLat::writebacks 5029644923841                       # Per-requestor write total memory access latency (Tick)
board.memory.mem_ctrl0.requestorReadAvgLat::cache_hierarchy.l1dcaches.prefetcher     40387.51                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl0.requestorReadAvgLat::processor.switch.core.mmu.dtb.walker     46754.16                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl0.requestorReadAvgLat::processor.switch.core.inst     51593.56                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl0.requestorReadAvgLat::processor.switch.core.data     53395.97                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl0.requestorWriteAvgLat::writebacks  23317130.37                       # Per-requestor write average memory access latency ((Tick/Count))
board.memory.mem_ctrl0.dram.bytesRead::cache_hierarchy.l1dcaches.prefetcher        51072                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesRead::processor.switch.core.mmu.dtb.walker       173760                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesRead::processor.switch.core.inst         8960                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesRead::processor.switch.core.data     89918656                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesRead::total     90152448                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesInstRead::processor.switch.core.inst         8960                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesInstRead::total         8960                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl0.dram.bytesWritten::writebacks     13805184                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl0.dram.bytesWritten::total     13805184                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl0.dram.numReads::cache_hierarchy.l1dcaches.prefetcher          798                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numReads::processor.switch.core.mmu.dtb.walker         2715                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numReads::processor.switch.core.inst          140                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numReads::processor.switch.core.data      1404979                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numReads::total      1408632                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numWrites::writebacks       215706                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.numWrites::total       215706                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl0.dram.bwRead::cache_hierarchy.l1dcaches.prefetcher       572501                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwRead::processor.switch.core.mmu.dtb.walker      1947796                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwRead::processor.switch.core.inst       100439                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwRead::processor.switch.core.data   1007960420                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwRead::total   1010581156                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwInstRead::processor.switch.core.inst       100439                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwInstRead::total       100439                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwWrite::writebacks    154751858                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwWrite::total    154751858                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::writebacks    154751858                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::cache_hierarchy.l1dcaches.prefetcher       572501                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::processor.switch.core.mmu.dtb.walker      1947796                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::processor.switch.core.inst       100439                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::processor.switch.core.data   1007960420                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.bwTotal::total   1165333014                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl0.dram.readBursts        1406424                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl0.dram.writeBursts        215695                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::0        45096                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::1        44261                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::2        43887                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::3        43777                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::4        43679                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::5        44166                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::6        43723                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::7        43930                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::8        44120                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::9        44255                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::10        44570                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::11        44089                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::12        43869                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::13        44107                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::14        43162                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::15        44335                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::16        44750                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::17        44247                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::18        43246                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::19        43328                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::20        45486                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::21        44574                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::22        43502                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::23        44198                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::24        45411                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::25        44772                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::26        43300                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::27        42121                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::28        43015                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::29        42687                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::30        42734                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::31        44027                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::0         6883                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::1         6860                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::2         6853                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::3         6907                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::4         6820                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::5         6937                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::6         6911                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::7         6783                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::8         6806                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::9         7070                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::10         7334                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::11         7312                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::12         7167                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::13         6718                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::14         6794                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::15         6774                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::16         6651                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::17         6743                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::18         6127                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::19         6046                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::20         6651                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::21         6640                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::22         6718                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::23         6784                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::24         7386                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::25         7127                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::26         6327                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::27         6031                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::28         6053                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::29         6131                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::30         6533                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::31         6818                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.totQLat       50585433814                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl0.dram.totBusLat      4686204768                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl0.dram.totMemAccLat  75186602422                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl0.dram.avgQLat          35967.41                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl0.dram.avgBusLat         3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl0.dram.avgMemAccLat     53459.41                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl0.dram.readRowHits        136638                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl0.dram.writeRowHits        49702                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl0.dram.readRowHitRate         9.72                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl0.dram.writeRowHitRate        23.04                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl0.dram.bytesPerActivate::samples      1435754                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::mean    72.306225                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::gmean    68.801946                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::stdev    36.548164                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::0-127      1316675     91.71%     91.71% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::128-255       104976      7.31%     99.02% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::256-383        10142      0.71%     99.72% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::384-511         2432      0.17%     99.89% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::512-639          792      0.06%     99.95% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::640-767          312      0.02%     99.97% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::768-895          209      0.01%     99.98% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::896-1023           94      0.01%     99.99% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::1024-1151          122      0.01%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.bytesPerActivate::total      1435754                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl0.dram.dramBytesRead     90011136                       # Total bytes read (Byte)
board.memory.mem_ctrl0.dram.dramBytesWritten     13804480                       # Total bytes written (Byte)
board.memory.mem_ctrl0.dram.avgRdBW       1008.997092                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl0.dram.avgWrBW        154.743966                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl0.dram.peakBW           19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl0.dram.busUtil              6.06                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl0.dram.busUtilRead          5.25                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl0.dram.busUtilWrite         0.81                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl0.dram.pageHitRate         11.49                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl0.dram.power_state.pwrStateResidencyTicks::UNDEFINED 11853854046500                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl0.dram.rank0.actEnergy 1121525050.463998                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.preEnergy 1979881776.381634                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.readEnergy 1933817507.462404                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.writeEnergy 261687723.024000                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.refreshEnergy 7743277031.765623                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.actBackEnergy 12769449736.175997                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.preBackEnergy 122370072.384001                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.actPowerDownEnergy 21497389787.126328                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.prePowerDownEnergy 312867203.039980                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.selfRefreshEnergy 675855.549600                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.totalEnergy 47742976691.390556                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.averagePower   535.184054                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl0.dram.rank0.totalIdleTime  61825445266                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::IDLE     50689384                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::REF   4009950000                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::SREF       272310                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::PRE_PDN   1303619102                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::ACT  23322502382                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::ACT_PDN  60521912862                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.actEnergy 1117398941.568004                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.preEnergy 1972603113.012030                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.readEnergy 1923874486.262400                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.writeEnergy 247148860.895998                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.refreshEnergy 7743277031.765623                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.actBackEnergy 12742259644.564770                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.preBackEnergy 123445402.080000                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.actPowerDownEnergy 21056389209.945522                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.prePowerDownEnergy 624048480.719991                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.totalEnergy 47550445170.816078                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.averagePower   533.025835                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl0.dram.rank1.totalIdleTime  61879512109                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::IDLE     54561236                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::REF   4009950000                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::PRE_PDN   2600219598                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::ACT  23263927483                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::ACT_PDN  59280053199                       # Time in different power states (Tick)
board.memory.mem_ctrl0.power_state.pwrStateResidencyTicks::UNDEFINED 11853854046500                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl1.avgPriority_writebacks::samples    220569.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl1.avgPriority_cache_hierarchy.l1dcaches.prefetcher::samples       755.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl1.avgPriority_processor.switch.core.mmu.dtb.walker::samples      2118.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl1.avgPriority_processor.switch.core.inst::samples        88.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl1.avgPriority_processor.switch.core.data::samples   1402954.00                       # Average QoS priority value for accepted requests (Count)
board.memory.mem_ctrl1.priorityMinLatency 0.000000017492                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl1.priorityMaxLatency 0.001965758142                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl1.numReadWriteTurnArounds        13267                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl1.numWriteReadTurnArounds        13267                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl1.numStayReadState       2644485                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl1.numStayWriteState       207524                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl1.readReqs               1408150                       # Number of read requests accepted (Count)
board.memory.mem_ctrl1.writeReqs               220569                       # Number of write requests accepted (Count)
board.memory.mem_ctrl1.readBursts             1408150                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl1.writeBursts             220569                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl1.servicedByWrQ             2235                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl1.mergedWrBursts               0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl1.avgRdQLen                 1.94                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl1.avgWrQLen                57.25                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl1.numRdRetry                   0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl1.numWrRetry                   0                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl1.readPktSize::0               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::1               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::2               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::3               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::4               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::5               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::6         1408150                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::0              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::1              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::2              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::3              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::4              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::5              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::6         220569                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.rdQLenPdf::0            577184                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::1            339497                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::2            197267                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::3            140522                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::4             98054                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::5             53173                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::6               217                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::7                 1                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::8                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::9                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::10                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::11                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::12                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::13                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::14                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::15                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::16                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::17                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::18                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::19                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::20                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::21                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::22                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::23                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::24                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::25                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::26                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::27                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::28                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::29                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::30                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::31                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::32                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::33                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::34                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::35                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::36                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::37                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::38                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::39                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::40                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::41                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::42                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::43                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::44                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::45                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::46                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::47                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::48                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::49                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::50                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::51                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::52                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::53                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::54                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::55                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::56                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::57                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::58                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::59                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::60                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::61                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::62                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::63                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::0                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::1                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::2                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::3                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::4                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::5                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::6                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::7                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::8                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::9                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::10                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::11                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::12                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::13                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::14                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::15                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::16                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::17                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::18                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::19                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::20                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::21                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::22                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::23                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::24                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::25                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::26                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::27                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::28                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::29                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::30                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::31                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::32                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::33                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::34                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::35                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::36                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::37                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::38                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::39                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::40                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::41                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::42                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::43                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::44                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::45                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::46                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::47             3465                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::48             3748                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::49            10563                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::50            12674                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::51            13311                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::52            13469                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::53            13460                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::54            13463                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::55            13456                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::56            13502                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::57            13548                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::58            13670                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::59            13704                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::60            13783                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::61            13825                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::62            13655                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::63            13523                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::64            13486                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::65              227                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::66               29                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::67                7                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::68                1                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::69                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::70                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::71                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::72                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::73                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::74                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::75                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::76                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::77                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::78                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::79                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::80                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::81                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::82                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::83                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::84                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::85                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::86                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::87                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::88                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::89                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::90                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::91                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::92                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::93                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::94                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::95                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::96                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::97                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::98                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::99                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::100               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::101               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::102               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::103               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::104               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::105               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::106               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::107               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::108               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::109               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::110               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::111               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::112               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::113               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::114               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::115               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::116               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::117               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::118               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::119               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::120               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::121               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::122               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::123               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::124               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::125               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::126               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::127               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdPerTurnAround::samples        13267                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::mean   106.067837                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::gmean    78.835180                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::stdev   172.828084                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::0-127        11400     85.93%     85.93% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::128-255         1411     10.64%     96.56% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::256-383          116      0.87%     97.44% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::384-511           41      0.31%     97.75% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::512-639           41      0.31%     98.06% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::640-767           44      0.33%     98.39% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::768-895           36      0.27%     98.66% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::896-1023           40      0.30%     98.96% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::1024-1151           36      0.27%     99.23% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::1152-1279           34      0.26%     99.49% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::1280-1407           22      0.17%     99.65% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::1408-1535            8      0.06%     99.71% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::1536-1663           10      0.08%     99.79% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::1664-1791            8      0.06%     99.85% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::1792-1919            4      0.03%     99.88% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::1920-2047            4      0.03%     99.91% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::2048-2175            2      0.02%     99.92% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::2176-2303            3      0.02%     99.95% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::2304-2431            1      0.01%     99.95% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::2432-2559            2      0.02%     99.97% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::2688-2815            1      0.01%     99.98% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::3456-3583            1      0.01%     99.98% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::3712-3839            1      0.01%     99.99% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::4608-4735            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.rdPerTurnAround::total        13267                       # Reads before turning the bus around for writes (Count)
board.memory.mem_ctrl1.wrPerTurnAround::samples        13267                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::mean    16.625386                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::gmean    16.593962                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::stdev     1.051234                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::16         9488     71.52%     71.52% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::17          194      1.46%     72.98% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::18         2897     21.84%     94.81% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::19          502      3.78%     98.60% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::20          142      1.07%     99.67% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::21           34      0.26%     99.92% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::22            6      0.05%     99.97% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::23            3      0.02%     99.99% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::24            1      0.01%    100.00% # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.wrPerTurnAround::total        13267                       # Writes before turning the bus around for reads (Count)
board.memory.mem_ctrl1.bytesReadWrQ            143040                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl1.bytesReadSys          90121600                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl1.bytesWrittenSys       14116416                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl1.avgRdBWSys        1010235359.38937449                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl1.avgWrBWSys        158240672.50303942                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl1.totGap             89208213750                       # Total gap between requests (Tick)
board.memory.mem_ctrl1.avgGap                54772.01                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl1.requestorReadBytes::cache_hierarchy.l1dcaches.prefetcher        48320                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl1.requestorReadBytes::processor.switch.core.mmu.dtb.walker       135552                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl1.requestorReadBytes::processor.switch.core.inst         5632                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl1.requestorReadBytes::processor.switch.core.data     89789056                       # Per-requestor bytes read from memory (Byte)
board.memory.mem_ctrl1.requestorWriteBytes::writebacks     14116416                       # Per-requestor bytes write to memory (Byte)
board.memory.mem_ctrl1.requestorReadRate::cache_hierarchy.l1dcaches.prefetcher 541652.307168254629                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl1.requestorReadRate::processor.switch.core.mmu.dtb.walker 1519496.141168693081                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl1.requestorReadRate::processor.switch.core.inst 63132.984146763454                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl1.requestorReadRate::processor.switch.core.data 1006507643.643617868423                       # Per-requestor bytes read from memory rate ((Byte/Second))
board.memory.mem_ctrl1.requestorWriteRate::writebacks 158240672.503039419651                       # Per-requestor bytes write to memory rate ((Byte/Second))
board.memory.mem_ctrl1.requestorReadAccesses::cache_hierarchy.l1dcaches.prefetcher          757                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl1.requestorReadAccesses::processor.switch.core.mmu.dtb.walker         2118                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl1.requestorReadAccesses::processor.switch.core.inst           88                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl1.requestorReadAccesses::processor.switch.core.data      1405187                       # Per-requestor read serviced memory accesses (Count)
board.memory.mem_ctrl1.requestorWriteAccesses::writebacks       220569                       # Per-requestor write serviced memory accesses (Count)
board.memory.mem_ctrl1.requestorReadTotalLat::cache_hierarchy.l1dcaches.prefetcher     29307156                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl1.requestorReadTotalLat::processor.switch.core.mmu.dtb.walker     89542941                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl1.requestorReadTotalLat::processor.switch.core.inst      4285545                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl1.requestorReadTotalLat::processor.switch.core.data  73706347594                       # Per-requestor read total memory access latency (Tick)
board.memory.mem_ctrl1.requestorWriteTotalLat::writebacks 5026676798311                       # Per-requestor write total memory access latency (Tick)
board.memory.mem_ctrl1.requestorReadAvgLat::cache_hierarchy.l1dcaches.prefetcher     38714.87                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl1.requestorReadAvgLat::processor.switch.core.mmu.dtb.walker     42277.12                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl1.requestorReadAvgLat::processor.switch.core.inst     48699.38                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl1.requestorReadAvgLat::processor.switch.core.data     52453.05                       # Per-requestor read average memory access latency ((Tick/Count))
board.memory.mem_ctrl1.requestorWriteAvgLat::writebacks  22789588.74                       # Per-requestor write average memory access latency ((Tick/Count))
board.memory.mem_ctrl1.dram.bytesRead::cache_hierarchy.l1dcaches.prefetcher        48448                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesRead::processor.switch.core.mmu.dtb.walker       135552                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesRead::processor.switch.core.inst         5632                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesRead::processor.switch.core.data     89931968                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesRead::total     90121600                       # Number of bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesInstRead::processor.switch.core.inst         5632                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesInstRead::total         5632                       # Number of instructions bytes read from this memory (Byte)
board.memory.mem_ctrl1.dram.bytesWritten::writebacks     14116416                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl1.dram.bytesWritten::total     14116416                       # Number of bytes written to this memory (Byte)
board.memory.mem_ctrl1.dram.numReads::cache_hierarchy.l1dcaches.prefetcher          757                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numReads::processor.switch.core.mmu.dtb.walker         2118                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numReads::processor.switch.core.inst           88                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numReads::processor.switch.core.data      1405187                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numReads::total      1408150                       # Number of read requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numWrites::writebacks       220569                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.numWrites::total       220569                       # Number of write requests responded to by this memory (Count)
board.memory.mem_ctrl1.dram.bwRead::cache_hierarchy.l1dcaches.prefetcher       543087                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwRead::processor.switch.core.mmu.dtb.walker      1519496                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwRead::processor.switch.core.inst        63133                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwRead::processor.switch.core.data   1008109643                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwRead::total   1010235359                       # Total read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwInstRead::processor.switch.core.inst        63133                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwInstRead::total        63133                       # Instruction read bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwWrite::writebacks    158240673                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwWrite::total    158240673                       # Write bandwidth from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::writebacks    158240673                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::cache_hierarchy.l1dcaches.prefetcher       543087                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::processor.switch.core.mmu.dtb.walker      1519496                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::processor.switch.core.inst        63133                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::processor.switch.core.data   1008109643                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.bwTotal::total   1168476032                       # Total bandwidth to/from this memory ((Byte/Second))
board.memory.mem_ctrl1.dram.readBursts        1405915                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl1.dram.writeBursts        220569                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::0        44809                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::1        43641                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::2        43610                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::3        43863                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::4        43700                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::5        44831                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::6        43218                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::7        43587                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::8        44256                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::9        43532                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::10        44608                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::11        43733                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::12        44420                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::13        44154                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::14        43802                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::15        44649                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::16        44314                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::17        44490                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::18        43449                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::19        43292                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::20        44496                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::21        44215                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::22        44207                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::23        43974                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::24        45746                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::25        45297                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::26        43269                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::27        42576                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::28        43171                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::29        42444                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::30        42801                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::31        43761                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::0         7058                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::1         6999                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::2         7084                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::3         7099                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::4         6980                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::5         7180                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::6         7125                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::7         6935                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::8         6952                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::9         7204                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::10         7481                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::11         7464                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::12         7339                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::13         6909                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::14         6909                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::15         6901                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::16         6835                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::17         6855                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::18         6204                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::19         6201                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::20         6827                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::21         6735                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::22         6788                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::23         6878                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::24         7459                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::25         7398                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::26         6528                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::27         6172                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::28         6252                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::29         6281                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::30         6621                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::31         6916                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.totQLat       49237218056                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl1.dram.totBusLat      4684508780                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl1.dram.totMemAccLat  73829483236                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl1.dram.avgQLat          35021.48                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl1.dram.avgBusLat         3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl1.dram.avgMemAccLat     52513.48                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl1.dram.readRowHits        140989                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl1.dram.writeRowHits        51468                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl1.dram.readRowHitRate        10.03                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl1.dram.writeRowHitRate        23.33                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl1.dram.bytesPerActivate::samples      1434036                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::mean    72.589129                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::gmean    68.923869                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::stdev    37.775691                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::0-127      1313123     91.57%     91.57% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::128-255       105798      7.38%     98.95% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::256-383        10795      0.75%     99.70% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::384-511         2522      0.18%     99.87% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::512-639          905      0.06%     99.94% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::640-767          437      0.03%     99.97% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::768-895          250      0.02%     99.99% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::896-1023           82      0.01%     99.99% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::1024-1151          124      0.01%    100.00% # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.bytesPerActivate::total      1434036                       # Bytes accessed per row activation (Byte)
board.memory.mem_ctrl1.dram.dramBytesRead     89978560                       # Total bytes read (Byte)
board.memory.mem_ctrl1.dram.dramBytesWritten     14116416                       # Total bytes written (Byte)
board.memory.mem_ctrl1.dram.avgRdBW       1008.631925                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl1.dram.avgWrBW        158.240673                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl1.dram.peakBW           19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl1.dram.busUtil              6.08                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl1.dram.busUtilRead          5.25                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl1.dram.busUtilWrite         0.82                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl1.dram.pageHitRate         11.83                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl1.dram.power_state.pwrStateResidencyTicks::UNDEFINED 11853854046500                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl1.dram.rank0.actEnergy 1118281548.383994                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.preEnergy 1974172265.100029                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.readEnergy 1932190966.339202                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.writeEnergy 268033583.663999                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.refreshEnergy 7743277031.765623                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.actBackEnergy 12745795955.474405                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.preBackEnergy 125391871.180796                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.actPowerDownEnergy 21256755791.241638                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.prePowerDownEnergy 485348582.880057                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.selfRefreshEnergy 675855.549600                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.totalEnergy 47650067493.941010                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.averagePower   534.142570                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl1.dram.rank0.totalIdleTime  61866066644                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::IDLE     60344504                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::REF   4009950000                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::SREF        41660                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::PRE_PDN   2022265594                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::ACT  23271887532                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::ACT_PDN  59844054898                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.actEnergy 1117972791.936003                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.preEnergy 1973629944.115230                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.readEnergy 1924214606.160006                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.writeEnergy 252301039.199998                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.refreshEnergy 7743277031.765623                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.actBackEnergy 12726805268.788832                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.preBackEnergy 123816261.676801                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.actPowerDownEnergy 21038977465.430477                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.prePowerDownEnergy 643383343.679984                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.totalEnergy 47544377752.754349                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.averagePower   532.957821                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl1.dram.rank1.totalIdleTime  61911102194                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::IDLE     55464164                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::REF   4009950000                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::PRE_PDN   2680752084                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::ACT  23231292310                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::ACT_PDN  59231107798                       # Time in different power states (Tick)
board.memory.mem_ctrl1.power_state.pwrStateResidencyTicks::UNDEFINED 11853854046500                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.bad_addr.power_state.pwrStateResidencyTicks::UNDEFINED 11853854046500                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 11853854046500                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.default_bus.power_state.pwrStateResidencyTicks::UNDEFINED 11853854046500                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.empty_isa.power_state.pwrStateResidencyTicks::UNDEFINED 11853854046500                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 11853854046500                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 11853854046500                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 11853854046500                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 11853854046500                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 11853854046500                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 11853854046500                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 11853854046500                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadTxs            0                       # Number of DMA read transactions (not PRD). (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteFullPages            0                       # Number of full page size DMA writes. (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteBytes            0                       # Number of bytes transfered via DMA writes. (Byte)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteTxs            0                       # Number of DMA write transactions. (Count)
board.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 11853854046500                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 11853854046500                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 11853854046500                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 11853854046500                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 11853854046500                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 11853854046500                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 11853854046500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.numCycles                0                       # Number of cpu cycles simulated (Cycle)
board.processor.start.core.cpi                    nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.start.core.ipc                    nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.start.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.start.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.start.core.numVMExits               0                       # total number of KVM exits (Count)
board.processor.start.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.start.core.numExitSignal            0                       # exits due to signal delivery (Count)
board.processor.start.core.numMMIO                  0                       # number of VM exits due to memory mapped IO (Count)
board.processor.start.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.start.core.numIO                    0                       # number of VM exits due to legacy IO (Count)
board.processor.start.core.numHalt                  0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.start.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.start.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.start.core.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.start.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.start.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.start.core.commitStats0.cpi          nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.start.core.commitStats0.ipc          nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.start.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.start.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.start.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.start.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.start.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.start.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.start.core.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
board.processor.start.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.start.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.start.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.start.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.start.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.start.core.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
board.processor.start.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.start.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.start.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.start.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.start.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.start.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.start.core.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.start.core.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
board.processor.start.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.start.core.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
board.processor.start.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.start.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.start.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.start.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.start.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 11853854046500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.start.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.start.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.start.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.start.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 11853854046500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.power_state.pwrStateResidencyTicks::OFF 11853854046500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.start.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.start.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.switch.core.numCycles       356834075                       # Number of cpu cycles simulated (Cycle)
board.processor.switch.core.cpi              7.008951                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.switch.core.ipc              0.142675                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.switch.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.switch.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.switch.core.instsAdded      123893395                       # Number of instructions added to the IQ (excludes non-spec) (Count)
board.processor.switch.core.nonSpecInstsAdded         6527                       # Number of non-speculative instructions added to the IQ (Count)
board.processor.switch.core.instsIssued     115492416                       # Number of instructions issued (Count)
board.processor.switch.core.squashedInstsIssued       134220                       # Number of squashed instructions issued (Count)
board.processor.switch.core.squashedInstsExamined     37990549                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
board.processor.switch.core.squashedOperandsExamined     81165535                       # Number of squashed operands that are examined and possibly removed from graph (Count)
board.processor.switch.core.squashedNonSpecRemoved         3412                       # Number of squashed non-spec instructions that were removed (Count)
board.processor.switch.core.numIssuedDist::samples    356811644                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::mean     0.323679                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::stdev     0.843235                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::0    299221150     83.86%     83.86% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::1     22876277      6.41%     90.27% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::2     17173219      4.81%     95.08% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::3     12826249      3.59%     98.68% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::4      3911897      1.10%     99.77% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::5       675762      0.19%     99.96% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::6       125170      0.04%    100.00% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::7         1824      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::8           96      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::total    356811644                       # Number of insts issued each cycle (Count)
board.processor.switch.core.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::IntAlu       556975     31.05%     31.05% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::IntMult          260      0.01%     31.07% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::IntDiv           30      0.00%     31.07% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatAdd            0      0.00%     31.07% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatCmp            0      0.00%     31.07% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatCvt            0      0.00%     31.07% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMult            0      0.00%     31.07% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMultAcc            0      0.00%     31.07% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatDiv            0      0.00%     31.07% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMisc            0      0.00%     31.07% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatSqrt            0      0.00%     31.07% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAdd            0      0.00%     31.07% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAddAcc            0      0.00%     31.07% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAlu            0      0.00%     31.07% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdCmp            0      0.00%     31.07% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdCvt            0      0.00%     31.07% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdMisc            0      0.00%     31.07% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdMult            0      0.00%     31.07% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdMultAcc            0      0.00%     31.07% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdMatMultAcc            0      0.00%     31.07% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdShift            0      0.00%     31.07% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdShiftAcc            0      0.00%     31.07% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdDiv            0      0.00%     31.07% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSqrt            0      0.00%     31.07% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatAdd            0      0.00%     31.07% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatAlu            0      0.00%     31.07% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatCmp            0      0.00%     31.07% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatCvt            0      0.00%     31.07% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatDiv            0      0.00%     31.07% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatMisc            0      0.00%     31.07% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatMult            0      0.00%     31.07% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatMultAcc            0      0.00%     31.07% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatMatMultAcc            0      0.00%     31.07% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatSqrt            0      0.00%     31.07% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdReduceAdd            0      0.00%     31.07% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdReduceAlu            0      0.00%     31.07% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdReduceCmp            0      0.00%     31.07% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatReduceAdd            0      0.00%     31.07% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatReduceCmp            0      0.00%     31.07% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAes            0      0.00%     31.07% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAesMix            0      0.00%     31.07% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSha1Hash            0      0.00%     31.07% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSha1Hash2            0      0.00%     31.07% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSha256Hash            0      0.00%     31.07% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSha256Hash2            0      0.00%     31.07% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdShaSigma2            0      0.00%     31.07% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdShaSigma3            0      0.00%     31.07% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdPredAlu            0      0.00%     31.07% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::Matrix            0      0.00%     31.07% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::MatrixMov            0      0.00%     31.07% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::MatrixOP            0      0.00%     31.07% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::MemRead      1226698     68.39%     99.45% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::MemWrite         9778      0.55%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorStridedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorStridedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIndexedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIndexedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIntegerArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorFloatArith            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorFloatConvert            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIntegerReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorFloatReduce            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorMisc            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIntegerExtension            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorConfig            0      0.00%    100.00% # attempts to use FU when none available (Count)
board.processor.switch.core.statIssuedInstType_0::No_OpClass       173940      0.15%      0.15% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::IntAlu     90232601     78.13%     78.28% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::IntMult         4163      0.00%     78.28% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::IntDiv       393392      0.34%     78.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatAdd            0      0.00%     78.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatCmp            0      0.00%     78.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatCvt            0      0.00%     78.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMult            0      0.00%     78.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMultAcc            0      0.00%     78.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatDiv            0      0.00%     78.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMisc            0      0.00%     78.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatSqrt            0      0.00%     78.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAdd            0      0.00%     78.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAddAcc            0      0.00%     78.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAlu            0      0.00%     78.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdCmp            0      0.00%     78.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdCvt            0      0.00%     78.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdMisc            0      0.00%     78.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdMult            0      0.00%     78.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdMultAcc            0      0.00%     78.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     78.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdShift            0      0.00%     78.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdShiftAcc            0      0.00%     78.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdDiv            0      0.00%     78.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSqrt            0      0.00%     78.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatAdd            0      0.00%     78.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatAlu            0      0.00%     78.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatCmp            0      0.00%     78.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatCvt            0      0.00%     78.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatDiv            0      0.00%     78.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatMisc            0      0.00%     78.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatMult            0      0.00%     78.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     78.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAes            0      0.00%     78.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAesMix            0      0.00%     78.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::Matrix            0      0.00%     78.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::MatrixMov            0      0.00%     78.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::MatrixOP            0      0.00%     78.62% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::MemRead     23110901     20.01%     98.63% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::MemWrite      1577419      1.37%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorFloatArith            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorMisc            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::total    115492416                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.issueRate        0.323659                       # Inst issue rate ((Count/Cycle))
board.processor.switch.core.fuBusy            1793741                       # FU busy when requested (Count)
board.processor.switch.core.fuBusyRate       0.015531                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.switch.core.intInstQueueReads    589724441                       # Number of integer instruction queue reads (Count)
board.processor.switch.core.intInstQueueWrites    161891542                       # Number of integer instruction queue writes (Count)
board.processor.switch.core.intInstQueueWakeupAccesses    109187240                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.switch.core.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
board.processor.switch.core.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
board.processor.switch.core.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.switch.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.switch.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.switch.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.switch.core.intAluAccesses    117112217                       # Number of integer alu accesses (Count)
board.processor.switch.core.fpAluAccesses            0                       # Number of floating point alu accesses (Count)
board.processor.switch.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.switch.core.numSquashedInsts        82151                       # Number of squashed instructions skipped in execute (Count)
board.processor.switch.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.switch.core.timesIdled            294                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
board.processor.switch.core.idleCycles          22431                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
board.processor.switch.core.MemDepUnit__0.insertedLoads     21785157                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__0.insertedStores      1980772                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__0.conflictingLoads      1104704                       # Number of conflicting loads. (Count)
board.processor.switch.core.MemDepUnit__0.conflictingStores       770244                       # Number of conflicting stores. (Count)
board.processor.switch.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch.core.branchPred.lookups_0::NoBranch         7571      0.04%      0.04% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::Return        48428      0.25%      0.29% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::CallDirect        57091      0.29%      0.58% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::CallIndirect            0      0.00%      0.58% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::DirectCond     18764565     95.97%     96.55% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::DirectUncond       674455      3.45%    100.00% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::IndirectCond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::IndirectUncond            0      0.00%    100.00% # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::total     19552110                       # Number of BP lookups (Count)
board.processor.switch.core.branchPred.squashes_0::NoBranch         7393      0.09%      0.09% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::Return         7004      0.09%      0.18% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::CallDirect        15667      0.20%      0.38% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::CallIndirect            0      0.00%      0.38% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::DirectCond      7550469     95.72%     96.10% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::DirectUncond       307733      3.90%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::IndirectCond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::total      7888266                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.corrected_0::NoBranch          525      0.12%      0.12% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::Return          627      0.15%      0.27% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::CallDirect         4872      1.13%      1.40% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::CallIndirect            0      0.00%      1.40% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::DirectCond       394678     91.81%     93.21% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::DirectUncond        29179      6.79%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::IndirectCond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::IndirectUncond            0      0.00%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::total       429881                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.committed_0::NoBranch          178      0.00%      0.00% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::Return        41424      0.36%      0.36% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::CallDirect        41424      0.36%      0.71% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::CallIndirect            0      0.00%      0.71% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::DirectCond     11214102     96.14%     96.86% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::DirectUncond       366722      3.14%    100.00% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::IndirectCond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::IndirectUncond            0      0.00%    100.00% # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::total     11663850                       # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.mispredicted_0::NoBranch          178      0.05%      0.05% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::Return          623      0.17%      0.21% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::CallDirect         3143      0.83%      1.05% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::CallIndirect            0      0.00%      1.05% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::DirectCond       348686     92.40%     93.44% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::DirectUncond        24746      6.56%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::IndirectCond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::IndirectUncond            0      0.00%    100.00% # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::total       377376                       # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.targetProvider_0::NoTarget     11772300     60.21%     60.21% # The component providing the target for taken branches (Count)
board.processor.switch.core.branchPred.targetProvider_0::BTB      7731382     39.54%     99.75% # The component providing the target for taken branches (Count)
board.processor.switch.core.branchPred.targetProvider_0::RAS        48428      0.25%    100.00% # The component providing the target for taken branches (Count)
board.processor.switch.core.branchPred.targetProvider_0::Indirect            0      0.00%    100.00% # The component providing the target for taken branches (Count)
board.processor.switch.core.branchPred.targetProvider_0::total     19552110                       # The component providing the target for taken branches (Count)
board.processor.switch.core.branchPred.targetWrong_0::NoBranch       239313     55.94%     55.94% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::Return       187888     43.92%     99.85% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::CallDirect          627      0.15%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::total       427828                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.condPredicted     18765909                       # Number of conditional branches predicted (Count)
board.processor.switch.core.branchPred.condPredictedTaken      7016911                       # Number of conditional branches predicted as taken (Count)
board.processor.switch.core.branchPred.condIncorrect       429881                       # Number of conditional branches incorrect (Count)
board.processor.switch.core.branchPred.predTakenBTBMiss        13068                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.switch.core.branchPred.NotTakenMispredicted       295790                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.switch.core.branchPred.TakenMispredicted       134091                       # Number branches predicted taken but are actually not taken (Count)
board.processor.switch.core.branchPred.BTBLookups     19552110                       # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.BTBUpdates       294638                       # Number of BTB updates (Count)
board.processor.switch.core.branchPred.BTBHits     19113512                       # Number of BTB hits (Count)
board.processor.switch.core.branchPred.BTBHitRatio     0.977568                       # BTB Hit Ratio (Ratio)
board.processor.switch.core.branchPred.BTBMispredicted        13749                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.switch.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.switch.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.switch.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.switch.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.switch.core.branchPred.btb.lookups::NoBranch         7571      0.04%      0.04% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::Return        48428      0.25%      0.29% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::CallDirect        57091      0.29%      0.58% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::CallIndirect            0      0.00%      0.58% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::DirectCond     18764565     95.97%     96.55% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::DirectUncond       674455      3.45%    100.00% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::IndirectCond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::IndirectUncond            0      0.00%    100.00% # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::total     19552110                       # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.misses::NoBranch          758      0.17%      0.17% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::Return        47370     10.80%     10.97% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::CallDirect         6099      1.39%     12.36% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::CallIndirect            0      0.00%     12.36% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::DirectCond       381569     87.00%     99.36% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::DirectUncond         2802      0.64%    100.00% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::IndirectCond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::IndirectUncond            0      0.00%    100.00% # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::total       438598                       # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::CallDirect         4872      1.65%      1.65% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::CallIndirect            0      0.00%      1.65% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::DirectCond       260587     88.44%     90.10% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::DirectUncond        29179      9.90%    100.00% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::total       294638                       # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::CallDirect         4872      1.65%      1.65% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::CallIndirect            0      0.00%      1.65% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::DirectCond       260587     88.44%     90.10% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::DirectUncond        29179      9.90%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::total       294638                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 11853854046500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.switch.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.switch.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.switch.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.switch.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.switch.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.switch.core.branchPred.loop_predictor.used        16379                       # Number of times the loop predictor is the provider. (Count)
board.processor.switch.core.branchPred.loop_predictor.correct        16013                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
board.processor.switch.core.branchPred.loop_predictor.wrong          366                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
board.processor.switch.core.branchPred.ras.pushes        64095                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.switch.core.branchPred.ras.pops        64095                       # Number of times a PC was poped from the RAS (Count)
board.processor.switch.core.branchPred.ras.squashes        22671                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.switch.core.branchPred.ras.used        41424                       # Number of times the RAS is the provider (Count)
board.processor.switch.core.branchPred.ras.correct        40801                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.switch.core.branchPred.ras.incorrect          623                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.switch.core.branchPred.tage.longestMatchProviderCorrect      8615649                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
board.processor.switch.core.branchPred.tage.altMatchProviderCorrect        87458                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
board.processor.switch.core.branchPred.tage.bimodalAltMatchProviderCorrect           34                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
board.processor.switch.core.branchPred.tage.bimodalProviderCorrect      2176578                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
board.processor.switch.core.branchPred.tage.longestMatchProviderWrong       284193                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
board.processor.switch.core.branchPred.tage.altMatchProviderWrong        33729                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
board.processor.switch.core.branchPred.tage.bimodalAltMatchProviderWrong           33                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
board.processor.switch.core.branchPred.tage.bimodalProviderWrong           49                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
board.processor.switch.core.branchPred.tage.altMatchProviderWouldHaveHit        24212                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
board.processor.switch.core.branchPred.tage.longestMatchProviderWouldHaveHit        18368                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::1       478239                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::2       120540                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::3       187381                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::4       111787                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::5       184592                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::6       257681                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::7       254627                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::8       358084                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::9       653081                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::10       891955                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::11       695826                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::12      4827236                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::0       713666                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::1        83607                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::2        76817                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::3       199942                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::4       133312                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::5       227073                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::6       529804                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::7       545630                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::8       591460                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::9      1128328                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::10      1816336                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::11      2975054                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
board.processor.switch.core.commit.commitSquashedInsts     39897639                       # The number of squashed insts skipped by commit (Count)
board.processor.switch.core.commit.commitNonSpecStalls         3115                       # The number of times commit has been forced to stall to communicate backwards (Count)
board.processor.switch.core.commit.branchMispredicts       368343                       # The number of times a branch was mispredicted (Count)
board.processor.switch.core.commit.numCommittedDist::samples    351171334                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::mean     0.244637                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::stdev     1.156057                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::0    327886993     93.37%     93.37% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::1      6907832      1.97%     95.34% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::2      3806375      1.08%     96.42% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::3      4169057      1.19%     97.61% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::4       776891      0.22%     97.83% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::5      1273248      0.36%     98.19% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::6       482308      0.14%     98.33% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::7       435056      0.12%     98.45% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::8      5433574      1.55%    100.00% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::total    351171334                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.switch.core.commit.membars          356                       # Number of memory barriers committed (Count)
board.processor.switch.core.commit.functionCalls        41424                       # Number of function calls committed. (Count)
board.processor.switch.core.commit.committedInstType_0::No_OpClass       121109      0.14%      0.14% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::IntAlu     68992982     80.31%     80.45% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::IntMult         3757      0.00%     80.45% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::IntDiv       392665      0.46%     80.91% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatAdd            0      0.00%     80.91% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatCmp            0      0.00%     80.91% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatCvt            0      0.00%     80.91% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMult            0      0.00%     80.91% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMultAcc            0      0.00%     80.91% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatDiv            0      0.00%     80.91% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMisc            0      0.00%     80.91% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatSqrt            0      0.00%     80.91% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAdd            0      0.00%     80.91% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAddAcc            0      0.00%     80.91% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAlu            0      0.00%     80.91% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdCmp            0      0.00%     80.91% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdCvt            0      0.00%     80.91% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdMisc            0      0.00%     80.91% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdMult            0      0.00%     80.91% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.91% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     80.91% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdShift            0      0.00%     80.91% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.91% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdDiv            0      0.00%     80.91% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSqrt            0      0.00%     80.91% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatAdd            0      0.00%     80.91% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.91% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.91% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatCvt            0      0.00%     80.91% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatDiv            0      0.00%     80.91% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.91% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatMult            0      0.00%     80.91% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.91% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     80.91% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.91% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.91% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.91% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.91% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.91% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.91% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAes            0      0.00%     80.91% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAesMix            0      0.00%     80.91% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.91% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.91% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.91% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.91% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.91% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.91% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.91% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::Matrix            0      0.00%     80.91% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::MatrixMov            0      0.00%     80.91% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::MatrixOP            0      0.00%     80.91% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::MemRead     14911010     17.36%     98.27% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::MemWrite      1487866      1.73%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorMisc            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorConfig            0      0.00%    100.00% # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::total     85909389                       # Class of committed instruction (Count)
board.processor.switch.core.commit.commitEligibleSamples      5433574                       # number cycles where commit BW limit reached (Cycle)
board.processor.switch.core.commitStats0.numInsts     50911198                       # Number of instructions committed (thread level) (Count)
board.processor.switch.core.commitStats0.numOps     85909389                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.switch.core.commitStats0.numInstsNotNOP     50911198                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.switch.core.commitStats0.numOpsNotNOP     85909389                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.switch.core.commitStats0.cpi     7.008951                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.switch.core.commitStats0.ipc     0.142675                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.switch.core.commitStats0.numMemRefs     16398876                       # Number of memory references committed (Count)
board.processor.switch.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.switch.core.commitStats0.numIntInsts     84461346                       # Number of integer instructions (Count)
board.processor.switch.core.commitStats0.numLoadInsts     14911010                       # Number of load instructions (Count)
board.processor.switch.core.commitStats0.numStoreInsts      1487866                       # Number of store instructions (Count)
board.processor.switch.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.switch.core.commitStats0.committedInstType::No_OpClass       121109      0.14%      0.14% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::IntAlu     68992982     80.31%     80.45% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::IntMult         3757      0.00%     80.45% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::IntDiv       392665      0.46%     80.91% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatAdd            0      0.00%     80.91% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatCmp            0      0.00%     80.91% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatCvt            0      0.00%     80.91% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMult            0      0.00%     80.91% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMultAcc            0      0.00%     80.91% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatDiv            0      0.00%     80.91% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMisc            0      0.00%     80.91% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatSqrt            0      0.00%     80.91% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAdd            0      0.00%     80.91% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAddAcc            0      0.00%     80.91% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAlu            0      0.00%     80.91% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdCmp            0      0.00%     80.91% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdCvt            0      0.00%     80.91% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdMisc            0      0.00%     80.91% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdMult            0      0.00%     80.91% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdMultAcc            0      0.00%     80.91% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     80.91% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdShift            0      0.00%     80.91% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     80.91% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdDiv            0      0.00%     80.91% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSqrt            0      0.00%     80.91% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     80.91% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     80.91% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     80.91% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     80.91% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     80.91% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     80.91% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatMult            0      0.00%     80.91% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     80.91% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     80.91% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     80.91% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     80.91% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     80.91% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     80.91% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     80.91% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     80.91% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAes            0      0.00%     80.91% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAesMix            0      0.00%     80.91% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     80.91% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     80.91% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     80.91% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     80.91% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     80.91% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     80.91% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdPredAlu            0      0.00%     80.91% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::Matrix            0      0.00%     80.91% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::MatrixMov            0      0.00%     80.91% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::MatrixOP            0      0.00%     80.91% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::MemRead     14911010     17.36%     98.27% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::MemWrite      1487866      1.73%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMemRead            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::total     85909389                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedControl::IsControl     11663851                       # Class of control type instructions committed (Count)
board.processor.switch.core.commitStats0.committedControl::IsDirectControl     11622249                       # Class of control type instructions committed (Count)
board.processor.switch.core.commitStats0.committedControl::IsIndirectControl        41424                       # Class of control type instructions committed (Count)
board.processor.switch.core.commitStats0.committedControl::IsCondControl     11214103                       # Class of control type instructions committed (Count)
board.processor.switch.core.commitStats0.committedControl::IsUncondControl       449748                       # Class of control type instructions committed (Count)
board.processor.switch.core.commitStats0.committedControl::IsCall        41424                       # Class of control type instructions committed (Count)
board.processor.switch.core.commitStats0.committedControl::IsReturn        41424                       # Class of control type instructions committed (Count)
board.processor.switch.core.decode.idleCycles     36817989                       # Number of cycles decode is idle (Cycle)
board.processor.switch.core.decode.blockedCycles    283605114                       # Number of cycles decode is blocked (Cycle)
board.processor.switch.core.decode.runCycles     29022872                       # Number of cycles decode is running (Cycle)
board.processor.switch.core.decode.unblockCycles      6996432                       # Number of cycles decode is unblocking (Cycle)
board.processor.switch.core.decode.squashCycles       369237                       # Number of cycles decode is squashing (Cycle)
board.processor.switch.core.decode.branchResolved      6898671                       # Number of times decode resolved a branch (Count)
board.processor.switch.core.decode.branchMispred        61551                       # Number of times decode detected a branch misprediction (Count)
board.processor.switch.core.decode.decodedInsts    127454058                       # Number of instructions handled by decode (Count)
board.processor.switch.core.decode.squashedInsts       689125                       # Number of squashed instructions handled by decode (Count)
board.processor.switch.core.executeStats0.numInsts    111037775                       # Number of executed instructions (Count)
board.processor.switch.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.switch.core.executeStats0.numBranches     13525781                       # Number of branches executed (Count)
board.processor.switch.core.executeStats0.numLoadInsts     18707882                       # Number of load instructions executed (Count)
board.processor.switch.core.executeStats0.numStoreInsts      1555138                       # Number of stores executed (Count)
board.processor.switch.core.executeStats0.instRate     0.311175                       # Inst execution rate ((Count/Cycle))
board.processor.switch.core.executeStats0.numCCRegReads     70915140                       # Number of times the CC registers were read (Count)
board.processor.switch.core.executeStats0.numCCRegWrites     45286179                       # Number of times the CC registers were written (Count)
board.processor.switch.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.switch.core.executeStats0.numIntRegReads    133996329                       # Number of times the integer registers were read (Count)
board.processor.switch.core.executeStats0.numIntRegWrites     81428288                       # Number of times the integer registers were written (Count)
board.processor.switch.core.executeStats0.numMemRefs     20263020                       # Number of memory refs (Count)
board.processor.switch.core.executeStats0.numMiscRegReads     55157241                       # Number of times the Misc registers were read (Count)
board.processor.switch.core.executeStats0.numMiscRegWrites         3204                       # Number of times the Misc registers were written (Count)
board.processor.switch.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.switch.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.switch.core.fetch.predictedBranches      7779810                       # Number of branches that fetch has predicted taken (Count)
board.processor.switch.core.fetch.cycles    290008251                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
board.processor.switch.core.fetch.squashCycles       861550                       # Number of cycles fetch has spent squashing (Cycle)
board.processor.switch.core.fetch.tlbCycles          591                       # Number of cycles fetch has spent waiting for tlb (Cycle)
board.processor.switch.core.fetch.miscStallCycles        65261                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
board.processor.switch.core.fetch.pendingTrapStallCycles         7856                       # Number of stall cycles due to pending traps (Cycle)
board.processor.switch.core.fetch.cacheLines     22042435                       # Number of cache lines fetched (Count)
board.processor.switch.core.fetch.icacheSquashes       139828                       # Number of outstanding Icache misses that were squashed (Count)
board.processor.switch.core.fetch.tlbSquashes           20                       # Number of outstanding ITLB misses that were squashed (Count)
board.processor.switch.core.fetch.nisnDist::samples    356811644                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::mean     0.395155                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::stdev     1.125116                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::0    313180922     87.77%     87.77% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::1      5914219      1.66%     89.43% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::2      4254474      1.19%     90.62% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::3      7275217      2.04%     92.66% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::4     26186812      7.34%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::max_value            4                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::total    356811644                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetchStats0.numInsts     84541160                       # Number of instructions fetched (thread level) (Count)
board.processor.switch.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.switch.core.fetchStats0.fetchRate     0.236920                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.switch.core.fetchStats0.numBranches     19552110                       # Number of branches fetched (Count)
board.processor.switch.core.fetchStats0.branchRate     0.054793                       # Number of branch fetches per cycle (Ratio)
board.processor.switch.core.fetchStats0.icacheStallCycles     66298910                       # ICache total stall cycles (Cycle)
board.processor.switch.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.switch.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.switch.core.iew.squashCycles       369237                       # Number of cycles IEW is squashing (Cycle)
board.processor.switch.core.iew.blockCycles    141494386                       # Number of cycles IEW is blocking (Cycle)
board.processor.switch.core.iew.unblockCycles      1676543                       # Number of cycles IEW is unblocking (Cycle)
board.processor.switch.core.iew.dispatchedInsts    123899922                       # Number of instructions dispatched to IQ (Count)
board.processor.switch.core.iew.dispSquashedInsts       603875                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.switch.core.iew.dispLoadInsts     21785157                       # Number of dispatched load instructions (Count)
board.processor.switch.core.iew.dispStoreInsts      1980772                       # Number of dispatched store instructions (Count)
board.processor.switch.core.iew.dispNonSpecInsts         4258                       # Number of dispatched non-speculative instructions (Count)
board.processor.switch.core.iew.iqFullEvents       844506                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.switch.core.iew.lsqFullEvents       167488                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.switch.core.iew.memOrderViolationEvents         1083                       # Number of memory order violations (Count)
board.processor.switch.core.iew.predictedTakenIncorrect       155980                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.switch.core.iew.predictedNotTakenIncorrect       250299                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.switch.core.iew.branchMispredicts       406279                       # Number of branch mispredicts detected at execute (Count)
board.processor.switch.core.iew.instsToCommit    109441837                       # Cumulative count of insts sent to commit (Count)
board.processor.switch.core.iew.writebackCount    109187240                       # Cumulative count of insts written-back (Count)
board.processor.switch.core.iew.producerInst     75803811                       # Number of instructions producing a value (Count)
board.processor.switch.core.iew.consumerInst    110641449                       # Number of instructions consuming a value (Count)
board.processor.switch.core.iew.wbRate       0.305989                       # Insts written-back per cycle ((Count/Cycle))
board.processor.switch.core.iew.wbFanout     0.685130                       # Average fanout of values written-back ((Count/Count))
board.processor.switch.core.lsq0.forwLoads       240018                       # Number of loads that had data forwarded from stores (Count)
board.processor.switch.core.lsq0.squashedLoads      6874134                       # Number of loads squashed (Count)
board.processor.switch.core.lsq0.ignoredResponses           21                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.switch.core.lsq0.memOrderViolation         1083                       # Number of memory ordering violations (Count)
board.processor.switch.core.lsq0.squashedStores       492892                       # Number of stores squashed (Count)
board.processor.switch.core.lsq0.rescheduledLoads           89                       # Number of loads that were rescheduled (Count)
board.processor.switch.core.lsq0.blockedByCache           71                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.switch.core.lsq0.loadToUse::samples     14911010                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::mean   159.791638                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::stdev   206.772420                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::0-9      5161626     34.62%     34.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::10-19       127433      0.85%     35.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::20-29      2308582     15.48%     50.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::30-39        43162      0.29%     51.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::40-49        79291      0.53%     51.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::50-59        23494      0.16%     51.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::60-69        41585      0.28%     52.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::70-79       945876      6.34%     58.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::80-89        34531      0.23%     58.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::90-99        37590      0.25%     59.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::100-109        43625      0.29%     59.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::110-119        41855      0.28%     59.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::120-129        33823      0.23%     59.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::130-139        29295      0.20%     60.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::140-149        29199      0.20%     60.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::150-159        29646      0.20%     60.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::160-169        32199      0.22%     60.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::170-179        30941      0.21%     60.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::180-189        31290      0.21%     61.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::190-199        34534      0.23%     61.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::200-209        34273      0.23%     61.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::210-219        33858      0.23%     61.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::220-229        35431      0.24%     61.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::230-239        50241      0.34%     62.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::240-249        35738      0.24%     62.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::250-259       383109      2.57%     65.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::260-269        52134      0.35%     65.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::270-279        41460      0.28%     65.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::280-289        75733      0.51%     66.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::290-299        69177      0.46%     66.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::overflows      4960279     33.27%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::max_value         4199                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.lsq0.loadToUse::total     14911010                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
board.processor.switch.core.mmu.dtb.rdAccesses     22858197                       # TLB accesses on read requests (Count)
board.processor.switch.core.mmu.dtb.wrAccesses      1575038                       # TLB accesses on write requests (Count)
board.processor.switch.core.mmu.dtb.rdMisses      4352567                       # TLB misses on read requests (Count)
board.processor.switch.core.mmu.dtb.wrMisses        19967                       # TLB misses on write requests (Count)
board.processor.switch.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 11853854046500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.switch.core.mmu.itb.wrAccesses     22042720                       # TLB accesses on write requests (Count)
board.processor.switch.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.switch.core.mmu.itb.wrMisses          176                       # TLB misses on write requests (Count)
board.processor.switch.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 11853854046500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch.core.power_state.pwrStateResidencyTicks::OFF 11853854046500                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch.core.rename.squashCycles       369237                       # Number of cycles rename is squashing (Cycle)
board.processor.switch.core.rename.idleCycles     39216986                       # Number of cycles rename is idle (Cycle)
board.processor.switch.core.rename.blockCycles    273189174                       # Number of cycles rename is blocking (Cycle)
board.processor.switch.core.rename.serializeStallCycles       845635                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.switch.core.rename.runCycles     31837087                       # Number of cycles rename is running (Cycle)
board.processor.switch.core.rename.unblockCycles     11353525                       # Number of cycles rename is unblocking (Cycle)
board.processor.switch.core.rename.renamedInsts    126572895                       # Number of instructions processed by rename (Count)
board.processor.switch.core.rename.ROBFullEvents       503722                       # Number of times rename has blocked due to ROB full (Count)
board.processor.switch.core.rename.IQFullEvents      7152807                       # Number of times rename has blocked due to IQ full (Count)
board.processor.switch.core.rename.SQFullEvents       439532                       # Number of times rename has blocked due to SQ full (Count)
board.processor.switch.core.rename.fullRegistersEvents      1470833                       # Number of times there has been no free registers (Count)
board.processor.switch.core.rename.renamedOperands    246104301                       # Number of destination operands rename has renamed (Count)
board.processor.switch.core.rename.lookups    467416342                       # Number of register rename lookups that rename has made (Count)
board.processor.switch.core.rename.intLookups    156391169                       # Number of integer rename lookups (Count)
board.processor.switch.core.rename.committedMaps    167826780                       # Number of HB maps that are committed (Count)
board.processor.switch.core.rename.undoneMaps     78277540                       # Number of HB maps that are undone due to squashing (Count)
board.processor.switch.core.rename.serializing         5012                       # count of serializing insts renamed (Count)
board.processor.switch.core.rename.tempSerializing         5232                       # count of temporary serializing insts renamed (Count)
board.processor.switch.core.rename.skidInsts     20965844                       # count of insts added to the skid buffer (Count)
board.processor.switch.core.rob.reads       471543453                       # The number of ROB reads (Count)
board.processor.switch.core.rob.writes      257255471                       # The number of ROB writes (Count)
board.processor.switch.core.thread_0.numInsts     50911198                       # Number of Instructions committed (Count)
board.processor.switch.core.thread_0.numOps     85909389                       # Number of Ops committed (Count)
board.processor.switch.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                          0                       # Number of seconds simulated (Second)
simTicks                                            0                       # Number of ticks simulated (Tick)
finalTick                                184611367858240                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      0.04                       # Real time elapsed on the host (Second)
hostTickRate                                        0                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    3502816                       # Number of bytes of host memory used (Byte)
simInsts                                  83215835791                       # Number of instructions simulated (Count)
simOps                                    83382508713                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                             2137850630469                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                               2141637353290                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
board.apicbridge.power_state.pwrStateResidencyTicks::UNDEFINED   1001820990                       # Cumulative time (in ticks) in various power states (Tick)
board.bridge.power_state.pwrStateResidencyTicks::UNDEFINED   1001820990                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.dptw_caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.dptw_caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.dptw_caches.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.dptw_caches.power_state.pwrStateResidencyTicks::UNDEFINED   1001820990                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.dptw_caches.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.dptw_caches.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.dptw_caches.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.dptw_caches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.dptw_caches.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.dptw_caches.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.dptw_caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1001820990                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iocache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iocache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iocache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iocache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iocache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iocache.power_state.pwrStateResidencyTicks::UNDEFINED   1001820990                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iocache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iocache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iocache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iocache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iocache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iocache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iocache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1001820990                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.iptw_caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.iptw_caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.iptw_caches.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.iptw_caches.power_state.pwrStateResidencyTicks::UNDEFINED   1001820990                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.iptw_caches.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.iptw_caches.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.iptw_caches.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.iptw_caches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.iptw_caches.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.iptw_caches.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.iptw_caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1001820990                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1dcaches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1dcaches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1dcaches.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1dcaches.power_state.pwrStateResidencyTicks::UNDEFINED   1001820990                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches.prefetcher.demandMshrMisses            0                       # demands not covered by prefetchs (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfIssued            0                       # number of hwpf issued (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUseful            0                       # number of useful prefetch (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUsefulButMiss            0                       # number of hit on prefetch but cache block is not in an usable state (Count)
board.cache_hierarchy.l1dcaches.prefetcher.accuracy          nan                       # accuracy of the prefetcher (Count)
board.cache_hierarchy.l1dcaches.prefetcher.coverage          nan                       # coverage brought by this prefetcher (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfHitInCache            0                       # number of prefetches hitting in cache (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfHitInMSHR            0                       # number of prefetches hitting in a MSHR (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfHitInWB            0                       # number of prefetches hit in the Write Buffer (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfLate            0                       # number of late prefetches (hitting in cache, MSHR or WB) (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfIdentified            0                       # number of prefetch candidates identified (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfInCache            0                       # number of redundant prefetches already in cache/mshr dropped (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfRemovedDemand            0                       # number of prefetches dropped due to a demand for the same address (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfSpanPage            0                       # number of prefetches that crossed the page (Count)
board.cache_hierarchy.l1dcaches.prefetcher.pfUsefulSpanPage            0                       # number of prefetches that is useful and crossed the page (Count)
board.cache_hierarchy.l1dcaches.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   1001820990                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1dcaches.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1dcaches.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1dcaches.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1dcaches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1dcaches.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.l1dcaches.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.l1dcaches.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1001820990                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l1icaches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l1icaches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l1icaches.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l1icaches.power_state.pwrStateResidencyTicks::UNDEFINED   1001820990                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l1icaches.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l1icaches.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l1icaches.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l1icaches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l1icaches.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.l1icaches.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.l1icaches.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1001820990                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2buses.snoops                0                       # Total snoops (Count)
board.cache_hierarchy.l2buses.snoopTraffic            0                       # Total snoop traffic (Byte)
board.cache_hierarchy.l2buses.snoopFanout::samples            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::mean          nan                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::stdev          nan                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::underflows            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::0            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::1            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::2            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::3            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::4            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::overflows            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::max_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.snoopFanout::total            0                       # Request fanout histogram (Count)
board.cache_hierarchy.l2buses.power_state.pwrStateResidencyTicks::UNDEFINED   1001820990                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2buses.reqLayer0.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.respLayer0.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.respLayer1.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.respLayer2.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.respLayer3.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.snoopLayer0.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.l2buses.snoop_filter.totRequests            0                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2buses.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.l2buses.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.l2caches.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2caches.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.l2caches.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2caches.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.l2caches.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2caches.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.l2caches.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.l2caches.power_state.pwrStateResidencyTicks::UNDEFINED   1001820990                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.l2caches.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.l2caches.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.l2caches.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.l2caches.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.l2caches.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.l2caches.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.l2caches.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.l2caches.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1001820990                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.llcXbar.snoops                0                       # Total snoops (Count)
board.cache_hierarchy.llcXbar.snoopTraffic            0                       # Total snoop traffic (Byte)
board.cache_hierarchy.llcXbar.snoopFanout::samples            0                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::mean          nan                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::stdev          nan                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::underflows            0                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::0            0                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::1            0                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::overflows            0                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::max_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.snoopFanout::total            0                       # Request fanout histogram (Count)
board.cache_hierarchy.llcXbar.power_state.pwrStateResidencyTicks::UNDEFINED   1001820990                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.llcXbar.reqLayer0.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.llcXbar.respLayer0.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.llcXbar.snoopLayer0.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.llcXbar.snoop_filter.totRequests            0                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.llcXbar.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.llcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.llcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
board.cache_hierarchy.llcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
board.cache_hierarchy.llcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
board.cache_hierarchy.llcache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.llcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
board.cache_hierarchy.llcache.replacements            0                       # number of replacements (Count)
board.cache_hierarchy.llcache.power_state.pwrStateResidencyTicks::UNDEFINED   1001820990                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.llcache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
board.cache_hierarchy.llcache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
board.cache_hierarchy.llcache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
board.cache_hierarchy.llcache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
board.cache_hierarchy.llcache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
board.cache_hierarchy.llcache.tags.tagAccesses            0                       # Number of tag accesses (Count)
board.cache_hierarchy.llcache.tags.dataAccesses            0                       # Number of data accesses (Count)
board.cache_hierarchy.llcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1001820990                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.snoops                 0                       # Total snoops (Count)
board.cache_hierarchy.membus.snoopTraffic            0                       # Total snoop traffic (Byte)
board.cache_hierarchy.membus.snoopFanout::samples            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::mean          nan                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::stdev          nan                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::underflows            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::0            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::1            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::2            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::overflows            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::min_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::max_value            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.snoopFanout::total            0                       # Request fanout histogram (Count)
board.cache_hierarchy.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED   1001820990                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1001820990                       # Cumulative time (in ticks) in various power states (Tick)
board.cache_hierarchy.membus.reqLayer0.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.reqLayer1.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.reqLayer2.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.reqLayer3.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.reqLayer4.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.reqLayer5.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer0.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer1.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer2.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer3.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.respLayer4.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.snoopLayer0.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.snoopLayer1.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.snoopLayer2.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.snoopLayer3.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.snoopLayer4.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.snoopLayer5.utilization          nan                       # Layer utilization (Ratio)
board.cache_hierarchy.membus.snoop_filter.totRequests            0                       # Total number of requests made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.totSnoops            0                       # Total number of snoops made to the snoop filter. (Count)
board.cache_hierarchy.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
board.cache_hierarchy.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
board.clk_domain.clock                            250                       # Clock period in ticks (Tick)
board.clk_domain.voltage_domain.voltage             1                       # Voltage in Volts (Volt)
board.iobus.power_state.pwrStateResidencyTicks::UNDEFINED   1001820990                       # Cumulative time (in ticks) in various power states (Tick)
board.iobus.reqLayer0.utilization                 nan                       # Layer utilization (Ratio)
board.iobus.reqLayer1.utilization                 nan                       # Layer utilization (Ratio)
board.iobus.reqLayer10.utilization                nan                       # Layer utilization (Ratio)
board.iobus.reqLayer11.utilization                nan                       # Layer utilization (Ratio)
board.iobus.reqLayer12.utilization                nan                       # Layer utilization (Ratio)
board.iobus.reqLayer13.utilization                nan                       # Layer utilization (Ratio)
board.iobus.reqLayer14.utilization                nan                       # Layer utilization (Ratio)
board.iobus.reqLayer15.utilization                nan                       # Layer utilization (Ratio)
board.iobus.reqLayer16.utilization                nan                       # Layer utilization (Ratio)
board.iobus.reqLayer17.utilization                nan                       # Layer utilization (Ratio)
board.iobus.reqLayer2.utilization                 nan                       # Layer utilization (Ratio)
board.iobus.reqLayer3.utilization                 nan                       # Layer utilization (Ratio)
board.iobus.reqLayer4.utilization                 nan                       # Layer utilization (Ratio)
board.iobus.reqLayer5.utilization                 nan                       # Layer utilization (Ratio)
board.iobus.reqLayer6.utilization                 nan                       # Layer utilization (Ratio)
board.iobus.reqLayer7.utilization                 nan                       # Layer utilization (Ratio)
board.iobus.reqLayer8.utilization                 nan                       # Layer utilization (Ratio)
board.iobus.reqLayer9.utilization                 nan                       # Layer utilization (Ratio)
board.iobus.respLayer0.utilization                nan                       # Layer utilization (Ratio)
board.iobus.respLayer1.utilization                nan                       # Layer utilization (Ratio)
board.iobus.respLayer2.utilization                nan                       # Layer utilization (Ratio)
board.memory.mem_ctrl0.priorityMinLatency 0.000000000000                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl0.priorityMaxLatency 0.000000000000                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl0.numStayReadState             0                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl0.numStayWriteState            0                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl0.readReqs                     0                       # Number of read requests accepted (Count)
board.memory.mem_ctrl0.writeReqs                    0                       # Number of write requests accepted (Count)
board.memory.mem_ctrl0.readBursts                   0                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl0.writeBursts                  0                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl0.servicedByWrQ                0                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl0.mergedWrBursts               0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl0.avgRdQLen                 1.00                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl0.avgWrQLen                61.00                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl0.numRdRetry                   0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl0.numWrRetry                   0                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl0.readPktSize::0               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::1               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::2               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::3               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::4               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::5               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.readPktSize::6               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::0              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::1              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::2              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::3              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::4              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::5              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.writePktSize::6              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl0.rdQLenPdf::0                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::1                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::2                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::3                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::4                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::5                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::6                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::7                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::8                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::9                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::10                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::11                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::12                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::13                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::14                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::15                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::16                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::17                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::18                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::19                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::20                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::21                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::22                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::23                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::24                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::25                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::26                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::27                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::28                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::29                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::30                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::31                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::32                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::33                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::34                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::35                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::36                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::37                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::38                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::39                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::40                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::41                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::42                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::43                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::44                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::45                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::46                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::47                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::48                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::49                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::50                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::51                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::52                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::53                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::54                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::55                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::56                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::57                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::58                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::59                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::60                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::61                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::62                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.rdQLenPdf::63                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::0                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::1                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::2                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::3                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::4                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::5                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::6                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::7                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::8                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::9                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::10                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::11                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::12                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::13                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::14                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::15                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::16                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::17                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::18                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::19                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::20                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::21                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::22                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::23                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::24                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::25                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::26                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::27                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::28                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::29                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::30                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::31                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::32                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::33                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::34                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::35                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::36                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::37                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::38                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::39                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::40                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::41                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::42                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::43                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::44                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::45                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::46                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::47                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::48                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::49                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::50                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::51                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::52                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::53                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::54                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::55                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::56                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::57                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::58                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::59                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::60                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::61                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::62                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::63                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::64                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::65                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::66                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::67                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::68                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::69                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::70                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::71                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::72                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::73                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::74                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::75                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::76                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::77                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::78                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::79                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::80                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::81                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::82                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::83                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::84                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::85                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::86                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::87                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::88                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::89                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::90                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::91                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::92                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::93                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::94                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::95                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::96                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::97                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::98                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::99                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::100               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::101               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::102               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::103               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::104               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::105               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::106               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::107               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::108               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::109               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::110               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::111               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::112               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::113               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::114               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::115               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::116               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::117               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::118               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::119               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::120               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::121               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::122               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::123               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::124               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::125               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::126               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.wrQLenPdf::127               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl0.bytesReadWrQ                 0                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl0.bytesReadSys                 0                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl0.bytesWrittenSys              0                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl0.avgRdBWSys                 nan                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl0.avgWrBWSys                 nan                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl0.totGap                       0                       # Total gap between requests (Tick)
board.memory.mem_ctrl0.avgGap                     nan                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl0.dram.readBursts              0                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl0.dram.writeBursts             0                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::0            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::1            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::2            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::3            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::4            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::5            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::6            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::9            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::15            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::16            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::17            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::18            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::19            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::20            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::21            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::22            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::23            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::24            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::25            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::26            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::27            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::28            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::29            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::30            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankRdBursts::31            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::16            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::17            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::18            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::19            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::20            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::21            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::22            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::23            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::24            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::25            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::26            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::27            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::28            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::29            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::30            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.perBankWrBursts::31            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl0.dram.totQLat                 0                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl0.dram.totBusLat               0                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl0.dram.totMemAccLat            0                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl0.dram.avgQLat               nan                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl0.dram.avgBusLat             nan                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl0.dram.avgMemAccLat          nan                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl0.dram.readRowHits             0                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl0.dram.writeRowHits            0                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl0.dram.readRowHitRate          nan                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl0.dram.writeRowHitRate          nan                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl0.dram.dramBytesRead            0                       # Total bytes read (Byte)
board.memory.mem_ctrl0.dram.dramBytesWritten            0                       # Total bytes written (Byte)
board.memory.mem_ctrl0.dram.avgRdBW               nan                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl0.dram.avgWrBW               nan                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl0.dram.peakBW           19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl0.dram.busUtil               nan                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl0.dram.busUtilRead           nan                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl0.dram.busUtilWrite          nan                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl0.dram.pageHitRate           nan                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl0.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1001820990                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl0.dram.rank0.actEnergy            0                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.preEnergy            0                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.readEnergy            0                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank0.averagePower          nan                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::IDLE      3426640                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::REF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::ACT            0                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.actEnergy            0                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.preEnergy            0                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.readEnergy            0                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl0.dram.rank1.averagePower          nan                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl0.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::IDLE      4512900                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::REF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::ACT            0                       # Time in different power states (Tick)
board.memory.mem_ctrl0.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl0.power_state.pwrStateResidencyTicks::UNDEFINED   1001820990                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl1.priorityMinLatency 0.000000000000                       # per QoS priority minimum request to response latency (Second)
board.memory.mem_ctrl1.priorityMaxLatency 0.000000000000                       # per QoS priority maximum request to response latency (Second)
board.memory.mem_ctrl1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE (Count)
board.memory.mem_ctrl1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ (Count)
board.memory.mem_ctrl1.numStayReadState             0                       # Number of times bus staying in READ state (Count)
board.memory.mem_ctrl1.numStayWriteState            0                       # Number of times bus staying in WRITE state (Count)
board.memory.mem_ctrl1.readReqs                     0                       # Number of read requests accepted (Count)
board.memory.mem_ctrl1.writeReqs                    0                       # Number of write requests accepted (Count)
board.memory.mem_ctrl1.readBursts                   0                       # Number of controller read bursts, including those serviced by the write queue (Count)
board.memory.mem_ctrl1.writeBursts                  0                       # Number of controller write bursts, including those merged in the write queue (Count)
board.memory.mem_ctrl1.servicedByWrQ                0                       # Number of controller read bursts serviced by the write queue (Count)
board.memory.mem_ctrl1.mergedWrBursts               0                       # Number of controller write bursts merged with an existing one (Count)
board.memory.mem_ctrl1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
board.memory.mem_ctrl1.avgRdQLen                 1.00                       # Average read queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl1.avgWrQLen                64.00                       # Average write queue length when enqueuing ((Count/Tick))
board.memory.mem_ctrl1.numRdRetry                   0                       # Number of times read queue was full causing retry (Count)
board.memory.mem_ctrl1.numWrRetry                   0                       # Number of times write queue was full causing retry (Count)
board.memory.mem_ctrl1.readPktSize::0               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::1               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::2               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::3               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::4               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::5               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.readPktSize::6               0                       # Read request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::0              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::1              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::2              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::3              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::4              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::5              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.writePktSize::6              0                       # Write request sizes (log2) (Count)
board.memory.mem_ctrl1.rdQLenPdf::0                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::1                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::2                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::3                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::4                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::5                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::6                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::7                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::8                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::9                 0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::10                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::11                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::12                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::13                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::14                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::15                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::16                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::17                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::18                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::19                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::20                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::21                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::22                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::23                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::24                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::25                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::26                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::27                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::28                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::29                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::30                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::31                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::32                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::33                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::34                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::35                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::36                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::37                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::38                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::39                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::40                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::41                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::42                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::43                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::44                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::45                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::46                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::47                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::48                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::49                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::50                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::51                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::52                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::53                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::54                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::55                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::56                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::57                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::58                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::59                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::60                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::61                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::62                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.rdQLenPdf::63                0                       # What read queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::0                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::1                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::2                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::3                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::4                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::5                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::6                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::7                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::8                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::9                 0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::10                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::11                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::12                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::13                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::14                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::15                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::16                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::17                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::18                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::19                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::20                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::21                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::22                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::23                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::24                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::25                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::26                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::27                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::28                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::29                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::30                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::31                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::32                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::33                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::34                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::35                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::36                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::37                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::38                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::39                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::40                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::41                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::42                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::43                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::44                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::45                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::46                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::47                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::48                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::49                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::50                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::51                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::52                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::53                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::54                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::55                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::56                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::57                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::58                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::59                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::60                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::61                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::62                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::63                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::64                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::65                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::66                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::67                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::68                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::69                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::70                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::71                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::72                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::73                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::74                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::75                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::76                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::77                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::78                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::79                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::80                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::81                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::82                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::83                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::84                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::85                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::86                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::87                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::88                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::89                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::90                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::91                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::92                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::93                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::94                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::95                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::96                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::97                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::98                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::99                0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::100               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::101               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::102               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::103               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::104               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::105               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::106               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::107               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::108               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::109               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::110               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::111               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::112               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::113               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::114               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::115               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::116               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::117               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::118               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::119               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::120               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::121               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::122               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::123               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::124               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::125               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::126               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.wrQLenPdf::127               0                       # What write queue length does an incoming req see (Count)
board.memory.mem_ctrl1.bytesReadWrQ                 0                       # Total number of bytes read from write queue (Byte)
board.memory.mem_ctrl1.bytesReadSys                 0                       # Total read bytes from the system interface side (Byte)
board.memory.mem_ctrl1.bytesWrittenSys              0                       # Total written bytes from the system interface side (Byte)
board.memory.mem_ctrl1.avgRdBWSys                 nan                       # Average system read bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl1.avgWrBWSys                 nan                       # Average system write bandwidth in Byte/s ((Byte/Second))
board.memory.mem_ctrl1.totGap                       0                       # Total gap between requests (Tick)
board.memory.mem_ctrl1.avgGap                     nan                       # Average gap between requests ((Tick/Count))
board.memory.mem_ctrl1.dram.readBursts              0                       # Number of DRAM read bursts (Count)
board.memory.mem_ctrl1.dram.writeBursts             0                       # Number of DRAM write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::0            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::1            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::2            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::3            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::4            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::5            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::6            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::7            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::8            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::9            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::10            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::11            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::12            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::13            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::14            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::15            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::16            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::17            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::18            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::19            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::20            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::21            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::22            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::23            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::24            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::25            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::26            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::27            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::28            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::29            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::30            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankRdBursts::31            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::0            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::1            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::2            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::3            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::4            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::5            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::6            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::7            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::8            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::9            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::10            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::11            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::12            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::14            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::16            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::17            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::18            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::19            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::20            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::21            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::22            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::23            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::24            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::25            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::26            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::27            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::28            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::29            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::30            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.perBankWrBursts::31            0                       # Per bank write bursts (Count)
board.memory.mem_ctrl1.dram.totQLat                 0                       # Total ticks spent queuing (Tick)
board.memory.mem_ctrl1.dram.totBusLat               0                       # Total ticks spent in databus transfers (Tick)
board.memory.mem_ctrl1.dram.totMemAccLat            0                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
board.memory.mem_ctrl1.dram.avgQLat               nan                       # Average queueing delay per DRAM burst ((Tick/Count))
board.memory.mem_ctrl1.dram.avgBusLat             nan                       # Average bus latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl1.dram.avgMemAccLat          nan                       # Average memory access latency per DRAM burst ((Tick/Count))
board.memory.mem_ctrl1.dram.readRowHits             0                       # Number of row buffer hits during reads (Count)
board.memory.mem_ctrl1.dram.writeRowHits            0                       # Number of row buffer hits during writes (Count)
board.memory.mem_ctrl1.dram.readRowHitRate          nan                       # Row buffer hit rate for reads (Ratio)
board.memory.mem_ctrl1.dram.writeRowHitRate          nan                       # Row buffer hit rate for writes (Ratio)
board.memory.mem_ctrl1.dram.dramBytesRead            0                       # Total bytes read (Byte)
board.memory.mem_ctrl1.dram.dramBytesWritten            0                       # Total bytes written (Byte)
board.memory.mem_ctrl1.dram.avgRdBW               nan                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl1.dram.avgWrBW               nan                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
board.memory.mem_ctrl1.dram.peakBW           19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
board.memory.mem_ctrl1.dram.busUtil               nan                       # Data bus utilization in percentage (Ratio)
board.memory.mem_ctrl1.dram.busUtilRead           nan                       # Data bus utilization in percentage for reads (Ratio)
board.memory.mem_ctrl1.dram.busUtilWrite          nan                       # Data bus utilization in percentage for writes (Ratio)
board.memory.mem_ctrl1.dram.pageHitRate           nan                       # Row buffer hit rate, read and write combined (Ratio)
board.memory.mem_ctrl1.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1001820990                       # Cumulative time (in ticks) in various power states (Tick)
board.memory.mem_ctrl1.dram.rank0.actEnergy            0                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.preEnergy            0                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.readEnergy            0                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank0.averagePower          nan                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::IDLE      4125240                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::REF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::ACT            0                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.actEnergy            0                       # Energy for activate commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.preEnergy            0                       # Energy for precharge commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.readEnergy            0                       # Energy for read commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
board.memory.mem_ctrl1.dram.rank1.averagePower          nan                       # Core power per rank (mW) (Watt)
board.memory.mem_ctrl1.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::IDLE      4512900                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::REF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::ACT            0                       # Time in different power states (Tick)
board.memory.mem_ctrl1.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
board.memory.mem_ctrl1.power_state.pwrStateResidencyTicks::UNDEFINED   1001820990                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.bad_addr.power_state.pwrStateResidencyTicks::UNDEFINED   1001820990                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED   1001820990                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.default_bus.power_state.pwrStateResidencyTicks::UNDEFINED   1001820990                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.default_bus.reqLayer0.utilization          nan                       # Layer utilization (Ratio)
board.pc.default_bus.reqLayer1.utilization          nan                       # Layer utilization (Ratio)
board.pc.default_bus.respLayer0.utilization          nan                       # Layer utilization (Ratio)
board.pc.empty_isa.power_state.pwrStateResidencyTicks::UNDEFINED   1001820990                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED   1001820990                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED   1001820990                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED   1001820990                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED   1001820990                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED   1001820990                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED   1001820990                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED   1001820990                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
board.pc.south_bridge.ide.disks.IdeDisk.dmaReadTxs            0                       # Number of DMA read transactions (not PRD). (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteFullPages            0                       # Number of full page size DMA writes. (Count)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteBytes            0                       # Number of bytes transfered via DMA writes. (Byte)
board.pc.south_bridge.ide.disks.IdeDisk.dmaWriteTxs            0                       # Number of DMA write transactions. (Count)
board.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED   1001820990                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED   1001820990                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED   1001820990                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED   1001820990                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED   1001820990                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED   1001820990                       # Cumulative time (in ticks) in various power states (Tick)
board.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED   1001820990                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.numCycles                0                       # Number of cpu cycles simulated (Cycle)
board.processor.start.core.cpi                    nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.start.core.ipc                    nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.start.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.start.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.start.core.numVMExits               0                       # total number of KVM exits (Count)
board.processor.start.core.numVMHalfEntries            0                       # number of KVM entries to finalize pending operations (Count)
board.processor.start.core.numExitSignal            0                       # exits due to signal delivery (Count)
board.processor.start.core.numMMIO                  0                       # number of VM exits due to memory mapped IO (Count)
board.processor.start.core.numCoalescedMMIO            0                       # number of coalesced memory mapped IO requests (Count)
board.processor.start.core.numIO                    0                       # number of VM exits due to legacy IO (Count)
board.processor.start.core.numHalt                  0                       # number of VM exits due to wait for interrupt instructions (Count)
board.processor.start.core.numInterrupts            0                       # number of interrupts delivered (Count)
board.processor.start.core.numHypercalls            0                       # number of hypercalls (Count)
board.processor.start.core.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.start.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.start.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.start.core.commitStats0.cpi          nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.start.core.commitStats0.ipc          nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.start.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.start.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.start.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.start.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.start.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.start.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.start.core.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
board.processor.start.core.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
board.processor.start.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.start.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.start.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.start.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.start.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.start.core.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
board.processor.start.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.start.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.start.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.start.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.start.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.start.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.start.core.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.start.core.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
board.processor.start.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.start.core.interrupts.clk_domain.clock         4000                       # Clock period in ticks (Tick)
board.processor.start.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.start.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.start.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.start.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.start.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1001820990                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.start.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.start.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.start.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.start.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1001820990                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.power_state.pwrStateResidencyTicks::OFF   1001820990                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.start.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.start.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.start.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.processor.switch.core.numCycles               0                       # Number of cpu cycles simulated (Cycle)
board.processor.switch.core.cpi                   nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
board.processor.switch.core.ipc                   nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
board.processor.switch.core.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
board.processor.switch.core.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
board.processor.switch.core.numIssuedDist::samples            0                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::mean          nan                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::stdev          nan                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::underflows            0                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::0            0                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::1            0                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::2            0                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::3            0                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::4            0                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::5            0                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::6            0                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::7            0                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::8            0                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::overflows            0                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::max_value            0                       # Number of insts issued each cycle (Count)
board.processor.switch.core.numIssuedDist::total            0                       # Number of insts issued each cycle (Count)
board.processor.switch.core.statFuBusy::No_OpClass            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::IntAlu            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::IntMult            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::IntDiv            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMult            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAdd            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAddAcc            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAlu            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdCmp            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdCvt            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdMisc            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdMult            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdShift            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdShiftAcc            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdDiv            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSqrt            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatAdd            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatAlu            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatCmp            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatCvt            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatDiv            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatMisc            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatMult            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatMatMultAcc            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatSqrt            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdReduceAlu            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatReduceAdd            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdFloatReduceCmp            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAes            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdAesMix            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSha1Hash            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSha1Hash2            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSha256Hash            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdSha256Hash2            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdShaSigma2            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdShaSigma3            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::SimdPredAlu            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::Matrix            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::MatrixMov            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::MatrixOP            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::MemRead            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::MemWrite            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMemRead            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::FloatMemWrite            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::IprAccess            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::InstPrefetch            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideLoad            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideStore            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideMaskLoad            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideMaskStore            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorStridedLoad            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorStridedStore            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIndexedLoad            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIndexedStore            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorUnitStrideFaultOnlyFirstLoad            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorWholeRegisterLoad            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorWholeRegisterStore            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIntegerArith            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorFloatArith            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorFloatConvert            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIntegerReduce            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorFloatReduce            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorMisc            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorIntegerExtension            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statFuBusy::VectorConfig            0                       # attempts to use FU when none available (Count)
board.processor.switch.core.statIssuedInstType_0::No_OpClass            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::IntAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::IntMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::IntDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAddAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdShift            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdShiftAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatCvt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatDiv            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatMult            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatMatMultAcc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatSqrt            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdReduceAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatReduceAdd            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdFloatReduceCmp            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAes            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdAesMix            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSha1Hash            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSha1Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSha256Hash            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdSha256Hash2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdShaSigma2            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdShaSigma3            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::SimdPredAlu            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::Matrix            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::MatrixMov            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::MatrixOP            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::MemRead            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::MemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMemRead            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::FloatMemWrite            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::IprAccess            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::InstPrefetch            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideMaskLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideMaskStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorStridedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorStridedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIndexedLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIndexedStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorWholeRegisterLoad            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorWholeRegisterStore            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIntegerArith            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorFloatArith            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorFloatConvert            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIntegerReduce            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorFloatReduce            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorMisc            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorIntegerExtension            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::VectorConfig            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.statIssuedInstType_0::total            0                       # Number of instructions issued per FU type, per thread (Count)
board.processor.switch.core.issueRate             nan                       # Inst issue rate ((Count/Cycle))
board.processor.switch.core.fuBusy                  0                       # FU busy when requested (Count)
board.processor.switch.core.fuBusyRate            nan                       # FU busy rate (busy events/executed inst) ((Count/Count))
board.processor.switch.core.intInstQueueReads            0                       # Number of integer instruction queue reads (Count)
board.processor.switch.core.intInstQueueWrites            0                       # Number of integer instruction queue writes (Count)
board.processor.switch.core.intInstQueueWakeupAccesses            0                       # Number of integer instruction queue wakeup accesses (Count)
board.processor.switch.core.fpInstQueueReads            0                       # Number of floating instruction queue reads (Count)
board.processor.switch.core.fpInstQueueWrites            0                       # Number of floating instruction queue writes (Count)
board.processor.switch.core.fpInstQueueWakeupAccesses            0                       # Number of floating instruction queue wakeup accesses (Count)
board.processor.switch.core.vecInstQueueReads            0                       # Number of vector instruction queue reads (Count)
board.processor.switch.core.vecInstQueueWrites            0                       # Number of vector instruction queue writes (Count)
board.processor.switch.core.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
board.processor.switch.core.intAluAccesses            0                       # Number of integer alu accesses (Count)
board.processor.switch.core.fpAluAccesses            0                       # Number of floating point alu accesses (Count)
board.processor.switch.core.vecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.switch.core.numSquashedInsts            0                       # Number of squashed instructions skipped in execute (Count)
board.processor.switch.core.numSwp                  0                       # Number of swp insts executed (Count)
board.processor.switch.core.MemDepUnit__0.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__0.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__0.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch.core.MemDepUnit__0.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch.core.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch.core.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch.core.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch.core.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch.core.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
board.processor.switch.core.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
board.processor.switch.core.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
board.processor.switch.core.branchPred.lookups_0::NoBranch            0                       # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::Return            0                       # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::CallDirect            0                       # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::CallIndirect            0                       # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::DirectCond            0                       # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::DirectUncond            0                       # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::IndirectCond            0                       # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::IndirectUncond            0                       # Number of BP lookups (Count)
board.processor.switch.core.branchPred.lookups_0::total            0                       # Number of BP lookups (Count)
board.processor.switch.core.branchPred.squashes_0::NoBranch            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::Return            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::CallDirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::CallIndirect            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::DirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::DirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::IndirectCond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::IndirectUncond            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.squashes_0::total            0                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
board.processor.switch.core.branchPred.corrected_0::NoBranch            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::Return            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::CallDirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::CallIndirect            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::DirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::DirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::IndirectCond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::IndirectUncond            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.corrected_0::total            0                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
board.processor.switch.core.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
board.processor.switch.core.branchPred.committed_0::NoBranch            0                       # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::Return            0                       # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::CallDirect            0                       # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::CallIndirect            0                       # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::DirectCond            0                       # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::DirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::IndirectCond            0                       # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::IndirectUncond            0                       # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.committed_0::total            0                       # Number of branches finally committed  (Count)
board.processor.switch.core.branchPred.mispredicted_0::NoBranch            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::Return            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::CallDirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::CallIndirect            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::DirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::DirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::IndirectCond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::IndirectUncond            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.mispredicted_0::total            0                       # Number of committed branches that were mispredicted. (Count)
board.processor.switch.core.branchPred.targetProvider_0::NoTarget            0                       # The component providing the target for taken branches (Count)
board.processor.switch.core.branchPred.targetProvider_0::BTB            0                       # The component providing the target for taken branches (Count)
board.processor.switch.core.branchPred.targetProvider_0::RAS            0                       # The component providing the target for taken branches (Count)
board.processor.switch.core.branchPred.targetProvider_0::Indirect            0                       # The component providing the target for taken branches (Count)
board.processor.switch.core.branchPred.targetProvider_0::total            0                       # The component providing the target for taken branches (Count)
board.processor.switch.core.branchPred.targetWrong_0::NoBranch            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::Return            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::CallDirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::CallIndirect            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::DirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::DirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::IndirectCond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::IndirectUncond            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.targetWrong_0::total            0                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
board.processor.switch.core.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
board.processor.switch.core.branchPred.condPredictedTaken            0                       # Number of conditional branches predicted as taken (Count)
board.processor.switch.core.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
board.processor.switch.core.branchPred.predTakenBTBMiss            0                       # Number of branches predicted taken but missed in BTB (Count)
board.processor.switch.core.branchPred.NotTakenMispredicted            0                       # Number branches predicted 'not taken' but turned out to be taken (Count)
board.processor.switch.core.branchPred.TakenMispredicted            0                       # Number branches predicted taken but are actually not taken (Count)
board.processor.switch.core.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.BTBUpdates            0                       # Number of BTB updates (Count)
board.processor.switch.core.branchPred.BTBHits            0                       # Number of BTB hits (Count)
board.processor.switch.core.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
board.processor.switch.core.branchPred.BTBMispredicted            0                       # Number BTB mispredictions. No target found or target wrong (Count)
board.processor.switch.core.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
board.processor.switch.core.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
board.processor.switch.core.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
board.processor.switch.core.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
board.processor.switch.core.branchPred.btb.lookups::NoBranch            0                       # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::Return            0                       # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::CallDirect            0                       # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::CallIndirect            0                       # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::DirectCond            0                       # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::DirectUncond            0                       # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::IndirectCond            0                       # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::IndirectUncond            0                       # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.lookups::total            0                       # Number of BTB lookups (Count)
board.processor.switch.core.branchPred.btb.misses::NoBranch            0                       # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::Return            0                       # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::CallDirect            0                       # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::CallIndirect            0                       # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::DirectCond            0                       # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::DirectUncond            0                       # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::IndirectCond            0                       # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::IndirectUncond            0                       # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.misses::total            0                       # Number of BTB misses (Count)
board.processor.switch.core.branchPred.btb.updates::NoBranch            0                       # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::Return            0                       # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::CallDirect            0                       # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::CallIndirect            0                       # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::DirectCond            0                       # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::DirectUncond            0                       # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::IndirectCond            0                       # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::IndirectUncond            0                       # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.updates::total            0                       # Number of BTB updates (Count)
board.processor.switch.core.branchPred.btb.mispredict::NoBranch            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::Return            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::CallDirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::CallIndirect            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::DirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::DirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::IndirectCond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::IndirectUncond            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.mispredict::total            0                       # Number of BTB mispredictions. No target found or target wrong. (Count)
board.processor.switch.core.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED   1001820990                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch.core.branchPred.indirectBranchPred.lookups            0                       # Number of lookups (Count)
board.processor.switch.core.branchPred.indirectBranchPred.hits            0                       # Number of hits of a tag (Count)
board.processor.switch.core.branchPred.indirectBranchPred.misses            0                       # Number of misses (Count)
board.processor.switch.core.branchPred.indirectBranchPred.targetRecords            0                       # Number of targets that where recorded/installed in the cache (Count)
board.processor.switch.core.branchPred.indirectBranchPred.indirectRecords            0                       # Number of indirect branches/calls recorded in the indirect hist (Count)
board.processor.switch.core.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
board.processor.switch.core.branchPred.loop_predictor.used            0                       # Number of times the loop predictor is the provider. (Count)
board.processor.switch.core.branchPred.loop_predictor.correct            0                       # Number of times the loop predictor is the provider and the prediction is correct (Count)
board.processor.switch.core.branchPred.loop_predictor.wrong            0                       # Number of times the loop predictor is the provider and the prediction is wrong (Count)
board.processor.switch.core.branchPred.ras.pushes            0                       # Number of times a PC was pushed onto the RAS (Count)
board.processor.switch.core.branchPred.ras.pops            0                       # Number of times a PC was poped from the RAS (Count)
board.processor.switch.core.branchPred.ras.squashes            0                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
board.processor.switch.core.branchPred.ras.used            0                       # Number of times the RAS is the provider (Count)
board.processor.switch.core.branchPred.ras.correct            0                       # Number of times the RAS is the provider and the prediction is correct (Count)
board.processor.switch.core.branchPred.ras.incorrect            0                       # Number of times the RAS is the provider and the prediction is wrong (Count)
board.processor.switch.core.branchPred.tage.longestMatchProviderCorrect            0                       # Number of times TAGE Longest Match is the provider and the prediction is correct (Count)
board.processor.switch.core.branchPred.tage.altMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct (Count)
board.processor.switch.core.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct (Count)
board.processor.switch.core.branchPred.tage.bimodalProviderCorrect            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct (Count)
board.processor.switch.core.branchPred.tage.longestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong (Count)
board.processor.switch.core.branchPred.tage.altMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong (Count)
board.processor.switch.core.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong (Count)
board.processor.switch.core.branchPred.tage.bimodalProviderWrong            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong (Count)
board.processor.switch.core.branchPred.tage.altMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct (Count)
board.processor.switch.core.branchPred.tage.longestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::0            0                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::1            0                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::2            0                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::3            0                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::4            0                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::5            0                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::6            0                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::7            0                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::8            0                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::9            0                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::10            0                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::11            0                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.longestMatchProvider::12            0                       # TAGE provider for longest match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::0            0                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::1            0                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::2            0                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::3            0                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::4            0                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::5            0                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::6            0                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::7            0                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::8            0                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::9            0                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::10            0                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::11            0                       # TAGE provider for alt match (Count)
board.processor.switch.core.branchPred.tage.altMatchProvider::12            0                       # TAGE provider for alt match (Count)
board.processor.switch.core.commit.numCommittedDist::samples            0                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::mean          nan                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::stdev          nan                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::underflows            0                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::0            0                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::1            0                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::2            0                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::3            0                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::4            0                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::5            0                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::6            0                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::7            0                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::8            0                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::overflows            0                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::max_value            0                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.numCommittedDist::total            0                       # Number of insts commited each cycle (Count)
board.processor.switch.core.commit.amos             0                       # Number of atomic instructions committed (Count)
board.processor.switch.core.commit.membars            0                       # Number of memory barriers committed (Count)
board.processor.switch.core.commit.functionCalls            0                       # Number of function calls committed. (Count)
board.processor.switch.core.commit.committedInstType_0::No_OpClass            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::IntAlu            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::IntMult            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::IntDiv            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatAdd            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatCmp            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatCvt            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMult            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMultAcc            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatDiv            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMisc            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatSqrt            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAdd            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAddAcc            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAlu            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdCmp            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdCvt            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdMisc            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdMult            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdMultAcc            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdMatMultAcc            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdShift            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdShiftAcc            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdDiv            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSqrt            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatAdd            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatAlu            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatCmp            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatCvt            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatDiv            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatMisc            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatMult            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatMultAcc            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatMatMultAcc            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatSqrt            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdReduceAdd            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdReduceAlu            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdReduceCmp            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatReduceAdd            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdFloatReduceCmp            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAes            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdAesMix            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSha1Hash            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSha1Hash2            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSha256Hash            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdSha256Hash2            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdShaSigma2            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdShaSigma3            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::SimdPredAlu            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::Matrix            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::MatrixMov            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::MatrixOP            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::MemRead            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::MemWrite            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMemRead            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::FloatMemWrite            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::IprAccess            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::InstPrefetch            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideLoad            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideStore            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideMaskLoad            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideMaskStore            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorStridedLoad            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorStridedStore            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIndexedLoad            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIndexedStore            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorWholeRegisterLoad            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorWholeRegisterStore            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIntegerArith            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorFloatArith            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorFloatConvert            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIntegerReduce            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorFloatReduce            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorMisc            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorIntegerExtension            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::VectorConfig            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.committedInstType_0::total            0                       # Class of committed instruction (Count)
board.processor.switch.core.commit.commitEligibleSamples            0                       # number cycles where commit BW limit reached (Cycle)
board.processor.switch.core.commitStats0.numOps            0                       # Number of ops (including micro ops) committed (thread level) (Count)
board.processor.switch.core.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
board.processor.switch.core.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
board.processor.switch.core.commitStats0.cpi          nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
board.processor.switch.core.commitStats0.ipc          nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
board.processor.switch.core.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
board.processor.switch.core.commitStats0.numFpInsts            0                       # Number of float instructions (Count)
board.processor.switch.core.commitStats0.numIntInsts            0                       # Number of integer instructions (Count)
board.processor.switch.core.commitStats0.numLoadInsts            0                       # Number of load instructions (Count)
board.processor.switch.core.commitStats0.numStoreInsts            0                       # Number of store instructions (Count)
board.processor.switch.core.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
board.processor.switch.core.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
board.processor.switch.core.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
board.processor.switch.core.executeStats0.numInsts            0                       # Number of executed instructions (Count)
board.processor.switch.core.executeStats0.numNop            0                       # Number of nop insts executed (Count)
board.processor.switch.core.executeStats0.numBranches            0                       # Number of branches executed (Count)
board.processor.switch.core.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
board.processor.switch.core.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
board.processor.switch.core.executeStats0.instRate          nan                       # Inst execution rate ((Count/Cycle))
board.processor.switch.core.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
board.processor.switch.core.executeStats0.numMemRefs            0                       # Number of memory refs (Count)
board.processor.switch.core.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
board.processor.switch.core.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
board.processor.switch.core.fetch.nisnDist::samples            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::mean          nan                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::stdev          nan                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::underflows            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::0            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::1            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::2            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::3            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::4            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::overflows            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::max_value            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.nisnDist::total            0                       # Number of instructions fetched each cycle (Total) (Count)
board.processor.switch.core.fetch.idleRate          nan                       # Ratio of cycles fetch was idle (Ratio)
board.processor.switch.core.fetchStats0.numInsts            0                       # Number of instructions fetched (thread level) (Count)
board.processor.switch.core.fetchStats0.numOps            0                       # Number of ops (including micro ops) fetched (thread level) (Count)
board.processor.switch.core.fetchStats0.fetchRate          nan                       # Number of inst fetches per cycle ((Count/Cycle))
board.processor.switch.core.fetchStats0.branchRate          nan                       # Number of branch fetches per cycle (Ratio)
board.processor.switch.core.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
board.processor.switch.core.iew.idleCycles            0                       # Number of cycles IEW is idle (Cycle)
board.processor.switch.core.iew.squashCycles            0                       # Number of cycles IEW is squashing (Cycle)
board.processor.switch.core.iew.blockCycles            0                       # Number of cycles IEW is blocking (Cycle)
board.processor.switch.core.iew.unblockCycles            0                       # Number of cycles IEW is unblocking (Cycle)
board.processor.switch.core.iew.dispatchedInsts            0                       # Number of instructions dispatched to IQ (Count)
board.processor.switch.core.iew.dispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch (Count)
board.processor.switch.core.iew.dispLoadInsts            0                       # Number of dispatched load instructions (Count)
board.processor.switch.core.iew.dispStoreInsts            0                       # Number of dispatched store instructions (Count)
board.processor.switch.core.iew.dispNonSpecInsts            0                       # Number of dispatched non-speculative instructions (Count)
board.processor.switch.core.iew.iqFullEvents            0                       # Number of times the IQ has become full, causing a stall (Count)
board.processor.switch.core.iew.lsqFullEvents            0                       # Number of times the LSQ has become full, causing a stall (Count)
board.processor.switch.core.iew.memOrderViolationEvents            0                       # Number of memory order violations (Count)
board.processor.switch.core.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly (Count)
board.processor.switch.core.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly (Count)
board.processor.switch.core.iew.branchMispredicts            0                       # Number of branch mispredicts detected at execute (Count)
board.processor.switch.core.iew.instsToCommit            0                       # Cumulative count of insts sent to commit (Count)
board.processor.switch.core.iew.writebackCount            0                       # Cumulative count of insts written-back (Count)
board.processor.switch.core.iew.producerInst            0                       # Number of instructions producing a value (Count)
board.processor.switch.core.iew.consumerInst            0                       # Number of instructions consuming a value (Count)
board.processor.switch.core.iew.wbRate            nan                       # Insts written-back per cycle ((Count/Cycle))
board.processor.switch.core.iew.wbFanout          nan                       # Average fanout of values written-back ((Count/Count))
board.processor.switch.core.lsq0.forwLoads            0                       # Number of loads that had data forwarded from stores (Count)
board.processor.switch.core.lsq0.squashedLoads            0                       # Number of loads squashed (Count)
board.processor.switch.core.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed (Count)
board.processor.switch.core.lsq0.memOrderViolation            0                       # Number of memory ordering violations (Count)
board.processor.switch.core.lsq0.squashedStores            0                       # Number of stores squashed (Count)
board.processor.switch.core.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled (Count)
board.processor.switch.core.lsq0.blockedByCache            0                       # Number of times an access to memory failed due to the cache being blocked (Count)
board.processor.switch.core.mmu.dtb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.switch.core.mmu.dtb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.switch.core.mmu.dtb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.switch.core.mmu.dtb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.switch.core.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1001820990                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch.core.mmu.itb.rdAccesses            0                       # TLB accesses on read requests (Count)
board.processor.switch.core.mmu.itb.wrAccesses            0                       # TLB accesses on write requests (Count)
board.processor.switch.core.mmu.itb.rdMisses            0                       # TLB misses on read requests (Count)
board.processor.switch.core.mmu.itb.wrMisses            0                       # TLB misses on write requests (Count)
board.processor.switch.core.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1001820990                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch.core.power_state.pwrStateResidencyTicks::OFF   1001820990                       # Cumulative time (in ticks) in various power states (Tick)
board.processor.switch.core.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst (Cycle)
board.processor.switch.core.rename.serializing            0                       # count of serializing insts renamed (Count)
board.processor.switch.core.rename.tempSerializing            0                       # count of temporary serializing insts renamed (Count)
board.processor.switch.core.rename.skidInsts            0                       # count of insts added to the skid buffer (Count)
board.processor.switch.core.rob.reads               0                       # The number of ROB reads (Count)
board.processor.switch.core.rob.writes              0                       # The number of ROB writes (Count)
board.processor.switch.core.thread_0.numInsts            0                       # Number of Instructions committed (Count)
board.processor.switch.core.thread_0.numOps            0                       # Number of Ops committed (Count)
board.processor.switch.core.thread_0.numMemRefs            0                       # Number of Memory References (Count)
board.workload.inst.arm                             0                       # number of arm instructions executed (Count)
board.workload.inst.quiesce                         0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
