<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Compile Report</title>
<text>Microsemi Corporation - Microsemi Libero Software Release v2022.1 (Version 2022.1.0.10)</text>
<text>Date: Wed May 15 12:09:41 2024
</text>
<section><name>Device Selection</name></section>
<table>
<header>
</header>
<row>
 <cell>Family</cell>
 <cell>PolarFire</cell>
</row>
<row>
 <cell>Device</cell>
 <cell>MPF300TS_ES</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>FCG1152</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>-1</cell>
</row>
<row>
 <cell>Core Voltage</cell>
 <cell>1.0V</cell>
</row>
<row>
 <cell>Part Range</cell>
 <cell>EXT</cell>
</row>
<row>
 <cell>Default I/O technology</cell>
 <cell>LVCMOS 1.8V</cell>
</row>
<row>
 <cell>FPGA Hardware Breakpoint Auto Instantation</cell>
 <cell>Off</cell>
</row>
</table>
<section><name>Source Files</name></section>
<table>
<header>
</header>
<row>
 <cell>Topcell</cell>
 <cell>Top</cell>
</row>
<row>
 <cell>Format</cell>
 <cell>Verilog</cell>
</row>
<row>
 <cell>Source</cell>
 <cell>C:\VHDL_temp\Digitizer\Digitizer_vhdl\Digitizer\synthesis\Top.vm</cell>
</row>
</table>
<section><name>Options</name></section>
<table>
<header>
</header>
<row>
 <cell>Limit the number of high fanout nets to display to</cell>
 <cell>10</cell>
</row>
</table>
<section><name>Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Used</cell>
 <cell>Total</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>4LUT</cell>
 <cell>143756</cell>
 <cell>299544</cell>
 <cell>47.99</cell>
</row>
<row>
 <cell>DFF</cell>
 <cell>66737</cell>
 <cell>299544</cell>
 <cell>22.28</cell>
</row>
<row>
 <cell>I/O Register</cell>
 <cell>0</cell>
 <cell>1536</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>User I/O</cell>
 <cell>116</cell>
 <cell>512</cell>
 <cell>22.66</cell>
</row>
<row>
 <cell>-- Single-ended I/O</cell>
 <cell>104</cell>
 <cell>512</cell>
 <cell>20.31</cell>
</row>
<row>
 <cell>-- Differential I/O Pairs</cell>
 <cell>6</cell>
 <cell>256</cell>
 <cell>2.34</cell>
</row>
<row>
 <cell>uSRAM</cell>
 <cell>0</cell>
 <cell>2772</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>LSRAM</cell>
 <cell>941</cell>
 <cell>952</cell>
 <cell>98.84</cell>
</row>
<row>
 <cell>Math</cell>
 <cell>0</cell>
 <cell>924</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>H-Chip Global</cell>
 <cell>19</cell>
 <cell>48</cell>
 <cell>39.58</cell>
</row>
<row>
 <cell>Local Global</cell>
 <cell>4</cell>
 <cell>1008</cell>
 <cell>0.40</cell>
</row>
<row>
 <cell>PLL</cell>
 <cell>4</cell>
 <cell>8</cell>
 <cell>50.00</cell>
</row>
<row>
 <cell>DLL</cell>
 <cell>0</cell>
 <cell>8</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>CRN_INT</cell>
 <cell>4</cell>
 <cell>24</cell>
 <cell>16.67</cell>
</row>
<row>
 <cell>INIT</cell>
 <cell>1</cell>
 <cell>1</cell>
 <cell>100.00</cell>
</row>
<row>
 <cell>OSC_RC160MHZ</cell>
 <cell>1</cell>
 <cell>1</cell>
 <cell>100.00</cell>
</row>
<row>
 <cell>Transceiver Lanes</cell>
 <cell>2</cell>
 <cell>16</cell>
 <cell>12.50</cell>
</row>
<row>
 <cell>Transceiver PCIe</cell>
 <cell>0</cell>
 <cell>2</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>TX_PLL</cell>
 <cell>2</cell>
 <cell>11</cell>
 <cell>18.18</cell>
</row>
<row>
 <cell>ICB_CLKDIV</cell>
 <cell>2</cell>
 <cell>24</cell>
 <cell>8.33</cell>
</row>
<row>
 <cell>ICB_CLKINT</cell>
 <cell>8</cell>
 <cell>72</cell>
 <cell>11.11</cell>
</row>
<row>
 <cell>ICB_INT</cell>
 <cell>2</cell>
 <cell>12</cell>
 <cell>16.67</cell>
</row>
</table>
<section><name>Detailed Logic Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>4LUT</cell>
 <cell>DFF</cell>
</header>
<row>
 <cell>Fabric Logic</cell>
 <cell>109880</cell>
 <cell>32861</cell>
</row>
<row>
 <cell>uSRAM Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>LSRAM Interface Logic</cell>
 <cell>33876</cell>
 <cell>33876</cell>
</row>
<row>
 <cell>Math Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Total Used</cell>
 <cell>143756</cell>
 <cell>66737</cell>
</row>
</table>
<section><name>Detailed Carry Chains Resource Usage</name></section>
<table>
<header>
</header>
<row>
 <cell>Length</cell>
 <cell>Used</cell>
</row>
<row>
 <cell>6</cell>
 <cell>4</cell>
</row>
<row>
 <cell>7</cell>
 <cell>49</cell>
</row>
<row>
 <cell>8</cell>
 <cell>34</cell>
</row>
<row>
 <cell>9</cell>
 <cell>20</cell>
</row>
<row>
 <cell>10</cell>
 <cell>34</cell>
</row>
<row>
 <cell>11</cell>
 <cell>47</cell>
</row>
<row>
 <cell>12</cell>
 <cell>33</cell>
</row>
<row>
 <cell>13</cell>
 <cell>10</cell>
</row>
<row>
 <cell>14</cell>
 <cell>6</cell>
</row>
<row>
 <cell>15</cell>
 <cell>20</cell>
</row>
<row>
 <cell>16</cell>
 <cell>30</cell>
</row>
<row>
 <cell>17</cell>
 <cell>8</cell>
</row>
<row>
 <cell>18</cell>
 <cell>1</cell>
</row>
<row>
 <cell>19</cell>
 <cell>1</cell>
</row>
<row>
 <cell>20</cell>
 <cell>3</cell>
</row>
<row>
 <cell>21</cell>
 <cell>3</cell>
</row>
<row>
 <cell>30</cell>
 <cell>1</cell>
</row>
<row>
 <cell>32</cell>
 <cell>4</cell>
</row>
<row>
 <cell>33</cell>
 <cell>22</cell>
</row>
<row>
 <cell>129</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Total</cell>
 <cell>331</cell>
</row>
</table>
<section><name>Detailed 4LUT Groups Resource Usage</name></section>
<table>
<header>
</header>
<row>
 <cell>Length</cell>
 <cell>Used</cell>
</row>
<row>
 <cell>2</cell>
 <cell>2579</cell>
</row>
<row>
 <cell>5</cell>
 <cell>1014</cell>
</row>
<row>
 <cell>10</cell>
 <cell>99</cell>
</row>
<row>
 <cell>22</cell>
 <cell>10</cell>
</row>
<row>
 <cell>46</cell>
 <cell>399</cell>
</row>
<row>
 <cell>Total</cell>
 <cell>4101</cell>
</row>
</table>
<section><name>I/O Function</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>w/o register</cell>
 <cell>w/ register</cell>
 <cell>w/ DDR register</cell>
</header>
<row>
 <cell>Input I/O</cell>
 <cell>19</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Output I/O</cell>
 <cell>49</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Bidirectional I/O</cell>
 <cell>36</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Input I/O Pairs</cell>
 <cell>2</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Output I/O Pairs</cell>
 <cell>4</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
</table>
<section><name>Nets assigned to chip global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>21834</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Clock_Reset_0_Main_CLOCK_0</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>10464</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Clock_Reset_0_Clock_LogicData</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Clock_Reset_0/PF_CCC_C7_0/PF_CCC_C7_0/clkint_0/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>9345</cell>
 <cell>INT_NET</cell>
 <cell>Net   : AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO/WR_INDEX_Z[4]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO/WR_INDEX_RNIUEG7[4]/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>9345</cell>
 <cell>INT_NET</cell>
 <cell>Net   : AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/WR_INDEX_Z[4]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/WR_INDEX_RNIVH4B[4]/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>9345</cell>
 <cell>INT_NET</cell>
 <cell>Net   : AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO/WR_INDEX_Z[3]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO/WR_INDEX_RNITDG7[3]/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>9345</cell>
 <cell>INT_NET</cell>
 <cell>Net   : AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/WR_INDEX_Z[3]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/WR_INDEX_RNIUG4B[3]/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>6151</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Transceiver_Main_0/Chain_arst1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Transceiver_Main_0/Synchronizer_0_2_0/Chain_rep_RNI4903[1]/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>3109</cell>
 <cell>INT_NET</cell>
 <cell>Net   : dff_arst</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>1278</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Chain_arst1_0</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Clock_Reset_0/Clock_Switch_0/inst_Synchronizer_Reset_Out/Chain_rep_RNI9K7E[1]/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>1046</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Clock_Reset_0_UART_CLOCK_1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>930</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Data_Block_0/Chain_arst1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Data_Block_0/Synchronizer_0_2/Chain_RNI9344[1]/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>878</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Chain_arst1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>251</cell>
 <cell>INT_NET</cell>
 <cell>Net   : NN_1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: I_1/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>78</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Clock_Reset_0_XCVR_CTRL_Clock_40M</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD_RNIU5Q9/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>6</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Clock_Reset_0_Clock_XcvrRef</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Clock_Reset_0/PF_CCC_C8_0/PF_CCC_C8_0/clkint_0/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>4</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Clock_Reset_0/XCVR_REF_Clock</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>3</cell>
 <cell>INT_NET</cell>
 <cell>Net   : GPIO_0_c</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: I_2/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>2</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Clock_Reset_0/PF_CLK_DIV_C3_0/PF_CLK_DIV_C3_0/I_CD_NET</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Clock_Reset_0/PF_CLK_DIV_C3_0/PF_CLK_DIV_C3_0/I_CD_1/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>1</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Clock_Reset_0_HMC_CLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/clkint_0/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
</table>
<section><name>Nets assigned to row global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>438</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0_LANE0_TX_CLK_R_0</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_TX_rclkint</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>438</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0_LANE0_TX_CLK_R_0</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_TX_rclkint</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>96</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0_LANE0_RX_CLK_R</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_RX_rclkint</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>96</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0_LANE0_RX_CLK_R</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_RX_rclkint</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
</table>
<section><name>High fanout nets</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>2640</cell>
 <cell>INT_NET</cell>
 <cell>Net   : AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO/RD_INDEX_Z[9]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO/RD_INDEX[9]</cell>
</row>
<row>
 <cell>2575</cell>
 <cell>INT_NET</cell>
 <cell>Net   : AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/RD_INDEX_Z[9]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/RD_INDEX[9]</cell>
</row>
<row>
 <cell>2517</cell>
 <cell>INT_NET</cell>
 <cell>Net   : AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/RD_INDEX_Z[8]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/RD_INDEX[8]</cell>
</row>
<row>
 <cell>2423</cell>
 <cell>INT_NET</cell>
 <cell>Net   : AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/RD_INDEX_Z[7]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/RD_INDEX[7]</cell>
</row>
<row>
 <cell>2382</cell>
 <cell>INT_NET</cell>
 <cell>Net   : AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO/RD_INDEX_Z[8]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO/RD_INDEX[8]</cell>
</row>
<row>
 <cell>2336</cell>
 <cell>INT_NET</cell>
 <cell>Net   : AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/fifo_data_data_N_302</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/fifo_data_data_awe0_7_0_a2_4</cell>
</row>
<row>
 <cell>2336</cell>
 <cell>INT_NET</cell>
 <cell>Net   : AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/fifo_data_data_N_301</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/fifo_data_data_awe0_127_0_a2_1</cell>
</row>
<row>
 <cell>2336</cell>
 <cell>INT_NET</cell>
 <cell>Net   : AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/fifo_data_data_N_307</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/fifo_data_data_awe0_87_0_a2_2</cell>
</row>
<row>
 <cell>2336</cell>
 <cell>INT_NET</cell>
 <cell>Net   : AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/fifo_data_data_N_308</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/fifo_data_data_awe0_47_0_a2_2</cell>
</row>
<row>
 <cell>2336</cell>
 <cell>INT_NET</cell>
 <cell>Net   : AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO/fifo_data_data_N_302</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO/fifo_data_data_awe0_7_0_a2_4</cell>
</row>
</table>
<section><name>High fanout nets (through buffer trees)</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>2640</cell>
 <cell>INT_NET</cell>
 <cell>Net   : AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO/RD_INDEX_Z[9]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO/RD_INDEX[9]</cell>
</row>
<row>
 <cell>2575</cell>
 <cell>INT_NET</cell>
 <cell>Net   : AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/RD_INDEX_Z[9]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/RD_INDEX[9]</cell>
</row>
<row>
 <cell>2517</cell>
 <cell>INT_NET</cell>
 <cell>Net   : AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/RD_INDEX_Z[8]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/RD_INDEX[8]</cell>
</row>
<row>
 <cell>2423</cell>
 <cell>INT_NET</cell>
 <cell>Net   : AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/RD_INDEX_Z[7]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/RD_INDEX[7]</cell>
</row>
<row>
 <cell>2382</cell>
 <cell>INT_NET</cell>
 <cell>Net   : AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO/RD_INDEX_Z[8]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO/RD_INDEX[8]</cell>
</row>
<row>
 <cell>2336</cell>
 <cell>INT_NET</cell>
 <cell>Net   : AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/fifo_data_data_N_302</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/fifo_data_data_awe0_7_0_a2_4</cell>
</row>
<row>
 <cell>2336</cell>
 <cell>INT_NET</cell>
 <cell>Net   : AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/fifo_data_data_N_301</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/fifo_data_data_awe0_127_0_a2_1</cell>
</row>
<row>
 <cell>2336</cell>
 <cell>INT_NET</cell>
 <cell>Net   : AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/fifo_data_data_N_307</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/fifo_data_data_awe0_87_0_a2_2</cell>
</row>
<row>
 <cell>2336</cell>
 <cell>INT_NET</cell>
 <cell>Net   : AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/fifo_data_data_N_308</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/fifo_data_data_awe0_47_0_a2_2</cell>
</row>
<row>
 <cell>2336</cell>
 <cell>INT_NET</cell>
 <cell>Net   : AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO/fifo_data_data_N_302</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO/fifo_data_data_awe0_7_0_a2_4</cell>
</row>
</table>
</doc>
