INFO: [VRFC 10-2263] Analyzing Verilog file "E:/old_pc/volume_e/iitb/EE671_vlsi_design/brent_kung_adder_16bit/brent_kung_adder_16bit.srcs/sources_1/new/bk_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bk_adder
INFO: [VRFC 10-311] analyzing module bk_add
INFO: [VRFC 10-311] analyzing module grey_c
INFO: [VRFC 10-311] analyzing module black_c
INFO: [VRFC 10-311] analyzing module propg
INFO: [VRFC 10-311] analyzing module gen
