<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab6UART.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="topUART.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="topUART.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="topUART.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="topUART.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="topUART.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="topUART.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="topUART.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="topUART.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="topUART.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="topUART.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="topUART.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="topUART.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="topUART.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="topUART.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="topUART.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="topUART.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="topUART.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="topUART.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="topUART.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="topUART.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="topUART_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="topUART_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="topUART_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="topUART_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="topUART_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="topUART_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="topUART_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="topUART_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="topUART_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="topUART_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="topUART_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="topUART_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="topUART_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="topUART_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="topUART_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="topUARTtest_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="topUARTtest_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="topUARTtest_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="topuart.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="topuart.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="topuart.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1607715287" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1607715287">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1607794910" xil_pn:in_ck="-1703676294550412762" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1607794910">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="topUART.v"/>
      <outfile xil_pn:name="topUARTtest.v"/>
    </transform>
    <transform xil_pn:end_ts="1607715287" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="7184887011261909062" xil_pn:start_ts="1607715287">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1607715287" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="1338852765304972808" xil_pn:start_ts="1607715287">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1607715287" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-2433053138616014447" xil_pn:start_ts="1607715287">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1607794910" xil_pn:in_ck="-1703676294550412762" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1607794910">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="topUART.v"/>
      <outfile xil_pn:name="topUARTtest.v"/>
    </transform>
    <transform xil_pn:end_ts="1607794913" xil_pn:in_ck="-1703676294550412762" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="8370957290218827277" xil_pn:start_ts="1607794910">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="topUARTtest_beh.prj"/>
      <outfile xil_pn:name="topUARTtest_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1607794926" xil_pn:in_ck="-2947554598638117346" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="3447733590529979152" xil_pn:start_ts="1607794925">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="topUARTtest_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1607715246" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1607715246">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1607715246" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="8679845329772836328" xil_pn:start_ts="1607715246">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1607715246" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-2433053138616014447" xil_pn:start_ts="1607715246">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1607715246" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1607715246">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1607715246" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="5947211314896535270" xil_pn:start_ts="1607715246">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1607715246" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1607715246">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1607715246" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6569708173336399195" xil_pn:start_ts="1607715246">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1607796050" xil_pn:in_ck="168022097932147" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-2167071328480795196" xil_pn:start_ts="1607796040">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="topUART.lso"/>
      <outfile xil_pn:name="topUART.ngc"/>
      <outfile xil_pn:name="topUART.ngr"/>
      <outfile xil_pn:name="topUART.prj"/>
      <outfile xil_pn:name="topUART.stx"/>
      <outfile xil_pn:name="topUART.syr"/>
      <outfile xil_pn:name="topUART.xst"/>
      <outfile xil_pn:name="topUART_xst.xrpt"/>
      <outfile xil_pn:name="topUARTtest_beh.prj"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1607793094" xil_pn:in_ck="6585679551013840694" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1262981284235397777" xil_pn:start_ts="1607793094">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1607796057" xil_pn:in_ck="3865670830192262475" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-6421563216938223180" xil_pn:start_ts="1607796050">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="topUART.bld"/>
      <outfile xil_pn:name="topUART.ngd"/>
      <outfile xil_pn:name="topUART_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1607796062" xil_pn:in_ck="3865670830192262476" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1303429204059397298" xil_pn:start_ts="1607796057">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="topUART.pcf"/>
      <outfile xil_pn:name="topUART_map.map"/>
      <outfile xil_pn:name="topUART_map.mrp"/>
      <outfile xil_pn:name="topUART_map.ncd"/>
      <outfile xil_pn:name="topUART_map.ngm"/>
      <outfile xil_pn:name="topUART_map.xrpt"/>
      <outfile xil_pn:name="topUART_summary.xml"/>
      <outfile xil_pn:name="topUART_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1607796076" xil_pn:in_ck="-4620583772866375067" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="1934304854298957634" xil_pn:start_ts="1607796062">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="topUART.ncd"/>
      <outfile xil_pn:name="topUART.pad"/>
      <outfile xil_pn:name="topUART.par"/>
      <outfile xil_pn:name="topUART.ptwx"/>
      <outfile xil_pn:name="topUART.unroutes"/>
      <outfile xil_pn:name="topUART.xpi"/>
      <outfile xil_pn:name="topUART_pad.csv"/>
      <outfile xil_pn:name="topUART_pad.txt"/>
      <outfile xil_pn:name="topUART_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1607796087" xil_pn:in_ck="182976064648102738" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="2969983391363831627" xil_pn:start_ts="1607796079">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="topUART.ut"/>
      <outfile xil_pn:name="topuart.bgn"/>
      <outfile xil_pn:name="topuart.bit"/>
      <outfile xil_pn:name="topuart.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1607796076" xil_pn:in_ck="3865670830192262344" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1607796072">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="topUART.twr"/>
      <outfile xil_pn:name="topUART.twx"/>
    </transform>
  </transforms>

</generated_project>
