# Generated by Yosys 0.7+627 (git sha1 e275692e, clang 3.8.1-24+rpi1 -fPIC -Os)

.model sdram_test
.inputs master_clk_i sdram_clk_i i_uart_rx pb_i
.outputs sdram_clk_o led_status[0] led_status[1] led_status[2] led_status[3] o_uart_tx SdramCntl0_sd_intf_cke SdramCntl0_sd_intf_we SdramCntl0_sd_intf_addr[0] SdramCntl0_sd_intf_addr[1] SdramCntl0_sd_intf_addr[2] SdramCntl0_sd_intf_addr[3] SdramCntl0_sd_intf_addr[4] SdramCntl0_sd_intf_addr[5] SdramCntl0_sd_intf_addr[6] SdramCntl0_sd_intf_addr[7] SdramCntl0_sd_intf_addr[8] SdramCntl0_sd_intf_addr[9] SdramCntl0_sd_intf_addr[10] SdramCntl0_sd_intf_addr[11] SdramCntl0_sd_intf_addr[12] SdramCntl0_sd_intf_dqml SdramCntl0_sd_intf_cas SdramCntl0_sd_intf_dqmh SdramCntl0_sd_intf_ras SdramCntl0_sd_intf_bs[0] SdramCntl0_sd_intf_bs[1] SdramCntl0_sd_intf_cs SdramCntl0_sd_intf_dq[0] SdramCntl0_sd_intf_dq[1] SdramCntl0_sd_intf_dq[2] SdramCntl0_sd_intf_dq[3] SdramCntl0_sd_intf_dq[4] SdramCntl0_sd_intf_dq[5] SdramCntl0_sd_intf_dq[6] SdramCntl0_sd_intf_dq[7] SdramCntl0_sd_intf_dq[8] SdramCntl0_sd_intf_dq[9] SdramCntl0_sd_intf_dq[10] SdramCntl0_sd_intf_dq[11] SdramCntl0_sd_intf_dq[12] SdramCntl0_sd_intf_dq[13] SdramCntl0_sd_intf_dq[14] SdramCntl0_sd_intf_dq[15]
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=$abc$11702$n607 I1=$abc$11702$n501 I2=$false I3=$false O=$abc$11702$n8
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11702$n498 I1=SdramCntl0_state_r[5] I2=$false I3=$false O=$abc$11702$n607
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=SdramCntl0_timer_r[0] I1=SdramCntl0_timer_r[1] I2=$abc$11702$n499_1 I3=$abc$11702$n500 O=$abc$11702$n498
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=SdramCntl0_timer_r[6] I1=SdramCntl0_timer_r[7] I2=SdramCntl0_timer_r[8] I3=SdramCntl0_timer_r[9] O=$abc$11702$n499_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=SdramCntl0_timer_r[2] I1=SdramCntl0_timer_r[3] I2=SdramCntl0_timer_r[4] I3=SdramCntl0_timer_r[5] O=$abc$11702$n500
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=SdramCntl0_activeBank_x[1] I1=SdramCntl0_activeBank_x[0] I2=$false I3=$false O=$abc$11702$n501
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=SdramCntl0_activeBank_x[0] I1=$abc$11702$n607 I2=SdramCntl0_activeBank_x[1] I3=$false O=$abc$11702$n12
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$11702$n607 I1=SdramCntl0_activeBank_x[0] I2=SdramCntl0_activeBank_x[1] I3=$false O=$abc$11702$n20
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$11702$n607 I1=$abc$11702$n505 I2=$false I3=$false O=$abc$11702$n23
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$11702$n498 I1=SdramCntl0_state_r[1] I2=$false I3=$false O=$abc$11702$n505
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11702$n507 I1=SdramCntl0_state_r[1] I2=SdramCntl0_state_r[3] I3=$abc$11702$n498 O=$abc$11702$n27
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000100011110000
.gate SB_LUT4 I0=$abc$11702$n508 I1=$abc$11702$n513 I2=$false I3=$false O=$abc$11702$n507
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=SdramCntl0_rfshCntr_r[1] I1=SdramCntl0_rfshCntr_r[0] I2=$abc$11702$n509_1 I3=$abc$11702$n512_1 O=$abc$11702$n508
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=SdramCntl0_rfshCntr_r[4] I1=SdramCntl0_rfshCntr_r[5] I2=$abc$11702$n510 I3=$abc$11702$n511 O=$abc$11702$n509_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=SdramCntl0_rfshCntr_r[10] I1=SdramCntl0_rfshCntr_r[11] I2=SdramCntl0_rfshCntr_r[12] I3=SdramCntl0_rfshCntr_r[13] O=$abc$11702$n510
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=SdramCntl0_rfshCntr_r[6] I1=SdramCntl0_rfshCntr_r[7] I2=SdramCntl0_rfshCntr_r[8] I3=SdramCntl0_rfshCntr_r[9] O=$abc$11702$n511
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=SdramCntl0_rfshCntr_r[2] I1=SdramCntl0_rfshCntr_r[3] I2=$false I3=$false O=$abc$11702$n512_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$11702$n514 I1=$abc$11702$n515 I2=$false I3=$false O=$abc$11702$n513
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=SdramCntl0_rdPipeline_r[1] I1=SdramCntl0_rdPipeline_r[2] I2=SdramCntl0_rdPipeline_r[3] I3=SdramCntl0_rdPipeline_r[4] O=$abc$11702$n514
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=SdramCntl0_rasTimer_r[0] I1=SdramCntl0_rasTimer_r[1] I2=SdramCntl0_wrTimer_r[0] I3=SdramCntl0_wrTimer_r[1] O=$abc$11702$n515
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=SdramCntl0_state_r[4] I1=SdramCntl0_state_r[0] I2=$abc$11702$n498 I3=$false O=$abc$11702$n170
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$11702$n498 I1=SdramCntl0_state_r[2] I2=$abc$11702$n518 I3=SdramCntl0_state_r[6] O=$abc$11702$n180
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010001000100
.gate SB_LUT4 I0=$abc$11702$n498 I1=$abc$11702$n509_1 I2=$abc$11702$n519 I3=$false O=$abc$11702$n518
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=SdramCntl0_rfshCntr_r[1] I1=$abc$11702$n512_1 I2=SdramCntl0_rfshCntr_r[0] I3=$false O=$abc$11702$n519
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=SdramCntl0_state_r[1] I1=$abc$11702$n720_1 I2=$abc$11702$n599 I3=$false O=$abc$11702$n291
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=SdramCntl0_sDataDir_x I1=$abc$11702$n592_1 I2=$abc$11702$n981 I3=$false O=$abc$11702$n521
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$11702$n529 I1=$abc$11702$n530 I2=SdramCntl0_activeRow_x[0][1] I3=$false O=$abc$11702$n528
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=SdramCntl0_activeRow_r[2][1] I1=SdramCntl0_activeRow_r[3][1] I2=SdramCntl0_activeBank_x[0] I3=SdramCntl0_activeBank_x[1] O=$abc$11702$n529
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=SdramCntl0_activeRow_r[0][1] I1=SdramCntl0_activeRow_r[1][1] I2=SdramCntl0_activeBank_x[1] I3=SdramCntl0_activeBank_x[0] O=$abc$11702$n530
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$abc$11702$n532 I1=$abc$11702$n535 I2=$abc$11702$n539_1 I3=$abc$11702$n543 O=$abc$11702$n531
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$11702$n534 I1=$abc$11702$n533_1 I2=SdramCntl0_activeRow_x[0][7] I3=$false O=$abc$11702$n532
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=SdramCntl0_activeRow_r[2][7] I1=SdramCntl0_activeRow_r[3][7] I2=SdramCntl0_activeBank_x[0] I3=SdramCntl0_activeBank_x[1] O=$abc$11702$n533_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=SdramCntl0_activeRow_r[0][7] I1=SdramCntl0_activeRow_r[1][7] I2=SdramCntl0_activeBank_x[1] I3=SdramCntl0_activeBank_x[0] O=$abc$11702$n534
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$abc$11702$n537 I1=$abc$11702$n536_1 I2=$abc$11702$n538 I3=SdramCntl0_activeRow_x[0][12] O=$abc$11702$n535
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=SdramCntl0_activeBank_x[1] I1=SdramCntl0_activeBank_x[0] I2=SdramCntl0_activeRow_r[1][12] I3=$false O=$abc$11702$n536_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=SdramCntl0_activeBank_x[0] I1=SdramCntl0_activeBank_x[1] I2=SdramCntl0_activeRow_r[0][12] I3=$false O=$abc$11702$n537
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=SdramCntl0_activeRow_r[2][12] I1=SdramCntl0_activeRow_r[3][12] I2=SdramCntl0_activeBank_x[0] I3=SdramCntl0_activeBank_x[1] O=$abc$11702$n538
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$11702$n540 I1=$abc$11702$n542_1 I2=$abc$11702$n541 I3=SdramCntl0_activeRow_x[0][11] O=$abc$11702$n539_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=SdramCntl0_activeBank_x[1] I1=SdramCntl0_activeBank_x[0] I2=SdramCntl0_activeRow_r[1][11] I3=$false O=$abc$11702$n540
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=SdramCntl0_activeRow_r[0][11] I1=SdramCntl0_activeRow_r[2][11] I2=SdramCntl0_activeBank_x[0] I3=SdramCntl0_activeBank_x[1] O=$abc$11702$n541
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=SdramCntl0_activeBank_x[0] I1=SdramCntl0_activeBank_x[1] I2=SdramCntl0_activeRow_r[3][11] I3=$false O=$abc$11702$n542_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$11702$n546 I1=$abc$11702$n544 I2=$abc$11702$n545_1 I3=SdramCntl0_activeRow_x[0][0] O=$abc$11702$n543
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=SdramCntl0_activeBank_x[1] I1=SdramCntl0_activeBank_x[0] I2=SdramCntl0_activeRow_r[1][0] I3=$false O=$abc$11702$n544
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=SdramCntl0_activeRow_r[2][0] I1=SdramCntl0_activeRow_r[3][0] I2=SdramCntl0_activeBank_x[0] I3=SdramCntl0_activeBank_x[1] O=$abc$11702$n545_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=SdramCntl0_activeBank_x[0] I1=SdramCntl0_activeBank_x[1] I2=SdramCntl0_activeRow_r[0][0] I3=$false O=$abc$11702$n546
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$11702$n548 I1=$abc$11702$n555 I2=$abc$11702$n930 I3=SdramCntl0_activeRow_x[0][8] O=$abc$11702$n547
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100010000
.gate SB_LUT4 I0=$abc$11702$n549 I1=$abc$11702$n550 I2=SdramCntl0_activeRow_x[0][2] I3=$false O=$abc$11702$n548
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=SdramCntl0_activeRow_r[2][2] I1=SdramCntl0_activeRow_r[3][2] I2=SdramCntl0_activeBank_x[0] I3=SdramCntl0_activeBank_x[1] O=$abc$11702$n549
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=SdramCntl0_activeRow_r[0][2] I1=SdramCntl0_activeRow_r[1][2] I2=SdramCntl0_activeBank_x[1] I3=SdramCntl0_activeBank_x[0] O=$abc$11702$n550
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$abc$11702$n536_1 I1=$abc$11702$n537 I2=$abc$11702$n538 I3=SdramCntl0_activeRow_x[0][12] O=$abc$11702$n555
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$11702$n533_1 I1=$abc$11702$n534 I2=$false I3=$false O=$abc$11702$n558
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11702$n544 I1=$abc$11702$n546 I2=$abc$11702$n545_1 I3=SdramCntl0_activeRow_x[0][0] O=$abc$11702$n562
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$11702$n529 I1=$abc$11702$n530 I2=$false I3=$false O=$abc$11702$n568
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=SdramCntl0_activeFlag_r[0] I1=SdramCntl0_activeFlag_r[2] I2=SdramCntl0_activeBank_x[0] I3=SdramCntl0_activeBank_x[1] O=$abc$11702$n573
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=SdramCntl0_activeRow_r[0][5] I1=SdramCntl0_activeRow_r[2][5] I2=SdramCntl0_activeBank_x[0] I3=SdramCntl0_activeBank_x[1] O=$abc$11702$n583
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001111110101
.gate SB_LUT4 I0=$abc$11702$n542_1 I1=$abc$11702$n540 I2=$abc$11702$n541 I3=SdramCntl0_activeRow_x[0][11] O=$abc$11702$n584
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=$abc$11702$n549 I1=$abc$11702$n550 I2=$false I3=$false O=$abc$11702$n591_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11702$n593_1 I1=$abc$11702$n594_1 I2=SdramCntl0_state_r[1] I3=$false O=$abc$11702$n592_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$11702$n508 I1=$abc$11702$n498 I2=$false I3=$false O=$abc$11702$n593_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=SdramCntl0_activeBank_x[0] I1=SdramCntl0_ba_r[0] I2=SdramCntl0_activeBank_x[1] I3=SdramCntl0_ba_r[1] O=$abc$11702$n594_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$0\memory_test0_rd_enable[0:0] I1=memory_test0_rd_enable I2=$false I3=$false O=SdramCntl0_sDataDir_x
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=SdramCntl0_rdPipeline_r[0] I1=SdramCntl0_wrPipeline_r[0] I2=$false I3=$false O=$0\memory_test0_rd_enable[0:0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=SdramCntl0_state_r[2] I1=$abc$11702$n600_1 I2=SdramCntl0_state_r[1] I3=$abc$11702$n498 O=$abc$11702$n599
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101111110000
.gate SB_LUT4 I0=SdramCntl0_state_r[5] I1=SdramCntl0_state_r[3] I2=$false I3=$false O=$abc$11702$n600_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=memory_test0_rd_enable I1=memory_test0_wr_enable I2=$0\memory_test0_rd_enable[0:0] I3=$false O=$abc$11702$n602
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$11702$n508 I1=$abc$11702$n513 I2=$false I3=$false O=$abc$11702$n603_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$11702$n608 I1=$abc$11702$n508 I2=$false I3=$false O=$abc$11702$n607_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$11702$n602 I1=SdramCntl0_sDataDir_x I2=$false I3=$false O=$abc$11702$n608
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=state_tx[2] I1=state_tx[0] I2=state_tx[1] I3=$false O=$abc$11702$n318
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000001
.gate SB_LUT4 I0=$abc$11702$n498 I1=SdramCntl0_state_r[5] I2=$abc$11702$n611 I3=$false O=$abc$11702$n331
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=$abc$11702$n608 I1=$abc$11702$n505 I2=$abc$11702$n508 I3=$abc$11702$n612 O=$abc$11702$n611
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$11702$n981 I1=$abc$11702$n513 I2=$abc$11702$n594_1 I3=$false O=$abc$11702$n612
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=SdramCntl0_state_r[4] I1=$abc$11702$n498 I2=$abc$11702$n518 I3=SdramCntl0_state_r[6] O=$abc$11702$n336
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=initialized I1=pb_debounced I2=$false I3=$false O=$0\w_TX_Byte[7:0][1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$0\memory_test0_rd_enable[0:0] I1=$abc$11702$n628 I2=$0\w_TX_Byte[7:0][1] I3=$abc$11702$n616 O=$abc$11702$n348
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111101000000
.gate SB_LUT4 I0=$abc$11702$n617 I1=$0\w_TX_Byte[7:0][1] I2=memory_test0_test_state[1] I3=$false O=$abc$11702$n616
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$0\memory_test0_rd_enable[0:0] I1=$abc$11702$n618 I2=$false I3=$false O=$abc$11702$n617
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$11702$n619 I1=$abc$11702$n623 I2=$abc$11702$n626 I3=$abc$11702$n627 O=$abc$11702$n618
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$11702$n620 I1=$abc$11702$n621 I2=$abc$11702$n622 I3=$false O=$abc$11702$n619
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=SdramCntl0_activeRow_x[0][10] I1=SdramCntl0_activeRow_x[0][11] I2=SdramCntl0_activeRow_x[0][12] I3=$false O=$abc$11702$n620
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=SdramCntl0_activeRow_x[0][6] I1=SdramCntl0_activeRow_x[0][7] I2=SdramCntl0_activeRow_x[0][8] I3=SdramCntl0_activeRow_x[0][9] O=$abc$11702$n621
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=SdramCntl0_activeRow_x[0][2] I1=SdramCntl0_activeRow_x[0][3] I2=SdramCntl0_activeRow_x[0][4] I3=SdramCntl0_activeRow_x[0][5] O=$abc$11702$n622
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$11702$n624 I1=$abc$11702$n625 I2=$false I3=$false O=$abc$11702$n623
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=memory_test0_address[7] I1=memory_test0_address[8] I2=SdramCntl0_activeRow_x[0][0] I3=SdramCntl0_activeRow_x[0][1] O=$abc$11702$n624
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=memory_test0_address[3] I1=memory_test0_address[4] I2=memory_test0_address[5] I3=memory_test0_address[6] O=$abc$11702$n625
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=SdramCntl0_activeBank_x[0] I1=SdramCntl0_activeBank_x[1] I2=memory_test0_address[0] I3=memory_test0_address[1] O=$abc$11702$n626
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=memory_test0_address[24] I1=memory_test0_address[25] I2=memory_test0_address[26] I3=memory_test0_address[2] O=$abc$11702$n627
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$11702$n618 I1=memory_test0_test_state[0] I2=$false I3=$false O=$abc$11702$n628
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11702$n617 I1=memory_test0_test_state[0] I2=$0\w_TX_Byte[7:0][1] I3=$false O=$abc$11702$n352
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$11702$n464 I1=state_tx[1] I2=$false I3=$false O=$abc$11702$n638
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=state_tx[2] I1=state_tx[0] I2=$false I3=$false O=$abc$11702$n464
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$11702$n642 I1=$abc$11702$n638 I2=$abc$11702$n1184 I3=$abc$11702$n641 O=$abc$11702$n393
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000011111111
.gate SB_LUT4 I0=state_tx[2] I1=$abc$11702$n642 I2=state_tx[0] I3=$abc$11702$n598 O=$abc$11702$n641
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000010111111
.gate SB_LUT4 I0=$abc$11702$n643 I1=$abc$11702$n644 I2=$abc$11702$n645 I3=$abc$11702$n1298 O=$abc$11702$n642
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111111100000000
.gate SB_LUT4 I0=uart_tx0_0_r_Clock_Count[8] I1=uart_tx0_0_r_Clock_Count[10] I2=uart_tx0_0_r_Clock_Count[11] I3=uart_tx0_0_r_Clock_Count[5] O=$abc$11702$n643
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=uart_tx0_0_r_Clock_Count[6] I1=uart_tx0_0_r_Clock_Count[7] I2=uart_tx0_0_r_Clock_Count[9] I3=uart_tx0_0_r_Clock_Count[4] O=$abc$11702$n644
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=uart_tx0_0_r_Clock_Count[1] I1=uart_tx0_0_r_Clock_Count[2] I2=uart_tx0_0_r_Clock_Count[3] I3=uart_tx0_0_r_Clock_Count[0] O=$abc$11702$n645
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=state_tx[1] I1=$abc$11702$n464 I2=w_TX_DV I3=$false O=$abc$11702$n598
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$11702$n642 I1=state_tx[0] I2=state_tx[2] I3=state_tx[1] O=$abc$11702$n396
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000100
.gate SB_LUT4 I0=uart_tx0_0_r_TX_Active I1=$abc$11702$n598 I2=$abc$11702$n649 I3=$false O=$0\uart_tx0_0_r_TX_Active[0:0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001110
.gate SB_LUT4 I0=$abc$11702$n642 I1=state_tx[2] I2=state_tx[0] I3=state_tx[1] O=$abc$11702$n649
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1101111111111100
.gate SB_LUT4 I0=$abc$11702$n981 I1=$abc$11702$n514 I2=$abc$11702$n594_1 I3=memory_test0_address[0] O=$abc$11702$n652
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$11702$n981 I1=$abc$11702$n514 I2=$abc$11702$n655_1 I3=$abc$11702$n654_1 O=$abc$11702$n653
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=SdramCntl0_sAddr_r[0] I1=$abc$11702$n594_1 I2=$abc$11702$n608 I3=$false O=$abc$11702$n654_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=$abc$11702$n513 I1=$abc$11702$n594_1 I2=SdramCntl0_sAddr_r[0] I3=$false O=$abc$11702$n655_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=SdramCntl0_state_r[5] I1=SdramCntl0_activeRow_x[0][1] I2=$abc$11702$n659_1 I3=SdramCntl0_state_r[1] O=SdramCntl0_sAddr_x[1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$11702$n660 I1=$abc$11702$n608 I2=$abc$11702$n674_1 I3=$abc$11702$n672 O=$abc$11702$n659_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=$abc$11702$n594_1 I1=$abc$11702$n513 I2=$abc$11702$n661_1 I3=$false O=$abc$11702$n660
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$11702$n662_1 I1=$abc$11702$n667 I2=$abc$11702$n514 I3=$abc$11702$n594_1 O=$abc$11702$n661_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$11702$n663 I1=$abc$11702$n664_1 I2=$abc$11702$n665_1 I3=$abc$11702$n666 O=$abc$11702$n662_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=SdramCntl0_activeRow_x[0][2] I1=$abc$11702$n591_1 I2=$abc$11702$n555 I3=$abc$11702$n535 O=$abc$11702$n663
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000001110
.gate SB_LUT4 I0=$abc$11702$n528 I1=$abc$11702$n532 I2=$abc$11702$n539_1 I3=$abc$11702$n543 O=$abc$11702$n664_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$11702$n584 I1=$abc$11702$n941 I2=$abc$11702$n937 I3=$false O=$abc$11702$n665_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$abc$11702$n548 I1=$abc$11702$n562 I2=$abc$11702$n928 I3=SdramCntl0_activeRow_x[0][10] O=$abc$11702$n666
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100010000
.gate SB_LUT4 I0=$abc$11702$n668 I1=$abc$11702$n669 I2=$abc$11702$n670 I3=$abc$11702$n671 O=$abc$11702$n667
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=$abc$11702$n930 I1=$abc$11702$n934 I2=SdramCntl0_activeRow_x[0][3] I3=SdramCntl0_activeRow_x[0][8] O=$abc$11702$n668
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001010000101000
.gate SB_LUT4 I0=$abc$11702$n939 I1=$abc$11702$n943 I2=SdramCntl0_activeRow_x[0][4] I3=SdramCntl0_activeRow_x[0][6] O=$abc$11702$n669
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001010000101000
.gate SB_LUT4 I0=$abc$11702$n932 I1=SdramCntl0_activeRow_x[0][9] I2=$abc$11702$n558 I3=SdramCntl0_activeRow_x[0][7] O=$abc$11702$n670
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110111
.gate SB_LUT4 I0=$abc$11702$n932 I1=SdramCntl0_activeRow_x[0][9] I2=$abc$11702$n568 I3=SdramCntl0_activeRow_x[0][1] O=$abc$11702$n671
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111011100000
.gate SB_LUT4 I0=memory_test0_address[1] I1=$abc$11702$n661_1 I2=$abc$11702$n607_1 I3=$abc$11702$n673 O=$abc$11702$n672
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$abc$11702$n603_1 I1=SdramCntl0_sAddr_r[1] I2=$false I3=$false O=$abc$11702$n673
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11702$n508 I1=SdramCntl0_sAddr_r[1] I2=$false I3=$false O=$abc$11702$n674_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=SdramCntl0_state_r[5] I1=SdramCntl0_activeRow_x[0][2] I2=$abc$11702$n676_1 I3=SdramCntl0_state_r[1] O=SdramCntl0_sAddr_x[2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$11702$n660 I1=$abc$11702$n608 I2=$abc$11702$n679_1 I3=$abc$11702$n677 O=$abc$11702$n676_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=memory_test0_address[2] I1=$abc$11702$n661_1 I2=$abc$11702$n607_1 I3=$abc$11702$n678_1 O=$abc$11702$n677
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$abc$11702$n603_1 I1=SdramCntl0_sAddr_r[2] I2=$false I3=$false O=$abc$11702$n678_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11702$n508 I1=SdramCntl0_sAddr_r[2] I2=$false I3=$false O=$abc$11702$n679_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=SdramCntl0_state_r[5] I1=SdramCntl0_activeRow_x[0][3] I2=$abc$11702$n681 I3=SdramCntl0_state_r[1] O=SdramCntl0_sAddr_x[3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$11702$n660 I1=$abc$11702$n608 I2=$abc$11702$n684 I3=$abc$11702$n682_1 O=$abc$11702$n681
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=memory_test0_address[3] I1=$abc$11702$n661_1 I2=$abc$11702$n607_1 I3=$abc$11702$n683 O=$abc$11702$n682_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$abc$11702$n603_1 I1=SdramCntl0_sAddr_r[3] I2=$false I3=$false O=$abc$11702$n683
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11702$n508 I1=SdramCntl0_sAddr_r[3] I2=$false I3=$false O=$abc$11702$n684
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11702$n686 I1=SdramCntl0_state_r[1] I2=$abc$11702$n689 I3=$false O=SdramCntl0_sAddr_x[4]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01001111
.gate SB_LUT4 I0=$abc$11702$n660 I1=$abc$11702$n607_1 I2=$abc$11702$n688 I3=$abc$11702$n687 O=$abc$11702$n686
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001001111
.gate SB_LUT4 I0=$abc$11702$n661_1 I1=$abc$11702$n607_1 I2=memory_test0_address[4] I3=$false O=$abc$11702$n687
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=$abc$11702$n507 I1=SdramCntl0_sAddr_r[4] I2=$false I3=$false O=$abc$11702$n688
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=SdramCntl0_activeRow_x[0][4] I1=SdramCntl0_state_r[5] I2=SdramCntl0_state_r[2] I3=$false O=$abc$11702$n689
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=$abc$11702$n594_1 I1=$abc$11702$n513 I2=$abc$11702$n661_1 I3=SdramCntl0_sAddr_r[5] O=$abc$11702$n692
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011100000000
.gate SB_LUT4 I0=memory_test0_address[5] I1=$abc$11702$n661_1 I2=$abc$11702$n608 I3=$false O=$abc$11702$n693
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=SdramCntl0_activeRow_x[0][5] I1=SdramCntl0_state_r[5] I2=SdramCntl0_state_r[2] I3=$false O=$abc$11702$n696
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=SdramCntl0_state_r[5] I1=SdramCntl0_activeRow_x[0][6] I2=$abc$11702$n698 I3=SdramCntl0_state_r[1] O=SdramCntl0_sAddr_x[6]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$11702$n660 I1=$abc$11702$n608 I2=$abc$11702$n701_1 I3=$abc$11702$n699 O=$abc$11702$n698
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=memory_test0_address[6] I1=$abc$11702$n661_1 I2=$abc$11702$n607_1 I3=$abc$11702$n700 O=$abc$11702$n699
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$abc$11702$n603_1 I1=SdramCntl0_sAddr_r[6] I2=$false I3=$false O=$abc$11702$n700
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11702$n508 I1=SdramCntl0_sAddr_r[6] I2=$false I3=$false O=$abc$11702$n701_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=SdramCntl0_state_r[5] I1=SdramCntl0_activeRow_x[0][7] I2=$abc$11702$n703 I3=SdramCntl0_state_r[1] O=SdramCntl0_sAddr_x[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$11702$n660 I1=$abc$11702$n608 I2=$abc$11702$n706_1 I3=$abc$11702$n704 O=$abc$11702$n703
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=memory_test0_address[7] I1=$abc$11702$n661_1 I2=$abc$11702$n607_1 I3=$abc$11702$n705_1 O=$abc$11702$n704
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$abc$11702$n603_1 I1=SdramCntl0_sAddr_r[7] I2=$false I3=$false O=$abc$11702$n705_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11702$n508 I1=SdramCntl0_sAddr_r[7] I2=$false I3=$false O=$abc$11702$n706_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=SdramCntl0_state_r[5] I1=SdramCntl0_activeRow_x[0][8] I2=$abc$11702$n708_1 I3=SdramCntl0_state_r[1] O=SdramCntl0_sAddr_x[8]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111110001000
.gate SB_LUT4 I0=$abc$11702$n660 I1=$abc$11702$n608 I2=$abc$11702$n711 I3=$abc$11702$n709 O=$abc$11702$n708_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001111100000000
.gate SB_LUT4 I0=memory_test0_address[8] I1=$abc$11702$n661_1 I2=$abc$11702$n607_1 I3=$abc$11702$n710 O=$abc$11702$n709
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000001111111
.gate SB_LUT4 I0=$abc$11702$n603_1 I1=SdramCntl0_sAddr_r[8] I2=$false I3=$false O=$abc$11702$n710
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11702$n508 I1=SdramCntl0_sAddr_r[8] I2=$false I3=$false O=$abc$11702$n711
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11702$n660 I1=$abc$11702$n607_1 I2=$abc$11702$n713 I3=$abc$11702$n714_1 O=SdramCntl0_sAddr_x[9]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111110110000
.gate SB_LUT4 I0=SdramCntl0_sAddr_r[9] I1=$abc$11702$n507 I2=SdramCntl0_state_r[1] I3=$false O=$abc$11702$n713
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=SdramCntl0_state_r[5] I1=SdramCntl0_activeRow_x[0][9] I2=SdramCntl0_state_r[4] I3=$false O=$abc$11702$n714_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=SdramCntl0_state_r[5] I1=SdramCntl0_activeRow_x[0][10] I2=$abc$11702$n716_1 I3=SdramCntl0_sAddr_r[10] O=SdramCntl0_sAddr_x[10]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$11702$n607_1 I1=$abc$11702$n660 I2=$abc$11702$n507 I3=SdramCntl0_state_r[1] O=$abc$11702$n716_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000110100000000
.gate SB_LUT4 I0=SdramCntl0_state_r[5] I1=SdramCntl0_activeRow_x[0][11] I2=$abc$11702$n716_1 I3=SdramCntl0_sAddr_r[11] O=SdramCntl0_sAddr_x[11]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=SdramCntl0_state_r[5] I1=SdramCntl0_activeRow_x[0][12] I2=$abc$11702$n716_1 I3=SdramCntl0_sAddr_r[12] O=SdramCntl0_sAddr_x[12]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$11702$n608 I1=$abc$11702$n612 I2=$abc$11702$n507 I3=$false O=$abc$11702$n720_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=$abc$11702$n501 I1=$abc$11702$n508 I2=$false I3=$false O=$abc$11702$n725
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=memory_test0_test_state[0] I1=memory_test0_test_state[1] I2=$0\w_TX_Byte[7:0][1] I3=$false O=$abc$11702$n570
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01000000
.gate SB_LUT4 I0=$0\memory_test0_rand_enable[0:0] I1=$0\w_TX_Byte[7:0][1] I2=$false I3=$false O=$abc$11702$n578
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$0\memory_test0_rd_enable[0:0] I1=$abc$11702$n797 I2=$false I3=$false O=$0\memory_test0_rand_enable[0:0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=memory_test0_test_state[1] I1=memory_test0_test_state[0] I2=$false I3=$false O=$abc$11702$n797
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$0\w_TX_Byte[7:0][1] I1=memory_test0_test_state[0] I2=$false I3=$false O=$abc$11702$n579
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11702$n618 I1=$abc$11702$n579 I2=$abc$11702$n988 I3=$abc$11702$n578 O=$abc$11702$n590
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000101100000000
.gate SB_LUT4 I0=memory_test0_uniform_rand_gen0_shfreg[14] I1=SdramCntl0_sdramData_r[14] I2=$abc$11702$n570 I3=$abc$11702$n745 O=$abc$11702$n744_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000000000
.gate SB_LUT4 I0=SdramCntl0_sdramData_r[10] I1=memory_test0_uniform_rand_gen0_shfreg[10] I2=memory_test0_uniform_rand_gen0_shfreg[6] I3=SdramCntl0_sdramData_r[6] O=$abc$11702$n745
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=memory_test0_uniform_rand_gen0_shfreg[10] I1=SdramCntl0_sdramData_r[10] I2=SdramCntl0_sdramData_r[6] I3=memory_test0_uniform_rand_gen0_shfreg[6] O=$abc$11702$n749
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011000010111011
.gate SB_LUT4 I0=memory_test0_uniform_rand_gen0_shfreg[5] I1=SdramCntl0_sdramData_r[5] I2=memory_test0_uniform_rand_gen0_shfreg[7] I3=SdramCntl0_sdramData_r[7] O=$abc$11702$n751
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=memory_test0_uniform_rand_gen0_shfreg[9] I1=SdramCntl0_sdramData_r[9] I2=$abc$11702$n754_1 I3=$false O=$abc$11702$n753
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10010000
.gate SB_LUT4 I0=memory_test0_uniform_rand_gen0_shfreg[4] I1=SdramCntl0_sdramData_r[4] I2=memory_test0_uniform_rand_gen0_shfreg[8] I3=SdramCntl0_sdramData_r[8] O=$abc$11702$n754_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=memory_test0_rand_load I1=memory_test0_rand_enable I2=$false I3=$false O=$abc$11702$n593
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=pb_i I1=pb_prev I2=$false I3=$false O=$abc$11702$n600
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$11702$n600 I1=debounce_cntr[0] I2=$false I3=$false O=$abc$11702$n603
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=$abc$11702$n600 I1=$abc$11702$n764_1 I2=$false I3=$false O=$abc$11702$n606
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=debounce_cntr[0] I1=debounce_cntr[1] I2=$abc$11702$n765_1 I3=$false O=$abc$11702$n764_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=debounce_cntr[2] I1=debounce_cntr[3] I2=debounce_cntr[4] I3=debounce_cntr[5] O=$abc$11702$n765_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$11702$n767_1 I1=$abc$11702$n498 I2=$false I3=$false O=$abc$11702$n609
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=SdramCntl0_state_r[5] I1=SdramCntl0_state_r[4] I2=SdramCntl0_state_r[2] I3=SdramCntl0_state_r[1] O=$abc$11702$n767_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$11702$n769_1 I1=$abc$11702$n771_1 I2=$false I3=$false O=$abc$11702$n648
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11702$n981 I1=$abc$11702$n514 I2=$false I3=$false O=$abc$11702$n769_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11702$n608 I1=$abc$11702$n592_1 I2=$false I3=$false O=$abc$11702$n771_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=SdramCntl0_state_r[0] I1=$abc$11702$n774_1 I2=$abc$11702$n498 I3=$false O=$abc$11702$n654
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10111111
.gate SB_LUT4 I0=SdramCntl0_state_r[6] I1=SdramCntl0_state_r[3] I2=$abc$11702$n767_1 I3=$false O=$abc$11702$n774_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=SdramCntl0_timer_r[0] I1=$abc$11702$n654 I2=$false I3=$false O=$abc$11702$n655
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=SdramCntl0_activeBank_x[0] I1=SdramCntl0_activeBank_x[1] I2=$abc$11702$n607 I3=$false O=$abc$11702$n657
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$11702$n628 I1=$abc$11702$n708 I2=$false I3=$false O=$abc$11702$n762
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=memory_test0_address[0] I1=memory_test0_address[1] I2=$false I3=$false O=$abc$11702$n763
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=$abc$11702$n628 I1=$abc$11702$n712 I2=$false I3=$false O=$abc$11702$n764
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$11702$n628 I1=$abc$11702$n714 I2=$false I3=$false O=$abc$11702$n765
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$11702$n628 I1=$abc$11702$n716 I2=$false I3=$false O=$abc$11702$n766
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$11702$n628 I1=$abc$11702$n718 I2=$false I3=$false O=$abc$11702$n767
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$11702$n628 I1=$abc$11702$n720 I2=$false I3=$false O=$abc$11702$n768
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$11702$n628 I1=$abc$11702$n722 I2=$false I3=$false O=$abc$11702$n769
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$11702$n628 I1=$abc$11702$n724 I2=$false I3=$false O=$abc$11702$n770
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$11702$n628 I1=$abc$11702$n726 I2=$false I3=$false O=$abc$11702$n771
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$11702$n628 I1=$abc$11702$n728 I2=$false I3=$false O=$abc$11702$n772
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$11702$n628 I1=$abc$11702$n730 I2=$false I3=$false O=$abc$11702$n773
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$11702$n628 I1=$abc$11702$n732 I2=$false I3=$false O=$abc$11702$n774
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$11702$n628 I1=$abc$11702$n734 I2=$false I3=$false O=$abc$11702$n775
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$11702$n628 I1=$abc$11702$n736 I2=$false I3=$false O=$abc$11702$n776
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$11702$n628 I1=$abc$11702$n738 I2=$false I3=$false O=$abc$11702$n777
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$11702$n628 I1=$abc$11702$n740 I2=$false I3=$false O=$abc$11702$n778
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$11702$n628 I1=$abc$11702$n742 I2=$false I3=$false O=$abc$11702$n779
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$11702$n628 I1=$abc$11702$n744 I2=$false I3=$false O=$abc$11702$n780
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$11702$n628 I1=$abc$11702$n746 I2=$false I3=$false O=$abc$11702$n781
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$11702$n628 I1=$abc$11702$n748 I2=$false I3=$false O=$abc$11702$n782
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$11702$n628 I1=$abc$11702$n750 I2=$false I3=$false O=$abc$11702$n783
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$11702$n628 I1=$abc$11702$n752 I2=$false I3=$false O=$abc$11702$n784
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$11702$n628 I1=$abc$11702$n754 I2=$false I3=$false O=$abc$11702$n785
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$11702$n628 I1=$abc$11702$n756 I2=$false I3=$false O=$abc$11702$n786
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$11702$n628 I1=$abc$11702$n758 I2=$false I3=$false O=$abc$11702$n787
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$11702$n628 I1=$abc$11702$n760 I2=$false I3=$false O=$abc$11702$n788
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$11702$n617 I1=memory_test0_test_state[0] I2=$false I3=$false O=$abc$11702$n792
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=memory_test0_error I1=$abc$11702$n797 I2=$false I3=$false O=$abc$11702$n804
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=memory_test0_test_state[1] I1=memory_test0_error I2=memory_test0_test_state[0] I3=$false O=$abc$11702$n805
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110001
.gate SB_LUT4 I0=memory_test0_error I1=memory_test0_test_state[1] I2=memory_test0_test_state[0] I3=$false O=$abc$11702$n806
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001101
.gate SB_LUT4 I0=$abc$11702$n507 I1=$abc$11702$n809 I2=SdramCntl0_state_r[1] I3=$abc$11702$n810_1 O=SdramCntl0_cmd_x[0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000011111111
.gate SB_LUT4 I0=$abc$11702$n660 I1=$abc$11702$n612 I2=SdramCntl0_sDataDir_x I3=$abc$11702$n607_1 O=$abc$11702$n809
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0101110000000000
.gate SB_LUT4 I0=SdramCntl0_state_r[5] I1=SdramCntl0_state_r[6] I2=SdramCntl0_state_r[3] I3=$abc$11702$n609 O=$abc$11702$n810_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=$abc$11702$n607_1 I1=$abc$11702$n661_1 I2=SdramCntl0_state_r[1] I3=$abc$11702$n812_1 O=SdramCntl0_cmd_x[1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111000011111111
.gate SB_LUT4 I0=SdramCntl0_state_r[5] I1=SdramCntl0_state_r[4] I2=$abc$11702$n813 I3=$false O=$abc$11702$n812_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$11702$n774_1 I1=$abc$11702$n498 I2=$false I3=$false O=$abc$11702$n813
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$11702$n720_1 I1=SdramCntl0_state_r[1] I2=$abc$11702$n813 I3=$false O=SdramCntl0_cmd_x[2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=$abc$11702$n720_1 I1=$abc$11702$n505 I2=$abc$11702$n816 I3=$false O=SdramCntl0_timer_x[0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=SdramCntl0_state_r[5] I1=SdramCntl0_state_r[4] I2=$abc$11702$n1074 I3=$abc$11702$n498 O=$abc$11702$n816
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111011110000
.gate SB_LUT4 I0=SdramCntl0_state_r[2] I1=$abc$11702$n498 I2=SdramCntl0_timer_r[1] I3=$false O=SdramCntl0_timer_x[1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00001011
.gate SB_LUT4 I0=SdramCntl0_state_r[6] I1=SdramCntl0_state_r[3] I2=$abc$11702$n1078 I3=$abc$11702$n498 O=SdramCntl0_timer_x[2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111011110000
.gate SB_LUT4 I0=$abc$11702$n1080 I1=SdramCntl0_state_r[0] I2=$abc$11702$n498 I3=$false O=SdramCntl0_timer_x[3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$11702$n498 I1=$abc$11702$n1083 I2=$false I3=$false O=SdramCntl0_timer_x[4]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$11702$n1085 I1=SdramCntl0_state_r[0] I2=$abc$11702$n498 I3=$false O=SdramCntl0_timer_x[5]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$11702$n1087 I1=SdramCntl0_state_r[0] I2=$abc$11702$n498 I3=$false O=SdramCntl0_timer_x[6]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$11702$n1089 I1=SdramCntl0_state_r[0] I2=$abc$11702$n498 I3=$false O=SdramCntl0_timer_x[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$11702$n1091 I1=SdramCntl0_state_r[0] I2=$abc$11702$n498 I3=$false O=SdramCntl0_timer_x[8]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$11702$n1093 I1=SdramCntl0_state_r[0] I2=$abc$11702$n498 I3=$false O=SdramCntl0_timer_x[9]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=SdramCntl0_rasTimer_r[0] I1=SdramCntl0_rasTimer_r[1] I2=$abc$11702$n607 I3=$false O=SdramCntl0_rasTimer_x[0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11110100
.gate SB_LUT4 I0=SdramCntl0_rasTimer_r[0] I1=SdramCntl0_rasTimer_r[1] I2=$abc$11702$n607 I3=$false O=SdramCntl0_rasTimer_x[1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=SdramCntl0_wrPipeline_x I1=SdramCntl0_wrTimer_r[0] I2=SdramCntl0_wrTimer_r[1] I3=$false O=SdramCntl0_wrTimer_x[0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=$abc$11702$n769_1 I1=$abc$11702$n592_1 I2=$abc$11702$n602 I3=$false O=SdramCntl0_wrPipeline_x
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_LUT4 I0=SdramCntl0_wrTimer_r[0] I1=SdramCntl0_wrTimer_r[1] I2=SdramCntl0_wrPipeline_x I3=$false O=SdramCntl0_wrTimer_x[1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=$abc$11702$n521 I1=$abc$11702$n514 I2=$false I3=$false O=SdramCntl0_rdPipeline_x[4]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11702$n835_1 I1=$abc$11702$n1425 I2=$abc$11702$n833_1 I3=$false O=SdramCntl0_rfshCntr_x[0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=SdramCntl0_rfshCntr_r[0] I1=$abc$11702$n1143 I2=$abc$11702$n836_1 I3=$abc$11702$n834 O=$abc$11702$n833_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=SdramCntl0_state_r[4] I1=$abc$11702$n498 I2=$abc$11702$n835_1 I3=$false O=$abc$11702$n834
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00000111
.gate SB_LUT4 I0=SdramCntl0_state_r[3] I1=SdramCntl0_state_r[6] I2=$abc$11702$n498 I3=$false O=$abc$11702$n835_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11100000
.gate SB_LUT4 I0=SdramCntl0_refTimer_r[3] I1=SdramCntl0_refTimer_r[4] I2=$abc$11702$n837 I3=$false O=$abc$11702$n836_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00010000
.gate SB_LUT4 I0=SdramCntl0_refTimer_r[6] I1=SdramCntl0_refTimer_r[7] I2=SdramCntl0_refTimer_r[8] I3=$abc$11702$n838_1 O=$abc$11702$n837
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000100000000
.gate SB_LUT4 I0=SdramCntl0_refTimer_r[0] I1=SdramCntl0_refTimer_r[1] I2=SdramCntl0_refTimer_r[2] I3=SdramCntl0_refTimer_r[5] O=$abc$11702$n838_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=$abc$11702$n840 I1=SdramCntl0_rfshCntr_r[1] I2=SdramCntl0_rfshCntr_r[0] I3=$abc$11702$n835_1 O=SdramCntl0_rfshCntr_x[1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110101110101010
.gate SB_LUT4 I0=$abc$11702$n836_1 I1=SdramCntl0_rfshCntr_r[0] I2=SdramCntl0_rfshCntr_r[1] I3=$abc$11702$n834 O=$abc$11702$n840
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111100000000000
.gate SB_LUT4 I0=$abc$11702$n835_1 I1=$abc$11702$n1426 I2=$abc$11702$n842_1 I3=$false O=SdramCntl0_rfshCntr_x[2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=SdramCntl0_rfshCntr_r[2] I1=$abc$11702$n1145 I2=$abc$11702$n836_1 I3=$abc$11702$n834 O=$abc$11702$n842_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=SdramCntl0_state_r[4] I1=$abc$11702$n1427 I2=$abc$11702$n835_1 I3=$abc$11702$n844_1 O=SdramCntl0_rfshCntr_x[3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000011101111
.gate SB_LUT4 I0=SdramCntl0_rfshCntr_r[3] I1=$abc$11702$n1146 I2=$abc$11702$n836_1 I3=$abc$11702$n834 O=$abc$11702$n844_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010100000000
.gate SB_LUT4 I0=$abc$11702$n835_1 I1=$abc$11702$n1428 I2=$abc$11702$n846 I3=$false O=SdramCntl0_rfshCntr_x[4]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=SdramCntl0_rfshCntr_r[4] I1=$abc$11702$n1147 I2=$abc$11702$n836_1 I3=$abc$11702$n834 O=$abc$11702$n846
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$11702$n835_1 I1=$abc$11702$n1429 I2=$abc$11702$n848 I3=$false O=SdramCntl0_rfshCntr_x[5]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=SdramCntl0_rfshCntr_r[5] I1=$abc$11702$n1148 I2=$abc$11702$n836_1 I3=$abc$11702$n834 O=$abc$11702$n848
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$11702$n835_1 I1=$abc$11702$n1430 I2=$abc$11702$n850 I3=$false O=SdramCntl0_rfshCntr_x[6]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=SdramCntl0_rfshCntr_r[6] I1=$abc$11702$n1149 I2=$abc$11702$n836_1 I3=$abc$11702$n834 O=$abc$11702$n850
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$11702$n835_1 I1=$abc$11702$n1431 I2=$abc$11702$n852 I3=$false O=SdramCntl0_rfshCntr_x[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=SdramCntl0_rfshCntr_r[7] I1=$abc$11702$n1150 I2=$abc$11702$n836_1 I3=$abc$11702$n834 O=$abc$11702$n852
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$11702$n835_1 I1=$abc$11702$n1432 I2=$abc$11702$n854 I3=$false O=SdramCntl0_rfshCntr_x[8]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=SdramCntl0_rfshCntr_r[8] I1=$abc$11702$n1151 I2=$abc$11702$n836_1 I3=$abc$11702$n834 O=$abc$11702$n854
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$11702$n835_1 I1=$abc$11702$n1433 I2=$abc$11702$n856 I3=$false O=SdramCntl0_rfshCntr_x[9]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=SdramCntl0_rfshCntr_r[9] I1=$abc$11702$n1152 I2=$abc$11702$n836_1 I3=$abc$11702$n834 O=$abc$11702$n856
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$11702$n835_1 I1=$abc$11702$n1434 I2=$abc$11702$n858 I3=$false O=SdramCntl0_rfshCntr_x[10]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=SdramCntl0_rfshCntr_r[10] I1=$abc$11702$n1153 I2=$abc$11702$n836_1 I3=$abc$11702$n834 O=$abc$11702$n858
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$11702$n835_1 I1=$abc$11702$n1435 I2=$abc$11702$n860 I3=$false O=SdramCntl0_rfshCntr_x[11]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=SdramCntl0_rfshCntr_r[11] I1=$abc$11702$n1154 I2=$abc$11702$n836_1 I3=$abc$11702$n834 O=$abc$11702$n860
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$11702$n835_1 I1=$abc$11702$n1436 I2=$abc$11702$n862 I3=$false O=SdramCntl0_rfshCntr_x[12]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=SdramCntl0_rfshCntr_r[12] I1=$abc$11702$n1155 I2=$abc$11702$n836_1 I3=$abc$11702$n834 O=$abc$11702$n862
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$11702$n835_1 I1=$abc$11702$n1437 I2=$abc$11702$n864 I3=$false O=SdramCntl0_rfshCntr_x[13]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11111000
.gate SB_LUT4 I0=SdramCntl0_rfshCntr_r[13] I1=$abc$11702$n1156 I2=$abc$11702$n836_1 I3=$abc$11702$n834 O=$abc$11702$n864
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$11702$n836_1 I1=$abc$11702$n1157 I2=$false I3=$false O=SdramCntl0_refTimer_x[0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$11702$n836_1 I1=$abc$11702$n1161 I2=$false I3=$false O=SdramCntl0_refTimer_x[2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$11702$n836_1 I1=$abc$11702$n1163 I2=$false I3=$false O=SdramCntl0_refTimer_x[3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$11702$n836_1 I1=$abc$11702$n1165 I2=$false I3=$false O=SdramCntl0_refTimer_x[4]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$11702$n836_1 I1=$abc$11702$n1167 I2=$false I3=$false O=SdramCntl0_refTimer_x[5]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$11702$n836_1 I1=$abc$11702$n1169 I2=$false I3=$false O=SdramCntl0_refTimer_x[6]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$11702$n836_1 I1=$abc$11702$n1171 I2=$false I3=$false O=SdramCntl0_refTimer_x[7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$11702$n836_1 I1=$abc$11702$n1173 I2=$false I3=$false O=SdramCntl0_refTimer_x[8]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$11702$n764_1 I1=$abc$11702$n1222 I2=$false I3=$false O=$abc$11702$n1223
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1110
.gate SB_LUT4 I0=$abc$11702$n764_1 I1=debounce_cntr[1] I2=$false I3=$false O=$abc$11702$n1225
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=$abc$11702$n764_1 I1=$abc$11702$n1226 I2=$false I3=$false O=$abc$11702$n1227
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$11702$n764_1 I1=$abc$11702$n1228 I2=$false I3=$false O=$abc$11702$n1229
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$11702$n764_1 I1=$abc$11702$n1230 I2=$false I3=$false O=$abc$11702$n1231
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$11702$n764_1 I1=$abc$11702$n1232 I2=$false I3=$false O=$abc$11702$n1233
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=w_TX_Serial I1=w_TX_Active I2=$false I3=$false O=o_uart_tx
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=memory_test0_uniform_rand_gen0_shfreg[3] I1=memory_test0_uniform_rand_gen0_shfreg[12] I2=memory_test0_uniform_rand_gen0_shfreg[14] I3=memory_test0_uniform_rand_gen0_shfreg[15] O=$0\SDRAM_TEST_MEMORY_TEST0_UNIFORM_RAND_GEN0_RAND_SHIFT.xor_bit[31:0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$abc$11702$n498 I1=SdramCntl0_state_r[0] I2=$false I3=$false O=$abc$11702$n1368
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$abc$11702$n642 I1=state_tx[2] I2=state_tx[0] I3=state_tx[1] O=$abc$11702$n1369
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001000000000000
.gate SB_LUT4 I0=$abc$11702$n884 I1=$abc$11702$n1196 I2=$false I3=$false O=$0\uart_tx0_0_r_Clock_Count[11:0][0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=state_tx[1] I1=state_tx[0] I2=state_tx[2] I3=$abc$11702$n642 O=$abc$11702$n884
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000111000000000
.gate SB_LUT4 I0=uart_tx0_0_r_Clock_Count[1] I1=uart_tx0_0_r_Clock_Count[0] I2=$abc$11702$n884 I3=$false O=$0\uart_tx0_0_r_Clock_Count[11:0][1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01100000
.gate SB_LUT4 I0=$abc$11702$n884 I1=$abc$11702$n1200 I2=$false I3=$false O=$0\uart_tx0_0_r_Clock_Count[11:0][2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11702$n884 I1=$abc$11702$n1202 I2=$false I3=$false O=$0\uart_tx0_0_r_Clock_Count[11:0][3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11702$n884 I1=$abc$11702$n1204 I2=$false I3=$false O=$0\uart_tx0_0_r_Clock_Count[11:0][4]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11702$n884 I1=$abc$11702$n1206 I2=$false I3=$false O=$0\uart_tx0_0_r_Clock_Count[11:0][5]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11702$n884 I1=$abc$11702$n1208 I2=$false I3=$false O=$0\uart_tx0_0_r_Clock_Count[11:0][6]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11702$n884 I1=$abc$11702$n1210 I2=$false I3=$false O=$0\uart_tx0_0_r_Clock_Count[11:0][7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11702$n884 I1=$abc$11702$n1212 I2=$false I3=$false O=$0\uart_tx0_0_r_Clock_Count[11:0][8]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11702$n884 I1=$abc$11702$n1214 I2=$false I3=$false O=$0\uart_tx0_0_r_Clock_Count[11:0][9]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11702$n884 I1=$abc$11702$n1216 I2=$false I3=$false O=$0\uart_tx0_0_r_Clock_Count[11:0][10]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11702$n884 I1=$abc$11702$n1218 I2=$false I3=$false O=$0\uart_tx0_0_r_Clock_Count[11:0][11]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1000
.gate SB_LUT4 I0=$abc$11702$n1183 I1=uart_tx0_0_r_Bit_Index[0] I2=$abc$11702$n642 I3=$abc$11702$n897 O=$0\uart_tx0_0_r_Bit_Index[2:0][0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=$abc$11702$n1184 I1=$abc$11702$n642 I2=$abc$11702$n638 I3=$false O=$abc$11702$n897
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11010000
.gate SB_LUT4 I0=$abc$11702$n642 I1=uart_tx0_0_r_Bit_Index[0] I2=uart_tx0_0_r_Bit_Index[1] I3=$abc$11702$n897 O=$0\uart_tx0_0_r_Bit_Index[2:0][1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011010000000000
.gate SB_LUT4 I0=$abc$11702$n1188 I1=uart_tx0_0_r_Bit_Index[2] I2=$abc$11702$n642 I3=$abc$11702$n897 O=$0\uart_tx0_0_r_Bit_Index[2:0][2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100101000000000
.gate SB_LUT4 I0=uart_tx0_0_r_Clock_Count[11] I1=$false I2=$false I3=$false O=$abc$11702$n110
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=uart_tx0_0_r_Clock_Count[10] I1=$false I2=$false I3=$false O=$abc$11702$n111
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=uart_tx0_0_r_Clock_Count[9] I1=$false I2=$false I3=$false O=$abc$11702$n113
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=uart_tx0_0_r_Clock_Count[8] I1=$false I2=$false I3=$false O=$abc$11702$n114
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=uart_tx0_0_r_Clock_Count[7] I1=$false I2=$false I3=$false O=$abc$11702$n116
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=uart_tx0_0_r_Clock_Count[6] I1=$false I2=$false I3=$false O=$abc$11702$n117
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=uart_tx0_0_r_Clock_Count[3] I1=$false I2=$false I3=$false O=$abc$11702$n122
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=uart_tx0_0_r_Clock_Count[2] I1=$false I2=$false I3=$false O=$abc$11702$n123
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=uart_tx0_0_r_Clock_Count[1] I1=$false I2=$false I3=$false O=$abc$11702$n125
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$0\w_TX_Byte[7:0][1] I1=$false I2=$false I3=$false O=memory_test0_host_intf_rst_i
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=state_tx[2] I1=$false I2=$false I3=$false O=$abc$11702$n382
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=SdramCntl0_refTimer_r[0] I1=$false I2=$false I3=$false O=$abc$11702$n651
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=initialized I1=$false I2=$false I3=$false O=$abc$11702$n675
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=clk50MHz I1=$false I2=$false I3=$false O=$0\clk50MHz[0:0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=memory_test0_test_state[0] I1=$false I2=$false I3=$false O=$abc$11702$n707
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$abc$11702$n797 I1=$false I2=$false I3=$false O=$abc$11702$n798
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=w_TX_Active I1=$false I2=$false I3=$false O=$0\w_TX_DV[0:0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=SdramCntl0_refTimer_r[1] I1=$false I2=$false I3=$false O=SdramCntl0_refTimer_x[1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=uart_tx0_0_r_Clock_Count[4] I1=$false I2=$false I3=$false O=$abc$11702$n1308
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=uart_tx0_0_r_Clock_Count[5] I1=$false I2=$false I3=$false O=$abc$11702$n1310
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=state_tx[2] I1=$false I2=$false I3=$false O=$abc$11702$n397
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=SdramCntl0_activeRow_x[0][3] I1=$abc$11702$n934 I2=$false I3=$false O=$abc$11702$n923
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0110
.gate SB_LUT4 I0=SdramCntl0_activeRow_x[0][7] I1=$abc$11702$n558 I2=SdramCntl0_activeRow_x[0][9] I3=$abc$11702$n932 O=$abc$11702$n924
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000011101110000
.gate SB_LUT4 I0=SdramCntl0_activeRow_r[1][10] I1=SdramCntl0_activeRow_r[3][10] I2=SdramCntl0_activeBank_x[0] I3=SdramCntl0_activeBank_x[1] O=$abc$11702$n927
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=SdramCntl0_activeRow_r[0][10] I1=SdramCntl0_activeRow_r[2][10] I2=SdramCntl0_activeBank_x[0] I3=$abc$11702$n927 O=$abc$11702$n928
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=SdramCntl0_activeRow_r[1][8] I1=SdramCntl0_activeRow_r[3][8] I2=SdramCntl0_activeBank_x[0] I3=SdramCntl0_activeBank_x[1] O=$abc$11702$n929
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=SdramCntl0_activeRow_r[0][8] I1=SdramCntl0_activeRow_r[2][8] I2=SdramCntl0_activeBank_x[0] I3=$abc$11702$n929 O=$abc$11702$n930
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=SdramCntl0_activeRow_r[1][9] I1=SdramCntl0_activeRow_r[3][9] I2=SdramCntl0_activeBank_x[0] I3=SdramCntl0_activeBank_x[1] O=$abc$11702$n931
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=SdramCntl0_activeRow_r[0][9] I1=SdramCntl0_activeRow_r[2][9] I2=SdramCntl0_activeBank_x[0] I3=$abc$11702$n931 O=$abc$11702$n932
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=SdramCntl0_activeRow_r[1][3] I1=SdramCntl0_activeRow_r[3][3] I2=SdramCntl0_activeBank_x[0] I3=SdramCntl0_activeBank_x[1] O=$abc$11702$n933
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=SdramCntl0_activeRow_r[0][3] I1=SdramCntl0_activeRow_r[2][3] I2=SdramCntl0_activeBank_x[0] I3=$abc$11702$n933 O=$abc$11702$n934
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=SdramCntl0_activeBank_x[0] I1=SdramCntl0_activeBank_r[0] I2=SdramCntl0_activeBank_x[1] I3=SdramCntl0_activeBank_r[1] O=$abc$11702$n935
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=SdramCntl0_activeFlag_r[1] I1=SdramCntl0_activeFlag_r[3] I2=SdramCntl0_activeBank_x[1] I3=$false O=$abc$11702$n936
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 11001010
.gate SB_LUT4 I0=$abc$11702$n936 I1=SdramCntl0_activeBank_x[0] I2=$abc$11702$n573 I3=$abc$11702$n935 O=$abc$11702$n937
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000111100000000
.gate SB_LUT4 I0=SdramCntl0_activeRow_r[1][6] I1=SdramCntl0_activeRow_r[3][6] I2=SdramCntl0_activeBank_x[0] I3=SdramCntl0_activeBank_x[1] O=$abc$11702$n938
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=SdramCntl0_activeRow_r[0][6] I1=SdramCntl0_activeRow_r[2][6] I2=SdramCntl0_activeBank_x[0] I3=$abc$11702$n938 O=$abc$11702$n939
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=SdramCntl0_activeRow_r[1][5] I1=SdramCntl0_activeRow_r[3][5] I2=SdramCntl0_activeBank_x[1] I3=SdramCntl0_activeBank_x[0] O=$abc$11702$n940
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011010111111111
.gate SB_LUT4 I0=$abc$11702$n940 I1=$abc$11702$n583 I2=SdramCntl0_activeRow_x[0][5] I3=$false O=$abc$11702$n941
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 01111000
.gate SB_LUT4 I0=SdramCntl0_activeRow_r[1][4] I1=SdramCntl0_activeRow_r[3][4] I2=SdramCntl0_activeBank_x[0] I3=SdramCntl0_activeBank_x[1] O=$abc$11702$n942
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=SdramCntl0_activeRow_r[0][4] I1=SdramCntl0_activeRow_r[2][4] I2=SdramCntl0_activeBank_x[0] I3=$abc$11702$n942 O=$abc$11702$n943
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=uart_tx0_0_r_TX_data[3] I1=uart_tx0_0_r_TX_data[7] I2=uart_tx0_0_r_Bit_Index[0] I3=uart_tx0_0_r_Bit_Index[2] O=$abc$11702$n944
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100111110100000
.gate SB_LUT4 I0=uart_tx0_0_r_TX_data[2] I1=uart_tx0_0_r_TX_data[6] I2=uart_tx0_0_r_Bit_Index[0] I3=$abc$11702$n944 O=$abc$11702$n945
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111110000001010
.gate SB_LUT4 I0=$abc$11702$n949 I1=$abc$11702$n945 I2=uart_tx0_0_r_Bit_Index[1] I3=$abc$11702$n638 O=$abc$11702$n946
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101011111111
.gate SB_LUT4 I0=$abc$11702$n318 I1=$abc$11702$n946 I2=$false I3=$false O=$0\w_TX_Serial[0:0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 1011
.gate SB_LUT4 I0=uart_tx0_0_r_TX_data[1] I1=uart_tx0_0_r_TX_data[5] I2=uart_tx0_0_r_Bit_Index[0] I3=uart_tx0_0_r_Bit_Index[2] O=$abc$11702$n948
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011111101010000
.gate SB_LUT4 I0=uart_tx0_0_r_TX_data[0] I1=uart_tx0_0_r_TX_data[4] I2=uart_tx0_0_r_Bit_Index[0] I3=$abc$11702$n948 O=$abc$11702$n949
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111001100000101
.gate SB_LUT4 I0=$abc$11702$n608 I1=$abc$11702$n513 I2=SdramCntl0_sAddr_r[0] I3=$abc$11702$n508 O=$abc$11702$n950
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100110000
.gate SB_LUT4 I0=$abc$11702$n652 I1=$abc$11702$n508 I2=$abc$11702$n653 I3=$abc$11702$n950 O=$abc$11702$n951
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$11702$n951 I1=SdramCntl0_state_r[1] I2=SdramCntl0_state_r[5] I3=SdramCntl0_activeRow_x[0][0] O=SdramCntl0_sAddr_x[0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111100010001000
.gate SB_LUT4 I0=$abc$11702$n608 I1=$abc$11702$n513 I2=SdramCntl0_sAddr_r[5] I3=$abc$11702$n508 O=$abc$11702$n953
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111010100110000
.gate SB_LUT4 I0=$abc$11702$n692 I1=$abc$11702$n508 I2=$abc$11702$n693 I3=$abc$11702$n953 O=$abc$11702$n954
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011111100000000
.gate SB_LUT4 I0=$abc$11702$n954 I1=SdramCntl0_state_r[1] I2=$abc$11702$n696 I3=$false O=SdramCntl0_sAddr_x[5]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10001111
.gate SB_LUT4 I0=SdramCntl0_activeBank_x[0] I1=SdramCntl0_activeBank_x[1] I2=$abc$11702$n508 I3=SdramCntl0_state_r[5] O=$abc$11702$n956
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110111000011111
.gate SB_LUT4 I0=SdramCntl0_state_r[1] I1=SdramCntl0_state_r[5] I2=SdramCntl0_activeFlag_r[0] I3=$false O=$abc$11702$n957
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00101100
.gate SB_LUT4 I0=$abc$11702$n720_1 I1=$abc$11702$n956 I2=SdramCntl0_state_r[5] I3=$abc$11702$n957 O=SdramCntl0_activeFlag_x[0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101111110000
.gate SB_LUT4 I0=SdramCntl0_state_r[1] I1=$abc$11702$n501 I2=SdramCntl0_state_r[5] I3=SdramCntl0_activeFlag_r[1] O=$abc$11702$n959
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111101011000000
.gate SB_LUT4 I0=SdramCntl0_state_r[5] I1=$abc$11702$n720_1 I2=$abc$11702$n725 I3=$abc$11702$n959 O=SdramCntl0_activeFlag_x[1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1111111000000000
.gate SB_LUT4 I0=SdramCntl0_activeBank_x[0] I1=SdramCntl0_activeBank_x[1] I2=$abc$11702$n508 I3=SdramCntl0_state_r[5] O=$abc$11702$n961
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1011101101001111
.gate SB_LUT4 I0=SdramCntl0_state_r[1] I1=SdramCntl0_state_r[5] I2=SdramCntl0_activeFlag_r[2] I3=$false O=$abc$11702$n962
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00101100
.gate SB_LUT4 I0=$abc$11702$n720_1 I1=$abc$11702$n961 I2=SdramCntl0_state_r[5] I3=$abc$11702$n962 O=SdramCntl0_activeFlag_x[2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101111110000
.gate SB_LUT4 I0=SdramCntl0_activeBank_x[0] I1=SdramCntl0_activeBank_x[1] I2=$abc$11702$n508 I3=SdramCntl0_state_r[5] O=$abc$11702$n964
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111011110001111
.gate SB_LUT4 I0=SdramCntl0_state_r[1] I1=SdramCntl0_state_r[5] I2=SdramCntl0_activeFlag_r[3] I3=$false O=$abc$11702$n965
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 00101100
.gate SB_LUT4 I0=$abc$11702$n720_1 I1=$abc$11702$n964 I2=SdramCntl0_state_r[5] I3=$abc$11702$n965 O=SdramCntl0_activeFlag_x[3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0011101111110000
.gate SB_LUT4 I0=memory_test0_uniform_rand_gen0_shfreg[0] I1=SdramCntl0_sdramData_r[0] I2=$abc$11702$n749 I3=$abc$11702$n751 O=$abc$11702$n967
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000000000
.gate SB_LUT4 I0=$abc$11702$n529 I1=$abc$11702$n530 I2=SdramCntl0_activeRow_x[0][1] I3=$abc$11702$n937 O=$abc$11702$n971
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0111100000000000
.gate SB_LUT4 I0=SdramCntl0_activeRow_x[0][6] I1=SdramCntl0_activeRow_x[0][10] I2=$abc$11702$n928 I3=$abc$11702$n939 O=$abc$11702$n972
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001010000101000
.gate SB_LUT4 I0=$abc$11702$n972 I1=$abc$11702$n531 I2=$abc$11702$n547 I3=$abc$11702$n923 O=$abc$11702$n973
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1000000000000000
.gate SB_LUT4 I0=memory_test0_uniform_rand_gen0_shfreg[2] I1=SdramCntl0_sdramData_r[2] I2=memory_test0_uniform_rand_gen0_shfreg[11] I3=SdramCntl0_sdramData_r[11] O=$abc$11702$n976
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$abc$11702$n584 I1=SdramCntl0_activeRow_x[0][4] I2=$abc$11702$n943 I3=$abc$11702$n941 O=$abc$11702$n979
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0001010000000000
.gate SB_LUT4 I0=$abc$11702$n562 I1=$abc$11702$n979 I2=$abc$11702$n924 I3=$abc$11702$n971 O=$abc$11702$n980
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$abc$11702$n591_1 I1=SdramCntl0_activeRow_x[0][2] I2=$abc$11702$n980 I3=$abc$11702$n973 O=$abc$11702$n981
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1110000000000000
.gate SB_LUT4 I0=memory_test0_uniform_rand_gen0_shfreg[15] I1=SdramCntl0_sdramData_r[15] I2=SdramCntl0_sdramData_r[13] I3=memory_test0_uniform_rand_gen0_shfreg[13] O=$abc$11702$n983
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=$0\memory_test0_rd_enable[0:0] I1=$abc$11702$n983 I2=$abc$11702$n753 I3=$abc$11702$n967 O=$abc$11702$n984
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=memory_test0_uniform_rand_gen0_shfreg[12] I1=SdramCntl0_sdramData_r[12] I2=SdramCntl0_sdramData_r[1] I3=memory_test0_uniform_rand_gen0_shfreg[1] O=$abc$11702$n986
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000001001
.gate SB_LUT4 I0=memory_test0_uniform_rand_gen0_shfreg[3] I1=SdramCntl0_sdramData_r[3] I2=$abc$11702$n986 I3=$abc$11702$n976 O=$abc$11702$n987
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1001000000000000
.gate SB_LUT4 I0=$abc$11702$n987 I1=$abc$11702$n744_1 I2=$abc$11702$n984 I3=$false O=$abc$11702$n988
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:48"
.param LUT_INIT 10000000
.gate SB_CARRY CI=uart_tx0_0_r_Bit_Index[0] CO=$auto$alumacc.cc:474:replace_alu$3763.C[2] I0=uart_tx0_0_r_Bit_Index[1] I1=$false
.attr src "sdram_test.v:232|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3763.C[2] CO=$abc$11702$n1184 I0=uart_tx0_0_r_Bit_Index[2] I1=$false
.attr src "sdram_test.v:232|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3768.C[10] CO=$auto$alumacc.cc:474:replace_alu$3768.C[11] I0=$false I1=$abc$11702$n111
.attr src "sdram_test.v:213|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3768.C[11] CO=$abc$11702$n1298 I0=$false I1=$abc$11702$n110
.attr src "sdram_test.v:213|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$abc$11702$n125 CO=$auto$alumacc.cc:474:replace_alu$3768.C[3] I0=$false I1=$abc$11702$n123
.attr src "sdram_test.v:213|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3768.C[3] CO=$auto$alumacc.cc:474:replace_alu$3768.C[4] I0=$false I1=$abc$11702$n122
.attr src "sdram_test.v:213|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3768.C[4] CO=$auto$alumacc.cc:474:replace_alu$3768.C[5] I0=$true I1=$abc$11702$n1308
.attr src "sdram_test.v:213|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3768.C[5] CO=$auto$alumacc.cc:474:replace_alu$3768.C[6] I0=$true I1=$abc$11702$n1310
.attr src "sdram_test.v:213|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3768.C[6] CO=$auto$alumacc.cc:474:replace_alu$3768.C[7] I0=$false I1=$abc$11702$n117
.attr src "sdram_test.v:213|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3768.C[7] CO=$auto$alumacc.cc:474:replace_alu$3768.C[8] I0=$false I1=$abc$11702$n116
.attr src "sdram_test.v:213|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3768.C[8] CO=$auto$alumacc.cc:474:replace_alu$3768.C[9] I0=$false I1=$abc$11702$n114
.attr src "sdram_test.v:213|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3768.C[9] CO=$auto$alumacc.cc:474:replace_alu$3768.C[10] I0=$false I1=$abc$11702$n113
.attr src "sdram_test.v:213|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=uart_tx0_0_r_Clock_Count[0] I3=$false O=$abc$11702$n1196
.attr src "sdram_test.v:214|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=uart_tx0_0_r_Clock_Count[10] I3=$auto$alumacc.cc:474:replace_alu$3779.C[10] O=$abc$11702$n1216
.attr src "sdram_test.v:214|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3779.C[10] CO=$auto$alumacc.cc:474:replace_alu$3779.C[11] I0=$false I1=uart_tx0_0_r_Clock_Count[10]
.attr src "sdram_test.v:214|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=uart_tx0_0_r_Clock_Count[11] I3=$auto$alumacc.cc:474:replace_alu$3779.C[11] O=$abc$11702$n1218
.attr src "sdram_test.v:214|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=uart_tx0_0_r_Clock_Count[0] CO=$auto$alumacc.cc:474:replace_alu$3779.C[2] I0=$false I1=uart_tx0_0_r_Clock_Count[1]
.attr src "sdram_test.v:214|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=uart_tx0_0_r_Clock_Count[2] I3=$auto$alumacc.cc:474:replace_alu$3779.C[2] O=$abc$11702$n1200
.attr src "sdram_test.v:214|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3779.C[2] CO=$auto$alumacc.cc:474:replace_alu$3779.C[3] I0=$false I1=uart_tx0_0_r_Clock_Count[2]
.attr src "sdram_test.v:214|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=uart_tx0_0_r_Clock_Count[3] I3=$auto$alumacc.cc:474:replace_alu$3779.C[3] O=$abc$11702$n1202
.attr src "sdram_test.v:214|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3779.C[3] CO=$auto$alumacc.cc:474:replace_alu$3779.C[4] I0=$false I1=uart_tx0_0_r_Clock_Count[3]
.attr src "sdram_test.v:214|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=uart_tx0_0_r_Clock_Count[4] I3=$auto$alumacc.cc:474:replace_alu$3779.C[4] O=$abc$11702$n1204
.attr src "sdram_test.v:214|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3779.C[4] CO=$auto$alumacc.cc:474:replace_alu$3779.C[5] I0=$false I1=uart_tx0_0_r_Clock_Count[4]
.attr src "sdram_test.v:214|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=uart_tx0_0_r_Clock_Count[5] I3=$auto$alumacc.cc:474:replace_alu$3779.C[5] O=$abc$11702$n1206
.attr src "sdram_test.v:214|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3779.C[5] CO=$auto$alumacc.cc:474:replace_alu$3779.C[6] I0=$false I1=uart_tx0_0_r_Clock_Count[5]
.attr src "sdram_test.v:214|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=uart_tx0_0_r_Clock_Count[6] I3=$auto$alumacc.cc:474:replace_alu$3779.C[6] O=$abc$11702$n1208
.attr src "sdram_test.v:214|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3779.C[6] CO=$auto$alumacc.cc:474:replace_alu$3779.C[7] I0=$false I1=uart_tx0_0_r_Clock_Count[6]
.attr src "sdram_test.v:214|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=uart_tx0_0_r_Clock_Count[7] I3=$auto$alumacc.cc:474:replace_alu$3779.C[7] O=$abc$11702$n1210
.attr src "sdram_test.v:214|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3779.C[7] CO=$auto$alumacc.cc:474:replace_alu$3779.C[8] I0=$false I1=uart_tx0_0_r_Clock_Count[7]
.attr src "sdram_test.v:214|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=uart_tx0_0_r_Clock_Count[8] I3=$auto$alumacc.cc:474:replace_alu$3779.C[8] O=$abc$11702$n1212
.attr src "sdram_test.v:214|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3779.C[8] CO=$auto$alumacc.cc:474:replace_alu$3779.C[9] I0=$false I1=uart_tx0_0_r_Clock_Count[8]
.attr src "sdram_test.v:214|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=uart_tx0_0_r_Clock_Count[9] I3=$auto$alumacc.cc:474:replace_alu$3779.C[9] O=$abc$11702$n1214
.attr src "sdram_test.v:214|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3779.C[9] CO=$auto$alumacc.cc:474:replace_alu$3779.C[10] I0=$false I1=uart_tx0_0_r_Clock_Count[9]
.attr src "sdram_test.v:214|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=uart_tx0_0_r_Bit_Index[0] I3=$false O=$abc$11702$n1183
.attr src "sdram_test.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=uart_tx0_0_r_Bit_Index[0] CO=$auto$alumacc.cc:474:replace_alu$3782.C[2] I0=$false I1=uart_tx0_0_r_Bit_Index[1]
.attr src "sdram_test.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=uart_tx0_0_r_Bit_Index[2] I3=$auto$alumacc.cc:474:replace_alu$3782.C[2] O=$abc$11702$n1188
.attr src "sdram_test.v:233|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$true I2=SdramCntl0_rfshCntr_r[0] I3=$false O=$abc$11702$n1143
.attr src "sdram_test.v:294|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=SdramCntl0_rfshCntr_r[10] I3=$auto$alumacc.cc:474:replace_alu$3785.C[10] O=$abc$11702$n1153
.attr src "sdram_test.v:294|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3785.C[10] CO=$auto$alumacc.cc:474:replace_alu$3785.C[11] I0=$false I1=SdramCntl0_rfshCntr_r[10]
.attr src "sdram_test.v:294|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=SdramCntl0_rfshCntr_r[11] I3=$auto$alumacc.cc:474:replace_alu$3785.C[11] O=$abc$11702$n1154
.attr src "sdram_test.v:294|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3785.C[11] CO=$auto$alumacc.cc:474:replace_alu$3785.C[12] I0=$false I1=SdramCntl0_rfshCntr_r[11]
.attr src "sdram_test.v:294|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=SdramCntl0_rfshCntr_r[12] I3=$auto$alumacc.cc:474:replace_alu$3785.C[12] O=$abc$11702$n1155
.attr src "sdram_test.v:294|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3785.C[12] CO=$auto$alumacc.cc:474:replace_alu$3785.C[13] I0=$false I1=SdramCntl0_rfshCntr_r[12]
.attr src "sdram_test.v:294|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=SdramCntl0_rfshCntr_r[13] I3=$auto$alumacc.cc:474:replace_alu$3785.C[13] O=$abc$11702$n1156
.attr src "sdram_test.v:294|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=SdramCntl0_rfshCntr_r[0] CO=$auto$alumacc.cc:474:replace_alu$3785.C[2] I0=$false I1=SdramCntl0_rfshCntr_r[1]
.attr src "sdram_test.v:294|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=SdramCntl0_rfshCntr_r[2] I3=$auto$alumacc.cc:474:replace_alu$3785.C[2] O=$abc$11702$n1145
.attr src "sdram_test.v:294|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3785.C[2] CO=$auto$alumacc.cc:474:replace_alu$3785.C[3] I0=$false I1=SdramCntl0_rfshCntr_r[2]
.attr src "sdram_test.v:294|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=SdramCntl0_rfshCntr_r[3] I3=$auto$alumacc.cc:474:replace_alu$3785.C[3] O=$abc$11702$n1146
.attr src "sdram_test.v:294|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3785.C[3] CO=$auto$alumacc.cc:474:replace_alu$3785.C[4] I0=$false I1=SdramCntl0_rfshCntr_r[3]
.attr src "sdram_test.v:294|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=SdramCntl0_rfshCntr_r[4] I3=$auto$alumacc.cc:474:replace_alu$3785.C[4] O=$abc$11702$n1147
.attr src "sdram_test.v:294|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3785.C[4] CO=$auto$alumacc.cc:474:replace_alu$3785.C[5] I0=$false I1=SdramCntl0_rfshCntr_r[4]
.attr src "sdram_test.v:294|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=SdramCntl0_rfshCntr_r[5] I3=$auto$alumacc.cc:474:replace_alu$3785.C[5] O=$abc$11702$n1148
.attr src "sdram_test.v:294|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3785.C[5] CO=$auto$alumacc.cc:474:replace_alu$3785.C[6] I0=$false I1=SdramCntl0_rfshCntr_r[5]
.attr src "sdram_test.v:294|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=SdramCntl0_rfshCntr_r[6] I3=$auto$alumacc.cc:474:replace_alu$3785.C[6] O=$abc$11702$n1149
.attr src "sdram_test.v:294|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3785.C[6] CO=$auto$alumacc.cc:474:replace_alu$3785.C[7] I0=$false I1=SdramCntl0_rfshCntr_r[6]
.attr src "sdram_test.v:294|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=SdramCntl0_rfshCntr_r[7] I3=$auto$alumacc.cc:474:replace_alu$3785.C[7] O=$abc$11702$n1150
.attr src "sdram_test.v:294|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3785.C[7] CO=$auto$alumacc.cc:474:replace_alu$3785.C[8] I0=$false I1=SdramCntl0_rfshCntr_r[7]
.attr src "sdram_test.v:294|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=SdramCntl0_rfshCntr_r[8] I3=$auto$alumacc.cc:474:replace_alu$3785.C[8] O=$abc$11702$n1151
.attr src "sdram_test.v:294|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3785.C[8] CO=$auto$alumacc.cc:474:replace_alu$3785.C[9] I0=$false I1=SdramCntl0_rfshCntr_r[8]
.attr src "sdram_test.v:294|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=SdramCntl0_rfshCntr_r[9] I3=$auto$alumacc.cc:474:replace_alu$3785.C[9] O=$abc$11702$n1152
.attr src "sdram_test.v:294|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3785.C[9] CO=$auto$alumacc.cc:474:replace_alu$3785.C[10] I0=$false I1=SdramCntl0_rfshCntr_r[9]
.attr src "sdram_test.v:294|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$true I2=memory_test0_address[0] I3=$false O=$abc$11702$n708
.attr src "sdram_test.v:602|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=SdramCntl0_activeRow_x[0][1] I3=$auto$alumacc.cc:474:replace_alu$3788.C[10] O=$abc$11702$n728
.attr src "sdram_test.v:602|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3788.C[10] CO=$auto$alumacc.cc:474:replace_alu$3788.C[11] I0=$false I1=SdramCntl0_activeRow_x[0][1]
.attr src "sdram_test.v:602|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=SdramCntl0_activeRow_x[0][2] I3=$auto$alumacc.cc:474:replace_alu$3788.C[11] O=$abc$11702$n730
.attr src "sdram_test.v:602|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3788.C[11] CO=$auto$alumacc.cc:474:replace_alu$3788.C[12] I0=$false I1=SdramCntl0_activeRow_x[0][2]
.attr src "sdram_test.v:602|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=SdramCntl0_activeRow_x[0][3] I3=$auto$alumacc.cc:474:replace_alu$3788.C[12] O=$abc$11702$n732
.attr src "sdram_test.v:602|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3788.C[12] CO=$auto$alumacc.cc:474:replace_alu$3788.C[13] I0=$false I1=SdramCntl0_activeRow_x[0][3]
.attr src "sdram_test.v:602|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=SdramCntl0_activeRow_x[0][4] I3=$auto$alumacc.cc:474:replace_alu$3788.C[13] O=$abc$11702$n734
.attr src "sdram_test.v:602|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3788.C[13] CO=$auto$alumacc.cc:474:replace_alu$3788.C[14] I0=$false I1=SdramCntl0_activeRow_x[0][4]
.attr src "sdram_test.v:602|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=SdramCntl0_activeRow_x[0][5] I3=$auto$alumacc.cc:474:replace_alu$3788.C[14] O=$abc$11702$n736
.attr src "sdram_test.v:602|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3788.C[14] CO=$auto$alumacc.cc:474:replace_alu$3788.C[15] I0=$false I1=SdramCntl0_activeRow_x[0][5]
.attr src "sdram_test.v:602|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=SdramCntl0_activeRow_x[0][6] I3=$auto$alumacc.cc:474:replace_alu$3788.C[15] O=$abc$11702$n738
.attr src "sdram_test.v:602|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3788.C[15] CO=$auto$alumacc.cc:474:replace_alu$3788.C[16] I0=$false I1=SdramCntl0_activeRow_x[0][6]
.attr src "sdram_test.v:602|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=SdramCntl0_activeRow_x[0][7] I3=$auto$alumacc.cc:474:replace_alu$3788.C[16] O=$abc$11702$n740
.attr src "sdram_test.v:602|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3788.C[16] CO=$auto$alumacc.cc:474:replace_alu$3788.C[17] I0=$false I1=SdramCntl0_activeRow_x[0][7]
.attr src "sdram_test.v:602|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=SdramCntl0_activeRow_x[0][8] I3=$auto$alumacc.cc:474:replace_alu$3788.C[17] O=$abc$11702$n742
.attr src "sdram_test.v:602|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3788.C[17] CO=$auto$alumacc.cc:474:replace_alu$3788.C[18] I0=$false I1=SdramCntl0_activeRow_x[0][8]
.attr src "sdram_test.v:602|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=SdramCntl0_activeRow_x[0][9] I3=$auto$alumacc.cc:474:replace_alu$3788.C[18] O=$abc$11702$n744
.attr src "sdram_test.v:602|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3788.C[18] CO=$auto$alumacc.cc:474:replace_alu$3788.C[19] I0=$false I1=SdramCntl0_activeRow_x[0][9]
.attr src "sdram_test.v:602|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=SdramCntl0_activeRow_x[0][10] I3=$auto$alumacc.cc:474:replace_alu$3788.C[19] O=$abc$11702$n746
.attr src "sdram_test.v:602|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3788.C[19] CO=$auto$alumacc.cc:474:replace_alu$3788.C[20] I0=$false I1=SdramCntl0_activeRow_x[0][10]
.attr src "sdram_test.v:602|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_CARRY CI=memory_test0_address[0] CO=$auto$alumacc.cc:474:replace_alu$3788.C[2] I0=$false I1=memory_test0_address[1]
.attr src "sdram_test.v:602|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=SdramCntl0_activeRow_x[0][11] I3=$auto$alumacc.cc:474:replace_alu$3788.C[20] O=$abc$11702$n748
.attr src "sdram_test.v:602|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3788.C[20] CO=$auto$alumacc.cc:474:replace_alu$3788.C[21] I0=$false I1=SdramCntl0_activeRow_x[0][11]
.attr src "sdram_test.v:602|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=SdramCntl0_activeRow_x[0][12] I3=$auto$alumacc.cc:474:replace_alu$3788.C[21] O=$abc$11702$n750
.attr src "sdram_test.v:602|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3788.C[21] CO=$auto$alumacc.cc:474:replace_alu$3788.C[22] I0=$false I1=SdramCntl0_activeRow_x[0][12]
.attr src "sdram_test.v:602|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=SdramCntl0_activeBank_x[0] I3=$auto$alumacc.cc:474:replace_alu$3788.C[22] O=$abc$11702$n752
.attr src "sdram_test.v:602|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3788.C[22] CO=$auto$alumacc.cc:474:replace_alu$3788.C[23] I0=$false I1=SdramCntl0_activeBank_x[0]
.attr src "sdram_test.v:602|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=SdramCntl0_activeBank_x[1] I3=$auto$alumacc.cc:474:replace_alu$3788.C[23] O=$abc$11702$n754
.attr src "sdram_test.v:602|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3788.C[23] CO=$auto$alumacc.cc:474:replace_alu$3788.C[24] I0=$false I1=SdramCntl0_activeBank_x[1]
.attr src "sdram_test.v:602|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test0_address[24] I3=$auto$alumacc.cc:474:replace_alu$3788.C[24] O=$abc$11702$n756
.attr src "sdram_test.v:602|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3788.C[24] CO=$auto$alumacc.cc:474:replace_alu$3788.C[25] I0=$false I1=memory_test0_address[24]
.attr src "sdram_test.v:602|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test0_address[25] I3=$auto$alumacc.cc:474:replace_alu$3788.C[25] O=$abc$11702$n758
.attr src "sdram_test.v:602|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3788.C[25] CO=$auto$alumacc.cc:474:replace_alu$3788.C[26] I0=$false I1=memory_test0_address[25]
.attr src "sdram_test.v:602|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test0_address[26] I3=$auto$alumacc.cc:474:replace_alu$3788.C[26] O=$abc$11702$n760
.attr src "sdram_test.v:602|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=$false I2=memory_test0_address[2] I3=$auto$alumacc.cc:474:replace_alu$3788.C[2] O=$abc$11702$n712
.attr src "sdram_test.v:602|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3788.C[2] CO=$auto$alumacc.cc:474:replace_alu$3788.C[3] I0=$false I1=memory_test0_address[2]
.attr src "sdram_test.v:602|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test0_address[3] I3=$auto$alumacc.cc:474:replace_alu$3788.C[3] O=$abc$11702$n714
.attr src "sdram_test.v:602|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3788.C[3] CO=$auto$alumacc.cc:474:replace_alu$3788.C[4] I0=$false I1=memory_test0_address[3]
.attr src "sdram_test.v:602|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test0_address[4] I3=$auto$alumacc.cc:474:replace_alu$3788.C[4] O=$abc$11702$n716
.attr src "sdram_test.v:602|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3788.C[4] CO=$auto$alumacc.cc:474:replace_alu$3788.C[5] I0=$false I1=memory_test0_address[4]
.attr src "sdram_test.v:602|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test0_address[5] I3=$auto$alumacc.cc:474:replace_alu$3788.C[5] O=$abc$11702$n718
.attr src "sdram_test.v:602|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3788.C[5] CO=$auto$alumacc.cc:474:replace_alu$3788.C[6] I0=$false I1=memory_test0_address[5]
.attr src "sdram_test.v:602|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test0_address[6] I3=$auto$alumacc.cc:474:replace_alu$3788.C[6] O=$abc$11702$n720
.attr src "sdram_test.v:602|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3788.C[6] CO=$auto$alumacc.cc:474:replace_alu$3788.C[7] I0=$false I1=memory_test0_address[6]
.attr src "sdram_test.v:602|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test0_address[7] I3=$auto$alumacc.cc:474:replace_alu$3788.C[7] O=$abc$11702$n722
.attr src "sdram_test.v:602|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3788.C[7] CO=$auto$alumacc.cc:474:replace_alu$3788.C[8] I0=$false I1=memory_test0_address[7]
.attr src "sdram_test.v:602|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=memory_test0_address[8] I3=$auto$alumacc.cc:474:replace_alu$3788.C[8] O=$abc$11702$n724
.attr src "sdram_test.v:602|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3788.C[8] CO=$auto$alumacc.cc:474:replace_alu$3788.C[9] I0=$false I1=memory_test0_address[8]
.attr src "sdram_test.v:602|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=SdramCntl0_activeRow_x[0][0] I3=$auto$alumacc.cc:474:replace_alu$3788.C[9] O=$abc$11702$n726
.attr src "sdram_test.v:602|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3788.C[9] CO=$auto$alumacc.cc:474:replace_alu$3788.C[10] I0=$false I1=SdramCntl0_activeRow_x[0][0]
.attr src "sdram_test.v:602|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=debounce_cntr[0] I2=$false I3=$true O=$abc$11702$n1222
.attr src "sdram_test.v:178|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=debounce_cntr[0] CO=$auto$alumacc.cc:474:replace_alu$3791.C[2] I0=debounce_cntr[1] I1=$true
.attr src "sdram_test.v:178|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=debounce_cntr[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3791.C[2] O=$abc$11702$n1226
.attr src "sdram_test.v:178|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3791.C[2] CO=$auto$alumacc.cc:474:replace_alu$3791.C[3] I0=debounce_cntr[2] I1=$true
.attr src "sdram_test.v:178|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=debounce_cntr[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3791.C[3] O=$abc$11702$n1228
.attr src "sdram_test.v:178|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3791.C[3] CO=$auto$alumacc.cc:474:replace_alu$3791.C[4] I0=debounce_cntr[3] I1=$true
.attr src "sdram_test.v:178|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=debounce_cntr[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3791.C[4] O=$abc$11702$n1230
.attr src "sdram_test.v:178|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3791.C[4] CO=$auto$alumacc.cc:474:replace_alu$3791.C[5] I0=debounce_cntr[4] I1=$true
.attr src "sdram_test.v:178|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=debounce_cntr[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3791.C[5] O=$abc$11702$n1232
.attr src "sdram_test.v:178|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=SdramCntl0_refTimer_r[0] I2=$false I3=$true O=$abc$11702$n1157
.attr src "sdram_test.v:289|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=SdramCntl0_refTimer_r[0] CO=$auto$alumacc.cc:474:replace_alu$3800.C[2] I0=SdramCntl0_refTimer_r[1] I1=$true
.attr src "sdram_test.v:289|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=SdramCntl0_refTimer_r[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3800.C[2] O=$abc$11702$n1161
.attr src "sdram_test.v:289|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3800.C[2] CO=$auto$alumacc.cc:474:replace_alu$3800.C[3] I0=SdramCntl0_refTimer_r[2] I1=$true
.attr src "sdram_test.v:289|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=SdramCntl0_refTimer_r[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3800.C[3] O=$abc$11702$n1163
.attr src "sdram_test.v:289|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3800.C[3] CO=$auto$alumacc.cc:474:replace_alu$3800.C[4] I0=SdramCntl0_refTimer_r[3] I1=$true
.attr src "sdram_test.v:289|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=SdramCntl0_refTimer_r[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3800.C[4] O=$abc$11702$n1165
.attr src "sdram_test.v:289|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3800.C[4] CO=$auto$alumacc.cc:474:replace_alu$3800.C[5] I0=SdramCntl0_refTimer_r[4] I1=$true
.attr src "sdram_test.v:289|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=SdramCntl0_refTimer_r[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3800.C[5] O=$abc$11702$n1167
.attr src "sdram_test.v:289|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3800.C[5] CO=$auto$alumacc.cc:474:replace_alu$3800.C[6] I0=SdramCntl0_refTimer_r[5] I1=$true
.attr src "sdram_test.v:289|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=SdramCntl0_refTimer_r[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3800.C[6] O=$abc$11702$n1169
.attr src "sdram_test.v:289|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3800.C[6] CO=$auto$alumacc.cc:474:replace_alu$3800.C[7] I0=SdramCntl0_refTimer_r[6] I1=$true
.attr src "sdram_test.v:289|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=SdramCntl0_refTimer_r[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3800.C[7] O=$abc$11702$n1171
.attr src "sdram_test.v:289|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3800.C[7] CO=$auto$alumacc.cc:474:replace_alu$3800.C[8] I0=SdramCntl0_refTimer_r[7] I1=$true
.attr src "sdram_test.v:289|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=SdramCntl0_refTimer_r[8] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3800.C[8] O=$abc$11702$n1173
.attr src "sdram_test.v:289|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=SdramCntl0_timer_r[0] I2=$false I3=$true O=$abc$11702$n1074
.attr src "sdram_test.v:306|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=SdramCntl0_timer_r[0] CO=$auto$alumacc.cc:474:replace_alu$3803.C[2] I0=SdramCntl0_timer_r[1] I1=$true
.attr src "sdram_test.v:306|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=SdramCntl0_timer_r[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3803.C[2] O=$abc$11702$n1078
.attr src "sdram_test.v:306|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3803.C[2] CO=$auto$alumacc.cc:474:replace_alu$3803.C[3] I0=SdramCntl0_timer_r[2] I1=$true
.attr src "sdram_test.v:306|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=SdramCntl0_timer_r[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3803.C[3] O=$abc$11702$n1080
.attr src "sdram_test.v:306|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3803.C[3] CO=$auto$alumacc.cc:474:replace_alu$3803.C[4] I0=SdramCntl0_timer_r[3] I1=$true
.attr src "sdram_test.v:306|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=SdramCntl0_timer_r[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3803.C[4] O=$abc$11702$n1083
.attr src "sdram_test.v:306|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3803.C[4] CO=$auto$alumacc.cc:474:replace_alu$3803.C[5] I0=SdramCntl0_timer_r[4] I1=$true
.attr src "sdram_test.v:306|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=SdramCntl0_timer_r[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3803.C[5] O=$abc$11702$n1085
.attr src "sdram_test.v:306|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3803.C[5] CO=$auto$alumacc.cc:474:replace_alu$3803.C[6] I0=SdramCntl0_timer_r[5] I1=$true
.attr src "sdram_test.v:306|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=SdramCntl0_timer_r[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3803.C[6] O=$abc$11702$n1087
.attr src "sdram_test.v:306|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3803.C[6] CO=$auto$alumacc.cc:474:replace_alu$3803.C[7] I0=SdramCntl0_timer_r[6] I1=$true
.attr src "sdram_test.v:306|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=SdramCntl0_timer_r[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3803.C[7] O=$abc$11702$n1089
.attr src "sdram_test.v:306|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3803.C[7] CO=$auto$alumacc.cc:474:replace_alu$3803.C[8] I0=SdramCntl0_timer_r[7] I1=$true
.attr src "sdram_test.v:306|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=SdramCntl0_timer_r[8] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3803.C[8] O=$abc$11702$n1091
.attr src "sdram_test.v:306|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3803.C[8] CO=$auto$alumacc.cc:474:replace_alu$3803.C[9] I0=SdramCntl0_timer_r[8] I1=$true
.attr src "sdram_test.v:306|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=SdramCntl0_timer_r[9] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3803.C[9] O=$abc$11702$n1093
.attr src "sdram_test.v:306|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=SdramCntl0_rfshCntr_r[0] I2=$false I3=$true O=$abc$11702$n1425
.attr src "sdram_test.v:326|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_LUT4 I0=$false I1=SdramCntl0_rfshCntr_r[10] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3806.C[10] O=$abc$11702$n1434
.attr src "sdram_test.v:326|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3806.C[10] CO=$auto$alumacc.cc:474:replace_alu$3806.C[11] I0=SdramCntl0_rfshCntr_r[10] I1=$true
.attr src "sdram_test.v:326|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=SdramCntl0_rfshCntr_r[11] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3806.C[11] O=$abc$11702$n1435
.attr src "sdram_test.v:326|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3806.C[11] CO=$auto$alumacc.cc:474:replace_alu$3806.C[12] I0=SdramCntl0_rfshCntr_r[11] I1=$true
.attr src "sdram_test.v:326|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=SdramCntl0_rfshCntr_r[12] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3806.C[12] O=$abc$11702$n1436
.attr src "sdram_test.v:326|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3806.C[12] CO=$auto$alumacc.cc:474:replace_alu$3806.C[13] I0=SdramCntl0_rfshCntr_r[12] I1=$true
.attr src "sdram_test.v:326|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=SdramCntl0_rfshCntr_r[13] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3806.C[13] O=$abc$11702$n1437
.attr src "sdram_test.v:326|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=SdramCntl0_rfshCntr_r[0] CO=$auto$alumacc.cc:474:replace_alu$3806.C[2] I0=SdramCntl0_rfshCntr_r[1] I1=$true
.attr src "sdram_test.v:326|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=SdramCntl0_rfshCntr_r[2] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3806.C[2] O=$abc$11702$n1426
.attr src "sdram_test.v:326|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3806.C[2] CO=$auto$alumacc.cc:474:replace_alu$3806.C[3] I0=SdramCntl0_rfshCntr_r[2] I1=$true
.attr src "sdram_test.v:326|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=SdramCntl0_rfshCntr_r[3] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3806.C[3] O=$abc$11702$n1427
.attr src "sdram_test.v:326|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3806.C[3] CO=$auto$alumacc.cc:474:replace_alu$3806.C[4] I0=SdramCntl0_rfshCntr_r[3] I1=$true
.attr src "sdram_test.v:326|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=SdramCntl0_rfshCntr_r[4] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3806.C[4] O=$abc$11702$n1428
.attr src "sdram_test.v:326|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3806.C[4] CO=$auto$alumacc.cc:474:replace_alu$3806.C[5] I0=SdramCntl0_rfshCntr_r[4] I1=$true
.attr src "sdram_test.v:326|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=SdramCntl0_rfshCntr_r[5] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3806.C[5] O=$abc$11702$n1429
.attr src "sdram_test.v:326|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3806.C[5] CO=$auto$alumacc.cc:474:replace_alu$3806.C[6] I0=SdramCntl0_rfshCntr_r[5] I1=$true
.attr src "sdram_test.v:326|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=SdramCntl0_rfshCntr_r[6] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3806.C[6] O=$abc$11702$n1430
.attr src "sdram_test.v:326|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3806.C[6] CO=$auto$alumacc.cc:474:replace_alu$3806.C[7] I0=SdramCntl0_rfshCntr_r[6] I1=$true
.attr src "sdram_test.v:326|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=SdramCntl0_rfshCntr_r[7] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3806.C[7] O=$abc$11702$n1431
.attr src "sdram_test.v:326|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3806.C[7] CO=$auto$alumacc.cc:474:replace_alu$3806.C[8] I0=SdramCntl0_rfshCntr_r[7] I1=$true
.attr src "sdram_test.v:326|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=SdramCntl0_rfshCntr_r[8] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3806.C[8] O=$abc$11702$n1432
.attr src "sdram_test.v:326|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3806.C[8] CO=$auto$alumacc.cc:474:replace_alu$3806.C[9] I0=SdramCntl0_rfshCntr_r[8] I1=$true
.attr src "sdram_test.v:326|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=SdramCntl0_rfshCntr_r[9] I2=$true I3=$auto$alumacc.cc:474:replace_alu$3806.C[9] O=$abc$11702$n1433
.attr src "sdram_test.v:326|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$3806.C[9] CO=$auto$alumacc.cc:474:replace_alu$3806.C[10] I0=SdramCntl0_rfshCntr_r[9] I1=$true
.attr src "sdram_test.v:326|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate $_TBUF_ A=SdramCntl0_sData_r[0] E=SdramCntl0_sDataDir_r Y=SdramCntl0_sd_intf_dq[0]
.attr src "sdram_test.v:476"
.gate $_TBUF_ A=SdramCntl0_sData_r[1] E=SdramCntl0_sDataDir_r Y=SdramCntl0_sd_intf_dq[1]
.attr src "sdram_test.v:476"
.gate $_TBUF_ A=SdramCntl0_sData_r[2] E=SdramCntl0_sDataDir_r Y=SdramCntl0_sd_intf_dq[2]
.attr src "sdram_test.v:476"
.gate $_TBUF_ A=SdramCntl0_sData_r[3] E=SdramCntl0_sDataDir_r Y=SdramCntl0_sd_intf_dq[3]
.attr src "sdram_test.v:476"
.gate $_TBUF_ A=SdramCntl0_sData_r[4] E=SdramCntl0_sDataDir_r Y=SdramCntl0_sd_intf_dq[4]
.attr src "sdram_test.v:476"
.gate $_TBUF_ A=SdramCntl0_sData_r[5] E=SdramCntl0_sDataDir_r Y=SdramCntl0_sd_intf_dq[5]
.attr src "sdram_test.v:476"
.gate $_TBUF_ A=SdramCntl0_sData_r[6] E=SdramCntl0_sDataDir_r Y=SdramCntl0_sd_intf_dq[6]
.attr src "sdram_test.v:476"
.gate $_TBUF_ A=SdramCntl0_sData_r[7] E=SdramCntl0_sDataDir_r Y=SdramCntl0_sd_intf_dq[7]
.attr src "sdram_test.v:476"
.gate $_TBUF_ A=SdramCntl0_sData_r[8] E=SdramCntl0_sDataDir_r Y=SdramCntl0_sd_intf_dq[8]
.attr src "sdram_test.v:476"
.gate $_TBUF_ A=SdramCntl0_sData_r[9] E=SdramCntl0_sDataDir_r Y=SdramCntl0_sd_intf_dq[9]
.attr src "sdram_test.v:476"
.gate $_TBUF_ A=SdramCntl0_sData_r[10] E=SdramCntl0_sDataDir_r Y=SdramCntl0_sd_intf_dq[10]
.attr src "sdram_test.v:476"
.gate $_TBUF_ A=SdramCntl0_sData_r[11] E=SdramCntl0_sDataDir_r Y=SdramCntl0_sd_intf_dq[11]
.attr src "sdram_test.v:476"
.gate $_TBUF_ A=SdramCntl0_sData_r[12] E=SdramCntl0_sDataDir_r Y=SdramCntl0_sd_intf_dq[12]
.attr src "sdram_test.v:476"
.gate $_TBUF_ A=SdramCntl0_sData_r[13] E=SdramCntl0_sDataDir_r Y=SdramCntl0_sd_intf_dq[13]
.attr src "sdram_test.v:476"
.gate $_TBUF_ A=SdramCntl0_sData_r[14] E=SdramCntl0_sDataDir_r Y=SdramCntl0_sd_intf_dq[14]
.attr src "sdram_test.v:476"
.gate $_TBUF_ A=SdramCntl0_sData_r[15] E=SdramCntl0_sDataDir_r Y=SdramCntl0_sd_intf_dq[15]
.attr src "sdram_test.v:476"
.gate SB_DFF C=sdram_clk_i D=$abc$11702$n352 Q=memory_test0_test_state[0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=sdram_clk_i D=$abc$11702$n348 Q=memory_test0_test_state[1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=sdram_clk_i D=$abc$11702$n804 Q=led_status[0] S=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:566|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=sdram_clk_i D=$abc$11702$n805 Q=led_status[1] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:566|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=sdram_clk_i D=$abc$11702$n806 Q=led_status[2] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:566|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=sdram_clk_i D=$0\w_TX_DV[0:0] Q=w_TX_DV
.attr src "sdram_test.v:566|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=sdram_clk_i D=$abc$11702$n806 Q=w_TX_Byte[0] S=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:566|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=sdram_clk_i D=$0\w_TX_Byte[7:0][1] Q=w_TX_Byte[1]
.attr src "sdram_test.v:566|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=sdram_clk_i D=$abc$11702$n804 Q=w_TX_Byte[3] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:566|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=sdram_clk_i D=$abc$11702$n798 Q=w_TX_Byte[5] S=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:566|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=sdram_clk_i D=$abc$11702$n797 Q=w_TX_Byte[6] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:566|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=sdram_clk_i D=$abc$11702$n792 Q=memory_test0_rand_load S=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:566|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=sdram_clk_i D=$0\memory_test0_rand_enable[0:0] E=$0\w_TX_Byte[7:0][1] Q=memory_test0_rand_enable
.attr src "sdram_test.v:566|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=sdram_clk_i D=$0\memory_test0_rd_enable[0:0] E=$abc$11702$n570 Q=memory_test0_rd_enable
.attr src "sdram_test.v:566|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$11702$n762 E=$abc$11702$n578 Q=memory_test0_address[0] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:566|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$11702$n763 E=$abc$11702$n578 Q=memory_test0_address[1] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:566|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$11702$n764 E=$abc$11702$n578 Q=memory_test0_address[2] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:566|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$11702$n765 E=$abc$11702$n578 Q=memory_test0_address[3] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:566|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$11702$n766 E=$abc$11702$n578 Q=memory_test0_address[4] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:566|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$11702$n767 E=$abc$11702$n578 Q=memory_test0_address[5] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:566|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$11702$n768 E=$abc$11702$n578 Q=memory_test0_address[6] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:566|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$11702$n769 E=$abc$11702$n578 Q=memory_test0_address[7] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:566|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$11702$n770 E=$abc$11702$n578 Q=memory_test0_address[8] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:566|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$11702$n771 E=$abc$11702$n578 Q=SdramCntl0_activeRow_x[0][0] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:566|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$11702$n772 E=$abc$11702$n578 Q=SdramCntl0_activeRow_x[0][1] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:566|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$11702$n773 E=$abc$11702$n578 Q=SdramCntl0_activeRow_x[0][2] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:566|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$11702$n774 E=$abc$11702$n578 Q=SdramCntl0_activeRow_x[0][3] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:566|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$11702$n775 E=$abc$11702$n578 Q=SdramCntl0_activeRow_x[0][4] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:566|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$11702$n776 E=$abc$11702$n578 Q=SdramCntl0_activeRow_x[0][5] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:566|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$11702$n777 E=$abc$11702$n578 Q=SdramCntl0_activeRow_x[0][6] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:566|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$11702$n778 E=$abc$11702$n578 Q=SdramCntl0_activeRow_x[0][7] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:566|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$11702$n779 E=$abc$11702$n578 Q=SdramCntl0_activeRow_x[0][8] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:566|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$11702$n780 E=$abc$11702$n578 Q=SdramCntl0_activeRow_x[0][9] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:566|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$11702$n781 E=$abc$11702$n578 Q=SdramCntl0_activeRow_x[0][10] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:566|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$11702$n782 E=$abc$11702$n578 Q=SdramCntl0_activeRow_x[0][11] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:566|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$11702$n783 E=$abc$11702$n578 Q=SdramCntl0_activeRow_x[0][12] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:566|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$11702$n784 E=$abc$11702$n578 Q=SdramCntl0_activeBank_x[0] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:566|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$11702$n785 E=$abc$11702$n578 Q=SdramCntl0_activeBank_x[1] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:566|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$11702$n786 E=$abc$11702$n578 Q=memory_test0_address[24] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:566|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$11702$n787 E=$abc$11702$n578 Q=memory_test0_address[25] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:566|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$11702$n788 E=$abc$11702$n578 Q=memory_test0_address[26] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:566|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=sdram_clk_i D=$0\memory_test0_rd_enable[0:0] E=$abc$11702$n579 Q=memory_test0_wr_enable
.attr src "sdram_test.v:566|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$abc$11702$n707 E=$abc$11702$n590 Q=memory_test0_error R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:566|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=$0\SDRAM_TEST_MEMORY_TEST0_UNIFORM_RAND_GEN0_RAND_SHIFT.xor_bit[31:0] E=$abc$11702$n593 Q=memory_test0_uniform_rand_gen0_shfreg[0] R=memory_test0_rand_load
.attr src "sdram_test.v:539|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[0] E=$abc$11702$n593 Q=memory_test0_uniform_rand_gen0_shfreg[1] S=memory_test0_rand_load
.attr src "sdram_test.v:539|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[1] E=$abc$11702$n593 Q=memory_test0_uniform_rand_gen0_shfreg[2] R=memory_test0_rand_load
.attr src "sdram_test.v:539|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[2] E=$abc$11702$n593 Q=memory_test0_uniform_rand_gen0_shfreg[3] S=memory_test0_rand_load
.attr src "sdram_test.v:539|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[3] E=$abc$11702$n593 Q=memory_test0_uniform_rand_gen0_shfreg[4] R=memory_test0_rand_load
.attr src "sdram_test.v:539|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESS C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[4] E=$abc$11702$n593 Q=memory_test0_uniform_rand_gen0_shfreg[5] S=memory_test0_rand_load
.attr src "sdram_test.v:539|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[5] E=$abc$11702$n593 Q=memory_test0_uniform_rand_gen0_shfreg[6] R=memory_test0_rand_load
.attr src "sdram_test.v:539|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[6] E=$abc$11702$n593 Q=memory_test0_uniform_rand_gen0_shfreg[7] R=memory_test0_rand_load
.attr src "sdram_test.v:539|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[7] E=$abc$11702$n593 Q=memory_test0_uniform_rand_gen0_shfreg[8] R=memory_test0_rand_load
.attr src "sdram_test.v:539|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[8] E=$abc$11702$n593 Q=memory_test0_uniform_rand_gen0_shfreg[9] R=memory_test0_rand_load
.attr src "sdram_test.v:539|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[9] E=$abc$11702$n593 Q=memory_test0_uniform_rand_gen0_shfreg[10] R=memory_test0_rand_load
.attr src "sdram_test.v:539|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[10] E=$abc$11702$n593 Q=memory_test0_uniform_rand_gen0_shfreg[11] R=memory_test0_rand_load
.attr src "sdram_test.v:539|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[11] E=$abc$11702$n593 Q=memory_test0_uniform_rand_gen0_shfreg[12] R=memory_test0_rand_load
.attr src "sdram_test.v:539|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[12] E=$abc$11702$n593 Q=memory_test0_uniform_rand_gen0_shfreg[13] R=memory_test0_rand_load
.attr src "sdram_test.v:539|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[13] E=$abc$11702$n593 Q=memory_test0_uniform_rand_gen0_shfreg[14] R=memory_test0_rand_load
.attr src "sdram_test.v:539|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFESR C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[14] E=$abc$11702$n593 Q=memory_test0_uniform_rand_gen0_shfreg[15] R=memory_test0_rand_load
.attr src "sdram_test.v:539|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=clk50MHz D=uart_tx0_0_r_TX_Active Q=w_TX_Active
.attr src "sdram_test.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk50MHz D=$0\w_TX_Serial[0:0] E=$abc$11702$n382 Q=w_TX_Serial
.attr src "sdram_test.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=clk50MHz D=$abc$11702$n393 Q=state_tx[0] R=state_tx[2]
.attr src "sdram_test.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk50MHz D=$abc$11702$n396 Q=state_tx[1] R=state_tx[2]
.attr src "sdram_test.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=clk50MHz D=$abc$11702$n1369 Q=state_tx[2] R=state_tx[2]
.attr src "sdram_test.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clk50MHz D=$0\uart_tx0_0_r_Clock_Count[11:0][0] E=$abc$11702$n397 Q=uart_tx0_0_r_Clock_Count[0]
.attr src "sdram_test.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk50MHz D=$0\uart_tx0_0_r_Clock_Count[11:0][1] E=$abc$11702$n397 Q=uart_tx0_0_r_Clock_Count[1]
.attr src "sdram_test.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk50MHz D=$0\uart_tx0_0_r_Clock_Count[11:0][2] E=$abc$11702$n397 Q=uart_tx0_0_r_Clock_Count[2]
.attr src "sdram_test.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk50MHz D=$0\uart_tx0_0_r_Clock_Count[11:0][3] E=$abc$11702$n397 Q=uart_tx0_0_r_Clock_Count[3]
.attr src "sdram_test.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk50MHz D=$0\uart_tx0_0_r_Clock_Count[11:0][4] E=$abc$11702$n397 Q=uart_tx0_0_r_Clock_Count[4]
.attr src "sdram_test.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk50MHz D=$0\uart_tx0_0_r_Clock_Count[11:0][5] E=$abc$11702$n397 Q=uart_tx0_0_r_Clock_Count[5]
.attr src "sdram_test.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk50MHz D=$0\uart_tx0_0_r_Clock_Count[11:0][6] E=$abc$11702$n397 Q=uart_tx0_0_r_Clock_Count[6]
.attr src "sdram_test.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk50MHz D=$0\uart_tx0_0_r_Clock_Count[11:0][7] E=$abc$11702$n397 Q=uart_tx0_0_r_Clock_Count[7]
.attr src "sdram_test.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk50MHz D=$0\uart_tx0_0_r_Clock_Count[11:0][8] E=$abc$11702$n397 Q=uart_tx0_0_r_Clock_Count[8]
.attr src "sdram_test.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk50MHz D=$0\uart_tx0_0_r_Clock_Count[11:0][9] E=$abc$11702$n397 Q=uart_tx0_0_r_Clock_Count[9]
.attr src "sdram_test.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk50MHz D=$0\uart_tx0_0_r_Clock_Count[11:0][10] E=$abc$11702$n397 Q=uart_tx0_0_r_Clock_Count[10]
.attr src "sdram_test.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk50MHz D=$0\uart_tx0_0_r_Clock_Count[11:0][11] E=$abc$11702$n397 Q=uart_tx0_0_r_Clock_Count[11]
.attr src "sdram_test.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk50MHz D=$0\uart_tx0_0_r_Bit_Index[2:0][0] E=$abc$11702$n464 Q=uart_tx0_0_r_Bit_Index[0]
.attr src "sdram_test.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk50MHz D=$0\uart_tx0_0_r_Bit_Index[2:0][1] E=$abc$11702$n464 Q=uart_tx0_0_r_Bit_Index[1]
.attr src "sdram_test.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk50MHz D=$0\uart_tx0_0_r_Bit_Index[2:0][2] E=$abc$11702$n464 Q=uart_tx0_0_r_Bit_Index[2]
.attr src "sdram_test.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk50MHz D=w_TX_Byte[0] E=$abc$11702$n598 Q=uart_tx0_0_r_TX_data[0]
.attr src "sdram_test.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk50MHz D=w_TX_Byte[1] E=$abc$11702$n598 Q=uart_tx0_0_r_TX_data[1]
.attr src "sdram_test.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk50MHz D=w_TX_Byte[6] E=$abc$11702$n598 Q=uart_tx0_0_r_TX_data[2]
.attr src "sdram_test.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk50MHz D=w_TX_Byte[3] E=$abc$11702$n598 Q=uart_tx0_0_r_TX_data[3]
.attr src "sdram_test.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk50MHz D=w_TX_Byte[5] E=$abc$11702$n598 Q=uart_tx0_0_r_TX_data[4]
.attr src "sdram_test.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk50MHz D=w_TX_Byte[5] E=$abc$11702$n598 Q=uart_tx0_0_r_TX_data[5]
.attr src "sdram_test.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk50MHz D=w_TX_Byte[6] E=$abc$11702$n598 Q=uart_tx0_0_r_TX_data[6]
.attr src "sdram_test.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk50MHz D=$false E=$abc$11702$n598 Q=uart_tx0_0_r_TX_data[7]
.attr src "sdram_test.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clk50MHz D=$0\uart_tx0_0_r_TX_Active[0:0] E=$abc$11702$n318 Q=uart_tx0_0_r_TX_Active
.attr src "sdram_test.v:192|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSS C=sdram_clk_i D=$abc$11702$n675 Q=initialized S=initialized
.attr src "sdram_test.v:185|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=sdram_clk_i D=pb_i Q=pb_prev
.attr src "sdram_test.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=sdram_clk_i D=$abc$11702$n1223 Q=debounce_cntr[0] R=$abc$11702$n600
.attr src "sdram_test.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFESR C=sdram_clk_i D=$abc$11702$n1225 E=$abc$11702$n603 Q=debounce_cntr[1] R=$abc$11702$n600
.attr src "sdram_test.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFSR C=sdram_clk_i D=$abc$11702$n1227 Q=debounce_cntr[2] R=$abc$11702$n600
.attr src "sdram_test.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=sdram_clk_i D=$abc$11702$n1229 Q=debounce_cntr[3] R=$abc$11702$n600
.attr src "sdram_test.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=sdram_clk_i D=$abc$11702$n1231 Q=debounce_cntr[4] S=$abc$11702$n600
.attr src "sdram_test.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSS C=sdram_clk_i D=$abc$11702$n1233 Q=debounce_cntr[5] S=$abc$11702$n600
.attr src "sdram_test.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=sdram_clk_i D=pb_i E=$abc$11702$n606 Q=pb_debounced
.attr src "sdram_test.v:168|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFF C=master_clk_i D=$0\clk50MHz[0:0] Q=clk50MHz
.attr src "sdram_test.v:163|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFS C=sdram_clk_i D=$abc$11702$n1368 Q=SdramCntl0_state_r[0] S=memory_test0_host_intf_rst_i
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:18"
.gate SB_DFFR C=sdram_clk_i D=$abc$11702$n291 Q=SdramCntl0_state_r[1] R=memory_test0_host_intf_rst_i
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=$abc$11702$n180 Q=SdramCntl0_state_r[2] R=memory_test0_host_intf_rst_i
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=$abc$11702$n27 Q=SdramCntl0_state_r[3] R=memory_test0_host_intf_rst_i
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=$abc$11702$n170 Q=SdramCntl0_state_r[4] R=memory_test0_host_intf_rst_i
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=$abc$11702$n331 Q=SdramCntl0_state_r[5] R=memory_test0_host_intf_rst_i
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=$abc$11702$n336 Q=SdramCntl0_state_r[6] R=memory_test0_host_intf_rst_i
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFS C=sdram_clk_i D=SdramCntl0_cmd_x[0] Q=SdramCntl0_sd_intf_we S=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:18"
.gate SB_DFFS C=sdram_clk_i D=SdramCntl0_cmd_x[1] Q=SdramCntl0_sd_intf_cas S=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:18"
.gate SB_DFFS C=sdram_clk_i D=SdramCntl0_cmd_x[2] Q=SdramCntl0_sd_intf_ras S=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:18"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeBank_x[0] E=$abc$11702$n607 Q=SdramCntl0_activeBank_r[0] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeBank_x[1] E=$abc$11702$n607 Q=SdramCntl0_activeBank_r[1] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_sAddr_x[0] E=$abc$11702$n609 Q=SdramCntl0_sAddr_r[0] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_sAddr_x[1] E=$abc$11702$n609 Q=SdramCntl0_sAddr_r[1] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_sAddr_x[2] E=$abc$11702$n609 Q=SdramCntl0_sAddr_r[2] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_sAddr_x[3] E=$abc$11702$n609 Q=SdramCntl0_sAddr_r[3] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_sAddr_x[4] E=$abc$11702$n609 Q=SdramCntl0_sAddr_r[4] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_sAddr_x[5] E=$abc$11702$n609 Q=SdramCntl0_sAddr_r[5] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_sAddr_x[6] E=$abc$11702$n609 Q=SdramCntl0_sAddr_r[6] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_sAddr_x[7] E=$abc$11702$n609 Q=SdramCntl0_sAddr_r[7] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_sAddr_x[8] E=$abc$11702$n609 Q=SdramCntl0_sAddr_r[8] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_sAddr_x[9] E=$abc$11702$n609 Q=SdramCntl0_sAddr_r[9] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_sAddr_x[10] E=$abc$11702$n609 Q=SdramCntl0_sAddr_r[10] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_sAddr_x[11] E=$abc$11702$n609 Q=SdramCntl0_sAddr_r[11] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_sAddr_x[12] E=$abc$11702$n609 Q=SdramCntl0_sAddr_r[12] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_sDataDir_x E=$abc$11702$n648 Q=SdramCntl0_sDataDir_r R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFR C=sdram_clk_i D=SdramCntl0_rdPipeline_r[1] Q=SdramCntl0_rdPipeline_r[0] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=SdramCntl0_rdPipeline_r[2] Q=SdramCntl0_rdPipeline_r[1] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=SdramCntl0_rdPipeline_r[3] Q=SdramCntl0_rdPipeline_r[2] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=SdramCntl0_rdPipeline_r[4] Q=SdramCntl0_rdPipeline_r[3] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=SdramCntl0_rdPipeline_x[4] Q=SdramCntl0_rdPipeline_r[4] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=SdramCntl0_activeBank_x[0] Q=SdramCntl0_ba_r[0] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=SdramCntl0_activeBank_x[1] Q=SdramCntl0_ba_r[1] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=SdramCntl0_rfshCntr_x[0] Q=SdramCntl0_rfshCntr_r[0] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=SdramCntl0_rfshCntr_x[1] Q=SdramCntl0_rfshCntr_r[1] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=SdramCntl0_rfshCntr_x[2] Q=SdramCntl0_rfshCntr_r[2] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=SdramCntl0_rfshCntr_x[3] Q=SdramCntl0_rfshCntr_r[3] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=SdramCntl0_rfshCntr_x[4] Q=SdramCntl0_rfshCntr_r[4] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=SdramCntl0_rfshCntr_x[5] Q=SdramCntl0_rfshCntr_r[5] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=SdramCntl0_rfshCntr_x[6] Q=SdramCntl0_rfshCntr_r[6] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=SdramCntl0_rfshCntr_x[7] Q=SdramCntl0_rfshCntr_r[7] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=SdramCntl0_rfshCntr_x[8] Q=SdramCntl0_rfshCntr_r[8] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=SdramCntl0_rfshCntr_x[9] Q=SdramCntl0_rfshCntr_r[9] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=SdramCntl0_rfshCntr_x[10] Q=SdramCntl0_rfshCntr_r[10] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=SdramCntl0_rfshCntr_x[11] Q=SdramCntl0_rfshCntr_r[11] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=SdramCntl0_rfshCntr_x[12] Q=SdramCntl0_rfshCntr_r[12] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=SdramCntl0_rfshCntr_x[13] Q=SdramCntl0_rfshCntr_r[13] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFS C=sdram_clk_i D=SdramCntl0_refTimer_x[0] Q=SdramCntl0_refTimer_r[0] S=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:18"
.gate SB_DFFES C=sdram_clk_i D=SdramCntl0_refTimer_x[1] E=$abc$11702$n651 Q=SdramCntl0_refTimer_r[1] S=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:28"
.gate SB_DFFS C=sdram_clk_i D=SdramCntl0_refTimer_x[2] Q=SdramCntl0_refTimer_r[2] S=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:18"
.gate SB_DFFR C=sdram_clk_i D=SdramCntl0_refTimer_x[3] Q=SdramCntl0_refTimer_r[3] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=SdramCntl0_refTimer_x[4] Q=SdramCntl0_refTimer_r[4] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=SdramCntl0_refTimer_x[5] Q=SdramCntl0_refTimer_r[5] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=SdramCntl0_refTimer_x[6] Q=SdramCntl0_refTimer_r[6] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFS C=sdram_clk_i D=SdramCntl0_refTimer_x[7] Q=SdramCntl0_refTimer_r[7] S=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:18"
.gate SB_DFFS C=sdram_clk_i D=SdramCntl0_refTimer_x[8] Q=SdramCntl0_refTimer_r[8] S=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:18"
.gate SB_DFFR C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[0] Q=SdramCntl0_sData_r[0] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[1] Q=SdramCntl0_sData_r[1] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[2] Q=SdramCntl0_sData_r[2] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[3] Q=SdramCntl0_sData_r[3] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[4] Q=SdramCntl0_sData_r[4] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[5] Q=SdramCntl0_sData_r[5] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[6] Q=SdramCntl0_sData_r[6] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[7] Q=SdramCntl0_sData_r[7] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[8] Q=SdramCntl0_sData_r[8] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[9] Q=SdramCntl0_sData_r[9] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[10] Q=SdramCntl0_sData_r[10] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[11] Q=SdramCntl0_sData_r[11] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[12] Q=SdramCntl0_sData_r[12] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[13] Q=SdramCntl0_sData_r[13] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[14] Q=SdramCntl0_sData_r[14] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=memory_test0_uniform_rand_gen0_shfreg[15] Q=SdramCntl0_sData_r[15] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=SdramCntl0_wrPipeline_x Q=SdramCntl0_wrPipeline_r[0] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_sd_intf_dq[0] E=SdramCntl0_rdPipeline_r[1] Q=SdramCntl0_sdramData_r[0] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_sd_intf_dq[1] E=SdramCntl0_rdPipeline_r[1] Q=SdramCntl0_sdramData_r[1] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_sd_intf_dq[2] E=SdramCntl0_rdPipeline_r[1] Q=SdramCntl0_sdramData_r[2] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_sd_intf_dq[3] E=SdramCntl0_rdPipeline_r[1] Q=SdramCntl0_sdramData_r[3] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_sd_intf_dq[4] E=SdramCntl0_rdPipeline_r[1] Q=SdramCntl0_sdramData_r[4] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_sd_intf_dq[5] E=SdramCntl0_rdPipeline_r[1] Q=SdramCntl0_sdramData_r[5] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_sd_intf_dq[6] E=SdramCntl0_rdPipeline_r[1] Q=SdramCntl0_sdramData_r[6] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_sd_intf_dq[7] E=SdramCntl0_rdPipeline_r[1] Q=SdramCntl0_sdramData_r[7] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_sd_intf_dq[8] E=SdramCntl0_rdPipeline_r[1] Q=SdramCntl0_sdramData_r[8] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_sd_intf_dq[9] E=SdramCntl0_rdPipeline_r[1] Q=SdramCntl0_sdramData_r[9] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_sd_intf_dq[10] E=SdramCntl0_rdPipeline_r[1] Q=SdramCntl0_sdramData_r[10] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_sd_intf_dq[11] E=SdramCntl0_rdPipeline_r[1] Q=SdramCntl0_sdramData_r[11] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_sd_intf_dq[12] E=SdramCntl0_rdPipeline_r[1] Q=SdramCntl0_sdramData_r[12] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_sd_intf_dq[13] E=SdramCntl0_rdPipeline_r[1] Q=SdramCntl0_sdramData_r[13] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_sd_intf_dq[14] E=SdramCntl0_rdPipeline_r[1] Q=SdramCntl0_sdramData_r[14] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_sd_intf_dq[15] E=SdramCntl0_rdPipeline_r[1] Q=SdramCntl0_sdramData_r[15] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFR C=sdram_clk_i D=SdramCntl0_wrTimer_x[0] Q=SdramCntl0_wrTimer_r[0] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=SdramCntl0_wrTimer_x[1] Q=SdramCntl0_wrTimer_r[1] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_timer_x[0] E=$abc$11702$n654 Q=SdramCntl0_timer_r[0] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_timer_x[1] E=$abc$11702$n655 Q=SdramCntl0_timer_r[1] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_timer_x[2] E=$abc$11702$n654 Q=SdramCntl0_timer_r[2] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_timer_x[3] E=$abc$11702$n654 Q=SdramCntl0_timer_r[3] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_timer_x[4] E=$abc$11702$n654 Q=SdramCntl0_timer_r[4] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_timer_x[5] E=$abc$11702$n654 Q=SdramCntl0_timer_r[5] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_timer_x[6] E=$abc$11702$n654 Q=SdramCntl0_timer_r[6] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_timer_x[7] E=$abc$11702$n654 Q=SdramCntl0_timer_r[7] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_timer_x[8] E=$abc$11702$n654 Q=SdramCntl0_timer_r[8] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_timer_x[9] E=$abc$11702$n654 Q=SdramCntl0_timer_r[9] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFR C=sdram_clk_i D=SdramCntl0_rasTimer_x[0] Q=SdramCntl0_rasTimer_r[0] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sdram_clk_i D=SdramCntl0_rasTimer_x[1] Q=SdramCntl0_rasTimer_r[1] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][0] E=$abc$11702$n657 Q=SdramCntl0_activeRow_r[0][0] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][1] E=$abc$11702$n657 Q=SdramCntl0_activeRow_r[0][1] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][2] E=$abc$11702$n657 Q=SdramCntl0_activeRow_r[0][2] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][3] E=$abc$11702$n657 Q=SdramCntl0_activeRow_r[0][3] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][4] E=$abc$11702$n657 Q=SdramCntl0_activeRow_r[0][4] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][5] E=$abc$11702$n657 Q=SdramCntl0_activeRow_r[0][5] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][6] E=$abc$11702$n657 Q=SdramCntl0_activeRow_r[0][6] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][7] E=$abc$11702$n657 Q=SdramCntl0_activeRow_r[0][7] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][8] E=$abc$11702$n657 Q=SdramCntl0_activeRow_r[0][8] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][9] E=$abc$11702$n657 Q=SdramCntl0_activeRow_r[0][9] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][10] E=$abc$11702$n657 Q=SdramCntl0_activeRow_r[0][10] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][11] E=$abc$11702$n657 Q=SdramCntl0_activeRow_r[0][11] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][12] E=$abc$11702$n657 Q=SdramCntl0_activeRow_r[0][12] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][0] E=$abc$11702$n8 Q=SdramCntl0_activeRow_r[1][0] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][1] E=$abc$11702$n8 Q=SdramCntl0_activeRow_r[1][1] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][2] E=$abc$11702$n8 Q=SdramCntl0_activeRow_r[1][2] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][3] E=$abc$11702$n8 Q=SdramCntl0_activeRow_r[1][3] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][4] E=$abc$11702$n8 Q=SdramCntl0_activeRow_r[1][4] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][5] E=$abc$11702$n8 Q=SdramCntl0_activeRow_r[1][5] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][6] E=$abc$11702$n8 Q=SdramCntl0_activeRow_r[1][6] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][7] E=$abc$11702$n8 Q=SdramCntl0_activeRow_r[1][7] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][8] E=$abc$11702$n8 Q=SdramCntl0_activeRow_r[1][8] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][9] E=$abc$11702$n8 Q=SdramCntl0_activeRow_r[1][9] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][10] E=$abc$11702$n8 Q=SdramCntl0_activeRow_r[1][10] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][11] E=$abc$11702$n8 Q=SdramCntl0_activeRow_r[1][11] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][12] E=$abc$11702$n8 Q=SdramCntl0_activeRow_r[1][12] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][0] E=$abc$11702$n12 Q=SdramCntl0_activeRow_r[2][0] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][1] E=$abc$11702$n12 Q=SdramCntl0_activeRow_r[2][1] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][2] E=$abc$11702$n12 Q=SdramCntl0_activeRow_r[2][2] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][3] E=$abc$11702$n12 Q=SdramCntl0_activeRow_r[2][3] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][4] E=$abc$11702$n12 Q=SdramCntl0_activeRow_r[2][4] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][5] E=$abc$11702$n12 Q=SdramCntl0_activeRow_r[2][5] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][6] E=$abc$11702$n12 Q=SdramCntl0_activeRow_r[2][6] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][7] E=$abc$11702$n12 Q=SdramCntl0_activeRow_r[2][7] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][8] E=$abc$11702$n12 Q=SdramCntl0_activeRow_r[2][8] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][9] E=$abc$11702$n12 Q=SdramCntl0_activeRow_r[2][9] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][10] E=$abc$11702$n12 Q=SdramCntl0_activeRow_r[2][10] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][11] E=$abc$11702$n12 Q=SdramCntl0_activeRow_r[2][11] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][12] E=$abc$11702$n12 Q=SdramCntl0_activeRow_r[2][12] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][0] E=$abc$11702$n20 Q=SdramCntl0_activeRow_r[3][0] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][1] E=$abc$11702$n20 Q=SdramCntl0_activeRow_r[3][1] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][2] E=$abc$11702$n20 Q=SdramCntl0_activeRow_r[3][2] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][3] E=$abc$11702$n20 Q=SdramCntl0_activeRow_r[3][3] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][4] E=$abc$11702$n20 Q=SdramCntl0_activeRow_r[3][4] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][5] E=$abc$11702$n20 Q=SdramCntl0_activeRow_r[3][5] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][6] E=$abc$11702$n20 Q=SdramCntl0_activeRow_r[3][6] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][7] E=$abc$11702$n20 Q=SdramCntl0_activeRow_r[3][7] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][8] E=$abc$11702$n20 Q=SdramCntl0_activeRow_r[3][8] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][9] E=$abc$11702$n20 Q=SdramCntl0_activeRow_r[3][9] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][10] E=$abc$11702$n20 Q=SdramCntl0_activeRow_r[3][10] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][11] E=$abc$11702$n20 Q=SdramCntl0_activeRow_r[3][11] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeRow_x[0][12] E=$abc$11702$n20 Q=SdramCntl0_activeRow_r[3][12] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeFlag_x[0] E=$abc$11702$n23 Q=SdramCntl0_activeFlag_r[0] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeFlag_x[1] E=$abc$11702$n23 Q=SdramCntl0_activeFlag_r[1] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeFlag_x[2] E=$abc$11702$n23 Q=SdramCntl0_activeFlag_r[2] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFER C=sdram_clk_i D=SdramCntl0_activeFlag_x[3] E=$abc$11702$n23 Q=SdramCntl0_activeFlag_r[3] R=memory_test0_host_intf_rst_i
.attr src "sdram_test.v:417|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.names SdramCntl0_activeRow_x[0][0] SdramCntl0_activeRow_x[1][0]
1 1
.names SdramCntl0_activeRow_x[0][1] SdramCntl0_activeRow_x[1][1]
1 1
.names SdramCntl0_activeRow_x[0][2] SdramCntl0_activeRow_x[1][2]
1 1
.names SdramCntl0_activeRow_x[0][3] SdramCntl0_activeRow_x[1][3]
1 1
.names SdramCntl0_activeRow_x[0][4] SdramCntl0_activeRow_x[1][4]
1 1
.names SdramCntl0_activeRow_x[0][5] SdramCntl0_activeRow_x[1][5]
1 1
.names SdramCntl0_activeRow_x[0][6] SdramCntl0_activeRow_x[1][6]
1 1
.names SdramCntl0_activeRow_x[0][7] SdramCntl0_activeRow_x[1][7]
1 1
.names SdramCntl0_activeRow_x[0][8] SdramCntl0_activeRow_x[1][8]
1 1
.names SdramCntl0_activeRow_x[0][9] SdramCntl0_activeRow_x[1][9]
1 1
.names SdramCntl0_activeRow_x[0][10] SdramCntl0_activeRow_x[1][10]
1 1
.names SdramCntl0_activeRow_x[0][11] SdramCntl0_activeRow_x[1][11]
1 1
.names SdramCntl0_activeRow_x[0][12] SdramCntl0_activeRow_x[1][12]
1 1
.names SdramCntl0_activeRow_x[0][0] SdramCntl0_activeRow_x[2][0]
1 1
.names SdramCntl0_activeRow_x[0][1] SdramCntl0_activeRow_x[2][1]
1 1
.names SdramCntl0_activeRow_x[0][2] SdramCntl0_activeRow_x[2][2]
1 1
.names SdramCntl0_activeRow_x[0][3] SdramCntl0_activeRow_x[2][3]
1 1
.names SdramCntl0_activeRow_x[0][4] SdramCntl0_activeRow_x[2][4]
1 1
.names SdramCntl0_activeRow_x[0][5] SdramCntl0_activeRow_x[2][5]
1 1
.names SdramCntl0_activeRow_x[0][6] SdramCntl0_activeRow_x[2][6]
1 1
.names SdramCntl0_activeRow_x[0][7] SdramCntl0_activeRow_x[2][7]
1 1
.names SdramCntl0_activeRow_x[0][8] SdramCntl0_activeRow_x[2][8]
1 1
.names SdramCntl0_activeRow_x[0][9] SdramCntl0_activeRow_x[2][9]
1 1
.names SdramCntl0_activeRow_x[0][10] SdramCntl0_activeRow_x[2][10]
1 1
.names SdramCntl0_activeRow_x[0][11] SdramCntl0_activeRow_x[2][11]
1 1
.names SdramCntl0_activeRow_x[0][12] SdramCntl0_activeRow_x[2][12]
1 1
.names SdramCntl0_activeRow_x[0][0] SdramCntl0_activeRow_x[3][0]
1 1
.names SdramCntl0_activeRow_x[0][1] SdramCntl0_activeRow_x[3][1]
1 1
.names SdramCntl0_activeRow_x[0][2] SdramCntl0_activeRow_x[3][2]
1 1
.names SdramCntl0_activeRow_x[0][3] SdramCntl0_activeRow_x[3][3]
1 1
.names SdramCntl0_activeRow_x[0][4] SdramCntl0_activeRow_x[3][4]
1 1
.names SdramCntl0_activeRow_x[0][5] SdramCntl0_activeRow_x[3][5]
1 1
.names SdramCntl0_activeRow_x[0][6] SdramCntl0_activeRow_x[3][6]
1 1
.names SdramCntl0_activeRow_x[0][7] SdramCntl0_activeRow_x[3][7]
1 1
.names SdramCntl0_activeRow_x[0][8] SdramCntl0_activeRow_x[3][8]
1 1
.names SdramCntl0_activeRow_x[0][9] SdramCntl0_activeRow_x[3][9]
1 1
.names SdramCntl0_activeRow_x[0][10] SdramCntl0_activeRow_x[3][10]
1 1
.names SdramCntl0_activeRow_x[0][11] SdramCntl0_activeRow_x[3][11]
1 1
.names SdramCntl0_activeRow_x[0][12] SdramCntl0_activeRow_x[3][12]
1 1
.names SdramCntl0_activeBank_x[0] SdramCntl0_ba_x[0]
1 1
.names SdramCntl0_activeBank_x[1] SdramCntl0_ba_x[1]
1 1
.names SdramCntl0_activeBank_x[0] SdramCntl0_bank_s[0]
1 1
.names SdramCntl0_activeBank_x[1] SdramCntl0_bank_s[1]
1 1
.names SdramCntl0_sd_intf_we SdramCntl0_cmd_r[0]
1 1
.names SdramCntl0_sd_intf_cas SdramCntl0_cmd_r[1]
1 1
.names SdramCntl0_sd_intf_ras SdramCntl0_cmd_r[2]
1 1
.names memory_test0_address[0] SdramCntl0_col_s[0]
1 1
.names memory_test0_address[1] SdramCntl0_col_s[1]
1 1
.names memory_test0_address[2] SdramCntl0_col_s[2]
1 1
.names memory_test0_address[3] SdramCntl0_col_s[3]
1 1
.names memory_test0_address[4] SdramCntl0_col_s[4]
1 1
.names memory_test0_address[5] SdramCntl0_col_s[5]
1 1
.names memory_test0_address[6] SdramCntl0_col_s[6]
1 1
.names memory_test0_address[7] SdramCntl0_col_s[7]
1 1
.names memory_test0_address[8] SdramCntl0_col_s[8]
1 1
.names memory_test0_address[0] SdramCntl0_host_intf_addr_i[0]
1 1
.names memory_test0_address[1] SdramCntl0_host_intf_addr_i[1]
1 1
.names memory_test0_address[2] SdramCntl0_host_intf_addr_i[2]
1 1
.names memory_test0_address[3] SdramCntl0_host_intf_addr_i[3]
1 1
.names memory_test0_address[4] SdramCntl0_host_intf_addr_i[4]
1 1
.names memory_test0_address[5] SdramCntl0_host_intf_addr_i[5]
1 1
.names memory_test0_address[6] SdramCntl0_host_intf_addr_i[6]
1 1
.names memory_test0_address[7] SdramCntl0_host_intf_addr_i[7]
1 1
.names memory_test0_address[8] SdramCntl0_host_intf_addr_i[8]
1 1
.names SdramCntl0_activeRow_x[0][0] SdramCntl0_host_intf_addr_i[9]
1 1
.names SdramCntl0_activeRow_x[0][1] SdramCntl0_host_intf_addr_i[10]
1 1
.names SdramCntl0_activeRow_x[0][2] SdramCntl0_host_intf_addr_i[11]
1 1
.names SdramCntl0_activeRow_x[0][3] SdramCntl0_host_intf_addr_i[12]
1 1
.names SdramCntl0_activeRow_x[0][4] SdramCntl0_host_intf_addr_i[13]
1 1
.names SdramCntl0_activeRow_x[0][5] SdramCntl0_host_intf_addr_i[14]
1 1
.names SdramCntl0_activeRow_x[0][6] SdramCntl0_host_intf_addr_i[15]
1 1
.names SdramCntl0_activeRow_x[0][7] SdramCntl0_host_intf_addr_i[16]
1 1
.names SdramCntl0_activeRow_x[0][8] SdramCntl0_host_intf_addr_i[17]
1 1
.names SdramCntl0_activeRow_x[0][9] SdramCntl0_host_intf_addr_i[18]
1 1
.names SdramCntl0_activeRow_x[0][10] SdramCntl0_host_intf_addr_i[19]
1 1
.names SdramCntl0_activeRow_x[0][11] SdramCntl0_host_intf_addr_i[20]
1 1
.names SdramCntl0_activeRow_x[0][12] SdramCntl0_host_intf_addr_i[21]
1 1
.names SdramCntl0_activeBank_x[0] SdramCntl0_host_intf_addr_i[22]
1 1
.names SdramCntl0_activeBank_x[1] SdramCntl0_host_intf_addr_i[23]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[0] SdramCntl0_host_intf_data_i[0]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[1] SdramCntl0_host_intf_data_i[1]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[2] SdramCntl0_host_intf_data_i[2]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[3] SdramCntl0_host_intf_data_i[3]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[4] SdramCntl0_host_intf_data_i[4]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[5] SdramCntl0_host_intf_data_i[5]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[6] SdramCntl0_host_intf_data_i[6]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[7] SdramCntl0_host_intf_data_i[7]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[8] SdramCntl0_host_intf_data_i[8]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[9] SdramCntl0_host_intf_data_i[9]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[10] SdramCntl0_host_intf_data_i[10]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[11] SdramCntl0_host_intf_data_i[11]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[12] SdramCntl0_host_intf_data_i[12]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[13] SdramCntl0_host_intf_data_i[13]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[14] SdramCntl0_host_intf_data_i[14]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[15] SdramCntl0_host_intf_data_i[15]
1 1
.names SdramCntl0_sdramData_r[0] SdramCntl0_host_intf_data_o[0]
1 1
.names SdramCntl0_sdramData_r[1] SdramCntl0_host_intf_data_o[1]
1 1
.names SdramCntl0_sdramData_r[2] SdramCntl0_host_intf_data_o[2]
1 1
.names SdramCntl0_sdramData_r[3] SdramCntl0_host_intf_data_o[3]
1 1
.names SdramCntl0_sdramData_r[4] SdramCntl0_host_intf_data_o[4]
1 1
.names SdramCntl0_sdramData_r[5] SdramCntl0_host_intf_data_o[5]
1 1
.names SdramCntl0_sdramData_r[6] SdramCntl0_host_intf_data_o[6]
1 1
.names SdramCntl0_sdramData_r[7] SdramCntl0_host_intf_data_o[7]
1 1
.names SdramCntl0_sdramData_r[8] SdramCntl0_host_intf_data_o[8]
1 1
.names SdramCntl0_sdramData_r[9] SdramCntl0_host_intf_data_o[9]
1 1
.names SdramCntl0_sdramData_r[10] SdramCntl0_host_intf_data_o[10]
1 1
.names SdramCntl0_sdramData_r[11] SdramCntl0_host_intf_data_o[11]
1 1
.names SdramCntl0_sdramData_r[12] SdramCntl0_host_intf_data_o[12]
1 1
.names SdramCntl0_sdramData_r[13] SdramCntl0_host_intf_data_o[13]
1 1
.names SdramCntl0_sdramData_r[14] SdramCntl0_host_intf_data_o[14]
1 1
.names SdramCntl0_sdramData_r[15] SdramCntl0_host_intf_data_o[15]
1 1
.names SdramCntl0_rdPipeline_r[1] SdramCntl0_rdPipeline_x[0]
1 1
.names SdramCntl0_rdPipeline_r[2] SdramCntl0_rdPipeline_x[1]
1 1
.names SdramCntl0_rdPipeline_r[3] SdramCntl0_rdPipeline_x[2]
1 1
.names SdramCntl0_rdPipeline_r[4] SdramCntl0_rdPipeline_x[3]
1 1
.names SdramCntl0_activeRow_x[0][0] SdramCntl0_row_s[0]
1 1
.names SdramCntl0_activeRow_x[0][1] SdramCntl0_row_s[1]
1 1
.names SdramCntl0_activeRow_x[0][2] SdramCntl0_row_s[2]
1 1
.names SdramCntl0_activeRow_x[0][3] SdramCntl0_row_s[3]
1 1
.names SdramCntl0_activeRow_x[0][4] SdramCntl0_row_s[4]
1 1
.names SdramCntl0_activeRow_x[0][5] SdramCntl0_row_s[5]
1 1
.names SdramCntl0_activeRow_x[0][6] SdramCntl0_row_s[6]
1 1
.names SdramCntl0_activeRow_x[0][7] SdramCntl0_row_s[7]
1 1
.names SdramCntl0_activeRow_x[0][8] SdramCntl0_row_s[8]
1 1
.names SdramCntl0_activeRow_x[0][9] SdramCntl0_row_s[9]
1 1
.names SdramCntl0_activeRow_x[0][10] SdramCntl0_row_s[10]
1 1
.names SdramCntl0_activeRow_x[0][11] SdramCntl0_row_s[11]
1 1
.names SdramCntl0_activeRow_x[0][12] SdramCntl0_row_s[12]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[0] SdramCntl0_sData_x[0]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[1] SdramCntl0_sData_x[1]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[2] SdramCntl0_sData_x[2]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[3] SdramCntl0_sData_x[3]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[4] SdramCntl0_sData_x[4]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[5] SdramCntl0_sData_x[5]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[6] SdramCntl0_sData_x[6]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[7] SdramCntl0_sData_x[7]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[8] SdramCntl0_sData_x[8]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[9] SdramCntl0_sData_x[9]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[10] SdramCntl0_sData_x[10]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[11] SdramCntl0_sData_x[11]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[12] SdramCntl0_sData_x[12]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[13] SdramCntl0_sData_x[13]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[14] SdramCntl0_sData_x[14]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[15] SdramCntl0_sData_x[15]
1 1
.names SdramCntl0_sd_intf_dq[0] SdramCntl0_sDriver[0]
1 1
.names SdramCntl0_sd_intf_dq[1] SdramCntl0_sDriver[1]
1 1
.names SdramCntl0_sd_intf_dq[2] SdramCntl0_sDriver[2]
1 1
.names SdramCntl0_sd_intf_dq[3] SdramCntl0_sDriver[3]
1 1
.names SdramCntl0_sd_intf_dq[4] SdramCntl0_sDriver[4]
1 1
.names SdramCntl0_sd_intf_dq[5] SdramCntl0_sDriver[5]
1 1
.names SdramCntl0_sd_intf_dq[6] SdramCntl0_sDriver[6]
1 1
.names SdramCntl0_sd_intf_dq[7] SdramCntl0_sDriver[7]
1 1
.names SdramCntl0_sd_intf_dq[8] SdramCntl0_sDriver[8]
1 1
.names SdramCntl0_sd_intf_dq[9] SdramCntl0_sDriver[9]
1 1
.names SdramCntl0_sd_intf_dq[10] SdramCntl0_sDriver[10]
1 1
.names SdramCntl0_sd_intf_dq[11] SdramCntl0_sDriver[11]
1 1
.names SdramCntl0_sd_intf_dq[12] SdramCntl0_sDriver[12]
1 1
.names SdramCntl0_sd_intf_dq[13] SdramCntl0_sDriver[13]
1 1
.names SdramCntl0_sd_intf_dq[14] SdramCntl0_sDriver[14]
1 1
.names SdramCntl0_sd_intf_dq[15] SdramCntl0_sDriver[15]
1 1
.names SdramCntl0_sAddr_r[0] SdramCntl0_sd_intf_addr[0]
1 1
.names SdramCntl0_sAddr_r[1] SdramCntl0_sd_intf_addr[1]
1 1
.names SdramCntl0_sAddr_r[2] SdramCntl0_sd_intf_addr[2]
1 1
.names SdramCntl0_sAddr_r[3] SdramCntl0_sd_intf_addr[3]
1 1
.names SdramCntl0_sAddr_r[4] SdramCntl0_sd_intf_addr[4]
1 1
.names SdramCntl0_sAddr_r[5] SdramCntl0_sd_intf_addr[5]
1 1
.names SdramCntl0_sAddr_r[6] SdramCntl0_sd_intf_addr[6]
1 1
.names SdramCntl0_sAddr_r[7] SdramCntl0_sd_intf_addr[7]
1 1
.names SdramCntl0_sAddr_r[8] SdramCntl0_sd_intf_addr[8]
1 1
.names SdramCntl0_sAddr_r[9] SdramCntl0_sd_intf_addr[9]
1 1
.names SdramCntl0_sAddr_r[10] SdramCntl0_sd_intf_addr[10]
1 1
.names SdramCntl0_sAddr_r[11] SdramCntl0_sd_intf_addr[11]
1 1
.names SdramCntl0_sAddr_r[12] SdramCntl0_sd_intf_addr[12]
1 1
.names SdramCntl0_activeBank_x[0] SdramCntl0_sd_intf_bs[0]
1 1
.names SdramCntl0_activeBank_x[1] SdramCntl0_sd_intf_bs[1]
1 1
.names $true SdramCntl0_sd_intf_cke
1 1
.names $false SdramCntl0_sd_intf_cs
1 1
.names $false SdramCntl0_sd_intf_dqmh
1 1
.names $false SdramCntl0_sd_intf_dqml
1 1
.names SdramCntl0_sd_intf_dq[0] SdramCntl0_sdramData_x[0]
1 1
.names SdramCntl0_sd_intf_dq[1] SdramCntl0_sdramData_x[1]
1 1
.names SdramCntl0_sd_intf_dq[2] SdramCntl0_sdramData_x[2]
1 1
.names SdramCntl0_sd_intf_dq[3] SdramCntl0_sdramData_x[3]
1 1
.names SdramCntl0_sd_intf_dq[4] SdramCntl0_sdramData_x[4]
1 1
.names SdramCntl0_sd_intf_dq[5] SdramCntl0_sdramData_x[5]
1 1
.names SdramCntl0_sd_intf_dq[6] SdramCntl0_sdramData_x[6]
1 1
.names SdramCntl0_sd_intf_dq[7] SdramCntl0_sdramData_x[7]
1 1
.names SdramCntl0_sd_intf_dq[8] SdramCntl0_sdramData_x[8]
1 1
.names SdramCntl0_sd_intf_dq[9] SdramCntl0_sdramData_x[9]
1 1
.names SdramCntl0_sd_intf_dq[10] SdramCntl0_sdramData_x[10]
1 1
.names SdramCntl0_sd_intf_dq[11] SdramCntl0_sdramData_x[11]
1 1
.names SdramCntl0_sd_intf_dq[12] SdramCntl0_sdramData_x[12]
1 1
.names SdramCntl0_sd_intf_dq[13] SdramCntl0_sdramData_x[13]
1 1
.names SdramCntl0_sd_intf_dq[14] SdramCntl0_sdramData_x[14]
1 1
.names SdramCntl0_sd_intf_dq[15] SdramCntl0_sdramData_x[15]
1 1
.names $false SdramCntl0_wrPipeline_r[1]
1 1
.names $false SdramCntl0_wrPipeline_r[2]
1 1
.names $false SdramCntl0_wrPipeline_r[3]
1 1
.names $false SdramCntl0_wrPipeline_r[4]
1 1
.names sdram_clk_i clk
1 1
.names w_TX_Byte[6] led_status[3]
1 1
.names SdramCntl0_activeRow_x[0][0] memory_test0_address[9]
1 1
.names SdramCntl0_activeRow_x[0][1] memory_test0_address[10]
1 1
.names SdramCntl0_activeRow_x[0][2] memory_test0_address[11]
1 1
.names SdramCntl0_activeRow_x[0][3] memory_test0_address[12]
1 1
.names SdramCntl0_activeRow_x[0][4] memory_test0_address[13]
1 1
.names SdramCntl0_activeRow_x[0][5] memory_test0_address[14]
1 1
.names SdramCntl0_activeRow_x[0][6] memory_test0_address[15]
1 1
.names SdramCntl0_activeRow_x[0][7] memory_test0_address[16]
1 1
.names SdramCntl0_activeRow_x[0][8] memory_test0_address[17]
1 1
.names SdramCntl0_activeRow_x[0][9] memory_test0_address[18]
1 1
.names SdramCntl0_activeRow_x[0][10] memory_test0_address[19]
1 1
.names SdramCntl0_activeRow_x[0][11] memory_test0_address[20]
1 1
.names SdramCntl0_activeRow_x[0][12] memory_test0_address[21]
1 1
.names SdramCntl0_activeBank_x[0] memory_test0_address[22]
1 1
.names SdramCntl0_activeBank_x[1] memory_test0_address[23]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[0] memory_test0_rand_val[0]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[1] memory_test0_rand_val[1]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[2] memory_test0_rand_val[2]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[3] memory_test0_rand_val[3]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[4] memory_test0_rand_val[4]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[5] memory_test0_rand_val[5]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[6] memory_test0_rand_val[6]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[7] memory_test0_rand_val[7]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[8] memory_test0_rand_val[8]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[9] memory_test0_rand_val[9]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[10] memory_test0_rand_val[10]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[11] memory_test0_rand_val[11]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[12] memory_test0_rand_val[12]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[13] memory_test0_rand_val[13]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[14] memory_test0_rand_val[14]
1 1
.names memory_test0_uniform_rand_gen0_shfreg[15] memory_test0_rand_val[15]
1 1
.names $undef memory_test0_test_state[2]
1 1
.names memory_test0_host_intf_rst_i reset
1 1
.names clk50MHz sdram_clk_o
1 1
.names w_TX_Byte[6] w_TX_Byte[2]
1 1
.names w_TX_Byte[5] w_TX_Byte[4]
1 1
.names $false w_TX_Byte[7]
1 1
.end
