# ğŸ–¥ï¸ MIPS Datapath Implementation (Verilog)

This project implements the **MIPS Datapath** using Verilog HDL.  
The design includes datapath components such as ALU, Instruction Memory, Data Memory, and Multiplexers.  
**Note:** The Control Unit is not included in this project.

---

## ğŸ“Œ Features
- Implementation of core MIPS datapath modules.
- Testbenches for verifying functionality.
- Modular design for easy extension.

---

## ğŸ› ï¸ Modules Implemented
- `ALU.v` â†’ Arithmetic Logic Unit  
- `DataMemory.v` â†’ Data memory storage  
- `InstructionMemory.v` â†’ Program instruction memory  
- `MUX.v` â†’ Multiplexer modules  
- Testbenches for each module  


---

## ğŸš€ How to Run
1. Open project in ModelSim / Vivado / Icarus Verilog.  
2. Compile the Verilog files.  
3. Run testbenches to verify functionality.  

---

## ğŸ‘¨â€ğŸ’» Author
Developed by **Mahmoud** 
GitHub: [Mahmoud-m-fawzy](https://github.com/Mahmoud-m-fawzy)
