INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP 15/Desktop/digitaldesignnnn/Lab03/prelab30101/prelab30101.srcs/sources_1/new/bcdcounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bcdcounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP 15/Desktop/digitaldesignnnn/Lab03/prelab30101/prelab30101.srcs/sim_1/new/test1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP 15/Desktop/digitaldesignnnn/Lab03/prelab30101/prelab30101.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
