Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun May  4 01:24:10 2025
| Host         : HYPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MCU_timing_summary_routed.rpt -pb MCU_timing_summary_routed.pb -rpx MCU_timing_summary_routed.rpx -warn_on_violation
| Design       : MCU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (3)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: u_GP_UART/u_outputBuffer/u_fifo_CU/empty_reg_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_GP_UART/u_uart/U_Tx/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_GP_UART/u_uart/U_Tx/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_GP_UART/u_uart/U_Tx/tx_busy_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.147       -0.245                      2                 1719        0.059        0.000                      0                 1719        3.750        0.000                       0                   766  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -0.147       -0.245                      2                 1719        0.059        0.000                      0                 1719        3.750        0.000                       0                   766  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            2  Failing Endpoints,  Worst Slack       -0.147ns,  Total Violation       -0.245ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.147ns  (required time - arrival time)
  Source:                 u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_HCSR04/U_APB_Intf_GPIO/PRDATA_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.117ns  (logic 4.873ns (48.168%)  route 5.244ns (51.832%))
  Logic Levels:           16  (CARRY4=9 LUT3=3 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=765, routed)         1.634     5.155    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PCLK
    SLICE_X4Y8           FDCE                                         r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDCE (Prop_fdce_C_Q)         0.419     5.574 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[12]/Q
                         net (fo=18, routed)          0.651     6.225    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg[12]
    SLICE_X5Y7           LUT3 (Prop_lut3_I0_O)        0.299     6.524 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_i_1/O
                         net (fo=1, routed)           0.632     7.156    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_i_1_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.541 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.541    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.875 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__2/O[1]
                         net (fo=3, routed)           0.336     8.211    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__2_n_6
    SLICE_X4Y8           LUT3 (Prop_lut3_I2_O)        0.303     8.514 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_i_1/O
                         net (fo=1, routed)           0.632     9.147    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_i_1_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     9.543 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.543    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.660 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.660    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.879 f  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__3/O[0]
                         net (fo=14, routed)          0.661    10.540    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__3_n_7
    SLICE_X4Y9           LUT3 (Prop_lut3_I1_O)        0.295    10.835 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_i_2/O
                         net (fo=1, routed)           0.560    11.395    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_i_2_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.793 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.793    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.015 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__1/O[0]
                         net (fo=3, routed)           0.681    12.696    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__1_n_7
    SLICE_X0Y10          LUT4 (Prop_lut4_I3_O)        0.299    12.995 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_i_6/O
                         net (fo=1, routed)           0.000    12.995    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_i_6_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.393 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.393    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.621 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2/CO[2]
                         net (fo=4, routed)           0.318    13.939    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2_n_1
    SLICE_X3Y11          LUT6 (Prop_lut6_I3_O)        0.313    14.252 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PRDATA[7]_i_2__0/O
                         net (fo=6, routed)           0.179    14.431    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PRDATA[7]_i_2__0_n_0
    SLICE_X3Y11          LUT6 (Prop_lut6_I2_O)        0.124    14.555 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PRDATA[10]_i_3/O
                         net (fo=3, routed)           0.593    15.148    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PRDATA[10]_i_3_n_0
    SLICE_X4Y9           LUT4 (Prop_lut4_I1_O)        0.124    15.272 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PRDATA[10]_i_2/O
                         net (fo=1, routed)           0.000    15.272    u_GP_HCSR04/U_APB_Intf_GPIO/D[10]
    SLICE_X4Y9           FDRE                                         r  u_GP_HCSR04/U_APB_Intf_GPIO/PRDATA_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=765, routed)         1.515    14.856    u_GP_HCSR04/U_APB_Intf_GPIO/PCLK
    SLICE_X4Y9           FDRE                                         r  u_GP_HCSR04/U_APB_Intf_GPIO/PRDATA_reg[10]/C
                         clock pessimism              0.273    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X4Y9           FDRE (Setup_fdre_C_D)        0.031    15.125    u_GP_HCSR04/U_APB_Intf_GPIO/PRDATA_reg[10]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                         -15.272    
  -------------------------------------------------------------------
                         slack                                 -0.147    

Slack (VIOLATED) :        -0.098ns  (required time - arrival time)
  Source:                 u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_HCSR04/U_APB_Intf_GPIO/PRDATA_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.112ns  (logic 4.868ns (48.142%)  route 5.244ns (51.858%))
  Logic Levels:           16  (CARRY4=9 LUT3=4 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=765, routed)         1.634     5.155    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PCLK
    SLICE_X4Y8           FDCE                                         r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDCE (Prop_fdce_C_Q)         0.419     5.574 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[12]/Q
                         net (fo=18, routed)          0.651     6.225    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg[12]
    SLICE_X5Y7           LUT3 (Prop_lut3_I0_O)        0.299     6.524 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_i_1/O
                         net (fo=1, routed)           0.632     7.156    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_i_1_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.541 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.541    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.875 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__2/O[1]
                         net (fo=3, routed)           0.336     8.211    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__2_n_6
    SLICE_X4Y8           LUT3 (Prop_lut3_I2_O)        0.303     8.514 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_i_1/O
                         net (fo=1, routed)           0.632     9.147    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_i_1_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     9.543 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.543    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.660 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.660    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.879 f  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__3/O[0]
                         net (fo=14, routed)          0.661    10.540    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__3_n_7
    SLICE_X4Y9           LUT3 (Prop_lut3_I1_O)        0.295    10.835 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_i_2/O
                         net (fo=1, routed)           0.560    11.395    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_i_2_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.793 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.793    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.015 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__1/O[0]
                         net (fo=3, routed)           0.681    12.696    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__1_n_7
    SLICE_X0Y10          LUT4 (Prop_lut4_I3_O)        0.299    12.995 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_i_6/O
                         net (fo=1, routed)           0.000    12.995    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_i_6_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.393 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.393    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.621 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2/CO[2]
                         net (fo=4, routed)           0.318    13.939    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2_n_1
    SLICE_X3Y11          LUT6 (Prop_lut6_I3_O)        0.313    14.252 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PRDATA[7]_i_2__0/O
                         net (fo=6, routed)           0.179    14.431    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PRDATA[7]_i_2__0_n_0
    SLICE_X3Y11          LUT6 (Prop_lut6_I2_O)        0.124    14.555 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PRDATA[10]_i_3/O
                         net (fo=3, routed)           0.593    15.148    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PRDATA[10]_i_3_n_0
    SLICE_X4Y9           LUT3 (Prop_lut3_I1_O)        0.119    15.267 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PRDATA[9]_i_1__0/O
                         net (fo=1, routed)           0.000    15.267    u_GP_HCSR04/U_APB_Intf_GPIO/D[9]
    SLICE_X4Y9           FDRE                                         r  u_GP_HCSR04/U_APB_Intf_GPIO/PRDATA_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=765, routed)         1.515    14.856    u_GP_HCSR04/U_APB_Intf_GPIO/PCLK
    SLICE_X4Y9           FDRE                                         r  u_GP_HCSR04/U_APB_Intf_GPIO/PRDATA_reg[9]/C
                         clock pessimism              0.273    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X4Y9           FDRE (Setup_fdre_C_D)        0.075    15.169    u_GP_HCSR04/U_APB_Intf_GPIO/PRDATA_reg[9]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                         -15.267    
  -------------------------------------------------------------------
                         slack                                 -0.098    

Slack (MET) :             0.073ns  (required time - arrival time)
  Source:                 u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_HCSR04/U_APB_Intf_GPIO/PRDATA_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.928ns  (logic 4.868ns (49.032%)  route 5.060ns (50.968%))
  Logic Levels:           16  (CARRY4=9 LUT2=1 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=765, routed)         1.634     5.155    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PCLK
    SLICE_X4Y8           FDCE                                         r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDCE (Prop_fdce_C_Q)         0.419     5.574 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[12]/Q
                         net (fo=18, routed)          0.651     6.225    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg[12]
    SLICE_X5Y7           LUT3 (Prop_lut3_I0_O)        0.299     6.524 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_i_1/O
                         net (fo=1, routed)           0.632     7.156    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_i_1_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.541 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.541    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.875 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__2/O[1]
                         net (fo=3, routed)           0.336     8.211    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__2_n_6
    SLICE_X4Y8           LUT3 (Prop_lut3_I2_O)        0.303     8.514 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_i_1/O
                         net (fo=1, routed)           0.632     9.147    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_i_1_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     9.543 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.543    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.660 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.660    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.879 f  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__3/O[0]
                         net (fo=14, routed)          0.661    10.540    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__3_n_7
    SLICE_X4Y9           LUT3 (Prop_lut3_I1_O)        0.295    10.835 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_i_2/O
                         net (fo=1, routed)           0.560    11.395    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_i_2_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.793 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.793    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.015 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__1/O[0]
                         net (fo=3, routed)           0.681    12.696    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__1_n_7
    SLICE_X0Y10          LUT4 (Prop_lut4_I3_O)        0.299    12.995 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_i_6/O
                         net (fo=1, routed)           0.000    12.995    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_i_6_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.393 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.393    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.621 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2/CO[2]
                         net (fo=4, routed)           0.318    13.939    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2_n_1
    SLICE_X3Y11          LUT6 (Prop_lut6_I3_O)        0.313    14.252 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PRDATA[7]_i_2__0/O
                         net (fo=6, routed)           0.179    14.431    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PRDATA[7]_i_2__0_n_0
    SLICE_X3Y11          LUT6 (Prop_lut6_I2_O)        0.124    14.555 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PRDATA[10]_i_3/O
                         net (fo=3, routed)           0.410    14.964    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PRDATA[10]_i_3_n_0
    SLICE_X1Y11          LUT2 (Prop_lut2_I0_O)        0.119    15.083 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PRDATA[8]_i_1__0/O
                         net (fo=1, routed)           0.000    15.083    u_GP_HCSR04/U_APB_Intf_GPIO/D[8]
    SLICE_X1Y11          FDRE                                         r  u_GP_HCSR04/U_APB_Intf_GPIO/PRDATA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=765, routed)         1.516    14.857    u_GP_HCSR04/U_APB_Intf_GPIO/PCLK
    SLICE_X1Y11          FDRE                                         r  u_GP_HCSR04/U_APB_Intf_GPIO/PRDATA_reg[8]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X1Y11          FDRE (Setup_fdre_C_D)        0.075    15.157    u_GP_HCSR04/U_APB_Intf_GPIO/PRDATA_reg[8]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                         -15.083    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.113ns  (required time - arrival time)
  Source:                 u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_HCSR04/U_APB_Intf_GPIO/PRDATA_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.845ns  (logic 4.749ns (48.238%)  route 5.096ns (51.762%))
  Logic Levels:           15  (CARRY4=9 LUT3=3 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=765, routed)         1.634     5.155    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PCLK
    SLICE_X4Y8           FDCE                                         r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDCE (Prop_fdce_C_Q)         0.419     5.574 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[12]/Q
                         net (fo=18, routed)          0.651     6.225    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg[12]
    SLICE_X5Y7           LUT3 (Prop_lut3_I0_O)        0.299     6.524 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_i_1/O
                         net (fo=1, routed)           0.632     7.156    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_i_1_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.541 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.541    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.875 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__2/O[1]
                         net (fo=3, routed)           0.336     8.211    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__2_n_6
    SLICE_X4Y8           LUT3 (Prop_lut3_I2_O)        0.303     8.514 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_i_1/O
                         net (fo=1, routed)           0.632     9.147    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_i_1_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     9.543 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.543    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.660 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.660    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.879 f  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__3/O[0]
                         net (fo=14, routed)          0.661    10.540    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__3_n_7
    SLICE_X4Y9           LUT3 (Prop_lut3_I1_O)        0.295    10.835 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_i_2/O
                         net (fo=1, routed)           0.560    11.395    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_i_2_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.793 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.793    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.015 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__1/O[0]
                         net (fo=3, routed)           0.681    12.696    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__1_n_7
    SLICE_X0Y10          LUT4 (Prop_lut4_I3_O)        0.299    12.995 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_i_6/O
                         net (fo=1, routed)           0.000    12.995    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_i_6_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.393 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.393    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.621 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2/CO[2]
                         net (fo=4, routed)           0.318    13.939    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2_n_1
    SLICE_X3Y11          LUT6 (Prop_lut6_I3_O)        0.313    14.252 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PRDATA[7]_i_2__0/O
                         net (fo=6, routed)           0.624    14.876    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PRDATA[7]_i_2__0_n_0
    SLICE_X3Y12          LUT4 (Prop_lut4_I1_O)        0.124    15.000 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PRDATA[5]_i_1__1/O
                         net (fo=1, routed)           0.000    15.000    u_GP_HCSR04/U_APB_Intf_GPIO/D[5]
    SLICE_X3Y12          FDRE                                         r  u_GP_HCSR04/U_APB_Intf_GPIO/PRDATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=765, routed)         1.515    14.856    u_GP_HCSR04/U_APB_Intf_GPIO/PCLK
    SLICE_X3Y12          FDRE                                         r  u_GP_HCSR04/U_APB_Intf_GPIO/PRDATA_reg[5]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X3Y12          FDRE (Setup_fdre_C_D)        0.032    15.113    u_GP_HCSR04/U_APB_Intf_GPIO/PRDATA_reg[5]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                         -15.000    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.163ns  (required time - arrival time)
  Source:                 u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_HCSR04/U_APB_Intf_GPIO/PRDATA_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.838ns  (logic 4.742ns (48.201%)  route 5.096ns (51.799%))
  Logic Levels:           15  (CARRY4=9 LUT3=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=765, routed)         1.634     5.155    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PCLK
    SLICE_X4Y8           FDCE                                         r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDCE (Prop_fdce_C_Q)         0.419     5.574 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[12]/Q
                         net (fo=18, routed)          0.651     6.225    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg[12]
    SLICE_X5Y7           LUT3 (Prop_lut3_I0_O)        0.299     6.524 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_i_1/O
                         net (fo=1, routed)           0.632     7.156    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_i_1_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.541 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.541    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.875 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__2/O[1]
                         net (fo=3, routed)           0.336     8.211    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__2_n_6
    SLICE_X4Y8           LUT3 (Prop_lut3_I2_O)        0.303     8.514 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_i_1/O
                         net (fo=1, routed)           0.632     9.147    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_i_1_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     9.543 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.543    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.660 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.660    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.879 f  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__3/O[0]
                         net (fo=14, routed)          0.661    10.540    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__3_n_7
    SLICE_X4Y9           LUT3 (Prop_lut3_I1_O)        0.295    10.835 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_i_2/O
                         net (fo=1, routed)           0.560    11.395    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_i_2_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.793 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.793    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.015 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__1/O[0]
                         net (fo=3, routed)           0.681    12.696    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__1_n_7
    SLICE_X0Y10          LUT4 (Prop_lut4_I3_O)        0.299    12.995 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_i_6/O
                         net (fo=1, routed)           0.000    12.995    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_i_6_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.393 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.393    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.621 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2/CO[2]
                         net (fo=4, routed)           0.318    13.939    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2_n_1
    SLICE_X3Y11          LUT6 (Prop_lut6_I3_O)        0.313    14.252 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PRDATA[7]_i_2__0/O
                         net (fo=6, routed)           0.624    14.876    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PRDATA[7]_i_2__0_n_0
    SLICE_X3Y12          LUT5 (Prop_lut5_I2_O)        0.117    14.993 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PRDATA[6]_i_1__1/O
                         net (fo=1, routed)           0.000    14.993    u_GP_HCSR04/U_APB_Intf_GPIO/D[6]
    SLICE_X3Y12          FDRE                                         r  u_GP_HCSR04/U_APB_Intf_GPIO/PRDATA_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=765, routed)         1.515    14.856    u_GP_HCSR04/U_APB_Intf_GPIO/PCLK
    SLICE_X3Y12          FDRE                                         r  u_GP_HCSR04/U_APB_Intf_GPIO/PRDATA_reg[6]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X3Y12          FDRE (Setup_fdre_C_D)        0.075    15.156    u_GP_HCSR04/U_APB_Intf_GPIO/PRDATA_reg[6]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -14.993    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.255ns  (required time - arrival time)
  Source:                 u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_HCSR04/U_APB_Intf_GPIO/PRDATA_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.704ns  (logic 4.749ns (48.939%)  route 4.955ns (51.061%))
  Logic Levels:           15  (CARRY4=9 LUT3=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=765, routed)         1.634     5.155    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PCLK
    SLICE_X4Y8           FDCE                                         r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDCE (Prop_fdce_C_Q)         0.419     5.574 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[12]/Q
                         net (fo=18, routed)          0.651     6.225    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg[12]
    SLICE_X5Y7           LUT3 (Prop_lut3_I0_O)        0.299     6.524 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_i_1/O
                         net (fo=1, routed)           0.632     7.156    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_i_1_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.541 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.541    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.875 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__2/O[1]
                         net (fo=3, routed)           0.336     8.211    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__2_n_6
    SLICE_X4Y8           LUT3 (Prop_lut3_I2_O)        0.303     8.514 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_i_1/O
                         net (fo=1, routed)           0.632     9.147    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_i_1_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     9.543 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.543    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.660 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.660    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.879 f  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__3/O[0]
                         net (fo=14, routed)          0.661    10.540    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__3_n_7
    SLICE_X4Y9           LUT3 (Prop_lut3_I1_O)        0.295    10.835 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_i_2/O
                         net (fo=1, routed)           0.560    11.395    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_i_2_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.793 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.793    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.015 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__1/O[0]
                         net (fo=3, routed)           0.681    12.696    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__1_n_7
    SLICE_X0Y10          LUT4 (Prop_lut4_I3_O)        0.299    12.995 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_i_6/O
                         net (fo=1, routed)           0.000    12.995    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_i_6_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.393 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.393    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.621 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2/CO[2]
                         net (fo=4, routed)           0.318    13.939    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2_n_1
    SLICE_X3Y11          LUT6 (Prop_lut6_I3_O)        0.313    14.252 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PRDATA[7]_i_2__0/O
                         net (fo=6, routed)           0.483    14.735    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PRDATA[7]_i_2__0_n_0
    SLICE_X3Y10          LUT6 (Prop_lut6_I2_O)        0.124    14.859 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PRDATA[7]_i_1__1/O
                         net (fo=1, routed)           0.000    14.859    u_GP_HCSR04/U_APB_Intf_GPIO/D[7]
    SLICE_X3Y10          FDRE                                         r  u_GP_HCSR04/U_APB_Intf_GPIO/PRDATA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=765, routed)         1.517    14.858    u_GP_HCSR04/U_APB_Intf_GPIO/PCLK
    SLICE_X3Y10          FDRE                                         r  u_GP_HCSR04/U_APB_Intf_GPIO/PRDATA_reg[7]/C
                         clock pessimism              0.260    15.118    
                         clock uncertainty           -0.035    15.083    
    SLICE_X3Y10          FDRE (Setup_fdre_C_D)        0.031    15.114    u_GP_HCSR04/U_APB_Intf_GPIO/PRDATA_reg[7]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -14.859    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.298ns  (required time - arrival time)
  Source:                 u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_HCSR04/U_APB_Intf_GPIO/PRDATA_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.658ns  (logic 4.749ns (49.169%)  route 4.909ns (50.831%))
  Logic Levels:           15  (CARRY4=9 LUT2=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=765, routed)         1.634     5.155    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PCLK
    SLICE_X4Y8           FDCE                                         r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDCE (Prop_fdce_C_Q)         0.419     5.574 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[12]/Q
                         net (fo=18, routed)          0.651     6.225    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg[12]
    SLICE_X5Y7           LUT3 (Prop_lut3_I0_O)        0.299     6.524 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_i_1/O
                         net (fo=1, routed)           0.632     7.156    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_i_1_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.541 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.541    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.875 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__2/O[1]
                         net (fo=3, routed)           0.336     8.211    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__2_n_6
    SLICE_X4Y8           LUT3 (Prop_lut3_I2_O)        0.303     8.514 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_i_1/O
                         net (fo=1, routed)           0.632     9.147    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_i_1_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     9.543 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.543    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.660 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.660    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.879 f  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__3/O[0]
                         net (fo=14, routed)          0.661    10.540    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__3_n_7
    SLICE_X4Y9           LUT3 (Prop_lut3_I1_O)        0.295    10.835 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_i_2/O
                         net (fo=1, routed)           0.560    11.395    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_i_2_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.793 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.793    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.015 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__1/O[0]
                         net (fo=3, routed)           0.681    12.696    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__1_n_7
    SLICE_X0Y10          LUT4 (Prop_lut4_I3_O)        0.299    12.995 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_i_6/O
                         net (fo=1, routed)           0.000    12.995    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_i_6_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.393 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.393    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.621 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2/CO[2]
                         net (fo=4, routed)           0.318    13.939    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2_n_1
    SLICE_X3Y11          LUT6 (Prop_lut6_I3_O)        0.313    14.252 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PRDATA[7]_i_2__0/O
                         net (fo=6, routed)           0.438    14.690    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PRDATA[7]_i_2__0_n_0
    SLICE_X3Y12          LUT2 (Prop_lut2_I0_O)        0.124    14.814 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PRDATA[3]_i_1__1/O
                         net (fo=1, routed)           0.000    14.814    u_GP_HCSR04/U_APB_Intf_GPIO/D[3]
    SLICE_X3Y12          FDRE                                         r  u_GP_HCSR04/U_APB_Intf_GPIO/PRDATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=765, routed)         1.515    14.856    u_GP_HCSR04/U_APB_Intf_GPIO/PCLK
    SLICE_X3Y12          FDRE                                         r  u_GP_HCSR04/U_APB_Intf_GPIO/PRDATA_reg[3]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X3Y12          FDRE (Setup_fdre_C_D)        0.031    15.112    u_GP_HCSR04/U_APB_Intf_GPIO/PRDATA_reg[3]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -14.814    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.347ns  (required time - arrival time)
  Source:                 u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_HCSR04/U_APB_Intf_GPIO/PRDATA_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.653ns  (logic 4.744ns (49.143%)  route 4.909ns (50.857%))
  Logic Levels:           15  (CARRY4=9 LUT3=4 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=765, routed)         1.634     5.155    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PCLK
    SLICE_X4Y8           FDCE                                         r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y8           FDCE (Prop_fdce_C_Q)         0.419     5.574 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg_reg[12]/Q
                         net (fo=18, routed)          0.651     6.225    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/data_reg[12]
    SLICE_X5Y7           LUT3 (Prop_lut3_I0_O)        0.299     6.524 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_i_1/O
                         net (fo=1, routed)           0.632     7.156    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_i_1_n_0
    SLICE_X3Y7           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.541 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.541    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__1_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.875 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__2/O[1]
                         net (fo=3, routed)           0.336     8.211    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__1_carry__2_n_6
    SLICE_X4Y8           LUT3 (Prop_lut3_I2_O)        0.303     8.514 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_i_1/O
                         net (fo=1, routed)           0.632     9.147    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_i_1_n_0
    SLICE_X2Y8           CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     9.543 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.543    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__1_n_0
    SLICE_X2Y9           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.660 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.660    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__2_n_0
    SLICE_X2Y10          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.879 f  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__3/O[0]
                         net (fo=14, routed)          0.661    10.540    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__55_carry__3_n_7
    SLICE_X4Y9           LUT3 (Prop_lut3_I1_O)        0.295    10.835 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_i_2/O
                         net (fo=1, routed)           0.560    11.395    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_i_2_n_0
    SLICE_X1Y9           CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    11.793 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.793    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__0_n_0
    SLICE_X1Y10          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.015 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__1/O[0]
                         net (fo=3, routed)           0.681    12.696    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__104_carry__1_n_7
    SLICE_X0Y10          LUT4 (Prop_lut4_I3_O)        0.299    12.995 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_i_6/O
                         net (fo=1, routed)           0.000    12.995    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_i_6_n_0
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.393 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.393    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__1_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.621 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2/CO[2]
                         net (fo=4, routed)           0.318    13.939    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/o_data__141_carry__2_n_1
    SLICE_X3Y11          LUT6 (Prop_lut6_I3_O)        0.313    14.252 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PRDATA[7]_i_2__0/O
                         net (fo=6, routed)           0.438    14.690    u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PRDATA[7]_i_2__0_n_0
    SLICE_X3Y12          LUT3 (Prop_lut3_I1_O)        0.119    14.809 r  u_GP_HCSR04/u_HC_SR04_module/U_senor_cu/PRDATA[4]_i_1__1/O
                         net (fo=1, routed)           0.000    14.809    u_GP_HCSR04/U_APB_Intf_GPIO/D[4]
    SLICE_X3Y12          FDRE                                         r  u_GP_HCSR04/U_APB_Intf_GPIO/PRDATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=765, routed)         1.515    14.856    u_GP_HCSR04/U_APB_Intf_GPIO/PCLK
    SLICE_X3Y12          FDRE                                         r  u_GP_HCSR04/U_APB_Intf_GPIO/PRDATA_reg[4]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X3Y12          FDRE (Setup_fdre_C_D)        0.075    15.156    u_GP_HCSR04/U_APB_Intf_GPIO/PRDATA_reg[4]
  -------------------------------------------------------------------
                         required time                         15.156    
                         arrival time                         -14.809    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.414ns  (logic 2.216ns (23.540%)  route 7.198ns (76.460%))
  Logic Levels:           9  (CARRY4=3 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=765, routed)         1.560     5.081    U_Core/U_ControlUnit/PCLK
    SLICE_X12Y17         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDCE (Prop_fdce_C_Q)         0.518     5.599 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[1]/Q
                         net (fo=118, routed)         1.913     7.513    U_Core/U_ControlUnit/Q[1]
    SLICE_X0Y24          LUT4 (Prop_lut4_I2_O)        0.124     7.637 r  U_Core/U_ControlUnit/i__carry_i_9/O
                         net (fo=76, routed)          0.854     8.491    U_Core/U_DataPath/U_DecReg_RFRD1/btaken0_inferred__3/i__carry
    SLICE_X10Y23         LUT6 (Prop_lut6_I1_O)        0.124     8.615 r  U_Core/U_DataPath/U_DecReg_RFRD1/i__carry__0_i_4__1/O
                         net (fo=2, routed)           0.888     9.503    U_Core/U_DataPath/U_ALU/btaken0_inferred__3/i__carry__1_0[0]
    SLICE_X3Y23          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    10.029 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.029    U_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry__0_n_0
    SLICE_X3Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.143 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.009    10.152    U_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry__1_n_0
    SLICE_X3Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.266 r  U_Core/U_DataPath/U_ALU/btaken0_inferred__1/i__carry__2/CO[3]
                         net (fo=2, routed)           0.886    11.152    U_Core/U_DataPath/U_DecReg_RFRD1/CO[0]
    SLICE_X4Y27          LUT6 (Prop_lut6_I0_O)        0.124    11.276 r  U_Core/U_DataPath/U_DecReg_RFRD1/RegFile_reg_r1_0_31_0_5_i_105/O
                         net (fo=1, routed)           0.793    12.069    U_Core/U_DataPath/U_DecReg_RFRD1/RegFile_reg_r1_0_31_0_5_i_105_n_0
    SLICE_X10Y27         LUT4 (Prop_lut4_I1_O)        0.117    12.186 r  U_Core/U_DataPath/U_DecReg_RFRD1/RegFile_reg_r1_0_31_0_5_i_58/O
                         net (fo=1, routed)           0.752    12.938    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_3_0
    SLICE_X10Y21         LUT6 (Prop_lut6_I0_O)        0.331    13.269 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_25/O
                         net (fo=1, routed)           0.476    13.745    U_Core/U_ControlUnit/U_DataPath/aluResult__0[0]
    SLICE_X9Y17          LUT6 (Prop_lut6_I4_O)        0.124    13.869 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.626    14.495    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/DIA0
    SLICE_X10Y15         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=765, routed)         1.445    14.786    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/WCLK
    SLICE_X10Y15         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMA/CLK
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X10Y15         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.850    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                         -14.495    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.399ns  (required time - arrival time)
  Source:                 U_Core/U_ControlUnit/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.335ns  (logic 1.768ns (18.940%)  route 7.567ns (81.060%))
  Logic Levels:           8  (LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=765, routed)         1.560     5.081    U_Core/U_ControlUnit/PCLK
    SLICE_X12Y17         FDCE                                         r  U_Core/U_ControlUnit/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y17         FDCE (Prop_fdce_C_Q)         0.518     5.599 r  U_Core/U_ControlUnit/FSM_sequential_state_reg[2]/Q
                         net (fo=124, routed)         1.867     7.467    U_Core/U_ControlUnit/Q[2]
    SLICE_X2Y26          LUT4 (Prop_lut4_I3_O)        0.124     7.591 r  U_Core/U_ControlUnit/result0_carry_i_5/O
                         net (fo=84, routed)          1.197     8.788    U_Core/U_ControlUnit/FSM_sequential_state_reg[3]_3
    SLICE_X10Y25         LUT6 (Prop_lut6_I2_O)        0.124     8.912 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_117/O
                         net (fo=2, routed)           0.355     9.267    U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_117_n_0
    SLICE_X11Y25         LUT5 (Prop_lut5_I4_O)        0.124     9.391 r  U_Core/U_ControlUnit/q[31]_i_23/O
                         net (fo=3, routed)           0.869    10.260    U_Core/U_ControlUnit/q[31]_i_23_n_0
    SLICE_X11Y25         LUT6 (Prop_lut6_I1_O)        0.124    10.384 r  U_Core/U_ControlUnit/q[31]_i_17/O
                         net (fo=61, routed)          0.892    11.276    U_Core/U_DataPath/U_DecReg_RFRD1/q[2]_i_2_0
    SLICE_X8Y29          LUT6 (Prop_lut6_I5_O)        0.124    11.400 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[19]_i_5/O
                         net (fo=1, routed)           0.638    12.038    U_Core/U_DataPath/U_DecReg_RFRD1/q[19]_i_5_n_0
    SLICE_X8Y29          LUT5 (Prop_lut5_I1_O)        0.124    12.162 r  U_Core/U_DataPath/U_DecReg_RFRD1/q[19]_i_2/O
                         net (fo=1, routed)           0.000    12.162    U_Core/U_DataPath/U_DecReg_RFRD1/q[19]_i_2_n_0
    SLICE_X8Y29          MUXF7 (Prop_muxf7_I0_O)      0.209    12.371 r  U_Core/U_DataPath/U_DecReg_RFRD1/q_reg[19]_i_1/O
                         net (fo=2, routed)           1.112    13.483    U_Core/U_ControlUnit/U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29[14]
    SLICE_X2Y18          LUT6 (Prop_lut6_I4_O)        0.297    13.780 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_1/O
                         net (fo=2, routed)           0.636    14.416    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/DIA1
    SLICE_X2Y21          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=765, routed)         1.507    14.848    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/WCLK
    SLICE_X2Y21          RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMA_D1/CLK
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X2Y21          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.815    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                         -14.416    
  -------------------------------------------------------------------
                         slack                                  0.399    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_addr_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.454%)  route 0.156ns (52.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=765, routed)         0.564     1.447    U_APB_Master/PCLK
    SLICE_X9Y11          FDCE                                         r  U_APB_Master/temp_addr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDCE (Prop_fdce_C_Q)         0.141     1.588 r  U_APB_Master/temp_addr_reg_reg[10]/Q
                         net (fo=1, routed)           0.156     1.744    U_RAM/Q[8]
    RAMB36_X0Y2          RAMB36E1                                     r  U_RAM/mem_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=765, routed)         0.873     2.001    U_RAM/PCLK
    RAMB36_X0Y2          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.503    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.686    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_addr_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.203%)  route 0.158ns (52.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=765, routed)         0.564     1.447    U_APB_Master/PCLK
    SLICE_X9Y11          FDCE                                         r  U_APB_Master/temp_addr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDCE (Prop_fdce_C_Q)         0.141     1.588 r  U_APB_Master/temp_addr_reg_reg[5]/Q
                         net (fo=1, routed)           0.158     1.746    U_RAM/Q[3]
    RAMB36_X0Y2          RAMB36E1                                     r  U_RAM/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=765, routed)         0.873     2.001    U_RAM/PCLK
    RAMB36_X0Y2          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.503    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.686    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.164ns (38.390%)  route 0.263ns (61.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=765, routed)         0.560     1.443    U_APB_Master/PCLK
    SLICE_X8Y17          FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y17          FDCE (Prop_fdce_C_Q)         0.164     1.607 r  U_APB_Master/temp_wdata_reg_reg[18]/Q
                         net (fo=4, routed)           0.263     1.870    U_RAM/D[18]
    RAMB36_X0Y2          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[18]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=765, routed)         0.873     2.001    U_RAM/PCLK
    RAMB36_X0Y2          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.503    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[18])
                                                      0.296     1.799    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_addr_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.164ns (50.977%)  route 0.158ns (49.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=765, routed)         0.562     1.445    U_APB_Master/PCLK
    SLICE_X8Y13          FDCE                                         r  U_APB_Master/temp_addr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDCE (Prop_fdce_C_Q)         0.164     1.609 r  U_APB_Master/temp_addr_reg_reg[9]/Q
                         net (fo=1, routed)           0.158     1.767    U_RAM/Q[7]
    RAMB36_X0Y2          RAMB36E1                                     r  U_RAM/mem_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=765, routed)         0.873     2.001    U_RAM/PCLK
    RAMB36_X0Y2          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.503    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.686    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.148ns (38.179%)  route 0.240ns (61.821%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=765, routed)         0.562     1.445    U_APB_Master/PCLK
    SLICE_X8Y13          FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDCE (Prop_fdce_C_Q)         0.148     1.593 r  U_APB_Master/temp_wdata_reg_reg[8]/Q
                         net (fo=4, routed)           0.240     1.833    U_RAM/D[8]
    RAMB36_X0Y2          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=765, routed)         0.873     2.001    U_RAM/PCLK
    RAMB36_X0Y2          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.503    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.242     1.745    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.879%)  route 0.288ns (67.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=765, routed)         0.591     1.474    u_GP_UART/u_inputBuffer/u_fifo_CU/PCLK
    SLICE_X4Y11          FDCE                                         r  u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[0]/Q
                         net (fo=20, routed)          0.288     1.903    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/ADDRD0
    SLICE_X6Y10          RAMD32                                       r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=765, routed)         0.862     1.989    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/WCLK
    SLICE_X6Y10          RAMD32                                       r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMA/CLK
                         clock pessimism             -0.499     1.490    
    SLICE_X6Y10          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.800    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.879%)  route 0.288ns (67.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=765, routed)         0.591     1.474    u_GP_UART/u_inputBuffer/u_fifo_CU/PCLK
    SLICE_X4Y11          FDCE                                         r  u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[0]/Q
                         net (fo=20, routed)          0.288     1.903    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/ADDRD0
    SLICE_X6Y10          RAMD32                                       r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=765, routed)         0.862     1.989    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/WCLK
    SLICE_X6Y10          RAMD32                                       r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMA_D1/CLK
                         clock pessimism             -0.499     1.490    
    SLICE_X6Y10          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.800    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.879%)  route 0.288ns (67.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=765, routed)         0.591     1.474    u_GP_UART/u_inputBuffer/u_fifo_CU/PCLK
    SLICE_X4Y11          FDCE                                         r  u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[0]/Q
                         net (fo=20, routed)          0.288     1.903    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/ADDRD0
    SLICE_X6Y10          RAMD32                                       r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=765, routed)         0.862     1.989    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/WCLK
    SLICE_X6Y10          RAMD32                                       r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMB/CLK
                         clock pessimism             -0.499     1.490    
    SLICE_X6Y10          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.800    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMB
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.879%)  route 0.288ns (67.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=765, routed)         0.591     1.474    u_GP_UART/u_inputBuffer/u_fifo_CU/PCLK
    SLICE_X4Y11          FDCE                                         r  u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[0]/Q
                         net (fo=20, routed)          0.288     1.903    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/ADDRD0
    SLICE_X6Y10          RAMD32                                       r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=765, routed)         0.862     1.989    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/WCLK
    SLICE_X6Y10          RAMD32                                       r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMB_D1/CLK
                         clock pessimism             -0.499     1.490    
    SLICE_X6Y10          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.800    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.879%)  route 0.288ns (67.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=765, routed)         0.591     1.474    u_GP_UART/u_inputBuffer/u_fifo_CU/PCLK
    SLICE_X4Y11          FDCE                                         r  u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  u_GP_UART/u_inputBuffer/u_fifo_CU/wr_ptr_reg_reg[0]/Q
                         net (fo=20, routed)          0.288     1.903    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/ADDRD0
    SLICE_X6Y10          RAMD32                                       r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=765, routed)         0.862     1.989    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/WCLK
    SLICE_X6Y10          RAMD32                                       r  u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMC/CLK
                         clock pessimism             -0.499     1.490    
    SLICE_X6Y10          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.800    u_GP_UART/u_inputBuffer/u_fifo_ram/mem_reg_0_3_6_7/RAMC
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.103    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2    U_RAM/mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X4Y16    U_APB_Master/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X4Y16    U_APB_Master/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X3Y15    U_APB_Master/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X2Y29    U_Core/U_DataPath/U_ExeReg_ALU/q_reg[17]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X2Y29    U_Core/U_DataPath/U_ExeReg_ALU/q_reg[18]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X2Y29    U_Core/U_DataPath/U_ExeReg_ALU/q_reg[19]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X6Y29    U_Core/U_DataPath/U_ExeReg_ALU/q_reg[20]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X2Y28    U_Core/U_DataPath/U_ExeReg_ALU/q_reg[21]/C
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y15   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y15   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y19    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y19    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y19    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y19    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y19    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y19    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y19    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y19    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_12_17/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y16   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y16   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y16   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y16   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y16   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y16   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y16   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y16   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y24    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X2Y24    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA_D1/CLK



