Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Aug  1 09:55:17 2020
| Host         : LAPTOP-20I5KGRG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file tinyriscv_soc_top_timing_summary_routed.rpt -pb tinyriscv_soc_top_timing_summary_routed.pb -rpx tinyriscv_soc_top_timing_summary_routed.rpx -warn_on_violation
| Design       : tinyriscv_soc_top
| Device       : 7s15-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 413 register/latch pins with no clock driven by root clock pin: jtag_TCK (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1207 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.974        0.000                      0                 3615        0.092        0.000                      0                 3615        8.750        0.000                       0                  2213  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.974        0.000                      0                 3615        0.092        0.000                      0                 3615        8.750        0.000                       0                  2213  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.974ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.974ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/inst_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_regs/regs_reg[18][27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.948ns  (logic 10.285ns (54.281%)  route 8.663ns (45.719%))
  Logic Levels:           24  (CARRY4=12 DSP48E1=2 LUT1=1 LUT4=3 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 24.855 - 20.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_IBUF_BUFG_inst/O
                         net (fo=2212, routed)        1.599     5.116    u_tinyriscv/u_id_ex/clk_IBUF_BUFG
    SLICE_X19Y25         FDRE                                         r  u_tinyriscv/u_id_ex/inst_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y25         FDRE (Prop_fdre_C_Q)         0.456     5.572 r  u_tinyriscv/u_id_ex/inst_o_reg[1]/Q
                         net (fo=4, routed)           0.805     6.377    u_tinyriscv/u_id_ex/ie_inst_o[1]
    SLICE_X20Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.501 r  u_tinyriscv/u_id_ex/mul_temp_i_44/O
                         net (fo=5, routed)           0.880     7.380    u_tinyriscv/u_id_ex/mul_temp_i_44_n_0
    SLICE_X24Y25         LUT5 (Prop_lut5_I3_O)        0.153     7.533 f  u_tinyriscv/u_id_ex/mul_temp_i_33/O
                         net (fo=4, routed)           0.454     7.987    u_tinyriscv/u_id_ex/mul_temp_i_33_n_0
    SLICE_X24Y26         LUT4 (Prop_lut4_I3_O)        0.331     8.318 r  u_tinyriscv/u_id_ex/mul_temp_i_39/O
                         net (fo=30, routed)          0.975     9.293    u_tinyriscv/u_id_ex/mul_temp_i_39_n_0
    SLICE_X25Y30         LUT4 (Prop_lut4_I2_O)        0.124     9.417 r  u_tinyriscv/u_id_ex/mul_temp_i_16/O
                         net (fo=2, routed)           0.839    10.256    u_tinyriscv/u_ex/mul_op2[15]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    14.107 r  u_tinyriscv/u_ex/mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.109    u_tinyriscv/u_ex/mul_temp__1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    15.627 r  u_tinyriscv/u_ex/mul_temp__2/P[0]
                         net (fo=2, routed)           0.956    16.582    u_tinyriscv/u_ex/mul_temp__2_n_105
    SLICE_X29Y26         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.089 r  u_tinyriscv/u_ex/regs_reg[1][19]_i_29/CO[3]
                         net (fo=1, routed)           0.000    17.089    u_tinyriscv/u_ex/regs_reg[1][19]_i_29_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.203 r  u_tinyriscv/u_ex/regs_reg[1][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.203    u_tinyriscv/u_ex/regs_reg[1][25]_i_32_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.537 f  u_tinyriscv/u_ex/regs_reg[1][25]_i_17/O[1]
                         net (fo=2, routed)           0.374    17.911    u_tinyriscv_n_1121
    SLICE_X28Y28         LUT1 (Prop_lut1_I0_O)        0.303    18.214 r  regs[1][3]_i_48/O
                         net (fo=1, routed)           0.000    18.214    u_tinyriscv/u_ex/regs_reg[1][3]_i_29_0[1]
    SLICE_X28Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.747 r  u_tinyriscv/u_ex/regs_reg[1][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    18.747    u_tinyriscv/u_ex/regs_reg[1][3]_i_39_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.864 r  u_tinyriscv/u_ex/regs_reg[1][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.864    u_tinyriscv/u_ex/regs_reg[1][3]_i_29_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.981 r  u_tinyriscv/u_ex/regs_reg[1][3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.981    u_tinyriscv/u_ex/regs_reg[1][3]_i_21_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.098 r  u_tinyriscv/u_ex/regs_reg[1][10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.098    u_tinyriscv/u_ex/regs_reg[1][10]_i_40_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.215 r  u_tinyriscv/u_ex/regs_reg[1][10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.215    u_tinyriscv/u_ex/regs_reg[1][10]_i_26_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.332 r  u_tinyriscv/u_ex/regs_reg[1][15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    19.332    u_tinyriscv/u_ex/regs_reg[1][15]_i_17_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.449 r  u_tinyriscv/u_ex/regs_reg[1][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    19.449    u_tinyriscv/u_ex/regs_reg[1][19]_i_28_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.566 r  u_tinyriscv/u_ex/regs_reg[1][25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.566    u_tinyriscv/u_ex/regs_reg[1][25]_i_27_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.881 r  u_tinyriscv/u_ex/regs_reg[1][25]_i_16/O[3]
                         net (fo=1, routed)           0.516    20.397    u_tinyriscv/u_id_ex/p_18_in[27]
    SLICE_X27Y36         LUT6 (Prop_lut6_I2_O)        0.307    20.704 f  u_tinyriscv/u_id_ex/regs[1][27]_i_10/O
                         net (fo=1, routed)           0.517    21.221    u_tinyriscv/u_id_ex/regs[1][27]_i_10_n_0
    SLICE_X26Y36         LUT5 (Prop_lut5_I3_O)        0.124    21.345 r  u_tinyriscv/u_id_ex/regs[1][27]_i_7/O
                         net (fo=1, routed)           0.737    22.082    u_tinyriscv/u_id_ex/regs[1][27]_i_7_n_0
    SLICE_X17Y35         LUT6 (Prop_lut6_I3_O)        0.124    22.206 f  u_tinyriscv/u_id_ex/regs[1][27]_i_5/O
                         net (fo=1, routed)           0.448    22.653    u_tinyriscv/u_id_ex/regs[1][27]_i_5_n_0
    SLICE_X15Y35         LUT5 (Prop_lut5_I1_O)        0.124    22.777 r  u_tinyriscv/u_id_ex/regs[1][27]_i_3/O
                         net (fo=33, routed)          1.163    23.940    u_tinyriscv/u_div/ex_reg_wdata_o[16]
    SLICE_X7Y44          LUT5 (Prop_lut5_I2_O)        0.124    24.064 r  u_tinyriscv/u_div/regs[18][27]_i_1/O
                         net (fo=1, routed)           0.000    24.064    u_tinyriscv/u_regs/regs_reg[18][27]_0
    SLICE_X7Y44          FDRE                                         r  u_tinyriscv/u_regs/regs_reg[18][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.886    23.247    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.338 r  clk_IBUF_BUFG_inst/O
                         net (fo=2212, routed)        1.517    24.855    u_tinyriscv/u_regs/clk_IBUF_BUFG
    SLICE_X7Y44          FDRE                                         r  u_tinyriscv/u_regs/regs_reg[18][27]/C
                         clock pessimism              0.187    25.042    
                         clock uncertainty           -0.035    25.007    
    SLICE_X7Y44          FDRE (Setup_fdre_C_D)        0.031    25.038    u_tinyriscv/u_regs/regs_reg[18][27]
  -------------------------------------------------------------------
                         required time                         25.038    
                         arrival time                         -24.064    
  -------------------------------------------------------------------
                         slack                                  0.974    

Slack (MET) :             1.030ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/inst_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_regs/regs_reg[7][27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.891ns  (logic 10.285ns (54.443%)  route 8.606ns (45.557%))
  Logic Levels:           24  (CARRY4=12 DSP48E1=2 LUT1=1 LUT4=3 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 24.855 - 20.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_IBUF_BUFG_inst/O
                         net (fo=2212, routed)        1.599     5.116    u_tinyriscv/u_id_ex/clk_IBUF_BUFG
    SLICE_X19Y25         FDRE                                         r  u_tinyriscv/u_id_ex/inst_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y25         FDRE (Prop_fdre_C_Q)         0.456     5.572 r  u_tinyriscv/u_id_ex/inst_o_reg[1]/Q
                         net (fo=4, routed)           0.805     6.377    u_tinyriscv/u_id_ex/ie_inst_o[1]
    SLICE_X20Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.501 r  u_tinyriscv/u_id_ex/mul_temp_i_44/O
                         net (fo=5, routed)           0.880     7.380    u_tinyriscv/u_id_ex/mul_temp_i_44_n_0
    SLICE_X24Y25         LUT5 (Prop_lut5_I3_O)        0.153     7.533 f  u_tinyriscv/u_id_ex/mul_temp_i_33/O
                         net (fo=4, routed)           0.454     7.987    u_tinyriscv/u_id_ex/mul_temp_i_33_n_0
    SLICE_X24Y26         LUT4 (Prop_lut4_I3_O)        0.331     8.318 r  u_tinyriscv/u_id_ex/mul_temp_i_39/O
                         net (fo=30, routed)          0.975     9.293    u_tinyriscv/u_id_ex/mul_temp_i_39_n_0
    SLICE_X25Y30         LUT4 (Prop_lut4_I2_O)        0.124     9.417 r  u_tinyriscv/u_id_ex/mul_temp_i_16/O
                         net (fo=2, routed)           0.839    10.256    u_tinyriscv/u_ex/mul_op2[15]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    14.107 r  u_tinyriscv/u_ex/mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.109    u_tinyriscv/u_ex/mul_temp__1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    15.627 r  u_tinyriscv/u_ex/mul_temp__2/P[0]
                         net (fo=2, routed)           0.956    16.582    u_tinyriscv/u_ex/mul_temp__2_n_105
    SLICE_X29Y26         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.089 r  u_tinyriscv/u_ex/regs_reg[1][19]_i_29/CO[3]
                         net (fo=1, routed)           0.000    17.089    u_tinyriscv/u_ex/regs_reg[1][19]_i_29_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.203 r  u_tinyriscv/u_ex/regs_reg[1][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.203    u_tinyriscv/u_ex/regs_reg[1][25]_i_32_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.537 f  u_tinyriscv/u_ex/regs_reg[1][25]_i_17/O[1]
                         net (fo=2, routed)           0.374    17.911    u_tinyriscv_n_1121
    SLICE_X28Y28         LUT1 (Prop_lut1_I0_O)        0.303    18.214 r  regs[1][3]_i_48/O
                         net (fo=1, routed)           0.000    18.214    u_tinyriscv/u_ex/regs_reg[1][3]_i_29_0[1]
    SLICE_X28Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.747 r  u_tinyriscv/u_ex/regs_reg[1][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    18.747    u_tinyriscv/u_ex/regs_reg[1][3]_i_39_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.864 r  u_tinyriscv/u_ex/regs_reg[1][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.864    u_tinyriscv/u_ex/regs_reg[1][3]_i_29_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.981 r  u_tinyriscv/u_ex/regs_reg[1][3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.981    u_tinyriscv/u_ex/regs_reg[1][3]_i_21_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.098 r  u_tinyriscv/u_ex/regs_reg[1][10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.098    u_tinyriscv/u_ex/regs_reg[1][10]_i_40_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.215 r  u_tinyriscv/u_ex/regs_reg[1][10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.215    u_tinyriscv/u_ex/regs_reg[1][10]_i_26_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.332 r  u_tinyriscv/u_ex/regs_reg[1][15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    19.332    u_tinyriscv/u_ex/regs_reg[1][15]_i_17_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.449 r  u_tinyriscv/u_ex/regs_reg[1][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    19.449    u_tinyriscv/u_ex/regs_reg[1][19]_i_28_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.566 r  u_tinyriscv/u_ex/regs_reg[1][25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.566    u_tinyriscv/u_ex/regs_reg[1][25]_i_27_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.881 r  u_tinyriscv/u_ex/regs_reg[1][25]_i_16/O[3]
                         net (fo=1, routed)           0.516    20.397    u_tinyriscv/u_id_ex/p_18_in[27]
    SLICE_X27Y36         LUT6 (Prop_lut6_I2_O)        0.307    20.704 f  u_tinyriscv/u_id_ex/regs[1][27]_i_10/O
                         net (fo=1, routed)           0.517    21.221    u_tinyriscv/u_id_ex/regs[1][27]_i_10_n_0
    SLICE_X26Y36         LUT5 (Prop_lut5_I3_O)        0.124    21.345 r  u_tinyriscv/u_id_ex/regs[1][27]_i_7/O
                         net (fo=1, routed)           0.737    22.082    u_tinyriscv/u_id_ex/regs[1][27]_i_7_n_0
    SLICE_X17Y35         LUT6 (Prop_lut6_I3_O)        0.124    22.206 f  u_tinyriscv/u_id_ex/regs[1][27]_i_5/O
                         net (fo=1, routed)           0.448    22.653    u_tinyriscv/u_id_ex/regs[1][27]_i_5_n_0
    SLICE_X15Y35         LUT5 (Prop_lut5_I1_O)        0.124    22.777 r  u_tinyriscv/u_id_ex/regs[1][27]_i_3/O
                         net (fo=33, routed)          1.106    23.883    u_tinyriscv/u_div/ex_reg_wdata_o[16]
    SLICE_X4Y46          LUT6 (Prop_lut6_I3_O)        0.124    24.007 r  u_tinyriscv/u_div/regs[7][27]_i_1/O
                         net (fo=1, routed)           0.000    24.007    u_tinyriscv/u_regs/regs_reg[7][27]_0
    SLICE_X4Y46          FDRE                                         r  u_tinyriscv/u_regs/regs_reg[7][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.886    23.247    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.338 r  clk_IBUF_BUFG_inst/O
                         net (fo=2212, routed)        1.517    24.855    u_tinyriscv/u_regs/clk_IBUF_BUFG
    SLICE_X4Y46          FDRE                                         r  u_tinyriscv/u_regs/regs_reg[7][27]/C
                         clock pessimism              0.187    25.042    
                         clock uncertainty           -0.035    25.007    
    SLICE_X4Y46          FDRE (Setup_fdre_C_D)        0.031    25.038    u_tinyriscv/u_regs/regs_reg[7][27]
  -------------------------------------------------------------------
                         required time                         25.038    
                         arrival time                         -24.007    
  -------------------------------------------------------------------
                         slack                                  1.030    

Slack (MET) :             1.066ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/inst_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_regs/regs_reg[8][27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.859ns  (logic 10.285ns (54.538%)  route 8.574ns (45.462%))
  Logic Levels:           24  (CARRY4=12 DSP48E1=2 LUT1=1 LUT4=3 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 24.858 - 20.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_IBUF_BUFG_inst/O
                         net (fo=2212, routed)        1.599     5.116    u_tinyriscv/u_id_ex/clk_IBUF_BUFG
    SLICE_X19Y25         FDRE                                         r  u_tinyriscv/u_id_ex/inst_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y25         FDRE (Prop_fdre_C_Q)         0.456     5.572 r  u_tinyriscv/u_id_ex/inst_o_reg[1]/Q
                         net (fo=4, routed)           0.805     6.377    u_tinyriscv/u_id_ex/ie_inst_o[1]
    SLICE_X20Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.501 r  u_tinyriscv/u_id_ex/mul_temp_i_44/O
                         net (fo=5, routed)           0.880     7.380    u_tinyriscv/u_id_ex/mul_temp_i_44_n_0
    SLICE_X24Y25         LUT5 (Prop_lut5_I3_O)        0.153     7.533 f  u_tinyriscv/u_id_ex/mul_temp_i_33/O
                         net (fo=4, routed)           0.454     7.987    u_tinyriscv/u_id_ex/mul_temp_i_33_n_0
    SLICE_X24Y26         LUT4 (Prop_lut4_I3_O)        0.331     8.318 r  u_tinyriscv/u_id_ex/mul_temp_i_39/O
                         net (fo=30, routed)          0.975     9.293    u_tinyriscv/u_id_ex/mul_temp_i_39_n_0
    SLICE_X25Y30         LUT4 (Prop_lut4_I2_O)        0.124     9.417 r  u_tinyriscv/u_id_ex/mul_temp_i_16/O
                         net (fo=2, routed)           0.839    10.256    u_tinyriscv/u_ex/mul_op2[15]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    14.107 r  u_tinyriscv/u_ex/mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.109    u_tinyriscv/u_ex/mul_temp__1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    15.627 r  u_tinyriscv/u_ex/mul_temp__2/P[0]
                         net (fo=2, routed)           0.956    16.582    u_tinyriscv/u_ex/mul_temp__2_n_105
    SLICE_X29Y26         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.089 r  u_tinyriscv/u_ex/regs_reg[1][19]_i_29/CO[3]
                         net (fo=1, routed)           0.000    17.089    u_tinyriscv/u_ex/regs_reg[1][19]_i_29_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.203 r  u_tinyriscv/u_ex/regs_reg[1][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.203    u_tinyriscv/u_ex/regs_reg[1][25]_i_32_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.537 f  u_tinyriscv/u_ex/regs_reg[1][25]_i_17/O[1]
                         net (fo=2, routed)           0.374    17.911    u_tinyriscv_n_1121
    SLICE_X28Y28         LUT1 (Prop_lut1_I0_O)        0.303    18.214 r  regs[1][3]_i_48/O
                         net (fo=1, routed)           0.000    18.214    u_tinyriscv/u_ex/regs_reg[1][3]_i_29_0[1]
    SLICE_X28Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.747 r  u_tinyriscv/u_ex/regs_reg[1][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    18.747    u_tinyriscv/u_ex/regs_reg[1][3]_i_39_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.864 r  u_tinyriscv/u_ex/regs_reg[1][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.864    u_tinyriscv/u_ex/regs_reg[1][3]_i_29_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.981 r  u_tinyriscv/u_ex/regs_reg[1][3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.981    u_tinyriscv/u_ex/regs_reg[1][3]_i_21_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.098 r  u_tinyriscv/u_ex/regs_reg[1][10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.098    u_tinyriscv/u_ex/regs_reg[1][10]_i_40_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.215 r  u_tinyriscv/u_ex/regs_reg[1][10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.215    u_tinyriscv/u_ex/regs_reg[1][10]_i_26_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.332 r  u_tinyriscv/u_ex/regs_reg[1][15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    19.332    u_tinyriscv/u_ex/regs_reg[1][15]_i_17_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.449 r  u_tinyriscv/u_ex/regs_reg[1][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    19.449    u_tinyriscv/u_ex/regs_reg[1][19]_i_28_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.566 r  u_tinyriscv/u_ex/regs_reg[1][25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.566    u_tinyriscv/u_ex/regs_reg[1][25]_i_27_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.881 r  u_tinyriscv/u_ex/regs_reg[1][25]_i_16/O[3]
                         net (fo=1, routed)           0.516    20.397    u_tinyriscv/u_id_ex/p_18_in[27]
    SLICE_X27Y36         LUT6 (Prop_lut6_I2_O)        0.307    20.704 f  u_tinyriscv/u_id_ex/regs[1][27]_i_10/O
                         net (fo=1, routed)           0.517    21.221    u_tinyriscv/u_id_ex/regs[1][27]_i_10_n_0
    SLICE_X26Y36         LUT5 (Prop_lut5_I3_O)        0.124    21.345 r  u_tinyriscv/u_id_ex/regs[1][27]_i_7/O
                         net (fo=1, routed)           0.737    22.082    u_tinyriscv/u_id_ex/regs[1][27]_i_7_n_0
    SLICE_X17Y35         LUT6 (Prop_lut6_I3_O)        0.124    22.206 f  u_tinyriscv/u_id_ex/regs[1][27]_i_5/O
                         net (fo=1, routed)           0.448    22.653    u_tinyriscv/u_id_ex/regs[1][27]_i_5_n_0
    SLICE_X15Y35         LUT5 (Prop_lut5_I1_O)        0.124    22.777 r  u_tinyriscv/u_id_ex/regs[1][27]_i_3/O
                         net (fo=33, routed)          1.073    23.851    u_tinyriscv/u_div/ex_reg_wdata_o[16]
    SLICE_X3Y47          LUT6 (Prop_lut6_I4_O)        0.124    23.975 r  u_tinyriscv/u_div/regs[8][27]_i_1/O
                         net (fo=1, routed)           0.000    23.975    u_tinyriscv/u_regs/regs_reg[8][31]_2[17]
    SLICE_X3Y47          FDRE                                         r  u_tinyriscv/u_regs/regs_reg[8][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.886    23.247    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.338 r  clk_IBUF_BUFG_inst/O
                         net (fo=2212, routed)        1.520    24.858    u_tinyriscv/u_regs/clk_IBUF_BUFG
    SLICE_X3Y47          FDRE                                         r  u_tinyriscv/u_regs/regs_reg[8][27]/C
                         clock pessimism              0.187    25.045    
                         clock uncertainty           -0.035    25.010    
    SLICE_X3Y47          FDRE (Setup_fdre_C_D)        0.031    25.041    u_tinyriscv/u_regs/regs_reg[8][27]
  -------------------------------------------------------------------
                         required time                         25.041    
                         arrival time                         -23.975    
  -------------------------------------------------------------------
                         slack                                  1.066    

Slack (MET) :             1.067ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/inst_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_regs/regs_reg[4][27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.856ns  (logic 10.285ns (54.544%)  route 8.571ns (45.456%))
  Logic Levels:           24  (CARRY4=12 DSP48E1=2 LUT1=1 LUT4=3 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 24.857 - 20.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_IBUF_BUFG_inst/O
                         net (fo=2212, routed)        1.599     5.116    u_tinyriscv/u_id_ex/clk_IBUF_BUFG
    SLICE_X19Y25         FDRE                                         r  u_tinyriscv/u_id_ex/inst_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y25         FDRE (Prop_fdre_C_Q)         0.456     5.572 r  u_tinyriscv/u_id_ex/inst_o_reg[1]/Q
                         net (fo=4, routed)           0.805     6.377    u_tinyriscv/u_id_ex/ie_inst_o[1]
    SLICE_X20Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.501 r  u_tinyriscv/u_id_ex/mul_temp_i_44/O
                         net (fo=5, routed)           0.880     7.380    u_tinyriscv/u_id_ex/mul_temp_i_44_n_0
    SLICE_X24Y25         LUT5 (Prop_lut5_I3_O)        0.153     7.533 f  u_tinyriscv/u_id_ex/mul_temp_i_33/O
                         net (fo=4, routed)           0.454     7.987    u_tinyriscv/u_id_ex/mul_temp_i_33_n_0
    SLICE_X24Y26         LUT4 (Prop_lut4_I3_O)        0.331     8.318 r  u_tinyriscv/u_id_ex/mul_temp_i_39/O
                         net (fo=30, routed)          0.975     9.293    u_tinyriscv/u_id_ex/mul_temp_i_39_n_0
    SLICE_X25Y30         LUT4 (Prop_lut4_I2_O)        0.124     9.417 r  u_tinyriscv/u_id_ex/mul_temp_i_16/O
                         net (fo=2, routed)           0.839    10.256    u_tinyriscv/u_ex/mul_op2[15]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    14.107 r  u_tinyriscv/u_ex/mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.109    u_tinyriscv/u_ex/mul_temp__1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    15.627 r  u_tinyriscv/u_ex/mul_temp__2/P[0]
                         net (fo=2, routed)           0.956    16.582    u_tinyriscv/u_ex/mul_temp__2_n_105
    SLICE_X29Y26         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.089 r  u_tinyriscv/u_ex/regs_reg[1][19]_i_29/CO[3]
                         net (fo=1, routed)           0.000    17.089    u_tinyriscv/u_ex/regs_reg[1][19]_i_29_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.203 r  u_tinyriscv/u_ex/regs_reg[1][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.203    u_tinyriscv/u_ex/regs_reg[1][25]_i_32_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.537 f  u_tinyriscv/u_ex/regs_reg[1][25]_i_17/O[1]
                         net (fo=2, routed)           0.374    17.911    u_tinyriscv_n_1121
    SLICE_X28Y28         LUT1 (Prop_lut1_I0_O)        0.303    18.214 r  regs[1][3]_i_48/O
                         net (fo=1, routed)           0.000    18.214    u_tinyriscv/u_ex/regs_reg[1][3]_i_29_0[1]
    SLICE_X28Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.747 r  u_tinyriscv/u_ex/regs_reg[1][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    18.747    u_tinyriscv/u_ex/regs_reg[1][3]_i_39_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.864 r  u_tinyriscv/u_ex/regs_reg[1][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.864    u_tinyriscv/u_ex/regs_reg[1][3]_i_29_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.981 r  u_tinyriscv/u_ex/regs_reg[1][3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.981    u_tinyriscv/u_ex/regs_reg[1][3]_i_21_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.098 r  u_tinyriscv/u_ex/regs_reg[1][10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.098    u_tinyriscv/u_ex/regs_reg[1][10]_i_40_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.215 r  u_tinyriscv/u_ex/regs_reg[1][10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.215    u_tinyriscv/u_ex/regs_reg[1][10]_i_26_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.332 r  u_tinyriscv/u_ex/regs_reg[1][15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    19.332    u_tinyriscv/u_ex/regs_reg[1][15]_i_17_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.449 r  u_tinyriscv/u_ex/regs_reg[1][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    19.449    u_tinyriscv/u_ex/regs_reg[1][19]_i_28_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.566 r  u_tinyriscv/u_ex/regs_reg[1][25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.566    u_tinyriscv/u_ex/regs_reg[1][25]_i_27_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.881 r  u_tinyriscv/u_ex/regs_reg[1][25]_i_16/O[3]
                         net (fo=1, routed)           0.516    20.397    u_tinyriscv/u_id_ex/p_18_in[27]
    SLICE_X27Y36         LUT6 (Prop_lut6_I2_O)        0.307    20.704 f  u_tinyriscv/u_id_ex/regs[1][27]_i_10/O
                         net (fo=1, routed)           0.517    21.221    u_tinyriscv/u_id_ex/regs[1][27]_i_10_n_0
    SLICE_X26Y36         LUT5 (Prop_lut5_I3_O)        0.124    21.345 r  u_tinyriscv/u_id_ex/regs[1][27]_i_7/O
                         net (fo=1, routed)           0.737    22.082    u_tinyriscv/u_id_ex/regs[1][27]_i_7_n_0
    SLICE_X17Y35         LUT6 (Prop_lut6_I3_O)        0.124    22.206 f  u_tinyriscv/u_id_ex/regs[1][27]_i_5/O
                         net (fo=1, routed)           0.448    22.653    u_tinyriscv/u_id_ex/regs[1][27]_i_5_n_0
    SLICE_X15Y35         LUT5 (Prop_lut5_I1_O)        0.124    22.777 r  u_tinyriscv/u_id_ex/regs[1][27]_i_3/O
                         net (fo=33, routed)          1.071    23.848    u_tinyriscv/u_div/ex_reg_wdata_o[16]
    SLICE_X3Y46          LUT6 (Prop_lut6_I3_O)        0.124    23.972 r  u_tinyriscv/u_div/regs[4][27]_i_1/O
                         net (fo=1, routed)           0.000    23.972    u_tinyriscv/u_regs/regs_reg[4][31]_2[13]
    SLICE_X3Y46          FDRE                                         r  u_tinyriscv/u_regs/regs_reg[4][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.886    23.247    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.338 r  clk_IBUF_BUFG_inst/O
                         net (fo=2212, routed)        1.519    24.857    u_tinyriscv/u_regs/clk_IBUF_BUFG
    SLICE_X3Y46          FDRE                                         r  u_tinyriscv/u_regs/regs_reg[4][27]/C
                         clock pessimism              0.187    25.044    
                         clock uncertainty           -0.035    25.009    
    SLICE_X3Y46          FDRE (Setup_fdre_C_D)        0.031    25.040    u_tinyriscv/u_regs/regs_reg[4][27]
  -------------------------------------------------------------------
                         required time                         25.040    
                         arrival time                         -23.972    
  -------------------------------------------------------------------
                         slack                                  1.067    

Slack (MET) :             1.075ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/inst_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_regs/regs_reg[21][27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.847ns  (logic 10.285ns (54.571%)  route 8.562ns (45.429%))
  Logic Levels:           24  (CARRY4=12 DSP48E1=2 LUT1=1 LUT4=3 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 24.855 - 20.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_IBUF_BUFG_inst/O
                         net (fo=2212, routed)        1.599     5.116    u_tinyriscv/u_id_ex/clk_IBUF_BUFG
    SLICE_X19Y25         FDRE                                         r  u_tinyriscv/u_id_ex/inst_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y25         FDRE (Prop_fdre_C_Q)         0.456     5.572 r  u_tinyriscv/u_id_ex/inst_o_reg[1]/Q
                         net (fo=4, routed)           0.805     6.377    u_tinyriscv/u_id_ex/ie_inst_o[1]
    SLICE_X20Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.501 r  u_tinyriscv/u_id_ex/mul_temp_i_44/O
                         net (fo=5, routed)           0.880     7.380    u_tinyriscv/u_id_ex/mul_temp_i_44_n_0
    SLICE_X24Y25         LUT5 (Prop_lut5_I3_O)        0.153     7.533 f  u_tinyriscv/u_id_ex/mul_temp_i_33/O
                         net (fo=4, routed)           0.454     7.987    u_tinyriscv/u_id_ex/mul_temp_i_33_n_0
    SLICE_X24Y26         LUT4 (Prop_lut4_I3_O)        0.331     8.318 r  u_tinyriscv/u_id_ex/mul_temp_i_39/O
                         net (fo=30, routed)          0.975     9.293    u_tinyriscv/u_id_ex/mul_temp_i_39_n_0
    SLICE_X25Y30         LUT4 (Prop_lut4_I2_O)        0.124     9.417 r  u_tinyriscv/u_id_ex/mul_temp_i_16/O
                         net (fo=2, routed)           0.839    10.256    u_tinyriscv/u_ex/mul_op2[15]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    14.107 r  u_tinyriscv/u_ex/mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.109    u_tinyriscv/u_ex/mul_temp__1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    15.627 r  u_tinyriscv/u_ex/mul_temp__2/P[0]
                         net (fo=2, routed)           0.956    16.582    u_tinyriscv/u_ex/mul_temp__2_n_105
    SLICE_X29Y26         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.089 r  u_tinyriscv/u_ex/regs_reg[1][19]_i_29/CO[3]
                         net (fo=1, routed)           0.000    17.089    u_tinyriscv/u_ex/regs_reg[1][19]_i_29_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.203 r  u_tinyriscv/u_ex/regs_reg[1][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.203    u_tinyriscv/u_ex/regs_reg[1][25]_i_32_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.537 f  u_tinyriscv/u_ex/regs_reg[1][25]_i_17/O[1]
                         net (fo=2, routed)           0.374    17.911    u_tinyriscv_n_1121
    SLICE_X28Y28         LUT1 (Prop_lut1_I0_O)        0.303    18.214 r  regs[1][3]_i_48/O
                         net (fo=1, routed)           0.000    18.214    u_tinyriscv/u_ex/regs_reg[1][3]_i_29_0[1]
    SLICE_X28Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.747 r  u_tinyriscv/u_ex/regs_reg[1][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    18.747    u_tinyriscv/u_ex/regs_reg[1][3]_i_39_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.864 r  u_tinyriscv/u_ex/regs_reg[1][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.864    u_tinyriscv/u_ex/regs_reg[1][3]_i_29_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.981 r  u_tinyriscv/u_ex/regs_reg[1][3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.981    u_tinyriscv/u_ex/regs_reg[1][3]_i_21_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.098 r  u_tinyriscv/u_ex/regs_reg[1][10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.098    u_tinyriscv/u_ex/regs_reg[1][10]_i_40_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.215 r  u_tinyriscv/u_ex/regs_reg[1][10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.215    u_tinyriscv/u_ex/regs_reg[1][10]_i_26_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.332 r  u_tinyriscv/u_ex/regs_reg[1][15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    19.332    u_tinyriscv/u_ex/regs_reg[1][15]_i_17_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.449 r  u_tinyriscv/u_ex/regs_reg[1][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    19.449    u_tinyriscv/u_ex/regs_reg[1][19]_i_28_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.566 r  u_tinyriscv/u_ex/regs_reg[1][25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.566    u_tinyriscv/u_ex/regs_reg[1][25]_i_27_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.881 r  u_tinyriscv/u_ex/regs_reg[1][25]_i_16/O[3]
                         net (fo=1, routed)           0.516    20.397    u_tinyriscv/u_id_ex/p_18_in[27]
    SLICE_X27Y36         LUT6 (Prop_lut6_I2_O)        0.307    20.704 f  u_tinyriscv/u_id_ex/regs[1][27]_i_10/O
                         net (fo=1, routed)           0.517    21.221    u_tinyriscv/u_id_ex/regs[1][27]_i_10_n_0
    SLICE_X26Y36         LUT5 (Prop_lut5_I3_O)        0.124    21.345 r  u_tinyriscv/u_id_ex/regs[1][27]_i_7/O
                         net (fo=1, routed)           0.737    22.082    u_tinyriscv/u_id_ex/regs[1][27]_i_7_n_0
    SLICE_X17Y35         LUT6 (Prop_lut6_I3_O)        0.124    22.206 f  u_tinyriscv/u_id_ex/regs[1][27]_i_5/O
                         net (fo=1, routed)           0.448    22.653    u_tinyriscv/u_id_ex/regs[1][27]_i_5_n_0
    SLICE_X15Y35         LUT5 (Prop_lut5_I1_O)        0.124    22.777 r  u_tinyriscv/u_id_ex/regs[1][27]_i_3/O
                         net (fo=33, routed)          1.062    23.839    u_tinyriscv/u_div/ex_reg_wdata_o[16]
    SLICE_X4Y46          LUT6 (Prop_lut6_I1_O)        0.124    23.963 r  u_tinyriscv/u_div/regs[21][27]_i_1/O
                         net (fo=1, routed)           0.000    23.963    u_tinyriscv/u_regs/regs_reg[21][27]_0
    SLICE_X4Y46          FDRE                                         r  u_tinyriscv/u_regs/regs_reg[21][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.886    23.247    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.338 r  clk_IBUF_BUFG_inst/O
                         net (fo=2212, routed)        1.517    24.855    u_tinyriscv/u_regs/clk_IBUF_BUFG
    SLICE_X4Y46          FDRE                                         r  u_tinyriscv/u_regs/regs_reg[21][27]/C
                         clock pessimism              0.187    25.042    
                         clock uncertainty           -0.035    25.007    
    SLICE_X4Y46          FDRE (Setup_fdre_C_D)        0.031    25.038    u_tinyriscv/u_regs/regs_reg[21][27]
  -------------------------------------------------------------------
                         required time                         25.038    
                         arrival time                         -23.963    
  -------------------------------------------------------------------
                         slack                                  1.075    

Slack (MET) :             1.077ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/inst_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_regs/regs_reg[17][27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.843ns  (logic 10.285ns (54.582%)  route 8.558ns (45.418%))
  Logic Levels:           24  (CARRY4=12 DSP48E1=2 LUT1=1 LUT4=3 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 24.855 - 20.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_IBUF_BUFG_inst/O
                         net (fo=2212, routed)        1.599     5.116    u_tinyriscv/u_id_ex/clk_IBUF_BUFG
    SLICE_X19Y25         FDRE                                         r  u_tinyriscv/u_id_ex/inst_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y25         FDRE (Prop_fdre_C_Q)         0.456     5.572 r  u_tinyriscv/u_id_ex/inst_o_reg[1]/Q
                         net (fo=4, routed)           0.805     6.377    u_tinyriscv/u_id_ex/ie_inst_o[1]
    SLICE_X20Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.501 r  u_tinyriscv/u_id_ex/mul_temp_i_44/O
                         net (fo=5, routed)           0.880     7.380    u_tinyriscv/u_id_ex/mul_temp_i_44_n_0
    SLICE_X24Y25         LUT5 (Prop_lut5_I3_O)        0.153     7.533 f  u_tinyriscv/u_id_ex/mul_temp_i_33/O
                         net (fo=4, routed)           0.454     7.987    u_tinyriscv/u_id_ex/mul_temp_i_33_n_0
    SLICE_X24Y26         LUT4 (Prop_lut4_I3_O)        0.331     8.318 r  u_tinyriscv/u_id_ex/mul_temp_i_39/O
                         net (fo=30, routed)          0.975     9.293    u_tinyriscv/u_id_ex/mul_temp_i_39_n_0
    SLICE_X25Y30         LUT4 (Prop_lut4_I2_O)        0.124     9.417 r  u_tinyriscv/u_id_ex/mul_temp_i_16/O
                         net (fo=2, routed)           0.839    10.256    u_tinyriscv/u_ex/mul_op2[15]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    14.107 r  u_tinyriscv/u_ex/mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.109    u_tinyriscv/u_ex/mul_temp__1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    15.627 r  u_tinyriscv/u_ex/mul_temp__2/P[0]
                         net (fo=2, routed)           0.956    16.582    u_tinyriscv/u_ex/mul_temp__2_n_105
    SLICE_X29Y26         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.089 r  u_tinyriscv/u_ex/regs_reg[1][19]_i_29/CO[3]
                         net (fo=1, routed)           0.000    17.089    u_tinyriscv/u_ex/regs_reg[1][19]_i_29_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.203 r  u_tinyriscv/u_ex/regs_reg[1][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.203    u_tinyriscv/u_ex/regs_reg[1][25]_i_32_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.537 f  u_tinyriscv/u_ex/regs_reg[1][25]_i_17/O[1]
                         net (fo=2, routed)           0.374    17.911    u_tinyriscv_n_1121
    SLICE_X28Y28         LUT1 (Prop_lut1_I0_O)        0.303    18.214 r  regs[1][3]_i_48/O
                         net (fo=1, routed)           0.000    18.214    u_tinyriscv/u_ex/regs_reg[1][3]_i_29_0[1]
    SLICE_X28Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.747 r  u_tinyriscv/u_ex/regs_reg[1][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    18.747    u_tinyriscv/u_ex/regs_reg[1][3]_i_39_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.864 r  u_tinyriscv/u_ex/regs_reg[1][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.864    u_tinyriscv/u_ex/regs_reg[1][3]_i_29_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.981 r  u_tinyriscv/u_ex/regs_reg[1][3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.981    u_tinyriscv/u_ex/regs_reg[1][3]_i_21_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.098 r  u_tinyriscv/u_ex/regs_reg[1][10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.098    u_tinyriscv/u_ex/regs_reg[1][10]_i_40_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.215 r  u_tinyriscv/u_ex/regs_reg[1][10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.215    u_tinyriscv/u_ex/regs_reg[1][10]_i_26_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.332 r  u_tinyriscv/u_ex/regs_reg[1][15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    19.332    u_tinyriscv/u_ex/regs_reg[1][15]_i_17_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.449 r  u_tinyriscv/u_ex/regs_reg[1][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    19.449    u_tinyriscv/u_ex/regs_reg[1][19]_i_28_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.566 r  u_tinyriscv/u_ex/regs_reg[1][25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.566    u_tinyriscv/u_ex/regs_reg[1][25]_i_27_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.881 r  u_tinyriscv/u_ex/regs_reg[1][25]_i_16/O[3]
                         net (fo=1, routed)           0.516    20.397    u_tinyriscv/u_id_ex/p_18_in[27]
    SLICE_X27Y36         LUT6 (Prop_lut6_I2_O)        0.307    20.704 f  u_tinyriscv/u_id_ex/regs[1][27]_i_10/O
                         net (fo=1, routed)           0.517    21.221    u_tinyriscv/u_id_ex/regs[1][27]_i_10_n_0
    SLICE_X26Y36         LUT5 (Prop_lut5_I3_O)        0.124    21.345 r  u_tinyriscv/u_id_ex/regs[1][27]_i_7/O
                         net (fo=1, routed)           0.737    22.082    u_tinyriscv/u_id_ex/regs[1][27]_i_7_n_0
    SLICE_X17Y35         LUT6 (Prop_lut6_I3_O)        0.124    22.206 f  u_tinyriscv/u_id_ex/regs[1][27]_i_5/O
                         net (fo=1, routed)           0.448    22.653    u_tinyriscv/u_id_ex/regs[1][27]_i_5_n_0
    SLICE_X15Y35         LUT5 (Prop_lut5_I1_O)        0.124    22.777 r  u_tinyriscv/u_id_ex/regs[1][27]_i_3/O
                         net (fo=33, routed)          1.058    23.835    u_tinyriscv/u_div/ex_reg_wdata_o[16]
    SLICE_X4Y46          LUT6 (Prop_lut6_I1_O)        0.124    23.959 r  u_tinyriscv/u_div/regs[17][27]_i_1/O
                         net (fo=1, routed)           0.000    23.959    u_tinyriscv/u_regs/regs_reg[17][27]_0
    SLICE_X4Y46          FDRE                                         r  u_tinyriscv/u_regs/regs_reg[17][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.886    23.247    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.338 r  clk_IBUF_BUFG_inst/O
                         net (fo=2212, routed)        1.517    24.855    u_tinyriscv/u_regs/clk_IBUF_BUFG
    SLICE_X4Y46          FDRE                                         r  u_tinyriscv/u_regs/regs_reg[17][27]/C
                         clock pessimism              0.187    25.042    
                         clock uncertainty           -0.035    25.007    
    SLICE_X4Y46          FDRE (Setup_fdre_C_D)        0.029    25.036    u_tinyriscv/u_regs/regs_reg[17][27]
  -------------------------------------------------------------------
                         required time                         25.036    
                         arrival time                         -23.959    
  -------------------------------------------------------------------
                         slack                                  1.077    

Slack (MET) :             1.084ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/inst_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_regs/regs_reg[29][27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.838ns  (logic 10.285ns (54.597%)  route 8.553ns (45.403%))
  Logic Levels:           24  (CARRY4=12 DSP48E1=2 LUT1=1 LUT4=3 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 24.855 - 20.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_IBUF_BUFG_inst/O
                         net (fo=2212, routed)        1.599     5.116    u_tinyriscv/u_id_ex/clk_IBUF_BUFG
    SLICE_X19Y25         FDRE                                         r  u_tinyriscv/u_id_ex/inst_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y25         FDRE (Prop_fdre_C_Q)         0.456     5.572 r  u_tinyriscv/u_id_ex/inst_o_reg[1]/Q
                         net (fo=4, routed)           0.805     6.377    u_tinyriscv/u_id_ex/ie_inst_o[1]
    SLICE_X20Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.501 r  u_tinyriscv/u_id_ex/mul_temp_i_44/O
                         net (fo=5, routed)           0.880     7.380    u_tinyriscv/u_id_ex/mul_temp_i_44_n_0
    SLICE_X24Y25         LUT5 (Prop_lut5_I3_O)        0.153     7.533 f  u_tinyriscv/u_id_ex/mul_temp_i_33/O
                         net (fo=4, routed)           0.454     7.987    u_tinyriscv/u_id_ex/mul_temp_i_33_n_0
    SLICE_X24Y26         LUT4 (Prop_lut4_I3_O)        0.331     8.318 r  u_tinyriscv/u_id_ex/mul_temp_i_39/O
                         net (fo=30, routed)          0.975     9.293    u_tinyriscv/u_id_ex/mul_temp_i_39_n_0
    SLICE_X25Y30         LUT4 (Prop_lut4_I2_O)        0.124     9.417 r  u_tinyriscv/u_id_ex/mul_temp_i_16/O
                         net (fo=2, routed)           0.839    10.256    u_tinyriscv/u_ex/mul_op2[15]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    14.107 r  u_tinyriscv/u_ex/mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.109    u_tinyriscv/u_ex/mul_temp__1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    15.627 r  u_tinyriscv/u_ex/mul_temp__2/P[0]
                         net (fo=2, routed)           0.956    16.582    u_tinyriscv/u_ex/mul_temp__2_n_105
    SLICE_X29Y26         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.089 r  u_tinyriscv/u_ex/regs_reg[1][19]_i_29/CO[3]
                         net (fo=1, routed)           0.000    17.089    u_tinyriscv/u_ex/regs_reg[1][19]_i_29_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.203 r  u_tinyriscv/u_ex/regs_reg[1][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.203    u_tinyriscv/u_ex/regs_reg[1][25]_i_32_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.537 f  u_tinyriscv/u_ex/regs_reg[1][25]_i_17/O[1]
                         net (fo=2, routed)           0.374    17.911    u_tinyriscv_n_1121
    SLICE_X28Y28         LUT1 (Prop_lut1_I0_O)        0.303    18.214 r  regs[1][3]_i_48/O
                         net (fo=1, routed)           0.000    18.214    u_tinyriscv/u_ex/regs_reg[1][3]_i_29_0[1]
    SLICE_X28Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.747 r  u_tinyriscv/u_ex/regs_reg[1][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    18.747    u_tinyriscv/u_ex/regs_reg[1][3]_i_39_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.864 r  u_tinyriscv/u_ex/regs_reg[1][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.864    u_tinyriscv/u_ex/regs_reg[1][3]_i_29_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.981 r  u_tinyriscv/u_ex/regs_reg[1][3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.981    u_tinyriscv/u_ex/regs_reg[1][3]_i_21_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.098 r  u_tinyriscv/u_ex/regs_reg[1][10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.098    u_tinyriscv/u_ex/regs_reg[1][10]_i_40_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.215 r  u_tinyriscv/u_ex/regs_reg[1][10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.215    u_tinyriscv/u_ex/regs_reg[1][10]_i_26_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.332 r  u_tinyriscv/u_ex/regs_reg[1][15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    19.332    u_tinyriscv/u_ex/regs_reg[1][15]_i_17_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.449 r  u_tinyriscv/u_ex/regs_reg[1][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    19.449    u_tinyriscv/u_ex/regs_reg[1][19]_i_28_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.566 r  u_tinyriscv/u_ex/regs_reg[1][25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.566    u_tinyriscv/u_ex/regs_reg[1][25]_i_27_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.881 r  u_tinyriscv/u_ex/regs_reg[1][25]_i_16/O[3]
                         net (fo=1, routed)           0.516    20.397    u_tinyriscv/u_id_ex/p_18_in[27]
    SLICE_X27Y36         LUT6 (Prop_lut6_I2_O)        0.307    20.704 f  u_tinyriscv/u_id_ex/regs[1][27]_i_10/O
                         net (fo=1, routed)           0.517    21.221    u_tinyriscv/u_id_ex/regs[1][27]_i_10_n_0
    SLICE_X26Y36         LUT5 (Prop_lut5_I3_O)        0.124    21.345 r  u_tinyriscv/u_id_ex/regs[1][27]_i_7/O
                         net (fo=1, routed)           0.737    22.082    u_tinyriscv/u_id_ex/regs[1][27]_i_7_n_0
    SLICE_X17Y35         LUT6 (Prop_lut6_I3_O)        0.124    22.206 f  u_tinyriscv/u_id_ex/regs[1][27]_i_5/O
                         net (fo=1, routed)           0.448    22.653    u_tinyriscv/u_id_ex/regs[1][27]_i_5_n_0
    SLICE_X15Y35         LUT5 (Prop_lut5_I1_O)        0.124    22.777 r  u_tinyriscv/u_id_ex/regs[1][27]_i_3/O
                         net (fo=33, routed)          1.053    23.830    u_tinyriscv/u_regs/ex_reg_wdata_o[16]
    SLICE_X8Y48          LUT6 (Prop_lut6_I3_O)        0.124    23.954 r  u_tinyriscv/u_regs/regs[29][27]_i_1/O
                         net (fo=1, routed)           0.000    23.954    u_tinyriscv/u_regs/regs[29][27]_i_1_n_0
    SLICE_X8Y48          FDRE                                         r  u_tinyriscv/u_regs/regs_reg[29][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.886    23.247    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.338 r  clk_IBUF_BUFG_inst/O
                         net (fo=2212, routed)        1.517    24.855    u_tinyriscv/u_regs/clk_IBUF_BUFG
    SLICE_X8Y48          FDRE                                         r  u_tinyriscv/u_regs/regs_reg[29][27]/C
                         clock pessimism              0.187    25.042    
                         clock uncertainty           -0.035    25.007    
    SLICE_X8Y48          FDRE (Setup_fdre_C_D)        0.031    25.038    u_tinyriscv/u_regs/regs_reg[29][27]
  -------------------------------------------------------------------
                         required time                         25.038    
                         arrival time                         -23.954    
  -------------------------------------------------------------------
                         slack                                  1.084    

Slack (MET) :             1.086ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/inst_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_regs/regs_reg[6][27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.834ns  (logic 10.285ns (54.609%)  route 8.549ns (45.391%))
  Logic Levels:           24  (CARRY4=12 DSP48E1=2 LUT1=1 LUT4=3 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 24.855 - 20.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_IBUF_BUFG_inst/O
                         net (fo=2212, routed)        1.599     5.116    u_tinyriscv/u_id_ex/clk_IBUF_BUFG
    SLICE_X19Y25         FDRE                                         r  u_tinyriscv/u_id_ex/inst_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y25         FDRE (Prop_fdre_C_Q)         0.456     5.572 r  u_tinyriscv/u_id_ex/inst_o_reg[1]/Q
                         net (fo=4, routed)           0.805     6.377    u_tinyriscv/u_id_ex/ie_inst_o[1]
    SLICE_X20Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.501 r  u_tinyriscv/u_id_ex/mul_temp_i_44/O
                         net (fo=5, routed)           0.880     7.380    u_tinyriscv/u_id_ex/mul_temp_i_44_n_0
    SLICE_X24Y25         LUT5 (Prop_lut5_I3_O)        0.153     7.533 f  u_tinyriscv/u_id_ex/mul_temp_i_33/O
                         net (fo=4, routed)           0.454     7.987    u_tinyriscv/u_id_ex/mul_temp_i_33_n_0
    SLICE_X24Y26         LUT4 (Prop_lut4_I3_O)        0.331     8.318 r  u_tinyriscv/u_id_ex/mul_temp_i_39/O
                         net (fo=30, routed)          0.975     9.293    u_tinyriscv/u_id_ex/mul_temp_i_39_n_0
    SLICE_X25Y30         LUT4 (Prop_lut4_I2_O)        0.124     9.417 r  u_tinyriscv/u_id_ex/mul_temp_i_16/O
                         net (fo=2, routed)           0.839    10.256    u_tinyriscv/u_ex/mul_op2[15]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    14.107 r  u_tinyriscv/u_ex/mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.109    u_tinyriscv/u_ex/mul_temp__1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    15.627 r  u_tinyriscv/u_ex/mul_temp__2/P[0]
                         net (fo=2, routed)           0.956    16.582    u_tinyriscv/u_ex/mul_temp__2_n_105
    SLICE_X29Y26         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.089 r  u_tinyriscv/u_ex/regs_reg[1][19]_i_29/CO[3]
                         net (fo=1, routed)           0.000    17.089    u_tinyriscv/u_ex/regs_reg[1][19]_i_29_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.203 r  u_tinyriscv/u_ex/regs_reg[1][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.203    u_tinyriscv/u_ex/regs_reg[1][25]_i_32_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.537 f  u_tinyriscv/u_ex/regs_reg[1][25]_i_17/O[1]
                         net (fo=2, routed)           0.374    17.911    u_tinyriscv_n_1121
    SLICE_X28Y28         LUT1 (Prop_lut1_I0_O)        0.303    18.214 r  regs[1][3]_i_48/O
                         net (fo=1, routed)           0.000    18.214    u_tinyriscv/u_ex/regs_reg[1][3]_i_29_0[1]
    SLICE_X28Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.747 r  u_tinyriscv/u_ex/regs_reg[1][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    18.747    u_tinyriscv/u_ex/regs_reg[1][3]_i_39_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.864 r  u_tinyriscv/u_ex/regs_reg[1][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.864    u_tinyriscv/u_ex/regs_reg[1][3]_i_29_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.981 r  u_tinyriscv/u_ex/regs_reg[1][3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.981    u_tinyriscv/u_ex/regs_reg[1][3]_i_21_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.098 r  u_tinyriscv/u_ex/regs_reg[1][10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.098    u_tinyriscv/u_ex/regs_reg[1][10]_i_40_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.215 r  u_tinyriscv/u_ex/regs_reg[1][10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.215    u_tinyriscv/u_ex/regs_reg[1][10]_i_26_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.332 r  u_tinyriscv/u_ex/regs_reg[1][15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    19.332    u_tinyriscv/u_ex/regs_reg[1][15]_i_17_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.449 r  u_tinyriscv/u_ex/regs_reg[1][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    19.449    u_tinyriscv/u_ex/regs_reg[1][19]_i_28_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.566 r  u_tinyriscv/u_ex/regs_reg[1][25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.566    u_tinyriscv/u_ex/regs_reg[1][25]_i_27_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.881 r  u_tinyriscv/u_ex/regs_reg[1][25]_i_16/O[3]
                         net (fo=1, routed)           0.516    20.397    u_tinyriscv/u_id_ex/p_18_in[27]
    SLICE_X27Y36         LUT6 (Prop_lut6_I2_O)        0.307    20.704 f  u_tinyriscv/u_id_ex/regs[1][27]_i_10/O
                         net (fo=1, routed)           0.517    21.221    u_tinyriscv/u_id_ex/regs[1][27]_i_10_n_0
    SLICE_X26Y36         LUT5 (Prop_lut5_I3_O)        0.124    21.345 r  u_tinyriscv/u_id_ex/regs[1][27]_i_7/O
                         net (fo=1, routed)           0.737    22.082    u_tinyriscv/u_id_ex/regs[1][27]_i_7_n_0
    SLICE_X17Y35         LUT6 (Prop_lut6_I3_O)        0.124    22.206 f  u_tinyriscv/u_id_ex/regs[1][27]_i_5/O
                         net (fo=1, routed)           0.448    22.653    u_tinyriscv/u_id_ex/regs[1][27]_i_5_n_0
    SLICE_X15Y35         LUT5 (Prop_lut5_I1_O)        0.124    22.777 r  u_tinyriscv/u_id_ex/regs[1][27]_i_3/O
                         net (fo=33, routed)          1.049    23.826    u_tinyriscv/u_div/ex_reg_wdata_o[16]
    SLICE_X8Y48          LUT6 (Prop_lut6_I1_O)        0.124    23.950 r  u_tinyriscv/u_div/regs[6][27]_i_1/O
                         net (fo=1, routed)           0.000    23.950    u_tinyriscv/u_regs/regs_reg[6][31]_2[21]
    SLICE_X8Y48          FDRE                                         r  u_tinyriscv/u_regs/regs_reg[6][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.886    23.247    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.338 r  clk_IBUF_BUFG_inst/O
                         net (fo=2212, routed)        1.517    24.855    u_tinyriscv/u_regs/clk_IBUF_BUFG
    SLICE_X8Y48          FDRE                                         r  u_tinyriscv/u_regs/regs_reg[6][27]/C
                         clock pessimism              0.187    25.042    
                         clock uncertainty           -0.035    25.007    
    SLICE_X8Y48          FDRE (Setup_fdre_C_D)        0.029    25.036    u_tinyriscv/u_regs/regs_reg[6][27]
  -------------------------------------------------------------------
                         required time                         25.036    
                         arrival time                         -23.950    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.092ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/inst_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_regs/regs_reg[26][27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.830ns  (logic 10.285ns (54.619%)  route 8.546ns (45.381%))
  Logic Levels:           24  (CARRY4=12 DSP48E1=2 LUT1=1 LUT4=3 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 24.856 - 20.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_IBUF_BUFG_inst/O
                         net (fo=2212, routed)        1.599     5.116    u_tinyriscv/u_id_ex/clk_IBUF_BUFG
    SLICE_X19Y25         FDRE                                         r  u_tinyriscv/u_id_ex/inst_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y25         FDRE (Prop_fdre_C_Q)         0.456     5.572 r  u_tinyriscv/u_id_ex/inst_o_reg[1]/Q
                         net (fo=4, routed)           0.805     6.377    u_tinyriscv/u_id_ex/ie_inst_o[1]
    SLICE_X20Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.501 r  u_tinyriscv/u_id_ex/mul_temp_i_44/O
                         net (fo=5, routed)           0.880     7.380    u_tinyriscv/u_id_ex/mul_temp_i_44_n_0
    SLICE_X24Y25         LUT5 (Prop_lut5_I3_O)        0.153     7.533 f  u_tinyriscv/u_id_ex/mul_temp_i_33/O
                         net (fo=4, routed)           0.454     7.987    u_tinyriscv/u_id_ex/mul_temp_i_33_n_0
    SLICE_X24Y26         LUT4 (Prop_lut4_I3_O)        0.331     8.318 r  u_tinyriscv/u_id_ex/mul_temp_i_39/O
                         net (fo=30, routed)          0.975     9.293    u_tinyriscv/u_id_ex/mul_temp_i_39_n_0
    SLICE_X25Y30         LUT4 (Prop_lut4_I2_O)        0.124     9.417 r  u_tinyriscv/u_id_ex/mul_temp_i_16/O
                         net (fo=2, routed)           0.839    10.256    u_tinyriscv/u_ex/mul_op2[15]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    14.107 r  u_tinyriscv/u_ex/mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.109    u_tinyriscv/u_ex/mul_temp__1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    15.627 r  u_tinyriscv/u_ex/mul_temp__2/P[0]
                         net (fo=2, routed)           0.956    16.582    u_tinyriscv/u_ex/mul_temp__2_n_105
    SLICE_X29Y26         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.089 r  u_tinyriscv/u_ex/regs_reg[1][19]_i_29/CO[3]
                         net (fo=1, routed)           0.000    17.089    u_tinyriscv/u_ex/regs_reg[1][19]_i_29_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.203 r  u_tinyriscv/u_ex/regs_reg[1][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.203    u_tinyriscv/u_ex/regs_reg[1][25]_i_32_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.537 f  u_tinyriscv/u_ex/regs_reg[1][25]_i_17/O[1]
                         net (fo=2, routed)           0.374    17.911    u_tinyriscv_n_1121
    SLICE_X28Y28         LUT1 (Prop_lut1_I0_O)        0.303    18.214 r  regs[1][3]_i_48/O
                         net (fo=1, routed)           0.000    18.214    u_tinyriscv/u_ex/regs_reg[1][3]_i_29_0[1]
    SLICE_X28Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.747 r  u_tinyriscv/u_ex/regs_reg[1][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    18.747    u_tinyriscv/u_ex/regs_reg[1][3]_i_39_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.864 r  u_tinyriscv/u_ex/regs_reg[1][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.864    u_tinyriscv/u_ex/regs_reg[1][3]_i_29_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.981 r  u_tinyriscv/u_ex/regs_reg[1][3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.981    u_tinyriscv/u_ex/regs_reg[1][3]_i_21_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.098 r  u_tinyriscv/u_ex/regs_reg[1][10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.098    u_tinyriscv/u_ex/regs_reg[1][10]_i_40_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.215 r  u_tinyriscv/u_ex/regs_reg[1][10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.215    u_tinyriscv/u_ex/regs_reg[1][10]_i_26_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.332 r  u_tinyriscv/u_ex/regs_reg[1][15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    19.332    u_tinyriscv/u_ex/regs_reg[1][15]_i_17_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.449 r  u_tinyriscv/u_ex/regs_reg[1][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    19.449    u_tinyriscv/u_ex/regs_reg[1][19]_i_28_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.566 r  u_tinyriscv/u_ex/regs_reg[1][25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.566    u_tinyriscv/u_ex/regs_reg[1][25]_i_27_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.881 r  u_tinyriscv/u_ex/regs_reg[1][25]_i_16/O[3]
                         net (fo=1, routed)           0.516    20.397    u_tinyriscv/u_id_ex/p_18_in[27]
    SLICE_X27Y36         LUT6 (Prop_lut6_I2_O)        0.307    20.704 f  u_tinyriscv/u_id_ex/regs[1][27]_i_10/O
                         net (fo=1, routed)           0.517    21.221    u_tinyriscv/u_id_ex/regs[1][27]_i_10_n_0
    SLICE_X26Y36         LUT5 (Prop_lut5_I3_O)        0.124    21.345 r  u_tinyriscv/u_id_ex/regs[1][27]_i_7/O
                         net (fo=1, routed)           0.737    22.082    u_tinyriscv/u_id_ex/regs[1][27]_i_7_n_0
    SLICE_X17Y35         LUT6 (Prop_lut6_I3_O)        0.124    22.206 f  u_tinyriscv/u_id_ex/regs[1][27]_i_5/O
                         net (fo=1, routed)           0.448    22.653    u_tinyriscv/u_id_ex/regs[1][27]_i_5_n_0
    SLICE_X15Y35         LUT5 (Prop_lut5_I1_O)        0.124    22.777 r  u_tinyriscv/u_id_ex/regs[1][27]_i_3/O
                         net (fo=33, routed)          1.045    23.822    u_tinyriscv/u_regs/ex_reg_wdata_o[16]
    SLICE_X7Y47          LUT6 (Prop_lut6_I1_O)        0.124    23.946 r  u_tinyriscv/u_regs/regs[26][27]_i_1/O
                         net (fo=1, routed)           0.000    23.946    u_tinyriscv/u_regs/regs[26][27]_i_1_n_0
    SLICE_X7Y47          FDRE                                         r  u_tinyriscv/u_regs/regs_reg[26][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.886    23.247    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.338 r  clk_IBUF_BUFG_inst/O
                         net (fo=2212, routed)        1.518    24.856    u_tinyriscv/u_regs/clk_IBUF_BUFG
    SLICE_X7Y47          FDRE                                         r  u_tinyriscv/u_regs/regs_reg[26][27]/C
                         clock pessimism              0.187    25.043    
                         clock uncertainty           -0.035    25.008    
    SLICE_X7Y47          FDRE (Setup_fdre_C_D)        0.031    25.039    u_tinyriscv/u_regs/regs_reg[26][27]
  -------------------------------------------------------------------
                         required time                         25.039    
                         arrival time                         -23.946    
  -------------------------------------------------------------------
                         slack                                  1.092    

Slack (MET) :             1.129ns  (required time - arrival time)
  Source:                 u_tinyriscv/u_id_ex/inst_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_regs/regs_reg[15][27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        18.792ns  (logic 10.285ns (54.731%)  route 8.507ns (45.269%))
  Logic Levels:           24  (CARRY4=12 DSP48E1=2 LUT1=1 LUT4=3 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 24.856 - 20.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.990     3.421    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.517 r  clk_IBUF_BUFG_inst/O
                         net (fo=2212, routed)        1.599     5.116    u_tinyriscv/u_id_ex/clk_IBUF_BUFG
    SLICE_X19Y25         FDRE                                         r  u_tinyriscv/u_id_ex/inst_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y25         FDRE (Prop_fdre_C_Q)         0.456     5.572 r  u_tinyriscv/u_id_ex/inst_o_reg[1]/Q
                         net (fo=4, routed)           0.805     6.377    u_tinyriscv/u_id_ex/ie_inst_o[1]
    SLICE_X20Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.501 r  u_tinyriscv/u_id_ex/mul_temp_i_44/O
                         net (fo=5, routed)           0.880     7.380    u_tinyriscv/u_id_ex/mul_temp_i_44_n_0
    SLICE_X24Y25         LUT5 (Prop_lut5_I3_O)        0.153     7.533 f  u_tinyriscv/u_id_ex/mul_temp_i_33/O
                         net (fo=4, routed)           0.454     7.987    u_tinyriscv/u_id_ex/mul_temp_i_33_n_0
    SLICE_X24Y26         LUT4 (Prop_lut4_I3_O)        0.331     8.318 r  u_tinyriscv/u_id_ex/mul_temp_i_39/O
                         net (fo=30, routed)          0.975     9.293    u_tinyriscv/u_id_ex/mul_temp_i_39_n_0
    SLICE_X25Y30         LUT4 (Prop_lut4_I2_O)        0.124     9.417 r  u_tinyriscv/u_id_ex/mul_temp_i_16/O
                         net (fo=2, routed)           0.839    10.256    u_tinyriscv/u_ex/mul_op2[15]
    DSP48_X0Y12          DSP48E1 (Prop_dsp48e1_B[16]_PCOUT[47])
                                                      3.851    14.107 r  u_tinyriscv/u_ex/mul_temp__1/PCOUT[47]
                         net (fo=1, routed)           0.002    14.109    u_tinyriscv/u_ex/mul_temp__1_n_106
    DSP48_X0Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    15.627 r  u_tinyriscv/u_ex/mul_temp__2/P[0]
                         net (fo=2, routed)           0.956    16.582    u_tinyriscv/u_ex/mul_temp__2_n_105
    SLICE_X29Y26         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.089 r  u_tinyriscv/u_ex/regs_reg[1][19]_i_29/CO[3]
                         net (fo=1, routed)           0.000    17.089    u_tinyriscv/u_ex/regs_reg[1][19]_i_29_n_0
    SLICE_X29Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.203 r  u_tinyriscv/u_ex/regs_reg[1][25]_i_32/CO[3]
                         net (fo=1, routed)           0.000    17.203    u_tinyriscv/u_ex/regs_reg[1][25]_i_32_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.537 f  u_tinyriscv/u_ex/regs_reg[1][25]_i_17/O[1]
                         net (fo=2, routed)           0.374    17.911    u_tinyriscv_n_1121
    SLICE_X28Y28         LUT1 (Prop_lut1_I0_O)        0.303    18.214 r  regs[1][3]_i_48/O
                         net (fo=1, routed)           0.000    18.214    u_tinyriscv/u_ex/regs_reg[1][3]_i_29_0[1]
    SLICE_X28Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.747 r  u_tinyriscv/u_ex/regs_reg[1][3]_i_39/CO[3]
                         net (fo=1, routed)           0.000    18.747    u_tinyriscv/u_ex/regs_reg[1][3]_i_39_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.864 r  u_tinyriscv/u_ex/regs_reg[1][3]_i_29/CO[3]
                         net (fo=1, routed)           0.000    18.864    u_tinyriscv/u_ex/regs_reg[1][3]_i_29_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.981 r  u_tinyriscv/u_ex/regs_reg[1][3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.981    u_tinyriscv/u_ex/regs_reg[1][3]_i_21_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.098 r  u_tinyriscv/u_ex/regs_reg[1][10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    19.098    u_tinyriscv/u_ex/regs_reg[1][10]_i_40_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.215 r  u_tinyriscv/u_ex/regs_reg[1][10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    19.215    u_tinyriscv/u_ex/regs_reg[1][10]_i_26_n_0
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.332 r  u_tinyriscv/u_ex/regs_reg[1][15]_i_17/CO[3]
                         net (fo=1, routed)           0.000    19.332    u_tinyriscv/u_ex/regs_reg[1][15]_i_17_n_0
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.449 r  u_tinyriscv/u_ex/regs_reg[1][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    19.449    u_tinyriscv/u_ex/regs_reg[1][19]_i_28_n_0
    SLICE_X28Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.566 r  u_tinyriscv/u_ex/regs_reg[1][25]_i_27/CO[3]
                         net (fo=1, routed)           0.000    19.566    u_tinyriscv/u_ex/regs_reg[1][25]_i_27_n_0
    SLICE_X28Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.881 r  u_tinyriscv/u_ex/regs_reg[1][25]_i_16/O[3]
                         net (fo=1, routed)           0.516    20.397    u_tinyriscv/u_id_ex/p_18_in[27]
    SLICE_X27Y36         LUT6 (Prop_lut6_I2_O)        0.307    20.704 f  u_tinyriscv/u_id_ex/regs[1][27]_i_10/O
                         net (fo=1, routed)           0.517    21.221    u_tinyriscv/u_id_ex/regs[1][27]_i_10_n_0
    SLICE_X26Y36         LUT5 (Prop_lut5_I3_O)        0.124    21.345 r  u_tinyriscv/u_id_ex/regs[1][27]_i_7/O
                         net (fo=1, routed)           0.737    22.082    u_tinyriscv/u_id_ex/regs[1][27]_i_7_n_0
    SLICE_X17Y35         LUT6 (Prop_lut6_I3_O)        0.124    22.206 f  u_tinyriscv/u_id_ex/regs[1][27]_i_5/O
                         net (fo=1, routed)           0.448    22.653    u_tinyriscv/u_id_ex/regs[1][27]_i_5_n_0
    SLICE_X15Y35         LUT5 (Prop_lut5_I1_O)        0.124    22.777 r  u_tinyriscv/u_id_ex/regs[1][27]_i_3/O
                         net (fo=33, routed)          1.007    23.784    u_tinyriscv/u_div/ex_reg_wdata_o[16]
    SLICE_X4Y48          LUT6 (Prop_lut6_I2_O)        0.124    23.908 r  u_tinyriscv/u_div/regs[15][27]_i_1/O
                         net (fo=1, routed)           0.000    23.908    u_tinyriscv/u_regs/regs_reg[15][31]_2[27]
    SLICE_X4Y48          FDRE                                         r  u_tinyriscv/u_regs/regs_reg[15][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    H4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         1.361    21.361 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.886    23.247    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.338 r  clk_IBUF_BUFG_inst/O
                         net (fo=2212, routed)        1.518    24.856    u_tinyriscv/u_regs/clk_IBUF_BUFG
    SLICE_X4Y48          FDRE                                         r  u_tinyriscv/u_regs/regs_reg[15][27]/C
                         clock pessimism              0.187    25.043    
                         clock uncertainty           -0.035    25.008    
    SLICE_X4Y48          FDRE (Setup_fdre_C_D)        0.029    25.037    u_tinyriscv/u_regs/regs_reg[15][27]
  -------------------------------------------------------------------
                         required time                         25.037    
                         arrival time                         -23.908    
  -------------------------------------------------------------------
                         slack                                  1.129    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 uart_0/uart_baud_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_0/rx_div_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.187ns (40.253%)  route 0.278ns (59.747%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_IBUF_BUFG_inst/O
                         net (fo=2212, routed)        0.561     1.416    uart_0/clk_IBUF_BUFG
    SLICE_X19Y9          FDRE                                         r  uart_0/uart_baud_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y9          FDRE (Prop_fdre_C_Q)         0.141     1.557 r  uart_0/uart_baud_reg[10]/Q
                         net (fo=4, routed)           0.278     1.835    uart_0/uart_baud_reg_n_0_[10]
    SLICE_X17Y8          LUT3 (Prop_lut3_I0_O)        0.046     1.881 r  uart_0/rx_div_cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     1.881    uart_0/p_1_in[9]
    SLICE_X17Y8          FDRE                                         r  uart_0/rx_div_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_IBUF_BUFG_inst/O
                         net (fo=2212, routed)        0.832     1.931    uart_0/clk_IBUF_BUFG
    SLICE_X17Y8          FDRE                                         r  uart_0/rx_div_cnt_reg[9]/C
                         clock pessimism             -0.249     1.682    
    SLICE_X17Y8          FDRE (Hold_fdre_C_D)         0.107     1.789    uart_0/rx_div_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 uart_0/uart_baud_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_0/rx_div_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.186ns (40.125%)  route 0.278ns (59.875%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_IBUF_BUFG_inst/O
                         net (fo=2212, routed)        0.561     1.416    uart_0/clk_IBUF_BUFG
    SLICE_X19Y9          FDRE                                         r  uart_0/uart_baud_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y9          FDRE (Prop_fdre_C_Q)         0.141     1.557 r  uart_0/uart_baud_reg[10]/Q
                         net (fo=4, routed)           0.278     1.835    uart_0/uart_baud_reg_n_0_[10]
    SLICE_X17Y8          LUT3 (Prop_lut3_I2_O)        0.045     1.880 r  uart_0/rx_div_cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     1.880    uart_0/p_1_in[10]
    SLICE_X17Y8          FDRE                                         r  uart_0/rx_div_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_IBUF_BUFG_inst/O
                         net (fo=2212, routed)        0.832     1.931    uart_0/clk_IBUF_BUFG
    SLICE_X17Y8          FDRE                                         r  uart_0/rx_div_cnt_reg[10]/C
                         clock pessimism             -0.249     1.682    
    SLICE_X17Y8          FDRE (Hold_fdre_C_D)         0.091     1.773    uart_0/rx_div_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 uart_0/uart_ctrl_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_if_id/inst_o_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.231ns (49.441%)  route 0.236ns (50.559%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_IBUF_BUFG_inst/O
                         net (fo=2212, routed)        0.560     1.415    uart_0/clk_IBUF_BUFG
    SLICE_X20Y11         FDRE                                         r  uart_0/uart_ctrl_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y11         FDRE (Prop_fdre_C_Q)         0.141     1.556 r  uart_0/uart_ctrl_reg[12]/Q
                         net (fo=2, routed)           0.066     1.622    uart_0/uart_ctrl_reg[31]_0[11]
    SLICE_X21Y11         LUT4 (Prop_lut4_I2_O)        0.045     1.667 r  uart_0/inst_o[12]_i_3/O
                         net (fo=2, routed)           0.170     1.837    u_tinyriscv/u_pc_reg/s3_data_i[4]
    SLICE_X17Y11         LUT5 (Prop_lut5_I3_O)        0.045     1.882 r  u_tinyriscv/u_pc_reg/inst_o[12]_i_1/O
                         net (fo=1, routed)           0.000     1.882    u_tinyriscv/u_if_id/D[12]
    SLICE_X17Y11         FDRE                                         r  u_tinyriscv/u_if_id/inst_o_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_IBUF_BUFG_inst/O
                         net (fo=2212, routed)        0.831     1.930    u_tinyriscv/u_if_id/clk_IBUF_BUFG
    SLICE_X17Y11         FDRE                                         r  u_tinyriscv/u_if_id/inst_o_reg[12]/C
                         clock pessimism             -0.249     1.681    
    SLICE_X17Y11         FDRE (Hold_fdre_C_D)         0.091     1.772    u_tinyriscv/u_if_id/inst_o_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u_tinyriscv/u_regs/regs_reg[0][20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_regs/regs_reg[0][20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_IBUF_BUFG_inst/O
                         net (fo=2212, routed)        0.593     1.448    u_tinyriscv/u_regs/clk_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  u_tinyriscv/u_regs/regs_reg[0][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  u_tinyriscv/u_regs/regs_reg[0][20]/Q
                         net (fo=3, routed)           0.056     1.645    u_tinyriscv/u_regs/D[20]
    SLICE_X37Y45         FDRE                                         r  u_tinyriscv/u_regs/regs_reg[0][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_IBUF_BUFG_inst/O
                         net (fo=2212, routed)        0.864     1.963    u_tinyriscv/u_regs/clk_IBUF_BUFG
    SLICE_X37Y45         FDRE                                         r  u_tinyriscv/u_regs/regs_reg[0][20]/C
                         clock pessimism             -0.515     1.448    
    SLICE_X37Y45         FDRE (Hold_fdre_C_D)         0.066     1.514    u_tinyriscv/u_regs/regs_reg[0][20]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.645    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 u_tinyriscv/u_regs/regs_reg[0][27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_regs/regs_reg[0][27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.425ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_IBUF_BUFG_inst/O
                         net (fo=2212, routed)        0.570     1.425    u_tinyriscv/u_regs/clk_IBUF_BUFG
    SLICE_X3Y46          FDRE                                         r  u_tinyriscv/u_regs/regs_reg[0][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDRE (Prop_fdre_C_Q)         0.141     1.566 r  u_tinyriscv/u_regs/regs_reg[0][27]/Q
                         net (fo=3, routed)           0.067     1.633    u_tinyriscv/u_regs/D[27]
    SLICE_X3Y46          FDRE                                         r  u_tinyriscv/u_regs/regs_reg[0][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_IBUF_BUFG_inst/O
                         net (fo=2212, routed)        0.839     1.938    u_tinyriscv/u_regs/clk_IBUF_BUFG
    SLICE_X3Y46          FDRE                                         r  u_tinyriscv/u_regs/regs_reg[0][27]/C
                         clock pessimism             -0.513     1.425    
    SLICE_X3Y46          FDRE (Hold_fdre_C_D)         0.066     1.491    u_tinyriscv/u_regs/regs_reg[0][27]
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           1.633    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 u_tinyriscv/u_regs/regs_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_regs/regs_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_IBUF_BUFG_inst/O
                         net (fo=2212, routed)        0.586     1.441    u_tinyriscv/u_regs/clk_IBUF_BUFG
    SLICE_X39Y31         FDRE                                         r  u_tinyriscv/u_regs/regs_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y31         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  u_tinyriscv/u_regs/regs_reg[0][4]/Q
                         net (fo=3, routed)           0.067     1.649    u_tinyriscv/u_regs/D[4]
    SLICE_X39Y31         FDRE                                         r  u_tinyriscv/u_regs/regs_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_IBUF_BUFG_inst/O
                         net (fo=2212, routed)        0.855     1.954    u_tinyriscv/u_regs/clk_IBUF_BUFG
    SLICE_X39Y31         FDRE                                         r  u_tinyriscv/u_regs/regs_reg[0][4]/C
                         clock pessimism             -0.513     1.441    
    SLICE_X39Y31         FDRE (Hold_fdre_C_D)         0.066     1.507    u_tinyriscv/u_regs/regs_reg[0][4]
  -------------------------------------------------------------------
                         required time                         -1.507    
                         arrival time                           1.649    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 u_tinyriscv/u_regs/regs_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_regs/regs_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_IBUF_BUFG_inst/O
                         net (fo=2212, routed)        0.563     1.418    u_tinyriscv/u_regs/clk_IBUF_BUFG
    SLICE_X27Y39         FDRE                                         r  u_tinyriscv/u_regs/regs_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y39         FDRE (Prop_fdre_C_Q)         0.141     1.559 r  u_tinyriscv/u_regs/regs_reg[0][12]/Q
                         net (fo=3, routed)           0.067     1.626    u_tinyriscv/u_regs/D[12]
    SLICE_X27Y39         FDRE                                         r  u_tinyriscv/u_regs/regs_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_IBUF_BUFG_inst/O
                         net (fo=2212, routed)        0.832     1.931    u_tinyriscv/u_regs/clk_IBUF_BUFG
    SLICE_X27Y39         FDRE                                         r  u_tinyriscv/u_regs/regs_reg[0][12]/C
                         clock pessimism             -0.513     1.418    
    SLICE_X27Y39         FDRE (Hold_fdre_C_D)         0.066     1.484    u_tinyriscv/u_regs/regs_reg[0][12]
  -------------------------------------------------------------------
                         required time                         -1.484    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 u_tinyriscv/u_regs/regs_reg[0][15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_regs/regs_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.930ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_IBUF_BUFG_inst/O
                         net (fo=2212, routed)        0.562     1.417    u_tinyriscv/u_regs/clk_IBUF_BUFG
    SLICE_X9Y35          FDRE                                         r  u_tinyriscv/u_regs/regs_reg[0][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y35          FDRE (Prop_fdre_C_Q)         0.141     1.558 r  u_tinyriscv/u_regs/regs_reg[0][15]/Q
                         net (fo=3, routed)           0.067     1.625    u_tinyriscv/u_regs/D[15]
    SLICE_X9Y35          FDRE                                         r  u_tinyriscv/u_regs/regs_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_IBUF_BUFG_inst/O
                         net (fo=2212, routed)        0.831     1.930    u_tinyriscv/u_regs/clk_IBUF_BUFG
    SLICE_X9Y35          FDRE                                         r  u_tinyriscv/u_regs/regs_reg[0][15]/C
                         clock pessimism             -0.513     1.417    
    SLICE_X9Y35          FDRE (Hold_fdre_C_D)         0.066     1.483    u_tinyriscv/u_regs/regs_reg[0][15]
  -------------------------------------------------------------------
                         required time                         -1.483    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 u_tinyriscv/u_regs/regs_reg[0][28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_regs/regs_reg[0][28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.931ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_IBUF_BUFG_inst/O
                         net (fo=2212, routed)        0.563     1.418    u_tinyriscv/u_regs/clk_IBUF_BUFG
    SLICE_X21Y49         FDRE                                         r  u_tinyriscv/u_regs/regs_reg[0][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y49         FDRE (Prop_fdre_C_Q)         0.141     1.559 r  u_tinyriscv/u_regs/regs_reg[0][28]/Q
                         net (fo=3, routed)           0.067     1.626    u_tinyriscv/u_regs/D[28]
    SLICE_X21Y49         FDRE                                         r  u_tinyriscv/u_regs/regs_reg[0][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_IBUF_BUFG_inst/O
                         net (fo=2212, routed)        0.832     1.931    u_tinyriscv/u_regs/clk_IBUF_BUFG
    SLICE_X21Y49         FDRE                                         r  u_tinyriscv/u_regs/regs_reg[0][28]/C
                         clock pessimism             -0.513     1.418    
    SLICE_X21Y49         FDRE (Hold_fdre_C_D)         0.066     1.484    u_tinyriscv/u_regs/regs_reg[0][28]
  -------------------------------------------------------------------
                         required time                         -1.484    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 u_tinyriscv/u_regs/regs_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv/u_regs/regs_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.924ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.830    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.856 r  clk_IBUF_BUFG_inst/O
                         net (fo=2212, routed)        0.557     1.412    u_tinyriscv/u_regs/clk_IBUF_BUFG
    SLICE_X11Y29         FDRE                                         r  u_tinyriscv/u_regs/regs_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDRE (Prop_fdre_C_Q)         0.141     1.553 r  u_tinyriscv/u_regs/regs_reg[0][0]/Q
                         net (fo=3, routed)           0.068     1.621    u_tinyriscv/u_regs/D[0]
    SLICE_X11Y29         FDRE                                         r  u_tinyriscv/u_regs/regs_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.684     1.070    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.099 r  clk_IBUF_BUFG_inst/O
                         net (fo=2212, routed)        0.825     1.924    u_tinyriscv/u_regs/clk_IBUF_BUFG
    SLICE_X11Y29         FDRE                                         r  u_tinyriscv/u_regs/regs_reg[0][0]/C
                         clock pessimism             -0.512     1.412    
    SLICE_X11Y29         FDRE (Hold_fdre_C_D)         0.066     1.478    u_tinyriscv/u_regs/regs_reg[0][0]
  -------------------------------------------------------------------
                         required time                         -1.478    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  0.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X11Y9    gpio_0/gpio_ctrl_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X20Y9    gpio_0/gpio_ctrl_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X19Y8    gpio_0/gpio_ctrl_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X20Y10   gpio_0/gpio_ctrl_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X7Y20    gpio_0/gpio_ctrl_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X17Y17   gpio_0/gpio_ctrl_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X18Y15   gpio_0/gpio_ctrl_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X17Y19   gpio_0/gpio_ctrl_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X4Y24    gpio_0/gpio_ctrl_reg[17]/C
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X14Y24   u_ram/_ram_reg_0_63_20_20/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X14Y24   u_ram/_ram_reg_0_63_21_21/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X14Y24   u_ram/_ram_reg_0_63_22_22/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X14Y24   u_ram/_ram_reg_0_63_23_23/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X10Y24   u_ram/_ram_reg_0_63_24_24/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X10Y24   u_ram/_ram_reg_0_63_25_25/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X10Y24   u_ram/_ram_reg_0_63_26_26/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X10Y24   u_ram/_ram_reg_0_63_27_27/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X14Y23   u_ram/_ram_reg_0_63_28_28/SP/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X14Y23   u_ram/_ram_reg_0_63_29_29/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X14Y19   u_ram/_ram_reg_0_63_13_13/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X14Y19   u_ram/_ram_reg_0_63_14_14/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X14Y19   u_ram/_ram_reg_0_63_15_15/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X14Y19   u_ram/_ram_reg_0_63_16_16/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X10Y24   u_ram/_ram_reg_0_63_24_24/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X10Y24   u_ram/_ram_reg_0_63_25_25/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X10Y24   u_ram/_ram_reg_0_63_26_26/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X10Y24   u_ram/_ram_reg_0_63_27_27/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X14Y23   u_ram/_ram_reg_0_63_28_28/SP/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         10.000      8.750      SLICE_X14Y23   u_ram/_ram_reg_0_63_29_29/SP/CLK



