<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>LFO</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S_AXI_CTRL</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S_AXI_CTRL"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_ctrl_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_ctrl_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_ctrl_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_ctrl_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_ctrl_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_ctrl_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_ctrl_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_ctrl_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_ctrl_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_ctrl_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_ctrl_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_ctrl_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_ctrl_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_ctrl_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_ctrl_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_ctrl_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_ctrl_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_ctrl_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_ctrl_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S_AXI_CTRL.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S_AXI_CTRL.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S_AXI_CTRL.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M_AXIS_OUTPUT</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_output_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_output_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_output_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_output_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_output_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M_AXIS_OUTPUT.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M_AXIS_OUTPUT_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_output_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M_AXIS_OUTPUT_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M_AXIS_OUTPUT_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axis_output_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M_AXIS_OUTPUT_CLK.ASSOCIATED_BUSIF">M_AXIS_OUTPUT</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M_AXIS_OUTPUT_CLK.ASSOCIATED_RESET">m_axis_output_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_AXI_CTRL_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_ctrl_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_CTRL_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S_AXI_CTRL_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_ctrl_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_CTRL_CLK.ASSOCIATED_BUSIF">S_AXI_CTRL</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S_AXI_CTRL_CLK.ASSOCIATED_RESET">s_axi_ctrl_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S_AXI_CTRL</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S_AXI_CTRL_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S_AXI_CTRL.S_AXI_CTRL_REG.OFFSET_BASE_PARAM">C_S_AXI_CTRL_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S_AXI_CTRL.S_AXI_CTRL_REG.OFFSET_HIGH_PARAM">C_S_AXI_CTRL_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>LFO_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>a348d60e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>LFO_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>a348d60e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>5ef600cc</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>cb02736c</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>i_enable</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_output_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXIS_OUTPUT_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_output_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M_AXIS_OUTPUT_TDATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_output_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_output_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_output_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_output_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axis_output_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_ctrl_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_CTRL_ADDR_WIDTH&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_ctrl_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_ctrl_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_ctrl_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_ctrl_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_CTRL_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_ctrl_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_CTRL_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_ctrl_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_ctrl_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_ctrl_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_ctrl_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_ctrl_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_ctrl_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_CTRL_ADDR_WIDTH&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_ctrl_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_ctrl_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_ctrl_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_ctrl_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_CTRL_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_ctrl_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_ctrl_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_ctrl_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_ctrl_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_ctrl_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_M_AXIS_OUTPUT_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C M AXIS OUTPUT TDATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_AXIS_OUTPUT_TDATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M_AXIS_OUTPUT_START_COUNT</spirit:name>
        <spirit:displayName>C M AXIS OUTPUT START COUNT</spirit:displayName>
        <spirit:description>Start count is the number of clock cycles the master will wait before initiating/issuing any transaction.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M_AXIS_OUTPUT_START_COUNT" spirit:order="4" spirit:minimum="1" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S_AXI_CTRL_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S AXI CTRL DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_CTRL_DATA_WIDTH" spirit:order="5" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S_AXI_CTRL_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S AXI CTRL ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_CTRL_ADDR_WIDTH" spirit:order="6" spirit:rangeType="long">5</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>g_NUM_CHANNELS</spirit:name>
        <spirit:displayName>G Num Channels</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.g_NUM_CHANNELS">128</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/LFO_v1_0_S_AXI_CTRL.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fifo.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/LFO_v1_0_M_AXIS_OUTPUT.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/shift_register.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/sine_wavetable.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/low_frequency_oscillator.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/LFO_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_1a42d73e</spirit:userFileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/LFO_v1_0_S_AXI_CTRL.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fifo.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/LFO_v1_0_M_AXIS_OUTPUT.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/shift_register.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/sine_wavetable.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/low_frequency_oscillator.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/LFO_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:logicalName>work</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/LFO_v1_0/data/LFO.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/LFO_v1_0/data/LFO.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/LFO_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/LFO_v1_0/src/LFO.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/LFO_v1_0/src/LFO.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/LFO_v1_0/src/LFO_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/LFO_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_cb02736c</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_M_AXIS_OUTPUT_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C M AXIS OUTPUT TDATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_AXIS_OUTPUT_TDATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_M_AXIS_OUTPUT_TDATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M_AXIS_OUTPUT_START_COUNT</spirit:name>
      <spirit:displayName>C M AXIS OUTPUT START COUNT</spirit:displayName>
      <spirit:description>Start count is the number of clock cycles the master will wait before initiating/issuing any transaction.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M_AXIS_OUTPUT_START_COUNT" spirit:order="4" spirit:minimum="1" spirit:rangeType="long">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_CTRL_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S AXI CTRL DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_CTRL_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="5">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S_AXI_CTRL_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_CTRL_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S AXI CTRL ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_CTRL_ADDR_WIDTH" spirit:order="6" spirit:rangeType="long">5</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S_AXI_CTRL_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_CTRL_BASEADDR</spirit:name>
      <spirit:displayName>C S AXI CTRL BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_CTRL_BASEADDR" spirit:order="7" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S_AXI_CTRL_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S_AXI_CTRL_HIGHADDR</spirit:name>
      <spirit:displayName>C S AXI CTRL HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S_AXI_CTRL_HIGHADDR" spirit:order="8" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S_AXI_CTRL_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">LFO_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>g_NUM_CHANNELS</spirit:name>
      <spirit:displayName>G Num Channels</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.g_NUM_CHANNELS">128</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>LFO_v1.0</xilinx:displayName>
      <xilinx:coreRevision>4</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-06-27T16:17:46Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31192fc_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@697f804b_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25148320_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@171e8b7b_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d1e049d_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dc110cb_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d5ea175_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ae2772b_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dfafdfe_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c8600c3_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8f30d92_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c8623ff_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f125151_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@705972e8_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a403a66_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@324d060f_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@90b7cb6_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a542ea0_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@763238d0_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@294672b4_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37a2ffb4_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20299480_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c39f1cc_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fe842d8_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c9ef173_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c526daf_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b3168ea_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69fe5b84_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e39551e_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4844395c_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6758e72e_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bdbe811_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8f998dc_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@419aea87_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1650ccc_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bcd4aa9_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e2a84a_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ae4d749_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@234441c_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6955306a_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1692e6ad_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c2a3c9c_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26c9ce50_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f0f1a09_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71e07b7_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d7d348c_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f6c4bd0_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70a115c2_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@779e08a_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3702cf32_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@340ab58_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@659aacf1_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19825f8a_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@244d2e0f_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@543fefec_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ceb9510_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d2b172c_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30b1f505_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78771cbb_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@741a9817_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2213f0f7_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64106e8c_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16a4af3b_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1eee0f47_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12d2bc9c_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bfdf36f_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78ed8961_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@498fe0d7_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74d2c011_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5aa36592_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2890fd8e_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16423213_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ac90d6f_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58613ac7_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c6549dd_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@199b11eb_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@247f7503_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a4764aa_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e070854_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21acda8_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62c19b22_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@164a2715_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6060d7e3_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@780d3083_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@740d7789_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@738573b4_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36804ae5_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74cd45d6_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ce44fae_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@343c6d5d_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67dafd52_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6030d512_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@541b8ad7_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@266e9410_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14a36bf4_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d0d1572_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@457652e9_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78b71199_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@534226c7_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fcc8816_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2970faa1_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f16c932_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ea61ce5_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c4fdaf9_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@547dafba_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@117efc11_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a26b072_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d8c98df_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43db8596_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57c2a892_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4eeccfce_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@763c2363_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a42c01f_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43697766_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b5c46e9_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f7672b4_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ea241e6_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54162d7c_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24677f76_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49124d57_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3546b893_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1061bab1_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@535dc432_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@592a3c06_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@582066a2_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a19b6f1_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b3a0fc3_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7aa15a21_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66e61ebd_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d5f1c30_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27985b68_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@501083ff_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5150c1d4_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c1a0d6e_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cf99145_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24cb3a39_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34e590ec_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2922597d_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15257331_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@119df755_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@711b5a9e_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14ae1a21_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5343a228_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4289cd22_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b42c60b_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56d6a30f_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f332444_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cf2a6e0_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@270406b9_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43584a52_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41871d3_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c3ea7af_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d5a415_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7efc84ad_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d96c2e_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4871f02d_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@992fec9_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28b3b0dd_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38f8618f_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f420cdf_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4639ac8f_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d5b9796_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@643f95e_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f5428ae_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2be7ad8a_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b5becd2_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79d596a2_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6971a7c1_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68333d32_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c7c2a11_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ba5e9dc_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@708fc2f3_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ea5f2b2_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@555eadc2_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52159c9f_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b8ccb44_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@150d9359_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d0aeb10_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73899796_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a1c7377_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c1c5cf5_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ec4ac04_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c266462_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75f52058_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b690634_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@686067ae_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2045e1db_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fd6093f_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4531c98d_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c7a500b_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4618dfae_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69076a74_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66faac8d_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1aeec95f_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58367410_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ea0fc6c_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@679ae58c_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7571814e_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62fe9890_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4576eb22_ARCHIVE_LOCATION">f:/HDL/Synthesizer/repo/LFO_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="6c49a06b"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="5348ac98"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="0269d979"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="1006f92d"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="669531b2"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="fcfb6a80"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
