module foo_proc(
  input wire [31:0] dir,
  input wire [31:0] in,
  input wire in_vld,
  input wire out1_rdy,
  input wire out2_rdy,
  output wire in_rdy,
  output wire [31:0] out1,
  output wire out1_vld,
  output wire [31:0] out2,
  output wire out2_vld
);
  wire ctx_3__relative_condition_output__1;
  wire out2_send_pred;
  wire literal_172;
  wire p0_all_active_outputs_ready;
  assign ctx_3__relative_condition_output__1 = dir == 32'h0000_0000;
  assign out2_send_pred = ~ctx_3__relative_condition_output__1;
  assign literal_172 = 1'h1;
  assign p0_all_active_outputs_ready = (~ctx_3__relative_condition_output__1 | out1_rdy) & (~out2_send_pred | out2_rdy);
  assign in_rdy = p0_all_active_outputs_ready;
  assign out1 = in;
  assign out1_vld = in_vld & literal_172 & literal_172 & ctx_3__relative_condition_output__1;
  assign out2 = in;
  assign out2_vld = in_vld & literal_172 & literal_172 & out2_send_pred;
endmodule
