{"sha": "a3a81f292256069546bc2b0b9ebddb229af117b1", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6YTNhODFmMjkyMjU2MDY5NTQ2YmMyYjBiOWViZGRiMjI5YWYxMTdiMQ==", "commit": {"author": {"name": "Segher Boessenkool", "email": "segher@kernel.crashing.org", "date": "2018-10-05T19:40:36Z"}, "committer": {"name": "Segher Boessenkool", "email": "segher@gcc.gnu.org", "date": "2018-10-05T19:40:36Z"}, "message": "rs6000: Some mfcr pattern simplification\n\n\n\t* config/rs6000/rs6000.md (unnamed mfcr scc_comparison_operator\n\tpatterns): Merge SI and DI patterns to a GPR pattern.\n\t(unnamed define_insn and define_split for record form of that): Merge\n\tto a single define_insn_and_split pattern.\n\nFrom-SVN: r264889", "tree": {"sha": "537fb73a13ed33e3cb5d7684449a7ff635db1ae8", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/537fb73a13ed33e3cb5d7684449a7ff635db1ae8"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/a3a81f292256069546bc2b0b9ebddb229af117b1", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/a3a81f292256069546bc2b0b9ebddb229af117b1", "html_url": "https://github.com/Rust-GCC/gccrs/commit/a3a81f292256069546bc2b0b9ebddb229af117b1", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/a3a81f292256069546bc2b0b9ebddb229af117b1/comments", "author": {"login": "segher", "id": 417629, "node_id": "MDQ6VXNlcjQxNzYyOQ==", "avatar_url": "https://avatars.githubusercontent.com/u/417629?v=4", "gravatar_id": "", "url": "https://api.github.com/users/segher", "html_url": "https://github.com/segher", "followers_url": "https://api.github.com/users/segher/followers", "following_url": "https://api.github.com/users/segher/following{/other_user}", "gists_url": "https://api.github.com/users/segher/gists{/gist_id}", "starred_url": "https://api.github.com/users/segher/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/segher/subscriptions", "organizations_url": "https://api.github.com/users/segher/orgs", "repos_url": "https://api.github.com/users/segher/repos", "events_url": "https://api.github.com/users/segher/events{/privacy}", "received_events_url": "https://api.github.com/users/segher/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "c1ec62f1fb21fd7dd4f83fb6724d9b210b2e59f2", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/c1ec62f1fb21fd7dd4f83fb6724d9b210b2e59f2", "html_url": "https://github.com/Rust-GCC/gccrs/commit/c1ec62f1fb21fd7dd4f83fb6724d9b210b2e59f2"}], "stats": {"total": 50, "additions": 17, "deletions": 33}, "files": [{"sha": "8d754af220144acc15d5bdc4c9d8510f88b4c8e3", "filename": "gcc/ChangeLog", "status": "modified", "additions": 7, "deletions": 0, "changes": 7, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a3a81f292256069546bc2b0b9ebddb229af117b1/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a3a81f292256069546bc2b0b9ebddb229af117b1/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=a3a81f292256069546bc2b0b9ebddb229af117b1", "patch": "@@ -1,3 +1,10 @@\n+2018-10-05  Segher Boessenkool  <segher@kernel.crashing.org>\n+\n+\t* config/rs6000/rs6000.md (unnamed mfcr scc_comparison_operator\n+\tpatterns): Merge SI and DI patterns to a GPR pattern.\n+\t(unnamed define_insn and define_split for record form of that): Merge\n+\tto a single define_insn_and_split pattern.\n+\n 2018-10-05  David Malcolm  <dmalcolm@redhat.com>\n \n \tPR c++/56856"}, {"sha": "0e7cf353af116681f325a4eff6bb7d25a6010397", "filename": "gcc/config/rs6000/rs6000.md", "status": "modified", "additions": 10, "deletions": 33, "changes": 43, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/a3a81f292256069546bc2b0b9ebddb229af117b1/gcc%2Fconfig%2Frs6000%2Frs6000.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/a3a81f292256069546bc2b0b9ebddb229af117b1/gcc%2Fconfig%2Frs6000%2Frs6000.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Frs6000.md?ref=a3a81f292256069546bc2b0b9ebddb229af117b1", "patch": "@@ -11765,10 +11765,10 @@\n ;; cases the insns below which don't use an intermediate CR field will\n ;; be used instead.\n (define_insn \"\"\n-  [(set (match_operand:SI 0 \"gpc_reg_operand\" \"=r\")\n-\t(match_operator:SI 1 \"scc_comparison_operator\"\n-\t\t\t   [(match_operand 2 \"cc_reg_operand\" \"y\")\n-\t\t\t    (const_int 0)]))]\n+  [(set (match_operand:GPR 0 \"gpc_reg_operand\" \"=r\")\n+\t(match_operator:GPR 1 \"scc_comparison_operator\"\n+\t\t\t    [(match_operand 2 \"cc_reg_operand\" \"y\")\n+\t\t\t     (const_int 0)]))]\n   \"\"\n   \"mfcr %0%Q2\\;rlwinm %0,%0,%J1,1\"\n   [(set (attr \"type\")\n@@ -11778,21 +11778,7 @@\n \t(const_string \"mfcr\")))\n    (set_attr \"length\" \"8\")])\n \n-(define_insn \"\"\n-  [(set (match_operand:DI 0 \"gpc_reg_operand\" \"=r\")\n-\t(match_operator:DI 1 \"scc_comparison_operator\"\n-\t\t\t   [(match_operand 2 \"cc_reg_operand\" \"y\")\n-\t\t\t    (const_int 0)]))]\n-  \"TARGET_POWERPC64\"\n-  \"mfcr %0%Q2\\;rlwinm %0,%0,%J1,1\"\n-  [(set (attr \"type\")\n-     (cond [(match_test \"TARGET_MFCRF\")\n-\t\t(const_string \"mfcrf\")\n-\t   ]\n-\t(const_string \"mfcr\")))\n-   (set_attr \"length\" \"8\")])\n-\n-(define_insn \"\"\n+(define_insn_and_split \"\"\n   [(set (match_operand:CC 0 \"cc_reg_operand\" \"=x,?y\")\n \t(compare:CC (match_operator:SI 1 \"scc_comparison_operator\"\n \t\t\t\t       [(match_operand 2 \"cc_reg_operand\" \"y,y\")\n@@ -11804,25 +11790,16 @@\n   \"@\n    mfcr %3%Q2\\;rlwinm. %3,%3,%J1,1\n    #\"\n-  [(set_attr \"type\" \"shift\")\n-   (set_attr \"dot\" \"yes\")\n-   (set_attr \"length\" \"8,16\")])\n-\n-(define_split\n-  [(set (match_operand:CC 0 \"cc_reg_not_cr0_operand\")\n-\t(compare:CC (match_operator:SI 1 \"scc_comparison_operator\"\n-\t\t\t\t       [(match_operand 2 \"cc_reg_operand\")\n-\t\t\t\t\t(const_int 0)])\n-\t\t    (const_int 0)))\n-   (set (match_operand:SI 3 \"gpc_reg_operand\")\n-\t(match_op_dup 1 [(match_dup 2) (const_int 0)]))]\n-  \"TARGET_32BIT && reload_completed\"\n+  \"&& reload_completed\"\n   [(set (match_dup 3)\n \t(match_op_dup 1 [(match_dup 2) (const_int 0)]))\n    (set (match_dup 0)\n \t(compare:CC (match_dup 3)\n \t\t    (const_int 0)))]\n-  \"\")\n+  \"\"\n+  [(set_attr \"type\" \"shift\")\n+   (set_attr \"dot\" \"yes\")\n+   (set_attr \"length\" \"8,16\")])\n \n (define_insn \"\"\n   [(set (match_operand:SI 0 \"gpc_reg_operand\" \"=r\")"}]}