{
  "module_name": "dma_ch_0_regs.h",
  "hash_id": "97bca35ad4ad9397c24460a52d143cba0b26aa5e1daee1d1580ddf878fcb59bf",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/goya/asic_reg/dma_ch_0_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_DMA_CH_0_REGS_H_\n#define ASIC_REG_DMA_CH_0_REGS_H_\n\n \n\n#define mmDMA_CH_0_CFG0                                              0x401000\n\n#define mmDMA_CH_0_CFG1                                              0x401004\n\n#define mmDMA_CH_0_ERRMSG_ADDR_LO                                    0x401008\n\n#define mmDMA_CH_0_ERRMSG_ADDR_HI                                    0x40100C\n\n#define mmDMA_CH_0_ERRMSG_WDATA                                      0x401010\n\n#define mmDMA_CH_0_RD_COMP_ADDR_LO                                   0x401014\n\n#define mmDMA_CH_0_RD_COMP_ADDR_HI                                   0x401018\n\n#define mmDMA_CH_0_RD_COMP_WDATA                                     0x40101C\n\n#define mmDMA_CH_0_WR_COMP_ADDR_LO                                   0x401020\n\n#define mmDMA_CH_0_WR_COMP_ADDR_HI                                   0x401024\n\n#define mmDMA_CH_0_WR_COMP_WDATA                                     0x401028\n\n#define mmDMA_CH_0_LDMA_SRC_ADDR_LO                                  0x40102C\n\n#define mmDMA_CH_0_LDMA_SRC_ADDR_HI                                  0x401030\n\n#define mmDMA_CH_0_LDMA_DST_ADDR_LO                                  0x401034\n\n#define mmDMA_CH_0_LDMA_DST_ADDR_HI                                  0x401038\n\n#define mmDMA_CH_0_LDMA_TSIZE                                        0x40103C\n\n#define mmDMA_CH_0_COMIT_TRANSFER                                    0x401040\n\n#define mmDMA_CH_0_STS0                                              0x401044\n\n#define mmDMA_CH_0_STS1                                              0x401048\n\n#define mmDMA_CH_0_STS2                                              0x40104C\n\n#define mmDMA_CH_0_STS3                                              0x401050\n\n#define mmDMA_CH_0_STS4                                              0x401054\n\n#define mmDMA_CH_0_SRC_ADDR_LO_STS                                   0x401058\n\n#define mmDMA_CH_0_SRC_ADDR_HI_STS                                   0x40105C\n\n#define mmDMA_CH_0_SRC_TSIZE_STS                                     0x401060\n\n#define mmDMA_CH_0_DST_ADDR_LO_STS                                   0x401064\n\n#define mmDMA_CH_0_DST_ADDR_HI_STS                                   0x401068\n\n#define mmDMA_CH_0_DST_TSIZE_STS                                     0x40106C\n\n#define mmDMA_CH_0_RD_RATE_LIM_EN                                    0x401070\n\n#define mmDMA_CH_0_RD_RATE_LIM_RST_TOKEN                             0x401074\n\n#define mmDMA_CH_0_RD_RATE_LIM_SAT                                   0x401078\n\n#define mmDMA_CH_0_RD_RATE_LIM_TOUT                                  0x40107C\n\n#define mmDMA_CH_0_WR_RATE_LIM_EN                                    0x401080\n\n#define mmDMA_CH_0_WR_RATE_LIM_RST_TOKEN                             0x401084\n\n#define mmDMA_CH_0_WR_RATE_LIM_SAT                                   0x401088\n\n#define mmDMA_CH_0_WR_RATE_LIM_TOUT                                  0x40108C\n\n#define mmDMA_CH_0_CFG2                                              0x401090\n\n#define mmDMA_CH_0_TDMA_CTL                                          0x401100\n\n#define mmDMA_CH_0_TDMA_SRC_BASE_ADDR_LO                             0x401104\n\n#define mmDMA_CH_0_TDMA_SRC_BASE_ADDR_HI                             0x401108\n\n#define mmDMA_CH_0_TDMA_SRC_ROI_BASE_0                               0x40110C\n\n#define mmDMA_CH_0_TDMA_SRC_ROI_SIZE_0                               0x401110\n\n#define mmDMA_CH_0_TDMA_SRC_VALID_ELEMENTS_0                         0x401114\n\n#define mmDMA_CH_0_TDMA_SRC_START_OFFSET_0                           0x401118\n\n#define mmDMA_CH_0_TDMA_SRC_STRIDE_0                                 0x40111C\n\n#define mmDMA_CH_0_TDMA_SRC_ROI_BASE_1                               0x401120\n\n#define mmDMA_CH_0_TDMA_SRC_ROI_SIZE_1                               0x401124\n\n#define mmDMA_CH_0_TDMA_SRC_VALID_ELEMENTS_1                         0x401128\n\n#define mmDMA_CH_0_TDMA_SRC_START_OFFSET_1                           0x40112C\n\n#define mmDMA_CH_0_TDMA_SRC_STRIDE_1                                 0x401130\n\n#define mmDMA_CH_0_TDMA_SRC_ROI_BASE_2                               0x401134\n\n#define mmDMA_CH_0_TDMA_SRC_ROI_SIZE_2                               0x401138\n\n#define mmDMA_CH_0_TDMA_SRC_VALID_ELEMENTS_2                         0x40113C\n\n#define mmDMA_CH_0_TDMA_SRC_START_OFFSET_2                           0x401140\n\n#define mmDMA_CH_0_TDMA_SRC_STRIDE_2                                 0x401144\n\n#define mmDMA_CH_0_TDMA_SRC_ROI_BASE_3                               0x401148\n\n#define mmDMA_CH_0_TDMA_SRC_ROI_SIZE_3                               0x40114C\n\n#define mmDMA_CH_0_TDMA_SRC_VALID_ELEMENTS_3                         0x401150\n\n#define mmDMA_CH_0_TDMA_SRC_START_OFFSET_3                           0x401154\n\n#define mmDMA_CH_0_TDMA_SRC_STRIDE_3                                 0x401158\n\n#define mmDMA_CH_0_TDMA_SRC_ROI_BASE_4                               0x40115C\n\n#define mmDMA_CH_0_TDMA_SRC_ROI_SIZE_4                               0x401160\n\n#define mmDMA_CH_0_TDMA_SRC_VALID_ELEMENTS_4                         0x401164\n\n#define mmDMA_CH_0_TDMA_SRC_START_OFFSET_4                           0x401168\n\n#define mmDMA_CH_0_TDMA_SRC_STRIDE_4                                 0x40116C\n\n#define mmDMA_CH_0_TDMA_DST_BASE_ADDR_LO                             0x401170\n\n#define mmDMA_CH_0_TDMA_DST_BASE_ADDR_HI                             0x401174\n\n#define mmDMA_CH_0_TDMA_DST_ROI_BASE_0                               0x401178\n\n#define mmDMA_CH_0_TDMA_DST_ROI_SIZE_0                               0x40117C\n\n#define mmDMA_CH_0_TDMA_DST_VALID_ELEMENTS_0                         0x401180\n\n#define mmDMA_CH_0_TDMA_DST_START_OFFSET_0                           0x401184\n\n#define mmDMA_CH_0_TDMA_DST_STRIDE_0                                 0x401188\n\n#define mmDMA_CH_0_TDMA_DST_ROI_BASE_1                               0x40118C\n\n#define mmDMA_CH_0_TDMA_DST_ROI_SIZE_1                               0x401190\n\n#define mmDMA_CH_0_TDMA_DST_VALID_ELEMENTS_1                         0x401194\n\n#define mmDMA_CH_0_TDMA_DST_START_OFFSET_1                           0x401198\n\n#define mmDMA_CH_0_TDMA_DST_STRIDE_1                                 0x40119C\n\n#define mmDMA_CH_0_TDMA_DST_ROI_BASE_2                               0x4011A0\n\n#define mmDMA_CH_0_TDMA_DST_ROI_SIZE_2                               0x4011A4\n\n#define mmDMA_CH_0_TDMA_DST_VALID_ELEMENTS_2                         0x4011A8\n\n#define mmDMA_CH_0_TDMA_DST_START_OFFSET_2                           0x4011AC\n\n#define mmDMA_CH_0_TDMA_DST_STRIDE_2                                 0x4011B0\n\n#define mmDMA_CH_0_TDMA_DST_ROI_BASE_3                               0x4011B4\n\n#define mmDMA_CH_0_TDMA_DST_ROI_SIZE_3                               0x4011B8\n\n#define mmDMA_CH_0_TDMA_DST_VALID_ELEMENTS_3                         0x4011BC\n\n#define mmDMA_CH_0_TDMA_DST_START_OFFSET_3                           0x4011C0\n\n#define mmDMA_CH_0_TDMA_DST_STRIDE_3                                 0x4011C4\n\n#define mmDMA_CH_0_TDMA_DST_ROI_BASE_4                               0x4011C8\n\n#define mmDMA_CH_0_TDMA_DST_ROI_SIZE_4                               0x4011CC\n\n#define mmDMA_CH_0_TDMA_DST_VALID_ELEMENTS_4                         0x4011D0\n\n#define mmDMA_CH_0_TDMA_DST_START_OFFSET_4                           0x4011D4\n\n#define mmDMA_CH_0_TDMA_DST_STRIDE_4                                 0x4011D8\n\n#define mmDMA_CH_0_MEM_INIT_BUSY                                     0x4011FC\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}