TimeQuest Timing Analyzer report for GSensor
Fri Apr 17 15:49:15 2015
Quartus II 64-Bit Version 14.1.0 Build 186 12/03/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'CLOCK50'
 14. Slow 1200mV 85C Model Hold: 'CLOCK50'
 15. Slow 1200mV 85C Model Recovery: 'CLOCK50'
 16. Slow 1200mV 85C Model Removal: 'CLOCK50'
 17. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK50'
 18. Setup Times
 19. Hold Times
 20. Clock to Output Times
 21. Minimum Clock to Output Times
 22. Output Enable Times
 23. Minimum Output Enable Times
 24. Output Disable Times
 25. Minimum Output Disable Times
 26. Slow 1200mV 85C Model Metastability Report
 27. Slow 1200mV 0C Model Fmax Summary
 28. Slow 1200mV 0C Model Setup Summary
 29. Slow 1200mV 0C Model Hold Summary
 30. Slow 1200mV 0C Model Recovery Summary
 31. Slow 1200mV 0C Model Removal Summary
 32. Slow 1200mV 0C Model Minimum Pulse Width Summary
 33. Slow 1200mV 0C Model Setup: 'CLOCK50'
 34. Slow 1200mV 0C Model Hold: 'CLOCK50'
 35. Slow 1200mV 0C Model Recovery: 'CLOCK50'
 36. Slow 1200mV 0C Model Removal: 'CLOCK50'
 37. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK50'
 38. Setup Times
 39. Hold Times
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Output Enable Times
 43. Minimum Output Enable Times
 44. Output Disable Times
 45. Minimum Output Disable Times
 46. Slow 1200mV 0C Model Metastability Report
 47. Fast 1200mV 0C Model Setup Summary
 48. Fast 1200mV 0C Model Hold Summary
 49. Fast 1200mV 0C Model Recovery Summary
 50. Fast 1200mV 0C Model Removal Summary
 51. Fast 1200mV 0C Model Minimum Pulse Width Summary
 52. Fast 1200mV 0C Model Setup: 'CLOCK50'
 53. Fast 1200mV 0C Model Hold: 'CLOCK50'
 54. Fast 1200mV 0C Model Recovery: 'CLOCK50'
 55. Fast 1200mV 0C Model Removal: 'CLOCK50'
 56. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK50'
 57. Setup Times
 58. Hold Times
 59. Clock to Output Times
 60. Minimum Clock to Output Times
 61. Output Enable Times
 62. Minimum Output Enable Times
 63. Output Disable Times
 64. Minimum Output Disable Times
 65. Fast 1200mV 0C Model Metastability Report
 66. Multicorner Timing Analysis Summary
 67. Setup Times
 68. Hold Times
 69. Clock to Output Times
 70. Minimum Clock to Output Times
 71. Board Trace Model Assignments
 72. Input Transition Times
 73. Signal Integrity Metrics (Slow 1200mv 0c Model)
 74. Signal Integrity Metrics (Slow 1200mv 85c Model)
 75. Signal Integrity Metrics (Fast 1200mv 0c Model)
 76. Setup Transfers
 77. Hold Transfers
 78. Recovery Transfers
 79. Removal Transfers
 80. Report TCCS
 81. Report RSKM
 82. Unconstrained Paths
 83. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 14.1.0 Build 186 12/03/2014 SJ Web Edition ;
; Revision Name      ; GSensor                                            ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE22F17C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-3         ;  50.0%      ;
;     Processor 4            ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------+
; SDC File List                                       ;
+-----------------+--------+--------------------------+
; SDC File Path   ; Status ; Read at                  ;
+-----------------+--------+--------------------------+
; GSensor.out.sdc ; OK     ; Fri Apr 17 15:49:13 2015 ;
+-----------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; CLOCK50    ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 67.72 MHz ; 67.72 MHz       ; CLOCK50    ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+---------+-------+-------------------+
; Clock   ; Slack ; End Point TNS     ;
+---------+-------+-------------------+
; CLOCK50 ; 5.233 ; 0.000             ;
+---------+-------+-------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+---------+-------+------------------+
; Clock   ; Slack ; End Point TNS    ;
+---------+-------+------------------+
; CLOCK50 ; 0.357 ; 0.000            ;
+---------+-------+------------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+---------+--------+---------------------+
; Clock   ; Slack  ; End Point TNS       ;
+---------+--------+---------------------+
; CLOCK50 ; 15.817 ; 0.000               ;
+---------+--------+---------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+---------+-------+---------------------+
; Clock   ; Slack ; End Point TNS       ;
+---------+-------+---------------------+
; CLOCK50 ; 3.131 ; 0.000               ;
+---------+-------+---------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------+-------+---------------------------------+
; Clock   ; Slack ; End Point TNS                   ;
+---------+-------+---------------------------------+
; CLOCK50 ; 9.487 ; 0.000                           ;
+---------+-------+---------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK50'                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                           ; To Node                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; 5.233  ; vga:u_vga|out_red                                                                                   ; out_red                    ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.130     ; 2.637      ;
; 5.236  ; vga:u_vga|out_green                                                                                 ; out_green                  ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.127     ; 2.637      ;
; 5.237  ; vga:u_vga|out_v_sync                                                                                ; out_v_sync                 ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.126     ; 2.637      ;
; 5.237  ; vga:u_vga|out_h_sync                                                                                ; out_h_sync                 ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.126     ; 2.637      ;
; 5.237  ; vga:u_vga|out_blue                                                                                  ; out_blue                   ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.126     ; 2.637      ;
; 7.075  ; vga:u_vga|h_cnt[3]                                                                                  ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.087     ; 12.853     ;
; 7.075  ; vga:u_vga|h_cnt[3]                                                                                  ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.087     ; 12.853     ;
; 7.209  ; vga:u_vga|h_cnt[2]                                                                                  ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.087     ; 12.719     ;
; 7.209  ; vga:u_vga|h_cnt[2]                                                                                  ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.087     ; 12.719     ;
; 7.321  ; vga:u_vga|h_cnt[7]                                                                                  ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.087     ; 12.607     ;
; 7.321  ; vga:u_vga|h_cnt[7]                                                                                  ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.087     ; 12.607     ;
; 7.404  ; vga:u_vga|v_cnt[1]                                                                                  ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.062     ; 12.549     ;
; 7.404  ; vga:u_vga|v_cnt[1]                                                                                  ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.062     ; 12.549     ;
; 7.425  ; vga:u_vga|h_cnt[6]                                                                                  ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.087     ; 12.503     ;
; 7.425  ; vga:u_vga|h_cnt[6]                                                                                  ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.087     ; 12.503     ;
; 7.426  ; vga:u_vga|v_cnt[6]                                                                                  ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.062     ; 12.527     ;
; 7.426  ; vga:u_vga|v_cnt[6]                                                                                  ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.062     ; 12.527     ;
; 7.440  ; vga:u_vga|h_cnt[8]                                                                                  ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.087     ; 12.488     ;
; 7.440  ; vga:u_vga|h_cnt[8]                                                                                  ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.087     ; 12.488     ;
; 7.451  ; vga:u_vga|h_cnt[0]                                                                                  ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.087     ; 12.477     ;
; 7.451  ; vga:u_vga|h_cnt[0]                                                                                  ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.087     ; 12.477     ;
; 7.465  ; vga:u_vga|h_cnt[9]                                                                                  ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.087     ; 12.463     ;
; 7.465  ; vga:u_vga|h_cnt[9]                                                                                  ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.087     ; 12.463     ;
; 7.498  ; vga:u_vga|v_cnt[9]                                                                                  ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.063     ; 12.454     ;
; 7.498  ; vga:u_vga|v_cnt[9]                                                                                  ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.063     ; 12.454     ;
; 7.519  ; vga:u_vga|v_cnt[8]                                                                                  ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.063     ; 12.433     ;
; 7.519  ; vga:u_vga|v_cnt[8]                                                                                  ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.063     ; 12.433     ;
; 7.521  ; vga:u_vga|v_cnt[7]                                                                                  ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.062     ; 12.432     ;
; 7.521  ; vga:u_vga|v_cnt[7]                                                                                  ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.062     ; 12.432     ;
; 7.529  ; vga:u_vga|h_cnt[1]                                                                                  ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.087     ; 12.399     ;
; 7.529  ; vga:u_vga|h_cnt[1]                                                                                  ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.087     ; 12.399     ;
; 7.603  ; vga:u_vga|h_cnt[5]                                                                                  ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.087     ; 12.325     ;
; 7.603  ; vga:u_vga|h_cnt[5]                                                                                  ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.087     ; 12.325     ;
; 7.628  ; vga:u_vga|v_cnt[2]                                                                                  ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.062     ; 12.325     ;
; 7.628  ; vga:u_vga|v_cnt[2]                                                                                  ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.062     ; 12.325     ;
; 7.636  ; vga:u_vga|h_cnt[10]                                                                                 ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.087     ; 12.292     ;
; 7.636  ; vga:u_vga|h_cnt[10]                                                                                 ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.087     ; 12.292     ;
; 7.654  ; vga:u_vga|v_cnt[3]                                                                                  ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.062     ; 12.299     ;
; 7.654  ; vga:u_vga|v_cnt[3]                                                                                  ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.062     ; 12.299     ;
; 7.663  ; vga:u_vga|h_cnt[4]                                                                                  ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.087     ; 12.265     ;
; 7.663  ; vga:u_vga|h_cnt[4]                                                                                  ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.087     ; 12.265     ;
; 7.692  ; vga:u_vga|v_cnt[10]                                                                                 ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.063     ; 12.260     ;
; 7.692  ; vga:u_vga|v_cnt[10]                                                                                 ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.063     ; 12.260     ;
; 7.710  ; vga:u_vga|v_cnt[0]                                                                                  ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.062     ; 12.243     ;
; 7.710  ; vga:u_vga|v_cnt[0]                                                                                  ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.062     ; 12.243     ;
; 7.808  ; vga:u_vga|v_cnt[5]                                                                                  ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.063     ; 12.144     ;
; 7.808  ; vga:u_vga|v_cnt[5]                                                                                  ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.063     ; 12.144     ;
; 7.830  ; vga:u_vga|h_cnt[3]                                                                                  ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.062     ; 12.123     ;
; 7.964  ; vga:u_vga|h_cnt[2]                                                                                  ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.062     ; 11.989     ;
; 8.076  ; vga:u_vga|h_cnt[7]                                                                                  ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.062     ; 11.877     ;
; 8.127  ; vga:u_vga|v_cnt[1]                                                                                  ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.069     ; 11.819     ;
; 8.149  ; vga:u_vga|v_cnt[6]                                                                                  ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.069     ; 11.797     ;
; 8.180  ; vga:u_vga|h_cnt[6]                                                                                  ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.062     ; 11.773     ;
; 8.195  ; vga:u_vga|h_cnt[8]                                                                                  ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.062     ; 11.758     ;
; 8.206  ; vga:u_vga|h_cnt[0]                                                                                  ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.062     ; 11.747     ;
; 8.220  ; vga:u_vga|h_cnt[9]                                                                                  ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.062     ; 11.733     ;
; 8.221  ; vga:u_vga|v_cnt[9]                                                                                  ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.070     ; 11.724     ;
; 8.242  ; vga:u_vga|v_cnt[8]                                                                                  ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.070     ; 11.703     ;
; 8.244  ; vga:u_vga|v_cnt[7]                                                                                  ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.069     ; 11.702     ;
; 8.284  ; vga:u_vga|h_cnt[1]                                                                                  ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.062     ; 11.669     ;
; 8.309  ; vga:u_vga|v_cnt[4]                                                                                  ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.062     ; 11.644     ;
; 8.309  ; vga:u_vga|v_cnt[4]                                                                                  ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.062     ; 11.644     ;
; 8.351  ; vga:u_vga|v_cnt[2]                                                                                  ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.069     ; 11.595     ;
; 8.358  ; vga:u_vga|h_cnt[5]                                                                                  ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.062     ; 11.595     ;
; 8.377  ; vga:u_vga|v_cnt[3]                                                                                  ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.069     ; 11.569     ;
; 8.391  ; vga:u_vga|h_cnt[10]                                                                                 ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.062     ; 11.562     ;
; 8.415  ; vga:u_vga|v_cnt[10]                                                                                 ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.070     ; 11.530     ;
; 8.418  ; vga:u_vga|h_cnt[4]                                                                                  ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.062     ; 11.535     ;
; 8.433  ; vga:u_vga|v_cnt[0]                                                                                  ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.069     ; 11.513     ;
; 8.531  ; vga:u_vga|v_cnt[5]                                                                                  ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.070     ; 11.414     ;
; 9.032  ; vga:u_vga|v_cnt[4]                                                                                  ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.069     ; 10.914     ;
; 9.193  ; vga:u_vga|current_submarine_line[0]                                                                 ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.087     ; 10.735     ;
; 9.193  ; vga:u_vga|current_submarine_line[0]                                                                 ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.087     ; 10.735     ;
; 9.369  ; vga:u_vga|current_submarine_line[4]                                                                 ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.088     ; 10.558     ;
; 9.369  ; vga:u_vga|current_submarine_line[4]                                                                 ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.088     ; 10.558     ;
; 9.638  ; vga:u_vga|current_submarine_line[5]                                                                 ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.088     ; 10.289     ;
; 9.638  ; vga:u_vga|current_submarine_line[5]                                                                 ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.088     ; 10.289     ;
; 9.838  ; vga:u_vga|current_submarine_line[6]                                                                 ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.088     ; 10.089     ;
; 9.838  ; vga:u_vga|current_submarine_line[6]                                                                 ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.088     ; 10.089     ;
; 9.948  ; vga:u_vga|current_submarine_line[0]                                                                 ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.062     ; 10.005     ;
; 10.124 ; vga:u_vga|current_submarine_line[4]                                                                 ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.063     ; 9.828      ;
; 10.210 ; vga:u_vga|current_submarine_line[7]                                                                 ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.088     ; 9.717      ;
; 10.210 ; vga:u_vga|current_submarine_line[7]                                                                 ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.088     ; 9.717      ;
; 10.257 ; vga:u_vga|current_submarine_line[9]                                                                 ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.088     ; 9.670      ;
; 10.257 ; vga:u_vga|current_submarine_line[9]                                                                 ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.088     ; 9.670      ;
; 10.317 ; vga:u_vga|current_submarine_line[8]                                                                 ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.088     ; 9.610      ;
; 10.317 ; vga:u_vga|current_submarine_line[8]                                                                 ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.088     ; 9.610      ;
; 10.393 ; vga:u_vga|current_submarine_line[5]                                                                 ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.063     ; 9.559      ;
; 10.496 ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[96]  ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.345     ; 9.174      ;
; 10.593 ; vga:u_vga|current_submarine_line[6]                                                                 ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.063     ; 9.359      ;
; 10.931 ; vga:u_vga|h_cnt[3]                                                                                  ; vga:u_vga|address_b_sub[4] ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.065     ; 9.019      ;
; 10.931 ; vga:u_vga|h_cnt[3]                                                                                  ; vga:u_vga|address_b_sub[3] ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.065     ; 9.019      ;
; 10.931 ; vga:u_vga|h_cnt[3]                                                                                  ; vga:u_vga|address_b_sub[2] ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.065     ; 9.019      ;
; 10.931 ; vga:u_vga|h_cnt[3]                                                                                  ; vga:u_vga|address_b_sub[1] ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.065     ; 9.019      ;
; 10.931 ; vga:u_vga|h_cnt[3]                                                                                  ; vga:u_vga|address_b_sub[0] ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.065     ; 9.019      ;
; 10.965 ; vga:u_vga|current_submarine_line[7]                                                                 ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.063     ; 8.987      ;
; 11.023 ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[100] ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.345     ; 8.647      ;
; 11.065 ; vga:u_vga|h_cnt[2]                                                                                  ; vga:u_vga|address_b_sub[4] ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.065     ; 8.885      ;
; 11.065 ; vga:u_vga|h_cnt[2]                                                                                  ; vga:u_vga|address_b_sub[3] ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.065     ; 8.885      ;
; 11.065 ; vga:u_vga|h_cnt[2]                                                                                  ; vga:u_vga|address_b_sub[2] ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.065     ; 8.885      ;
+--------+-----------------------------------------------------------------------------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK50'                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.357 ; vga:u_vga|first_row_sub[11]                                                ; vga:u_vga|first_row_sub[11]                                                ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|first_row_sub[1]                                                 ; vga:u_vga|first_row_sub[1]                                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|first_row_sub[0]                                                 ; vga:u_vga|first_row_sub[0]                                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|first_row_sub[9]                                                 ; vga:u_vga|first_row_sub[9]                                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|first_row_sub[8]                                                 ; vga:u_vga|first_row_sub[8]                                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|first_row_sub[7]                                                 ; vga:u_vga|first_row_sub[7]                                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|first_row_sub[6]                                                 ; vga:u_vga|first_row_sub[6]                                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|first_row_sub[5]                                                 ; vga:u_vga|first_row_sub[5]                                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|first_row_sub[4]                                                 ; vga:u_vga|first_row_sub[4]                                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|second_row_sub[8]                                                ; vga:u_vga|second_row_sub[8]                                                ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|second_row_sub[7]                                                ; vga:u_vga|second_row_sub[7]                                                ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|second_row_sub[6]                                                ; vga:u_vga|second_row_sub[6]                                                ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|second_row_sub[5]                                                ; vga:u_vga|second_row_sub[5]                                                ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|second_row_sub[4]                                                ; vga:u_vga|second_row_sub[4]                                                ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|second_row_sub[1]                                                ; vga:u_vga|second_row_sub[1]                                                ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|second_row_sub[0]                                                ; vga:u_vga|second_row_sub[0]                                                ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; vga:u_vga|rd_en_b_sub                                                      ; vga:u_vga|rd_en_b_sub                                                      ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; spi_ee_config:u_spi_ee_config|direction                                    ; spi_ee_config:u_spi_ee_config|direction                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_ee_config:u_spi_ee_config|read_ready                                   ; spi_ee_config:u_spi_ee_config|read_ready                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_ee_config:u_spi_ee_config|read_back                                    ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|tmp_random[0]                                                    ; vga:u_vga|tmp_random[0]                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[11]                                                   ; vga:u_vga|submarines[11]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[9]                                                    ; vga:u_vga|submarines[9]                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[1]                                                    ; vga:u_vga|submarines[1]                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[3]                                                    ; vga:u_vga|submarines[3]                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[7]                                                    ; vga:u_vga|submarines[7]                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[5]                                                    ; vga:u_vga|submarines[5]                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[13]                                                   ; vga:u_vga|submarines[13]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[15]                                                   ; vga:u_vga|submarines[15]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[10]                                                   ; vga:u_vga|submarines[10]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[8]                                                    ; vga:u_vga|submarines[8]                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[0]                                                    ; vga:u_vga|submarines[0]                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[2]                                                    ; vga:u_vga|submarines[2]                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[6]                                                    ; vga:u_vga|submarines[6]                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[4]                                                    ; vga:u_vga|submarines[4]                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[12]                                                   ; vga:u_vga|submarines[12]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[14]                                                   ; vga:u_vga|submarines[14]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[22]                                                   ; vga:u_vga|submarines[22]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[30]                                                   ; vga:u_vga|submarines[30]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[26]                                                   ; vga:u_vga|submarines[26]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[18]                                                   ; vga:u_vga|submarines[18]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[20]                                                   ; vga:u_vga|submarines[20]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[24]                                                   ; vga:u_vga|submarines[24]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[16]                                                   ; vga:u_vga|submarines[16]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[28]                                                   ; vga:u_vga|submarines[28]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[27]                                                   ; vga:u_vga|submarines[27]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[31]                                                   ; vga:u_vga|submarines[31]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[23]                                                   ; vga:u_vga|submarines[23]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[19]                                                   ; vga:u_vga|submarines[19]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[29]                                                   ; vga:u_vga|submarines[29]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[25]                                                   ; vga:u_vga|submarines[25]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[21]                                                   ; vga:u_vga|submarines[21]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[17]                                                   ; vga:u_vga|submarines[17]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[43]                                                   ; vga:u_vga|submarines[43]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[41]                                                   ; vga:u_vga|submarines[41]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[35]                                                   ; vga:u_vga|submarines[35]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[33]                                                   ; vga:u_vga|submarines[33]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[42]                                                   ; vga:u_vga|submarines[42]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[40]                                                   ; vga:u_vga|submarines[40]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[34]                                                   ; vga:u_vga|submarines[34]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|submarines[32]                                                   ; vga:u_vga|submarines[32]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|nb_submarines[2]                                                 ; vga:u_vga|nb_submarines[2]                                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|nb_submarines[3]                                                 ; vga:u_vga|nb_submarines[3]                                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|nb_submarines[1]                                                 ; vga:u_vga|nb_submarines[1]                                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|nb_submarines[0]                                                 ; vga:u_vga|nb_submarines[0]                                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|ask_read                                                         ; vga:u_vga|ask_read                                                         ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|v_cnt[10]                                                        ; vga:u_vga|v_cnt[10]                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|v_cnt[9]                                                         ; vga:u_vga|v_cnt[9]                                                         ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; reset_delay:u_reset_delay|cont[20]                                         ; reset_delay:u_reset_delay|cont[20]                                         ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|second_row_sub[11]                                               ; vga:u_vga|second_row_sub[11]                                               ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|first_row_sub[2]                                                 ; vga:u_vga|first_row_sub[2]                                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|first_row_sub[3]                                                 ; vga:u_vga|first_row_sub[3]                                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|second_row_sub[9]                                                ; vga:u_vga|second_row_sub[9]                                                ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|second_row_sub[3]                                                ; vga:u_vga|second_row_sub[3]                                                ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|second_row_sub[2]                                                ; vga:u_vga|second_row_sub[2]                                                ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|update_rockets                                                   ; vga:u_vga|update_rockets                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; vga:u_vga|current_submarine_line[0]                                        ; vga:u_vga|current_submarine_line[0]                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vga:u_vga|submarines[37]                                                   ; vga:u_vga|submarines[37]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vga:u_vga|submarines[39]                                                   ; vga:u_vga|submarines[39]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vga:u_vga|submarines[45]                                                   ; vga:u_vga|submarines[45]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vga:u_vga|submarines[47]                                                   ; vga:u_vga|submarines[47]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vga:u_vga|submarines[38]                                                   ; vga:u_vga|submarines[38]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vga:u_vga|submarines[36]                                                   ; vga:u_vga|submarines[36]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vga:u_vga|submarines[44]                                                   ; vga:u_vga|submarines[44]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; vga:u_vga|submarines[46]                                                   ; vga:u_vga|submarines[46]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.061      ; 0.577      ;
; 0.360 ; vga:u_vga|h_cnt[10]                                                        ; vga:u_vga|h_cnt[10]                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.063      ; 0.580      ;
; 0.361 ; reset_delay:u_reset_delay|cont[0]                                          ; reset_delay:u_reset_delay|cont[0]                                          ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.580      ;
; 0.362 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.061      ; 0.580      ;
; 0.373 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.062      ; 0.593      ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK50'                                                                                                                                                        ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.817 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.345     ; 1.853      ;
; 15.817 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.345     ; 1.853      ;
; 15.817 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.345     ; 1.853      ;
; 15.817 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.345     ; 1.853      ;
; 15.817 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.345     ; 1.853      ;
; 15.817 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.345     ; 1.853      ;
; 15.817 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.345     ; 1.853      ;
; 15.817 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.345     ; 1.853      ;
; 15.817 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.345     ; 1.853      ;
; 15.817 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.345     ; 1.853      ;
; 16.027 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.328     ; 1.660      ;
; 16.027 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.328     ; 1.660      ;
; 16.027 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.328     ; 1.660      ;
; 16.027 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.328     ; 1.660      ;
; 16.027 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.328     ; 1.660      ;
; 16.075 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.327     ; 1.613      ;
; 16.075 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.327     ; 1.613      ;
; 16.075 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.327     ; 1.613      ;
; 16.075 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.327     ; 1.613      ;
; 16.075 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.327     ; 1.613      ;
; 16.075 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.327     ; 1.613      ;
; 16.075 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.327     ; 1.613      ;
; 16.075 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.327     ; 1.613      ;
; 16.075 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.327     ; 1.613      ;
; 16.075 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.327     ; 1.613      ;
; 16.075 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.327     ; 1.613      ;
; 16.075 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.327     ; 1.613      ;
; 16.075 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.327     ; 1.613      ;
; 16.075 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.327     ; 1.613      ;
; 16.075 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.327     ; 1.613      ;
; 16.093 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.327     ; 1.595      ;
; 16.093 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.327     ; 1.595      ;
; 16.093 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.327     ; 1.595      ;
; 16.093 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.327     ; 1.595      ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK50'                                                                                                                                                        ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.131 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.840     ; 1.448      ;
; 3.131 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.840     ; 1.448      ;
; 3.131 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.840     ; 1.448      ;
; 3.131 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.840     ; 1.448      ;
; 3.150 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.840     ; 1.467      ;
; 3.150 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.840     ; 1.467      ;
; 3.150 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.840     ; 1.467      ;
; 3.150 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.840     ; 1.467      ;
; 3.150 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.840     ; 1.467      ;
; 3.150 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.840     ; 1.467      ;
; 3.150 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.840     ; 1.467      ;
; 3.150 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.840     ; 1.467      ;
; 3.150 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.840     ; 1.467      ;
; 3.150 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.840     ; 1.467      ;
; 3.150 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.840     ; 1.467      ;
; 3.150 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.840     ; 1.467      ;
; 3.150 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.840     ; 1.467      ;
; 3.150 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.840     ; 1.467      ;
; 3.150 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.840     ; 1.467      ;
; 3.191 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.841     ; 1.507      ;
; 3.191 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.841     ; 1.507      ;
; 3.191 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.841     ; 1.507      ;
; 3.191 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.841     ; 1.507      ;
; 3.191 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.841     ; 1.507      ;
; 3.417 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.859     ; 1.715      ;
; 3.417 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.859     ; 1.715      ;
; 3.417 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.859     ; 1.715      ;
; 3.417 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.859     ; 1.715      ;
; 3.417 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.859     ; 1.715      ;
; 3.417 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.859     ; 1.715      ;
; 3.417 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.859     ; 1.715      ;
; 3.417 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.859     ; 1.715      ;
; 3.417 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.859     ; 1.715      ;
; 3.417 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.859     ; 1.715      ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK50'                                                                                                                                                             ;
+-------+--------------+----------------+-----------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock   ; Clock Edge ; Target                                                                                                                          ;
+-------+--------------+----------------+-----------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~portb_re_reg        ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~portb_re_reg       ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a0~portb_address_reg0      ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a0~portb_re_reg            ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a0~portb_we_reg            ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a128~portb_address_reg0    ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a128~portb_re_reg          ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a128~portb_we_reg          ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a193~portb_address_reg0    ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a193~portb_re_reg          ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a193~portb_we_reg          ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a249~portb_address_reg0    ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a249~portb_re_reg          ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a249~portb_we_reg          ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a48~portb_address_reg0     ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a48~portb_re_reg           ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a48~portb_we_reg           ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a64~portb_address_reg0     ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a64~portb_re_reg           ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a64~portb_we_reg           ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a72~portb_address_reg0     ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a72~portb_re_reg           ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a72~portb_we_reg           ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a9~portb_address_reg0      ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a9~portb_re_reg            ;
; 9.487 ; 9.717        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a9~portb_we_reg            ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a129~portb_address_reg0    ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a129~portb_re_reg          ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a129~portb_we_reg          ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a130~portb_address_reg0    ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a130~portb_re_reg          ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a130~portb_we_reg          ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a16~portb_address_reg0     ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a16~portb_re_reg           ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a16~portb_we_reg           ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a192~portb_address_reg0    ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a192~portb_re_reg          ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a192~portb_we_reg          ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a194~portb_address_reg0    ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a194~portb_re_reg          ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a194~portb_we_reg          ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a69~portb_address_reg0     ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a69~portb_re_reg           ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a69~portb_we_reg           ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a74~portb_address_reg0     ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a74~portb_re_reg           ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a74~portb_we_reg           ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_address_reg0  ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_re_reg        ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_we_reg        ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_address_reg0 ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_re_reg       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_we_reg       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a0~porta_address_reg0      ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a0~porta_datain_reg0       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a128~porta_address_reg0    ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a128~porta_datain_reg0     ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a193~porta_address_reg0    ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a193~porta_datain_reg0     ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a249~porta_address_reg0    ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a249~porta_datain_reg0     ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a48~porta_address_reg0     ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a48~porta_datain_reg0      ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a64~porta_address_reg0     ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a64~porta_datain_reg0      ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a72~porta_address_reg0     ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a72~porta_datain_reg0      ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a9~porta_address_reg0      ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a9~porta_datain_reg0       ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~portb_datain_reg0   ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~portb_datain_reg0  ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a0~portb_datain_reg0       ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a129~porta_address_reg0    ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a129~porta_datain_reg0     ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a130~porta_address_reg0    ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a130~porta_datain_reg0     ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a16~porta_address_reg0     ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a16~porta_datain_reg0      ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a192~porta_address_reg0    ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a192~porta_datain_reg0     ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a194~porta_address_reg0    ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a194~porta_datain_reg0     ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a69~porta_address_reg0     ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a69~porta_datain_reg0      ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a74~porta_address_reg0     ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a74~porta_datain_reg0      ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a9~portb_datain_reg0       ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a16~portb_datain_reg0      ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[0]                           ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[10]                          ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[11]                          ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[16]                          ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[17]                          ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[18]                          ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[19]                          ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[1]                           ;
+-------+--------------+----------------+-----------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; G_SENSOR_INT ; CLOCK50    ; 6.577 ; 6.984 ; Rise       ; CLOCK50         ;
; I2C_SDAT     ; CLOCK50    ; 3.855 ; 4.350 ; Rise       ; CLOCK50         ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; G_SENSOR_INT ; CLOCK50    ; -4.754 ; -5.206 ; Rise       ; CLOCK50         ;
; I2C_SDAT     ; CLOCK50    ; -3.165 ; -3.638 ; Rise       ; CLOCK50         ;
+--------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; G_SENSOR_CS_N ; CLOCK50    ; 3.717 ; 3.747 ; Rise       ; CLOCK50         ;
; I2C_SCLK      ; CLOCK50    ; 4.598 ; 4.431 ; Rise       ; CLOCK50         ;
; I2C_SDAT      ; CLOCK50    ; 7.637 ; 7.628 ; Rise       ; CLOCK50         ;
; out_blue      ; CLOCK50    ; 4.763 ; 4.676 ; Rise       ; CLOCK50         ;
; out_green     ; CLOCK50    ; 4.764 ; 4.677 ; Rise       ; CLOCK50         ;
; out_h_sync    ; CLOCK50    ; 4.763 ; 4.676 ; Rise       ; CLOCK50         ;
; out_red       ; CLOCK50    ; 4.767 ; 4.680 ; Rise       ; CLOCK50         ;
; out_v_sync    ; CLOCK50    ; 4.763 ; 4.676 ; Rise       ; CLOCK50         ;
; I2C_SCLK      ; CLOCK50    ; 3.817 ; 3.986 ; Fall       ; CLOCK50         ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; G_SENSOR_CS_N ; CLOCK50    ; 3.205 ; 3.238 ; Rise       ; CLOCK50         ;
; I2C_SCLK      ; CLOCK50    ; 3.319 ; 3.489 ; Rise       ; CLOCK50         ;
; I2C_SDAT      ; CLOCK50    ; 4.275 ; 4.188 ; Rise       ; CLOCK50         ;
; out_blue      ; CLOCK50    ; 4.681 ; 4.594 ; Rise       ; CLOCK50         ;
; out_green     ; CLOCK50    ; 4.683 ; 4.596 ; Rise       ; CLOCK50         ;
; out_h_sync    ; CLOCK50    ; 4.681 ; 4.594 ; Rise       ; CLOCK50         ;
; out_red       ; CLOCK50    ; 4.685 ; 4.598 ; Rise       ; CLOCK50         ;
; out_v_sync    ; CLOCK50    ; 4.682 ; 4.595 ; Rise       ; CLOCK50         ;
; I2C_SCLK      ; CLOCK50    ; 3.319 ; 3.489 ; Fall       ; CLOCK50         ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Output Enable Times                                                   ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; I2C_SDAT  ; CLOCK50    ; 5.132 ; 5.010 ; Rise       ; CLOCK50         ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Output Enable Times                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; I2C_SDAT  ; CLOCK50    ; 4.250 ; 4.128 ; Rise       ; CLOCK50         ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; I2C_SDAT  ; CLOCK50    ; 4.951     ; 5.073     ; Rise       ; CLOCK50         ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; I2C_SDAT  ; CLOCK50    ; 4.167     ; 4.289     ; Rise       ; CLOCK50         ;
+-----------+------------+-----------+-----------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 70.14 MHz ; 70.14 MHz       ; CLOCK50    ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+---------+-------+------------------+
; Clock   ; Slack ; End Point TNS    ;
+---------+-------+------------------+
; CLOCK50 ; 5.742 ; 0.000            ;
+---------+-------+------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+---------+-------+-----------------+
; Clock   ; Slack ; End Point TNS   ;
+---------+-------+-----------------+
; CLOCK50 ; 0.311 ; 0.000           ;
+---------+-------+-----------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+---------+--------+--------------------+
; Clock   ; Slack  ; End Point TNS      ;
+---------+--------+--------------------+
; CLOCK50 ; 16.297 ; 0.000              ;
+---------+--------+--------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+---------+-------+--------------------+
; Clock   ; Slack ; End Point TNS      ;
+---------+-------+--------------------+
; CLOCK50 ; 2.789 ; 0.000              ;
+---------+-------+--------------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------+-------+--------------------------------+
; Clock   ; Slack ; End Point TNS                  ;
+---------+-------+--------------------------------+
; CLOCK50 ; 9.488 ; 0.000                          ;
+---------+-------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK50'                                                                                                                                                                          ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                          ; To Node                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; 5.742  ; vga:u_vga|out_red                                                                                  ; out_red                    ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.916     ; 2.342      ;
; 5.744  ; vga:u_vga|out_green                                                                                ; out_green                  ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.914     ; 2.342      ;
; 5.746  ; vga:u_vga|out_v_sync                                                                               ; out_v_sync                 ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.912     ; 2.342      ;
; 5.746  ; vga:u_vga|out_h_sync                                                                               ; out_h_sync                 ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.912     ; 2.342      ;
; 5.746  ; vga:u_vga|out_blue                                                                                 ; out_blue                   ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.912     ; 2.342      ;
; 8.472  ; vga:u_vga|h_cnt[3]                                                                                 ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.077     ; 11.466     ;
; 8.472  ; vga:u_vga|h_cnt[3]                                                                                 ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.077     ; 11.466     ;
; 8.591  ; vga:u_vga|h_cnt[2]                                                                                 ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.077     ; 11.347     ;
; 8.591  ; vga:u_vga|h_cnt[2]                                                                                 ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.077     ; 11.347     ;
; 8.637  ; vga:u_vga|h_cnt[7]                                                                                 ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.077     ; 11.301     ;
; 8.637  ; vga:u_vga|h_cnt[7]                                                                                 ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.077     ; 11.301     ;
; 8.719  ; vga:u_vga|h_cnt[6]                                                                                 ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.077     ; 11.219     ;
; 8.719  ; vga:u_vga|h_cnt[6]                                                                                 ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.077     ; 11.219     ;
; 8.746  ; vga:u_vga|v_cnt[1]                                                                                 ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.055     ; 11.214     ;
; 8.746  ; vga:u_vga|v_cnt[1]                                                                                 ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.055     ; 11.214     ;
; 8.767  ; vga:u_vga|v_cnt[6]                                                                                 ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.055     ; 11.193     ;
; 8.767  ; vga:u_vga|v_cnt[6]                                                                                 ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.055     ; 11.193     ;
; 8.770  ; vga:u_vga|v_cnt[9]                                                                                 ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.055     ; 11.190     ;
; 8.770  ; vga:u_vga|v_cnt[9]                                                                                 ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.055     ; 11.190     ;
; 8.792  ; vga:u_vga|v_cnt[8]                                                                                 ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.055     ; 11.168     ;
; 8.792  ; vga:u_vga|v_cnt[8]                                                                                 ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.055     ; 11.168     ;
; 8.802  ; vga:u_vga|h_cnt[8]                                                                                 ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.077     ; 11.136     ;
; 8.802  ; vga:u_vga|h_cnt[8]                                                                                 ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.077     ; 11.136     ;
; 8.805  ; vga:u_vga|h_cnt[0]                                                                                 ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.077     ; 11.133     ;
; 8.805  ; vga:u_vga|h_cnt[0]                                                                                 ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.077     ; 11.133     ;
; 8.825  ; vga:u_vga|h_cnt[9]                                                                                 ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.077     ; 11.113     ;
; 8.825  ; vga:u_vga|h_cnt[9]                                                                                 ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.077     ; 11.113     ;
; 8.845  ; vga:u_vga|v_cnt[7]                                                                                 ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.055     ; 11.115     ;
; 8.845  ; vga:u_vga|v_cnt[7]                                                                                 ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.055     ; 11.115     ;
; 8.878  ; vga:u_vga|h_cnt[1]                                                                                 ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.077     ; 11.060     ;
; 8.878  ; vga:u_vga|h_cnt[1]                                                                                 ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.077     ; 11.060     ;
; 8.904  ; vga:u_vga|v_cnt[3]                                                                                 ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.055     ; 11.056     ;
; 8.904  ; vga:u_vga|v_cnt[3]                                                                                 ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.055     ; 11.056     ;
; 8.907  ; vga:u_vga|h_cnt[10]                                                                                ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.076     ; 11.032     ;
; 8.907  ; vga:u_vga|h_cnt[10]                                                                                ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.076     ; 11.032     ;
; 8.940  ; vga:u_vga|v_cnt[10]                                                                                ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.055     ; 11.020     ;
; 8.940  ; vga:u_vga|v_cnt[10]                                                                                ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.055     ; 11.020     ;
; 8.945  ; vga:u_vga|v_cnt[2]                                                                                 ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.055     ; 11.015     ;
; 8.945  ; vga:u_vga|v_cnt[2]                                                                                 ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.055     ; 11.015     ;
; 8.949  ; vga:u_vga|h_cnt[5]                                                                                 ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.077     ; 10.989     ;
; 8.949  ; vga:u_vga|h_cnt[5]                                                                                 ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.077     ; 10.989     ;
; 9.009  ; vga:u_vga|h_cnt[4]                                                                                 ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.076     ; 10.930     ;
; 9.009  ; vga:u_vga|h_cnt[4]                                                                                 ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.076     ; 10.930     ;
; 9.022  ; vga:u_vga|v_cnt[0]                                                                                 ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.055     ; 10.938     ;
; 9.022  ; vga:u_vga|v_cnt[0]                                                                                 ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.055     ; 10.938     ;
; 9.046  ; vga:u_vga|v_cnt[5]                                                                                 ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.055     ; 10.914     ;
; 9.046  ; vga:u_vga|v_cnt[5]                                                                                 ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.055     ; 10.914     ;
; 9.146  ; vga:u_vga|h_cnt[3]                                                                                 ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.055     ; 10.814     ;
; 9.265  ; vga:u_vga|h_cnt[2]                                                                                 ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.055     ; 10.695     ;
; 9.311  ; vga:u_vga|h_cnt[7]                                                                                 ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.055     ; 10.649     ;
; 9.392  ; vga:u_vga|v_cnt[1]                                                                                 ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.061     ; 10.562     ;
; 9.393  ; vga:u_vga|h_cnt[6]                                                                                 ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.055     ; 10.567     ;
; 9.413  ; vga:u_vga|v_cnt[6]                                                                                 ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.061     ; 10.541     ;
; 9.416  ; vga:u_vga|v_cnt[9]                                                                                 ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.061     ; 10.538     ;
; 9.438  ; vga:u_vga|v_cnt[8]                                                                                 ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.061     ; 10.516     ;
; 9.476  ; vga:u_vga|h_cnt[8]                                                                                 ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.055     ; 10.484     ;
; 9.479  ; vga:u_vga|h_cnt[0]                                                                                 ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.055     ; 10.481     ;
; 9.491  ; vga:u_vga|v_cnt[7]                                                                                 ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.061     ; 10.463     ;
; 9.496  ; vga:u_vga|v_cnt[4]                                                                                 ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.055     ; 10.464     ;
; 9.496  ; vga:u_vga|v_cnt[4]                                                                                 ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.055     ; 10.464     ;
; 9.499  ; vga:u_vga|h_cnt[9]                                                                                 ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.055     ; 10.461     ;
; 9.550  ; vga:u_vga|v_cnt[3]                                                                                 ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.061     ; 10.404     ;
; 9.552  ; vga:u_vga|h_cnt[1]                                                                                 ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.055     ; 10.408     ;
; 9.581  ; vga:u_vga|h_cnt[10]                                                                                ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.054     ; 10.380     ;
; 9.586  ; vga:u_vga|v_cnt[10]                                                                                ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.061     ; 10.368     ;
; 9.591  ; vga:u_vga|v_cnt[2]                                                                                 ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.061     ; 10.363     ;
; 9.623  ; vga:u_vga|h_cnt[5]                                                                                 ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.055     ; 10.337     ;
; 9.668  ; vga:u_vga|v_cnt[0]                                                                                 ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.061     ; 10.286     ;
; 9.683  ; vga:u_vga|h_cnt[4]                                                                                 ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.054     ; 10.278     ;
; 9.692  ; vga:u_vga|v_cnt[5]                                                                                 ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.061     ; 10.262     ;
; 10.142 ; vga:u_vga|v_cnt[4]                                                                                 ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.061     ; 9.812      ;
; 10.321 ; vga:u_vga|current_submarine_line[0]                                                                ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.077     ; 9.617      ;
; 10.321 ; vga:u_vga|current_submarine_line[0]                                                                ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.077     ; 9.617      ;
; 10.494 ; vga:u_vga|current_submarine_line[4]                                                                ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.077     ; 9.444      ;
; 10.494 ; vga:u_vga|current_submarine_line[4]                                                                ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.077     ; 9.444      ;
; 10.705 ; vga:u_vga|current_submarine_line[5]                                                                ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.077     ; 9.233      ;
; 10.705 ; vga:u_vga|current_submarine_line[5]                                                                ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.077     ; 9.233      ;
; 10.902 ; vga:u_vga|current_submarine_line[6]                                                                ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.077     ; 9.036      ;
; 10.902 ; vga:u_vga|current_submarine_line[6]                                                                ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.077     ; 9.036      ;
; 10.995 ; vga:u_vga|current_submarine_line[0]                                                                ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.055     ; 8.965      ;
; 11.168 ; vga:u_vga|current_submarine_line[4]                                                                ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.055     ; 8.792      ;
; 11.223 ; vga:u_vga|current_submarine_line[7]                                                                ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.077     ; 8.715      ;
; 11.223 ; vga:u_vga|current_submarine_line[7]                                                                ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.077     ; 8.715      ;
; 11.286 ; vga:u_vga|current_submarine_line[9]                                                                ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.077     ; 8.652      ;
; 11.286 ; vga:u_vga|current_submarine_line[9]                                                                ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.077     ; 8.652      ;
; 11.351 ; vga:u_vga|current_submarine_line[8]                                                                ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.077     ; 8.587      ;
; 11.351 ; vga:u_vga|current_submarine_line[8]                                                                ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.077     ; 8.587      ;
; 11.379 ; vga:u_vga|current_submarine_line[5]                                                                ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.055     ; 8.581      ;
; 11.543 ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[96] ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.309     ; 8.163      ;
; 11.576 ; vga:u_vga|current_submarine_line[6]                                                                ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.055     ; 8.384      ;
; 11.875 ; vga:u_vga|h_cnt[3]                                                                                 ; vga:u_vga|address_b_sub[4] ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.059     ; 8.081      ;
; 11.875 ; vga:u_vga|h_cnt[3]                                                                                 ; vga:u_vga|address_b_sub[3] ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.059     ; 8.081      ;
; 11.875 ; vga:u_vga|h_cnt[3]                                                                                 ; vga:u_vga|address_b_sub[2] ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.059     ; 8.081      ;
; 11.875 ; vga:u_vga|h_cnt[3]                                                                                 ; vga:u_vga|address_b_sub[1] ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.059     ; 8.081      ;
; 11.875 ; vga:u_vga|h_cnt[3]                                                                                 ; vga:u_vga|address_b_sub[0] ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.059     ; 8.081      ;
; 11.897 ; vga:u_vga|current_submarine_line[7]                                                                ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.055     ; 8.063      ;
; 11.994 ; vga:u_vga|h_cnt[2]                                                                                 ; vga:u_vga|address_b_sub[4] ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.059     ; 7.962      ;
; 11.994 ; vga:u_vga|h_cnt[2]                                                                                 ; vga:u_vga|address_b_sub[3] ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.059     ; 7.962      ;
; 11.994 ; vga:u_vga|h_cnt[2]                                                                                 ; vga:u_vga|address_b_sub[2] ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.059     ; 7.962      ;
; 11.994 ; vga:u_vga|h_cnt[2]                                                                                 ; vga:u_vga|address_b_sub[1] ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.059     ; 7.962      ;
+--------+----------------------------------------------------------------------------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK50'                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.311 ; spi_ee_config:u_spi_ee_config|direction                                    ; spi_ee_config:u_spi_ee_config|direction                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_ee_config:u_spi_ee_config|read_ready                                   ; spi_ee_config:u_spi_ee_config|read_ready                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_ee_config:u_spi_ee_config|read_back                                    ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|tmp_random[0]                                                    ; vga:u_vga|tmp_random[0]                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[11]                                                   ; vga:u_vga|submarines[11]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[9]                                                    ; vga:u_vga|submarines[9]                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[1]                                                    ; vga:u_vga|submarines[1]                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[3]                                                    ; vga:u_vga|submarines[3]                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[13]                                                   ; vga:u_vga|submarines[13]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[10]                                                   ; vga:u_vga|submarines[10]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[8]                                                    ; vga:u_vga|submarines[8]                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[0]                                                    ; vga:u_vga|submarines[0]                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[2]                                                    ; vga:u_vga|submarines[2]                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[12]                                                   ; vga:u_vga|submarines[12]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[29]                                                   ; vga:u_vga|submarines[29]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[21]                                                   ; vga:u_vga|submarines[21]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[37]                                                   ; vga:u_vga|submarines[37]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[39]                                                   ; vga:u_vga|submarines[39]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[45]                                                   ; vga:u_vga|submarines[45]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[47]                                                   ; vga:u_vga|submarines[47]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[43]                                                   ; vga:u_vga|submarines[43]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[41]                                                   ; vga:u_vga|submarines[41]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[35]                                                   ; vga:u_vga|submarines[35]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[33]                                                   ; vga:u_vga|submarines[33]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[38]                                                   ; vga:u_vga|submarines[38]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[36]                                                   ; vga:u_vga|submarines[36]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[44]                                                   ; vga:u_vga|submarines[44]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[46]                                                   ; vga:u_vga|submarines[46]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[42]                                                   ; vga:u_vga|submarines[42]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[40]                                                   ; vga:u_vga|submarines[40]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[34]                                                   ; vga:u_vga|submarines[34]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|submarines[32]                                                   ; vga:u_vga|submarines[32]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|nb_submarines[2]                                                 ; vga:u_vga|nb_submarines[2]                                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|nb_submarines[3]                                                 ; vga:u_vga|nb_submarines[3]                                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|nb_submarines[1]                                                 ; vga:u_vga|nb_submarines[1]                                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|nb_submarines[0]                                                 ; vga:u_vga|nb_submarines[0]                                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|ask_read                                                         ; vga:u_vga|ask_read                                                         ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|v_cnt[10]                                                        ; vga:u_vga|v_cnt[10]                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|v_cnt[9]                                                         ; vga:u_vga|v_cnt[9]                                                         ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; reset_delay:u_reset_delay|cont[20]                                         ; reset_delay:u_reset_delay|cont[20]                                         ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|first_row_sub[11]                                                ; vga:u_vga|first_row_sub[11]                                                ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|second_row_sub[11]                                               ; vga:u_vga|second_row_sub[11]                                               ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|first_row_sub[2]                                                 ; vga:u_vga|first_row_sub[2]                                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|first_row_sub[1]                                                 ; vga:u_vga|first_row_sub[1]                                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|first_row_sub[0]                                                 ; vga:u_vga|first_row_sub[0]                                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|first_row_sub[9]                                                 ; vga:u_vga|first_row_sub[9]                                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|first_row_sub[8]                                                 ; vga:u_vga|first_row_sub[8]                                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|first_row_sub[7]                                                 ; vga:u_vga|first_row_sub[7]                                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|first_row_sub[6]                                                 ; vga:u_vga|first_row_sub[6]                                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|first_row_sub[5]                                                 ; vga:u_vga|first_row_sub[5]                                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|first_row_sub[3]                                                 ; vga:u_vga|first_row_sub[3]                                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|first_row_sub[4]                                                 ; vga:u_vga|first_row_sub[4]                                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|second_row_sub[9]                                                ; vga:u_vga|second_row_sub[9]                                                ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|second_row_sub[8]                                                ; vga:u_vga|second_row_sub[8]                                                ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|second_row_sub[7]                                                ; vga:u_vga|second_row_sub[7]                                                ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|second_row_sub[6]                                                ; vga:u_vga|second_row_sub[6]                                                ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|second_row_sub[5]                                                ; vga:u_vga|second_row_sub[5]                                                ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|second_row_sub[4]                                                ; vga:u_vga|second_row_sub[4]                                                ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|second_row_sub[3]                                                ; vga:u_vga|second_row_sub[3]                                                ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|second_row_sub[2]                                                ; vga:u_vga|second_row_sub[2]                                                ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|second_row_sub[1]                                                ; vga:u_vga|second_row_sub[1]                                                ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|second_row_sub[0]                                                ; vga:u_vga|second_row_sub[0]                                                ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|rd_en_b_sub                                                      ; vga:u_vga|rd_en_b_sub                                                      ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|update_rockets                                                   ; vga:u_vga|update_rockets                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; vga:u_vga|current_submarine_line[0]                                        ; vga:u_vga|current_submarine_line[0]                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; vga:u_vga|submarines[7]                                                    ; vga:u_vga|submarines[7]                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; vga:u_vga|submarines[5]                                                    ; vga:u_vga|submarines[5]                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; vga:u_vga|submarines[15]                                                   ; vga:u_vga|submarines[15]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; vga:u_vga|submarines[6]                                                    ; vga:u_vga|submarines[6]                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; vga:u_vga|submarines[4]                                                    ; vga:u_vga|submarines[4]                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; vga:u_vga|submarines[14]                                                   ; vga:u_vga|submarines[14]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; vga:u_vga|submarines[22]                                                   ; vga:u_vga|submarines[22]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; vga:u_vga|submarines[30]                                                   ; vga:u_vga|submarines[30]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; vga:u_vga|submarines[26]                                                   ; vga:u_vga|submarines[26]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; vga:u_vga|submarines[18]                                                   ; vga:u_vga|submarines[18]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; vga:u_vga|submarines[20]                                                   ; vga:u_vga|submarines[20]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; vga:u_vga|submarines[24]                                                   ; vga:u_vga|submarines[24]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; vga:u_vga|submarines[16]                                                   ; vga:u_vga|submarines[16]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; vga:u_vga|submarines[28]                                                   ; vga:u_vga|submarines[28]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; vga:u_vga|submarines[27]                                                   ; vga:u_vga|submarines[27]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; vga:u_vga|submarines[31]                                                   ; vga:u_vga|submarines[31]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; vga:u_vga|submarines[23]                                                   ; vga:u_vga|submarines[23]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; vga:u_vga|submarines[19]                                                   ; vga:u_vga|submarines[19]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; vga:u_vga|submarines[25]                                                   ; vga:u_vga|submarines[25]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; vga:u_vga|submarines[17]                                                   ; vga:u_vga|submarines[17]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.054      ; 0.511      ;
; 0.320 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; reset_delay:u_reset_delay|cont[0]                                          ; reset_delay:u_reset_delay|cont[0]                                          ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; vga:u_vga|h_cnt[10]                                                        ; vga:u_vga|h_cnt[10]                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.519      ;
; 0.337 ; vga:u_vga|nb_submarines[0]                                                 ; vga:u_vga|nb_submarines[1]                                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.055      ; 0.536      ;
; 0.338 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.056      ; 0.538      ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK50'                                                                                                                                                         ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.297 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.052     ; 1.666      ;
; 16.297 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.052     ; 1.666      ;
; 16.297 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.052     ; 1.666      ;
; 16.297 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.052     ; 1.666      ;
; 16.297 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.052     ; 1.666      ;
; 16.297 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.052     ; 1.666      ;
; 16.297 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.052     ; 1.666      ;
; 16.297 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.052     ; 1.666      ;
; 16.297 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.052     ; 1.666      ;
; 16.297 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.052     ; 1.666      ;
; 16.502 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.036     ; 1.477      ;
; 16.502 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.036     ; 1.477      ;
; 16.502 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.036     ; 1.477      ;
; 16.502 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.036     ; 1.477      ;
; 16.502 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.036     ; 1.477      ;
; 16.544 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.035     ; 1.436      ;
; 16.544 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.035     ; 1.436      ;
; 16.544 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.035     ; 1.436      ;
; 16.544 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.035     ; 1.436      ;
; 16.544 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.035     ; 1.436      ;
; 16.544 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.035     ; 1.436      ;
; 16.544 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.035     ; 1.436      ;
; 16.544 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.035     ; 1.436      ;
; 16.544 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.035     ; 1.436      ;
; 16.544 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.035     ; 1.436      ;
; 16.544 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.035     ; 1.436      ;
; 16.544 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.035     ; 1.436      ;
; 16.544 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.035     ; 1.436      ;
; 16.544 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.035     ; 1.436      ;
; 16.544 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.035     ; 1.436      ;
; 16.560 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.035     ; 1.420      ;
; 16.560 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.035     ; 1.420      ;
; 16.560 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.035     ; 1.420      ;
; 16.560 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK50      ; CLOCK50     ; 20.000       ; -2.035     ; 1.420      ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK50'                                                                                                                                                         ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.789 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.604     ; 1.329      ;
; 2.789 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.604     ; 1.329      ;
; 2.789 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.604     ; 1.329      ;
; 2.789 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.604     ; 1.329      ;
; 2.801 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.603     ; 1.342      ;
; 2.801 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.603     ; 1.342      ;
; 2.801 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.603     ; 1.342      ;
; 2.801 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.603     ; 1.342      ;
; 2.801 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.603     ; 1.342      ;
; 2.801 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.603     ; 1.342      ;
; 2.801 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.603     ; 1.342      ;
; 2.801 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.603     ; 1.342      ;
; 2.801 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.603     ; 1.342      ;
; 2.801 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.603     ; 1.342      ;
; 2.801 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.603     ; 1.342      ;
; 2.801 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.603     ; 1.342      ;
; 2.801 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.603     ; 1.342      ;
; 2.801 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.603     ; 1.342      ;
; 2.801 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.603     ; 1.342      ;
; 2.831 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.605     ; 1.370      ;
; 2.831 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.605     ; 1.370      ;
; 2.831 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.605     ; 1.370      ;
; 2.831 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.605     ; 1.370      ;
; 2.831 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.605     ; 1.370      ;
; 3.039 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.622     ; 1.561      ;
; 3.039 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.622     ; 1.561      ;
; 3.039 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.622     ; 1.561      ;
; 3.039 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.622     ; 1.561      ;
; 3.039 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.622     ; 1.561      ;
; 3.039 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.622     ; 1.561      ;
; 3.039 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.622     ; 1.561      ;
; 3.039 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.622     ; 1.561      ;
; 3.039 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.622     ; 1.561      ;
; 3.039 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.622     ; 1.561      ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK50'                                                                                                                                                              ;
+-------+--------------+----------------+-----------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock   ; Clock Edge ; Target                                                                                                                          ;
+-------+--------------+----------------+-----------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a128~portb_address_reg0    ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a128~portb_re_reg          ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a128~portb_we_reg          ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a193~portb_address_reg0    ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a193~portb_re_reg          ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a193~portb_we_reg          ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a48~portb_address_reg0     ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a48~portb_re_reg           ;
; 9.488 ; 9.718        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a48~portb_we_reg           ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~portb_re_reg        ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~portb_re_reg       ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a0~portb_address_reg0      ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a0~portb_re_reg            ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a0~portb_we_reg            ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a128~porta_address_reg0    ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a129~portb_address_reg0    ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a129~portb_re_reg          ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a129~portb_we_reg          ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a130~portb_address_reg0    ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a130~portb_re_reg          ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a130~portb_we_reg          ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a16~portb_address_reg0     ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a16~portb_re_reg           ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a16~portb_we_reg           ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a192~portb_address_reg0    ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a192~portb_re_reg          ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a192~portb_we_reg          ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a193~porta_address_reg0    ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a194~portb_address_reg0    ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a194~portb_re_reg          ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a194~portb_we_reg          ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a249~portb_address_reg0    ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a249~portb_re_reg          ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a249~portb_we_reg          ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a48~porta_address_reg0     ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a69~portb_address_reg0     ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a69~portb_re_reg           ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a69~portb_we_reg           ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a74~portb_address_reg0     ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a74~portb_re_reg           ;
; 9.489 ; 9.719        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a74~portb_we_reg           ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_address_reg0  ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_re_reg        ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_we_reg        ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~portb_datain_reg0   ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_address_reg0 ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_re_reg       ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_we_reg       ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~portb_datain_reg0  ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a0~porta_address_reg0      ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a0~portb_datain_reg0       ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a129~porta_address_reg0    ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a130~porta_address_reg0    ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a16~porta_address_reg0     ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a16~portb_datain_reg0      ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a192~porta_address_reg0    ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a194~porta_address_reg0    ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a249~porta_address_reg0    ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a64~portb_address_reg0     ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a64~portb_re_reg           ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a64~portb_we_reg           ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a69~porta_address_reg0     ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a72~portb_address_reg0     ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a72~portb_re_reg           ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a72~portb_we_reg           ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a74~porta_address_reg0     ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a9~portb_address_reg0      ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a9~portb_re_reg            ;
; 9.490 ; 9.720        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a9~portb_we_reg            ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a128~porta_datain_reg0     ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a193~porta_datain_reg0     ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a48~porta_datain_reg0      ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a64~porta_address_reg0     ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a72~porta_address_reg0     ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a9~porta_address_reg0      ;
; 9.491 ; 9.721        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a9~portb_datain_reg0       ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_datain_reg0  ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a0~porta_datain_reg0       ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a129~porta_datain_reg0     ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a130~porta_datain_reg0     ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a16~porta_datain_reg0      ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a192~porta_datain_reg0     ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a194~porta_datain_reg0     ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a249~porta_datain_reg0     ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a69~porta_datain_reg0      ;
; 9.492 ; 9.722        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a74~porta_datain_reg0      ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[128]                             ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[135]                             ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[136]                             ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[143]                             ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[144]                             ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[145]                             ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[152]                             ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[153]                             ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[158]                             ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[160]                             ;
; 9.493 ; 9.723        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[167]                             ;
+-------+--------------+----------------+-----------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; G_SENSOR_INT ; CLOCK50    ; 5.793 ; 6.114 ; Rise       ; CLOCK50         ;
; I2C_SDAT     ; CLOCK50    ; 3.334 ; 3.747 ; Rise       ; CLOCK50         ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; G_SENSOR_INT ; CLOCK50    ; -4.168 ; -4.523 ; Rise       ; CLOCK50         ;
; I2C_SDAT     ; CLOCK50    ; -2.722 ; -3.121 ; Rise       ; CLOCK50         ;
+--------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; G_SENSOR_CS_N ; CLOCK50    ; 3.364 ; 3.434 ; Rise       ; CLOCK50         ;
; I2C_SCLK      ; CLOCK50    ; 4.167 ; 3.956 ; Rise       ; CLOCK50         ;
; I2C_SDAT      ; CLOCK50    ; 6.917 ; 6.817 ; Rise       ; CLOCK50         ;
; out_blue      ; CLOCK50    ; 4.254 ; 4.179 ; Rise       ; CLOCK50         ;
; out_green     ; CLOCK50    ; 4.256 ; 4.181 ; Rise       ; CLOCK50         ;
; out_h_sync    ; CLOCK50    ; 4.254 ; 4.179 ; Rise       ; CLOCK50         ;
; out_red       ; CLOCK50    ; 4.258 ; 4.183 ; Rise       ; CLOCK50         ;
; out_v_sync    ; CLOCK50    ; 4.254 ; 4.179 ; Rise       ; CLOCK50         ;
; I2C_SCLK      ; CLOCK50    ; 3.469 ; 3.589 ; Fall       ; CLOCK50         ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; G_SENSOR_CS_N ; CLOCK50    ; 2.899 ; 2.969 ; Rise       ; CLOCK50         ;
; I2C_SCLK      ; CLOCK50    ; 3.014 ; 3.139 ; Rise       ; CLOCK50         ;
; I2C_SDAT      ; CLOCK50    ; 3.907 ; 3.738 ; Rise       ; CLOCK50         ;
; out_blue      ; CLOCK50    ; 4.183 ; 4.107 ; Rise       ; CLOCK50         ;
; out_green     ; CLOCK50    ; 4.185 ; 4.109 ; Rise       ; CLOCK50         ;
; out_h_sync    ; CLOCK50    ; 4.183 ; 4.107 ; Rise       ; CLOCK50         ;
; out_red       ; CLOCK50    ; 4.187 ; 4.111 ; Rise       ; CLOCK50         ;
; out_v_sync    ; CLOCK50    ; 4.183 ; 4.107 ; Rise       ; CLOCK50         ;
; I2C_SCLK      ; CLOCK50    ; 3.014 ; 3.139 ; Fall       ; CLOCK50         ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Output Enable Times                                                   ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; I2C_SDAT  ; CLOCK50    ; 4.638 ; 4.496 ; Rise       ; CLOCK50         ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Output Enable Times                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; I2C_SDAT  ; CLOCK50    ; 3.866 ; 3.724 ; Rise       ; CLOCK50         ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; I2C_SDAT  ; CLOCK50    ; 4.414     ; 4.556     ; Rise       ; CLOCK50         ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; I2C_SDAT  ; CLOCK50    ; 3.688     ; 3.830     ; Rise       ; CLOCK50         ;
+-----------+------------+-----------+-----------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+---------+-------+------------------+
; Clock   ; Slack ; End Point TNS    ;
+---------+-------+------------------+
; CLOCK50 ; 7.160 ; 0.000            ;
+---------+-------+------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+---------+-------+-----------------+
; Clock   ; Slack ; End Point TNS   ;
+---------+-------+-----------------+
; CLOCK50 ; 0.186 ; 0.000           ;
+---------+-------+-----------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+---------+--------+--------------------+
; Clock   ; Slack  ; End Point TNS      ;
+---------+--------+--------------------+
; CLOCK50 ; 17.530 ; 0.000              ;
+---------+--------+--------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+---------+-------+--------------------+
; Clock   ; Slack ; End Point TNS      ;
+---------+-------+--------------------+
; CLOCK50 ; 1.787 ; 0.000              ;
+---------+-------+--------------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------+-------+--------------------------------+
; Clock   ; Slack ; End Point TNS                  ;
+---------+-------+--------------------------------+
; CLOCK50 ; 9.209 ; 0.000                          ;
+---------+-------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK50'                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                           ; To Node                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+
; 7.160  ; vga:u_vga|out_red                                                                                   ; out_red                    ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.136     ; 1.704      ;
; 7.162  ; vga:u_vga|out_green                                                                                 ; out_green                  ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.134     ; 1.704      ;
; 7.164  ; vga:u_vga|out_v_sync                                                                                ; out_v_sync                 ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.132     ; 1.704      ;
; 7.164  ; vga:u_vga|out_h_sync                                                                                ; out_h_sync                 ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.132     ; 1.704      ;
; 7.164  ; vga:u_vga|out_blue                                                                                  ; out_blue                   ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.132     ; 1.704      ;
; 12.664 ; vga:u_vga|h_cnt[3]                                                                                  ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.052     ; 7.291      ;
; 12.664 ; vga:u_vga|h_cnt[3]                                                                                  ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.052     ; 7.291      ;
; 12.748 ; vga:u_vga|h_cnt[2]                                                                                  ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.052     ; 7.207      ;
; 12.748 ; vga:u_vga|h_cnt[2]                                                                                  ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.052     ; 7.207      ;
; 12.822 ; vga:u_vga|h_cnt[7]                                                                                  ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.052     ; 7.133      ;
; 12.822 ; vga:u_vga|h_cnt[7]                                                                                  ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.052     ; 7.133      ;
; 12.862 ; vga:u_vga|v_cnt[1]                                                                                  ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.036     ; 7.109      ;
; 12.862 ; vga:u_vga|v_cnt[1]                                                                                  ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.036     ; 7.109      ;
; 12.875 ; vga:u_vga|v_cnt[6]                                                                                  ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.036     ; 7.096      ;
; 12.875 ; vga:u_vga|v_cnt[6]                                                                                  ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.036     ; 7.096      ;
; 12.878 ; vga:u_vga|h_cnt[6]                                                                                  ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.052     ; 7.077      ;
; 12.878 ; vga:u_vga|h_cnt[6]                                                                                  ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.052     ; 7.077      ;
; 12.885 ; vga:u_vga|h_cnt[0]                                                                                  ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.052     ; 7.070      ;
; 12.885 ; vga:u_vga|h_cnt[0]                                                                                  ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.052     ; 7.070      ;
; 12.891 ; vga:u_vga|h_cnt[8]                                                                                  ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.052     ; 7.064      ;
; 12.891 ; vga:u_vga|h_cnt[8]                                                                                  ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.052     ; 7.064      ;
; 12.904 ; vga:u_vga|h_cnt[9]                                                                                  ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.052     ; 7.051      ;
; 12.904 ; vga:u_vga|h_cnt[9]                                                                                  ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.052     ; 7.051      ;
; 12.925 ; vga:u_vga|h_cnt[1]                                                                                  ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.052     ; 7.030      ;
; 12.925 ; vga:u_vga|h_cnt[1]                                                                                  ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.052     ; 7.030      ;
; 12.935 ; vga:u_vga|v_cnt[7]                                                                                  ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.036     ; 7.036      ;
; 12.935 ; vga:u_vga|v_cnt[7]                                                                                  ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.036     ; 7.036      ;
; 12.973 ; vga:u_vga|v_cnt[9]                                                                                  ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.037     ; 6.997      ;
; 12.973 ; vga:u_vga|v_cnt[9]                                                                                  ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.037     ; 6.997      ;
; 12.974 ; vga:u_vga|h_cnt[5]                                                                                  ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.052     ; 6.981      ;
; 12.974 ; vga:u_vga|h_cnt[5]                                                                                  ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.052     ; 6.981      ;
; 12.982 ; vga:u_vga|v_cnt[8]                                                                                  ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.037     ; 6.988      ;
; 12.982 ; vga:u_vga|v_cnt[8]                                                                                  ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.037     ; 6.988      ;
; 12.992 ; vga:u_vga|v_cnt[2]                                                                                  ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.036     ; 6.979      ;
; 12.992 ; vga:u_vga|v_cnt[2]                                                                                  ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.036     ; 6.979      ;
; 13.004 ; vga:u_vga|h_cnt[4]                                                                                  ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.052     ; 6.951      ;
; 13.004 ; vga:u_vga|h_cnt[4]                                                                                  ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.052     ; 6.951      ;
; 13.023 ; vga:u_vga|v_cnt[3]                                                                                  ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.036     ; 6.948      ;
; 13.023 ; vga:u_vga|v_cnt[3]                                                                                  ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.036     ; 6.948      ;
; 13.026 ; vga:u_vga|h_cnt[10]                                                                                 ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.052     ; 6.929      ;
; 13.026 ; vga:u_vga|h_cnt[10]                                                                                 ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.052     ; 6.929      ;
; 13.035 ; vga:u_vga|v_cnt[0]                                                                                  ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.036     ; 6.936      ;
; 13.035 ; vga:u_vga|v_cnt[0]                                                                                  ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.036     ; 6.936      ;
; 13.072 ; vga:u_vga|v_cnt[10]                                                                                 ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.037     ; 6.898      ;
; 13.072 ; vga:u_vga|v_cnt[10]                                                                                 ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.037     ; 6.898      ;
; 13.105 ; vga:u_vga|h_cnt[3]                                                                                  ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.036     ; 6.866      ;
; 13.138 ; vga:u_vga|v_cnt[5]                                                                                  ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.037     ; 6.832      ;
; 13.138 ; vga:u_vga|v_cnt[5]                                                                                  ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.037     ; 6.832      ;
; 13.189 ; vga:u_vga|h_cnt[2]                                                                                  ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.036     ; 6.782      ;
; 13.263 ; vga:u_vga|h_cnt[7]                                                                                  ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.036     ; 6.708      ;
; 13.283 ; vga:u_vga|v_cnt[1]                                                                                  ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.040     ; 6.684      ;
; 13.296 ; vga:u_vga|v_cnt[6]                                                                                  ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.040     ; 6.671      ;
; 13.319 ; vga:u_vga|h_cnt[6]                                                                                  ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.036     ; 6.652      ;
; 13.326 ; vga:u_vga|h_cnt[0]                                                                                  ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.036     ; 6.645      ;
; 13.332 ; vga:u_vga|h_cnt[8]                                                                                  ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.036     ; 6.639      ;
; 13.345 ; vga:u_vga|h_cnt[9]                                                                                  ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.036     ; 6.626      ;
; 13.356 ; vga:u_vga|v_cnt[7]                                                                                  ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.040     ; 6.611      ;
; 13.366 ; vga:u_vga|h_cnt[1]                                                                                  ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.036     ; 6.605      ;
; 13.394 ; vga:u_vga|v_cnt[9]                                                                                  ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.041     ; 6.572      ;
; 13.403 ; vga:u_vga|v_cnt[8]                                                                                  ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.041     ; 6.563      ;
; 13.413 ; vga:u_vga|v_cnt[2]                                                                                  ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.040     ; 6.554      ;
; 13.415 ; vga:u_vga|h_cnt[5]                                                                                  ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.036     ; 6.556      ;
; 13.416 ; vga:u_vga|v_cnt[4]                                                                                  ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.037     ; 6.554      ;
; 13.416 ; vga:u_vga|v_cnt[4]                                                                                  ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.037     ; 6.554      ;
; 13.444 ; vga:u_vga|v_cnt[3]                                                                                  ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.040     ; 6.523      ;
; 13.445 ; vga:u_vga|h_cnt[4]                                                                                  ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.036     ; 6.526      ;
; 13.456 ; vga:u_vga|v_cnt[0]                                                                                  ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.040     ; 6.511      ;
; 13.467 ; vga:u_vga|h_cnt[10]                                                                                 ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.036     ; 6.504      ;
; 13.493 ; vga:u_vga|v_cnt[10]                                                                                 ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.041     ; 6.473      ;
; 13.559 ; vga:u_vga|v_cnt[5]                                                                                  ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.041     ; 6.407      ;
; 13.850 ; vga:u_vga|v_cnt[4]                                                                                  ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.041     ; 6.116      ;
; 13.894 ; vga:u_vga|current_submarine_line[0]                                                                 ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.052     ; 6.061      ;
; 13.894 ; vga:u_vga|current_submarine_line[0]                                                                 ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.052     ; 6.061      ;
; 14.073 ; vga:u_vga|current_submarine_line[4]                                                                 ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.052     ; 5.882      ;
; 14.073 ; vga:u_vga|current_submarine_line[4]                                                                 ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.052     ; 5.882      ;
; 14.264 ; vga:u_vga|current_submarine_line[5]                                                                 ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.052     ; 5.691      ;
; 14.264 ; vga:u_vga|current_submarine_line[5]                                                                 ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.052     ; 5.691      ;
; 14.329 ; vga:u_vga|current_submarine_line[6]                                                                 ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.052     ; 5.626      ;
; 14.329 ; vga:u_vga|current_submarine_line[6]                                                                 ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.052     ; 5.626      ;
; 14.335 ; vga:u_vga|current_submarine_line[0]                                                                 ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.036     ; 5.636      ;
; 14.472 ; vga:u_vga|current_submarine_line[4]                                                                 ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.036     ; 5.499      ;
; 14.506 ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[96]  ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.202     ; 5.299      ;
; 14.555 ; vga:u_vga|current_submarine_line[7]                                                                 ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.052     ; 5.400      ;
; 14.555 ; vga:u_vga|current_submarine_line[7]                                                                 ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.052     ; 5.400      ;
; 14.585 ; vga:u_vga|current_submarine_line[8]                                                                 ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.052     ; 5.370      ;
; 14.585 ; vga:u_vga|current_submarine_line[8]                                                                 ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.052     ; 5.370      ;
; 14.620 ; vga:u_vga|current_submarine_line[9]                                                                 ; vga:u_vga|green_signal     ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.052     ; 5.335      ;
; 14.620 ; vga:u_vga|current_submarine_line[9]                                                                 ; vga:u_vga|blue_signal      ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.052     ; 5.335      ;
; 14.663 ; vga:u_vga|current_submarine_line[5]                                                                 ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.036     ; 5.308      ;
; 14.728 ; vga:u_vga|current_submarine_line[6]                                                                 ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.036     ; 5.243      ;
; 14.820 ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[100] ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.202     ; 4.985      ;
; 14.820 ; vga:u_vga|h_cnt[3]                                                                                  ; vga:u_vga|address_b_sub[4] ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.040     ; 5.147      ;
; 14.820 ; vga:u_vga|h_cnt[3]                                                                                  ; vga:u_vga|address_b_sub[3] ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.040     ; 5.147      ;
; 14.820 ; vga:u_vga|h_cnt[3]                                                                                  ; vga:u_vga|address_b_sub[2] ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.040     ; 5.147      ;
; 14.820 ; vga:u_vga|h_cnt[3]                                                                                  ; vga:u_vga|address_b_sub[1] ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.040     ; 5.147      ;
; 14.820 ; vga:u_vga|h_cnt[3]                                                                                  ; vga:u_vga|address_b_sub[0] ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.040     ; 5.147      ;
; 14.902 ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[98]  ; vga:u_vga|red_signal       ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.202     ; 4.903      ;
; 14.904 ; vga:u_vga|h_cnt[2]                                                                                  ; vga:u_vga|address_b_sub[4] ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.040     ; 5.063      ;
; 14.904 ; vga:u_vga|h_cnt[2]                                                                                  ; vga:u_vga|address_b_sub[3] ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.040     ; 5.063      ;
; 14.904 ; vga:u_vga|h_cnt[2]                                                                                  ; vga:u_vga|address_b_sub[2] ; CLOCK50      ; CLOCK50     ; 20.000       ; -0.040     ; 5.063      ;
+--------+-----------------------------------------------------------------------------------------------------+----------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK50'                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                  ; To Node                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; vga:u_vga|submarines[11]                                                   ; vga:u_vga|submarines[11]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|submarines[9]                                                    ; vga:u_vga|submarines[9]                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|submarines[1]                                                    ; vga:u_vga|submarines[1]                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|submarines[3]                                                    ; vga:u_vga|submarines[3]                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|submarines[13]                                                   ; vga:u_vga|submarines[13]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|submarines[10]                                                   ; vga:u_vga|submarines[10]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|submarines[8]                                                    ; vga:u_vga|submarines[8]                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|submarines[0]                                                    ; vga:u_vga|submarines[0]                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|submarines[2]                                                    ; vga:u_vga|submarines[2]                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|submarines[12]                                                   ; vga:u_vga|submarines[12]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|nb_submarines[2]                                                 ; vga:u_vga|nb_submarines[2]                                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|nb_submarines[3]                                                 ; vga:u_vga|nb_submarines[3]                                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|nb_submarines[1]                                                 ; vga:u_vga|nb_submarines[1]                                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|nb_submarines[0]                                                 ; vga:u_vga|nb_submarines[0]                                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|v_cnt[10]                                                        ; vga:u_vga|v_cnt[10]                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|v_cnt[9]                                                         ; vga:u_vga|v_cnt[9]                                                         ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; reset_delay:u_reset_delay|cont[20]                                         ; reset_delay:u_reset_delay|cont[20]                                         ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|first_row_sub[2]                                                 ; vga:u_vga|first_row_sub[2]                                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|first_row_sub[1]                                                 ; vga:u_vga|first_row_sub[1]                                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|first_row_sub[0]                                                 ; vga:u_vga|first_row_sub[0]                                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|first_row_sub[9]                                                 ; vga:u_vga|first_row_sub[9]                                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|first_row_sub[8]                                                 ; vga:u_vga|first_row_sub[8]                                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|first_row_sub[7]                                                 ; vga:u_vga|first_row_sub[7]                                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|first_row_sub[6]                                                 ; vga:u_vga|first_row_sub[6]                                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|first_row_sub[5]                                                 ; vga:u_vga|first_row_sub[5]                                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|first_row_sub[4]                                                 ; vga:u_vga|first_row_sub[4]                                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|second_row_sub[8]                                                ; vga:u_vga|second_row_sub[8]                                                ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|second_row_sub[7]                                                ; vga:u_vga|second_row_sub[7]                                                ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|second_row_sub[6]                                                ; vga:u_vga|second_row_sub[6]                                                ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|second_row_sub[5]                                                ; vga:u_vga|second_row_sub[5]                                                ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|second_row_sub[4]                                                ; vga:u_vga|second_row_sub[4]                                                ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|second_row_sub[1]                                                ; vga:u_vga|second_row_sub[1]                                                ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|second_row_sub[0]                                                ; vga:u_vga|second_row_sub[0]                                                ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|update_rockets                                                   ; vga:u_vga|update_rockets                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; vga:u_vga|current_submarine_line[0]                                        ; vga:u_vga|current_submarine_line[0]                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; spi_ee_config:u_spi_ee_config|direction                                    ; spi_ee_config:u_spi_ee_config|direction                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_ee_config:u_spi_ee_config|read_ready                                   ; spi_ee_config:u_spi_ee_config|read_ready                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_ee_config:u_spi_ee_config|read_back                                    ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|tmp_random[0]                                                    ; vga:u_vga|tmp_random[0]                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|submarines[7]                                                    ; vga:u_vga|submarines[7]                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|submarines[5]                                                    ; vga:u_vga|submarines[5]                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|submarines[15]                                                   ; vga:u_vga|submarines[15]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|submarines[6]                                                    ; vga:u_vga|submarines[6]                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|submarines[4]                                                    ; vga:u_vga|submarines[4]                                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|submarines[14]                                                   ; vga:u_vga|submarines[14]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|submarines[22]                                                   ; vga:u_vga|submarines[22]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|submarines[30]                                                   ; vga:u_vga|submarines[30]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|submarines[26]                                                   ; vga:u_vga|submarines[26]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|submarines[18]                                                   ; vga:u_vga|submarines[18]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|submarines[20]                                                   ; vga:u_vga|submarines[20]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|submarines[24]                                                   ; vga:u_vga|submarines[24]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|submarines[16]                                                   ; vga:u_vga|submarines[16]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|submarines[28]                                                   ; vga:u_vga|submarines[28]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|submarines[27]                                                   ; vga:u_vga|submarines[27]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|submarines[31]                                                   ; vga:u_vga|submarines[31]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|submarines[23]                                                   ; vga:u_vga|submarines[23]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|submarines[19]                                                   ; vga:u_vga|submarines[19]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|submarines[29]                                                   ; vga:u_vga|submarines[29]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|submarines[25]                                                   ; vga:u_vga|submarines[25]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|submarines[21]                                                   ; vga:u_vga|submarines[21]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|submarines[17]                                                   ; vga:u_vga|submarines[17]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|submarines[37]                                                   ; vga:u_vga|submarines[37]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|submarines[39]                                                   ; vga:u_vga|submarines[39]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|submarines[45]                                                   ; vga:u_vga|submarines[45]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|submarines[47]                                                   ; vga:u_vga|submarines[47]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|submarines[43]                                                   ; vga:u_vga|submarines[43]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|submarines[41]                                                   ; vga:u_vga|submarines[41]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|submarines[35]                                                   ; vga:u_vga|submarines[35]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|submarines[33]                                                   ; vga:u_vga|submarines[33]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|submarines[38]                                                   ; vga:u_vga|submarines[38]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|submarines[36]                                                   ; vga:u_vga|submarines[36]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|submarines[44]                                                   ; vga:u_vga|submarines[44]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|submarines[46]                                                   ; vga:u_vga|submarines[46]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|submarines[42]                                                   ; vga:u_vga|submarines[42]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|submarines[40]                                                   ; vga:u_vga|submarines[40]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|submarines[34]                                                   ; vga:u_vga|submarines[34]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|submarines[32]                                                   ; vga:u_vga|submarines[32]                                                   ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|ask_read                                                         ; vga:u_vga|ask_read                                                         ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|first_row_sub[11]                                                ; vga:u_vga|first_row_sub[11]                                                ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|second_row_sub[11]                                               ; vga:u_vga|second_row_sub[11]                                               ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|first_row_sub[3]                                                 ; vga:u_vga|first_row_sub[3]                                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|second_row_sub[9]                                                ; vga:u_vga|second_row_sub[9]                                                ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|second_row_sub[3]                                                ; vga:u_vga|second_row_sub[3]                                                ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|second_row_sub[2]                                                ; vga:u_vga|second_row_sub[2]                                                ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; vga:u_vga|rd_en_b_sub                                                      ; vga:u_vga|rd_en_b_sub                                                      ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.035      ; 0.307      ;
; 0.193 ; vga:u_vga|h_cnt[10]                                                        ; vga:u_vga|h_cnt[10]                                                        ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; reset_delay:u_reset_delay|cont[0]                                          ; reset_delay:u_reset_delay|cont[0]                                          ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.035      ; 0.314      ;
; 0.196 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK50      ; CLOCK50     ; 0.000        ; 0.035      ; 0.315      ;
+-------+----------------------------------------------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK50'                                                                                                                                                         ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.530 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.395     ; 1.082      ;
; 17.530 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.395     ; 1.082      ;
; 17.530 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.395     ; 1.082      ;
; 17.530 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.395     ; 1.082      ;
; 17.530 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.395     ; 1.082      ;
; 17.530 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.395     ; 1.082      ;
; 17.530 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.395     ; 1.082      ;
; 17.530 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.395     ; 1.082      ;
; 17.530 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.395     ; 1.082      ;
; 17.530 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.395     ; 1.082      ;
; 17.673 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.384     ; 0.950      ;
; 17.673 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.384     ; 0.950      ;
; 17.673 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.384     ; 0.950      ;
; 17.673 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.384     ; 0.950      ;
; 17.673 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.384     ; 0.950      ;
; 17.699 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.382     ; 0.926      ;
; 17.699 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.382     ; 0.926      ;
; 17.699 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.382     ; 0.926      ;
; 17.699 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.382     ; 0.926      ;
; 17.699 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.382     ; 0.926      ;
; 17.699 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.382     ; 0.926      ;
; 17.699 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.382     ; 0.926      ;
; 17.699 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.382     ; 0.926      ;
; 17.699 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.382     ; 0.926      ;
; 17.699 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.382     ; 0.926      ;
; 17.699 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.382     ; 0.926      ;
; 17.699 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.382     ; 0.926      ;
; 17.699 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.382     ; 0.926      ;
; 17.699 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.382     ; 0.926      ;
; 17.699 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.382     ; 0.926      ;
; 17.714 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.382     ; 0.911      ;
; 17.714 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.382     ; 0.911      ;
; 17.714 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.382     ; 0.911      ;
; 17.714 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK50      ; CLOCK50     ; 20.000       ; -1.382     ; 0.911      ;
+--------+--------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK50'                                                                                                                                                         ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.787 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[3]                            ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.089     ; 0.782      ;
; 1.787 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[2]                            ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.089     ; 0.782      ;
; 1.787 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[1]                            ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.089     ; 0.782      ;
; 1.787 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status_d[0]                            ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.089     ; 0.782      ;
; 1.798 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[14]                          ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.088     ; 0.794      ;
; 1.798 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[13]                          ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.088     ; 0.794      ;
; 1.798 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[12]                          ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.088     ; 0.794      ;
; 1.798 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[11]                          ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.088     ; 0.794      ;
; 1.798 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[10]                          ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.088     ; 0.794      ;
; 1.798 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[9]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.088     ; 0.794      ;
; 1.798 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[8]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.088     ; 0.794      ;
; 1.798 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[7]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.088     ; 0.794      ;
; 1.798 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[6]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.088     ; 0.794      ;
; 1.798 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[5]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.088     ; 0.794      ;
; 1.798 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[4]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.088     ; 0.794      ;
; 1.798 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[3]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.088     ; 0.794      ;
; 1.798 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[2]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.088     ; 0.794      ;
; 1.798 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[1]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.088     ; 0.794      ;
; 1.798 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_idle_count[0]                           ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.088     ; 0.794      ;
; 1.814 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte_d                                  ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.090     ; 0.808      ;
; 1.814 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back_d                                  ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.090     ; 0.808      ;
; 1.814 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|clear_status                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.090     ; 0.808      ;
; 1.814 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|high_byte                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.090     ; 0.808      ;
; 1.814 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|read_back                                    ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.090     ; 0.808      ;
; 1.950 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[3]                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.102     ; 0.932      ;
; 1.950 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[2]                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.102     ; 0.932      ;
; 1.950 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[1]                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.102     ; 0.932      ;
; 1.950 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|ini_index[0]                                 ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.102     ; 0.932      ;
; 1.950 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_go                                       ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.102     ; 0.932      ;
; 1.950 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[3] ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.102     ; 0.932      ;
; 1.950 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count_en ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.102     ; 0.932      ;
; 1.950 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[2] ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.102     ; 0.932      ;
; 1.950 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[1] ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.102     ; 0.932      ;
; 1.950 ; reset_delay:u_reset_delay|oRST_xhdl1 ; spi_ee_config:u_spi_ee_config|spi_controller:u_spi_controller|spi_count[0] ; CLOCK50      ; CLOCK50     ; 0.000        ; -1.102     ; 0.932      ;
+-------+--------------------------------------+----------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK50'                                                                                                                                                              ;
+-------+--------------+----------------+-----------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock   ; Clock Edge ; Target                                                                                                                          ;
+-------+--------------+----------------+-----------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_address_reg0  ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_re_reg        ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~porta_we_reg        ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_address_reg0 ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_re_reg       ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~porta_we_reg       ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a129~porta_address_reg0    ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a130~porta_address_reg0    ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a16~porta_address_reg0     ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a192~porta_address_reg0    ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a193~porta_address_reg0    ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a194~porta_address_reg0    ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a48~porta_address_reg0     ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a64~porta_address_reg0     ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a72~porta_address_reg0     ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a74~porta_address_reg0     ;
; 9.209 ; 9.439        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|ram_block1a9~porta_address_reg0      ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[0]                           ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[10]                          ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[11]                          ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[16]                          ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[17]                          ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[18]                          ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[19]                          ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[1]                           ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[20]                          ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[21]                          ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[22]                          ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[23]                          ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[24]                          ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[25]                          ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[26]                          ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[27]                          ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[2]                           ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[3]                           ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[4]                           ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[5]                           ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[6]                           ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[7]                           ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[8]                           ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_a[9]                           ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[0]                           ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[11]                          ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[16]                          ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[17]                          ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[18]                          ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[19]                          ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[1]                           ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[20]                          ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[21]                          ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[22]                          ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[23]                          ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[24]                          ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[25]                          ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[27]                          ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[2]                           ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[3]                           ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[4]                           ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[5]                           ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[6]                           ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[7]                           ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[8]                           ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|q_b[9]                           ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~portb_address_reg0  ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a0~portb_re_reg        ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~portb_address_reg0 ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram1_submarine:u_ram1_submarine|altsyncram:altsyncram_component|altsyncram_b3o3:auto_generated|ram_block1a10~portb_re_reg       ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[100]                             ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[101]                             ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[102]                             ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[103]                             ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[109]                             ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[10]                              ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[112]                             ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[113]                             ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[114]                             ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[115]                             ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[116]                             ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[117]                             ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[118]                             ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[119]                             ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[127]                             ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[129]                             ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[130]                             ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[131]                             ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[132]                             ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[133]                             ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[134]                             ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[137]                             ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[138]                             ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[139]                             ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[140]                             ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[141]                             ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[142]                             ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[146]                             ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[147]                             ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[148]                             ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[149]                             ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[150]                             ;
; 9.210 ; 9.440        ; 0.230          ; Low Pulse Width ; CLOCK50 ; Rise       ; ram2_rockets:u_ram2_rockets|altsyncram:altsyncram_component|altsyncram_77o3:auto_generated|q_b[151]                             ;
+-------+--------------+----------------+-----------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; G_SENSOR_INT ; CLOCK50    ; 3.737 ; 4.448 ; Rise       ; CLOCK50         ;
; I2C_SDAT     ; CLOCK50    ; 2.238 ; 2.997 ; Rise       ; CLOCK50         ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; G_SENSOR_INT ; CLOCK50    ; -2.682 ; -3.429 ; Rise       ; CLOCK50         ;
; I2C_SDAT     ; CLOCK50    ; -1.834 ; -2.579 ; Rise       ; CLOCK50         ;
+--------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; G_SENSOR_CS_N ; CLOCK50    ; 2.182 ; 2.154 ; Rise       ; CLOCK50         ;
; I2C_SCLK      ; CLOCK50    ; 2.642 ; 2.793 ; Rise       ; CLOCK50         ;
; I2C_SDAT      ; CLOCK50    ; 4.374 ; 4.416 ; Rise       ; CLOCK50         ;
; out_blue      ; CLOCK50    ; 2.836 ; 2.781 ; Rise       ; CLOCK50         ;
; out_green     ; CLOCK50    ; 2.838 ; 2.783 ; Rise       ; CLOCK50         ;
; out_h_sync    ; CLOCK50    ; 2.836 ; 2.781 ; Rise       ; CLOCK50         ;
; out_red       ; CLOCK50    ; 2.840 ; 2.785 ; Rise       ; CLOCK50         ;
; out_v_sync    ; CLOCK50    ; 2.836 ; 2.781 ; Rise       ; CLOCK50         ;
; I2C_SCLK      ; CLOCK50    ; 2.188 ; 2.793 ; Fall       ; CLOCK50         ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; G_SENSOR_CS_N ; CLOCK50    ; 1.875 ; 1.850 ; Rise       ; CLOCK50         ;
; I2C_SCLK      ; CLOCK50    ; 1.891 ; 2.253 ; Rise       ; CLOCK50         ;
; I2C_SDAT      ; CLOCK50    ; 2.431 ; 2.426 ; Rise       ; CLOCK50         ;
; out_blue      ; CLOCK50    ; 2.787 ; 2.732 ; Rise       ; CLOCK50         ;
; out_green     ; CLOCK50    ; 2.789 ; 2.734 ; Rise       ; CLOCK50         ;
; out_h_sync    ; CLOCK50    ; 2.787 ; 2.732 ; Rise       ; CLOCK50         ;
; out_red       ; CLOCK50    ; 2.791 ; 2.736 ; Rise       ; CLOCK50         ;
; out_v_sync    ; CLOCK50    ; 2.788 ; 2.733 ; Rise       ; CLOCK50         ;
; I2C_SCLK      ; CLOCK50    ; 1.891 ; 2.495 ; Fall       ; CLOCK50         ;
+---------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Output Enable Times                                                   ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; I2C_SDAT  ; CLOCK50    ; 2.930 ; 2.837 ; Rise       ; CLOCK50         ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Output Enable Times                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; I2C_SDAT  ; CLOCK50    ; 2.400 ; 2.307 ; Rise       ; CLOCK50         ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; I2C_SDAT  ; CLOCK50    ; 2.867     ; 2.960     ; Rise       ; CLOCK50         ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; I2C_SDAT  ; CLOCK50    ; 2.436     ; 2.529     ; Rise       ; CLOCK50         ;
+-----------+------------+-----------+-----------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                         ;
+------------------+-------+-------+----------+---------+---------------------+
; Clock            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack ; 5.233 ; 0.186 ; 15.817   ; 1.787   ; 9.209               ;
;  CLOCK50         ; 5.233 ; 0.186 ; 15.817   ; 1.787   ; 9.209               ;
; Design-wide TNS  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK50         ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+------------------+-------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; G_SENSOR_INT ; CLOCK50    ; 6.577 ; 6.984 ; Rise       ; CLOCK50         ;
; I2C_SDAT     ; CLOCK50    ; 3.855 ; 4.350 ; Rise       ; CLOCK50         ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; G_SENSOR_INT ; CLOCK50    ; -2.682 ; -3.429 ; Rise       ; CLOCK50         ;
; I2C_SDAT     ; CLOCK50    ; -1.834 ; -2.579 ; Rise       ; CLOCK50         ;
+--------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; G_SENSOR_CS_N ; CLOCK50    ; 3.717 ; 3.747 ; Rise       ; CLOCK50         ;
; I2C_SCLK      ; CLOCK50    ; 4.598 ; 4.431 ; Rise       ; CLOCK50         ;
; I2C_SDAT      ; CLOCK50    ; 7.637 ; 7.628 ; Rise       ; CLOCK50         ;
; out_blue      ; CLOCK50    ; 4.763 ; 4.676 ; Rise       ; CLOCK50         ;
; out_green     ; CLOCK50    ; 4.764 ; 4.677 ; Rise       ; CLOCK50         ;
; out_h_sync    ; CLOCK50    ; 4.763 ; 4.676 ; Rise       ; CLOCK50         ;
; out_red       ; CLOCK50    ; 4.767 ; 4.680 ; Rise       ; CLOCK50         ;
; out_v_sync    ; CLOCK50    ; 4.763 ; 4.676 ; Rise       ; CLOCK50         ;
; I2C_SCLK      ; CLOCK50    ; 3.817 ; 3.986 ; Fall       ; CLOCK50         ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; G_SENSOR_CS_N ; CLOCK50    ; 1.875 ; 1.850 ; Rise       ; CLOCK50         ;
; I2C_SCLK      ; CLOCK50    ; 1.891 ; 2.253 ; Rise       ; CLOCK50         ;
; I2C_SDAT      ; CLOCK50    ; 2.431 ; 2.426 ; Rise       ; CLOCK50         ;
; out_blue      ; CLOCK50    ; 2.787 ; 2.732 ; Rise       ; CLOCK50         ;
; out_green     ; CLOCK50    ; 2.789 ; 2.734 ; Rise       ; CLOCK50         ;
; out_h_sync    ; CLOCK50    ; 2.787 ; 2.732 ; Rise       ; CLOCK50         ;
; out_red       ; CLOCK50    ; 2.791 ; 2.736 ; Rise       ; CLOCK50         ;
; out_v_sync    ; CLOCK50    ; 2.788 ; 2.733 ; Rise       ; CLOCK50         ;
; I2C_SCLK      ; CLOCK50    ; 1.891 ; 2.495 ; Fall       ; CLOCK50         ;
+---------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; G_SENSOR_CS_N ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_red       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_green     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_blue      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_h_sync    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_v_sync    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[1]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; G_SENSOR_INT            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; G_SENSOR_CS_N ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; out_red       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; out_green     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; out_blue      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; out_h_sync    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; out_v_sync    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; G_SENSOR_CS_N ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; out_red       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; out_green     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; out_blue      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; out_h_sync    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; out_v_sync    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; I2C_SCLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; G_SENSOR_CS_N ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; out_red       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; out_green     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; out_blue      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; out_h_sync    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; out_v_sync    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; I2C_SDAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK50    ; CLOCK50  ; 699406   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK50    ; CLOCK50  ; 699406   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK50    ; CLOCK50  ; 34       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLOCK50    ; CLOCK50  ; 34       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 32    ; 32   ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 21    ; 21   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.1.0 Build 186 12/03/2014 SJ Web Edition
    Info: Processing started: Fri Apr 17 15:49:12 2015
Info: Command: quartus_sta GSensor -c GSensor
Info: qsta_default_script.tcl version: #3
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'GSensor.out.sdc'
Warning (332060): Node: vga:u_vga|v_sync was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register vga:u_vga|left_boat[9] is being clocked by vga:u_vga|v_sync
Warning (332070): Port "out_blue" relative to the rising edge of clock "CLOCK50" does not specify a min-fall output delay
Warning (332070): Port "out_blue" relative to the rising edge of clock "CLOCK50" does not specify a min-rise output delay
Warning (332070): Port "out_green" relative to the rising edge of clock "CLOCK50" does not specify a min-fall output delay
Warning (332070): Port "out_green" relative to the rising edge of clock "CLOCK50" does not specify a min-rise output delay
Warning (332070): Port "out_h_sync" relative to the rising edge of clock "CLOCK50" does not specify a min-fall output delay
Warning (332070): Port "out_h_sync" relative to the rising edge of clock "CLOCK50" does not specify a min-rise output delay
Warning (332070): Port "out_red" relative to the rising edge of clock "CLOCK50" does not specify a min-fall output delay
Warning (332070): Port "out_red" relative to the rising edge of clock "CLOCK50" does not specify a min-rise output delay
Warning (332070): Port "out_v_sync" relative to the rising edge of clock "CLOCK50" does not specify a min-fall output delay
Warning (332070): Port "out_v_sync" relative to the rising edge of clock "CLOCK50" does not specify a min-rise output delay
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u_spipll|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u_spipll|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLOCK50 (Rise) to CLOCK50 (Rise) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 5.233
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.233               0.000 CLOCK50 
Info (332146): Worst-case hold slack is 0.357
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.357               0.000 CLOCK50 
Info (332146): Worst-case recovery slack is 15.817
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.817               0.000 CLOCK50 
Info (332146): Worst-case removal slack is 3.131
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.131               0.000 CLOCK50 
Info (332146): Worst-case minimum pulse width slack is 9.487
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.487               0.000 CLOCK50 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: vga:u_vga|v_sync was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register vga:u_vga|left_boat[9] is being clocked by vga:u_vga|v_sync
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u_spipll|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u_spipll|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLOCK50 (Rise) to CLOCK50 (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 5.742
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.742               0.000 CLOCK50 
Info (332146): Worst-case hold slack is 0.311
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.311               0.000 CLOCK50 
Info (332146): Worst-case recovery slack is 16.297
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.297               0.000 CLOCK50 
Info (332146): Worst-case removal slack is 2.789
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.789               0.000 CLOCK50 
Info (332146): Worst-case minimum pulse width slack is 9.488
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.488               0.000 CLOCK50 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: vga:u_vga|v_sync was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register vga:u_vga|left_boat[9] is being clocked by vga:u_vga|v_sync
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u_spipll|altpll_component|auto_generated|pll1|clk[0] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u_spipll|altpll_component|auto_generated|pll1|clk[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From CLOCK50 (Rise) to CLOCK50 (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 7.160
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.160               0.000 CLOCK50 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 CLOCK50 
Info (332146): Worst-case recovery slack is 17.530
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.530               0.000 CLOCK50 
Info (332146): Worst-case removal slack is 1.787
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.787               0.000 CLOCK50 
Info (332146): Worst-case minimum pulse width slack is 9.209
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.209               0.000 CLOCK50 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 28 warnings
    Info: Peak virtual memory: 675 megabytes
    Info: Processing ended: Fri Apr 17 15:49:15 2015
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


