# riscv
RISCV CPU implementation. Starting with 5 stage pipelined CPU, and the goal of making it more modern with cache, multicore, multithread, OOP and anything else we find out goes into making it modern.
