$date
	Sun Oct 23 09:21:13 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#774880
b10101 !
1"
#774882
b10101 &
b10101 %
1$
#774883
0"
#774886
b1000000 &
b1000000 %
#774890
b100000 &
b100000 %
#774894
b10000 &
b10000 %
#774898
b1000 &
b1000 %
#774902
b100 &
b100 %
#774906
b10 &
b10 %
#774910
b1 &
1#
b1 %
#774914
b0 &
b0 %
0#
0$
#1852156
b1101 !
1"
#1852158
b1101 &
b1101 %
1$
#1852159
0"
#1852162
b101000 &
b101000 %
#1852166
b10100 &
b10100 %
#1852170
b1010 &
b1010 %
#1852174
b101 &
b101 %
#1852178
b10000 &
b10000 %
#1852182
b1000 &
b1000 %
#1852186
b100 &
b100 %
#1852190
b10 &
b10 %
#1852194
b1 &
b1 %
1#
#1852198
b0 &
0#
b0 %
0$
#2804362
b10101 &
b10101 %
1$
b10101 !
1"
#2804363
0"
#2804366
b1000000 &
b1000000 %
#2804370
b100000 &
b100000 %
#2804374
b10000 &
b10000 %
#2804378
b1000 &
b1000 %
#2804382
b100 &
b100 %
#2804386
b10 &
b10 %
#2804390
b1 &
1#
b1 %
#2804394
b0 &
b0 %
0#
0$
#4500012
