
---------- Begin Simulation Statistics ----------
simSeconds                                   0.020259                       # Number of seconds simulated (Second)
simTicks                                  20258502500                       # Number of ticks simulated (Tick)
finalTick                                 20258502500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     41.01                       # Real time elapsed on the host (Second)
hostTickRate                                494023951                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     671748                       # Number of bytes of host memory used (Byte)
simInsts                                      3794559                       # Number of instructions simulated (Count)
simOps                                        3796499                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    92534                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      92581                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         40517005                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.numInsts                           3794559                       # Number of instructions committed (Count)
system.cpu.numOps                             3796499                       # Number of ops (including micro ops) committed (Count)
system.cpu.numDiscardedOps                       2337                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.cpi                              10.677658                       # CPI: cycles per instruction ((Cycle/Count))
system.cpu.ipc                               0.093653                       # IPC: instructions per cycle ((Count/Cycle))
system.cpu.committedInstType_0::No_OpClass           48      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntAlu        2170676     57.18%     57.18% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntMult             8      0.00%     57.18% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IntDiv              4      0.00%     57.18% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatAdd            0      0.00%     57.18% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatCmp            0      0.00%     57.18% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatCvt            0      0.00%     57.18% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMult            0      0.00%     57.18% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMultAcc            0      0.00%     57.18% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatDiv            0      0.00%     57.18% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMisc           17      0.00%     57.18% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatSqrt            0      0.00%     57.18% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAdd             7      0.00%     57.18% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAddAcc            0      0.00%     57.18% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAlu            14      0.00%     57.18% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdCmp            38      0.00%     57.18% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdCvt             0      0.00%     57.18% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMisc           14      0.00%     57.18% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMult            0      0.00%     57.18% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdMultAcc            0      0.00%     57.18% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShift            0      0.00%     57.18% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShiftAcc            0      0.00%     57.18% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdDiv             0      0.00%     57.18% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSqrt            0      0.00%     57.18% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatAdd            0      0.00%     57.18% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatAlu            0      0.00%     57.18% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatCmp            0      0.00%     57.18% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatCvt            0      0.00%     57.18% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatDiv            0      0.00%     57.18% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMisc            0      0.00%     57.18% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMult            0      0.00%     57.18% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatMultAcc            0      0.00%     57.18% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatSqrt            0      0.00%     57.18% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceAdd            0      0.00%     57.18% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceAlu            0      0.00%     57.18% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdReduceCmp            0      0.00%     57.18% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatReduceAdd            0      0.00%     57.18% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdFloatReduceCmp            0      0.00%     57.18% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAes             0      0.00%     57.18% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdAesMix            0      0.00%     57.18% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha1Hash            0      0.00%     57.18% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha1Hash2            0      0.00%     57.18% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha256Hash            0      0.00%     57.18% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdSha256Hash2            0      0.00%     57.18% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShaSigma2            0      0.00%     57.18% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdShaSigma3            0      0.00%     57.18% # Class of committed instruction (Count)
system.cpu.committedInstType_0::SimdPredAlu            0      0.00%     57.18% # Class of committed instruction (Count)
system.cpu.committedInstType_0::MemRead       1181367     31.12%     88.30% # Class of committed instruction (Count)
system.cpu.committedInstType_0::MemWrite       444306     11.70%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.committedInstType_0::total         3796499                       # Class of committed instruction (Count)
system.cpu.branchPred.lookups                  282828                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted            281244                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect               754                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               247853                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                  246323                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.993827                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                     417                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 18                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups             135                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  1                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              134                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted           63                       # Number of mispredicted indirect branches. (Count)
system.cpu.dcache.demandHits::cpu.data        1183440                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           1183440                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       1183440                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          1183440                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       196746                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          196746                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       196746                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         196746                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  37969523000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  37969523000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  37969523000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  37969523000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      1380186                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       1380186                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      1380186                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      1380186                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.142550                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.142550                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.142550                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.142550                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 192987.521983                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 192987.521983                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 192987.521983                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 192987.521983                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       196589                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            196589                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data           34                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total            34                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data           34                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total           34                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       196712                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       196712                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       196712                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       196712                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  37767743500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  37767743500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  37767743500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  37767743500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.142526                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.142526                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.142526                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.142526                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 191995.117227                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 191995.117227                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 191995.117227                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 191995.117227                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 196615                       # number of replacements (Count)
system.cpu.dcache.LoadLockedReq.hits::cpu.data            4                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.hits::total            4                       # number of LoadLockedReq hits (Count)
system.cpu.dcache.LoadLockedReq.accesses::cpu.data            4                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.LoadLockedReq.accesses::total            4                       # number of LoadLockedReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data       985006                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total          985006                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data           68                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total            68                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data      9939500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total      9939500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data       985074                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total       985074                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.000069                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.000069                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 146169.117647                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 146169.117647                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data            4                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total            4                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data           64                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total           64                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data      9386000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total      9386000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.000065                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.000065                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 146656.250000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 146656.250000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.StoreCondReq.hits::cpu.data            4                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.hits::total            4                       # number of StoreCondReq hits (Count)
system.cpu.dcache.StoreCondReq.accesses::cpu.data            4                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.StoreCondReq.accesses::total            4                       # number of StoreCondReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.hits::cpu.data           34                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              34                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.accesses::cpu.data           34                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total           34                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.hits::cpu.data       198434                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         198434                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       196678                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       196678                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  37959583500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  37959583500                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       395112                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       395112                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.497778                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.497778                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 193003.709108                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 193003.709108                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data           30                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           30                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       196648                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       196648                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  37758357500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  37758357500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.497702                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.497702                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 192009.872971                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 192009.872971                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  20258502500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse            89.925283                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              1380194                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             196712                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               7.016318                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              271500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data    89.925283                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.702541                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.702541                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024           97                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           13                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           59                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4           25                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024     0.757812                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            2957168                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           2957168                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20258502500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch2.intInstructions             2486058                       # Number of integer instructions successfully decoded (Count)
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded (Count)
system.cpu.fetch2.vecInstructions                 150                       # Number of SIMD instructions successfully decoded (Count)
system.cpu.fetch2.loadInstructions            1493799                       # Number of memory load instructions successfully decoded (Count)
system.cpu.fetch2.storeInstructions            541943                       # Number of memory store instructions successfully decoded (Count)
system.cpu.fetch2.amoInstructions                  39                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu.icache.demandHits::cpu.inst         871632                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total            871632                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst        871632                       # number of overall hits (Count)
system.cpu.icache.overallHits::total           871632                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          365                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             365                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          365                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            365                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     32308500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     32308500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     32308500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     32308500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst       871997                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total        871997                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst       871997                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total       871997                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000419                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000419                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000419                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000419                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 88516.438356                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 88516.438356                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 88516.438356                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 88516.438356                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks          300                       # number of writebacks (Count)
system.cpu.icache.writebacks::total               300                       # number of writebacks (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          365                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          365                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          365                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          365                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     31944500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     31944500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     31944500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     31944500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000419                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000419                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000419                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000419                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 87519.178082                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 87519.178082                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 87519.178082                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 87519.178082                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    300                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst       871632                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total          871632                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          365                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           365                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     32308500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     32308500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst       871997                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total       871997                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000419                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000419                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 88516.438356                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 88516.438356                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          365                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          365                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     31944500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     31944500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000419                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000419                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 87519.178082                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 87519.178082                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  20258502500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse            61.977255                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs               871996                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                364                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            2395.593407                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              122500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst    61.977255                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.968395                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.968395                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024           64                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           50                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1            7                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4            7                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            1744358                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           1744358                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20258502500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.dtb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.dtb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.dtb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  20258502500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.itb.flushTlbMva                      0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.itb.flushTlbMvaAsid                  0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.itb.flushTlbAsid                     0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  20258502500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.l2_shared.flushTlbMva                0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.l2_shared.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.l2_shared.flushTlbAsid               0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.stage2_dtb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.stage2_dtb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.stage2_dtb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  20258502500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  0                       # Number of times complete TLB was flushed (Count)
system.cpu.mmu.stage2_itb.flushTlbMva               0                       # Number of times TLB was flushed by MVA (Count)
system.cpu.mmu.stage2_itb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID (Count)
system.cpu.mmu.stage2_itb.flushTlbAsid              0                       # Number of times TLB was flushed by ASID (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED  20258502500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  20258502500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                  3794559                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    3796499                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    20                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                    133                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                      2                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                       135                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   133                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                     2                       # number of overall hits (Count)
system.l2.overallHits::total                      135                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  231                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data               196710                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  196941                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 231                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data              196710                       # number of overall misses (Count)
system.l2.overallMisses::total                 196941                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        29139000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data     37472580500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        37501719500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       29139000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data    37472580500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       37501719500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst                364                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             196712                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                197076                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               364                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            196712                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               197076                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.634615                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.999990                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.999315                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.634615                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.999990                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.999315                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 126142.857143                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 190496.571095                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    190421.088042                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 126142.857143                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 190496.571095                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   190421.088042                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               192632                       # number of writebacks (Count)
system.l2.writebacks::total                    192632                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              231                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data           196710                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              196941                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             231                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data          196710                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             196941                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     26829000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data  35505480500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    35532309500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     26829000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data  35505480500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   35532309500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.634615                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.999990                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.999315                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.634615                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.999990                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.999315                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 116142.857143                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 180496.571095                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 180421.088042                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 116142.857143                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 180496.571095                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 180421.088042                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         192736                       # number of replacements (Count)
system.l2.ReadCleanReq.hits::cpu.inst             133                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                133                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           231                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              231                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     29139000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     29139000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          364                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            364                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.634615                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.634615                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 126142.857143                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 126142.857143                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          231                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          231                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     26829000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     26829000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.634615                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.634615                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 116142.857143                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 116142.857143                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.misses::cpu.data           196648                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              196648                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data  37463363500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total    37463363500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data         196648                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            196648                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data              1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total                 1                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 190509.761096                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 190509.761096                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data       196648                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total          196648                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data  35496883500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total  35496883500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total             1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 180509.761096                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 180509.761096                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data              2                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total                 2                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data           62                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total              62                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data      9217000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total      9217000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data           64                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total            64                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.968750                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.968750                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 148661.290323                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 148661.290323                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data           62                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total           62                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data      8597000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total      8597000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.968750                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.968750                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 138661.290323                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 138661.290323                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks          296                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total              296                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks          296                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total          296                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       196589                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           196589                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       196589                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       196589                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  20258502500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  4161.841537                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       393986                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     196970                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.000234                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                      112000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks       0.035511                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst        74.009954                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      4087.796072                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.000004                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.009034                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.498999                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.508037                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4234                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   64                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  851                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 3220                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                   99                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.516846                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                     984942                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                    984942                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  20258502500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples   1541056.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      1848.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples   1573680.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000005099750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        96303                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        96303                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             1584678                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState            1449730                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                      196941                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     192632                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   1575528                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                  1541056                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                      14.36                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      48.10                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               1575528                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::9                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6              1541056                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::9                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   98240                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                   98303                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                   98373                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                   98401                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                   98425                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                   98517                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                   99571                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                  100604                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                   98697                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                   98634                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                  98564                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                  98536                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                  98512                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                  98420                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                  97367                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                  96334                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                     10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                     11                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                     18                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                     23                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                     24                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                     27                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                     28                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                     31                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                     63                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                     84                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                    103                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                    108                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                    110                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                    471                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                    561                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                    575                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                   1853                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                   2970                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                   2982                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                   2976                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                   2982                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                   2940                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                   3171                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                   3655                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                  98497                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                 145644                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                 148316                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                 155321                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                 159548                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                 170083                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                 179916                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                 179880                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                  85053                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                  38071                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                  36558                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                  32529                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                  29680                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                  18855                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                   8802                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                   8374                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                   7125                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                   5850                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                   4653                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                   1673                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                    286                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                    254                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                    152                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                    115                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                     30                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        96303                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      16.359698                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     16.003727                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    109.666418                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-2047        96302    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32768-34815            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         96303                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        96303                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.001838                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.001453                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.135368                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            96276     99.97%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                6      0.01%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                1      0.00%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                2      0.00%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21                1      0.00%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22                2      0.00%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23                2      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24                9      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::25                2      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::39                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         96303                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               100833792                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             98627584                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              4977356643.21684170                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              4868453825.74551105                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   20258483000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      52001.76                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst       118272                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data    100715520                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     98625600                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 5838141.294007293880                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 4971518501.922834396362                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 4868355891.557137489319                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst         1848                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data      1573680                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks      1541056                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst    103310000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data 179438426250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 991387297000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     55903.68                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data    114024.72                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks    643316.85                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst       118272                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data    100715520                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      100833792                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       118272                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       118272                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     98627584                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     98627584                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          231                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data       196710                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total          196941                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       192632                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         192632                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        5838141                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     4971518502                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        4977356643                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      5838141                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       5838141                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks   4868453826                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total       4868453826                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks   4868453826                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       5838141                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    4971518502                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       9845810469                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              1575528                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts             1541025                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        98496                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        98416                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        98440                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        98448                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        98600                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        98440                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        98424                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        98464                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        98432                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        98376                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        98432                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        98448                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        98528                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        98488                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        98608                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        98488                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        96344                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        96320                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        96280                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        96352                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        96377                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        96312                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        96312                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        96312                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        96312                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        96280                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        96288                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        96288                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        96320                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        96288                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        96304                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        96336                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat            150000586250                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            7877640000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat       179541736250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                95206.55                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat          113956.55                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             1474542                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits            1423547                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            93.59                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           92.38                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       218451                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   913.034264                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   828.534325                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   253.231212                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         6297      2.88%      2.88% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         4566      2.09%      4.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         4832      2.21%      7.18% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511         5642      2.58%      9.77% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639         8002      3.66%     13.43% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         5006      2.29%     15.72% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         4221      1.93%     17.65% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         8537      3.91%     21.56% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151       171348     78.44%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       218451                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead             100833792                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           98625600                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             4977.356643                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW             4868.355892                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   76.92                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               38.89                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite              38.03                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               92.99                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  20258502500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy       780087840                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy       414603750                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy     5624377920                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy    4022578980                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 1598678640.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   7098785130                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   1801340640                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   21340452900                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower  1053.407225                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   4443435500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    676260000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  15138807000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy       779745120                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy       414417795                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy     5624892000                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy    4021571520                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 1598678640.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   7113417030                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   1789019040                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   21341741145                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower  1053.470815                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   4414589500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    676260000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  15167653000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  20258502500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 293                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        192632                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict                71                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             196648                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            196648                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            293                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       586585                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  586585                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    199461376                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                199461376                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             196941                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   196941    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               196941                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  20258502500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy          6555478500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         6572079750                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         389644                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       192703                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp                428                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       389221                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean          300                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict              130                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            196648                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           196648                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            364                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq            64                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1028                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       590039                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 591067                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       339968                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    201370112                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               201710080                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          192736                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  98627584                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            389812                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000103                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.010129                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  389772     99.99%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                      40      0.01%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              389812                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  20258502500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         1772107500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           3094000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        1672052000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        393991                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       196917                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops              33                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops           33                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu.idleCycles                        34712248                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu.tickCycles                         5804757                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------
