<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4633" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4633{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4633{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4633{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4633{left:70px;bottom:234px;letter-spacing:0.14px;}
#t5_4633{left:151px;bottom:234px;letter-spacing:0.2px;word-spacing:0.01px;}
#t6_4633{left:150px;bottom:208px;letter-spacing:0.21px;}
#t7_4633{left:70px;bottom:183px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#t8_4633{left:70px;bottom:166px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#t9_4633{left:70px;bottom:142px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ta_4633{left:70px;bottom:125px;letter-spacing:-0.14px;word-spacing:-0.75px;}
#tb_4633{left:70px;bottom:108px;letter-spacing:-0.13px;word-spacing:-0.73px;}
#tc_4633{left:190px;bottom:998px;letter-spacing:-0.14px;}
#td_4633{left:529px;bottom:998px;letter-spacing:-0.12px;word-spacing:0.01px;}
#te_4633{left:529px;bottom:976px;letter-spacing:-0.12px;}
#tf_4633{left:529px;bottom:959px;letter-spacing:-0.12px;}
#tg_4633{left:529px;bottom:943px;letter-spacing:-0.11px;}
#th_4633{left:529px;bottom:926px;letter-spacing:-0.14px;}
#ti_4633{left:529px;bottom:904px;letter-spacing:-0.11px;}
#tj_4633{left:529px;bottom:883px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tk_4633{left:529px;bottom:866px;letter-spacing:-0.11px;}
#tl_4633{left:529px;bottom:845px;letter-spacing:-0.11px;}
#tm_4633{left:190px;bottom:820px;letter-spacing:-0.14px;}
#tn_4633{left:529px;bottom:820px;letter-spacing:-0.14px;}
#to_4633{left:82px;bottom:796px;letter-spacing:-0.17px;}
#tp_4633{left:139px;bottom:796px;letter-spacing:-0.17px;}
#tq_4633{left:190px;bottom:796px;letter-spacing:-0.14px;}
#tr_4633{left:436px;bottom:796px;letter-spacing:-0.13px;}
#ts_4633{left:529px;bottom:796px;letter-spacing:-0.12px;}
#tt_4633{left:190px;bottom:771px;letter-spacing:-0.14px;}
#tu_4633{left:529px;bottom:771px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tv_4633{left:529px;bottom:750px;letter-spacing:-0.12px;}
#tw_4633{left:529px;bottom:733px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tx_4633{left:190px;bottom:709px;letter-spacing:-0.17px;}
#ty_4633{left:530px;bottom:709px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tz_4633{left:529px;bottom:687px;letter-spacing:-0.12px;}
#t10_4633{left:190px;bottom:663px;letter-spacing:-0.2px;}
#t11_4633{left:529px;bottom:663px;letter-spacing:-0.14px;}
#t12_4633{left:190px;bottom:639px;letter-spacing:-0.15px;}
#t13_4633{left:529px;bottom:639px;letter-spacing:-0.13px;}
#t14_4633{left:529px;bottom:617px;letter-spacing:-0.11px;}
#t15_4633{left:529px;bottom:600px;letter-spacing:-0.13px;}
#t16_4633{left:529px;bottom:584px;letter-spacing:-0.12px;}
#t17_4633{left:529px;bottom:562px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t18_4633{left:529px;bottom:541px;letter-spacing:-0.11px;}
#t19_4633{left:529px;bottom:519px;letter-spacing:-0.12px;}
#t1a_4633{left:529px;bottom:498px;letter-spacing:-0.12px;}
#t1b_4633{left:529px;bottom:477px;letter-spacing:-0.12px;}
#t1c_4633{left:529px;bottom:455px;letter-spacing:-0.12px;}
#t1d_4633{left:529px;bottom:434px;letter-spacing:-0.12px;}
#t1e_4633{left:529px;bottom:412px;letter-spacing:-0.12px;}
#t1f_4633{left:529px;bottom:391px;letter-spacing:-0.12px;}
#t1g_4633{left:529px;bottom:370px;letter-spacing:-0.12px;}
#t1h_4633{left:529px;bottom:348px;letter-spacing:-0.12px;}
#t1i_4633{left:529px;bottom:327px;letter-spacing:-0.12px;}
#t1j_4633{left:190px;bottom:302px;letter-spacing:-0.14px;}
#t1k_4633{left:529px;bottom:302px;letter-spacing:-0.14px;}
#t1l_4633{left:156px;bottom:1086px;letter-spacing:0.11px;word-spacing:-0.06px;}
#t1m_4633{left:246px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t1n_4633{left:101px;bottom:1063px;letter-spacing:-0.12px;}
#t1o_4633{left:102px;bottom:1046px;letter-spacing:-0.14px;}
#t1p_4633{left:226px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t1q_4633{left:458px;bottom:1046px;letter-spacing:-0.13px;}
#t1r_4633{left:643px;bottom:1046px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t1s_4633{left:88px;bottom:1022px;letter-spacing:-0.17px;}
#t1t_4633{left:144px;bottom:1022px;letter-spacing:-0.16px;}

.s1_4633{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4633{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4633{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_4633{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_4633{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s6_4633{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_4633{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4633" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4633Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4633" style="-webkit-user-select: none;"><object width="935" height="1210" data="4633/4633.svg" type="image/svg+xml" id="pdf4633" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4633" class="t s1_4633">Vol. 4 </span><span id="t2_4633" class="t s1_4633">2-111 </span>
<span id="t3_4633" class="t s2_4633">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4633" class="t s3_4633">2.5 </span><span id="t5_4633" class="t s3_4633">MSRS IN INTEL ATOM® PROCESSORS BASED ON GOLDMONT </span>
<span id="t6_4633" class="t s3_4633">MICROARCHITECTURE </span>
<span id="t7_4633" class="t s4_4633">Intel Atom processors based on the Goldmont microarchitecture support MSRs listed in Table 2-6 and Table 2-12. </span>
<span id="t8_4633" class="t s4_4633">These processors have a CPUID Signature DisplayFamily_DisplayModel value of 06_5CH; see Table 2-1. </span>
<span id="t9_4633" class="t s4_4633">In the Goldmont microarchitecture, the scope column indicates the following: “Core” means each processor core </span>
<span id="ta_4633" class="t s4_4633">has a separate MSR, or a bit field not shared with another processor core. “Module” means the MSR or the bit field </span>
<span id="tb_4633" class="t s4_4633">is shared by a subset of the processor cores in the physical package. The number of processor cores in this subset </span>
<span id="tc_4633" class="t s5_4633">18:16 </span><span id="td_4633" class="t s5_4633">C-state Range (R/W) </span>
<span id="te_4633" class="t s5_4633">Specifies the encoding value of the maximum C-State </span>
<span id="tf_4633" class="t s5_4633">code name to be included when IO read to MWAIT </span>
<span id="tg_4633" class="t s5_4633">redirection is enabled by </span>
<span id="th_4633" class="t s5_4633">MSR_PKG_CST_CONFIG_CONTROL[bit10]: </span>
<span id="ti_4633" class="t s5_4633">000b - C3 is the max C-State to include. </span>
<span id="tj_4633" class="t s5_4633">001b - Deep Power Down Technology is the max C- </span>
<span id="tk_4633" class="t s5_4633">State. </span>
<span id="tl_4633" class="t s5_4633">010b - C7 is the max C-State to include. </span>
<span id="tm_4633" class="t s5_4633">63:19 </span><span id="tn_4633" class="t s5_4633">Reserved </span>
<span id="to_4633" class="t s5_4633">638H </span><span id="tp_4633" class="t s5_4633">1592 </span><span id="tq_4633" class="t s5_4633">MSR_PP0_POWER_LIMIT </span><span id="tr_4633" class="t s5_4633">Package </span><span id="ts_4633" class="t s5_4633">PP0 RAPL Power Limit Control (R/W) </span>
<span id="tt_4633" class="t s5_4633">14:0 </span><span id="tu_4633" class="t s5_4633">PP0 Power Limit #1 (R/W) </span>
<span id="tv_4633" class="t s5_4633">See Section 15.10.4, “PP0/PP1 RAPL Domains,” and </span>
<span id="tw_4633" class="t s5_4633">MSR_RAPL_POWER_UNIT in Table 2-8. </span>
<span id="tx_4633" class="t s5_4633">15 </span><span id="ty_4633" class="t s5_4633">Enable Power Limit #1 (R/W) </span>
<span id="tz_4633" class="t s5_4633">See Section 15.10.4, “PP0/PP1 RAPL Domains.” </span>
<span id="t10_4633" class="t s5_4633">16 </span><span id="t11_4633" class="t s5_4633">Reserved </span>
<span id="t12_4633" class="t s5_4633">23:17 </span><span id="t13_4633" class="t s5_4633">Time Window for Power Limit #1 (R/W) </span>
<span id="t14_4633" class="t s5_4633">Specifies the time duration over which the average </span>
<span id="t15_4633" class="t s5_4633">power must remain below PP0_POWER_LIMIT </span>
<span id="t16_4633" class="t s5_4633">#1(14:0). Supported Encodings: </span>
<span id="t17_4633" class="t s5_4633">0x0: 1 second time duration. </span>
<span id="t18_4633" class="t s5_4633">0x1: 5 second time duration (Default). </span>
<span id="t19_4633" class="t s5_4633">0x2: 10 second time duration. </span>
<span id="t1a_4633" class="t s5_4633">0x3: 15 second time duration. </span>
<span id="t1b_4633" class="t s5_4633">0x4: 20 second time duration. </span>
<span id="t1c_4633" class="t s5_4633">0x5: 25 second time duration. </span>
<span id="t1d_4633" class="t s5_4633">0x6: 30 second time duration. </span>
<span id="t1e_4633" class="t s5_4633">0x7: 35 second time duration. </span>
<span id="t1f_4633" class="t s5_4633">0x8: 40 second time duration. </span>
<span id="t1g_4633" class="t s5_4633">0x9: 45 second time duration. </span>
<span id="t1h_4633" class="t s5_4633">0xA: 50 second time duration. </span>
<span id="t1i_4633" class="t s5_4633">0xB-0x7F - reserved. </span>
<span id="t1j_4633" class="t s5_4633">63:24 </span><span id="t1k_4633" class="t s5_4633">Reserved </span>
<span id="t1l_4633" class="t s6_4633">Table 2-11. </span><span id="t1m_4633" class="t s6_4633">MSRs in Intel Atom® Processors Based on Airmont Microarchitecture (Contd.) </span>
<span id="t1n_4633" class="t s7_4633">Register </span>
<span id="t1o_4633" class="t s7_4633">Address </span><span id="t1p_4633" class="t s7_4633">Register Name / Bit Fields </span><span id="t1q_4633" class="t s7_4633">Scope </span><span id="t1r_4633" class="t s7_4633">Bit Description </span>
<span id="t1s_4633" class="t s7_4633">Hex </span><span id="t1t_4633" class="t s7_4633">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
