# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Nano Processor.srcs/sources_1/new/Reg.vhd" \
"../../../../Nano Processor.srcs/sim_1/new/Sim_Reg.vhd" \

# Do not sort compile order
nosort
