// Seed: 2895589698
module module_0 (
    input supply1 id_0,
    output wand id_1,
    input tri0 id_2,
    input tri id_3,
    input wire id_4,
    output wor id_5
);
  assign id_1 = id_2;
  always id_1 = id_4;
endmodule
module module_1 (
    input uwire id_0,
    input supply1 id_1,
    output tri id_2,
    input wand id_3,
    input tri0 id_4,
    output logic id_5,
    input logic id_6,
    input tri0 id_7,
    output logic id_8,
    input supply1 id_9,
    output tri id_10,
    input supply0 id_11,
    input uwire id_12,
    input supply0 id_13,
    input logic id_14,
    input wor id_15,
    output wand id_16,
    input supply1 id_17,
    inout supply0 id_18,
    output wor id_19,
    output tri0 id_20
);
  initial begin
    id_5 <= #(id_1) (1'b0);
    if (1 - 1'h0) id_5 <= id_14;
    else id_8 <= id_6;
  end
  module_0(
      id_0, id_19, id_7, id_9, id_3, id_18
  );
endmodule
