ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 1


   1              		.arch armv8.1-m.main
   2              		.fpu fpv5-d16
   3              		.arch_extension dsp
   4              		.arch_extension fp
   5              		.arch_extension fp.dp
   6              		.arch_extension mve
   7              		.arch_extension mve.fp
   8              		.eabi_attribute 5, "cortex-m55"
   9              		.eabi_attribute 28, 1
  10              		.eabi_attribute 20, 1
  11              		.eabi_attribute 21, 1
  12              		.eabi_attribute 23, 3
  13              		.eabi_attribute 24, 1
  14              		.eabi_attribute 25, 1
  15              		.eabi_attribute 26, 1
  16              		.eabi_attribute 30, 1
  17              		.eabi_attribute 34, 1
  18              		.eabi_attribute 38, 1
  19              		.eabi_attribute 18, 4
  20              		.file	"stm32n6xx_hal_cortex.c"
  21              		.text
  22              	.Ltext0:
  23              		.cfi_sections	.debug_frame
  24              		.file 1 "../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c"
  25              		.section	.text.__NVIC_EnableIRQ,"ax",%progbits
  26              		.align	1
  27              		.syntax unified
  28              		.thumb
  29              		.thumb_func
  31              	__NVIC_EnableIRQ:
  32              	.LVL0:
  33              	.LFB178:
  34              		.file 2 "../../Drivers/CMSIS/Include/core_cm55.h"
   1:../../Drivers/CMSIS/Include/core_cm55.h **** /*
   2:../../Drivers/CMSIS/Include/core_cm55.h ****  * Copyright (c) 2018-2024 Arm Limited. All rights reserved.
   3:../../Drivers/CMSIS/Include/core_cm55.h ****  *
   4:../../Drivers/CMSIS/Include/core_cm55.h ****  * SPDX-License-Identifier: Apache-2.0
   5:../../Drivers/CMSIS/Include/core_cm55.h ****  *
   6:../../Drivers/CMSIS/Include/core_cm55.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
   7:../../Drivers/CMSIS/Include/core_cm55.h ****  * not use this file except in compliance with the License.
   8:../../Drivers/CMSIS/Include/core_cm55.h ****  * You may obtain a copy of the License at
   9:../../Drivers/CMSIS/Include/core_cm55.h ****  *
  10:../../Drivers/CMSIS/Include/core_cm55.h ****  * www.apache.org/licenses/LICENSE-2.0
  11:../../Drivers/CMSIS/Include/core_cm55.h ****  *
  12:../../Drivers/CMSIS/Include/core_cm55.h ****  * Unless required by applicable law or agreed to in writing, software
  13:../../Drivers/CMSIS/Include/core_cm55.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  14:../../Drivers/CMSIS/Include/core_cm55.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  15:../../Drivers/CMSIS/Include/core_cm55.h ****  * See the License for the specific language governing permissions and
  16:../../Drivers/CMSIS/Include/core_cm55.h ****  * limitations under the License.
  17:../../Drivers/CMSIS/Include/core_cm55.h ****  */
  18:../../Drivers/CMSIS/Include/core_cm55.h **** 
  19:../../Drivers/CMSIS/Include/core_cm55.h **** /*
  20:../../Drivers/CMSIS/Include/core_cm55.h ****  * CMSIS Cortex-M55 Core Peripheral Access Layer Header File
  21:../../Drivers/CMSIS/Include/core_cm55.h ****  */
  22:../../Drivers/CMSIS/Include/core_cm55.h **** 
  23:../../Drivers/CMSIS/Include/core_cm55.h **** #if   defined ( __ICCARM__ )
  24:../../Drivers/CMSIS/Include/core_cm55.h ****   #pragma system_include                        /* treat file as system include file for MISRA chec
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 2


  25:../../Drivers/CMSIS/Include/core_cm55.h **** #elif defined (__clang__)
  26:../../Drivers/CMSIS/Include/core_cm55.h ****   #pragma clang system_header                   /* treat file as system include file */
  27:../../Drivers/CMSIS/Include/core_cm55.h **** #elif defined ( __GNUC__ )
  28:../../Drivers/CMSIS/Include/core_cm55.h ****   #pragma GCC diagnostic ignored "-Wpedantic"   /* disable pedantic warning due to unnamed structs/
  29:../../Drivers/CMSIS/Include/core_cm55.h **** #endif
  30:../../Drivers/CMSIS/Include/core_cm55.h **** 
  31:../../Drivers/CMSIS/Include/core_cm55.h **** #ifndef __CORE_CM55_H_GENERIC
  32:../../Drivers/CMSIS/Include/core_cm55.h **** #define __CORE_CM55_H_GENERIC
  33:../../Drivers/CMSIS/Include/core_cm55.h **** 
  34:../../Drivers/CMSIS/Include/core_cm55.h **** #include <stdint.h>
  35:../../Drivers/CMSIS/Include/core_cm55.h **** 
  36:../../Drivers/CMSIS/Include/core_cm55.h **** #ifdef __cplusplus
  37:../../Drivers/CMSIS/Include/core_cm55.h ****  extern "C" {
  38:../../Drivers/CMSIS/Include/core_cm55.h **** #endif
  39:../../Drivers/CMSIS/Include/core_cm55.h **** 
  40:../../Drivers/CMSIS/Include/core_cm55.h **** /**
  41:../../Drivers/CMSIS/Include/core_cm55.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:../../Drivers/CMSIS/Include/core_cm55.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:../../Drivers/CMSIS/Include/core_cm55.h **** 
  44:../../Drivers/CMSIS/Include/core_cm55.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:../../Drivers/CMSIS/Include/core_cm55.h ****      Function definitions in header files are used to allow 'inlining'.
  46:../../Drivers/CMSIS/Include/core_cm55.h **** 
  47:../../Drivers/CMSIS/Include/core_cm55.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:../../Drivers/CMSIS/Include/core_cm55.h ****      Unions are used for effective representation of core registers.
  49:../../Drivers/CMSIS/Include/core_cm55.h **** 
  50:../../Drivers/CMSIS/Include/core_cm55.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:../../Drivers/CMSIS/Include/core_cm55.h ****      Function-like macros are used to allow more efficient code.
  52:../../Drivers/CMSIS/Include/core_cm55.h ****  */
  53:../../Drivers/CMSIS/Include/core_cm55.h **** 
  54:../../Drivers/CMSIS/Include/core_cm55.h **** 
  55:../../Drivers/CMSIS/Include/core_cm55.h **** /*******************************************************************************
  56:../../Drivers/CMSIS/Include/core_cm55.h ****  *                 CMSIS definitions
  57:../../Drivers/CMSIS/Include/core_cm55.h ****  ******************************************************************************/
  58:../../Drivers/CMSIS/Include/core_cm55.h **** /**
  59:../../Drivers/CMSIS/Include/core_cm55.h ****   \ingroup Cortex_M55
  60:../../Drivers/CMSIS/Include/core_cm55.h ****   @{
  61:../../Drivers/CMSIS/Include/core_cm55.h ****  */
  62:../../Drivers/CMSIS/Include/core_cm55.h **** 
  63:../../Drivers/CMSIS/Include/core_cm55.h **** #include "cmsis_version.h"
  64:../../Drivers/CMSIS/Include/core_cm55.h **** 
  65:../../Drivers/CMSIS/Include/core_cm55.h **** /* CMSIS CM55 definitions */
  66:../../Drivers/CMSIS/Include/core_cm55.h **** 
  67:../../Drivers/CMSIS/Include/core_cm55.h **** #define __CORTEX_M                (55U)                               /*!< Cortex-M Core */
  68:../../Drivers/CMSIS/Include/core_cm55.h **** 
  69:../../Drivers/CMSIS/Include/core_cm55.h **** #if defined ( __CC_ARM )
  70:../../Drivers/CMSIS/Include/core_cm55.h ****   #error Legacy Arm Compiler does not support Armv8.1-M target architecture.
  71:../../Drivers/CMSIS/Include/core_cm55.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  72:../../Drivers/CMSIS/Include/core_cm55.h ****   #if defined (__ARM_FP)
  73:../../Drivers/CMSIS/Include/core_cm55.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  74:../../Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       1U
  75:../../Drivers/CMSIS/Include/core_cm55.h ****     #else
  76:../../Drivers/CMSIS/Include/core_cm55.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  77:../../Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       0U
  78:../../Drivers/CMSIS/Include/core_cm55.h ****     #endif
  79:../../Drivers/CMSIS/Include/core_cm55.h ****   #else
  80:../../Drivers/CMSIS/Include/core_cm55.h ****     #define __FPU_USED         0U
  81:../../Drivers/CMSIS/Include/core_cm55.h ****   #endif
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 3


  82:../../Drivers/CMSIS/Include/core_cm55.h **** 
  83:../../Drivers/CMSIS/Include/core_cm55.h ****   #if defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1U)
  84:../../Drivers/CMSIS/Include/core_cm55.h ****     #if defined (__DSP_PRESENT) && (__DSP_PRESENT == 1U)
  85:../../Drivers/CMSIS/Include/core_cm55.h ****       #define __DSP_USED       1U
  86:../../Drivers/CMSIS/Include/core_cm55.h ****     #else
  87:../../Drivers/CMSIS/Include/core_cm55.h ****       #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (chec
  88:../../Drivers/CMSIS/Include/core_cm55.h ****       #define __DSP_USED       0U
  89:../../Drivers/CMSIS/Include/core_cm55.h ****     #endif
  90:../../Drivers/CMSIS/Include/core_cm55.h ****   #else
  91:../../Drivers/CMSIS/Include/core_cm55.h ****     #define __DSP_USED         0U
  92:../../Drivers/CMSIS/Include/core_cm55.h ****   #endif
  93:../../Drivers/CMSIS/Include/core_cm55.h **** 
  94:../../Drivers/CMSIS/Include/core_cm55.h **** #elif defined (__ti__)
  95:../../Drivers/CMSIS/Include/core_cm55.h ****   #if defined (__ARM_FP)
  96:../../Drivers/CMSIS/Include/core_cm55.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  97:../../Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       1U
  98:../../Drivers/CMSIS/Include/core_cm55.h ****     #else
  99:../../Drivers/CMSIS/Include/core_cm55.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 100:../../Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       0U
 101:../../Drivers/CMSIS/Include/core_cm55.h ****     #endif
 102:../../Drivers/CMSIS/Include/core_cm55.h ****   #else
 103:../../Drivers/CMSIS/Include/core_cm55.h ****     #define __FPU_USED         0U
 104:../../Drivers/CMSIS/Include/core_cm55.h ****   #endif
 105:../../Drivers/CMSIS/Include/core_cm55.h **** 
 106:../../Drivers/CMSIS/Include/core_cm55.h ****   #if defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1U)
 107:../../Drivers/CMSIS/Include/core_cm55.h ****     #if defined (__DSP_PRESENT) && (__DSP_PRESENT == 1U)
 108:../../Drivers/CMSIS/Include/core_cm55.h ****       #define __DSP_USED       1U
 109:../../Drivers/CMSIS/Include/core_cm55.h ****     #else
 110:../../Drivers/CMSIS/Include/core_cm55.h ****       #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (chec
 111:../../Drivers/CMSIS/Include/core_cm55.h ****       #define __DSP_USED       0U
 112:../../Drivers/CMSIS/Include/core_cm55.h ****     #endif
 113:../../Drivers/CMSIS/Include/core_cm55.h ****   #else
 114:../../Drivers/CMSIS/Include/core_cm55.h ****     #define __DSP_USED         0U
 115:../../Drivers/CMSIS/Include/core_cm55.h ****   #endif
 116:../../Drivers/CMSIS/Include/core_cm55.h **** 
 117:../../Drivers/CMSIS/Include/core_cm55.h **** #elif defined ( __GNUC__ )
 118:../../Drivers/CMSIS/Include/core_cm55.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 119:../../Drivers/CMSIS/Include/core_cm55.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 120:../../Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       1U
 121:../../Drivers/CMSIS/Include/core_cm55.h ****     #else
 122:../../Drivers/CMSIS/Include/core_cm55.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 123:../../Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       0U
 124:../../Drivers/CMSIS/Include/core_cm55.h ****     #endif
 125:../../Drivers/CMSIS/Include/core_cm55.h ****   #else
 126:../../Drivers/CMSIS/Include/core_cm55.h ****     #define __FPU_USED         0U
 127:../../Drivers/CMSIS/Include/core_cm55.h ****   #endif
 128:../../Drivers/CMSIS/Include/core_cm55.h **** 
 129:../../Drivers/CMSIS/Include/core_cm55.h ****   #if defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1U)
 130:../../Drivers/CMSIS/Include/core_cm55.h ****     #if defined (__DSP_PRESENT) && (__DSP_PRESENT == 1U)
 131:../../Drivers/CMSIS/Include/core_cm55.h ****       #define __DSP_USED       1U
 132:../../Drivers/CMSIS/Include/core_cm55.h ****     #else
 133:../../Drivers/CMSIS/Include/core_cm55.h ****       #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (chec
 134:../../Drivers/CMSIS/Include/core_cm55.h ****       #define __DSP_USED         0U
 135:../../Drivers/CMSIS/Include/core_cm55.h ****     #endif
 136:../../Drivers/CMSIS/Include/core_cm55.h ****   #else
 137:../../Drivers/CMSIS/Include/core_cm55.h ****     #define __DSP_USED         0U
 138:../../Drivers/CMSIS/Include/core_cm55.h ****   #endif
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 4


 139:../../Drivers/CMSIS/Include/core_cm55.h **** 
 140:../../Drivers/CMSIS/Include/core_cm55.h **** #elif defined ( __ICCARM__ )
 141:../../Drivers/CMSIS/Include/core_cm55.h ****   #if defined (__ARMVFP__)
 142:../../Drivers/CMSIS/Include/core_cm55.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 143:../../Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       1U
 144:../../Drivers/CMSIS/Include/core_cm55.h ****     #else
 145:../../Drivers/CMSIS/Include/core_cm55.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 146:../../Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       0U
 147:../../Drivers/CMSIS/Include/core_cm55.h ****     #endif
 148:../../Drivers/CMSIS/Include/core_cm55.h ****   #else
 149:../../Drivers/CMSIS/Include/core_cm55.h ****     #define __FPU_USED         0U
 150:../../Drivers/CMSIS/Include/core_cm55.h ****   #endif
 151:../../Drivers/CMSIS/Include/core_cm55.h **** 
 152:../../Drivers/CMSIS/Include/core_cm55.h ****   #if defined (__ARM_FEATURE_DSP) && (__ARM_FEATURE_DSP == 1U)
 153:../../Drivers/CMSIS/Include/core_cm55.h ****     #if defined (__DSP_PRESENT) && (__DSP_PRESENT == 1U)
 154:../../Drivers/CMSIS/Include/core_cm55.h ****       #define __DSP_USED       1U
 155:../../Drivers/CMSIS/Include/core_cm55.h ****     #else
 156:../../Drivers/CMSIS/Include/core_cm55.h ****       #error "Compiler generates DSP (SIMD) instructions for a devices without DSP extensions (chec
 157:../../Drivers/CMSIS/Include/core_cm55.h ****       #define __DSP_USED         0U
 158:../../Drivers/CMSIS/Include/core_cm55.h ****     #endif
 159:../../Drivers/CMSIS/Include/core_cm55.h ****   #else
 160:../../Drivers/CMSIS/Include/core_cm55.h ****     #define __DSP_USED         0U
 161:../../Drivers/CMSIS/Include/core_cm55.h ****   #endif
 162:../../Drivers/CMSIS/Include/core_cm55.h **** 
 163:../../Drivers/CMSIS/Include/core_cm55.h **** #elif defined ( __TI_ARM__ )
 164:../../Drivers/CMSIS/Include/core_cm55.h ****   #if defined (__TI_VFP_SUPPORT__)
 165:../../Drivers/CMSIS/Include/core_cm55.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 166:../../Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       1U
 167:../../Drivers/CMSIS/Include/core_cm55.h ****     #else
 168:../../Drivers/CMSIS/Include/core_cm55.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 169:../../Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       0U
 170:../../Drivers/CMSIS/Include/core_cm55.h ****     #endif
 171:../../Drivers/CMSIS/Include/core_cm55.h ****   #else
 172:../../Drivers/CMSIS/Include/core_cm55.h ****     #define __FPU_USED         0U
 173:../../Drivers/CMSIS/Include/core_cm55.h ****   #endif
 174:../../Drivers/CMSIS/Include/core_cm55.h **** 
 175:../../Drivers/CMSIS/Include/core_cm55.h **** #elif defined ( __TASKING__ )
 176:../../Drivers/CMSIS/Include/core_cm55.h ****   #if defined (__FPU_VFP__)
 177:../../Drivers/CMSIS/Include/core_cm55.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 178:../../Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       1U
 179:../../Drivers/CMSIS/Include/core_cm55.h ****     #else
 180:../../Drivers/CMSIS/Include/core_cm55.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 181:../../Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       0U
 182:../../Drivers/CMSIS/Include/core_cm55.h ****     #endif
 183:../../Drivers/CMSIS/Include/core_cm55.h ****   #else
 184:../../Drivers/CMSIS/Include/core_cm55.h ****     #define __FPU_USED         0U
 185:../../Drivers/CMSIS/Include/core_cm55.h ****   #endif
 186:../../Drivers/CMSIS/Include/core_cm55.h **** 
 187:../../Drivers/CMSIS/Include/core_cm55.h **** #elif defined ( __CSMC__ )
 188:../../Drivers/CMSIS/Include/core_cm55.h ****   #if ( __CSMC__ & 0x400U)
 189:../../Drivers/CMSIS/Include/core_cm55.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 190:../../Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       1U
 191:../../Drivers/CMSIS/Include/core_cm55.h ****     #else
 192:../../Drivers/CMSIS/Include/core_cm55.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 193:../../Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_USED       0U
 194:../../Drivers/CMSIS/Include/core_cm55.h ****     #endif
 195:../../Drivers/CMSIS/Include/core_cm55.h ****   #else
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 5


 196:../../Drivers/CMSIS/Include/core_cm55.h ****     #define __FPU_USED         0U
 197:../../Drivers/CMSIS/Include/core_cm55.h ****   #endif
 198:../../Drivers/CMSIS/Include/core_cm55.h **** 
 199:../../Drivers/CMSIS/Include/core_cm55.h **** #endif
 200:../../Drivers/CMSIS/Include/core_cm55.h **** 
 201:../../Drivers/CMSIS/Include/core_cm55.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 202:../../Drivers/CMSIS/Include/core_cm55.h **** 
 203:../../Drivers/CMSIS/Include/core_cm55.h **** 
 204:../../Drivers/CMSIS/Include/core_cm55.h **** #ifdef __cplusplus
 205:../../Drivers/CMSIS/Include/core_cm55.h **** }
 206:../../Drivers/CMSIS/Include/core_cm55.h **** #endif
 207:../../Drivers/CMSIS/Include/core_cm55.h **** 
 208:../../Drivers/CMSIS/Include/core_cm55.h **** #endif /* __CORE_CM55_H_GENERIC */
 209:../../Drivers/CMSIS/Include/core_cm55.h **** 
 210:../../Drivers/CMSIS/Include/core_cm55.h **** #ifndef __CMSIS_GENERIC
 211:../../Drivers/CMSIS/Include/core_cm55.h **** 
 212:../../Drivers/CMSIS/Include/core_cm55.h **** #ifndef __CORE_CM55_H_DEPENDANT
 213:../../Drivers/CMSIS/Include/core_cm55.h **** #define __CORE_CM55_H_DEPENDANT
 214:../../Drivers/CMSIS/Include/core_cm55.h **** 
 215:../../Drivers/CMSIS/Include/core_cm55.h **** #ifdef __cplusplus
 216:../../Drivers/CMSIS/Include/core_cm55.h ****  extern "C" {
 217:../../Drivers/CMSIS/Include/core_cm55.h **** #endif
 218:../../Drivers/CMSIS/Include/core_cm55.h **** 
 219:../../Drivers/CMSIS/Include/core_cm55.h **** /* check device defines and use defaults */
 220:../../Drivers/CMSIS/Include/core_cm55.h **** #if defined __CHECK_DEVICE_DEFINES
 221:../../Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __CM55_REV
 222:../../Drivers/CMSIS/Include/core_cm55.h ****     #define __CM55_REV               0x0000U
 223:../../Drivers/CMSIS/Include/core_cm55.h ****     #warning "__CM55_REV not defined in device header file; using default!"
 224:../../Drivers/CMSIS/Include/core_cm55.h ****   #endif
 225:../../Drivers/CMSIS/Include/core_cm55.h **** 
 226:../../Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __FPU_PRESENT
 227:../../Drivers/CMSIS/Include/core_cm55.h ****     #define __FPU_PRESENT             0U
 228:../../Drivers/CMSIS/Include/core_cm55.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 229:../../Drivers/CMSIS/Include/core_cm55.h ****   #endif
 230:../../Drivers/CMSIS/Include/core_cm55.h **** 
 231:../../Drivers/CMSIS/Include/core_cm55.h ****   #if __FPU_PRESENT != 0U
 232:../../Drivers/CMSIS/Include/core_cm55.h ****     #ifndef __FPU_DP
 233:../../Drivers/CMSIS/Include/core_cm55.h ****       #define __FPU_DP             0U
 234:../../Drivers/CMSIS/Include/core_cm55.h ****       #warning "__FPU_DP not defined in device header file; using default!"
 235:../../Drivers/CMSIS/Include/core_cm55.h ****     #endif
 236:../../Drivers/CMSIS/Include/core_cm55.h ****   #endif
 237:../../Drivers/CMSIS/Include/core_cm55.h **** 
 238:../../Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __MPU_PRESENT
 239:../../Drivers/CMSIS/Include/core_cm55.h ****     #define __MPU_PRESENT             0U
 240:../../Drivers/CMSIS/Include/core_cm55.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 241:../../Drivers/CMSIS/Include/core_cm55.h ****   #endif
 242:../../Drivers/CMSIS/Include/core_cm55.h **** 
 243:../../Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __ICACHE_PRESENT
 244:../../Drivers/CMSIS/Include/core_cm55.h ****     #define __ICACHE_PRESENT          0U
 245:../../Drivers/CMSIS/Include/core_cm55.h ****     #warning "__ICACHE_PRESENT not defined in device header file; using default!"
 246:../../Drivers/CMSIS/Include/core_cm55.h ****   #endif
 247:../../Drivers/CMSIS/Include/core_cm55.h **** 
 248:../../Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __DCACHE_PRESENT
 249:../../Drivers/CMSIS/Include/core_cm55.h ****     #define __DCACHE_PRESENT          0U
 250:../../Drivers/CMSIS/Include/core_cm55.h ****     #warning "__DCACHE_PRESENT not defined in device header file; using default!"
 251:../../Drivers/CMSIS/Include/core_cm55.h ****   #endif
 252:../../Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 6


 253:../../Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __VTOR_PRESENT
 254:../../Drivers/CMSIS/Include/core_cm55.h ****     #define __VTOR_PRESENT             1U
 255:../../Drivers/CMSIS/Include/core_cm55.h ****     #warning "__VTOR_PRESENT not defined in device header file; using default!"
 256:../../Drivers/CMSIS/Include/core_cm55.h ****   #endif
 257:../../Drivers/CMSIS/Include/core_cm55.h **** 
 258:../../Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __PMU_PRESENT
 259:../../Drivers/CMSIS/Include/core_cm55.h ****     #define __PMU_PRESENT             0U
 260:../../Drivers/CMSIS/Include/core_cm55.h ****     #warning "__PMU_PRESENT not defined in device header file; using default!"
 261:../../Drivers/CMSIS/Include/core_cm55.h ****   #endif
 262:../../Drivers/CMSIS/Include/core_cm55.h **** 
 263:../../Drivers/CMSIS/Include/core_cm55.h ****   #if __PMU_PRESENT != 0U
 264:../../Drivers/CMSIS/Include/core_cm55.h ****     #ifndef __PMU_NUM_EVENTCNT
 265:../../Drivers/CMSIS/Include/core_cm55.h ****       #define __PMU_NUM_EVENTCNT      8U
 266:../../Drivers/CMSIS/Include/core_cm55.h ****       #warning "__PMU_NUM_EVENTCNT not defined in device header file; using default!"
 267:../../Drivers/CMSIS/Include/core_cm55.h ****     #elif (__PMU_NUM_EVENTCNT > 8 || __PMU_NUM_EVENTCNT < 2)
 268:../../Drivers/CMSIS/Include/core_cm55.h ****     #error "__PMU_NUM_EVENTCNT is out of range in device header file!" */
 269:../../Drivers/CMSIS/Include/core_cm55.h ****     #endif
 270:../../Drivers/CMSIS/Include/core_cm55.h ****   #endif
 271:../../Drivers/CMSIS/Include/core_cm55.h **** 
 272:../../Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __SAUREGION_PRESENT
 273:../../Drivers/CMSIS/Include/core_cm55.h ****     #define __SAUREGION_PRESENT       0U
 274:../../Drivers/CMSIS/Include/core_cm55.h ****     #warning "__SAUREGION_PRESENT not defined in device header file; using default!"
 275:../../Drivers/CMSIS/Include/core_cm55.h ****   #endif
 276:../../Drivers/CMSIS/Include/core_cm55.h **** 
 277:../../Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __DSP_PRESENT
 278:../../Drivers/CMSIS/Include/core_cm55.h ****     #define __DSP_PRESENT             0U
 279:../../Drivers/CMSIS/Include/core_cm55.h ****     #warning "__DSP_PRESENT not defined in device header file; using default!"
 280:../../Drivers/CMSIS/Include/core_cm55.h ****   #endif
 281:../../Drivers/CMSIS/Include/core_cm55.h **** 
 282:../../Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __NVIC_PRIO_BITS
 283:../../Drivers/CMSIS/Include/core_cm55.h ****     #define __NVIC_PRIO_BITS          3U
 284:../../Drivers/CMSIS/Include/core_cm55.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 285:../../Drivers/CMSIS/Include/core_cm55.h ****   #endif
 286:../../Drivers/CMSIS/Include/core_cm55.h **** 
 287:../../Drivers/CMSIS/Include/core_cm55.h ****   #ifndef __Vendor_SysTickConfig
 288:../../Drivers/CMSIS/Include/core_cm55.h ****     #define __Vendor_SysTickConfig    0U
 289:../../Drivers/CMSIS/Include/core_cm55.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 290:../../Drivers/CMSIS/Include/core_cm55.h ****   #endif
 291:../../Drivers/CMSIS/Include/core_cm55.h **** #endif
 292:../../Drivers/CMSIS/Include/core_cm55.h **** 
 293:../../Drivers/CMSIS/Include/core_cm55.h **** /* IO definitions (access restrictions to peripheral registers) */
 294:../../Drivers/CMSIS/Include/core_cm55.h **** /**
 295:../../Drivers/CMSIS/Include/core_cm55.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 296:../../Drivers/CMSIS/Include/core_cm55.h **** 
 297:../../Drivers/CMSIS/Include/core_cm55.h ****     <strong>IO Type Qualifiers</strong> are used
 298:../../Drivers/CMSIS/Include/core_cm55.h ****     \li to specify the access to peripheral variables.
 299:../../Drivers/CMSIS/Include/core_cm55.h ****     \li for automatic generation of peripheral register debug information.
 300:../../Drivers/CMSIS/Include/core_cm55.h **** */
 301:../../Drivers/CMSIS/Include/core_cm55.h **** #ifdef __cplusplus
 302:../../Drivers/CMSIS/Include/core_cm55.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 303:../../Drivers/CMSIS/Include/core_cm55.h **** #else
 304:../../Drivers/CMSIS/Include/core_cm55.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 305:../../Drivers/CMSIS/Include/core_cm55.h **** #endif
 306:../../Drivers/CMSIS/Include/core_cm55.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 307:../../Drivers/CMSIS/Include/core_cm55.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 308:../../Drivers/CMSIS/Include/core_cm55.h **** 
 309:../../Drivers/CMSIS/Include/core_cm55.h **** /* following defines should be used for structure members */
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 7


 310:../../Drivers/CMSIS/Include/core_cm55.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 311:../../Drivers/CMSIS/Include/core_cm55.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 312:../../Drivers/CMSIS/Include/core_cm55.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 313:../../Drivers/CMSIS/Include/core_cm55.h **** 
 314:../../Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group Cortex_M55 */
 315:../../Drivers/CMSIS/Include/core_cm55.h **** 
 316:../../Drivers/CMSIS/Include/core_cm55.h **** 
 317:../../Drivers/CMSIS/Include/core_cm55.h **** 
 318:../../Drivers/CMSIS/Include/core_cm55.h **** /*******************************************************************************
 319:../../Drivers/CMSIS/Include/core_cm55.h ****  *                 Register Abstraction
 320:../../Drivers/CMSIS/Include/core_cm55.h ****   Core Register contain:
 321:../../Drivers/CMSIS/Include/core_cm55.h ****   - Core Register
 322:../../Drivers/CMSIS/Include/core_cm55.h ****   - Core NVIC Register
 323:../../Drivers/CMSIS/Include/core_cm55.h ****   - Core EWIC Register
 324:../../Drivers/CMSIS/Include/core_cm55.h ****   - Core EWIC Interrupt Status Access Register
 325:../../Drivers/CMSIS/Include/core_cm55.h ****   - Core SCB Register
 326:../../Drivers/CMSIS/Include/core_cm55.h ****   - Core SysTick Register
 327:../../Drivers/CMSIS/Include/core_cm55.h ****   - Core Debug Register
 328:../../Drivers/CMSIS/Include/core_cm55.h ****   - Core PMU Register
 329:../../Drivers/CMSIS/Include/core_cm55.h ****   - Core MPU Register
 330:../../Drivers/CMSIS/Include/core_cm55.h ****   - Core SAU Register
 331:../../Drivers/CMSIS/Include/core_cm55.h ****   - Core FPU Register
 332:../../Drivers/CMSIS/Include/core_cm55.h ****  ******************************************************************************/
 333:../../Drivers/CMSIS/Include/core_cm55.h **** /**
 334:../../Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 335:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 336:../../Drivers/CMSIS/Include/core_cm55.h **** */
 337:../../Drivers/CMSIS/Include/core_cm55.h **** 
 338:../../Drivers/CMSIS/Include/core_cm55.h **** /**
 339:../../Drivers/CMSIS/Include/core_cm55.h ****   \ingroup    CMSIS_core_register
 340:../../Drivers/CMSIS/Include/core_cm55.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 341:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief      Core Register type definitions.
 342:../../Drivers/CMSIS/Include/core_cm55.h ****   @{
 343:../../Drivers/CMSIS/Include/core_cm55.h ****  */
 344:../../Drivers/CMSIS/Include/core_cm55.h **** 
 345:../../Drivers/CMSIS/Include/core_cm55.h **** /**
 346:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 347:../../Drivers/CMSIS/Include/core_cm55.h ****  */
 348:../../Drivers/CMSIS/Include/core_cm55.h **** typedef union
 349:../../Drivers/CMSIS/Include/core_cm55.h **** {
 350:../../Drivers/CMSIS/Include/core_cm55.h ****   struct
 351:../../Drivers/CMSIS/Include/core_cm55.h ****   {
 352:../../Drivers/CMSIS/Include/core_cm55.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 353:../../Drivers/CMSIS/Include/core_cm55.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 354:../../Drivers/CMSIS/Include/core_cm55.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 355:../../Drivers/CMSIS/Include/core_cm55.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 356:../../Drivers/CMSIS/Include/core_cm55.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 357:../../Drivers/CMSIS/Include/core_cm55.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 358:../../Drivers/CMSIS/Include/core_cm55.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 359:../../Drivers/CMSIS/Include/core_cm55.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 360:../../Drivers/CMSIS/Include/core_cm55.h ****   } b;                                   /*!< Structure used for bit  access */
 361:../../Drivers/CMSIS/Include/core_cm55.h ****   uint32_t w;                            /*!< Type      used for word access */
 362:../../Drivers/CMSIS/Include/core_cm55.h **** } APSR_Type;
 363:../../Drivers/CMSIS/Include/core_cm55.h **** 
 364:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief APSR Register Definitions */
 365:../../Drivers/CMSIS/Include/core_cm55.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 366:../../Drivers/CMSIS/Include/core_cm55.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 8


 367:../../Drivers/CMSIS/Include/core_cm55.h **** 
 368:../../Drivers/CMSIS/Include/core_cm55.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 369:../../Drivers/CMSIS/Include/core_cm55.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 370:../../Drivers/CMSIS/Include/core_cm55.h **** 
 371:../../Drivers/CMSIS/Include/core_cm55.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 372:../../Drivers/CMSIS/Include/core_cm55.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 373:../../Drivers/CMSIS/Include/core_cm55.h **** 
 374:../../Drivers/CMSIS/Include/core_cm55.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 375:../../Drivers/CMSIS/Include/core_cm55.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 376:../../Drivers/CMSIS/Include/core_cm55.h **** 
 377:../../Drivers/CMSIS/Include/core_cm55.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 378:../../Drivers/CMSIS/Include/core_cm55.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 379:../../Drivers/CMSIS/Include/core_cm55.h **** 
 380:../../Drivers/CMSIS/Include/core_cm55.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 381:../../Drivers/CMSIS/Include/core_cm55.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 382:../../Drivers/CMSIS/Include/core_cm55.h **** 
 383:../../Drivers/CMSIS/Include/core_cm55.h **** 
 384:../../Drivers/CMSIS/Include/core_cm55.h **** /**
 385:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 386:../../Drivers/CMSIS/Include/core_cm55.h ****  */
 387:../../Drivers/CMSIS/Include/core_cm55.h **** typedef union
 388:../../Drivers/CMSIS/Include/core_cm55.h **** {
 389:../../Drivers/CMSIS/Include/core_cm55.h ****   struct
 390:../../Drivers/CMSIS/Include/core_cm55.h ****   {
 391:../../Drivers/CMSIS/Include/core_cm55.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 392:../../Drivers/CMSIS/Include/core_cm55.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 393:../../Drivers/CMSIS/Include/core_cm55.h ****   } b;                                   /*!< Structure used for bit  access */
 394:../../Drivers/CMSIS/Include/core_cm55.h ****   uint32_t w;                            /*!< Type      used for word access */
 395:../../Drivers/CMSIS/Include/core_cm55.h **** } IPSR_Type;
 396:../../Drivers/CMSIS/Include/core_cm55.h **** 
 397:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief IPSR Register Definitions */
 398:../../Drivers/CMSIS/Include/core_cm55.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 399:../../Drivers/CMSIS/Include/core_cm55.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 400:../../Drivers/CMSIS/Include/core_cm55.h **** 
 401:../../Drivers/CMSIS/Include/core_cm55.h **** 
 402:../../Drivers/CMSIS/Include/core_cm55.h **** /**
 403:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 404:../../Drivers/CMSIS/Include/core_cm55.h ****  */
 405:../../Drivers/CMSIS/Include/core_cm55.h **** typedef union
 406:../../Drivers/CMSIS/Include/core_cm55.h **** {
 407:../../Drivers/CMSIS/Include/core_cm55.h ****   struct
 408:../../Drivers/CMSIS/Include/core_cm55.h ****   {
 409:../../Drivers/CMSIS/Include/core_cm55.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 410:../../Drivers/CMSIS/Include/core_cm55.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved */
 411:../../Drivers/CMSIS/Include/core_cm55.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 412:../../Drivers/CMSIS/Include/core_cm55.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 413:../../Drivers/CMSIS/Include/core_cm55.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 414:../../Drivers/CMSIS/Include/core_cm55.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
 415:../../Drivers/CMSIS/Include/core_cm55.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 416:../../Drivers/CMSIS/Include/core_cm55.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 417:../../Drivers/CMSIS/Include/core_cm55.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 418:../../Drivers/CMSIS/Include/core_cm55.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 419:../../Drivers/CMSIS/Include/core_cm55.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 420:../../Drivers/CMSIS/Include/core_cm55.h ****   } b;                                   /*!< Structure used for bit  access */
 421:../../Drivers/CMSIS/Include/core_cm55.h ****   uint32_t w;                            /*!< Type      used for word access */
 422:../../Drivers/CMSIS/Include/core_cm55.h **** } xPSR_Type;
 423:../../Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 9


 424:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief xPSR Register Definitions */
 425:../../Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 426:../../Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 427:../../Drivers/CMSIS/Include/core_cm55.h **** 
 428:../../Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 429:../../Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 430:../../Drivers/CMSIS/Include/core_cm55.h **** 
 431:../../Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 432:../../Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 433:../../Drivers/CMSIS/Include/core_cm55.h **** 
 434:../../Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 435:../../Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 436:../../Drivers/CMSIS/Include/core_cm55.h **** 
 437:../../Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 438:../../Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 439:../../Drivers/CMSIS/Include/core_cm55.h **** 
 440:../../Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_IT_Pos                        25U                                            /*!< xPSR
 441:../../Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR
 442:../../Drivers/CMSIS/Include/core_cm55.h **** 
 443:../../Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 444:../../Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 445:../../Drivers/CMSIS/Include/core_cm55.h **** 
 446:../../Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 447:../../Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 448:../../Drivers/CMSIS/Include/core_cm55.h **** 
 449:../../Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 450:../../Drivers/CMSIS/Include/core_cm55.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 451:../../Drivers/CMSIS/Include/core_cm55.h **** 
 452:../../Drivers/CMSIS/Include/core_cm55.h **** 
 453:../../Drivers/CMSIS/Include/core_cm55.h **** /**
 454:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief  Union type to access the Control Registers (CONTROL).
 455:../../Drivers/CMSIS/Include/core_cm55.h ****  */
 456:../../Drivers/CMSIS/Include/core_cm55.h **** typedef union
 457:../../Drivers/CMSIS/Include/core_cm55.h **** {
 458:../../Drivers/CMSIS/Include/core_cm55.h ****   struct
 459:../../Drivers/CMSIS/Include/core_cm55.h ****   {
 460:../../Drivers/CMSIS/Include/core_cm55.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 461:../../Drivers/CMSIS/Include/core_cm55.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack-pointer select */
 462:../../Drivers/CMSIS/Include/core_cm55.h ****     uint32_t FPCA:1;                     /*!< bit:      2  Floating-point context active */
 463:../../Drivers/CMSIS/Include/core_cm55.h ****     uint32_t SFPA:1;                     /*!< bit:      3  Secure floating-point active */
 464:../../Drivers/CMSIS/Include/core_cm55.h ****     uint32_t _reserved1:28;              /*!< bit:  4..31  Reserved */
 465:../../Drivers/CMSIS/Include/core_cm55.h ****   } b;                                   /*!< Structure used for bit  access */
 466:../../Drivers/CMSIS/Include/core_cm55.h ****   uint32_t w;                            /*!< Type      used for word access */
 467:../../Drivers/CMSIS/Include/core_cm55.h **** } CONTROL_Type;
 468:../../Drivers/CMSIS/Include/core_cm55.h **** 
 469:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief CONTROL Register Definitions */
 470:../../Drivers/CMSIS/Include/core_cm55.h **** #define CONTROL_SFPA_Pos                    3U                                            /*!< CONT
 471:../../Drivers/CMSIS/Include/core_cm55.h **** #define CONTROL_SFPA_Msk                   (1UL << CONTROL_SFPA_Pos)                      /*!< CONT
 472:../../Drivers/CMSIS/Include/core_cm55.h **** 
 473:../../Drivers/CMSIS/Include/core_cm55.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 474:../../Drivers/CMSIS/Include/core_cm55.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 475:../../Drivers/CMSIS/Include/core_cm55.h **** 
 476:../../Drivers/CMSIS/Include/core_cm55.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 477:../../Drivers/CMSIS/Include/core_cm55.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 478:../../Drivers/CMSIS/Include/core_cm55.h **** 
 479:../../Drivers/CMSIS/Include/core_cm55.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 480:../../Drivers/CMSIS/Include/core_cm55.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 10


 481:../../Drivers/CMSIS/Include/core_cm55.h **** 
 482:../../Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_CORE */
 483:../../Drivers/CMSIS/Include/core_cm55.h **** 
 484:../../Drivers/CMSIS/Include/core_cm55.h **** 
 485:../../Drivers/CMSIS/Include/core_cm55.h **** /**
 486:../../Drivers/CMSIS/Include/core_cm55.h ****   \ingroup    CMSIS_core_register
 487:../../Drivers/CMSIS/Include/core_cm55.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 488:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief      Type definitions for the NVIC Registers
 489:../../Drivers/CMSIS/Include/core_cm55.h ****   @{
 490:../../Drivers/CMSIS/Include/core_cm55.h ****  */
 491:../../Drivers/CMSIS/Include/core_cm55.h **** 
 492:../../Drivers/CMSIS/Include/core_cm55.h **** /**
 493:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 494:../../Drivers/CMSIS/Include/core_cm55.h ****  */
 495:../../Drivers/CMSIS/Include/core_cm55.h **** typedef struct
 496:../../Drivers/CMSIS/Include/core_cm55.h **** {
 497:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ISER[16U];              /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 498:../../Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[16U];
 499:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ICER[16U];              /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 500:../../Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED1[16U];
 501:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ISPR[16U];              /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 502:../../Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED2[16U];
 503:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ICPR[16U];              /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 504:../../Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED3[16U];
 505:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t IABR[16U];              /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 506:../../Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED4[16U];
 507:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ITNS[16U];              /*!< Offset: 0x280 (R/W)  Interrupt Non-Secure State Regis
 508:../../Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED5[16U];
 509:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint8_t  IPR[496U];              /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 510:../../Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED6[580U];
 511:../../Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 512:../../Drivers/CMSIS/Include/core_cm55.h **** }  NVIC_Type;
 513:../../Drivers/CMSIS/Include/core_cm55.h **** 
 514:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief NVIC Software Triggered Interrupt Register Definitions */
 515:../../Drivers/CMSIS/Include/core_cm55.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 516:../../Drivers/CMSIS/Include/core_cm55.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 517:../../Drivers/CMSIS/Include/core_cm55.h **** 
 518:../../Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_NVIC */
 519:../../Drivers/CMSIS/Include/core_cm55.h **** 
 520:../../Drivers/CMSIS/Include/core_cm55.h **** 
 521:../../Drivers/CMSIS/Include/core_cm55.h **** /**
 522:../../Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
 523:../../Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 524:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the System Control Block Registers
 525:../../Drivers/CMSIS/Include/core_cm55.h ****   @{
 526:../../Drivers/CMSIS/Include/core_cm55.h ****  */
 527:../../Drivers/CMSIS/Include/core_cm55.h **** 
 528:../../Drivers/CMSIS/Include/core_cm55.h **** /**
 529:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the System Control Block (SCB).
 530:../../Drivers/CMSIS/Include/core_cm55.h ****  */
 531:../../Drivers/CMSIS/Include/core_cm55.h **** typedef struct
 532:../../Drivers/CMSIS/Include/core_cm55.h **** {
 533:../../Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 534:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 535:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 536:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 537:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 11


 538:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 539:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint8_t  SHPR[12U];              /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 540:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 541:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 542:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 543:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 544:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 545:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 546:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 547:../../Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t ID_PFR[2U];             /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 548:../../Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t ID_DFR;                 /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 549:../../Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t ID_AFR;                 /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 550:../../Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t ID_MMFR[4U];            /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 551:../../Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t ID_ISAR[6U];            /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 552:../../Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t CLIDR;                  /*!< Offset: 0x078 (R/ )  Cache Level ID register */
 553:../../Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t CTR;                    /*!< Offset: 0x07C (R/ )  Cache Type register */
 554:../../Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t CCSIDR;                 /*!< Offset: 0x080 (R/ )  Cache Size ID Register */
 555:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CSSELR;                 /*!< Offset: 0x084 (R/W)  Cache Size Selection Register */
 556:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 557:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t NSACR;                  /*!< Offset: 0x08C (R/W)  Non-Secure Access Control Regist
 558:../../Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED7[21U];
 559:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t SFSR;                   /*!< Offset: 0x0E4 (R/W)  Secure Fault Status Register */
 560:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t SFAR;                   /*!< Offset: 0x0E8 (R/W)  Secure Fault Address Register */
 561:../../Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED3[69U];
 562:../../Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0x200 ( /W)  Software Triggered Interrupt Reg
 563:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RFSR;                   /*!< Offset: 0x204 (R/W)  RAS Fault Status Register */
 564:../../Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED4[14U];
 565:../../Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x240 (R/ )  Media and VFP Feature Register 0
 566:../../Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x244 (R/ )  Media and VFP Feature Register 1
 567:../../Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x248 (R/ )  Media and VFP Feature Register 2
 568:../../Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED5[1U];
 569:../../Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t ICIALLU;                /*!< Offset: 0x250 ( /W)  I-Cache Invalidate All to PoU */
 570:../../Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED6[1U];
 571:../../Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t ICIMVAU;                /*!< Offset: 0x258 ( /W)  I-Cache Invalidate by MVA to PoU
 572:../../Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DCIMVAC;                /*!< Offset: 0x25C ( /W)  D-Cache Invalidate by MVA to PoC
 573:../../Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DCISW;                  /*!< Offset: 0x260 ( /W)  D-Cache Invalidate by Set-way */
 574:../../Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DCCMVAU;                /*!< Offset: 0x264 ( /W)  D-Cache Clean by MVA to PoU */
 575:../../Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DCCMVAC;                /*!< Offset: 0x268 ( /W)  D-Cache Clean by MVA to PoC */
 576:../../Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DCCSW;                  /*!< Offset: 0x26C ( /W)  D-Cache Clean by Set-way */
 577:../../Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DCCIMVAC;               /*!< Offset: 0x270 ( /W)  D-Cache Clean and Invalidate by 
 578:../../Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DCCISW;                 /*!< Offset: 0x274 ( /W)  D-Cache Clean and Invalidate by 
 579:../../Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t BPIALL;                 /*!< Offset: 0x278 ( /W)  Branch Predictor Invalidate All 
 580:../../Drivers/CMSIS/Include/core_cm55.h **** } SCB_Type;
 581:../../Drivers/CMSIS/Include/core_cm55.h **** 
 582:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief SCB CPUID Register Definitions */
 583:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 584:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 585:../../Drivers/CMSIS/Include/core_cm55.h **** 
 586:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 587:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 588:../../Drivers/CMSIS/Include/core_cm55.h **** 
 589:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 590:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 591:../../Drivers/CMSIS/Include/core_cm55.h **** 
 592:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 593:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 594:../../Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 12


 595:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 596:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 597:../../Drivers/CMSIS/Include/core_cm55.h **** 
 598:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief SCB Interrupt Control State Register Definitions */
 599:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDNMISET_Pos            31U                                            /*!< SCB 
 600:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDNMISET_Msk            (1UL << SCB_ICSR_PENDNMISET_Pos)               /*!< SCB 
 601:../../Drivers/CMSIS/Include/core_cm55.h **** 
 602:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDNMICLR_Pos            30U                                            /*!< SCB 
 603:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDNMICLR_Msk            (1UL << SCB_ICSR_PENDNMICLR_Pos)               /*!< SCB 
 604:../../Drivers/CMSIS/Include/core_cm55.h **** 
 605:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 606:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 607:../../Drivers/CMSIS/Include/core_cm55.h **** 
 608:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 609:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 610:../../Drivers/CMSIS/Include/core_cm55.h **** 
 611:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 612:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 613:../../Drivers/CMSIS/Include/core_cm55.h **** 
 614:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 615:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 616:../../Drivers/CMSIS/Include/core_cm55.h **** 
 617:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_STTNS_Pos                 24U                                            /*!< SCB 
 618:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_STTNS_Msk                 (1UL << SCB_ICSR_STTNS_Pos)                    /*!< SCB 
 619:../../Drivers/CMSIS/Include/core_cm55.h **** 
 620:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 621:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 622:../../Drivers/CMSIS/Include/core_cm55.h **** 
 623:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 624:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 625:../../Drivers/CMSIS/Include/core_cm55.h **** 
 626:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 627:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 628:../../Drivers/CMSIS/Include/core_cm55.h **** 
 629:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 630:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 631:../../Drivers/CMSIS/Include/core_cm55.h **** 
 632:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 633:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 634:../../Drivers/CMSIS/Include/core_cm55.h **** 
 635:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief SCB Vector Table Offset Register Definitions */
 636:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 637:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 638:../../Drivers/CMSIS/Include/core_cm55.h **** 
 639:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief SCB Application Interrupt and Reset Control Register Definitions */
 640:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 641:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 642:../../Drivers/CMSIS/Include/core_cm55.h **** 
 643:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 644:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 645:../../Drivers/CMSIS/Include/core_cm55.h **** 
 646:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_ENDIANNESS_Pos           15U                                            /*!< SCB 
 647:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_ENDIANNESS_Msk           (1UL << SCB_AIRCR_ENDIANNESS_Pos)              /*!< SCB 
 648:../../Drivers/CMSIS/Include/core_cm55.h **** 
 649:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_PRIS_Pos                 14U                                            /*!< SCB 
 650:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_PRIS_Msk                 (1UL << SCB_AIRCR_PRIS_Pos)                    /*!< SCB 
 651:../../Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 13


 652:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_BFHFNMINS_Pos            13U                                            /*!< SCB 
 653:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_BFHFNMINS_Msk            (1UL << SCB_AIRCR_BFHFNMINS_Pos)               /*!< SCB 
 654:../../Drivers/CMSIS/Include/core_cm55.h **** 
 655:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 656:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 657:../../Drivers/CMSIS/Include/core_cm55.h **** 
 658:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_IESB_Pos                  5U                                            /*!< SCB 
 659:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_IESB_Msk                 (1UL << SCB_AIRCR_IESB_Pos)                    /*!< SCB 
 660:../../Drivers/CMSIS/Include/core_cm55.h **** 
 661:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_DIT_Pos                   4U                                            /*!< SCB 
 662:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_DIT_Msk                  (1UL << SCB_AIRCR_DIT_Pos)                     /*!< SCB 
 663:../../Drivers/CMSIS/Include/core_cm55.h **** 
 664:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_SYSRESETREQS_Pos          3U                                            /*!< SCB 
 665:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_SYSRESETREQS_Msk         (1UL << SCB_AIRCR_SYSRESETREQS_Pos)            /*!< SCB 
 666:../../Drivers/CMSIS/Include/core_cm55.h **** 
 667:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 668:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 669:../../Drivers/CMSIS/Include/core_cm55.h **** 
 670:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 671:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 672:../../Drivers/CMSIS/Include/core_cm55.h **** 
 673:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief SCB System Control Register Definitions */
 674:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 675:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 676:../../Drivers/CMSIS/Include/core_cm55.h **** 
 677:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SCR_SLEEPDEEPS_Pos              3U                                            /*!< SCB 
 678:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SCR_SLEEPDEEPS_Msk             (1UL << SCB_SCR_SLEEPDEEPS_Pos)                /*!< SCB 
 679:../../Drivers/CMSIS/Include/core_cm55.h **** 
 680:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 681:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 682:../../Drivers/CMSIS/Include/core_cm55.h **** 
 683:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 684:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 685:../../Drivers/CMSIS/Include/core_cm55.h **** 
 686:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief SCB Configuration Control Register Definitions */
 687:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_TRD_Pos                    20U                                            /*!< SCB 
 688:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_TRD_Msk                    (1UL << SCB_CCR_TRD_Pos)                       /*!< SCB 
 689:../../Drivers/CMSIS/Include/core_cm55.h **** 
 690:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_LOB_Pos                    19U                                            /*!< SCB 
 691:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_LOB_Msk                    (1UL << SCB_CCR_LOB_Pos)                       /*!< SCB 
 692:../../Drivers/CMSIS/Include/core_cm55.h **** 
 693:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_BP_Pos                     18U                                            /*!< SCB 
 694:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_BP_Msk                     (1UL << SCB_CCR_BP_Pos)                        /*!< SCB 
 695:../../Drivers/CMSIS/Include/core_cm55.h **** 
 696:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_IC_Pos                     17U                                            /*!< SCB 
 697:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_IC_Msk                     (1UL << SCB_CCR_IC_Pos)                        /*!< SCB 
 698:../../Drivers/CMSIS/Include/core_cm55.h **** 
 699:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_DC_Pos                     16U                                            /*!< SCB 
 700:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_DC_Msk                     (1UL << SCB_CCR_DC_Pos)                        /*!< SCB 
 701:../../Drivers/CMSIS/Include/core_cm55.h **** 
 702:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_STKOFHFNMIGN_Pos           10U                                            /*!< SCB 
 703:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_STKOFHFNMIGN_Msk           (1UL << SCB_CCR_STKOFHFNMIGN_Pos)              /*!< SCB 
 704:../../Drivers/CMSIS/Include/core_cm55.h **** 
 705:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 706:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 707:../../Drivers/CMSIS/Include/core_cm55.h **** 
 708:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 14


 709:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 710:../../Drivers/CMSIS/Include/core_cm55.h **** 
 711:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 712:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 713:../../Drivers/CMSIS/Include/core_cm55.h **** 
 714:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 715:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 716:../../Drivers/CMSIS/Include/core_cm55.h **** 
 717:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief SCB System Handler Control and State Register Definitions */
 718:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_HARDFAULTPENDED_Pos      21U                                            /*!< SCB 
 719:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_HARDFAULTPENDED_Msk      (1UL << SCB_SHCSR_HARDFAULTPENDED_Pos)         /*!< SCB 
 720:../../Drivers/CMSIS/Include/core_cm55.h **** 
 721:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SECUREFAULTPENDED_Pos    20U                                            /*!< SCB 
 722:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SECUREFAULTPENDED_Msk    (1UL << SCB_SHCSR_SECUREFAULTPENDED_Pos)       /*!< SCB 
 723:../../Drivers/CMSIS/Include/core_cm55.h **** 
 724:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SECUREFAULTENA_Pos       19U                                            /*!< SCB 
 725:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SECUREFAULTENA_Msk       (1UL << SCB_SHCSR_SECUREFAULTENA_Pos)          /*!< SCB 
 726:../../Drivers/CMSIS/Include/core_cm55.h **** 
 727:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 728:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 729:../../Drivers/CMSIS/Include/core_cm55.h **** 
 730:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 731:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 732:../../Drivers/CMSIS/Include/core_cm55.h **** 
 733:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 734:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 735:../../Drivers/CMSIS/Include/core_cm55.h **** 
 736:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 737:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 738:../../Drivers/CMSIS/Include/core_cm55.h **** 
 739:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 740:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 741:../../Drivers/CMSIS/Include/core_cm55.h **** 
 742:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 743:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 744:../../Drivers/CMSIS/Include/core_cm55.h **** 
 745:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 746:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 747:../../Drivers/CMSIS/Include/core_cm55.h **** 
 748:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 749:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 750:../../Drivers/CMSIS/Include/core_cm55.h **** 
 751:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 752:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 753:../../Drivers/CMSIS/Include/core_cm55.h **** 
 754:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 755:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 756:../../Drivers/CMSIS/Include/core_cm55.h **** 
 757:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 758:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 759:../../Drivers/CMSIS/Include/core_cm55.h **** 
 760:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_NMIACT_Pos                5U                                            /*!< SCB 
 761:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_NMIACT_Msk               (1UL << SCB_SHCSR_NMIACT_Pos)                  /*!< SCB 
 762:../../Drivers/CMSIS/Include/core_cm55.h **** 
 763:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SECUREFAULTACT_Pos        4U                                            /*!< SCB 
 764:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_SECUREFAULTACT_Msk       (1UL << SCB_SHCSR_SECUREFAULTACT_Pos)          /*!< SCB 
 765:../../Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 15


 766:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 767:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 768:../../Drivers/CMSIS/Include/core_cm55.h **** 
 769:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_HARDFAULTACT_Pos          2U                                            /*!< SCB 
 770:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_HARDFAULTACT_Msk         (1UL << SCB_SHCSR_HARDFAULTACT_Pos)            /*!< SCB 
 771:../../Drivers/CMSIS/Include/core_cm55.h **** 
 772:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 773:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 774:../../Drivers/CMSIS/Include/core_cm55.h **** 
 775:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 776:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 777:../../Drivers/CMSIS/Include/core_cm55.h **** 
 778:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief SCB Configurable Fault Status Register Definitions */
 779:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 780:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 781:../../Drivers/CMSIS/Include/core_cm55.h **** 
 782:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 783:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 784:../../Drivers/CMSIS/Include/core_cm55.h **** 
 785:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 786:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 787:../../Drivers/CMSIS/Include/core_cm55.h **** 
 788:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief SCB MemManage Fault Status Register Definitions (part of SCB Configurable Fault Status R
 789:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_CFSR_MEMFAULTSR_Pos + 7U)                 /*!< SCB 
 790:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 791:../../Drivers/CMSIS/Include/core_cm55.h **** 
 792:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_CFSR_MEMFAULTSR_Pos + 5U)                 /*!< SCB 
 793:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 794:../../Drivers/CMSIS/Include/core_cm55.h **** 
 795:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_CFSR_MEMFAULTSR_Pos + 4U)                 /*!< SCB 
 796:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 797:../../Drivers/CMSIS/Include/core_cm55.h **** 
 798:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_CFSR_MEMFAULTSR_Pos + 3U)                 /*!< SCB 
 799:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 800:../../Drivers/CMSIS/Include/core_cm55.h **** 
 801:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_CFSR_MEMFAULTSR_Pos + 1U)                 /*!< SCB 
 802:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 803:../../Drivers/CMSIS/Include/core_cm55.h **** 
 804:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_CFSR_MEMFAULTSR_Pos + 0U)                 /*!< SCB 
 805:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 806:../../Drivers/CMSIS/Include/core_cm55.h **** 
 807:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief SCB BusFault Status Register Definitions (part of SCB Configurable Fault Status Register
 808:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 809:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 810:../../Drivers/CMSIS/Include/core_cm55.h **** 
 811:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 812:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 813:../../Drivers/CMSIS/Include/core_cm55.h **** 
 814:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 815:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 816:../../Drivers/CMSIS/Include/core_cm55.h **** 
 817:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 818:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 819:../../Drivers/CMSIS/Include/core_cm55.h **** 
 820:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 821:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 822:../../Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 16


 823:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 824:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 825:../../Drivers/CMSIS/Include/core_cm55.h **** 
 826:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 827:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 828:../../Drivers/CMSIS/Include/core_cm55.h **** 
 829:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief SCB UsageFault Status Register Definitions (part of SCB Configurable Fault Status Regist
 830:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 831:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 832:../../Drivers/CMSIS/Include/core_cm55.h **** 
 833:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 834:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 835:../../Drivers/CMSIS/Include/core_cm55.h **** 
 836:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_STKOF_Pos                (SCB_CFSR_USGFAULTSR_Pos + 4U)                  /*!< SCB 
 837:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_STKOF_Msk                (1UL << SCB_CFSR_STKOF_Pos)                     /*!< SCB 
 838:../../Drivers/CMSIS/Include/core_cm55.h **** 
 839:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 840:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 841:../../Drivers/CMSIS/Include/core_cm55.h **** 
 842:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 843:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 844:../../Drivers/CMSIS/Include/core_cm55.h **** 
 845:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 846:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 847:../../Drivers/CMSIS/Include/core_cm55.h **** 
 848:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 849:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 850:../../Drivers/CMSIS/Include/core_cm55.h **** 
 851:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief SCB Hard Fault Status Register Definitions */
 852:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 853:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 854:../../Drivers/CMSIS/Include/core_cm55.h **** 
 855:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 856:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 857:../../Drivers/CMSIS/Include/core_cm55.h **** 
 858:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 859:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 860:../../Drivers/CMSIS/Include/core_cm55.h **** 
 861:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief SCB Debug Fault Status Register Definitions */
 862:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_PMU_Pos                    5U                                            /*!< SCB 
 863:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_PMU_Msk                   (1UL << SCB_DFSR_PMU_Pos)                      /*!< SCB 
 864:../../Drivers/CMSIS/Include/core_cm55.h **** 
 865:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 866:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 867:../../Drivers/CMSIS/Include/core_cm55.h **** 
 868:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 869:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 870:../../Drivers/CMSIS/Include/core_cm55.h **** 
 871:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 872:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 873:../../Drivers/CMSIS/Include/core_cm55.h **** 
 874:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 875:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 876:../../Drivers/CMSIS/Include/core_cm55.h **** 
 877:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 878:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 879:../../Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 17


 880:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief SCB Non-Secure Access Control Register Definitions */
 881:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP11_Pos                 11U                                            /*!< SCB 
 882:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP11_Msk                 (1UL << SCB_NSACR_CP11_Pos)                    /*!< SCB 
 883:../../Drivers/CMSIS/Include/core_cm55.h **** 
 884:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP10_Pos                 10U                                            /*!< SCB 
 885:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP10_Msk                 (1UL << SCB_NSACR_CP10_Pos)                    /*!< SCB 
 886:../../Drivers/CMSIS/Include/core_cm55.h **** 
 887:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP7_Pos                   7U                                            /*!< SCB 
 888:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP7_Msk                  (1UL << SCB_NSACR_CP7_Pos)                     /*!< SCB 
 889:../../Drivers/CMSIS/Include/core_cm55.h **** 
 890:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP6_Pos                   6U                                            /*!< SCB 
 891:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP6_Msk                  (1UL << SCB_NSACR_CP6_Pos)                     /*!< SCB 
 892:../../Drivers/CMSIS/Include/core_cm55.h **** 
 893:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP5_Pos                   5U                                            /*!< SCB 
 894:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP5_Msk                  (1UL << SCB_NSACR_CP5_Pos)                     /*!< SCB 
 895:../../Drivers/CMSIS/Include/core_cm55.h **** 
 896:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP4_Pos                   4U                                            /*!< SCB 
 897:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP4_Msk                  (1UL << SCB_NSACR_CP4_Pos)                     /*!< SCB 
 898:../../Drivers/CMSIS/Include/core_cm55.h **** 
 899:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP3_Pos                   3U                                            /*!< SCB 
 900:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP3_Msk                  (1UL << SCB_NSACR_CP3_Pos)                     /*!< SCB 
 901:../../Drivers/CMSIS/Include/core_cm55.h **** 
 902:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP2_Pos                   2U                                            /*!< SCB 
 903:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP2_Msk                  (1UL << SCB_NSACR_CP2_Pos)                     /*!< SCB 
 904:../../Drivers/CMSIS/Include/core_cm55.h **** 
 905:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP1_Pos                   1U                                            /*!< SCB 
 906:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP1_Msk                  (1UL << SCB_NSACR_CP1_Pos)                     /*!< SCB 
 907:../../Drivers/CMSIS/Include/core_cm55.h **** 
 908:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP0_Pos                   0U                                            /*!< SCB 
 909:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_NSACR_CP0_Msk                  (1UL /*<< SCB_NSACR_CP0_Pos*/)                 /*!< SCB 
 910:../../Drivers/CMSIS/Include/core_cm55.h **** 
 911:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief SCB Debug Feature Register 0 Definitions */
 912:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ID_DFR_UDE_Pos                 28U                                            /*!< SCB 
 913:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ID_DFR_UDE_Msk                 (0xFUL << SCB_ID_DFR_UDE_Pos)                  /*!< SCB 
 914:../../Drivers/CMSIS/Include/core_cm55.h **** 
 915:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ID_DFR_MProfDbg_Pos            20U                                            /*!< SCB 
 916:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_ID_DFR_MProfDbg_Msk            (0xFUL << SCB_ID_DFR_MProfDbg_Pos)             /*!< SCB 
 917:../../Drivers/CMSIS/Include/core_cm55.h **** 
 918:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief SCB Cache Level ID Register Definitions */
 919:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CLIDR_LOUU_Pos                 27U                                            /*!< SCB 
 920:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CLIDR_LOUU_Msk                 (7UL << SCB_CLIDR_LOUU_Pos)                    /*!< SCB 
 921:../../Drivers/CMSIS/Include/core_cm55.h **** 
 922:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CLIDR_LOC_Pos                  24U                                            /*!< SCB 
 923:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CLIDR_LOC_Msk                  (7UL << SCB_CLIDR_LOC_Pos)                     /*!< SCB 
 924:../../Drivers/CMSIS/Include/core_cm55.h **** 
 925:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief SCB Cache Type Register Definitions */
 926:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CTR_FORMAT_Pos                 29U                                            /*!< SCB 
 927:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CTR_FORMAT_Msk                 (7UL << SCB_CTR_FORMAT_Pos)                    /*!< SCB 
 928:../../Drivers/CMSIS/Include/core_cm55.h **** 
 929:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CTR_CWG_Pos                    24U                                            /*!< SCB 
 930:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CTR_CWG_Msk                    (0xFUL << SCB_CTR_CWG_Pos)                     /*!< SCB 
 931:../../Drivers/CMSIS/Include/core_cm55.h **** 
 932:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CTR_ERG_Pos                    20U                                            /*!< SCB 
 933:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CTR_ERG_Msk                    (0xFUL << SCB_CTR_ERG_Pos)                     /*!< SCB 
 934:../../Drivers/CMSIS/Include/core_cm55.h **** 
 935:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CTR_DMINLINE_Pos               16U                                            /*!< SCB 
 936:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CTR_DMINLINE_Msk               (0xFUL << SCB_CTR_DMINLINE_Pos)                /*!< SCB 
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 18


 937:../../Drivers/CMSIS/Include/core_cm55.h **** 
 938:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CTR_IMINLINE_Pos                0U                                            /*!< SCB 
 939:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CTR_IMINLINE_Msk               (0xFUL /*<< SCB_CTR_IMINLINE_Pos*/)            /*!< SCB 
 940:../../Drivers/CMSIS/Include/core_cm55.h **** 
 941:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief SCB Cache Size ID Register Definitions */
 942:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_WT_Pos                  31U                                            /*!< SCB 
 943:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_WT_Msk                  (1UL << SCB_CCSIDR_WT_Pos)                     /*!< SCB 
 944:../../Drivers/CMSIS/Include/core_cm55.h **** 
 945:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_WB_Pos                  30U                                            /*!< SCB 
 946:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_WB_Msk                  (1UL << SCB_CCSIDR_WB_Pos)                     /*!< SCB 
 947:../../Drivers/CMSIS/Include/core_cm55.h **** 
 948:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_RA_Pos                  29U                                            /*!< SCB 
 949:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_RA_Msk                  (1UL << SCB_CCSIDR_RA_Pos)                     /*!< SCB 
 950:../../Drivers/CMSIS/Include/core_cm55.h **** 
 951:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_WA_Pos                  28U                                            /*!< SCB 
 952:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_WA_Msk                  (1UL << SCB_CCSIDR_WA_Pos)                     /*!< SCB 
 953:../../Drivers/CMSIS/Include/core_cm55.h **** 
 954:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_NUMSETS_Pos             13U                                            /*!< SCB 
 955:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_NUMSETS_Msk             (0x7FFFUL << SCB_CCSIDR_NUMSETS_Pos)           /*!< SCB 
 956:../../Drivers/CMSIS/Include/core_cm55.h **** 
 957:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_ASSOCIATIVITY_Pos        3U                                            /*!< SCB 
 958:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_ASSOCIATIVITY_Msk       (0x3FFUL << SCB_CCSIDR_ASSOCIATIVITY_Pos)      /*!< SCB 
 959:../../Drivers/CMSIS/Include/core_cm55.h **** 
 960:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_LINESIZE_Pos             0U                                            /*!< SCB 
 961:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CCSIDR_LINESIZE_Msk            (7UL /*<< SCB_CCSIDR_LINESIZE_Pos*/)           /*!< SCB 
 962:../../Drivers/CMSIS/Include/core_cm55.h **** 
 963:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief SCB Cache Size Selection Register Definitions */
 964:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CSSELR_LEVEL_Pos                1U                                            /*!< SCB 
 965:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CSSELR_LEVEL_Msk               (7UL << SCB_CSSELR_LEVEL_Pos)                  /*!< SCB 
 966:../../Drivers/CMSIS/Include/core_cm55.h **** 
 967:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CSSELR_IND_Pos                  0U                                            /*!< SCB 
 968:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_CSSELR_IND_Msk                 (1UL /*<< SCB_CSSELR_IND_Pos*/)                /*!< SCB 
 969:../../Drivers/CMSIS/Include/core_cm55.h **** 
 970:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief SCB Software Triggered Interrupt Register Definitions */
 971:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_STIR_INTID_Pos                  0U                                            /*!< SCB 
 972:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_STIR_INTID_Msk                 (0x1FFUL /*<< SCB_STIR_INTID_Pos*/)            /*!< SCB 
 973:../../Drivers/CMSIS/Include/core_cm55.h **** 
 974:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief SCB RAS Fault Status Register Definitions */
 975:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_RFSR_V_Pos                     31U                                            /*!< SCB 
 976:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_RFSR_V_Msk                     (1UL << SCB_RFSR_V_Pos)                        /*!< SCB 
 977:../../Drivers/CMSIS/Include/core_cm55.h **** 
 978:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_RFSR_IS_Pos                    16U                                            /*!< SCB 
 979:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_RFSR_IS_Msk                    (0x7FFFUL << SCB_RFSR_IS_Pos)                  /*!< SCB 
 980:../../Drivers/CMSIS/Include/core_cm55.h **** 
 981:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_RFSR_UET_Pos                    0U                                            /*!< SCB 
 982:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_RFSR_UET_Msk                   (3UL /*<< SCB_RFSR_UET_Pos*/)                  /*!< SCB 
 983:../../Drivers/CMSIS/Include/core_cm55.h **** 
 984:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief SCB D-Cache Invalidate by Set-way Register Definitions */
 985:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCISW_WAY_Pos                  30U                                            /*!< SCB 
 986:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCISW_WAY_Msk                  (3UL << SCB_DCISW_WAY_Pos)                     /*!< SCB 
 987:../../Drivers/CMSIS/Include/core_cm55.h **** 
 988:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCISW_SET_Pos                   5U                                            /*!< SCB 
 989:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCISW_SET_Msk                  (0x1FFUL << SCB_DCISW_SET_Pos)                 /*!< SCB 
 990:../../Drivers/CMSIS/Include/core_cm55.h **** 
 991:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief SCB D-Cache Clean by Set-way Register Definitions */
 992:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCCSW_WAY_Pos                  30U                                            /*!< SCB 
 993:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCCSW_WAY_Msk                  (3UL << SCB_DCCSW_WAY_Pos)                     /*!< SCB 
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 19


 994:../../Drivers/CMSIS/Include/core_cm55.h **** 
 995:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCCSW_SET_Pos                   5U                                            /*!< SCB 
 996:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCCSW_SET_Msk                  (0x1FFUL << SCB_DCCSW_SET_Pos)                 /*!< SCB 
 997:../../Drivers/CMSIS/Include/core_cm55.h **** 
 998:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief SCB D-Cache Clean and Invalidate by Set-way Register Definitions */
 999:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCCISW_WAY_Pos                 30U                                            /*!< SCB 
1000:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCCISW_WAY_Msk                 (3UL << SCB_DCCISW_WAY_Pos)                    /*!< SCB 
1001:../../Drivers/CMSIS/Include/core_cm55.h **** 
1002:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCCISW_SET_Pos                  5U                                            /*!< SCB 
1003:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_DCCISW_SET_Msk                 (0x1FFUL << SCB_DCCISW_SET_Pos)                /*!< SCB 
1004:../../Drivers/CMSIS/Include/core_cm55.h **** 
1005:../../Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_SCB */
1006:../../Drivers/CMSIS/Include/core_cm55.h **** 
1007:../../Drivers/CMSIS/Include/core_cm55.h **** 
1008:../../Drivers/CMSIS/Include/core_cm55.h **** /**
1009:../../Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1010:../../Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_ICB Implementation Control Block register (ICB)
1011:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Implementation Control Block Register
1012:../../Drivers/CMSIS/Include/core_cm55.h ****   @{
1013:../../Drivers/CMSIS/Include/core_cm55.h ****  */
1014:../../Drivers/CMSIS/Include/core_cm55.h **** 
1015:../../Drivers/CMSIS/Include/core_cm55.h **** /**
1016:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Implementation Control Block (ICB).
1017:../../Drivers/CMSIS/Include/core_cm55.h ****  */
1018:../../Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1019:../../Drivers/CMSIS/Include/core_cm55.h **** {
1020:../../Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[1U];
1021:../../Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
1022:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
1023:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CPPWR;                  /*!< Offset: 0x00C (R/W)  Coprocessor Power Control  Regis
1024:../../Drivers/CMSIS/Include/core_cm55.h **** } ICB_Type;
1025:../../Drivers/CMSIS/Include/core_cm55.h **** 
1026:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief ICB Coprocessor Power Control Register Definitions */
1027:../../Drivers/CMSIS/Include/core_cm55.h **** #define ICB_CPPWR_SUS11_Pos             23U                                               /*!< CPPW
1028:../../Drivers/CMSIS/Include/core_cm55.h **** #define ICB_CPPWR_SUS11_Msk             (1UL << ICB_CPPWR_SUS11_Pos)                      /*!< CPPW
1029:../../Drivers/CMSIS/Include/core_cm55.h **** 
1030:../../Drivers/CMSIS/Include/core_cm55.h **** #define ICB_CPPWR_SU11_Pos              22U                                               /*!< CPPW
1031:../../Drivers/CMSIS/Include/core_cm55.h **** #define ICB_CPPWR_SU11_Msk              (1UL << ICB_CPPWR_SU11_Pos)                       /*!< CPPW
1032:../../Drivers/CMSIS/Include/core_cm55.h **** 
1033:../../Drivers/CMSIS/Include/core_cm55.h **** #define ICB_CPPWR_SUS10_Pos             21U                                               /*!< CPPW
1034:../../Drivers/CMSIS/Include/core_cm55.h **** #define ICB_CPPWR_SUS10_Msk             (1UL << ICB_CPPWR_SUS10_Pos)                      /*!< CPPW
1035:../../Drivers/CMSIS/Include/core_cm55.h **** 
1036:../../Drivers/CMSIS/Include/core_cm55.h **** #define ICB_CPPWR_SU10_Pos              20U                                               /*!< CPPW
1037:../../Drivers/CMSIS/Include/core_cm55.h **** #define ICB_CPPWR_SU10_Msk              (1UL << ICB_CPPWR_SU10_Pos)                       /*!< CPPW
1038:../../Drivers/CMSIS/Include/core_cm55.h **** 
1039:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief ICB Auxiliary Control Register Definitions */
1040:../../Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISCRITAXIRUW_Pos     27U                                               /*!< ACTL
1041:../../Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISCRITAXIRUW_Msk     (1UL << ICB_ACTLR_DISCRITAXIRUW_Pos)              /*!< ACTL
1042:../../Drivers/CMSIS/Include/core_cm55.h **** 
1043:../../Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISDI_Pos             16U                                               /*!< ACTL
1044:../../Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISDI_Msk             (3UL << ICB_ACTLR_DISDI_Pos)                      /*!< ACTL
1045:../../Drivers/CMSIS/Include/core_cm55.h **** 
1046:../../Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISCRITAXIRUR_Pos     15U                                               /*!< ACTL
1047:../../Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISCRITAXIRUR_Msk     (1UL << ICB_ACTLR_DISCRITAXIRUR_Pos)              /*!< ACTL
1048:../../Drivers/CMSIS/Include/core_cm55.h **** 
1049:../../Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_EVENTBUSEN_Pos        14U                                               /*!< ACTL
1050:../../Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_EVENTBUSEN_Msk        (1UL << ICB_ACTLR_EVENTBUSEN_Pos)                 /*!< ACTL
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 20


1051:../../Drivers/CMSIS/Include/core_cm55.h **** 
1052:../../Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_EVENTBUSEN_S_Pos      13U                                               /*!< ACTL
1053:../../Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_EVENTBUSEN_S_Msk      (1UL << ICB_ACTLR_EVENTBUSEN_S_Pos)               /*!< ACTL
1054:../../Drivers/CMSIS/Include/core_cm55.h **** 
1055:../../Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISITMATBFLUSH_Pos    12U                                               /*!< ACTL
1056:../../Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISITMATBFLUSH_Msk    (1UL << ICB_ACTLR_DISITMATBFLUSH_Pos)             /*!< ACTL
1057:../../Drivers/CMSIS/Include/core_cm55.h **** 
1058:../../Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISNWAMODE_Pos        11U                                               /*!< ACTL
1059:../../Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISNWAMODE_Msk        (1UL << ICB_ACTLR_DISNWAMODE_Pos)                 /*!< ACTL
1060:../../Drivers/CMSIS/Include/core_cm55.h **** 
1061:../../Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_FPEXCODIS_Pos         10U                                               /*!< ACTL
1062:../../Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_FPEXCODIS_Msk         (1UL << ICB_ACTLR_FPEXCODIS_Pos)                  /*!< ACTL
1063:../../Drivers/CMSIS/Include/core_cm55.h **** 
1064:../../Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISOLAP_Pos            7U                                               /*!< ACTL
1065:../../Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISOLAP_Msk           (1UL << ICB_ACTLR_DISOLAP_Pos)                    /*!< ACTL
1066:../../Drivers/CMSIS/Include/core_cm55.h **** 
1067:../../Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISOLAPS_Pos           6U                                               /*!< ACTL
1068:../../Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISOLAPS_Msk          (1UL << ICB_ACTLR_DISOLAPS_Pos)                   /*!< ACTL
1069:../../Drivers/CMSIS/Include/core_cm55.h **** 
1070:../../Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISLOBR_Pos            5U                                               /*!< ACTL
1071:../../Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISLOBR_Msk           (1UL << ICB_ACTLR_DISLOBR_Pos)                    /*!< ACTL
1072:../../Drivers/CMSIS/Include/core_cm55.h **** 
1073:../../Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISLO_Pos              4U                                               /*!< ACTL
1074:../../Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISLO_Msk             (1UL << ICB_ACTLR_DISLO_Pos)                      /*!< ACTL
1075:../../Drivers/CMSIS/Include/core_cm55.h **** 
1076:../../Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISLOLEP_Pos           3U                                               /*!< ACTL
1077:../../Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISLOLEP_Msk          (1UL << ICB_ACTLR_DISLOLEP_Pos)                   /*!< ACTL
1078:../../Drivers/CMSIS/Include/core_cm55.h **** 
1079:../../Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISFOLD_Pos            2U                                               /*!< ACTL
1080:../../Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ACTLR_DISFOLD_Msk           (1UL << ICB_ACTLR_DISFOLD_Pos)                    /*!< ACTL
1081:../../Drivers/CMSIS/Include/core_cm55.h **** 
1082:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief ICB Interrupt Controller Type Register Definitions */
1083:../../Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ICTR_INTLINESNUM_Pos         0U                                               /*!< ICTR
1084:../../Drivers/CMSIS/Include/core_cm55.h **** #define ICB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< ICB_ICTR_INTLINESNUM_Pos*/)           /*!< ICTR
1085:../../Drivers/CMSIS/Include/core_cm55.h **** 
1086:../../Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_ICB */
1087:../../Drivers/CMSIS/Include/core_cm55.h **** 
1088:../../Drivers/CMSIS/Include/core_cm55.h **** 
1089:../../Drivers/CMSIS/Include/core_cm55.h **** /**
1090:../../Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1091:../../Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
1092:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the System Timer Registers.
1093:../../Drivers/CMSIS/Include/core_cm55.h ****   @{
1094:../../Drivers/CMSIS/Include/core_cm55.h ****  */
1095:../../Drivers/CMSIS/Include/core_cm55.h **** 
1096:../../Drivers/CMSIS/Include/core_cm55.h **** /**
1097:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the System Timer (SysTick).
1098:../../Drivers/CMSIS/Include/core_cm55.h ****  */
1099:../../Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1100:../../Drivers/CMSIS/Include/core_cm55.h **** {
1101:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
1102:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
1103:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
1104:../../Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
1105:../../Drivers/CMSIS/Include/core_cm55.h **** } SysTick_Type;
1106:../../Drivers/CMSIS/Include/core_cm55.h **** 
1107:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief SysTick Control / Status Register Definitions */
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 21


1108:../../Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
1109:../../Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
1110:../../Drivers/CMSIS/Include/core_cm55.h **** 
1111:../../Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
1112:../../Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
1113:../../Drivers/CMSIS/Include/core_cm55.h **** 
1114:../../Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
1115:../../Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
1116:../../Drivers/CMSIS/Include/core_cm55.h **** 
1117:../../Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
1118:../../Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
1119:../../Drivers/CMSIS/Include/core_cm55.h **** 
1120:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief SysTick Reload Register Definitions */
1121:../../Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
1122:../../Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
1123:../../Drivers/CMSIS/Include/core_cm55.h **** 
1124:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief SysTick Current Register Definitions */
1125:../../Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
1126:../../Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
1127:../../Drivers/CMSIS/Include/core_cm55.h **** 
1128:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief SysTick Calibration Register Definitions */
1129:../../Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
1130:../../Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
1131:../../Drivers/CMSIS/Include/core_cm55.h **** 
1132:../../Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
1133:../../Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
1134:../../Drivers/CMSIS/Include/core_cm55.h **** 
1135:../../Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
1136:../../Drivers/CMSIS/Include/core_cm55.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
1137:../../Drivers/CMSIS/Include/core_cm55.h **** 
1138:../../Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_SysTick */
1139:../../Drivers/CMSIS/Include/core_cm55.h **** 
1140:../../Drivers/CMSIS/Include/core_cm55.h **** 
1141:../../Drivers/CMSIS/Include/core_cm55.h **** /**
1142:../../Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1143:../../Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
1144:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
1145:../../Drivers/CMSIS/Include/core_cm55.h ****   @{
1146:../../Drivers/CMSIS/Include/core_cm55.h ****  */
1147:../../Drivers/CMSIS/Include/core_cm55.h **** 
1148:../../Drivers/CMSIS/Include/core_cm55.h **** /**
1149:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
1150:../../Drivers/CMSIS/Include/core_cm55.h ****  */
1151:../../Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1152:../../Drivers/CMSIS/Include/core_cm55.h **** {
1153:../../Drivers/CMSIS/Include/core_cm55.h ****   __OM  union
1154:../../Drivers/CMSIS/Include/core_cm55.h ****   {
1155:../../Drivers/CMSIS/Include/core_cm55.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  Stimulus Port 8-bit */
1156:../../Drivers/CMSIS/Include/core_cm55.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  Stimulus Port 16-bit */
1157:../../Drivers/CMSIS/Include/core_cm55.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  Stimulus Port 32-bit */
1158:../../Drivers/CMSIS/Include/core_cm55.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  Stimulus Port Registers */
1159:../../Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[864U];
1160:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  Trace Enable Register */
1161:../../Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED1[15U];
1162:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  Trace Privilege Register */
1163:../../Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED2[15U];
1164:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  Trace Control Register */
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 22


1165:../../Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED3[27U];
1166:../../Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t ITREAD;                 /*!< Offset: 0xEF0 (R/ )  Integration Read Register */
1167:../../Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED4[1U];
1168:../../Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t ITWRITE;                /*!< Offset: 0xEF8 ( /W)  Integration Write Register */
1169:../../Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED5[1U];
1170:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control Registe
1171:../../Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED6[46U];
1172:../../Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t DEVARCH;                /*!< Offset: 0xFBC (R/ )  Device Architecture Register */
1173:../../Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED7[3U];
1174:../../Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  Device Type Register */
1175:../../Drivers/CMSIS/Include/core_cm55.h **** } ITM_Type;
1176:../../Drivers/CMSIS/Include/core_cm55.h **** 
1177:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief ITM Stimulus Port Register Definitions */
1178:../../Drivers/CMSIS/Include/core_cm55.h **** #define ITM_STIM_DISABLED_Pos               1U                                            /*!< ITM 
1179:../../Drivers/CMSIS/Include/core_cm55.h **** #define ITM_STIM_DISABLED_Msk              (1UL << ITM_STIM_DISABLED_Pos)                 /*!< ITM 
1180:../../Drivers/CMSIS/Include/core_cm55.h **** 
1181:../../Drivers/CMSIS/Include/core_cm55.h **** #define ITM_STIM_FIFOREADY_Pos              0U                                            /*!< ITM 
1182:../../Drivers/CMSIS/Include/core_cm55.h **** #define ITM_STIM_FIFOREADY_Msk             (1UL /*<< ITM_STIM_FIFOREADY_Pos*/)            /*!< ITM 
1183:../../Drivers/CMSIS/Include/core_cm55.h **** 
1184:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief ITM Trace Privilege Register Definitions */
1185:../../Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
1186:../../Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
1187:../../Drivers/CMSIS/Include/core_cm55.h **** 
1188:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief ITM Trace Control Register Definitions */
1189:../../Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
1190:../../Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
1191:../../Drivers/CMSIS/Include/core_cm55.h **** 
1192:../../Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_TRACEBUSID_Pos             16U                                            /*!< ITM 
1193:../../Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_TRACEBUSID_Msk             (0x7FUL << ITM_TCR_TRACEBUSID_Pos)             /*!< ITM 
1194:../../Drivers/CMSIS/Include/core_cm55.h **** 
1195:../../Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
1196:../../Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
1197:../../Drivers/CMSIS/Include/core_cm55.h **** 
1198:../../Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_TSPRESCALE_Pos              8U                                            /*!< ITM 
1199:../../Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_TSPRESCALE_Msk             (3UL << ITM_TCR_TSPRESCALE_Pos)                /*!< ITM 
1200:../../Drivers/CMSIS/Include/core_cm55.h **** 
1201:../../Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_STALLENA_Pos                5U                                            /*!< ITM 
1202:../../Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_STALLENA_Msk               (1UL << ITM_TCR_STALLENA_Pos)                  /*!< ITM 
1203:../../Drivers/CMSIS/Include/core_cm55.h **** 
1204:../../Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
1205:../../Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
1206:../../Drivers/CMSIS/Include/core_cm55.h **** 
1207:../../Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
1208:../../Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
1209:../../Drivers/CMSIS/Include/core_cm55.h **** 
1210:../../Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
1211:../../Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
1212:../../Drivers/CMSIS/Include/core_cm55.h **** 
1213:../../Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
1214:../../Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
1215:../../Drivers/CMSIS/Include/core_cm55.h **** 
1216:../../Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
1217:../../Drivers/CMSIS/Include/core_cm55.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
1218:../../Drivers/CMSIS/Include/core_cm55.h **** 
1219:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief ITM Integration Read Register Definitions */
1220:../../Drivers/CMSIS/Include/core_cm55.h **** #define ITM_ITREAD_AFVALID_Pos              1U                                            /*!< ITM 
1221:../../Drivers/CMSIS/Include/core_cm55.h **** #define ITM_ITREAD_AFVALID_Msk             (1UL << ITM_ITREAD_AFVALID_Pos)                /*!< ITM 
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 23


1222:../../Drivers/CMSIS/Include/core_cm55.h **** 
1223:../../Drivers/CMSIS/Include/core_cm55.h **** #define ITM_ITREAD_ATREADY_Pos              0U                                            /*!< ITM 
1224:../../Drivers/CMSIS/Include/core_cm55.h **** #define ITM_ITREAD_ATREADY_Msk             (1UL /*<< ITM_ITREAD_ATREADY_Pos*/)            /*!< ITM 
1225:../../Drivers/CMSIS/Include/core_cm55.h **** 
1226:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief ITM Integration Write Register Definitions */
1227:../../Drivers/CMSIS/Include/core_cm55.h **** #define ITM_ITWRITE_AFVALID_Pos             1U                                            /*!< ITM 
1228:../../Drivers/CMSIS/Include/core_cm55.h **** #define ITM_ITWRITE_AFVALID_Msk            (1UL << ITM_ITWRITE_AFVALID_Pos)               /*!< ITM 
1229:../../Drivers/CMSIS/Include/core_cm55.h **** 
1230:../../Drivers/CMSIS/Include/core_cm55.h **** #define ITM_ITWRITE_ATREADY_Pos             0U                                            /*!< ITM 
1231:../../Drivers/CMSIS/Include/core_cm55.h **** #define ITM_ITWRITE_ATREADY_Msk            (1UL /*<< ITM_ITWRITE_ATREADY_Pos*/)           /*!< ITM 
1232:../../Drivers/CMSIS/Include/core_cm55.h **** 
1233:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief ITM Integration Mode Control Register Definitions */
1234:../../Drivers/CMSIS/Include/core_cm55.h **** #define ITM_ITCTRL_IME_Pos                  0U                                            /*!< ITM 
1235:../../Drivers/CMSIS/Include/core_cm55.h **** #define ITM_ITCTRL_IME_Msk                 (1UL /*<< ITM_ITCTRL_IME_Pos*/)                /*!< ITM 
1236:../../Drivers/CMSIS/Include/core_cm55.h **** 
1237:../../Drivers/CMSIS/Include/core_cm55.h **** /*@}*/ /* end of group CMSIS_ITM */
1238:../../Drivers/CMSIS/Include/core_cm55.h **** 
1239:../../Drivers/CMSIS/Include/core_cm55.h **** 
1240:../../Drivers/CMSIS/Include/core_cm55.h **** /**
1241:../../Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1242:../../Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
1243:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
1244:../../Drivers/CMSIS/Include/core_cm55.h ****   @{
1245:../../Drivers/CMSIS/Include/core_cm55.h ****  */
1246:../../Drivers/CMSIS/Include/core_cm55.h **** 
1247:../../Drivers/CMSIS/Include/core_cm55.h **** /**
1248:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
1249:../../Drivers/CMSIS/Include/core_cm55.h ****  */
1250:../../Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1251:../../Drivers/CMSIS/Include/core_cm55.h **** {
1252:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
1253:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
1254:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
1255:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
1256:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
1257:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
1258:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
1259:../../Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
1260:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
1261:../../Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED1[1U];
1262:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
1263:../../Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED2[1U];
1264:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
1265:../../Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED3[1U];
1266:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
1267:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t VMASK1;                 /*!< Offset: 0x03C (R/W)  Comparator Value Mask 1 */
1268:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
1269:../../Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED4[1U];
1270:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
1271:../../Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED5[1U];
1272:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
1273:../../Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED6[1U];
1274:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
1275:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t VMASK3;                 /*!< Offset: 0x05C (R/W)  Comparator Value Mask 3 */
1276:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP4;                  /*!< Offset: 0x060 (R/W)  Comparator Register 4 */
1277:../../Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED7[1U];
1278:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION4;              /*!< Offset: 0x068 (R/W)  Function Register 4 */
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 24


1279:../../Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED8[1U];
1280:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP5;                  /*!< Offset: 0x070 (R/W)  Comparator Register 5 */
1281:../../Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED9[1U];
1282:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION5;              /*!< Offset: 0x078 (R/W)  Function Register 5 */
1283:../../Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED10[1U];
1284:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP6;                  /*!< Offset: 0x080 (R/W)  Comparator Register 6 */
1285:../../Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED11[1U];
1286:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION6;              /*!< Offset: 0x088 (R/W)  Function Register 6 */
1287:../../Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED12[1U];
1288:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t COMP7;                  /*!< Offset: 0x090 (R/W)  Comparator Register 7 */
1289:../../Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED13[1U];
1290:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FUNCTION7;              /*!< Offset: 0x098 (R/W)  Function Register 7 */
1291:../../Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED14[968U];
1292:../../Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t DEVARCH;                /*!< Offset: 0xFBC (R/ )  Device Type Architecture Registe
1293:../../Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED15[3U];
1294:../../Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  Device Type Identifier Register 
1295:../../Drivers/CMSIS/Include/core_cm55.h **** } DWT_Type;
1296:../../Drivers/CMSIS/Include/core_cm55.h **** 
1297:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief DWT Control Register Definitions */
1298:../../Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
1299:../../Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
1300:../../Drivers/CMSIS/Include/core_cm55.h **** 
1301:../../Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
1302:../../Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_NOTRCPKT_Msk              (1UL << DWT_CTRL_NOTRCPKT_Pos)              /*!< DWT CTR
1303:../../Drivers/CMSIS/Include/core_cm55.h **** 
1304:../../Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
1305:../../Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (1UL << DWT_CTRL_NOEXTTRIG_Pos)             /*!< DWT CTR
1306:../../Drivers/CMSIS/Include/core_cm55.h **** 
1307:../../Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
1308:../../Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_NOCYCCNT_Msk              (1UL << DWT_CTRL_NOCYCCNT_Pos)              /*!< DWT CTR
1309:../../Drivers/CMSIS/Include/core_cm55.h **** 
1310:../../Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
1311:../../Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_NOPRFCNT_Msk              (1UL << DWT_CTRL_NOPRFCNT_Pos)              /*!< DWT CTR
1312:../../Drivers/CMSIS/Include/core_cm55.h **** 
1313:../../Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_CYCDISS_Pos               23U                                         /*!< DWT CTR
1314:../../Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_CYCDISS_Msk               (1UL << DWT_CTRL_CYCDISS_Pos)               /*!< DWT CTR
1315:../../Drivers/CMSIS/Include/core_cm55.h **** 
1316:../../Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
1317:../../Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_CYCEVTENA_Msk             (1UL << DWT_CTRL_CYCEVTENA_Pos)             /*!< DWT CTR
1318:../../Drivers/CMSIS/Include/core_cm55.h **** 
1319:../../Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
1320:../../Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (1UL << DWT_CTRL_FOLDEVTENA_Pos)            /*!< DWT CTR
1321:../../Drivers/CMSIS/Include/core_cm55.h **** 
1322:../../Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
1323:../../Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_LSUEVTENA_Msk             (1UL << DWT_CTRL_LSUEVTENA_Pos)             /*!< DWT CTR
1324:../../Drivers/CMSIS/Include/core_cm55.h **** 
1325:../../Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
1326:../../Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (1UL << DWT_CTRL_SLEEPEVTENA_Pos)           /*!< DWT CTR
1327:../../Drivers/CMSIS/Include/core_cm55.h **** 
1328:../../Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
1329:../../Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_EXCEVTENA_Msk             (1UL << DWT_CTRL_EXCEVTENA_Pos)             /*!< DWT CTR
1330:../../Drivers/CMSIS/Include/core_cm55.h **** 
1331:../../Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
1332:../../Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_CPIEVTENA_Msk             (1UL << DWT_CTRL_CPIEVTENA_Pos)             /*!< DWT CTR
1333:../../Drivers/CMSIS/Include/core_cm55.h **** 
1334:../../Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
1335:../../Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_EXCTRCENA_Msk             (1UL << DWT_CTRL_EXCTRCENA_Pos)             /*!< DWT CTR
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 25


1336:../../Drivers/CMSIS/Include/core_cm55.h **** 
1337:../../Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
1338:../../Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (1UL << DWT_CTRL_PCSAMPLENA_Pos)            /*!< DWT CTR
1339:../../Drivers/CMSIS/Include/core_cm55.h **** 
1340:../../Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
1341:../../Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
1342:../../Drivers/CMSIS/Include/core_cm55.h **** 
1343:../../Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
1344:../../Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_CYCTAP_Msk                (1UL << DWT_CTRL_CYCTAP_Pos)                /*!< DWT CTR
1345:../../Drivers/CMSIS/Include/core_cm55.h **** 
1346:../../Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
1347:../../Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
1348:../../Drivers/CMSIS/Include/core_cm55.h **** 
1349:../../Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
1350:../../Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
1351:../../Drivers/CMSIS/Include/core_cm55.h **** 
1352:../../Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
1353:../../Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CTRL_CYCCNTENA_Msk             (1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)         /*!< DWT CTR
1354:../../Drivers/CMSIS/Include/core_cm55.h **** 
1355:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief DWT CPI Count Register Definitions */
1356:../../Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
1357:../../Drivers/CMSIS/Include/core_cm55.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
1358:../../Drivers/CMSIS/Include/core_cm55.h **** 
1359:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief DWT Exception Overhead Count Register Definitions */
1360:../../Drivers/CMSIS/Include/core_cm55.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1361:../../Drivers/CMSIS/Include/core_cm55.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1362:../../Drivers/CMSIS/Include/core_cm55.h **** 
1363:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief DWT Sleep Count Register Definitions */
1364:../../Drivers/CMSIS/Include/core_cm55.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1365:../../Drivers/CMSIS/Include/core_cm55.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1366:../../Drivers/CMSIS/Include/core_cm55.h **** 
1367:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief DWT LSU Count Register Definitions */
1368:../../Drivers/CMSIS/Include/core_cm55.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1369:../../Drivers/CMSIS/Include/core_cm55.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1370:../../Drivers/CMSIS/Include/core_cm55.h **** 
1371:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief DWT Folded-instruction Count Register Definitions */
1372:../../Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1373:../../Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1374:../../Drivers/CMSIS/Include/core_cm55.h **** 
1375:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief DWT Comparator Function Register Definitions */
1376:../../Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FUNCTION_ID_Pos                27U                                         /*!< DWT FUN
1377:../../Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FUNCTION_ID_Msk                (0x1FUL << DWT_FUNCTION_ID_Pos)             /*!< DWT FUN
1378:../../Drivers/CMSIS/Include/core_cm55.h **** 
1379:../../Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1380:../../Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FUNCTION_MATCHED_Msk           (1UL << DWT_FUNCTION_MATCHED_Pos)           /*!< DWT FUN
1381:../../Drivers/CMSIS/Include/core_cm55.h **** 
1382:../../Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1383:../../Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1384:../../Drivers/CMSIS/Include/core_cm55.h **** 
1385:../../Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FUNCTION_ACTION_Pos             4U                                         /*!< DWT FUN
1386:../../Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FUNCTION_ACTION_Msk            (0x3UL << DWT_FUNCTION_ACTION_Pos)          /*!< DWT FUN
1387:../../Drivers/CMSIS/Include/core_cm55.h **** 
1388:../../Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FUNCTION_MATCH_Pos              0U                                         /*!< DWT FUN
1389:../../Drivers/CMSIS/Include/core_cm55.h **** #define DWT_FUNCTION_MATCH_Msk             (0xFUL /*<< DWT_FUNCTION_MATCH_Pos*/)       /*!< DWT FUN
1390:../../Drivers/CMSIS/Include/core_cm55.h **** 
1391:../../Drivers/CMSIS/Include/core_cm55.h **** /*@}*/ /* end of group CMSIS_DWT */
1392:../../Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 26


1393:../../Drivers/CMSIS/Include/core_cm55.h **** 
1394:../../Drivers/CMSIS/Include/core_cm55.h **** /**
1395:../../Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1396:../../Drivers/CMSIS/Include/core_cm55.h ****   \defgroup MemSysCtl_Type     Memory System Control Registers (IMPLEMENTATION DEFINED)
1397:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Memory System Control Registers (MEMSYSCTL)
1398:../../Drivers/CMSIS/Include/core_cm55.h ****   @{
1399:../../Drivers/CMSIS/Include/core_cm55.h ****  */
1400:../../Drivers/CMSIS/Include/core_cm55.h **** 
1401:../../Drivers/CMSIS/Include/core_cm55.h **** /**
1402:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Memory System Control Registers (MEMSYSCTL).
1403:../../Drivers/CMSIS/Include/core_cm55.h ****  */
1404:../../Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1405:../../Drivers/CMSIS/Include/core_cm55.h **** {
1406:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t MSCR;                   /*!< Offset: 0x000 (R/W)  Memory System Control Register *
1407:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t PFCR;                   /*!< Offset: 0x004 (R/W)  Prefetcher Control Register */
1408:../../Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED1[2U];
1409:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ITCMCR;                 /*!< Offset: 0x010 (R/W)  ITCM Control Register */
1410:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DTCMCR;                 /*!< Offset: 0x014 (R/W)  DTCM Control Register */
1411:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t PAHBCR;                 /*!< Offset: 0x018 (R/W)  P-AHB Control Register */
1412:../../Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED2[313U];
1413:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ITGU_CTRL;              /*!< Offset: 0x500 (R/W)  ITGU Control Register */
1414:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ITGU_CFG;               /*!< Offset: 0x504 (R/W)  ITGU Configuration Register */
1415:../../Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED3[2U];
1416:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ITGU_LUT[16U];          /*!< Offset: 0x510 (R/W)  ITGU Look Up Table Register */
1417:../../Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED4[44U];
1418:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DTGU_CTRL;              /*!< Offset: 0x600 (R/W)  DTGU Control Registers */
1419:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DTGU_CFG;               /*!< Offset: 0x604 (R/W)  DTGU Configuration Register */
1420:../../Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED5[2U];
1421:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DTGU_LUT[16U];          /*!< Offset: 0x610 (R/W)  DTGU Look Up Table Register */
1422:../../Drivers/CMSIS/Include/core_cm55.h **** } MemSysCtl_Type;
1423:../../Drivers/CMSIS/Include/core_cm55.h **** 
1424:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief MemSysCtl Memory System Control Register Definitions */
1425:../../Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_CPWRDN_Pos          17U                                         /*!< MEMSYSC
1426:../../Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_CPWRDN_Msk          (1UL << MEMSYSCTL_MSCR_CPWRDN_Pos)          /*!< MEMSYSC
1427:../../Drivers/CMSIS/Include/core_cm55.h **** 
1428:../../Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_DCCLEAN_Pos         16U                                         /*!< MEMSYSC
1429:../../Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_DCCLEAN_Msk         (1UL << MEMSYSCTL_MSCR_DCCLEAN_Pos)         /*!< MEMSYSC
1430:../../Drivers/CMSIS/Include/core_cm55.h **** 
1431:../../Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_ICACTIVE_Pos        13U                                         /*!< MEMSYSC
1432:../../Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_ICACTIVE_Msk        (1UL << MEMSYSCTL_MSCR_ICACTIVE_Pos)        /*!< MEMSYSC
1433:../../Drivers/CMSIS/Include/core_cm55.h **** 
1434:../../Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_DCACTIVE_Pos        12U                                         /*!< MEMSYSC
1435:../../Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_DCACTIVE_Msk        (1UL << MEMSYSCTL_MSCR_DCACTIVE_Pos)        /*!< MEMSYSC
1436:../../Drivers/CMSIS/Include/core_cm55.h **** 
1437:../../Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_TECCCHKDIS_Pos       4U                                         /*!< MEMSYSC
1438:../../Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_TECCCHKDIS_Msk      (1UL << MEMSYSCTL_MSCR_TECCCHKDIS_Pos)      /*!< MEMSYSC
1439:../../Drivers/CMSIS/Include/core_cm55.h **** 
1440:../../Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_EVECCFAULT_Pos       3U                                         /*!< MEMSYSC
1441:../../Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_EVECCFAULT_Msk      (1UL << MEMSYSCTL_MSCR_EVECCFAULT_Pos)      /*!< MEMSYSC
1442:../../Drivers/CMSIS/Include/core_cm55.h **** 
1443:../../Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_FORCEWT_Pos          2U                                         /*!< MEMSYSC
1444:../../Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_FORCEWT_Msk         (1UL << MEMSYSCTL_MSCR_FORCEWT_Pos)         /*!< MEMSYSC
1445:../../Drivers/CMSIS/Include/core_cm55.h **** 
1446:../../Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_ECCEN_Pos            1U                                         /*!< MEMSYSC
1447:../../Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_MSCR_ECCEN_Msk           (1UL << MEMSYSCTL_MSCR_ECCEN_Pos)           /*!< MEMSYSC
1448:../../Drivers/CMSIS/Include/core_cm55.h **** 
1449:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief MemSysCtl Prefetcher Control Register Definitions */
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 27


1450:../../Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PFCR_MAX_OS_Pos           7U                                         /*!< MEMSYSC
1451:../../Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PFCR_MAX_OS_Msk          (0x7UL << MEMSYSCTL_PFCR_MAX_OS_Pos)        /*!< MEMSYSC
1452:../../Drivers/CMSIS/Include/core_cm55.h **** 
1453:../../Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PFCR_MAX_LA_Pos           4U                                         /*!< MEMSYSC
1454:../../Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PFCR_MAX_LA_Msk          (0x7UL << MEMSYSCTL_PFCR_MAX_LA_Pos)        /*!< MEMSYSC
1455:../../Drivers/CMSIS/Include/core_cm55.h **** 
1456:../../Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PFCR_MIN_LA_Pos           1U                                         /*!< MEMSYSC
1457:../../Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PFCR_MIN_LA_Msk          (0x7UL << MEMSYSCTL_PFCR_MIN_LA_Pos)        /*!< MEMSYSC
1458:../../Drivers/CMSIS/Include/core_cm55.h **** 
1459:../../Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PFCR_ENABLE_Pos           0U                                         /*!< MEMSYSC
1460:../../Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PFCR_ENABLE_Msk          (1UL /*<< MEMSYSCTL_PFCR_ENABLE_Pos*/)      /*!< MEMSYSC
1461:../../Drivers/CMSIS/Include/core_cm55.h **** 
1462:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief MemSysCtl ITCM Control Register Definitions */
1463:../../Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITCMCR_SZ_Pos             3U                                         /*!< MEMSYSC
1464:../../Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITCMCR_SZ_Msk            (0xFUL << MEMSYSCTL_ITCMCR_SZ_Pos)          /*!< MEMSYSC
1465:../../Drivers/CMSIS/Include/core_cm55.h **** 
1466:../../Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITCMCR_EN_Pos             0U                                         /*!< MEMSYSC
1467:../../Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITCMCR_EN_Msk            (1UL /*<< MEMSYSCTL_ITCMCR_EN_Pos*/)        /*!< MEMSYSC
1468:../../Drivers/CMSIS/Include/core_cm55.h **** 
1469:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief MemSysCtl DTCM Control Register Definitions */
1470:../../Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTCMCR_SZ_Pos             3U                                         /*!< MEMSYSC
1471:../../Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTCMCR_SZ_Msk            (0xFUL << MEMSYSCTL_DTCMCR_SZ_Pos)          /*!< MEMSYSC
1472:../../Drivers/CMSIS/Include/core_cm55.h **** 
1473:../../Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTCMCR_EN_Pos             0U                                         /*!< MEMSYSC
1474:../../Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTCMCR_EN_Msk            (1UL /*<< MEMSYSCTL_DTCMCR_EN_Pos*/)        /*!< MEMSYSC
1475:../../Drivers/CMSIS/Include/core_cm55.h **** 
1476:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief MemSysCtl P-AHB Control Register Definitions */
1477:../../Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PAHBCR_SZ_Pos             1U                                         /*!< MEMSYSC
1478:../../Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PAHBCR_SZ_Msk            (0x7UL << MEMSYSCTL_PAHBCR_SZ_Pos)          /*!< MEMSYSC
1479:../../Drivers/CMSIS/Include/core_cm55.h **** 
1480:../../Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PAHBCR_EN_Pos             0U                                         /*!< MEMSYSC
1481:../../Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_PAHBCR_EN_Msk            (1UL /*<< MEMSYSCTL_PAHBCR_EN_Pos*/)        /*!< MEMSYSC
1482:../../Drivers/CMSIS/Include/core_cm55.h **** 
1483:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief MemSysCtl ITGU Control Register Definitions */
1484:../../Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITGU_CTRL_DEREN_Pos       1U                                         /*!< MEMSYSC
1485:../../Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITGU_CTRL_DEREN_Msk      (1UL << MEMSYSCTL_ITGU_CTRL_DEREN_Pos)      /*!< MEMSYSC
1486:../../Drivers/CMSIS/Include/core_cm55.h **** 
1487:../../Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITGU_CTRL_DBFEN_Pos       0U                                         /*!< MEMSYSC
1488:../../Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITGU_CTRL_DBFEN_Msk      (1UL /*<< MEMSYSCTL_ITGU_CTRL_DBFEN_Pos*/)  /*!< MEMSYSC
1489:../../Drivers/CMSIS/Include/core_cm55.h **** 
1490:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief MemSysCtl ITGU Configuration Register Definitions */
1491:../../Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITGU_CFG_PRESENT_Pos     31U                                         /*!< MEMSYSC
1492:../../Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITGU_CFG_PRESENT_Msk     (1UL << MEMSYSCTL_ITGU_CFG_PRESENT_Pos)     /*!< MEMSYSC
1493:../../Drivers/CMSIS/Include/core_cm55.h **** 
1494:../../Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITGU_CFG_NUMBLKS_Pos      8U                                         /*!< MEMSYSC
1495:../../Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITGU_CFG_NUMBLKS_Msk     (0xFUL << MEMSYSCTL_ITGU_CFG_NUMBLKS_Pos)   /*!< MEMSYSC
1496:../../Drivers/CMSIS/Include/core_cm55.h **** 
1497:../../Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITGU_CFG_BLKSZ_Pos        0U                                         /*!< MEMSYSC
1498:../../Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_ITGU_CFG_BLKSZ_Msk       (0xFUL /*<< MEMSYSCTL_ITGU_CFG_BLKSZ_Pos*/) /*!< MEMSYSC
1499:../../Drivers/CMSIS/Include/core_cm55.h **** 
1500:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief MemSysCtl DTGU Control Registers Definitions */
1501:../../Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTGU_CTRL_DEREN_Pos       1U                                         /*!< MEMSYSC
1502:../../Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTGU_CTRL_DEREN_Msk      (1UL << MEMSYSCTL_DTGU_CTRL_DEREN_Pos)      /*!< MEMSYSC
1503:../../Drivers/CMSIS/Include/core_cm55.h **** 
1504:../../Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTGU_CTRL_DBFEN_Pos       0U                                         /*!< MEMSYSC
1505:../../Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTGU_CTRL_DBFEN_Msk      (1UL /*<< MEMSYSCTL_DTGU_CTRL_DBFEN_Pos*/)  /*!< MEMSYSC
1506:../../Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 28


1507:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief MemSysCtl DTGU Configuration Register Definitions */
1508:../../Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTGU_CFG_PRESENT_Pos     31U                                         /*!< MEMSYSC
1509:../../Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTGU_CFG_PRESENT_Msk     (1UL << MEMSYSCTL_DTGU_CFG_PRESENT_Pos)     /*!< MEMSYSC
1510:../../Drivers/CMSIS/Include/core_cm55.h **** 
1511:../../Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTGU_CFG_NUMBLKS_Pos      8U                                         /*!< MEMSYSC
1512:../../Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTGU_CFG_NUMBLKS_Msk     (0xFUL << MEMSYSCTL_DTGU_CFG_NUMBLKS_Pos)   /*!< MEMSYSC
1513:../../Drivers/CMSIS/Include/core_cm55.h **** 
1514:../../Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTGU_CFG_BLKSZ_Pos        0U                                         /*!< MEMSYSC
1515:../../Drivers/CMSIS/Include/core_cm55.h **** #define MEMSYSCTL_DTGU_CFG_BLKSZ_Msk       (0xFUL /*<< MEMSYSCTL_DTGU_CFG_BLKSZ_Pos*/) /*!< MEMSYSC
1516:../../Drivers/CMSIS/Include/core_cm55.h **** 
1517:../../Drivers/CMSIS/Include/core_cm55.h **** /*@}*/ /* end of group MemSysCtl_Type */
1518:../../Drivers/CMSIS/Include/core_cm55.h **** 
1519:../../Drivers/CMSIS/Include/core_cm55.h **** 
1520:../../Drivers/CMSIS/Include/core_cm55.h **** /**
1521:../../Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1522:../../Drivers/CMSIS/Include/core_cm55.h ****   \defgroup PwrModCtl_Type     Power Mode Control Registers
1523:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Power Mode Control Registers (PWRMODCTL)
1524:../../Drivers/CMSIS/Include/core_cm55.h ****   @{
1525:../../Drivers/CMSIS/Include/core_cm55.h ****  */
1526:../../Drivers/CMSIS/Include/core_cm55.h **** 
1527:../../Drivers/CMSIS/Include/core_cm55.h **** /**
1528:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Power Mode Control Registers (PWRMODCTL).
1529:../../Drivers/CMSIS/Include/core_cm55.h ****  */
1530:../../Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1531:../../Drivers/CMSIS/Include/core_cm55.h **** {
1532:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CPDLPSTATE;             /*!< Offset: 0x000 (R/W)  Core Power Domain Low Power Stat
1533:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DPDLPSTATE;             /*!< Offset: 0x004 (R/W)  Debug Power Domain Low Power Sta
1534:../../Drivers/CMSIS/Include/core_cm55.h **** } PwrModCtl_Type;
1535:../../Drivers/CMSIS/Include/core_cm55.h **** 
1536:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief PwrModCtl Core Power Domain Low Power State Register Definitions */
1537:../../Drivers/CMSIS/Include/core_cm55.h **** #define PWRMODCTL_CPDLPSTATE_RLPSTATE_Pos   8U                                              /*!< PW
1538:../../Drivers/CMSIS/Include/core_cm55.h **** #define PWRMODCTL_CPDLPSTATE_RLPSTATE_Msk  (0x3UL << PWRMODCTL_CPDLPSTATE_RLPSTATE_Pos)     /*!< PW
1539:../../Drivers/CMSIS/Include/core_cm55.h **** 
1540:../../Drivers/CMSIS/Include/core_cm55.h **** #define PWRMODCTL_CPDLPSTATE_ELPSTATE_Pos   4U                                              /*!< PW
1541:../../Drivers/CMSIS/Include/core_cm55.h **** #define PWRMODCTL_CPDLPSTATE_ELPSTATE_Msk  (0x3UL << PWRMODCTL_CPDLPSTATE_ELPSTATE_Pos)     /*!< PW
1542:../../Drivers/CMSIS/Include/core_cm55.h **** 
1543:../../Drivers/CMSIS/Include/core_cm55.h **** #define PWRMODCTL_CPDLPSTATE_CLPSTATE_Pos   0U                                              /*!< PW
1544:../../Drivers/CMSIS/Include/core_cm55.h **** #define PWRMODCTL_CPDLPSTATE_CLPSTATE_Msk  (0x3UL /*<< PWRMODCTL_CPDLPSTATE_CLPSTATE_Pos*/) /*!< PW
1545:../../Drivers/CMSIS/Include/core_cm55.h **** 
1546:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief PwrModCtl Debug Power Domain Low Power State Register Definitions */
1547:../../Drivers/CMSIS/Include/core_cm55.h **** #define PWRMODCTL_DPDLPSTATE_DLPSTATE_Pos   0U                                              /*!< PW
1548:../../Drivers/CMSIS/Include/core_cm55.h **** #define PWRMODCTL_DPDLPSTATE_DLPSTATE_Msk  (0x3UL /*<< PWRMODCTL_DPDLPSTATE_DLPSTATE_Pos*/) /*!< PW
1549:../../Drivers/CMSIS/Include/core_cm55.h **** 
1550:../../Drivers/CMSIS/Include/core_cm55.h **** /*@}*/ /* end of group PwrModCtl_Type */
1551:../../Drivers/CMSIS/Include/core_cm55.h **** 
1552:../../Drivers/CMSIS/Include/core_cm55.h **** 
1553:../../Drivers/CMSIS/Include/core_cm55.h **** /**
1554:../../Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1555:../../Drivers/CMSIS/Include/core_cm55.h ****   \defgroup EWIC_Type     External Wakeup Interrupt Controller Registers
1556:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the External Wakeup Interrupt Controller Registers (EWIC)
1557:../../Drivers/CMSIS/Include/core_cm55.h ****   @{
1558:../../Drivers/CMSIS/Include/core_cm55.h ****  */
1559:../../Drivers/CMSIS/Include/core_cm55.h **** 
1560:../../Drivers/CMSIS/Include/core_cm55.h **** /**
1561:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the External Wakeup Interrupt Controller Registers (EWIC).
1562:../../Drivers/CMSIS/Include/core_cm55.h ****  */
1563:../../Drivers/CMSIS/Include/core_cm55.h **** typedef struct
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 29


1564:../../Drivers/CMSIS/Include/core_cm55.h **** {
1565:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t EWIC_CR;                /*!< Offset: 0x000 (R/W)  EWIC Control Register */
1566:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t EWIC_ASCR;              /*!< Offset: 0x004 (R/W)  EWIC Automatic Sequence Control 
1567:../../Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t EWIC_CLRMASK;           /*!< Offset: 0x008 ( /W)  EWIC Clear Mask Register */
1568:../../Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t EWIC_NUMID;             /*!< Offset: 0x00C (R/ )  EWIC Event Number ID Register */
1569:../../Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[124U];
1570:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t EWIC_MASKA;             /*!< Offset: 0x200 (R/W)  EWIC MaskA Register */
1571:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t EWIC_MASKn[15];         /*!< Offset: 0x204 (R/W)  EWIC Maskn Registers */
1572:../../Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED1[112U];
1573:../../Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t EWIC_PENDA;             /*!< Offset: 0x400 (R/ )  EWIC PendA Event Register */
1574:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t EWIC_PENDn[15];         /*!< Offset: 0x404 (R/W)  EWIC Pendn Event Registers */
1575:../../Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED2[112U];
1576:../../Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t EWIC_PSR;               /*!< Offset: 0x600 (R/ )  EWIC Pend Summary Register */
1577:../../Drivers/CMSIS/Include/core_cm55.h **** } EWIC_Type;
1578:../../Drivers/CMSIS/Include/core_cm55.h **** 
1579:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief EWIC Control Register Definitions */
1580:../../Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EWIC_CR_EN_Pos                 0U                                         /*!< EWIC EW
1581:../../Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EWIC_CR_EN_Msk                (1UL /*<< EWIC_EWIC_CR_EN_Pos*/)            /*!< EWIC EW
1582:../../Drivers/CMSIS/Include/core_cm55.h **** 
1583:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief EWIC Automatic Sequence Control Register Definitions */
1584:../../Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EWIC_ASCR_ASPU_Pos             1U                                         /*!< EWIC EW
1585:../../Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EWIC_ASCR_ASPU_Msk            (1UL << EWIC_EWIC_ASCR_ASPU_Pos)            /*!< EWIC EW
1586:../../Drivers/CMSIS/Include/core_cm55.h **** 
1587:../../Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EWIC_ASCR_ASPD_Pos             0U                                         /*!< EWIC EW
1588:../../Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EWIC_ASCR_ASPD_Msk            (1UL /*<< EWIC_EWIC_ASCR_ASPD_Pos*/)        /*!< EWIC EW
1589:../../Drivers/CMSIS/Include/core_cm55.h **** 
1590:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief EWIC Event Number ID Register Definitions */
1591:../../Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EWIC_NUMID_NUMEVENT_Pos        0U                                         /*!< EWIC_NU
1592:../../Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EWIC_NUMID_NUMEVENT_Msk       (0xFFFFUL /*<< EWIC_EWIC_NUMID_NUMEVENT_Pos*/) /*!< EWIC
1593:../../Drivers/CMSIS/Include/core_cm55.h **** 
1594:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief EWIC Mask A Register Definitions */
1595:../../Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EWIC_MASKA_EDBGREQ_Pos         2U                                         /*!< EWIC EW
1596:../../Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EWIC_MASKA_EDBGREQ_Msk        (1UL << EWIC_EWIC_MASKA_EDBGREQ_Pos)        /*!< EWIC EW
1597:../../Drivers/CMSIS/Include/core_cm55.h **** 
1598:../../Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EWIC_MASKA_NMI_Pos             1U                                         /*!< EWIC EW
1599:../../Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EWIC_MASKA_NMI_Msk            (1UL << EWIC_EWIC_MASKA_NMI_Pos)            /*!< EWIC EW
1600:../../Drivers/CMSIS/Include/core_cm55.h **** 
1601:../../Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EWIC_MASKA_EVENT_Pos           0U                                         /*!< EWIC EW
1602:../../Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EWIC_MASKA_EVENT_Msk          (1UL /*<< EWIC_EWIC_MASKA_EVENT_Pos*/)      /*!< EWIC EW
1603:../../Drivers/CMSIS/Include/core_cm55.h **** 
1604:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief EWIC Mask n Register Definitions */
1605:../../Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EWIC_MASKn_IRQ_Pos             0U                                         /*!< EWIC EW
1606:../../Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EWIC_MASKn_IRQ_Msk            (0xFFFFFFFFUL /*<< EWIC_EWIC_MASKn_IRQ_Pos*/) /*!< EWIC 
1607:../../Drivers/CMSIS/Include/core_cm55.h **** 
1608:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief EWIC Pend A Register Definitions */
1609:../../Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EWIC_PENDA_EDBGREQ_Pos         2U                                         /*!< EWIC EW
1610:../../Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EWIC_PENDA_EDBGREQ_Msk        (1UL << EWIC_EWIC_PENDA_EDBGREQ_Pos)        /*!< EWIC EW
1611:../../Drivers/CMSIS/Include/core_cm55.h **** 
1612:../../Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EWIC_PENDA_NMI_Pos             1U                                         /*!< EWIC EW
1613:../../Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EWIC_PENDA_NMI_Msk            (1UL << EWIC_EWIC_PENDA_NMI_Pos)            /*!< EWIC EW
1614:../../Drivers/CMSIS/Include/core_cm55.h **** 
1615:../../Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EWIC_PENDA_EVENT_Pos           0U                                         /*!< EWIC EW
1616:../../Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EWIC_PENDA_EVENT_Msk          (1UL /*<< EWIC_EWIC_PENDA_EVENT_Pos*/)      /*!< EWIC EW
1617:../../Drivers/CMSIS/Include/core_cm55.h **** 
1618:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief EWIC Pend n Register Definitions */
1619:../../Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EWIC_PENDn_IRQ_Pos             0U                                         /*!< EWIC EW
1620:../../Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EWIC_PENDn_IRQ_Msk            (0xFFFFFFFFUL /*<< EWIC_EWIC_PENDn_IRQ_Pos*/) /*!< EWIC 
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 30


1621:../../Drivers/CMSIS/Include/core_cm55.h **** 
1622:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief EWIC Pend Summary Register Definitions */
1623:../../Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EWIC_PSR_NZ_Pos                1U                                         /*!< EWIC EW
1624:../../Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EWIC_PSR_NZ_Msk               (0x7FFFUL << EWIC_EWIC_PSR_NZ_Pos)          /*!< EWIC EW
1625:../../Drivers/CMSIS/Include/core_cm55.h **** 
1626:../../Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EWIC_PSR_NZA_Pos               0U                                         /*!< EWIC EW
1627:../../Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_EWIC_PSR_NZA_Msk              (1UL /*<< EWIC_EWIC_PSR_NZA_Pos*/)          /*!< EWIC EW
1628:../../Drivers/CMSIS/Include/core_cm55.h **** 
1629:../../Drivers/CMSIS/Include/core_cm55.h **** /*@}*/ /* end of group EWIC_Type */
1630:../../Drivers/CMSIS/Include/core_cm55.h **** 
1631:../../Drivers/CMSIS/Include/core_cm55.h **** 
1632:../../Drivers/CMSIS/Include/core_cm55.h **** /**
1633:../../Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1634:../../Drivers/CMSIS/Include/core_cm55.h ****   \defgroup EWIC_ISA_Type     External Wakeup Interrupt Controller (EWIC) interrupt status access r
1635:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the External Wakeup Interrupt Controller interrupt status access r
1636:../../Drivers/CMSIS/Include/core_cm55.h ****   @{
1637:../../Drivers/CMSIS/Include/core_cm55.h ****  */
1638:../../Drivers/CMSIS/Include/core_cm55.h **** 
1639:../../Drivers/CMSIS/Include/core_cm55.h **** /**
1640:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the External Wakeup Interrupt Controller interrupt status access
1641:../../Drivers/CMSIS/Include/core_cm55.h ****  */
1642:../../Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1643:../../Drivers/CMSIS/Include/core_cm55.h **** {
1644:../../Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t EVENTSPR;               /*!< Offset: 0x000 ( /W)  Event Set Pending Register */
1645:../../Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[31U];
1646:../../Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t EVENTMASKA;             /*!< Offset: 0x080 (R/ )  Event Mask A Register */
1647:../../Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t EVENTMASKn[15];         /*!< Offset: 0x084 (R/ )  Event Mask Register */
1648:../../Drivers/CMSIS/Include/core_cm55.h **** } EWIC_ISA_Type;
1649:../../Drivers/CMSIS/Include/core_cm55.h **** 
1650:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief EWIC_ISA Event Set Pending Register Definitions */
1651:../../Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_ISA_EVENTSPR_EDBGREQ_Pos       2U                                         /*!< EWIC_IS
1652:../../Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_ISA_EVENTSPR_EDBGREQ_Msk      (1UL << EWIC_ISA_EVENTSPR_EDBGREQ_Pos)      /*!< EWIC_IS
1653:../../Drivers/CMSIS/Include/core_cm55.h **** 
1654:../../Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_ISA_EVENTSPR_NMI_Pos           1U                                         /*!< EWIC_IS
1655:../../Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_ISA_EVENTSPR_NMI_Msk          (1UL << EWIC_ISA_EVENTSPR_NMI_Pos)          /*!< EWIC_IS
1656:../../Drivers/CMSIS/Include/core_cm55.h **** 
1657:../../Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_ISA_EVENTSPR_EVENT_Pos         0U                                         /*!< EWIC_IS
1658:../../Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_ISA_EVENTSPR_EVENT_Msk        (1UL /*<< EWIC_ISA_EVENTSPR_EVENT_Pos*/)    /*!< EWIC_IS
1659:../../Drivers/CMSIS/Include/core_cm55.h **** 
1660:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief EWIC_ISA Event Mask A Register Definitions */
1661:../../Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_ISA_EVENTMASKA_EDBGREQ_Pos     2U                                         /*!< EWIC_IS
1662:../../Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_ISA_EVENTMASKA_EDBGREQ_Msk    (1UL << EWIC_ISA_EVENTMASKA_EDBGREQ_Pos)    /*!< EWIC_IS
1663:../../Drivers/CMSIS/Include/core_cm55.h **** 
1664:../../Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_ISA_EVENTMASKA_NMI_Pos         1U                                         /*!< EWIC_IS
1665:../../Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_ISA_EVENTMASKA_NMI_Msk        (1UL << EWIC_ISA_EVENTMASKA_NMI_Pos)        /*!< EWIC_IS
1666:../../Drivers/CMSIS/Include/core_cm55.h **** 
1667:../../Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_ISA_EVENTMASKA_EVENT_Pos       0U                                         /*!< EWIC_IS
1668:../../Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_ISA_EVENTMASKA_EVENT_Msk      (1UL /*<< EWIC_ISA_EVENTMASKA_EVENT_Pos*/)  /*!< EWIC_IS
1669:../../Drivers/CMSIS/Include/core_cm55.h **** 
1670:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief EWIC_ISA Event Mask n Register Definitions */
1671:../../Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_ISA_EVENTMASKn_IRQ_Pos         0U                                         /*!< EWIC_IS
1672:../../Drivers/CMSIS/Include/core_cm55.h **** #define EWIC_ISA_EVENTMASKn_IRQ_Msk        (0xFFFFFFFFUL /*<< EWIC_ISA_EVENTMASKn_IRQ_Pos*/) /*!< E
1673:../../Drivers/CMSIS/Include/core_cm55.h **** 
1674:../../Drivers/CMSIS/Include/core_cm55.h **** /*@}*/ /* end of group EWIC_ISA_Type */
1675:../../Drivers/CMSIS/Include/core_cm55.h **** 
1676:../../Drivers/CMSIS/Include/core_cm55.h **** 
1677:../../Drivers/CMSIS/Include/core_cm55.h **** /**
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 31


1678:../../Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1679:../../Drivers/CMSIS/Include/core_cm55.h ****   \defgroup ErrBnk_Type     Error Banking Registers (IMPLEMENTATION DEFINED)
1680:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Error Banking Registers (ERRBNK)
1681:../../Drivers/CMSIS/Include/core_cm55.h ****   @{
1682:../../Drivers/CMSIS/Include/core_cm55.h ****  */
1683:../../Drivers/CMSIS/Include/core_cm55.h **** 
1684:../../Drivers/CMSIS/Include/core_cm55.h **** /**
1685:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Error Banking Registers (ERRBNK).
1686:../../Drivers/CMSIS/Include/core_cm55.h ****  */
1687:../../Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1688:../../Drivers/CMSIS/Include/core_cm55.h **** {
1689:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t IEBR0;                  /*!< Offset: 0x000 (R/W)  Instruction Cache Error Bank Reg
1690:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t IEBR1;                  /*!< Offset: 0x004 (R/W)  Instruction Cache Error Bank Reg
1691:../../Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[2U];
1692:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DEBR0;                  /*!< Offset: 0x010 (R/W)  Data Cache Error Bank Register 0
1693:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DEBR1;                  /*!< Offset: 0x014 (R/W)  Data Cache Error Bank Register 1
1694:../../Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED1[2U];
1695:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t TEBR0;                  /*!< Offset: 0x020 (R/W)  TCM Error Bank Register 0 */
1696:../../Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED2[1U];
1697:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t TEBR1;                  /*!< Offset: 0x028 (R/W)  TCM Error Bank Register 1 */
1698:../../Drivers/CMSIS/Include/core_cm55.h **** } ErrBnk_Type;
1699:../../Drivers/CMSIS/Include/core_cm55.h **** 
1700:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief ErrBnk Instruction Cache Error Bank Register 0 Definitions */
1701:../../Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR0_SWDEF_Pos             30U                                         /*!< ERRBNK 
1702:../../Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR0_SWDEF_Msk             (0x3UL << ERRBNK_IEBR0_SWDEF_Pos)           /*!< ERRBNK 
1703:../../Drivers/CMSIS/Include/core_cm55.h **** 
1704:../../Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR0_BANK_Pos              16U                                         /*!< ERRBNK 
1705:../../Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR0_BANK_Msk              (1UL << ERRBNK_IEBR0_BANK_Pos)              /*!< ERRBNK 
1706:../../Drivers/CMSIS/Include/core_cm55.h **** 
1707:../../Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR0_LOCATION_Pos           2U                                         /*!< ERRBNK 
1708:../../Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR0_LOCATION_Msk          (0x3FFFUL << ERRBNK_IEBR0_LOCATION_Pos)     /*!< ERRBNK 
1709:../../Drivers/CMSIS/Include/core_cm55.h **** 
1710:../../Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR0_LOCKED_Pos             1U                                         /*!< ERRBNK 
1711:../../Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR0_LOCKED_Msk            (1UL << ERRBNK_IEBR0_LOCKED_Pos)            /*!< ERRBNK 
1712:../../Drivers/CMSIS/Include/core_cm55.h **** 
1713:../../Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR0_VALID_Pos              0U                                         /*!< ERRBNK 
1714:../../Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR0_VALID_Msk             (1UL << /*ERRBNK_IEBR0_VALID_Pos*/)         /*!< ERRBNK 
1715:../../Drivers/CMSIS/Include/core_cm55.h **** 
1716:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief ErrBnk Instruction Cache Error Bank Register 1 Definitions */
1717:../../Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR1_SWDEF_Pos             30U                                         /*!< ERRBNK 
1718:../../Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR1_SWDEF_Msk             (0x3UL << ERRBNK_IEBR1_SWDEF_Pos)           /*!< ERRBNK 
1719:../../Drivers/CMSIS/Include/core_cm55.h **** 
1720:../../Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR1_BANK_Pos              16U                                         /*!< ERRBNK 
1721:../../Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR1_BANK_Msk              (1UL << ERRBNK_IEBR1_BANK_Pos)              /*!< ERRBNK 
1722:../../Drivers/CMSIS/Include/core_cm55.h **** 
1723:../../Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR1_LOCATION_Pos           2U                                         /*!< ERRBNK 
1724:../../Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR1_LOCATION_Msk          (0x3FFFUL << ERRBNK_IEBR1_LOCATION_Pos)     /*!< ERRBNK 
1725:../../Drivers/CMSIS/Include/core_cm55.h **** 
1726:../../Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR1_LOCKED_Pos             1U                                         /*!< ERRBNK 
1727:../../Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR1_LOCKED_Msk            (1UL << ERRBNK_IEBR1_LOCKED_Pos)            /*!< ERRBNK 
1728:../../Drivers/CMSIS/Include/core_cm55.h **** 
1729:../../Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR1_VALID_Pos              0U                                         /*!< ERRBNK 
1730:../../Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_IEBR1_VALID_Msk             (1UL << /*ERRBNK_IEBR1_VALID_Pos*/)         /*!< ERRBNK 
1731:../../Drivers/CMSIS/Include/core_cm55.h **** 
1732:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief ErrBnk Data Cache Error Bank Register 0 Definitions */
1733:../../Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_SWDEF_Pos             30U                                         /*!< ERRBNK 
1734:../../Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_SWDEF_Msk             (0x3UL << ERRBNK_DEBR0_SWDEF_Pos)           /*!< ERRBNK 
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 32


1735:../../Drivers/CMSIS/Include/core_cm55.h **** 
1736:../../Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_TYPE_Pos              17U                                         /*!< ERRBNK 
1737:../../Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_TYPE_Msk              (1UL << ERRBNK_DEBR0_TYPE_Pos)              /*!< ERRBNK 
1738:../../Drivers/CMSIS/Include/core_cm55.h **** 
1739:../../Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_BANK_Pos              16U                                         /*!< ERRBNK 
1740:../../Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_BANK_Msk              (1UL << ERRBNK_DEBR0_BANK_Pos)              /*!< ERRBNK 
1741:../../Drivers/CMSIS/Include/core_cm55.h **** 
1742:../../Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_LOCATION_Pos           2U                                         /*!< ERRBNK 
1743:../../Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_LOCATION_Msk          (0x3FFFUL << ERRBNK_DEBR0_LOCATION_Pos)     /*!< ERRBNK 
1744:../../Drivers/CMSIS/Include/core_cm55.h **** 
1745:../../Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_LOCKED_Pos             1U                                         /*!< ERRBNK 
1746:../../Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_LOCKED_Msk            (1UL << ERRBNK_DEBR0_LOCKED_Pos)            /*!< ERRBNK 
1747:../../Drivers/CMSIS/Include/core_cm55.h **** 
1748:../../Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_VALID_Pos              0U                                         /*!< ERRBNK 
1749:../../Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR0_VALID_Msk             (1UL << /*ERRBNK_DEBR0_VALID_Pos*/)         /*!< ERRBNK 
1750:../../Drivers/CMSIS/Include/core_cm55.h **** 
1751:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief ErrBnk Data Cache Error Bank Register 1 Definitions */
1752:../../Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_SWDEF_Pos             30U                                         /*!< ERRBNK 
1753:../../Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_SWDEF_Msk             (0x3UL << ERRBNK_DEBR1_SWDEF_Pos)           /*!< ERRBNK 
1754:../../Drivers/CMSIS/Include/core_cm55.h **** 
1755:../../Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_TYPE_Pos              17U                                         /*!< ERRBNK 
1756:../../Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_TYPE_Msk              (1UL << ERRBNK_DEBR1_TYPE_Pos)              /*!< ERRBNK 
1757:../../Drivers/CMSIS/Include/core_cm55.h **** 
1758:../../Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_BANK_Pos              16U                                         /*!< ERRBNK 
1759:../../Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_BANK_Msk              (1UL << ERRBNK_DEBR1_BANK_Pos)              /*!< ERRBNK 
1760:../../Drivers/CMSIS/Include/core_cm55.h **** 
1761:../../Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_LOCATION_Pos           2U                                         /*!< ERRBNK 
1762:../../Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_LOCATION_Msk          (0x3FFFUL << ERRBNK_DEBR1_LOCATION_Pos)     /*!< ERRBNK 
1763:../../Drivers/CMSIS/Include/core_cm55.h **** 
1764:../../Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_LOCKED_Pos             1U                                         /*!< ERRBNK 
1765:../../Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_LOCKED_Msk            (1UL << ERRBNK_DEBR1_LOCKED_Pos)            /*!< ERRBNK 
1766:../../Drivers/CMSIS/Include/core_cm55.h **** 
1767:../../Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_VALID_Pos              0U                                         /*!< ERRBNK 
1768:../../Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_DEBR1_VALID_Msk             (1UL << /*ERRBNK_DEBR1_VALID_Pos*/)         /*!< ERRBNK 
1769:../../Drivers/CMSIS/Include/core_cm55.h **** 
1770:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief ErrBnk TCM Error Bank Register 0 Definitions */
1771:../../Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_SWDEF_Pos             30U                                         /*!< ERRBNK 
1772:../../Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_SWDEF_Msk             (0x3UL << ERRBNK_TEBR0_SWDEF_Pos)           /*!< ERRBNK 
1773:../../Drivers/CMSIS/Include/core_cm55.h **** 
1774:../../Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_POISON_Pos            28U                                         /*!< ERRBNK 
1775:../../Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_POISON_Msk            (1UL << ERRBNK_TEBR0_POISON_Pos)            /*!< ERRBNK 
1776:../../Drivers/CMSIS/Include/core_cm55.h **** 
1777:../../Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_TYPE_Pos              27U                                         /*!< ERRBNK 
1778:../../Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_TYPE_Msk              (1UL << ERRBNK_TEBR0_TYPE_Pos)              /*!< ERRBNK 
1779:../../Drivers/CMSIS/Include/core_cm55.h **** 
1780:../../Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_BANK_Pos              24U                                         /*!< ERRBNK 
1781:../../Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_BANK_Msk              (0x7UL << ERRBNK_TEBR0_BANK_Pos)            /*!< ERRBNK 
1782:../../Drivers/CMSIS/Include/core_cm55.h **** 
1783:../../Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_LOCATION_Pos           2U                                         /*!< ERRBNK 
1784:../../Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_LOCATION_Msk          (0x3FFFFFUL << ERRBNK_TEBR0_LOCATION_Pos)   /*!< ERRBNK 
1785:../../Drivers/CMSIS/Include/core_cm55.h **** 
1786:../../Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_LOCKED_Pos             1U                                         /*!< ERRBNK 
1787:../../Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_LOCKED_Msk            (1UL << ERRBNK_TEBR0_LOCKED_Pos)            /*!< ERRBNK 
1788:../../Drivers/CMSIS/Include/core_cm55.h **** 
1789:../../Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_VALID_Pos              0U                                         /*!< ERRBNK 
1790:../../Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR0_VALID_Msk             (1UL << /*ERRBNK_TEBR0_VALID_Pos*/)         /*!< ERRBNK 
1791:../../Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 33


1792:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief ErrBnk TCM Error Bank Register 1 Definitions */
1793:../../Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_SWDEF_Pos             30U                                         /*!< ERRBNK 
1794:../../Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_SWDEF_Msk             (0x3UL << ERRBNK_TEBR1_SWDEF_Pos)           /*!< ERRBNK 
1795:../../Drivers/CMSIS/Include/core_cm55.h **** 
1796:../../Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_POISON_Pos            28U                                         /*!< ERRBNK 
1797:../../Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_POISON_Msk            (1UL << ERRBNK_TEBR1_POISON_Pos)            /*!< ERRBNK 
1798:../../Drivers/CMSIS/Include/core_cm55.h **** 
1799:../../Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_TYPE_Pos              27U                                         /*!< ERRBNK 
1800:../../Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_TYPE_Msk              (1UL << ERRBNK_TEBR1_TYPE_Pos)              /*!< ERRBNK 
1801:../../Drivers/CMSIS/Include/core_cm55.h **** 
1802:../../Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_BANK_Pos              24U                                         /*!< ERRBNK 
1803:../../Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_BANK_Msk              (0x7UL << ERRBNK_TEBR1_BANK_Pos)            /*!< ERRBNK 
1804:../../Drivers/CMSIS/Include/core_cm55.h **** 
1805:../../Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_LOCATION_Pos           2U                                         /*!< ERRBNK 
1806:../../Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_LOCATION_Msk          (0x3FFFFFUL << ERRBNK_TEBR1_LOCATION_Pos)   /*!< ERRBNK 
1807:../../Drivers/CMSIS/Include/core_cm55.h **** 
1808:../../Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_LOCKED_Pos             1U                                         /*!< ERRBNK 
1809:../../Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_LOCKED_Msk            (1UL << ERRBNK_TEBR1_LOCKED_Pos)            /*!< ERRBNK 
1810:../../Drivers/CMSIS/Include/core_cm55.h **** 
1811:../../Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_VALID_Pos              0U                                         /*!< ERRBNK 
1812:../../Drivers/CMSIS/Include/core_cm55.h **** #define ERRBNK_TEBR1_VALID_Msk             (1UL << /*ERRBNK_TEBR1_VALID_Pos*/)         /*!< ERRBNK 
1813:../../Drivers/CMSIS/Include/core_cm55.h **** 
1814:../../Drivers/CMSIS/Include/core_cm55.h **** /*@}*/ /* end of group ErrBnk_Type */
1815:../../Drivers/CMSIS/Include/core_cm55.h **** 
1816:../../Drivers/CMSIS/Include/core_cm55.h **** 
1817:../../Drivers/CMSIS/Include/core_cm55.h **** /**
1818:../../Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1819:../../Drivers/CMSIS/Include/core_cm55.h ****   \defgroup PrcCfgInf_Type     Processor Configuration Information Registers (IMPLEMENTATION DEFINE
1820:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Processor Configuration Information Registerss (PRCCFGINF)
1821:../../Drivers/CMSIS/Include/core_cm55.h ****   @{
1822:../../Drivers/CMSIS/Include/core_cm55.h ****  */
1823:../../Drivers/CMSIS/Include/core_cm55.h **** 
1824:../../Drivers/CMSIS/Include/core_cm55.h **** /**
1825:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Processor Configuration Information Registerss (PRCCFGINF).
1826:../../Drivers/CMSIS/Include/core_cm55.h ****  */
1827:../../Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1828:../../Drivers/CMSIS/Include/core_cm55.h **** {
1829:../../Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t CFGINFOSEL;             /*!< Offset: 0x000 ( /W)  Processor Configuration Informat
1830:../../Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t CFGINFORD;              /*!< Offset: 0x004 (R/ )  Processor Configuration Informat
1831:../../Drivers/CMSIS/Include/core_cm55.h **** } PrcCfgInf_Type;
1832:../../Drivers/CMSIS/Include/core_cm55.h **** 
1833:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief PrcCfgInf Processor Configuration Information Selection Register Definitions */
1834:../../Drivers/CMSIS/Include/core_cm55.h **** 
1835:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief PrcCfgInf Processor Configuration Information Read Data Register Definitions */
1836:../../Drivers/CMSIS/Include/core_cm55.h **** 
1837:../../Drivers/CMSIS/Include/core_cm55.h **** /*@}*/ /* end of group PrcCfgInf_Type */
1838:../../Drivers/CMSIS/Include/core_cm55.h **** 
1839:../../Drivers/CMSIS/Include/core_cm55.h **** 
1840:../../Drivers/CMSIS/Include/core_cm55.h **** /**
1841:../../Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1842:../../Drivers/CMSIS/Include/core_cm55.h ****   \defgroup STL_Type     Software Test Library Observation Registers
1843:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Software Test Library Observation Registerss (STL)
1844:../../Drivers/CMSIS/Include/core_cm55.h ****   @{
1845:../../Drivers/CMSIS/Include/core_cm55.h ****  */
1846:../../Drivers/CMSIS/Include/core_cm55.h **** 
1847:../../Drivers/CMSIS/Include/core_cm55.h **** /**
1848:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Software Test Library Observation Registerss (STL).
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 34


1849:../../Drivers/CMSIS/Include/core_cm55.h ****  */
1850:../../Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1851:../../Drivers/CMSIS/Include/core_cm55.h **** {
1852:../../Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t STLNVICPENDOR;          /*!< Offset: 0x000 (R/ )  NVIC Pending Priority Tree Regis
1853:../../Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t STLNVICACTVOR;          /*!< Offset: 0x004 (R/ )  NVIC Active Priority Tree Regist
1854:../../Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[2U];
1855:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t STLIDMPUSR;             /*!< Offset: 0x010 ( /W)  MPU Sample Register */
1856:../../Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t STLIMPUOR;              /*!< Offset: 0x014 (R/ )  MPU Region Hit Register */
1857:../../Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t STLD0MPUOR;             /*!< Offset: 0x018 (R/ )  MPU Memory Attributes Register 0
1858:../../Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t STLD1MPUOR;             /*!< Offset: 0x01C (R/ )  MPU Memory Attributes Register 1
1859:../../Drivers/CMSIS/Include/core_cm55.h **** 
1860:../../Drivers/CMSIS/Include/core_cm55.h **** } STL_Type;
1861:../../Drivers/CMSIS/Include/core_cm55.h **** 
1862:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief STL NVIC Pending Priority Tree Register Definitions */
1863:../../Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICPENDOR_VALID_Pos        18U                                         /*!< STL STL
1864:../../Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICPENDOR_VALID_Msk        (1UL << STL_STLNVICPENDOR_VALID_Pos)        /*!< STL STL
1865:../../Drivers/CMSIS/Include/core_cm55.h **** 
1866:../../Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICPENDOR_TARGET_Pos       17U                                         /*!< STL STL
1867:../../Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICPENDOR_TARGET_Msk       (1UL << STL_STLNVICPENDOR_TARGET_Pos)       /*!< STL STL
1868:../../Drivers/CMSIS/Include/core_cm55.h **** 
1869:../../Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICPENDOR_PRIORITY_Pos      9U                                         /*!< STL STL
1870:../../Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICPENDOR_PRIORITY_Msk     (0xFFUL << STL_STLNVICPENDOR_PRIORITY_Pos)  /*!< STL STL
1871:../../Drivers/CMSIS/Include/core_cm55.h **** 
1872:../../Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICPENDOR_INTNUM_Pos        0U                                         /*!< STL STL
1873:../../Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICPENDOR_INTNUM_Msk       (0x1FFUL /*<< STL_STLNVICPENDOR_INTNUM_Pos*/) /*!< STL S
1874:../../Drivers/CMSIS/Include/core_cm55.h **** 
1875:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief STL NVIC Active Priority Tree Register Definitions */
1876:../../Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICACTVOR_VALID_Pos        18U                                         /*!< STL STL
1877:../../Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICACTVOR_VALID_Msk        (1UL << STL_STLNVICACTVOR_VALID_Pos)        /*!< STL STL
1878:../../Drivers/CMSIS/Include/core_cm55.h **** 
1879:../../Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICACTVOR_TARGET_Pos       17U                                         /*!< STL STL
1880:../../Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICACTVOR_TARGET_Msk       (1UL << STL_STLNVICACTVOR_TARGET_Pos)       /*!< STL STL
1881:../../Drivers/CMSIS/Include/core_cm55.h **** 
1882:../../Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICACTVOR_PRIORITY_Pos      9U                                         /*!< STL STL
1883:../../Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICACTVOR_PRIORITY_Msk     (0xFFUL << STL_STLNVICACTVOR_PRIORITY_Pos)  /*!< STL STL
1884:../../Drivers/CMSIS/Include/core_cm55.h **** 
1885:../../Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICACTVOR_INTNUM_Pos        0U                                         /*!< STL STL
1886:../../Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLNVICACTVOR_INTNUM_Msk       (0x1FFUL /*<< STL_STLNVICACTVOR_INTNUM_Pos*/) /*!< STL S
1887:../../Drivers/CMSIS/Include/core_cm55.h **** 
1888:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief STL MPU Sample Register Definitions */
1889:../../Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLIDMPUSR_ADDR_Pos             5U                                         /*!< STL STL
1890:../../Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLIDMPUSR_ADDR_Msk            (0x7FFFFFFUL << STL_STLIDMPUSR_ADDR_Pos)    /*!< STL STL
1891:../../Drivers/CMSIS/Include/core_cm55.h **** 
1892:../../Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLIDMPUSR_INSTR_Pos            2U                                         /*!< STL STL
1893:../../Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLIDMPUSR_INSTR_Msk           (1UL << STL_STLIDMPUSR_INSTR_Pos)           /*!< STL STL
1894:../../Drivers/CMSIS/Include/core_cm55.h **** 
1895:../../Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLIDMPUSR_DATA_Pos             1U                                         /*!< STL STL
1896:../../Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLIDMPUSR_DATA_Msk            (1UL << STL_STLIDMPUSR_DATA_Pos)            /*!< STL STL
1897:../../Drivers/CMSIS/Include/core_cm55.h **** 
1898:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief STL MPU Region Hit Register Definitions */
1899:../../Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLIMPUOR_HITREGION_Pos         9U                                         /*!< STL STL
1900:../../Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLIMPUOR_HITREGION_Msk        (0xFFUL << STL_STLIMPUOR_HITREGION_Pos)     /*!< STL STL
1901:../../Drivers/CMSIS/Include/core_cm55.h **** 
1902:../../Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLIMPUOR_ATTR_Pos              0U                                         /*!< STL STL
1903:../../Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLIMPUOR_ATTR_Msk             (0x1FFUL /*<< STL_STLIMPUOR_ATTR_Pos*/)     /*!< STL STL
1904:../../Drivers/CMSIS/Include/core_cm55.h **** 
1905:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief STL MPU Memory Attributes Register 0 Definitions */
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 35


1906:../../Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLD0MPUOR_HITREGION_Pos        9U                                         /*!< STL STL
1907:../../Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLD0MPUOR_HITREGION_Msk       (0xFFUL << STL_STLD0MPUOR_HITREGION_Pos)    /*!< STL STL
1908:../../Drivers/CMSIS/Include/core_cm55.h **** 
1909:../../Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLD0MPUOR_ATTR_Pos             0U                                         /*!< STL STL
1910:../../Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLD0MPUOR_ATTR_Msk            (0x1FFUL /*<< STL_STLD0MPUOR_ATTR_Pos*/)    /*!< STL STL
1911:../../Drivers/CMSIS/Include/core_cm55.h **** 
1912:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief STL MPU Memory Attributes Register 1 Definitions */
1913:../../Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLD1MPUOR_HITREGION_Pos        9U                                         /*!< STL STL
1914:../../Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLD1MPUOR_HITREGION_Msk       (0xFFUL << STL_STLD1MPUOR_HITREGION_Pos)    /*!< STL STL
1915:../../Drivers/CMSIS/Include/core_cm55.h **** 
1916:../../Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLD1MPUOR_ATTR_Pos             0U                                         /*!< STL STL
1917:../../Drivers/CMSIS/Include/core_cm55.h **** #define STL_STLD1MPUOR_ATTR_Msk            (0x1FFUL /*<< STL_STLD1MPUOR_ATTR_Pos*/)    /*!< STL STL
1918:../../Drivers/CMSIS/Include/core_cm55.h **** 
1919:../../Drivers/CMSIS/Include/core_cm55.h **** /*@}*/ /* end of group STL_Type */
1920:../../Drivers/CMSIS/Include/core_cm55.h **** 
1921:../../Drivers/CMSIS/Include/core_cm55.h **** 
1922:../../Drivers/CMSIS/Include/core_cm55.h **** /**
1923:../../Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
1924:../../Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_TPIU    Trace Port Interface Unit (TPIU)
1925:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Trace Port Interface Unit (TPIU)
1926:../../Drivers/CMSIS/Include/core_cm55.h ****   @{
1927:../../Drivers/CMSIS/Include/core_cm55.h ****  */
1928:../../Drivers/CMSIS/Include/core_cm55.h **** 
1929:../../Drivers/CMSIS/Include/core_cm55.h **** /**
1930:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Trace Port Interface Unit Register (TPIU).
1931:../../Drivers/CMSIS/Include/core_cm55.h ****  */
1932:../../Drivers/CMSIS/Include/core_cm55.h **** typedef struct
1933:../../Drivers/CMSIS/Include/core_cm55.h **** {
1934:../../Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1935:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1936:../../Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[2U];
1937:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1938:../../Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED1[55U];
1939:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1940:../../Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED2[131U];
1941:../../Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1942:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1943:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t PSCR;                   /*!< Offset: 0x308 (R/W)  Periodic Synchronization Control
1944:../../Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED3[759U];
1945:../../Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1946:../../Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t ITFTTD0;                /*!< Offset: 0xEEC (R/ )  Integration Test FIFO Test Data 
1947:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/W)  Integration Test ATB Control Reg
1948:../../Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED4[1U];
1949:../../Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  Integration Test ATB Control Reg
1950:../../Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t ITFTTD1;                /*!< Offset: 0xEFC (R/ )  Integration Test FIFO Test Data 
1951:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1952:../../Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED5[39U];
1953:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1954:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1955:../../Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED7[8U];
1956:../../Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  Device Configuration Register */
1957:../../Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  Device Type Identifier Register 
1958:../../Drivers/CMSIS/Include/core_cm55.h **** } TPIU_Type;
1959:../../Drivers/CMSIS/Include/core_cm55.h **** 
1960:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief TPIU Asynchronous Clock Prescaler Register Definitions */
1961:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ACPR_PRESCALER_Pos             0U                                         /*!< TPIU AC
1962:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ACPR_PRESCALER_Msk            (0x1FFFUL /*<< TPIU_ACPR_PRESCALER_Pos*/)   /*!< TPIU AC
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 36


1963:../../Drivers/CMSIS/Include/core_cm55.h **** 
1964:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief TPIU Selected Pin Protocol Register Definitions */
1965:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_SPPR_TXMODE_Pos                0U                                         /*!< TPIU SP
1966:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_SPPR_TXMODE_Msk               (0x3UL /*<< TPIU_SPPR_TXMODE_Pos*/)         /*!< TPIU SP
1967:../../Drivers/CMSIS/Include/core_cm55.h **** 
1968:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief TPIU Formatter and Flush Status Register Definitions */
1969:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_FFSR_FtNonStop_Pos             3U                                         /*!< TPIU FF
1970:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_FFSR_FtNonStop_Msk            (1UL << TPIU_FFSR_FtNonStop_Pos)            /*!< TPIU FF
1971:../../Drivers/CMSIS/Include/core_cm55.h **** 
1972:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_FFSR_TCPresent_Pos             2U                                         /*!< TPIU FF
1973:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_FFSR_TCPresent_Msk            (1UL << TPIU_FFSR_TCPresent_Pos)            /*!< TPIU FF
1974:../../Drivers/CMSIS/Include/core_cm55.h **** 
1975:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_FFSR_FtStopped_Pos             1U                                         /*!< TPIU FF
1976:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_FFSR_FtStopped_Msk            (1UL << TPIU_FFSR_FtStopped_Pos)            /*!< TPIU FF
1977:../../Drivers/CMSIS/Include/core_cm55.h **** 
1978:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_FFSR_FlInProg_Pos              0U                                         /*!< TPIU FF
1979:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_FFSR_FlInProg_Msk             (1UL /*<< TPIU_FFSR_FlInProg_Pos*/)         /*!< TPIU FF
1980:../../Drivers/CMSIS/Include/core_cm55.h **** 
1981:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief TPIU Formatter and Flush Control Register Definitions */
1982:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_FFCR_TrigIn_Pos                8U                                         /*!< TPIU FF
1983:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_FFCR_TrigIn_Msk               (1UL << TPIU_FFCR_TrigIn_Pos)               /*!< TPIU FF
1984:../../Drivers/CMSIS/Include/core_cm55.h **** 
1985:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_FFCR_FOnMan_Pos                6U                                         /*!< TPIU FF
1986:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_FFCR_FOnMan_Msk               (1UL << TPIU_FFCR_FOnMan_Pos)               /*!< TPIU FF
1987:../../Drivers/CMSIS/Include/core_cm55.h **** 
1988:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_FFCR_EnFCont_Pos               1U                                         /*!< TPIU FF
1989:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_FFCR_EnFCont_Msk              (1UL << TPIU_FFCR_EnFCont_Pos)              /*!< TPIU FF
1990:../../Drivers/CMSIS/Include/core_cm55.h **** 
1991:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief TPIU Periodic Synchronization Control Register Definitions */
1992:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_PSCR_PSCount_Pos               0U                                         /*!< TPIU PS
1993:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_PSCR_PSCount_Msk              (0x1FUL /*<< TPIU_PSCR_PSCount_Pos*/)       /*!< TPIU PS
1994:../../Drivers/CMSIS/Include/core_cm55.h **** 
1995:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief TPIU TRIGGER Register Definitions */
1996:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_TRIGGER_TRIGGER_Pos            0U                                         /*!< TPIU TR
1997:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_TRIGGER_TRIGGER_Msk           (1UL /*<< TPIU_TRIGGER_TRIGGER_Pos*/)       /*!< TPIU TR
1998:../../Drivers/CMSIS/Include/core_cm55.h **** 
1999:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief TPIU Integration Test FIFO Test Data 0 Register Definitions */
2000:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITFTTD0_ATB_IF2_ATVALID_Pos   29U                                         /*!< TPIU IT
2001:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITFTTD0_ATB_IF2_ATVALID_Msk   (0x3UL << TPIU_ITFTTD0_ATB_IF2_ATVALID_Pos) /*!< TPIU IT
2002:../../Drivers/CMSIS/Include/core_cm55.h **** 
2003:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITFTTD0_ATB_IF2_bytecount_Pos 27U                                         /*!< TPIU IT
2004:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITFTTD0_ATB_IF2_bytecount_Msk (0x3UL << TPIU_ITFTTD0_ATB_IF2_bytecount_Pos) /*!< TPIU 
2005:../../Drivers/CMSIS/Include/core_cm55.h **** 
2006:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITFTTD0_ATB_IF1_ATVALID_Pos   26U                                         /*!< TPIU IT
2007:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITFTTD0_ATB_IF1_ATVALID_Msk   (0x3UL << TPIU_ITFTTD0_ATB_IF1_ATVALID_Pos) /*!< TPIU IT
2008:../../Drivers/CMSIS/Include/core_cm55.h **** 
2009:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITFTTD0_ATB_IF1_bytecount_Pos 24U                                         /*!< TPIU IT
2010:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITFTTD0_ATB_IF1_bytecount_Msk (0x3UL << TPIU_ITFTTD0_ATB_IF1_bytecount_Pos) /*!< TPIU 
2011:../../Drivers/CMSIS/Include/core_cm55.h **** 
2012:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITFTTD0_ATB_IF1_data2_Pos     16U                                         /*!< TPIU IT
2013:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITFTTD0_ATB_IF1_data2_Msk     (0xFFUL << TPIU_ITFTTD0_ATB_IF1_data1_Pos)  /*!< TPIU IT
2014:../../Drivers/CMSIS/Include/core_cm55.h **** 
2015:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITFTTD0_ATB_IF1_data1_Pos      8U                                         /*!< TPIU IT
2016:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITFTTD0_ATB_IF1_data1_Msk     (0xFFUL << TPIU_ITFTTD0_ATB_IF1_data1_Pos)  /*!< TPIU IT
2017:../../Drivers/CMSIS/Include/core_cm55.h **** 
2018:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITFTTD0_ATB_IF1_data0_Pos      0U                                          /*!< TPIU I
2019:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITFTTD0_ATB_IF1_data0_Msk     (0xFFUL /*<< TPIU_ITFTTD0_ATB_IF1_data0_Pos*/) /*!< TPIU
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 37


2020:../../Drivers/CMSIS/Include/core_cm55.h **** 
2021:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief TPIU Integration Test ATB Control Register 2 Register Definitions */
2022:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITATBCTR2_AFVALID2S_Pos        1U                                         /*!< TPIU IT
2023:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITATBCTR2_AFVALID2S_Msk       (1UL << TPIU_ITATBCTR2_AFVALID2S_Pos)       /*!< TPIU IT
2024:../../Drivers/CMSIS/Include/core_cm55.h **** 
2025:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITATBCTR2_AFVALID1S_Pos        1U                                         /*!< TPIU IT
2026:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITATBCTR2_AFVALID1S_Msk       (1UL << TPIU_ITATBCTR2_AFVALID1S_Pos)       /*!< TPIU IT
2027:../../Drivers/CMSIS/Include/core_cm55.h **** 
2028:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITATBCTR2_ATREADY2S_Pos        0U                                         /*!< TPIU IT
2029:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITATBCTR2_ATREADY2S_Msk       (1UL /*<< TPIU_ITATBCTR2_ATREADY2S_Pos*/)   /*!< TPIU IT
2030:../../Drivers/CMSIS/Include/core_cm55.h **** 
2031:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITATBCTR2_ATREADY1S_Pos        0U                                         /*!< TPIU IT
2032:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITATBCTR2_ATREADY1S_Msk       (1UL /*<< TPIU_ITATBCTR2_ATREADY1S_Pos*/)   /*!< TPIU IT
2033:../../Drivers/CMSIS/Include/core_cm55.h **** 
2034:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief TPIU Integration Test FIFO Test Data 1 Register Definitions */
2035:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITFTTD1_ATB_IF2_ATVALID_Pos   29U                                         /*!< TPIU IT
2036:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITFTTD1_ATB_IF2_ATVALID_Msk   (0x3UL << TPIU_ITFTTD1_ATB_IF2_ATVALID_Pos) /*!< TPIU IT
2037:../../Drivers/CMSIS/Include/core_cm55.h **** 
2038:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITFTTD1_ATB_IF2_bytecount_Pos 27U                                         /*!< TPIU IT
2039:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITFTTD1_ATB_IF2_bytecount_Msk (0x3UL << TPIU_ITFTTD1_ATB_IF2_bytecount_Pos) /*!< TPIU 
2040:../../Drivers/CMSIS/Include/core_cm55.h **** 
2041:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITFTTD1_ATB_IF1_ATVALID_Pos   26U                                         /*!< TPIU IT
2042:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITFTTD1_ATB_IF1_ATVALID_Msk   (0x3UL << TPIU_ITFTTD1_ATB_IF1_ATVALID_Pos) /*!< TPIU IT
2043:../../Drivers/CMSIS/Include/core_cm55.h **** 
2044:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITFTTD1_ATB_IF1_bytecount_Pos 24U                                         /*!< TPIU IT
2045:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITFTTD1_ATB_IF1_bytecount_Msk (0x3UL << TPIU_ITFTTD1_ATB_IF1_bytecount_Pos) /*!< TPIU 
2046:../../Drivers/CMSIS/Include/core_cm55.h **** 
2047:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITFTTD1_ATB_IF2_data2_Pos     16U                                         /*!< TPIU IT
2048:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITFTTD1_ATB_IF2_data2_Msk     (0xFFUL << TPIU_ITFTTD1_ATB_IF2_data1_Pos)  /*!< TPIU IT
2049:../../Drivers/CMSIS/Include/core_cm55.h **** 
2050:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITFTTD1_ATB_IF2_data1_Pos      8U                                         /*!< TPIU IT
2051:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITFTTD1_ATB_IF2_data1_Msk     (0xFFUL << TPIU_ITFTTD1_ATB_IF2_data1_Pos)  /*!< TPIU IT
2052:../../Drivers/CMSIS/Include/core_cm55.h **** 
2053:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITFTTD1_ATB_IF2_data0_Pos      0U                                         /*!< TPIU IT
2054:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITFTTD1_ATB_IF2_data0_Msk     (0xFFUL /*<< TPIU_ITFTTD1_ATB_IF2_data0_Pos*/) /*!< TPIU
2055:../../Drivers/CMSIS/Include/core_cm55.h **** 
2056:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief TPIU Integration Test ATB Control Register 0 Definitions */
2057:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITATBCTR0_AFVALID2S_Pos        1U                                         /*!< TPIU IT
2058:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITATBCTR0_AFVALID2S_Msk       (1UL << TPIU_ITATBCTR0_AFVALID2S_Pos)       /*!< TPIU IT
2059:../../Drivers/CMSIS/Include/core_cm55.h **** 
2060:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITATBCTR0_AFVALID1S_Pos        1U                                         /*!< TPIU IT
2061:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITATBCTR0_AFVALID1S_Msk       (1UL << TPIU_ITATBCTR0_AFVALID1S_Pos)       /*!< TPIU IT
2062:../../Drivers/CMSIS/Include/core_cm55.h **** 
2063:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITATBCTR0_ATREADY2S_Pos        0U                                         /*!< TPIU IT
2064:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITATBCTR0_ATREADY2S_Msk       (1UL /*<< TPIU_ITATBCTR0_ATREADY2S_Pos*/)   /*!< TPIU IT
2065:../../Drivers/CMSIS/Include/core_cm55.h **** 
2066:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITATBCTR0_ATREADY1S_Pos        0U                                         /*!< TPIU IT
2067:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITATBCTR0_ATREADY1S_Msk       (1UL /*<< TPIU_ITATBCTR0_ATREADY1S_Pos*/)   /*!< TPIU IT
2068:../../Drivers/CMSIS/Include/core_cm55.h **** 
2069:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief TPIU Integration Mode Control Register Definitions */
2070:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITCTRL_Mode_Pos                0U                                         /*!< TPIU IT
2071:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_ITCTRL_Mode_Msk               (0x3UL /*<< TPIU_ITCTRL_Mode_Pos*/)         /*!< TPIU IT
2072:../../Drivers/CMSIS/Include/core_cm55.h **** 
2073:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief TPIU Claim Tag Set Register Definitions */
2074:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_CLAIMSET_SET_Pos               0U                                         /*!< TPIU CL
2075:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_CLAIMSET_SET_Msk              (0xFUL /*<< TPIU_CLAIMSET_SET_Pos*/)        /*!< TPIU CL
2076:../../Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 38


2077:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief TPIU Claim Tag Clear Register Definitions */
2078:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_CLAIMCLR_CLR_Pos               0U                                         /*!< TPIU CL
2079:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_CLAIMCLR_CLR_Msk              (0xFUL /*<< TPIU_CLAIMCLR_CLR_Pos*/)        /*!< TPIU CL
2080:../../Drivers/CMSIS/Include/core_cm55.h **** 
2081:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief TPIU DEVID Register Definitions */
2082:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_DEVID_NRZVALID_Pos            11U                                         /*!< TPIU DE
2083:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_DEVID_NRZVALID_Msk            (1UL << TPIU_DEVID_NRZVALID_Pos)            /*!< TPIU DE
2084:../../Drivers/CMSIS/Include/core_cm55.h **** 
2085:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_DEVID_MANCVALID_Pos           10U                                         /*!< TPIU DE
2086:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_DEVID_MANCVALID_Msk           (1UL << TPIU_DEVID_MANCVALID_Pos)           /*!< TPIU DE
2087:../../Drivers/CMSIS/Include/core_cm55.h **** 
2088:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_DEVID_PTINVALID_Pos            9U                                         /*!< TPIU DE
2089:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_DEVID_PTINVALID_Msk           (1UL << TPIU_DEVID_PTINVALID_Pos)           /*!< TPIU DE
2090:../../Drivers/CMSIS/Include/core_cm55.h **** 
2091:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_DEVID_FIFOSZ_Pos               6U                                         /*!< TPIU DE
2092:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_DEVID_FIFOSZ_Msk              (0x7UL << TPIU_DEVID_FIFOSZ_Pos)            /*!< TPIU DE
2093:../../Drivers/CMSIS/Include/core_cm55.h **** 
2094:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_DEVID_NrTraceInput_Pos         0U                                         /*!< TPIU DE
2095:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_DEVID_NrTraceInput_Msk        (0x3FUL /*<< TPIU_DEVID_NrTraceInput_Pos*/) /*!< TPIU DE
2096:../../Drivers/CMSIS/Include/core_cm55.h **** 
2097:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief TPIU DEVTYPE Register Definitions */
2098:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_DEVTYPE_SubType_Pos            4U                                         /*!< TPIU DE
2099:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_DEVTYPE_SubType_Msk           (0xFUL /*<< TPIU_DEVTYPE_SubType_Pos*/)     /*!< TPIU DE
2100:../../Drivers/CMSIS/Include/core_cm55.h **** 
2101:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_DEVTYPE_MajorType_Pos          0U                                         /*!< TPIU DE
2102:../../Drivers/CMSIS/Include/core_cm55.h **** #define TPIU_DEVTYPE_MajorType_Msk         (0xFUL << TPIU_DEVTYPE_MajorType_Pos)       /*!< TPIU DE
2103:../../Drivers/CMSIS/Include/core_cm55.h **** 
2104:../../Drivers/CMSIS/Include/core_cm55.h **** /*@}*/ /* end of group CMSIS_TPIU */
2105:../../Drivers/CMSIS/Include/core_cm55.h **** 
2106:../../Drivers/CMSIS/Include/core_cm55.h **** 
2107:../../Drivers/CMSIS/Include/core_cm55.h **** #if defined (__PMU_PRESENT) && (__PMU_PRESENT == 1U)
2108:../../Drivers/CMSIS/Include/core_cm55.h **** /**
2109:../../Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
2110:../../Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_PMU     Performance Monitoring Unit (PMU)
2111:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Performance Monitoring Unit (PMU)
2112:../../Drivers/CMSIS/Include/core_cm55.h ****   @{
2113:../../Drivers/CMSIS/Include/core_cm55.h ****  */
2114:../../Drivers/CMSIS/Include/core_cm55.h **** 
2115:../../Drivers/CMSIS/Include/core_cm55.h **** /**
2116:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Performance Monitoring Unit (PMU).
2117:../../Drivers/CMSIS/Include/core_cm55.h ****  */
2118:../../Drivers/CMSIS/Include/core_cm55.h **** typedef struct
2119:../../Drivers/CMSIS/Include/core_cm55.h **** {
2120:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t EVCNTR[__PMU_NUM_EVENTCNT];        /*!< Offset: 0x0 (R/W)    Event Counter Registe
2121:../../Drivers/CMSIS/Include/core_cm55.h **** #if __PMU_NUM_EVENTCNT<31
2122:../../Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[31U-__PMU_NUM_EVENTCNT];
2123:../../Drivers/CMSIS/Include/core_cm55.h **** #endif
2124:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CCNTR;                             /*!< Offset: 0x7C (R/W)   Cycle Counter Registe
2125:../../Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED1[224];
2126:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t EVTYPER[__PMU_NUM_EVENTCNT];       /*!< Offset: 0x400 (R/W)  Event Type and Filter
2127:../../Drivers/CMSIS/Include/core_cm55.h **** #if __PMU_NUM_EVENTCNT<31
2128:../../Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED2[31U-__PMU_NUM_EVENTCNT];
2129:../../Drivers/CMSIS/Include/core_cm55.h **** #endif
2130:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CCFILTR;                           /*!< Offset: 0x47C (R/W)  Cycle Counter Filter 
2131:../../Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED3[480];
2132:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CNTENSET;                          /*!< Offset: 0xC00 (R/W)  Count Enable Set Regi
2133:../../Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED4[7];
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 39


2134:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CNTENCLR;                          /*!< Offset: 0xC20 (R/W)  Count Enable Clear Re
2135:../../Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED5[7];
2136:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t INTENSET;                          /*!< Offset: 0xC40 (R/W)  Interrupt Enable Set 
2137:../../Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED6[7];
2138:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t INTENCLR;                          /*!< Offset: 0xC60 (R/W)  Interrupt Enable Clea
2139:../../Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED7[7];
2140:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t OVSCLR;                            /*!< Offset: 0xC80 (R/W)  Overflow Flag Status 
2141:../../Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED8[7];
2142:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t SWINC;                             /*!< Offset: 0xCA0 (R/W)  Software Increment Re
2143:../../Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED9[7];
2144:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t OVSSET;                            /*!< Offset: 0xCC0 (R/W)  Overflow Flag Status 
2145:../../Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED10[79];
2146:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t TYPE;                              /*!< Offset: 0xE00 (R/W)  Type Register */
2147:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CTRL;                              /*!< Offset: 0xE04 (R/W)  Control Register */
2148:../../Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED11[108];
2149:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t AUTHSTATUS;                        /*!< Offset: 0xFB8 (R/W)  Authentication Status
2150:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DEVARCH;                           /*!< Offset: 0xFBC (R/W)  Device Architecture R
2151:../../Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED12[3];
2152:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DEVTYPE;                           /*!< Offset: 0xFCC (R/W)  Device Type Register 
2153:../../Drivers/CMSIS/Include/core_cm55.h **** } PMU_Type;
2154:../../Drivers/CMSIS/Include/core_cm55.h **** 
2155:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Event Counter Registers (0-30) Definitions  */
2156:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_EVCNTR_CNT_Pos                    0U                                           /*!< PMU
2157:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_EVCNTR_CNT_Msk                   (0xFFFFUL /*<< PMU_EVCNTRx_CNT_Pos*/)         /*!< PMU
2158:../../Drivers/CMSIS/Include/core_cm55.h **** 
2159:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Event Type and Filter Registers (0-30) Definitions  */
2160:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_EVTYPER_EVENTTOCNT_Pos            0U                                           /*!< PMU
2161:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_EVTYPER_EVENTTOCNT_Msk           (0xFFFFUL /*<< EVTYPERx_EVENTTOCNT_Pos*/)     /*!< PMU
2162:../../Drivers/CMSIS/Include/core_cm55.h **** 
2163:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Count Enable Set Register Definitions */
2164:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT0_ENABLE_Pos          0U                                           /*!< PMU
2165:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT0_ENABLE_Msk         (1UL /*<< PMU_CNTENSET_CNT0_ENABLE_Pos*/)     /*!< PMU
2166:../../Drivers/CMSIS/Include/core_cm55.h **** 
2167:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT1_ENABLE_Pos          1U                                           /*!< PMU
2168:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT1_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT1_ENABLE_Pos)         /*!< PMU
2169:../../Drivers/CMSIS/Include/core_cm55.h **** 
2170:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT2_ENABLE_Pos          2U                                           /*!< PMU
2171:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT2_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT2_ENABLE_Pos)         /*!< PMU
2172:../../Drivers/CMSIS/Include/core_cm55.h **** 
2173:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT3_ENABLE_Pos          3U                                           /*!< PMU
2174:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT3_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT3_ENABLE_Pos)         /*!< PMU
2175:../../Drivers/CMSIS/Include/core_cm55.h **** 
2176:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT4_ENABLE_Pos          4U                                           /*!< PMU
2177:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT4_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT4_ENABLE_Pos)         /*!< PMU
2178:../../Drivers/CMSIS/Include/core_cm55.h **** 
2179:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT5_ENABLE_Pos          5U                                           /*!< PMU
2180:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT5_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT5_ENABLE_Pos)         /*!< PMU
2181:../../Drivers/CMSIS/Include/core_cm55.h **** 
2182:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT6_ENABLE_Pos          6U                                           /*!< PMU
2183:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT6_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT6_ENABLE_Pos)         /*!< PMU
2184:../../Drivers/CMSIS/Include/core_cm55.h **** 
2185:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT7_ENABLE_Pos          7U                                           /*!< PMU
2186:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT7_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT7_ENABLE_Pos)         /*!< PMU
2187:../../Drivers/CMSIS/Include/core_cm55.h **** 
2188:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT8_ENABLE_Pos          8U                                           /*!< PMU
2189:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT8_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT8_ENABLE_Pos)         /*!< PMU
2190:../../Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 40


2191:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT9_ENABLE_Pos          9U                                           /*!< PMU
2192:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT9_ENABLE_Msk         (1UL << PMU_CNTENSET_CNT9_ENABLE_Pos)         /*!< PMU
2193:../../Drivers/CMSIS/Include/core_cm55.h **** 
2194:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT10_ENABLE_Pos         10U                                          /*!< PMU
2195:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT10_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT10_ENABLE_Pos)        /*!< PMU
2196:../../Drivers/CMSIS/Include/core_cm55.h **** 
2197:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT11_ENABLE_Pos         11U                                          /*!< PMU
2198:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT11_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT11_ENABLE_Pos)        /*!< PMU
2199:../../Drivers/CMSIS/Include/core_cm55.h **** 
2200:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT12_ENABLE_Pos         12U                                          /*!< PMU
2201:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT12_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT12_ENABLE_Pos)        /*!< PMU
2202:../../Drivers/CMSIS/Include/core_cm55.h **** 
2203:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT13_ENABLE_Pos         13U                                          /*!< PMU
2204:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT13_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT13_ENABLE_Pos)        /*!< PMU
2205:../../Drivers/CMSIS/Include/core_cm55.h **** 
2206:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT14_ENABLE_Pos         14U                                          /*!< PMU
2207:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT14_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT14_ENABLE_Pos)        /*!< PMU
2208:../../Drivers/CMSIS/Include/core_cm55.h **** 
2209:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT15_ENABLE_Pos         15U                                          /*!< PMU
2210:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT15_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT15_ENABLE_Pos)        /*!< PMU
2211:../../Drivers/CMSIS/Include/core_cm55.h **** 
2212:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT16_ENABLE_Pos         16U                                          /*!< PMU
2213:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT16_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT16_ENABLE_Pos)        /*!< PMU
2214:../../Drivers/CMSIS/Include/core_cm55.h **** 
2215:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT17_ENABLE_Pos         17U                                          /*!< PMU
2216:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT17_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT17_ENABLE_Pos)        /*!< PMU
2217:../../Drivers/CMSIS/Include/core_cm55.h **** 
2218:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT18_ENABLE_Pos         18U                                          /*!< PMU
2219:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT18_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT18_ENABLE_Pos)        /*!< PMU
2220:../../Drivers/CMSIS/Include/core_cm55.h **** 
2221:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT19_ENABLE_Pos         19U                                          /*!< PMU
2222:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT19_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT19_ENABLE_Pos)        /*!< PMU
2223:../../Drivers/CMSIS/Include/core_cm55.h **** 
2224:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT20_ENABLE_Pos         20U                                          /*!< PMU
2225:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT20_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT20_ENABLE_Pos)        /*!< PMU
2226:../../Drivers/CMSIS/Include/core_cm55.h **** 
2227:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT21_ENABLE_Pos         21U                                          /*!< PMU
2228:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT21_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT21_ENABLE_Pos)        /*!< PMU
2229:../../Drivers/CMSIS/Include/core_cm55.h **** 
2230:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT22_ENABLE_Pos         22U                                          /*!< PMU
2231:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT22_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT22_ENABLE_Pos)        /*!< PMU
2232:../../Drivers/CMSIS/Include/core_cm55.h **** 
2233:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT23_ENABLE_Pos         23U                                          /*!< PMU
2234:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT23_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT23_ENABLE_Pos)        /*!< PMU
2235:../../Drivers/CMSIS/Include/core_cm55.h **** 
2236:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT24_ENABLE_Pos         24U                                          /*!< PMU
2237:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT24_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT24_ENABLE_Pos)        /*!< PMU
2238:../../Drivers/CMSIS/Include/core_cm55.h **** 
2239:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT25_ENABLE_Pos         25U                                          /*!< PMU
2240:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT25_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT25_ENABLE_Pos)        /*!< PMU
2241:../../Drivers/CMSIS/Include/core_cm55.h **** 
2242:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT26_ENABLE_Pos         26U                                          /*!< PMU
2243:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT26_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT26_ENABLE_Pos)        /*!< PMU
2244:../../Drivers/CMSIS/Include/core_cm55.h **** 
2245:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT27_ENABLE_Pos         27U                                          /*!< PMU
2246:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT27_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT27_ENABLE_Pos)        /*!< PMU
2247:../../Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 41


2248:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT28_ENABLE_Pos         28U                                          /*!< PMU
2249:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT28_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT28_ENABLE_Pos)        /*!< PMU
2250:../../Drivers/CMSIS/Include/core_cm55.h **** 
2251:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT29_ENABLE_Pos         29U                                          /*!< PMU
2252:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT29_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT29_ENABLE_Pos)        /*!< PMU
2253:../../Drivers/CMSIS/Include/core_cm55.h **** 
2254:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT30_ENABLE_Pos         30U                                          /*!< PMU
2255:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT30_ENABLE_Msk        (1UL << PMU_CNTENSET_CNT30_ENABLE_Pos)        /*!< PMU
2256:../../Drivers/CMSIS/Include/core_cm55.h **** 
2257:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CCNTR_ENABLE_Pos         31U                                          /*!< PMU
2258:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CCNTR_ENABLE_Msk        (1UL << PMU_CNTENSET_CCNTR_ENABLE_Pos)        /*!< PMU
2259:../../Drivers/CMSIS/Include/core_cm55.h **** 
2260:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Count Enable Clear Register Definitions */
2261:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENSET_CNT0_ENABLE_Pos          0U                                           /*!< PMU
2262:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT0_ENABLE_Msk         (1UL /*<< PMU_CNTENCLR_CNT0_ENABLE_Pos*/)     /*!< PMU
2263:../../Drivers/CMSIS/Include/core_cm55.h **** 
2264:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT1_ENABLE_Pos          1U                                           /*!< PMU
2265:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT1_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT1_ENABLE_Pos)         /*!< PMU
2266:../../Drivers/CMSIS/Include/core_cm55.h **** 
2267:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT2_ENABLE_Pos          2U                                           /*!< PMU
2268:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT2_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT2_ENABLE_Pos)         /*!< PMU
2269:../../Drivers/CMSIS/Include/core_cm55.h **** 
2270:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT3_ENABLE_Pos          3U                                           /*!< PMU
2271:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT3_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT3_ENABLE_Pos)         /*!< PMU
2272:../../Drivers/CMSIS/Include/core_cm55.h **** 
2273:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT4_ENABLE_Pos          4U                                           /*!< PMU
2274:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT4_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT4_ENABLE_Pos)         /*!< PMU
2275:../../Drivers/CMSIS/Include/core_cm55.h **** 
2276:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT5_ENABLE_Pos          5U                                           /*!< PMU
2277:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT5_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT5_ENABLE_Pos)         /*!< PMU
2278:../../Drivers/CMSIS/Include/core_cm55.h **** 
2279:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT6_ENABLE_Pos          6U                                           /*!< PMU
2280:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT6_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT6_ENABLE_Pos)         /*!< PMU
2281:../../Drivers/CMSIS/Include/core_cm55.h **** 
2282:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT7_ENABLE_Pos          7U                                           /*!< PMU
2283:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT7_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT7_ENABLE_Pos)         /*!< PMU
2284:../../Drivers/CMSIS/Include/core_cm55.h **** 
2285:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT8_ENABLE_Pos          8U                                           /*!< PMU
2286:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT8_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT8_ENABLE_Pos)         /*!< PMU
2287:../../Drivers/CMSIS/Include/core_cm55.h **** 
2288:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT9_ENABLE_Pos          9U                                           /*!< PMU
2289:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT9_ENABLE_Msk         (1UL << PMU_CNTENCLR_CNT9_ENABLE_Pos)         /*!< PMU
2290:../../Drivers/CMSIS/Include/core_cm55.h **** 
2291:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT10_ENABLE_Pos         10U                                          /*!< PMU
2292:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT10_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT10_ENABLE_Pos)        /*!< PMU
2293:../../Drivers/CMSIS/Include/core_cm55.h **** 
2294:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT11_ENABLE_Pos         11U                                          /*!< PMU
2295:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT11_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT11_ENABLE_Pos)        /*!< PMU
2296:../../Drivers/CMSIS/Include/core_cm55.h **** 
2297:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT12_ENABLE_Pos         12U                                          /*!< PMU
2298:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT12_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT12_ENABLE_Pos)        /*!< PMU
2299:../../Drivers/CMSIS/Include/core_cm55.h **** 
2300:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT13_ENABLE_Pos         13U                                          /*!< PMU
2301:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT13_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT13_ENABLE_Pos)        /*!< PMU
2302:../../Drivers/CMSIS/Include/core_cm55.h **** 
2303:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT14_ENABLE_Pos         14U                                          /*!< PMU
2304:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT14_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT14_ENABLE_Pos)        /*!< PMU
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 42


2305:../../Drivers/CMSIS/Include/core_cm55.h **** 
2306:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT15_ENABLE_Pos         15U                                          /*!< PMU
2307:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT15_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT15_ENABLE_Pos)        /*!< PMU
2308:../../Drivers/CMSIS/Include/core_cm55.h **** 
2309:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT16_ENABLE_Pos         16U                                          /*!< PMU
2310:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT16_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT16_ENABLE_Pos)        /*!< PMU
2311:../../Drivers/CMSIS/Include/core_cm55.h **** 
2312:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT17_ENABLE_Pos         17U                                          /*!< PMU
2313:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT17_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT17_ENABLE_Pos)        /*!< PMU
2314:../../Drivers/CMSIS/Include/core_cm55.h **** 
2315:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT18_ENABLE_Pos         18U                                          /*!< PMU
2316:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT18_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT18_ENABLE_Pos)        /*!< PMU
2317:../../Drivers/CMSIS/Include/core_cm55.h **** 
2318:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT19_ENABLE_Pos         19U                                          /*!< PMU
2319:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT19_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT19_ENABLE_Pos)        /*!< PMU
2320:../../Drivers/CMSIS/Include/core_cm55.h **** 
2321:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT20_ENABLE_Pos         20U                                          /*!< PMU
2322:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT20_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT20_ENABLE_Pos)        /*!< PMU
2323:../../Drivers/CMSIS/Include/core_cm55.h **** 
2324:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT21_ENABLE_Pos         21U                                          /*!< PMU
2325:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT21_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT21_ENABLE_Pos)        /*!< PMU
2326:../../Drivers/CMSIS/Include/core_cm55.h **** 
2327:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT22_ENABLE_Pos         22U                                          /*!< PMU
2328:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT22_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT22_ENABLE_Pos)        /*!< PMU
2329:../../Drivers/CMSIS/Include/core_cm55.h **** 
2330:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT23_ENABLE_Pos         23U                                          /*!< PMU
2331:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT23_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT23_ENABLE_Pos)        /*!< PMU
2332:../../Drivers/CMSIS/Include/core_cm55.h **** 
2333:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT24_ENABLE_Pos         24U                                          /*!< PMU
2334:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT24_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT24_ENABLE_Pos)        /*!< PMU
2335:../../Drivers/CMSIS/Include/core_cm55.h **** 
2336:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT25_ENABLE_Pos         25U                                          /*!< PMU
2337:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT25_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT25_ENABLE_Pos)        /*!< PMU
2338:../../Drivers/CMSIS/Include/core_cm55.h **** 
2339:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT26_ENABLE_Pos         26U                                          /*!< PMU
2340:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT26_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT26_ENABLE_Pos)        /*!< PMU
2341:../../Drivers/CMSIS/Include/core_cm55.h **** 
2342:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT27_ENABLE_Pos         27U                                          /*!< PMU
2343:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT27_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT27_ENABLE_Pos)        /*!< PMU
2344:../../Drivers/CMSIS/Include/core_cm55.h **** 
2345:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT28_ENABLE_Pos         28U                                          /*!< PMU
2346:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT28_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT28_ENABLE_Pos)        /*!< PMU
2347:../../Drivers/CMSIS/Include/core_cm55.h **** 
2348:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT29_ENABLE_Pos         29U                                          /*!< PMU
2349:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT29_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT29_ENABLE_Pos)        /*!< PMU
2350:../../Drivers/CMSIS/Include/core_cm55.h **** 
2351:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT30_ENABLE_Pos         30U                                          /*!< PMU
2352:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CNT30_ENABLE_Msk        (1UL << PMU_CNTENCLR_CNT30_ENABLE_Pos)        /*!< PMU
2353:../../Drivers/CMSIS/Include/core_cm55.h **** 
2354:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CCNTR_ENABLE_Pos         31U                                          /*!< PMU
2355:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CNTENCLR_CCNTR_ENABLE_Msk        (1UL << PMU_CNTENCLR_CCNTR_ENABLE_Pos)        /*!< PMU
2356:../../Drivers/CMSIS/Include/core_cm55.h **** 
2357:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Interrupt Enable Set Register Definitions */
2358:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT0_ENABLE_Pos          0U                                           /*!< PMU
2359:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT0_ENABLE_Msk         (1UL /*<< PMU_INTENSET_CNT0_ENABLE_Pos*/)     /*!< PMU
2360:../../Drivers/CMSIS/Include/core_cm55.h **** 
2361:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT1_ENABLE_Pos          1U                                           /*!< PMU
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 43


2362:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT1_ENABLE_Msk         (1UL << PMU_INTENSET_CNT1_ENABLE_Pos)         /*!< PMU
2363:../../Drivers/CMSIS/Include/core_cm55.h **** 
2364:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT2_ENABLE_Pos          2U                                           /*!< PMU
2365:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT2_ENABLE_Msk         (1UL << PMU_INTENSET_CNT2_ENABLE_Pos)         /*!< PMU
2366:../../Drivers/CMSIS/Include/core_cm55.h **** 
2367:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT3_ENABLE_Pos          3U                                           /*!< PMU
2368:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT3_ENABLE_Msk         (1UL << PMU_INTENSET_CNT3_ENABLE_Pos)         /*!< PMU
2369:../../Drivers/CMSIS/Include/core_cm55.h **** 
2370:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT4_ENABLE_Pos          4U                                           /*!< PMU
2371:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT4_ENABLE_Msk         (1UL << PMU_INTENSET_CNT4_ENABLE_Pos)         /*!< PMU
2372:../../Drivers/CMSIS/Include/core_cm55.h **** 
2373:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT5_ENABLE_Pos          5U                                           /*!< PMU
2374:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT5_ENABLE_Msk         (1UL << PMU_INTENSET_CNT5_ENABLE_Pos)         /*!< PMU
2375:../../Drivers/CMSIS/Include/core_cm55.h **** 
2376:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT6_ENABLE_Pos          6U                                           /*!< PMU
2377:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT6_ENABLE_Msk         (1UL << PMU_INTENSET_CNT6_ENABLE_Pos)         /*!< PMU
2378:../../Drivers/CMSIS/Include/core_cm55.h **** 
2379:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT7_ENABLE_Pos          7U                                           /*!< PMU
2380:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT7_ENABLE_Msk         (1UL << PMU_INTENSET_CNT7_ENABLE_Pos)         /*!< PMU
2381:../../Drivers/CMSIS/Include/core_cm55.h **** 
2382:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT8_ENABLE_Pos          8U                                           /*!< PMU
2383:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT8_ENABLE_Msk         (1UL << PMU_INTENSET_CNT8_ENABLE_Pos)         /*!< PMU
2384:../../Drivers/CMSIS/Include/core_cm55.h **** 
2385:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT9_ENABLE_Pos          9U                                           /*!< PMU
2386:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT9_ENABLE_Msk         (1UL << PMU_INTENSET_CNT9_ENABLE_Pos)         /*!< PMU
2387:../../Drivers/CMSIS/Include/core_cm55.h **** 
2388:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT10_ENABLE_Pos         10U                                          /*!< PMU
2389:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT10_ENABLE_Msk        (1UL << PMU_INTENSET_CNT10_ENABLE_Pos)        /*!< PMU
2390:../../Drivers/CMSIS/Include/core_cm55.h **** 
2391:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT11_ENABLE_Pos         11U                                          /*!< PMU
2392:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT11_ENABLE_Msk        (1UL << PMU_INTENSET_CNT11_ENABLE_Pos)        /*!< PMU
2393:../../Drivers/CMSIS/Include/core_cm55.h **** 
2394:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT12_ENABLE_Pos         12U                                          /*!< PMU
2395:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT12_ENABLE_Msk        (1UL << PMU_INTENSET_CNT12_ENABLE_Pos)        /*!< PMU
2396:../../Drivers/CMSIS/Include/core_cm55.h **** 
2397:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT13_ENABLE_Pos         13U                                          /*!< PMU
2398:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT13_ENABLE_Msk        (1UL << PMU_INTENSET_CNT13_ENABLE_Pos)        /*!< PMU
2399:../../Drivers/CMSIS/Include/core_cm55.h **** 
2400:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT14_ENABLE_Pos         14U                                          /*!< PMU
2401:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT14_ENABLE_Msk        (1UL << PMU_INTENSET_CNT14_ENABLE_Pos)        /*!< PMU
2402:../../Drivers/CMSIS/Include/core_cm55.h **** 
2403:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT15_ENABLE_Pos         15U                                          /*!< PMU
2404:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT15_ENABLE_Msk        (1UL << PMU_INTENSET_CNT15_ENABLE_Pos)        /*!< PMU
2405:../../Drivers/CMSIS/Include/core_cm55.h **** 
2406:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT16_ENABLE_Pos         16U                                          /*!< PMU
2407:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT16_ENABLE_Msk        (1UL << PMU_INTENSET_CNT16_ENABLE_Pos)        /*!< PMU
2408:../../Drivers/CMSIS/Include/core_cm55.h **** 
2409:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT17_ENABLE_Pos         17U                                          /*!< PMU
2410:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT17_ENABLE_Msk        (1UL << PMU_INTENSET_CNT17_ENABLE_Pos)        /*!< PMU
2411:../../Drivers/CMSIS/Include/core_cm55.h **** 
2412:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT18_ENABLE_Pos         18U                                          /*!< PMU
2413:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT18_ENABLE_Msk        (1UL << PMU_INTENSET_CNT18_ENABLE_Pos)        /*!< PMU
2414:../../Drivers/CMSIS/Include/core_cm55.h **** 
2415:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT19_ENABLE_Pos         19U                                          /*!< PMU
2416:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT19_ENABLE_Msk        (1UL << PMU_INTENSET_CNT19_ENABLE_Pos)        /*!< PMU
2417:../../Drivers/CMSIS/Include/core_cm55.h **** 
2418:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT20_ENABLE_Pos         20U                                          /*!< PMU
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 44


2419:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT20_ENABLE_Msk        (1UL << PMU_INTENSET_CNT20_ENABLE_Pos)        /*!< PMU
2420:../../Drivers/CMSIS/Include/core_cm55.h **** 
2421:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT21_ENABLE_Pos         21U                                          /*!< PMU
2422:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT21_ENABLE_Msk        (1UL << PMU_INTENSET_CNT21_ENABLE_Pos)        /*!< PMU
2423:../../Drivers/CMSIS/Include/core_cm55.h **** 
2424:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT22_ENABLE_Pos         22U                                          /*!< PMU
2425:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT22_ENABLE_Msk        (1UL << PMU_INTENSET_CNT22_ENABLE_Pos)        /*!< PMU
2426:../../Drivers/CMSIS/Include/core_cm55.h **** 
2427:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT23_ENABLE_Pos         23U                                          /*!< PMU
2428:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT23_ENABLE_Msk        (1UL << PMU_INTENSET_CNT23_ENABLE_Pos)        /*!< PMU
2429:../../Drivers/CMSIS/Include/core_cm55.h **** 
2430:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT24_ENABLE_Pos         24U                                          /*!< PMU
2431:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT24_ENABLE_Msk        (1UL << PMU_INTENSET_CNT24_ENABLE_Pos)        /*!< PMU
2432:../../Drivers/CMSIS/Include/core_cm55.h **** 
2433:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT25_ENABLE_Pos         25U                                          /*!< PMU
2434:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT25_ENABLE_Msk        (1UL << PMU_INTENSET_CNT25_ENABLE_Pos)        /*!< PMU
2435:../../Drivers/CMSIS/Include/core_cm55.h **** 
2436:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT26_ENABLE_Pos         26U                                          /*!< PMU
2437:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT26_ENABLE_Msk        (1UL << PMU_INTENSET_CNT26_ENABLE_Pos)        /*!< PMU
2438:../../Drivers/CMSIS/Include/core_cm55.h **** 
2439:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT27_ENABLE_Pos         27U                                          /*!< PMU
2440:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT27_ENABLE_Msk        (1UL << PMU_INTENSET_CNT27_ENABLE_Pos)        /*!< PMU
2441:../../Drivers/CMSIS/Include/core_cm55.h **** 
2442:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT28_ENABLE_Pos         28U                                          /*!< PMU
2443:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT28_ENABLE_Msk        (1UL << PMU_INTENSET_CNT28_ENABLE_Pos)        /*!< PMU
2444:../../Drivers/CMSIS/Include/core_cm55.h **** 
2445:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT29_ENABLE_Pos         29U                                          /*!< PMU
2446:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT29_ENABLE_Msk        (1UL << PMU_INTENSET_CNT29_ENABLE_Pos)        /*!< PMU
2447:../../Drivers/CMSIS/Include/core_cm55.h **** 
2448:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT30_ENABLE_Pos         30U                                          /*!< PMU
2449:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT30_ENABLE_Msk        (1UL << PMU_INTENSET_CNT30_ENABLE_Pos)        /*!< PMU
2450:../../Drivers/CMSIS/Include/core_cm55.h **** 
2451:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CYCCNT_ENABLE_Pos        31U                                          /*!< PMU
2452:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CCYCNT_ENABLE_Msk       (1UL << PMU_INTENSET_CYCCNT_ENABLE_Pos)       /*!< PMU
2453:../../Drivers/CMSIS/Include/core_cm55.h **** 
2454:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Interrupt Enable Clear Register Definitions */
2455:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENSET_CNT0_ENABLE_Pos          0U                                           /*!< PMU
2456:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT0_ENABLE_Msk         (1UL /*<< PMU_INTENCLR_CNT0_ENABLE_Pos*/)     /*!< PMU
2457:../../Drivers/CMSIS/Include/core_cm55.h **** 
2458:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT1_ENABLE_Pos          1U                                           /*!< PMU
2459:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT1_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT1_ENABLE_Pos)         /*!< PMU
2460:../../Drivers/CMSIS/Include/core_cm55.h **** 
2461:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT2_ENABLE_Pos          2U                                           /*!< PMU
2462:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT2_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT2_ENABLE_Pos)         /*!< PMU
2463:../../Drivers/CMSIS/Include/core_cm55.h **** 
2464:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT3_ENABLE_Pos          3U                                           /*!< PMU
2465:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT3_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT3_ENABLE_Pos)         /*!< PMU
2466:../../Drivers/CMSIS/Include/core_cm55.h **** 
2467:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT4_ENABLE_Pos          4U                                           /*!< PMU
2468:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT4_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT4_ENABLE_Pos)         /*!< PMU
2469:../../Drivers/CMSIS/Include/core_cm55.h **** 
2470:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT5_ENABLE_Pos          5U                                           /*!< PMU
2471:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT5_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT5_ENABLE_Pos)         /*!< PMU
2472:../../Drivers/CMSIS/Include/core_cm55.h **** 
2473:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT6_ENABLE_Pos          6U                                           /*!< PMU
2474:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT6_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT6_ENABLE_Pos)         /*!< PMU
2475:../../Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 45


2476:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT7_ENABLE_Pos          7U                                           /*!< PMU
2477:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT7_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT7_ENABLE_Pos)         /*!< PMU
2478:../../Drivers/CMSIS/Include/core_cm55.h **** 
2479:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT8_ENABLE_Pos          8U                                           /*!< PMU
2480:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT8_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT8_ENABLE_Pos)         /*!< PMU
2481:../../Drivers/CMSIS/Include/core_cm55.h **** 
2482:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT9_ENABLE_Pos          9U                                           /*!< PMU
2483:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT9_ENABLE_Msk         (1UL << PMU_INTENCLR_CNT9_ENABLE_Pos)         /*!< PMU
2484:../../Drivers/CMSIS/Include/core_cm55.h **** 
2485:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT10_ENABLE_Pos         10U                                          /*!< PMU
2486:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT10_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT10_ENABLE_Pos)        /*!< PMU
2487:../../Drivers/CMSIS/Include/core_cm55.h **** 
2488:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT11_ENABLE_Pos         11U                                          /*!< PMU
2489:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT11_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT11_ENABLE_Pos)        /*!< PMU
2490:../../Drivers/CMSIS/Include/core_cm55.h **** 
2491:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT12_ENABLE_Pos         12U                                          /*!< PMU
2492:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT12_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT12_ENABLE_Pos)        /*!< PMU
2493:../../Drivers/CMSIS/Include/core_cm55.h **** 
2494:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT13_ENABLE_Pos         13U                                          /*!< PMU
2495:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT13_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT13_ENABLE_Pos)        /*!< PMU
2496:../../Drivers/CMSIS/Include/core_cm55.h **** 
2497:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT14_ENABLE_Pos         14U                                          /*!< PMU
2498:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT14_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT14_ENABLE_Pos)        /*!< PMU
2499:../../Drivers/CMSIS/Include/core_cm55.h **** 
2500:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT15_ENABLE_Pos         15U                                          /*!< PMU
2501:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT15_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT15_ENABLE_Pos)        /*!< PMU
2502:../../Drivers/CMSIS/Include/core_cm55.h **** 
2503:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT16_ENABLE_Pos         16U                                          /*!< PMU
2504:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT16_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT16_ENABLE_Pos)        /*!< PMU
2505:../../Drivers/CMSIS/Include/core_cm55.h **** 
2506:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT17_ENABLE_Pos         17U                                          /*!< PMU
2507:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT17_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT17_ENABLE_Pos)        /*!< PMU
2508:../../Drivers/CMSIS/Include/core_cm55.h **** 
2509:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT18_ENABLE_Pos         18U                                          /*!< PMU
2510:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT18_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT18_ENABLE_Pos)        /*!< PMU
2511:../../Drivers/CMSIS/Include/core_cm55.h **** 
2512:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT19_ENABLE_Pos         19U                                          /*!< PMU
2513:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT19_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT19_ENABLE_Pos)        /*!< PMU
2514:../../Drivers/CMSIS/Include/core_cm55.h **** 
2515:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT20_ENABLE_Pos         20U                                          /*!< PMU
2516:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT20_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT20_ENABLE_Pos)        /*!< PMU
2517:../../Drivers/CMSIS/Include/core_cm55.h **** 
2518:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT21_ENABLE_Pos         21U                                          /*!< PMU
2519:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT21_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT21_ENABLE_Pos)        /*!< PMU
2520:../../Drivers/CMSIS/Include/core_cm55.h **** 
2521:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT22_ENABLE_Pos         22U                                          /*!< PMU
2522:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT22_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT22_ENABLE_Pos)        /*!< PMU
2523:../../Drivers/CMSIS/Include/core_cm55.h **** 
2524:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT23_ENABLE_Pos         23U                                          /*!< PMU
2525:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT23_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT23_ENABLE_Pos)        /*!< PMU
2526:../../Drivers/CMSIS/Include/core_cm55.h **** 
2527:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT24_ENABLE_Pos         24U                                          /*!< PMU
2528:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT24_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT24_ENABLE_Pos)        /*!< PMU
2529:../../Drivers/CMSIS/Include/core_cm55.h **** 
2530:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT25_ENABLE_Pos         25U                                          /*!< PMU
2531:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT25_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT25_ENABLE_Pos)        /*!< PMU
2532:../../Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 46


2533:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT26_ENABLE_Pos         26U                                          /*!< PMU
2534:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT26_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT26_ENABLE_Pos)        /*!< PMU
2535:../../Drivers/CMSIS/Include/core_cm55.h **** 
2536:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT27_ENABLE_Pos         27U                                          /*!< PMU
2537:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT27_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT27_ENABLE_Pos)        /*!< PMU
2538:../../Drivers/CMSIS/Include/core_cm55.h **** 
2539:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT28_ENABLE_Pos         28U                                          /*!< PMU
2540:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT28_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT28_ENABLE_Pos)        /*!< PMU
2541:../../Drivers/CMSIS/Include/core_cm55.h **** 
2542:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT29_ENABLE_Pos         29U                                          /*!< PMU
2543:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT29_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT29_ENABLE_Pos)        /*!< PMU
2544:../../Drivers/CMSIS/Include/core_cm55.h **** 
2545:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT30_ENABLE_Pos         30U                                          /*!< PMU
2546:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CNT30_ENABLE_Msk        (1UL << PMU_INTENCLR_CNT30_ENABLE_Pos)        /*!< PMU
2547:../../Drivers/CMSIS/Include/core_cm55.h **** 
2548:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CYCCNT_ENABLE_Pos        31U                                          /*!< PMU
2549:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_INTENCLR_CYCCNT_ENABLE_Msk       (1UL << PMU_INTENCLR_CYCCNT_ENABLE_Pos)       /*!< PMU
2550:../../Drivers/CMSIS/Include/core_cm55.h **** 
2551:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Overflow Flag Status Set Register Definitions */
2552:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT0_STATUS_Pos            0U                                           /*!< PMU
2553:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT0_STATUS_Msk           (1UL /*<< PMU_OVSSET_CNT0_STATUS_Pos*/)       /*!< PMU
2554:../../Drivers/CMSIS/Include/core_cm55.h **** 
2555:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT1_STATUS_Pos            1U                                           /*!< PMU
2556:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT1_STATUS_Msk           (1UL << PMU_OVSSET_CNT1_STATUS_Pos)           /*!< PMU
2557:../../Drivers/CMSIS/Include/core_cm55.h **** 
2558:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT2_STATUS_Pos            2U                                           /*!< PMU
2559:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT2_STATUS_Msk           (1UL << PMU_OVSSET_CNT2_STATUS_Pos)           /*!< PMU
2560:../../Drivers/CMSIS/Include/core_cm55.h **** 
2561:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT3_STATUS_Pos            3U                                           /*!< PMU
2562:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT3_STATUS_Msk           (1UL << PMU_OVSSET_CNT3_STATUS_Pos)           /*!< PMU
2563:../../Drivers/CMSIS/Include/core_cm55.h **** 
2564:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT4_STATUS_Pos            4U                                           /*!< PMU
2565:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT4_STATUS_Msk           (1UL << PMU_OVSSET_CNT4_STATUS_Pos)           /*!< PMU
2566:../../Drivers/CMSIS/Include/core_cm55.h **** 
2567:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT5_STATUS_Pos            5U                                           /*!< PMU
2568:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT5_STATUS_Msk           (1UL << PMU_OVSSET_CNT5_STATUS_Pos)           /*!< PMU
2569:../../Drivers/CMSIS/Include/core_cm55.h **** 
2570:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT6_STATUS_Pos            6U                                           /*!< PMU
2571:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT6_STATUS_Msk           (1UL << PMU_OVSSET_CNT6_STATUS_Pos)           /*!< PMU
2572:../../Drivers/CMSIS/Include/core_cm55.h **** 
2573:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT7_STATUS_Pos            7U                                           /*!< PMU
2574:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT7_STATUS_Msk           (1UL << PMU_OVSSET_CNT7_STATUS_Pos)           /*!< PMU
2575:../../Drivers/CMSIS/Include/core_cm55.h **** 
2576:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT8_STATUS_Pos            8U                                           /*!< PMU
2577:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT8_STATUS_Msk           (1UL << PMU_OVSSET_CNT8_STATUS_Pos)           /*!< PMU
2578:../../Drivers/CMSIS/Include/core_cm55.h **** 
2579:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT9_STATUS_Pos            9U                                           /*!< PMU
2580:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT9_STATUS_Msk           (1UL << PMU_OVSSET_CNT9_STATUS_Pos)           /*!< PMU
2581:../../Drivers/CMSIS/Include/core_cm55.h **** 
2582:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT10_STATUS_Pos           10U                                          /*!< PMU
2583:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT10_STATUS_Msk          (1UL << PMU_OVSSET_CNT10_STATUS_Pos)          /*!< PMU
2584:../../Drivers/CMSIS/Include/core_cm55.h **** 
2585:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT11_STATUS_Pos           11U                                          /*!< PMU
2586:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT11_STATUS_Msk          (1UL << PMU_OVSSET_CNT11_STATUS_Pos)          /*!< PMU
2587:../../Drivers/CMSIS/Include/core_cm55.h **** 
2588:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT12_STATUS_Pos           12U                                          /*!< PMU
2589:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT12_STATUS_Msk          (1UL << PMU_OVSSET_CNT12_STATUS_Pos)          /*!< PMU
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 47


2590:../../Drivers/CMSIS/Include/core_cm55.h **** 
2591:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT13_STATUS_Pos           13U                                          /*!< PMU
2592:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT13_STATUS_Msk          (1UL << PMU_OVSSET_CNT13_STATUS_Pos)          /*!< PMU
2593:../../Drivers/CMSIS/Include/core_cm55.h **** 
2594:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT14_STATUS_Pos           14U                                          /*!< PMU
2595:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT14_STATUS_Msk          (1UL << PMU_OVSSET_CNT14_STATUS_Pos)          /*!< PMU
2596:../../Drivers/CMSIS/Include/core_cm55.h **** 
2597:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT15_STATUS_Pos           15U                                          /*!< PMU
2598:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT15_STATUS_Msk          (1UL << PMU_OVSSET_CNT15_STATUS_Pos)          /*!< PMU
2599:../../Drivers/CMSIS/Include/core_cm55.h **** 
2600:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT16_STATUS_Pos           16U                                          /*!< PMU
2601:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT16_STATUS_Msk          (1UL << PMU_OVSSET_CNT16_STATUS_Pos)          /*!< PMU
2602:../../Drivers/CMSIS/Include/core_cm55.h **** 
2603:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT17_STATUS_Pos           17U                                          /*!< PMU
2604:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT17_STATUS_Msk          (1UL << PMU_OVSSET_CNT17_STATUS_Pos)          /*!< PMU
2605:../../Drivers/CMSIS/Include/core_cm55.h **** 
2606:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT18_STATUS_Pos           18U                                          /*!< PMU
2607:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT18_STATUS_Msk          (1UL << PMU_OVSSET_CNT18_STATUS_Pos)          /*!< PMU
2608:../../Drivers/CMSIS/Include/core_cm55.h **** 
2609:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT19_STATUS_Pos           19U                                          /*!< PMU
2610:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT19_STATUS_Msk          (1UL << PMU_OVSSET_CNT19_STATUS_Pos)          /*!< PMU
2611:../../Drivers/CMSIS/Include/core_cm55.h **** 
2612:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT20_STATUS_Pos           20U                                          /*!< PMU
2613:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT20_STATUS_Msk          (1UL << PMU_OVSSET_CNT20_STATUS_Pos)          /*!< PMU
2614:../../Drivers/CMSIS/Include/core_cm55.h **** 
2615:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT21_STATUS_Pos           21U                                          /*!< PMU
2616:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT21_STATUS_Msk          (1UL << PMU_OVSSET_CNT21_STATUS_Pos)          /*!< PMU
2617:../../Drivers/CMSIS/Include/core_cm55.h **** 
2618:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT22_STATUS_Pos           22U                                          /*!< PMU
2619:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT22_STATUS_Msk          (1UL << PMU_OVSSET_CNT22_STATUS_Pos)          /*!< PMU
2620:../../Drivers/CMSIS/Include/core_cm55.h **** 
2621:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT23_STATUS_Pos           23U                                          /*!< PMU
2622:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT23_STATUS_Msk          (1UL << PMU_OVSSET_CNT23_STATUS_Pos)          /*!< PMU
2623:../../Drivers/CMSIS/Include/core_cm55.h **** 
2624:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT24_STATUS_Pos           24U                                          /*!< PMU
2625:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT24_STATUS_Msk          (1UL << PMU_OVSSET_CNT24_STATUS_Pos)          /*!< PMU
2626:../../Drivers/CMSIS/Include/core_cm55.h **** 
2627:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT25_STATUS_Pos           25U                                          /*!< PMU
2628:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT25_STATUS_Msk          (1UL << PMU_OVSSET_CNT25_STATUS_Pos)          /*!< PMU
2629:../../Drivers/CMSIS/Include/core_cm55.h **** 
2630:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT26_STATUS_Pos           26U                                          /*!< PMU
2631:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT26_STATUS_Msk          (1UL << PMU_OVSSET_CNT26_STATUS_Pos)          /*!< PMU
2632:../../Drivers/CMSIS/Include/core_cm55.h **** 
2633:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT27_STATUS_Pos           27U                                          /*!< PMU
2634:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT27_STATUS_Msk          (1UL << PMU_OVSSET_CNT27_STATUS_Pos)          /*!< PMU
2635:../../Drivers/CMSIS/Include/core_cm55.h **** 
2636:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT28_STATUS_Pos           28U                                          /*!< PMU
2637:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT28_STATUS_Msk          (1UL << PMU_OVSSET_CNT28_STATUS_Pos)          /*!< PMU
2638:../../Drivers/CMSIS/Include/core_cm55.h **** 
2639:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT29_STATUS_Pos           29U                                          /*!< PMU
2640:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT29_STATUS_Msk          (1UL << PMU_OVSSET_CNT29_STATUS_Pos)          /*!< PMU
2641:../../Drivers/CMSIS/Include/core_cm55.h **** 
2642:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT30_STATUS_Pos           30U                                          /*!< PMU
2643:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CNT30_STATUS_Msk          (1UL << PMU_OVSSET_CNT30_STATUS_Pos)          /*!< PMU
2644:../../Drivers/CMSIS/Include/core_cm55.h **** 
2645:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CYCCNT_STATUS_Pos          31U                                          /*!< PMU
2646:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSSET_CYCCNT_STATUS_Msk         (1UL << PMU_OVSSET_CYCCNT_STATUS_Pos)         /*!< PMU
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 48


2647:../../Drivers/CMSIS/Include/core_cm55.h **** 
2648:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Overflow Flag Status Clear Register Definitions */
2649:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT0_STATUS_Pos            0U                                           /*!< PMU
2650:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT0_STATUS_Msk           (1UL /*<< PMU_OVSCLR_CNT0_STATUS_Pos*/)       /*!< PMU
2651:../../Drivers/CMSIS/Include/core_cm55.h **** 
2652:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT1_STATUS_Pos            1U                                           /*!< PMU
2653:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT1_STATUS_Msk           (1UL << PMU_OVSCLR_CNT1_STATUS_Pos)           /*!< PMU
2654:../../Drivers/CMSIS/Include/core_cm55.h **** 
2655:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT2_STATUS_Pos            2U                                           /*!< PMU
2656:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT2_STATUS_Msk           (1UL << PMU_OVSCLR_CNT2_STATUS_Pos)           /*!< PMU
2657:../../Drivers/CMSIS/Include/core_cm55.h **** 
2658:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT3_STATUS_Pos            3U                                           /*!< PMU
2659:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT3_STATUS_Msk           (1UL << PMU_OVSCLR_CNT3_STATUS_Pos)           /*!< PMU
2660:../../Drivers/CMSIS/Include/core_cm55.h **** 
2661:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT4_STATUS_Pos            4U                                           /*!< PMU
2662:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT4_STATUS_Msk           (1UL << PMU_OVSCLR_CNT4_STATUS_Pos)           /*!< PMU
2663:../../Drivers/CMSIS/Include/core_cm55.h **** 
2664:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT5_STATUS_Pos            5U                                           /*!< PMU
2665:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT5_STATUS_Msk           (1UL << PMU_OVSCLR_CNT5_STATUS_Pos)           /*!< PMU
2666:../../Drivers/CMSIS/Include/core_cm55.h **** 
2667:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT6_STATUS_Pos            6U                                           /*!< PMU
2668:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT6_STATUS_Msk           (1UL << PMU_OVSCLR_CNT6_STATUS_Pos)           /*!< PMU
2669:../../Drivers/CMSIS/Include/core_cm55.h **** 
2670:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT7_STATUS_Pos            7U                                           /*!< PMU
2671:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT7_STATUS_Msk           (1UL << PMU_OVSCLR_CNT7_STATUS_Pos)           /*!< PMU
2672:../../Drivers/CMSIS/Include/core_cm55.h **** 
2673:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT8_STATUS_Pos            8U                                           /*!< PMU
2674:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT8_STATUS_Msk           (1UL << PMU_OVSCLR_CNT8_STATUS_Pos)           /*!< PMU
2675:../../Drivers/CMSIS/Include/core_cm55.h **** 
2676:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT9_STATUS_Pos            9U                                           /*!< PMU
2677:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT9_STATUS_Msk           (1UL << PMU_OVSCLR_CNT9_STATUS_Pos)           /*!< PMU
2678:../../Drivers/CMSIS/Include/core_cm55.h **** 
2679:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT10_STATUS_Pos           10U                                          /*!< PMU
2680:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT10_STATUS_Msk          (1UL << PMU_OVSCLR_CNT10_STATUS_Pos)          /*!< PMU
2681:../../Drivers/CMSIS/Include/core_cm55.h **** 
2682:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT11_STATUS_Pos           11U                                          /*!< PMU
2683:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT11_STATUS_Msk          (1UL << PMU_OVSCLR_CNT11_STATUS_Pos)          /*!< PMU
2684:../../Drivers/CMSIS/Include/core_cm55.h **** 
2685:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT12_STATUS_Pos           12U                                          /*!< PMU
2686:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT12_STATUS_Msk          (1UL << PMU_OVSCLR_CNT12_STATUS_Pos)          /*!< PMU
2687:../../Drivers/CMSIS/Include/core_cm55.h **** 
2688:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT13_STATUS_Pos           13U                                          /*!< PMU
2689:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT13_STATUS_Msk          (1UL << PMU_OVSCLR_CNT13_STATUS_Pos)          /*!< PMU
2690:../../Drivers/CMSIS/Include/core_cm55.h **** 
2691:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT14_STATUS_Pos           14U                                          /*!< PMU
2692:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT14_STATUS_Msk          (1UL << PMU_OVSCLR_CNT14_STATUS_Pos)          /*!< PMU
2693:../../Drivers/CMSIS/Include/core_cm55.h **** 
2694:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT15_STATUS_Pos           15U                                          /*!< PMU
2695:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT15_STATUS_Msk          (1UL << PMU_OVSCLR_CNT15_STATUS_Pos)          /*!< PMU
2696:../../Drivers/CMSIS/Include/core_cm55.h **** 
2697:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT16_STATUS_Pos           16U                                          /*!< PMU
2698:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT16_STATUS_Msk          (1UL << PMU_OVSCLR_CNT16_STATUS_Pos)          /*!< PMU
2699:../../Drivers/CMSIS/Include/core_cm55.h **** 
2700:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT17_STATUS_Pos           17U                                          /*!< PMU
2701:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT17_STATUS_Msk          (1UL << PMU_OVSCLR_CNT17_STATUS_Pos)          /*!< PMU
2702:../../Drivers/CMSIS/Include/core_cm55.h **** 
2703:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT18_STATUS_Pos           18U                                          /*!< PMU
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 49


2704:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT18_STATUS_Msk          (1UL << PMU_OVSCLR_CNT18_STATUS_Pos)          /*!< PMU
2705:../../Drivers/CMSIS/Include/core_cm55.h **** 
2706:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT19_STATUS_Pos           19U                                          /*!< PMU
2707:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT19_STATUS_Msk          (1UL << PMU_OVSCLR_CNT19_STATUS_Pos)          /*!< PMU
2708:../../Drivers/CMSIS/Include/core_cm55.h **** 
2709:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT20_STATUS_Pos           20U                                          /*!< PMU
2710:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT20_STATUS_Msk          (1UL << PMU_OVSCLR_CNT20_STATUS_Pos)          /*!< PMU
2711:../../Drivers/CMSIS/Include/core_cm55.h **** 
2712:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT21_STATUS_Pos           21U                                          /*!< PMU
2713:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT21_STATUS_Msk          (1UL << PMU_OVSCLR_CNT21_STATUS_Pos)          /*!< PMU
2714:../../Drivers/CMSIS/Include/core_cm55.h **** 
2715:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT22_STATUS_Pos           22U                                          /*!< PMU
2716:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT22_STATUS_Msk          (1UL << PMU_OVSCLR_CNT22_STATUS_Pos)          /*!< PMU
2717:../../Drivers/CMSIS/Include/core_cm55.h **** 
2718:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT23_STATUS_Pos           23U                                          /*!< PMU
2719:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT23_STATUS_Msk          (1UL << PMU_OVSCLR_CNT23_STATUS_Pos)          /*!< PMU
2720:../../Drivers/CMSIS/Include/core_cm55.h **** 
2721:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT24_STATUS_Pos           24U                                          /*!< PMU
2722:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT24_STATUS_Msk          (1UL << PMU_OVSCLR_CNT24_STATUS_Pos)          /*!< PMU
2723:../../Drivers/CMSIS/Include/core_cm55.h **** 
2724:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT25_STATUS_Pos           25U                                          /*!< PMU
2725:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT25_STATUS_Msk          (1UL << PMU_OVSCLR_CNT25_STATUS_Pos)          /*!< PMU
2726:../../Drivers/CMSIS/Include/core_cm55.h **** 
2727:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT26_STATUS_Pos           26U                                          /*!< PMU
2728:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT26_STATUS_Msk          (1UL << PMU_OVSCLR_CNT26_STATUS_Pos)          /*!< PMU
2729:../../Drivers/CMSIS/Include/core_cm55.h **** 
2730:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT27_STATUS_Pos           27U                                          /*!< PMU
2731:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT27_STATUS_Msk          (1UL << PMU_OVSCLR_CNT27_STATUS_Pos)          /*!< PMU
2732:../../Drivers/CMSIS/Include/core_cm55.h **** 
2733:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT28_STATUS_Pos           28U                                          /*!< PMU
2734:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT28_STATUS_Msk          (1UL << PMU_OVSCLR_CNT28_STATUS_Pos)          /*!< PMU
2735:../../Drivers/CMSIS/Include/core_cm55.h **** 
2736:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT29_STATUS_Pos           29U                                          /*!< PMU
2737:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT29_STATUS_Msk          (1UL << PMU_OVSCLR_CNT29_STATUS_Pos)          /*!< PMU
2738:../../Drivers/CMSIS/Include/core_cm55.h **** 
2739:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT30_STATUS_Pos           30U                                          /*!< PMU
2740:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CNT30_STATUS_Msk          (1UL << PMU_OVSCLR_CNT30_STATUS_Pos)          /*!< PMU
2741:../../Drivers/CMSIS/Include/core_cm55.h **** 
2742:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CYCCNT_STATUS_Pos          31U                                          /*!< PMU
2743:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_OVSCLR_CYCCNT_STATUS_Msk         (1UL << PMU_OVSCLR_CYCCNT_STATUS_Pos)         /*!< PMU
2744:../../Drivers/CMSIS/Include/core_cm55.h **** 
2745:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Software Increment Counter */
2746:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT0_Pos                    0U                                           /*!< PMU
2747:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT0_Msk                   (1UL /*<< PMU_SWINC_CNT0_Pos */)              /*!< PMU
2748:../../Drivers/CMSIS/Include/core_cm55.h **** 
2749:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT1_Pos                    1U                                           /*!< PMU
2750:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT1_Msk                   (1UL << PMU_SWINC_CNT1_Pos)                   /*!< PMU
2751:../../Drivers/CMSIS/Include/core_cm55.h **** 
2752:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT2_Pos                    2U                                           /*!< PMU
2753:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT2_Msk                   (1UL << PMU_SWINC_CNT2_Pos)                   /*!< PMU
2754:../../Drivers/CMSIS/Include/core_cm55.h **** 
2755:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT3_Pos                    3U                                           /*!< PMU
2756:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT3_Msk                   (1UL << PMU_SWINC_CNT3_Pos)                   /*!< PMU
2757:../../Drivers/CMSIS/Include/core_cm55.h **** 
2758:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT4_Pos                    4U                                           /*!< PMU
2759:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT4_Msk                   (1UL << PMU_SWINC_CNT4_Pos)                   /*!< PMU
2760:../../Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 50


2761:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT5_Pos                    5U                                           /*!< PMU
2762:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT5_Msk                   (1UL << PMU_SWINC_CNT5_Pos)                   /*!< PMU
2763:../../Drivers/CMSIS/Include/core_cm55.h **** 
2764:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT6_Pos                    6U                                           /*!< PMU
2765:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT6_Msk                   (1UL << PMU_SWINC_CNT6_Pos)                   /*!< PMU
2766:../../Drivers/CMSIS/Include/core_cm55.h **** 
2767:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT7_Pos                    7U                                           /*!< PMU
2768:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT7_Msk                   (1UL << PMU_SWINC_CNT7_Pos)                   /*!< PMU
2769:../../Drivers/CMSIS/Include/core_cm55.h **** 
2770:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT8_Pos                    8U                                           /*!< PMU
2771:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT8_Msk                   (1UL << PMU_SWINC_CNT8_Pos)                   /*!< PMU
2772:../../Drivers/CMSIS/Include/core_cm55.h **** 
2773:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT9_Pos                    9U                                           /*!< PMU
2774:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT9_Msk                   (1UL << PMU_SWINC_CNT9_Pos)                   /*!< PMU
2775:../../Drivers/CMSIS/Include/core_cm55.h **** 
2776:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT10_Pos                   10U                                          /*!< PMU
2777:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT10_Msk                  (1UL << PMU_SWINC_CNT10_Pos)                  /*!< PMU
2778:../../Drivers/CMSIS/Include/core_cm55.h **** 
2779:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT11_Pos                   11U                                          /*!< PMU
2780:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT11_Msk                  (1UL << PMU_SWINC_CNT11_Pos)                  /*!< PMU
2781:../../Drivers/CMSIS/Include/core_cm55.h **** 
2782:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT12_Pos                   12U                                          /*!< PMU
2783:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT12_Msk                  (1UL << PMU_SWINC_CNT12_Pos)                  /*!< PMU
2784:../../Drivers/CMSIS/Include/core_cm55.h **** 
2785:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT13_Pos                   13U                                          /*!< PMU
2786:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT13_Msk                  (1UL << PMU_SWINC_CNT13_Pos)                  /*!< PMU
2787:../../Drivers/CMSIS/Include/core_cm55.h **** 
2788:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT14_Pos                   14U                                          /*!< PMU
2789:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT14_Msk                  (1UL << PMU_SWINC_CNT14_Pos)                  /*!< PMU
2790:../../Drivers/CMSIS/Include/core_cm55.h **** 
2791:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT15_Pos                   15U                                          /*!< PMU
2792:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT15_Msk                  (1UL << PMU_SWINC_CNT15_Pos)                  /*!< PMU
2793:../../Drivers/CMSIS/Include/core_cm55.h **** 
2794:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT16_Pos                   16U                                          /*!< PMU
2795:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT16_Msk                  (1UL << PMU_SWINC_CNT16_Pos)                  /*!< PMU
2796:../../Drivers/CMSIS/Include/core_cm55.h **** 
2797:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT17_Pos                   17U                                          /*!< PMU
2798:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT17_Msk                  (1UL << PMU_SWINC_CNT17_Pos)                  /*!< PMU
2799:../../Drivers/CMSIS/Include/core_cm55.h **** 
2800:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT18_Pos                   18U                                          /*!< PMU
2801:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT18_Msk                  (1UL << PMU_SWINC_CNT18_Pos)                  /*!< PMU
2802:../../Drivers/CMSIS/Include/core_cm55.h **** 
2803:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT19_Pos                   19U                                          /*!< PMU
2804:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT19_Msk                  (1UL << PMU_SWINC_CNT19_Pos)                  /*!< PMU
2805:../../Drivers/CMSIS/Include/core_cm55.h **** 
2806:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT20_Pos                   20U                                          /*!< PMU
2807:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT20_Msk                  (1UL << PMU_SWINC_CNT20_Pos)                  /*!< PMU
2808:../../Drivers/CMSIS/Include/core_cm55.h **** 
2809:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT21_Pos                   21U                                          /*!< PMU
2810:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT21_Msk                  (1UL << PMU_SWINC_CNT21_Pos)                  /*!< PMU
2811:../../Drivers/CMSIS/Include/core_cm55.h **** 
2812:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT22_Pos                   22U                                          /*!< PMU
2813:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT22_Msk                  (1UL << PMU_SWINC_CNT22_Pos)                  /*!< PMU
2814:../../Drivers/CMSIS/Include/core_cm55.h **** 
2815:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT23_Pos                   23U                                          /*!< PMU
2816:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT23_Msk                  (1UL << PMU_SWINC_CNT23_Pos)                  /*!< PMU
2817:../../Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 51


2818:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT24_Pos                   24U                                          /*!< PMU
2819:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT24_Msk                  (1UL << PMU_SWINC_CNT24_Pos)                  /*!< PMU
2820:../../Drivers/CMSIS/Include/core_cm55.h **** 
2821:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT25_Pos                   25U                                          /*!< PMU
2822:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT25_Msk                  (1UL << PMU_SWINC_CNT25_Pos)                  /*!< PMU
2823:../../Drivers/CMSIS/Include/core_cm55.h **** 
2824:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT26_Pos                   26U                                          /*!< PMU
2825:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT26_Msk                  (1UL << PMU_SWINC_CNT26_Pos)                  /*!< PMU
2826:../../Drivers/CMSIS/Include/core_cm55.h **** 
2827:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT27_Pos                   27U                                          /*!< PMU
2828:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT27_Msk                  (1UL << PMU_SWINC_CNT27_Pos)                  /*!< PMU
2829:../../Drivers/CMSIS/Include/core_cm55.h **** 
2830:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT28_Pos                   28U                                          /*!< PMU
2831:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT28_Msk                  (1UL << PMU_SWINC_CNT28_Pos)                  /*!< PMU
2832:../../Drivers/CMSIS/Include/core_cm55.h **** 
2833:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT29_Pos                   29U                                          /*!< PMU
2834:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT29_Msk                  (1UL << PMU_SWINC_CNT29_Pos)                  /*!< PMU
2835:../../Drivers/CMSIS/Include/core_cm55.h **** 
2836:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT30_Pos                   30U                                          /*!< PMU
2837:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_SWINC_CNT30_Msk                  (1UL << PMU_SWINC_CNT30_Pos)                  /*!< PMU
2838:../../Drivers/CMSIS/Include/core_cm55.h **** 
2839:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Control Register Definitions */
2840:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_ENABLE_Pos                   0U                                           /*!< PMU
2841:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_ENABLE_Msk                  (1UL /*<< PMU_CTRL_ENABLE_Pos*/)              /*!< PMU
2842:../../Drivers/CMSIS/Include/core_cm55.h **** 
2843:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_EVENTCNT_RESET_Pos           1U                                           /*!< PMU
2844:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_EVENTCNT_RESET_Msk          (1UL << PMU_CTRL_EVENTCNT_RESET_Pos)          /*!< PMU
2845:../../Drivers/CMSIS/Include/core_cm55.h **** 
2846:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_CYCCNT_RESET_Pos             2U                                           /*!< PMU
2847:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_CYCCNT_RESET_Msk            (1UL << PMU_CTRL_CYCCNT_RESET_Pos)            /*!< PMU
2848:../../Drivers/CMSIS/Include/core_cm55.h **** 
2849:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_CYCCNT_DISABLE_Pos           5U                                           /*!< PMU
2850:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_CYCCNT_DISABLE_Msk          (1UL << PMU_CTRL_CYCCNT_DISABLE_Pos)          /*!< PMU
2851:../../Drivers/CMSIS/Include/core_cm55.h **** 
2852:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_FRZ_ON_OV_Pos                9U                                           /*!< PMU
2853:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_FRZ_ON_OV_Msk               (1UL << PMU_CTRL_FRZ_ON_OVERFLOW_Pos)         /*!< PMU
2854:../../Drivers/CMSIS/Include/core_cm55.h **** 
2855:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_TRACE_ON_OV_Pos              11U                                          /*!< PMU
2856:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_CTRL_TRACE_ON_OV_Msk             (1UL << PMU_CTRL_TRACE_ON_OVERFLOW_Pos)       /*!< PMU
2857:../../Drivers/CMSIS/Include/core_cm55.h **** 
2858:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Type Register Definitions */
2859:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_TYPE_NUM_CNTS_Pos                 0U                                           /*!< PMU
2860:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_TYPE_NUM_CNTS_Msk                (0xFFUL /*<< PMU_TYPE_NUM_CNTS_Pos*/)         /*!< PMU
2861:../../Drivers/CMSIS/Include/core_cm55.h **** 
2862:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_TYPE_SIZE_CNTS_Pos                8U                                           /*!< PMU
2863:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_TYPE_SIZE_CNTS_Msk               (0x3FUL << PMU_TYPE_SIZE_CNTS_Pos)            /*!< PMU
2864:../../Drivers/CMSIS/Include/core_cm55.h **** 
2865:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_TYPE_CYCCNT_PRESENT_Pos           14U                                          /*!< PMU
2866:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_TYPE_CYCCNT_PRESENT_Msk          (1UL << PMU_TYPE_CYCCNT_PRESENT_Pos)          /*!< PMU
2867:../../Drivers/CMSIS/Include/core_cm55.h **** 
2868:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_TYPE_FRZ_OV_SUPPORT_Pos           21U                                          /*!< PMU
2869:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_TYPE_FRZ_OV_SUPPORT_Msk          (1UL << PMU_TYPE_FRZ_OV_SUPPORT_Pos)          /*!< PMU
2870:../../Drivers/CMSIS/Include/core_cm55.h **** 
2871:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_TYPE_TRACE_ON_OV_SUPPORT_Pos      23U                                          /*!< PMU
2872:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_TYPE_TRACE_ON_OV_SUPPORT_Msk     (1UL << PMU_TYPE_FRZ_OV_SUPPORT_Pos)          /*!< PMU
2873:../../Drivers/CMSIS/Include/core_cm55.h **** 
2874:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief PMU Authentication Status Register Definitions */
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 52


2875:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_NSID_Pos               0U                                           /*!< PMU
2876:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_NSID_Msk              (0x3UL /*<< PMU_AUTHSTATUS_NSID_Pos*/)        /*!< PMU
2877:../../Drivers/CMSIS/Include/core_cm55.h **** 
2878:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_NSNID_Pos              2U                                           /*!< PMU
2879:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_NSNID_Msk             (0x3UL << PMU_AUTHSTATUS_NSNID_Pos)           /*!< PMU
2880:../../Drivers/CMSIS/Include/core_cm55.h **** 
2881:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_SID_Pos                4U                                           /*!< PMU
2882:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_SID_Msk               (0x3UL << PMU_AUTHSTATUS_SID_Pos)             /*!< PMU
2883:../../Drivers/CMSIS/Include/core_cm55.h **** 
2884:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_SNID_Pos               6U                                           /*!< PMU
2885:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_SNID_Msk              (0x3UL << PMU_AUTHSTATUS_SNID_Pos)            /*!< PMU
2886:../../Drivers/CMSIS/Include/core_cm55.h **** 
2887:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_NSUID_Pos              16U                                          /*!< PMU
2888:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_NSUID_Msk             (0x3UL << PMU_AUTHSTATUS_NSUID_Pos)           /*!< PMU
2889:../../Drivers/CMSIS/Include/core_cm55.h **** 
2890:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_NSUNID_Pos             18U                                          /*!< PMU
2891:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_NSUNID_Msk            (0x3UL << PMU_AUTHSTATUS_NSUNID_Pos)          /*!< PMU
2892:../../Drivers/CMSIS/Include/core_cm55.h **** 
2893:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_SUID_Pos               20U                                          /*!< PMU
2894:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_SUID_Msk              (0x3UL << PMU_AUTHSTATUS_SUID_Pos)            /*!< PMU
2895:../../Drivers/CMSIS/Include/core_cm55.h **** 
2896:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_SUNID_Pos              22U                                          /*!< PMU
2897:../../Drivers/CMSIS/Include/core_cm55.h **** #define PMU_AUTHSTATUS_SUNID_Msk             (0x3UL << PMU_AUTHSTATUS_SUNID_Pos)           /*!< PMU
2898:../../Drivers/CMSIS/Include/core_cm55.h **** 
2899:../../Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_PMU */
2900:../../Drivers/CMSIS/Include/core_cm55.h **** #endif
2901:../../Drivers/CMSIS/Include/core_cm55.h **** 
2902:../../Drivers/CMSIS/Include/core_cm55.h **** 
2903:../../Drivers/CMSIS/Include/core_cm55.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
2904:../../Drivers/CMSIS/Include/core_cm55.h **** /**
2905:../../Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
2906:../../Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
2907:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
2908:../../Drivers/CMSIS/Include/core_cm55.h ****   @{
2909:../../Drivers/CMSIS/Include/core_cm55.h ****  */
2910:../../Drivers/CMSIS/Include/core_cm55.h **** 
2911:../../Drivers/CMSIS/Include/core_cm55.h **** /**
2912:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
2913:../../Drivers/CMSIS/Include/core_cm55.h ****  */
2914:../../Drivers/CMSIS/Include/core_cm55.h **** typedef struct
2915:../../Drivers/CMSIS/Include/core_cm55.h **** {
2916:../../Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
2917:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
2918:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region Number Register */
2919:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
2920:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RLAR;                   /*!< Offset: 0x010 (R/W)  MPU Region Limit Address Registe
2921:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Region Base Address Register
2922:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RLAR_A1;                /*!< Offset: 0x018 (R/W)  MPU Region Limit Address Registe
2923:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Region Base Address Register
2924:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RLAR_A2;                /*!< Offset: 0x020 (R/W)  MPU Region Limit Address Registe
2925:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Region Base Address Register
2926:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RLAR_A3;                /*!< Offset: 0x028 (R/W)  MPU Region Limit Address Registe
2927:../../Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[1];
2928:../../Drivers/CMSIS/Include/core_cm55.h ****   union {
2929:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t MAIR[2];
2930:../../Drivers/CMSIS/Include/core_cm55.h ****   struct {
2931:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t MAIR0;                  /*!< Offset: 0x030 (R/W)  MPU Memory Attribute Indirection
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 53


2932:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t MAIR1;                  /*!< Offset: 0x034 (R/W)  MPU Memory Attribute Indirection
2933:../../Drivers/CMSIS/Include/core_cm55.h ****   };
2934:../../Drivers/CMSIS/Include/core_cm55.h ****   };
2935:../../Drivers/CMSIS/Include/core_cm55.h **** } MPU_Type;
2936:../../Drivers/CMSIS/Include/core_cm55.h **** 
2937:../../Drivers/CMSIS/Include/core_cm55.h **** #define MPU_TYPE_RALIASES                  4U
2938:../../Drivers/CMSIS/Include/core_cm55.h **** 
2939:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief MPU Type Register Definitions */
2940:../../Drivers/CMSIS/Include/core_cm55.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
2941:../../Drivers/CMSIS/Include/core_cm55.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
2942:../../Drivers/CMSIS/Include/core_cm55.h **** 
2943:../../Drivers/CMSIS/Include/core_cm55.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
2944:../../Drivers/CMSIS/Include/core_cm55.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
2945:../../Drivers/CMSIS/Include/core_cm55.h **** 
2946:../../Drivers/CMSIS/Include/core_cm55.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
2947:../../Drivers/CMSIS/Include/core_cm55.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
2948:../../Drivers/CMSIS/Include/core_cm55.h **** 
2949:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief MPU Control Register Definitions */
2950:../../Drivers/CMSIS/Include/core_cm55.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
2951:../../Drivers/CMSIS/Include/core_cm55.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
2952:../../Drivers/CMSIS/Include/core_cm55.h **** 
2953:../../Drivers/CMSIS/Include/core_cm55.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
2954:../../Drivers/CMSIS/Include/core_cm55.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
2955:../../Drivers/CMSIS/Include/core_cm55.h **** 
2956:../../Drivers/CMSIS/Include/core_cm55.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
2957:../../Drivers/CMSIS/Include/core_cm55.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
2958:../../Drivers/CMSIS/Include/core_cm55.h **** 
2959:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief MPU Region Number Register Definitions */
2960:../../Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
2961:../../Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
2962:../../Drivers/CMSIS/Include/core_cm55.h **** 
2963:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief MPU Region Base Address Register Definitions */
2964:../../Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RBAR_BASE_Pos                   5U                                            /*!< MPU 
2965:../../Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RBAR_BASE_Msk                  (0x7FFFFFFUL << MPU_RBAR_BASE_Pos)             /*!< MPU 
2966:../../Drivers/CMSIS/Include/core_cm55.h **** 
2967:../../Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RBAR_SH_Pos                     3U                                            /*!< MPU 
2968:../../Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RBAR_SH_Msk                    (0x3UL << MPU_RBAR_SH_Pos)                     /*!< MPU 
2969:../../Drivers/CMSIS/Include/core_cm55.h **** 
2970:../../Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RBAR_AP_Pos                     1U                                            /*!< MPU 
2971:../../Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RBAR_AP_Msk                    (0x3UL << MPU_RBAR_AP_Pos)                     /*!< MPU 
2972:../../Drivers/CMSIS/Include/core_cm55.h **** 
2973:../../Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RBAR_XN_Pos                     0U                                            /*!< MPU 
2974:../../Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RBAR_XN_Msk                    (01UL /*<< MPU_RBAR_XN_Pos*/)                  /*!< MPU 
2975:../../Drivers/CMSIS/Include/core_cm55.h **** 
2976:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief MPU Region Limit Address Register Definitions */
2977:../../Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RLAR_LIMIT_Pos                  5U                                            /*!< MPU 
2978:../../Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RLAR_LIMIT_Msk                 (0x7FFFFFFUL << MPU_RLAR_LIMIT_Pos)            /*!< MPU 
2979:../../Drivers/CMSIS/Include/core_cm55.h **** 
2980:../../Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RLAR_PXN_Pos                    4U                                            /*!< MPU 
2981:../../Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RLAR_PXN_Msk                   (1UL << MPU_RLAR_PXN_Pos)                      /*!< MPU 
2982:../../Drivers/CMSIS/Include/core_cm55.h **** 
2983:../../Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RLAR_AttrIndx_Pos               1U                                            /*!< MPU 
2984:../../Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RLAR_AttrIndx_Msk              (0x7UL << MPU_RLAR_AttrIndx_Pos)               /*!< MPU 
2985:../../Drivers/CMSIS/Include/core_cm55.h **** 
2986:../../Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RLAR_EN_Pos                     0U                                            /*!< MPU 
2987:../../Drivers/CMSIS/Include/core_cm55.h **** #define MPU_RLAR_EN_Msk                    (1UL /*<< MPU_RLAR_EN_Pos*/)                   /*!< MPU 
2988:../../Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 54


2989:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief MPU Memory Attribute Indirection Register 0 Definitions */
2990:../../Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR0_Attr3_Pos                24U                                            /*!< MPU 
2991:../../Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR0_Attr3_Msk                (0xFFUL << MPU_MAIR0_Attr3_Pos)                /*!< MPU 
2992:../../Drivers/CMSIS/Include/core_cm55.h **** 
2993:../../Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR0_Attr2_Pos                16U                                            /*!< MPU 
2994:../../Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR0_Attr2_Msk                (0xFFUL << MPU_MAIR0_Attr2_Pos)                /*!< MPU 
2995:../../Drivers/CMSIS/Include/core_cm55.h **** 
2996:../../Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR0_Attr1_Pos                 8U                                            /*!< MPU 
2997:../../Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR0_Attr1_Msk                (0xFFUL << MPU_MAIR0_Attr1_Pos)                /*!< MPU 
2998:../../Drivers/CMSIS/Include/core_cm55.h **** 
2999:../../Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR0_Attr0_Pos                 0U                                            /*!< MPU 
3000:../../Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR0_Attr0_Msk                (0xFFUL /*<< MPU_MAIR0_Attr0_Pos*/)            /*!< MPU 
3001:../../Drivers/CMSIS/Include/core_cm55.h **** 
3002:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief MPU Memory Attribute Indirection Register 1 Definitions */
3003:../../Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR1_Attr7_Pos                24U                                            /*!< MPU 
3004:../../Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR1_Attr7_Msk                (0xFFUL << MPU_MAIR1_Attr7_Pos)                /*!< MPU 
3005:../../Drivers/CMSIS/Include/core_cm55.h **** 
3006:../../Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR1_Attr6_Pos                16U                                            /*!< MPU 
3007:../../Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR1_Attr6_Msk                (0xFFUL << MPU_MAIR1_Attr6_Pos)                /*!< MPU 
3008:../../Drivers/CMSIS/Include/core_cm55.h **** 
3009:../../Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR1_Attr5_Pos                 8U                                            /*!< MPU 
3010:../../Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR1_Attr5_Msk                (0xFFUL << MPU_MAIR1_Attr5_Pos)                /*!< MPU 
3011:../../Drivers/CMSIS/Include/core_cm55.h **** 
3012:../../Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR1_Attr4_Pos                 0U                                            /*!< MPU 
3013:../../Drivers/CMSIS/Include/core_cm55.h **** #define MPU_MAIR1_Attr4_Msk                (0xFFUL /*<< MPU_MAIR1_Attr4_Pos*/)            /*!< MPU 
3014:../../Drivers/CMSIS/Include/core_cm55.h **** 
3015:../../Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_MPU */
3016:../../Drivers/CMSIS/Include/core_cm55.h **** #endif
3017:../../Drivers/CMSIS/Include/core_cm55.h **** 
3018:../../Drivers/CMSIS/Include/core_cm55.h **** 
3019:../../Drivers/CMSIS/Include/core_cm55.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
3020:../../Drivers/CMSIS/Include/core_cm55.h **** /**
3021:../../Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
3022:../../Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_SAU     Security Attribution Unit (SAU)
3023:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Security Attribution Unit (SAU)
3024:../../Drivers/CMSIS/Include/core_cm55.h ****   @{
3025:../../Drivers/CMSIS/Include/core_cm55.h ****  */
3026:../../Drivers/CMSIS/Include/core_cm55.h **** 
3027:../../Drivers/CMSIS/Include/core_cm55.h **** /**
3028:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Security Attribution Unit (SAU).
3029:../../Drivers/CMSIS/Include/core_cm55.h ****  */
3030:../../Drivers/CMSIS/Include/core_cm55.h **** typedef struct
3031:../../Drivers/CMSIS/Include/core_cm55.h **** {
3032:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SAU Control Register */
3033:../../Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x004 (R/ )  SAU Type Register */
3034:../../Drivers/CMSIS/Include/core_cm55.h **** #if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)
3035:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  SAU Region Number Register */
3036:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  SAU Region Base Address Register
3037:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t RLAR;                   /*!< Offset: 0x010 (R/W)  SAU Region Limit Address Registe
3038:../../Drivers/CMSIS/Include/core_cm55.h **** #else
3039:../../Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[3];
3040:../../Drivers/CMSIS/Include/core_cm55.h **** #endif
3041:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t SFSR;                   /*!< Offset: 0x014 (R/W)  Secure Fault Status Register */
3042:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t SFAR;                   /*!< Offset: 0x018 (R/W)  Secure Fault Address Register */
3043:../../Drivers/CMSIS/Include/core_cm55.h **** } SAU_Type;
3044:../../Drivers/CMSIS/Include/core_cm55.h **** 
3045:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief SAU Control Register Definitions */
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 55


3046:../../Drivers/CMSIS/Include/core_cm55.h **** #define SAU_CTRL_ALLNS_Pos                  1U                                            /*!< SAU 
3047:../../Drivers/CMSIS/Include/core_cm55.h **** #define SAU_CTRL_ALLNS_Msk                 (1UL << SAU_CTRL_ALLNS_Pos)                    /*!< SAU 
3048:../../Drivers/CMSIS/Include/core_cm55.h **** 
3049:../../Drivers/CMSIS/Include/core_cm55.h **** #define SAU_CTRL_ENABLE_Pos                 0U                                            /*!< SAU 
3050:../../Drivers/CMSIS/Include/core_cm55.h **** #define SAU_CTRL_ENABLE_Msk                (1UL /*<< SAU_CTRL_ENABLE_Pos*/)               /*!< SAU 
3051:../../Drivers/CMSIS/Include/core_cm55.h **** 
3052:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief SAU Type Register Definitions */
3053:../../Drivers/CMSIS/Include/core_cm55.h **** #define SAU_TYPE_SREGION_Pos                0U                                            /*!< SAU 
3054:../../Drivers/CMSIS/Include/core_cm55.h **** #define SAU_TYPE_SREGION_Msk               (0xFFUL /*<< SAU_TYPE_SREGION_Pos*/)           /*!< SAU 
3055:../../Drivers/CMSIS/Include/core_cm55.h **** 
3056:../../Drivers/CMSIS/Include/core_cm55.h **** #if defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U)
3057:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief SAU Region Number Register Definitions */
3058:../../Drivers/CMSIS/Include/core_cm55.h **** #define SAU_RNR_REGION_Pos                  0U                                            /*!< SAU 
3059:../../Drivers/CMSIS/Include/core_cm55.h **** #define SAU_RNR_REGION_Msk                 (0xFFUL /*<< SAU_RNR_REGION_Pos*/)             /*!< SAU 
3060:../../Drivers/CMSIS/Include/core_cm55.h **** 
3061:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief SAU Region Base Address Register Definitions */
3062:../../Drivers/CMSIS/Include/core_cm55.h **** #define SAU_RBAR_BADDR_Pos                  5U                                            /*!< SAU 
3063:../../Drivers/CMSIS/Include/core_cm55.h **** #define SAU_RBAR_BADDR_Msk                 (0x7FFFFFFUL << SAU_RBAR_BADDR_Pos)            /*!< SAU 
3064:../../Drivers/CMSIS/Include/core_cm55.h **** 
3065:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief SAU Region Limit Address Register Definitions */
3066:../../Drivers/CMSIS/Include/core_cm55.h **** #define SAU_RLAR_LADDR_Pos                  5U                                            /*!< SAU 
3067:../../Drivers/CMSIS/Include/core_cm55.h **** #define SAU_RLAR_LADDR_Msk                 (0x7FFFFFFUL << SAU_RLAR_LADDR_Pos)            /*!< SAU 
3068:../../Drivers/CMSIS/Include/core_cm55.h **** 
3069:../../Drivers/CMSIS/Include/core_cm55.h **** #define SAU_RLAR_NSC_Pos                    1U                                            /*!< SAU 
3070:../../Drivers/CMSIS/Include/core_cm55.h **** #define SAU_RLAR_NSC_Msk                   (1UL << SAU_RLAR_NSC_Pos)                      /*!< SAU 
3071:../../Drivers/CMSIS/Include/core_cm55.h **** 
3072:../../Drivers/CMSIS/Include/core_cm55.h **** #define SAU_RLAR_ENABLE_Pos                 0U                                            /*!< SAU 
3073:../../Drivers/CMSIS/Include/core_cm55.h **** #define SAU_RLAR_ENABLE_Msk                (1UL /*<< SAU_RLAR_ENABLE_Pos*/)               /*!< SAU 
3074:../../Drivers/CMSIS/Include/core_cm55.h **** 
3075:../../Drivers/CMSIS/Include/core_cm55.h **** #endif /* defined (__SAUREGION_PRESENT) && (__SAUREGION_PRESENT == 1U) */
3076:../../Drivers/CMSIS/Include/core_cm55.h **** 
3077:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief SAU Secure Fault Status Register Definitions */
3078:../../Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_LSERR_Pos                  7U                                            /*!< SAU 
3079:../../Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_LSERR_Msk                 (1UL << SAU_SFSR_LSERR_Pos)                    /*!< SAU 
3080:../../Drivers/CMSIS/Include/core_cm55.h **** 
3081:../../Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_SFARVALID_Pos              6U                                            /*!< SAU 
3082:../../Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_SFARVALID_Msk             (1UL << SAU_SFSR_SFARVALID_Pos)                /*!< SAU 
3083:../../Drivers/CMSIS/Include/core_cm55.h **** 
3084:../../Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_LSPERR_Pos                 5U                                            /*!< SAU 
3085:../../Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_LSPERR_Msk                (1UL << SAU_SFSR_LSPERR_Pos)                   /*!< SAU 
3086:../../Drivers/CMSIS/Include/core_cm55.h **** 
3087:../../Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_INVTRAN_Pos                4U                                            /*!< SAU 
3088:../../Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_INVTRAN_Msk               (1UL << SAU_SFSR_INVTRAN_Pos)                  /*!< SAU 
3089:../../Drivers/CMSIS/Include/core_cm55.h **** 
3090:../../Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_AUVIOL_Pos                 3U                                            /*!< SAU 
3091:../../Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_AUVIOL_Msk                (1UL << SAU_SFSR_AUVIOL_Pos)                   /*!< SAU 
3092:../../Drivers/CMSIS/Include/core_cm55.h **** 
3093:../../Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_INVER_Pos                  2U                                            /*!< SAU 
3094:../../Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_INVER_Msk                 (1UL << SAU_SFSR_INVER_Pos)                    /*!< SAU 
3095:../../Drivers/CMSIS/Include/core_cm55.h **** 
3096:../../Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_INVIS_Pos                  1U                                            /*!< SAU 
3097:../../Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_INVIS_Msk                 (1UL << SAU_SFSR_INVIS_Pos)                    /*!< SAU 
3098:../../Drivers/CMSIS/Include/core_cm55.h **** 
3099:../../Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_INVEP_Pos                  0U                                            /*!< SAU 
3100:../../Drivers/CMSIS/Include/core_cm55.h **** #define SAU_SFSR_INVEP_Msk                 (1UL /*<< SAU_SFSR_INVEP_Pos*/)                /*!< SAU 
3101:../../Drivers/CMSIS/Include/core_cm55.h **** 
3102:../../Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_SAU */
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 56


3103:../../Drivers/CMSIS/Include/core_cm55.h **** #endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
3104:../../Drivers/CMSIS/Include/core_cm55.h **** 
3105:../../Drivers/CMSIS/Include/core_cm55.h **** 
3106:../../Drivers/CMSIS/Include/core_cm55.h **** /**
3107:../../Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
3108:../../Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
3109:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
3110:../../Drivers/CMSIS/Include/core_cm55.h ****   @{
3111:../../Drivers/CMSIS/Include/core_cm55.h ****  */
3112:../../Drivers/CMSIS/Include/core_cm55.h **** 
3113:../../Drivers/CMSIS/Include/core_cm55.h **** /**
3114:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
3115:../../Drivers/CMSIS/Include/core_cm55.h ****  */
3116:../../Drivers/CMSIS/Include/core_cm55.h **** typedef struct
3117:../../Drivers/CMSIS/Include/core_cm55.h **** {
3118:../../Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[1U];
3119:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
3120:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
3121:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
3122:../../Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and VFP Feature Register 0
3123:../../Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and VFP Feature Register 1
3124:../../Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x018 (R/ )  Media and VFP Feature Register 2
3125:../../Drivers/CMSIS/Include/core_cm55.h **** } FPU_Type;
3126:../../Drivers/CMSIS/Include/core_cm55.h **** 
3127:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief FPU Floating-Point Context Control Register Definitions */
3128:../../Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
3129:../../Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
3130:../../Drivers/CMSIS/Include/core_cm55.h **** 
3131:../../Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
3132:../../Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
3133:../../Drivers/CMSIS/Include/core_cm55.h **** 
3134:../../Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_LSPENS_Pos               29U                                            /*!< FPCC
3135:../../Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_LSPENS_Msk               (1UL << FPU_FPCCR_LSPENS_Pos)                  /*!< FPCC
3136:../../Drivers/CMSIS/Include/core_cm55.h **** 
3137:../../Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_CLRONRET_Pos             28U                                            /*!< FPCC
3138:../../Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_CLRONRET_Msk             (1UL << FPU_FPCCR_CLRONRET_Pos)                /*!< FPCC
3139:../../Drivers/CMSIS/Include/core_cm55.h **** 
3140:../../Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_CLRONRETS_Pos            27U                                            /*!< FPCC
3141:../../Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_CLRONRETS_Msk            (1UL << FPU_FPCCR_CLRONRETS_Pos)               /*!< FPCC
3142:../../Drivers/CMSIS/Include/core_cm55.h **** 
3143:../../Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_TS_Pos                   26U                                            /*!< FPCC
3144:../../Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_TS_Msk                   (1UL << FPU_FPCCR_TS_Pos)                      /*!< FPCC
3145:../../Drivers/CMSIS/Include/core_cm55.h **** 
3146:../../Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_UFRDY_Pos                10U                                            /*!< FPCC
3147:../../Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_UFRDY_Msk                (1UL << FPU_FPCCR_UFRDY_Pos)                   /*!< FPCC
3148:../../Drivers/CMSIS/Include/core_cm55.h **** 
3149:../../Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_SPLIMVIOL_Pos             9U                                            /*!< FPCC
3150:../../Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_SPLIMVIOL_Msk            (1UL << FPU_FPCCR_SPLIMVIOL_Pos)               /*!< FPCC
3151:../../Drivers/CMSIS/Include/core_cm55.h **** 
3152:../../Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
3153:../../Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
3154:../../Drivers/CMSIS/Include/core_cm55.h **** 
3155:../../Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_SFRDY_Pos                 7U                                            /*!< FPCC
3156:../../Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_SFRDY_Msk                (1UL << FPU_FPCCR_SFRDY_Pos)                   /*!< FPCC
3157:../../Drivers/CMSIS/Include/core_cm55.h **** 
3158:../../Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
3159:../../Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 57


3160:../../Drivers/CMSIS/Include/core_cm55.h **** 
3161:../../Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
3162:../../Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
3163:../../Drivers/CMSIS/Include/core_cm55.h **** 
3164:../../Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
3165:../../Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
3166:../../Drivers/CMSIS/Include/core_cm55.h **** 
3167:../../Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
3168:../../Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
3169:../../Drivers/CMSIS/Include/core_cm55.h **** 
3170:../../Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_S_Pos                     2U                                            /*!< FPCC
3171:../../Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_S_Msk                    (1UL << FPU_FPCCR_S_Pos)                       /*!< FPCC
3172:../../Drivers/CMSIS/Include/core_cm55.h **** 
3173:../../Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
3174:../../Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
3175:../../Drivers/CMSIS/Include/core_cm55.h **** 
3176:../../Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
3177:../../Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
3178:../../Drivers/CMSIS/Include/core_cm55.h **** 
3179:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief FPU Floating-Point Context Address Register Definitions */
3180:../../Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
3181:../../Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
3182:../../Drivers/CMSIS/Include/core_cm55.h **** 
3183:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief FPU Floating-Point Default Status Control Register Definitions */
3184:../../Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
3185:../../Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
3186:../../Drivers/CMSIS/Include/core_cm55.h **** 
3187:../../Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
3188:../../Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
3189:../../Drivers/CMSIS/Include/core_cm55.h **** 
3190:../../Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
3191:../../Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
3192:../../Drivers/CMSIS/Include/core_cm55.h **** 
3193:../../Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
3194:../../Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
3195:../../Drivers/CMSIS/Include/core_cm55.h **** 
3196:../../Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_FZ16_Pos                19U                                            /*!< FPDS
3197:../../Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_FZ16_Msk                (1UL << FPU_FPDSCR_FZ16_Pos)                   /*!< FPDS
3198:../../Drivers/CMSIS/Include/core_cm55.h **** 
3199:../../Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_LTPSIZE_Pos             16U                                            /*!< FPDS
3200:../../Drivers/CMSIS/Include/core_cm55.h **** #define FPU_FPDSCR_LTPSIZE_Msk             (7UL << FPU_FPDSCR_LTPSIZE_Pos)                /*!< FPDS
3201:../../Drivers/CMSIS/Include/core_cm55.h **** 
3202:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief FPU Media and VFP Feature Register 0 Definitions */
3203:../../Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_FPRound_Pos              28U                                            /*!< MVFR
3204:../../Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_FPRound_Msk              (0xFUL << FPU_MVFR0_FPRound_Pos)               /*!< MVFR
3205:../../Drivers/CMSIS/Include/core_cm55.h **** 
3206:../../Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_FPSqrt_Pos               20U                                            /*!< MVFR
3207:../../Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_FPSqrt_Msk               (0xFUL << FPU_MVFR0_FPSqrt_Pos)                /*!< MVFR
3208:../../Drivers/CMSIS/Include/core_cm55.h **** 
3209:../../Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_FPDivide_Pos             16U                                            /*!< MVFR
3210:../../Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_FPDivide_Msk             (0xFUL << FPU_MVFR0_FPDivide_Pos)              /*!< MVFR
3211:../../Drivers/CMSIS/Include/core_cm55.h **** 
3212:../../Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_FPDP_Pos                  8U                                            /*!< MVFR
3213:../../Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_FPDP_Msk                 (0xFUL << FPU_MVFR0_FPDP_Pos)                  /*!< MVFR
3214:../../Drivers/CMSIS/Include/core_cm55.h **** 
3215:../../Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_FPSP_Pos                  4U                                            /*!< MVFR
3216:../../Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_FPSP_Msk                 (0xFUL << FPU_MVFR0_FPSP_Pos)                  /*!< MVFR
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 58


3217:../../Drivers/CMSIS/Include/core_cm55.h **** 
3218:../../Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_SIMDReg_Pos               0U                                            /*!< MVFR
3219:../../Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR0_SIMDReg_Msk              (0xFUL /*<< FPU_MVFR0_SIMDReg_Pos*/)           /*!< MVFR
3220:../../Drivers/CMSIS/Include/core_cm55.h **** 
3221:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief FPU Media and VFP Feature Register 1 Definitions */
3222:../../Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_FMAC_Pos                 28U                                            /*!< MVFR
3223:../../Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_FMAC_Msk                 (0xFUL << FPU_MVFR1_FMAC_Pos)                  /*!< MVFR
3224:../../Drivers/CMSIS/Include/core_cm55.h **** 
3225:../../Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_FPHP_Pos                 24U                                            /*!< MVFR
3226:../../Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_FPHP_Msk                 (0xFUL << FPU_MVFR1_FPHP_Pos)                  /*!< MVFR
3227:../../Drivers/CMSIS/Include/core_cm55.h **** 
3228:../../Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_FP16_Pos                 20U                                            /*!< MVFR
3229:../../Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_FP16_Msk                 (0xFUL << FPU_MVFR1_FP16_Pos)                  /*!< MVFR
3230:../../Drivers/CMSIS/Include/core_cm55.h **** 
3231:../../Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_MVE_Pos                   8U                                            /*!< MVFR
3232:../../Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_MVE_Msk                  (0xFUL << FPU_MVFR1_MVE_Pos)                   /*!< MVFR
3233:../../Drivers/CMSIS/Include/core_cm55.h **** 
3234:../../Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_FPDNaN_Pos                4U                                            /*!< MVFR
3235:../../Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_FPDNaN_Msk               (0xFUL << FPU_MVFR1_FPDNaN_Pos)                /*!< MVFR
3236:../../Drivers/CMSIS/Include/core_cm55.h **** 
3237:../../Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_FPFtZ_Pos                 0U                                            /*!< MVFR
3238:../../Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR1_FPFtZ_Msk                (0xFUL /*<< FPU_MVFR1_FPFtZ_Pos*/)             /*!< MVFR
3239:../../Drivers/CMSIS/Include/core_cm55.h **** 
3240:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief FPU Media and VFP Feature Register 2 Definitions */
3241:../../Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR2_FPMisc_Pos                4U                                            /*!< MVFR
3242:../../Drivers/CMSIS/Include/core_cm55.h **** #define FPU_MVFR2_FPMisc_Msk               (0xFUL << FPU_MVFR2_FPMisc_Pos)                /*!< MVFR
3243:../../Drivers/CMSIS/Include/core_cm55.h **** 
3244:../../Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_FPU */
3245:../../Drivers/CMSIS/Include/core_cm55.h **** 
3246:../../Drivers/CMSIS/Include/core_cm55.h **** 
3247:../../Drivers/CMSIS/Include/core_cm55.h **** /**
3248:../../Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
3249:../../Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_DCB       Debug Control Block
3250:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Debug Control Block Registers
3251:../../Drivers/CMSIS/Include/core_cm55.h ****   @{
3252:../../Drivers/CMSIS/Include/core_cm55.h ****  */
3253:../../Drivers/CMSIS/Include/core_cm55.h **** 
3254:../../Drivers/CMSIS/Include/core_cm55.h **** /**
3255:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Debug Control Block Registers (DCB).
3256:../../Drivers/CMSIS/Include/core_cm55.h ****  */
3257:../../Drivers/CMSIS/Include/core_cm55.h **** typedef struct
3258:../../Drivers/CMSIS/Include/core_cm55.h **** {
3259:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
3260:../../Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
3261:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
3262:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
3263:../../Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DSCEMCR;                /*!< Offset: 0x010 ( /W)  Debug Set Clear Exception and Mo
3264:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DAUTHCTRL;              /*!< Offset: 0x014 (R/W)  Debug Authentication Control Reg
3265:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DSCSR;                  /*!< Offset: 0x018 (R/W)  Debug Security Control and Statu
3266:../../Drivers/CMSIS/Include/core_cm55.h **** } DCB_Type;
3267:../../Drivers/CMSIS/Include/core_cm55.h **** 
3268:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief DCB Debug Halting Control and Status Register Definitions */
3269:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_DBGKEY_Pos               16U                                            /*!< DCB 
3270:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_DBGKEY_Msk               (0xFFFFUL << DCB_DHCSR_DBGKEY_Pos)             /*!< DCB 
3271:../../Drivers/CMSIS/Include/core_cm55.h **** 
3272:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_RESTART_ST_Pos         26U                                            /*!< DCB 
3273:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_RESTART_ST_Msk         (1UL << DCB_DHCSR_S_RESTART_ST_Pos)            /*!< DCB 
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 59


3274:../../Drivers/CMSIS/Include/core_cm55.h **** 
3275:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_RESET_ST_Pos           25U                                            /*!< DCB 
3276:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_RESET_ST_Msk           (1UL << DCB_DHCSR_S_RESET_ST_Pos)              /*!< DCB 
3277:../../Drivers/CMSIS/Include/core_cm55.h **** 
3278:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_RETIRE_ST_Pos          24U                                            /*!< DCB 
3279:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_RETIRE_ST_Msk          (1UL << DCB_DHCSR_S_RETIRE_ST_Pos)             /*!< DCB 
3280:../../Drivers/CMSIS/Include/core_cm55.h **** 
3281:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_FPD_Pos                23U                                            /*!< DCB 
3282:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_FPD_Msk                (1UL << DCB_DHCSR_S_FPD_Pos)                   /*!< DCB 
3283:../../Drivers/CMSIS/Include/core_cm55.h **** 
3284:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_SUIDE_Pos              22U                                            /*!< DCB 
3285:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_SUIDE_Msk              (1UL << DCB_DHCSR_S_SUIDE_Pos)                 /*!< DCB 
3286:../../Drivers/CMSIS/Include/core_cm55.h **** 
3287:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_NSUIDE_Pos             21U                                            /*!< DCB 
3288:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_NSUIDE_Msk             (1UL << DCB_DHCSR_S_NSUIDE_Pos)                /*!< DCB 
3289:../../Drivers/CMSIS/Include/core_cm55.h **** 
3290:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_SDE_Pos                20U                                            /*!< DCB 
3291:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_SDE_Msk                (1UL << DCB_DHCSR_S_SDE_Pos)                   /*!< DCB 
3292:../../Drivers/CMSIS/Include/core_cm55.h **** 
3293:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_LOCKUP_Pos             19U                                            /*!< DCB 
3294:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_LOCKUP_Msk             (1UL << DCB_DHCSR_S_LOCKUP_Pos)                /*!< DCB 
3295:../../Drivers/CMSIS/Include/core_cm55.h **** 
3296:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_SLEEP_Pos              18U                                            /*!< DCB 
3297:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_SLEEP_Msk              (1UL << DCB_DHCSR_S_SLEEP_Pos)                 /*!< DCB 
3298:../../Drivers/CMSIS/Include/core_cm55.h **** 
3299:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_HALT_Pos               17U                                            /*!< DCB 
3300:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_HALT_Msk               (1UL << DCB_DHCSR_S_HALT_Pos)                  /*!< DCB 
3301:../../Drivers/CMSIS/Include/core_cm55.h **** 
3302:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_REGRDY_Pos             16U                                            /*!< DCB 
3303:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_S_REGRDY_Msk             (1UL << DCB_DHCSR_S_REGRDY_Pos)                /*!< DCB 
3304:../../Drivers/CMSIS/Include/core_cm55.h **** 
3305:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_PMOV_Pos                6U                                            /*!< DCB 
3306:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_PMOV_Msk               (1UL << DCB_DHCSR_C_PMOV_Pos)                  /*!< DCB 
3307:../../Drivers/CMSIS/Include/core_cm55.h **** 
3308:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_SNAPSTALL_Pos           5U                                            /*!< DCB 
3309:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_SNAPSTALL_Msk          (1UL << DCB_DHCSR_C_SNAPSTALL_Pos)             /*!< DCB 
3310:../../Drivers/CMSIS/Include/core_cm55.h **** 
3311:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_MASKINTS_Pos            3U                                            /*!< DCB 
3312:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_MASKINTS_Msk           (1UL << DCB_DHCSR_C_MASKINTS_Pos)              /*!< DCB 
3313:../../Drivers/CMSIS/Include/core_cm55.h **** 
3314:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_STEP_Pos                2U                                            /*!< DCB 
3315:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_STEP_Msk               (1UL << DCB_DHCSR_C_STEP_Pos)                  /*!< DCB 
3316:../../Drivers/CMSIS/Include/core_cm55.h **** 
3317:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_HALT_Pos                1U                                            /*!< DCB 
3318:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_HALT_Msk               (1UL << DCB_DHCSR_C_HALT_Pos)                  /*!< DCB 
3319:../../Drivers/CMSIS/Include/core_cm55.h **** 
3320:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_DEBUGEN_Pos             0U                                            /*!< DCB 
3321:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DHCSR_C_DEBUGEN_Msk            (1UL /*<< DCB_DHCSR_C_DEBUGEN_Pos*/)           /*!< DCB 
3322:../../Drivers/CMSIS/Include/core_cm55.h **** 
3323:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief DCB Debug Core Register Selector Register Definitions */
3324:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DCRSR_REGWnR_Pos               16U                                            /*!< DCB 
3325:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DCRSR_REGWnR_Msk               (1UL << DCB_DCRSR_REGWnR_Pos)                  /*!< DCB 
3326:../../Drivers/CMSIS/Include/core_cm55.h **** 
3327:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DCRSR_REGSEL_Pos                0U                                            /*!< DCB 
3328:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DCRSR_REGSEL_Msk               (0x7FUL /*<< DCB_DCRSR_REGSEL_Pos*/)           /*!< DCB 
3329:../../Drivers/CMSIS/Include/core_cm55.h **** 
3330:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief DCB Debug Core Register Data Register Definitions */
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 60


3331:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DCRDR_DBGTMP_Pos                0U                                            /*!< DCB 
3332:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DCRDR_DBGTMP_Msk               (0xFFFFFFFFUL /*<< DCB_DCRDR_DBGTMP_Pos*/)     /*!< DCB 
3333:../../Drivers/CMSIS/Include/core_cm55.h **** 
3334:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief DCB Debug Exception and Monitor Control Register Definitions */
3335:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_TRCENA_Pos               24U                                            /*!< DCB 
3336:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_TRCENA_Msk               (1UL << DCB_DEMCR_TRCENA_Pos)                  /*!< DCB 
3337:../../Drivers/CMSIS/Include/core_cm55.h **** 
3338:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_MONPRKEY_Pos             23U                                            /*!< DCB 
3339:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_MONPRKEY_Msk             (1UL << DCB_DEMCR_MONPRKEY_Pos)                /*!< DCB 
3340:../../Drivers/CMSIS/Include/core_cm55.h **** 
3341:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_UMON_EN_Pos              21U                                            /*!< DCB 
3342:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_UMON_EN_Msk              (1UL << DCB_DEMCR_UMON_EN_Pos)                 /*!< DCB 
3343:../../Drivers/CMSIS/Include/core_cm55.h **** 
3344:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_SDME_Pos                 20U                                            /*!< DCB 
3345:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_SDME_Msk                 (1UL << DCB_DEMCR_SDME_Pos)                    /*!< DCB 
3346:../../Drivers/CMSIS/Include/core_cm55.h **** 
3347:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_MON_REQ_Pos              19U                                            /*!< DCB 
3348:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_MON_REQ_Msk              (1UL << DCB_DEMCR_MON_REQ_Pos)                 /*!< DCB 
3349:../../Drivers/CMSIS/Include/core_cm55.h **** 
3350:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_MON_STEP_Pos             18U                                            /*!< DCB 
3351:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_MON_STEP_Msk             (1UL << DCB_DEMCR_MON_STEP_Pos)                /*!< DCB 
3352:../../Drivers/CMSIS/Include/core_cm55.h **** 
3353:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_MON_PEND_Pos             17U                                            /*!< DCB 
3354:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_MON_PEND_Msk             (1UL << DCB_DEMCR_MON_PEND_Pos)                /*!< DCB 
3355:../../Drivers/CMSIS/Include/core_cm55.h **** 
3356:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_MON_EN_Pos               16U                                            /*!< DCB 
3357:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_MON_EN_Msk               (1UL << DCB_DEMCR_MON_EN_Pos)                  /*!< DCB 
3358:../../Drivers/CMSIS/Include/core_cm55.h **** 
3359:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_SFERR_Pos             11U                                            /*!< DCB 
3360:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_SFERR_Msk             (1UL << DCB_DEMCR_VC_SFERR_Pos)                /*!< DCB 
3361:../../Drivers/CMSIS/Include/core_cm55.h **** 
3362:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_HARDERR_Pos           10U                                            /*!< DCB 
3363:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_HARDERR_Msk           (1UL << DCB_DEMCR_VC_HARDERR_Pos)              /*!< DCB 
3364:../../Drivers/CMSIS/Include/core_cm55.h **** 
3365:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_INTERR_Pos             9U                                            /*!< DCB 
3366:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_INTERR_Msk            (1UL << DCB_DEMCR_VC_INTERR_Pos)               /*!< DCB 
3367:../../Drivers/CMSIS/Include/core_cm55.h **** 
3368:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_BUSERR_Pos             8U                                            /*!< DCB 
3369:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_BUSERR_Msk            (1UL << DCB_DEMCR_VC_BUSERR_Pos)               /*!< DCB 
3370:../../Drivers/CMSIS/Include/core_cm55.h **** 
3371:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_STATERR_Pos            7U                                            /*!< DCB 
3372:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_STATERR_Msk           (1UL << DCB_DEMCR_VC_STATERR_Pos)              /*!< DCB 
3373:../../Drivers/CMSIS/Include/core_cm55.h **** 
3374:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_CHKERR_Pos             6U                                            /*!< DCB 
3375:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_CHKERR_Msk            (1UL << DCB_DEMCR_VC_CHKERR_Pos)               /*!< DCB 
3376:../../Drivers/CMSIS/Include/core_cm55.h **** 
3377:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_NOCPERR_Pos            5U                                            /*!< DCB 
3378:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_NOCPERR_Msk           (1UL << DCB_DEMCR_VC_NOCPERR_Pos)              /*!< DCB 
3379:../../Drivers/CMSIS/Include/core_cm55.h **** 
3380:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_MMERR_Pos              4U                                            /*!< DCB 
3381:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_MMERR_Msk             (1UL << DCB_DEMCR_VC_MMERR_Pos)                /*!< DCB 
3382:../../Drivers/CMSIS/Include/core_cm55.h **** 
3383:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_CORERESET_Pos          0U                                            /*!< DCB 
3384:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DEMCR_VC_CORERESET_Msk         (1UL /*<< DCB_DEMCR_VC_CORERESET_Pos*/)        /*!< DCB 
3385:../../Drivers/CMSIS/Include/core_cm55.h **** 
3386:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief DCB Debug Set Clear Exception and Monitor Control Register Definitions */
3387:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCEMCR_CLR_MON_REQ_Pos        19U                                            /*!< DCB 
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 61


3388:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCEMCR_CLR_MON_REQ_Msk        (1UL << DCB_DSCEMCR_CLR_MON_REQ_Pos)           /*!< DCB 
3389:../../Drivers/CMSIS/Include/core_cm55.h **** 
3390:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCEMCR_CLR_MON_PEND_Pos       17U                                            /*!< DCB 
3391:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCEMCR_CLR_MON_PEND_Msk       (1UL << DCB_DSCEMCR_CLR_MON_PEND_Pos)          /*!< DCB 
3392:../../Drivers/CMSIS/Include/core_cm55.h **** 
3393:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCEMCR_SET_MON_REQ_Pos         3U                                            /*!< DCB 
3394:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCEMCR_SET_MON_REQ_Msk        (1UL << DCB_DSCEMCR_SET_MON_REQ_Pos)           /*!< DCB 
3395:../../Drivers/CMSIS/Include/core_cm55.h **** 
3396:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCEMCR_SET_MON_PEND_Pos        1U                                            /*!< DCB 
3397:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCEMCR_SET_MON_PEND_Msk       (1UL << DCB_DSCEMCR_SET_MON_PEND_Pos)          /*!< DCB 
3398:../../Drivers/CMSIS/Include/core_cm55.h **** 
3399:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief DCB Debug Authentication Control Register Definitions */
3400:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_UIDEN_Pos            10U                                            /*!< DCB 
3401:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_UIDEN_Msk            (1UL << DCB_DAUTHCTRL_UIDEN_Pos)               /*!< DCB 
3402:../../Drivers/CMSIS/Include/core_cm55.h **** 
3403:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_UIDAPEN_Pos           9U                                            /*!< DCB 
3404:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_UIDAPEN_Msk          (1UL << DCB_DAUTHCTRL_UIDAPEN_Pos)             /*!< DCB 
3405:../../Drivers/CMSIS/Include/core_cm55.h **** 
3406:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_FSDMA_Pos             8U                                            /*!< DCB 
3407:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_FSDMA_Msk            (1UL << DCB_DAUTHCTRL_FSDMA_Pos)               /*!< DCB 
3408:../../Drivers/CMSIS/Include/core_cm55.h **** 
3409:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_INTSPNIDEN_Pos        3U                                            /*!< DCB 
3410:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_INTSPNIDEN_Msk       (1UL << DCB_DAUTHCTRL_INTSPNIDEN_Pos)          /*!< DCB 
3411:../../Drivers/CMSIS/Include/core_cm55.h **** 
3412:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_SPNIDENSEL_Pos        2U                                            /*!< DCB 
3413:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_SPNIDENSEL_Msk       (1UL << DCB_DAUTHCTRL_SPNIDENSEL_Pos)          /*!< DCB 
3414:../../Drivers/CMSIS/Include/core_cm55.h **** 
3415:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_INTSPIDEN_Pos         1U                                            /*!< DCB 
3416:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_INTSPIDEN_Msk        (1UL << DCB_DAUTHCTRL_INTSPIDEN_Pos)           /*!< DCB 
3417:../../Drivers/CMSIS/Include/core_cm55.h **** 
3418:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_SPIDENSEL_Pos         0U                                            /*!< DCB 
3419:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DAUTHCTRL_SPIDENSEL_Msk        (1UL /*<< DCB_DAUTHCTRL_SPIDENSEL_Pos*/)       /*!< DCB 
3420:../../Drivers/CMSIS/Include/core_cm55.h **** 
3421:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief DCB Debug Security Control and Status Register Definitions */
3422:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCSR_CDSKEY_Pos               17U                                            /*!< DCB 
3423:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCSR_CDSKEY_Msk               (1UL << DCB_DSCSR_CDSKEY_Pos)                  /*!< DCB 
3424:../../Drivers/CMSIS/Include/core_cm55.h **** 
3425:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCSR_CDS_Pos                  16U                                            /*!< DCB 
3426:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCSR_CDS_Msk                  (1UL << DCB_DSCSR_CDS_Pos)                     /*!< DCB 
3427:../../Drivers/CMSIS/Include/core_cm55.h **** 
3428:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCSR_SBRSEL_Pos                1U                                            /*!< DCB 
3429:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCSR_SBRSEL_Msk               (1UL << DCB_DSCSR_SBRSEL_Pos)                  /*!< DCB 
3430:../../Drivers/CMSIS/Include/core_cm55.h **** 
3431:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCSR_SBRSELEN_Pos              0U                                            /*!< DCB 
3432:../../Drivers/CMSIS/Include/core_cm55.h **** #define DCB_DSCSR_SBRSELEN_Msk             (1UL /*<< DCB_DSCSR_SBRSELEN_Pos*/)            /*!< DCB 
3433:../../Drivers/CMSIS/Include/core_cm55.h **** 
3434:../../Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_DCB */
3435:../../Drivers/CMSIS/Include/core_cm55.h **** 
3436:../../Drivers/CMSIS/Include/core_cm55.h **** 
3437:../../Drivers/CMSIS/Include/core_cm55.h **** /**
3438:../../Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_core_register
3439:../../Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_DIB       Debug Identification Block
3440:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief    Type definitions for the Debug Identification Block Registers
3441:../../Drivers/CMSIS/Include/core_cm55.h ****   @{
3442:../../Drivers/CMSIS/Include/core_cm55.h ****  */
3443:../../Drivers/CMSIS/Include/core_cm55.h **** 
3444:../../Drivers/CMSIS/Include/core_cm55.h **** /**
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 62


3445:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief  Structure type to access the Debug Identification Block Registers (DIB).
3446:../../Drivers/CMSIS/Include/core_cm55.h ****  */
3447:../../Drivers/CMSIS/Include/core_cm55.h **** typedef struct
3448:../../Drivers/CMSIS/Include/core_cm55.h **** {
3449:../../Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED0[2U];
3450:../../Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t DAUTHSTATUS;            /*!< Offset: 0x008 (R/ )  Debug Authentication Status Regi
3451:../../Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t DDEVARCH;               /*!< Offset: 0x00C (R/ )  SCS Device Architecture Register
3452:../../Drivers/CMSIS/Include/core_cm55.h ****         uint32_t RESERVED1[3U];
3453:../../Drivers/CMSIS/Include/core_cm55.h ****   __IM  uint32_t DDEVTYPE;               /*!< Offset: 0x01C (R/ )  SCS Device Type Register */
3454:../../Drivers/CMSIS/Include/core_cm55.h **** } DIB_Type;
3455:../../Drivers/CMSIS/Include/core_cm55.h **** 
3456:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief DIB Debug Authentication Status Register Definitions */
3457:../../Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_SUNID_Pos          22U                                            /*!< DIB 
3458:../../Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_SUNID_Msk          (0x3UL << DIB_DAUTHSTATUS_SUNID_Pos )          /*!< DIB 
3459:../../Drivers/CMSIS/Include/core_cm55.h **** 
3460:../../Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_SUID_Pos           20U                                            /*!< DIB 
3461:../../Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_SUID_Msk           (0x3UL << DIB_DAUTHSTATUS_SUID_Pos )           /*!< DIB 
3462:../../Drivers/CMSIS/Include/core_cm55.h **** 
3463:../../Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_NSUNID_Pos         18U                                            /*!< DIB 
3464:../../Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_NSUNID_Msk         (0x3UL << DIB_DAUTHSTATUS_NSUNID_Pos )         /*!< DIB 
3465:../../Drivers/CMSIS/Include/core_cm55.h **** 
3466:../../Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_NSUID_Pos          16U                                            /*!< DIB 
3467:../../Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_NSUID_Msk          (0x3UL << DIB_DAUTHSTATUS_NSUID_Pos )          /*!< DIB 
3468:../../Drivers/CMSIS/Include/core_cm55.h **** 
3469:../../Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_SNID_Pos            6U                                            /*!< DIB 
3470:../../Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_SNID_Msk           (0x3UL << DIB_DAUTHSTATUS_SNID_Pos )           /*!< DIB 
3471:../../Drivers/CMSIS/Include/core_cm55.h **** 
3472:../../Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_SID_Pos             4U                                            /*!< DIB 
3473:../../Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_SID_Msk            (0x3UL << DIB_DAUTHSTATUS_SID_Pos )            /*!< DIB 
3474:../../Drivers/CMSIS/Include/core_cm55.h **** 
3475:../../Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_NSNID_Pos           2U                                            /*!< DIB 
3476:../../Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_NSNID_Msk          (0x3UL << DIB_DAUTHSTATUS_NSNID_Pos )          /*!< DIB 
3477:../../Drivers/CMSIS/Include/core_cm55.h **** 
3478:../../Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_NSID_Pos            0U                                            /*!< DIB 
3479:../../Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DAUTHSTATUS_NSID_Msk           (0x3UL /*<< DIB_DAUTHSTATUS_NSID_Pos*/)        /*!< DIB 
3480:../../Drivers/CMSIS/Include/core_cm55.h **** 
3481:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief DIB SCS Device Architecture Register Definitions */
3482:../../Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVARCH_ARCHITECT_Pos         21U                                            /*!< DIB 
3483:../../Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVARCH_ARCHITECT_Msk         (0x7FFUL << DIB_DDEVARCH_ARCHITECT_Pos )       /*!< DIB 
3484:../../Drivers/CMSIS/Include/core_cm55.h **** 
3485:../../Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVARCH_PRESENT_Pos           20U                                            /*!< DIB 
3486:../../Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVARCH_PRESENT_Msk           (0x1FUL << DIB_DDEVARCH_PRESENT_Pos )          /*!< DIB 
3487:../../Drivers/CMSIS/Include/core_cm55.h **** 
3488:../../Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVARCH_REVISION_Pos          16U                                            /*!< DIB 
3489:../../Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVARCH_REVISION_Msk          (0xFUL << DIB_DDEVARCH_REVISION_Pos )          /*!< DIB 
3490:../../Drivers/CMSIS/Include/core_cm55.h **** 
3491:../../Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVARCH_ARCHVER_Pos           12U                                            /*!< DIB 
3492:../../Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVARCH_ARCHVER_Msk           (0xFUL << DIB_DDEVARCH_ARCHVER_Pos )           /*!< DIB 
3493:../../Drivers/CMSIS/Include/core_cm55.h **** 
3494:../../Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVARCH_ARCHPART_Pos           0U                                            /*!< DIB 
3495:../../Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVARCH_ARCHPART_Msk          (0xFFFUL /*<< DIB_DDEVARCH_ARCHPART_Pos*/)     /*!< DIB 
3496:../../Drivers/CMSIS/Include/core_cm55.h **** 
3497:../../Drivers/CMSIS/Include/core_cm55.h **** /** \brief DIB SCS Device Type Register Definitions */
3498:../../Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVTYPE_SUB_Pos                4U                                            /*!< DIB 
3499:../../Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVTYPE_SUB_Msk               (0xFUL << DIB_DDEVTYPE_SUB_Pos )               /*!< DIB 
3500:../../Drivers/CMSIS/Include/core_cm55.h **** 
3501:../../Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVTYPE_MAJOR_Pos              0U                                            /*!< DIB 
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 63


3502:../../Drivers/CMSIS/Include/core_cm55.h **** #define DIB_DDEVTYPE_MAJOR_Msk             (0xFUL /*<< DIB_DDEVTYPE_MAJOR_Pos*/)          /*!< DIB 
3503:../../Drivers/CMSIS/Include/core_cm55.h **** 
3504:../../Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_DIB */
3505:../../Drivers/CMSIS/Include/core_cm55.h **** 
3506:../../Drivers/CMSIS/Include/core_cm55.h **** 
3507:../../Drivers/CMSIS/Include/core_cm55.h **** /**
3508:../../Drivers/CMSIS/Include/core_cm55.h ****   \ingroup    CMSIS_core_register
3509:../../Drivers/CMSIS/Include/core_cm55.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
3510:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
3511:../../Drivers/CMSIS/Include/core_cm55.h ****   @{
3512:../../Drivers/CMSIS/Include/core_cm55.h ****  */
3513:../../Drivers/CMSIS/Include/core_cm55.h **** 
3514:../../Drivers/CMSIS/Include/core_cm55.h **** /**
3515:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
3516:../../Drivers/CMSIS/Include/core_cm55.h ****   \param[in] field  Name of the register bit field.
3517:../../Drivers/CMSIS/Include/core_cm55.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
3518:../../Drivers/CMSIS/Include/core_cm55.h ****   \return           Masked and shifted value.
3519:../../Drivers/CMSIS/Include/core_cm55.h **** */
3520:../../Drivers/CMSIS/Include/core_cm55.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
3521:../../Drivers/CMSIS/Include/core_cm55.h **** 
3522:../../Drivers/CMSIS/Include/core_cm55.h **** /**
3523:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief     Mask and shift a register value to extract a bit field value.
3524:../../Drivers/CMSIS/Include/core_cm55.h ****   \param[in] field  Name of the register bit field.
3525:../../Drivers/CMSIS/Include/core_cm55.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
3526:../../Drivers/CMSIS/Include/core_cm55.h ****   \return           Masked and shifted bit field value.
3527:../../Drivers/CMSIS/Include/core_cm55.h **** */
3528:../../Drivers/CMSIS/Include/core_cm55.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
3529:../../Drivers/CMSIS/Include/core_cm55.h **** 
3530:../../Drivers/CMSIS/Include/core_cm55.h **** /*@} end of group CMSIS_core_bitfield */
3531:../../Drivers/CMSIS/Include/core_cm55.h **** 
3532:../../Drivers/CMSIS/Include/core_cm55.h **** 
3533:../../Drivers/CMSIS/Include/core_cm55.h **** /**
3534:../../Drivers/CMSIS/Include/core_cm55.h ****   \ingroup    CMSIS_core_register
3535:../../Drivers/CMSIS/Include/core_cm55.h ****   \defgroup   CMSIS_core_base     Core Definitions
3536:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief      Definitions for base addresses, unions, and structures.
3537:../../Drivers/CMSIS/Include/core_cm55.h ****   @{
3538:../../Drivers/CMSIS/Include/core_cm55.h ****  */
3539:../../Drivers/CMSIS/Include/core_cm55.h **** 
3540:../../Drivers/CMSIS/Include/core_cm55.h **** /* Memory mapping of Core Hardware */
3541:../../Drivers/CMSIS/Include/core_cm55.h ****   #define SCS_BASE            (0xE000E000UL)                             /*!< System Control Space 
3542:../../Drivers/CMSIS/Include/core_cm55.h ****   #define ITM_BASE            (0xE0000000UL)                             /*!< ITM Base Address */
3543:../../Drivers/CMSIS/Include/core_cm55.h ****   #define DWT_BASE            (0xE0001000UL)                             /*!< DWT Base Address */
3544:../../Drivers/CMSIS/Include/core_cm55.h ****   #define MEMSYSCTL_BASE      (0xE001E000UL)                             /*!< Memory System Control
3545:../../Drivers/CMSIS/Include/core_cm55.h ****   #define ERRBNK_BASE         (0xE001E100UL)                             /*!< Error Banking Base Ad
3546:../../Drivers/CMSIS/Include/core_cm55.h ****   #define PWRMODCTL_BASE      (0xE001E300UL)                             /*!< Power Mode Control Ba
3547:../../Drivers/CMSIS/Include/core_cm55.h ****   #define EWIC_ISA_BASE       (0xE001E400UL)                             /*!< External Wakeup Inter
3548:../../Drivers/CMSIS/Include/core_cm55.h ****   #define PRCCFGINF_BASE      (0xE001E700UL)                             /*!< Processor Configurati
3549:../../Drivers/CMSIS/Include/core_cm55.h ****   #define STL_BASE            (0xE001E800UL)                             /*!< Software Test Library
3550:../../Drivers/CMSIS/Include/core_cm55.h ****   #define TPIU_BASE           (0xE0040000UL)                             /*!< TPIU Base Address */
3551:../../Drivers/CMSIS/Include/core_cm55.h ****   #define EWIC_BASE           (0xE0047000UL)                             /*!< External Wakeup Inter
3552:../../Drivers/CMSIS/Include/core_cm55.h ****   #define DCB_BASE            (0xE000EDF0UL)                             /*!< DCB Base Address */
3553:../../Drivers/CMSIS/Include/core_cm55.h ****   #define DIB_BASE            (0xE000EFB0UL)                             /*!< DIB Base Address */
3554:../../Drivers/CMSIS/Include/core_cm55.h ****   #define SysTick_BASE        (SCS_BASE +  0x0010UL)                     /*!< SysTick Base Address 
3555:../../Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_BASE           (SCS_BASE +  0x0100UL)                     /*!< NVIC Base Address */
3556:../../Drivers/CMSIS/Include/core_cm55.h ****   #define SCB_BASE            (SCS_BASE +  0x0D00UL)                     /*!< System Control Block 
3557:../../Drivers/CMSIS/Include/core_cm55.h **** 
3558:../../Drivers/CMSIS/Include/core_cm55.h ****   #define ICB                 ((ICB_Type       *)     SCS_BASE         ) /*!< System control Regist
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 64


3559:../../Drivers/CMSIS/Include/core_cm55.h ****   #define SCB                 ((SCB_Type       *)     SCB_BASE         ) /*!< SCB configuration str
3560:../../Drivers/CMSIS/Include/core_cm55.h ****   #define SysTick             ((SysTick_Type   *)     SysTick_BASE     ) /*!< SysTick configuration
3561:../../Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC                ((NVIC_Type      *)     NVIC_BASE        ) /*!< NVIC configuration st
3562:../../Drivers/CMSIS/Include/core_cm55.h ****   #define ITM                 ((ITM_Type       *)     ITM_BASE         ) /*!< ITM configuration str
3563:../../Drivers/CMSIS/Include/core_cm55.h ****   #define DWT                 ((DWT_Type       *)     DWT_BASE         ) /*!< DWT configuration str
3564:../../Drivers/CMSIS/Include/core_cm55.h ****   #define TPIU                ((TPIU_Type      *)     TPIU_BASE        ) /*!< TPIU configuration st
3565:../../Drivers/CMSIS/Include/core_cm55.h ****   #define MEMSYSCTL           ((MemSysCtl_Type *)     MEMSYSCTL_BASE   ) /*!< Memory System Control
3566:../../Drivers/CMSIS/Include/core_cm55.h ****   #define ERRBNK              ((ErrBnk_Type    *)     ERRBNK_BASE      ) /*!< Error Banking configu
3567:../../Drivers/CMSIS/Include/core_cm55.h ****   #define PWRMODCTL           ((PwrModCtl_Type *)     PWRMODCTL_BASE   ) /*!< Power Mode Control co
3568:../../Drivers/CMSIS/Include/core_cm55.h ****   #define EWIC_ISA            ((EWIC_ISA_Type  *)     EWIC_ISA_BASE    ) /*!< EWIC interrupt status
3569:../../Drivers/CMSIS/Include/core_cm55.h ****   #define EWIC                ((EWIC_Type      *)     EWIC_BASE        ) /*!< EWIC configuration st
3570:../../Drivers/CMSIS/Include/core_cm55.h ****   #define PRCCFGINF           ((PrcCfgInf_Type *)     PRCCFGINF_BASE   ) /*!< Processor Configurati
3571:../../Drivers/CMSIS/Include/core_cm55.h ****   #define STL                 ((STL_Type       *)     STL_BASE         ) /*!< Software Test Library
3572:../../Drivers/CMSIS/Include/core_cm55.h ****   #define DCB                 ((DCB_Type       *)     DCB_BASE         ) /*!< DCB configuration str
3573:../../Drivers/CMSIS/Include/core_cm55.h ****   #define DIB                 ((DIB_Type       *)     DIB_BASE         ) /*!< DIB configuration str
3574:../../Drivers/CMSIS/Include/core_cm55.h **** 
3575:../../Drivers/CMSIS/Include/core_cm55.h ****   #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
3576:../../Drivers/CMSIS/Include/core_cm55.h ****     #define MPU_BASE          (SCS_BASE +  0x0D90UL)                     /*!< Memory Protection Uni
3577:../../Drivers/CMSIS/Include/core_cm55.h ****     #define MPU               ((MPU_Type       *)     MPU_BASE         ) /*!< Memory Protection Uni
3578:../../Drivers/CMSIS/Include/core_cm55.h ****   #endif
3579:../../Drivers/CMSIS/Include/core_cm55.h **** 
3580:../../Drivers/CMSIS/Include/core_cm55.h ****   #if defined (__PMU_PRESENT) && (__PMU_PRESENT == 1U)
3581:../../Drivers/CMSIS/Include/core_cm55.h ****     #define PMU_BASE          (0xE0003000UL)                             /*!< PMU Base Address */
3582:../../Drivers/CMSIS/Include/core_cm55.h ****     #define PMU               ((PMU_Type       *)     PMU_BASE         ) /*!< PMU configuration str
3583:../../Drivers/CMSIS/Include/core_cm55.h ****   #endif
3584:../../Drivers/CMSIS/Include/core_cm55.h **** 
3585:../../Drivers/CMSIS/Include/core_cm55.h ****   #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
3586:../../Drivers/CMSIS/Include/core_cm55.h ****     #define SAU_BASE          (SCS_BASE +  0x0DD0UL)                     /*!< Security Attribution 
3587:../../Drivers/CMSIS/Include/core_cm55.h ****     #define SAU               ((SAU_Type       *)     SAU_BASE         ) /*!< Security Attribution 
3588:../../Drivers/CMSIS/Include/core_cm55.h ****   #endif
3589:../../Drivers/CMSIS/Include/core_cm55.h **** 
3590:../../Drivers/CMSIS/Include/core_cm55.h ****   #define FPU_BASE            (SCS_BASE +  0x0F30UL)                     /*!< Floating Point Unit *
3591:../../Drivers/CMSIS/Include/core_cm55.h ****   #define FPU                 ((FPU_Type       *)     FPU_BASE         ) /*!< Floating Point Unit *
3592:../../Drivers/CMSIS/Include/core_cm55.h **** 
3593:../../Drivers/CMSIS/Include/core_cm55.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
3594:../../Drivers/CMSIS/Include/core_cm55.h ****   #define SCS_BASE_NS         (0xE002E000UL)                             /*!< System Control Space 
3595:../../Drivers/CMSIS/Include/core_cm55.h ****   #define DCB_BASE_NS         (0xE002EDF0UL)                             /*!< DCB Base Address     
3596:../../Drivers/CMSIS/Include/core_cm55.h ****   #define DIB_BASE_NS         (0xE002EFB0UL)                             /*!< DIB Base Address     
3597:../../Drivers/CMSIS/Include/core_cm55.h ****   #define SysTick_BASE_NS     (SCS_BASE_NS +  0x0010UL)                  /*!< SysTick Base Address 
3598:../../Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_BASE_NS        (SCS_BASE_NS +  0x0100UL)                  /*!< NVIC Base Address    
3599:../../Drivers/CMSIS/Include/core_cm55.h ****   #define SCB_BASE_NS         (SCS_BASE_NS +  0x0D00UL)                  /*!< System Control Block 
3600:../../Drivers/CMSIS/Include/core_cm55.h **** 
3601:../../Drivers/CMSIS/Include/core_cm55.h ****   #define ICB_NS              ((ICB_Type       *)     SCS_BASE_NS      ) /*!< System control Regist
3602:../../Drivers/CMSIS/Include/core_cm55.h ****   #define SCB_NS              ((SCB_Type       *)     SCB_BASE_NS      ) /*!< SCB configuration str
3603:../../Drivers/CMSIS/Include/core_cm55.h ****   #define SysTick_NS          ((SysTick_Type   *)     SysTick_BASE_NS  ) /*!< SysTick configuration
3604:../../Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_NS             ((NVIC_Type      *)     NVIC_BASE_NS     ) /*!< NVIC configuration st
3605:../../Drivers/CMSIS/Include/core_cm55.h ****   #define DCB_NS              ((DCB_Type       *)     DCB_BASE_NS      ) /*!< DCB configuration str
3606:../../Drivers/CMSIS/Include/core_cm55.h ****   #define DIB_NS              ((DIB_Type       *)     DIB_BASE_NS      ) /*!< DIB configuration str
3607:../../Drivers/CMSIS/Include/core_cm55.h **** 
3608:../../Drivers/CMSIS/Include/core_cm55.h ****   #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
3609:../../Drivers/CMSIS/Include/core_cm55.h ****     #define MPU_BASE_NS       (SCS_BASE_NS +  0x0D90UL)                  /*!< Memory Protection Uni
3610:../../Drivers/CMSIS/Include/core_cm55.h ****     #define MPU_NS            ((MPU_Type       *)     MPU_BASE_NS      ) /*!< Memory Protection Uni
3611:../../Drivers/CMSIS/Include/core_cm55.h ****   #endif
3612:../../Drivers/CMSIS/Include/core_cm55.h **** 
3613:../../Drivers/CMSIS/Include/core_cm55.h ****   #define FPU_BASE_NS         (SCS_BASE_NS +  0x0F30UL)                  /*!< Floating Point Unit  
3614:../../Drivers/CMSIS/Include/core_cm55.h ****   #define FPU_NS              ((FPU_Type       *)     FPU_BASE_NS      ) /*!< Floating Point Unit  
3615:../../Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 65


3616:../../Drivers/CMSIS/Include/core_cm55.h **** #endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
3617:../../Drivers/CMSIS/Include/core_cm55.h **** /*@} */
3618:../../Drivers/CMSIS/Include/core_cm55.h **** 
3619:../../Drivers/CMSIS/Include/core_cm55.h **** 
3620:../../Drivers/CMSIS/Include/core_cm55.h **** /**
3621:../../Drivers/CMSIS/Include/core_cm55.h ****   \defgroup   CMSIS_deprecated_aliases     Backwards Compatibility Aliases
3622:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief      Alias definitions present for backwards compatibility for deprecated symbols.
3623:../../Drivers/CMSIS/Include/core_cm55.h ****   @{
3624:../../Drivers/CMSIS/Include/core_cm55.h ****  */
3625:../../Drivers/CMSIS/Include/core_cm55.h ****  
3626:../../Drivers/CMSIS/Include/core_cm55.h **** #ifndef CMSIS_DISABLE_DEPRECATED
3627:../../Drivers/CMSIS/Include/core_cm55.h **** 
3628:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_ENDIANESS_Pos            SCB_AIRCR_ENDIANNESS_Pos
3629:../../Drivers/CMSIS/Include/core_cm55.h **** #define SCB_AIRCR_ENDIANESS_Msk            SCB_AIRCR_ENDIANNESS_Msk
3630:../../Drivers/CMSIS/Include/core_cm55.h **** 
3631:../../Drivers/CMSIS/Include/core_cm55.h **** /* deprecated, CMSIS_5 backward compatibility */
3632:../../Drivers/CMSIS/Include/core_cm55.h **** typedef struct
3633:../../Drivers/CMSIS/Include/core_cm55.h **** {
3634:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DHCSR;
3635:../../Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DCRSR;
3636:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DCRDR;
3637:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DEMCR;
3638:../../Drivers/CMSIS/Include/core_cm55.h ****   __OM  uint32_t DSCEMCR;
3639:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DAUTHCTRL;
3640:../../Drivers/CMSIS/Include/core_cm55.h ****   __IOM uint32_t DSCSR;
3641:../../Drivers/CMSIS/Include/core_cm55.h **** } CoreDebug_Type;
3642:../../Drivers/CMSIS/Include/core_cm55.h **** 
3643:../../Drivers/CMSIS/Include/core_cm55.h **** /* Debug Halting Control and Status Register Definitions */
3644:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         DCB_DHCSR_DBGKEY_Pos
3645:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         DCB_DHCSR_DBGKEY_Msk
3646:../../Drivers/CMSIS/Include/core_cm55.h **** 
3647:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_RESTART_ST_Pos   DCB_DHCSR_S_RESTART_ST_Pos
3648:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_RESTART_ST_Msk   DCB_DHCSR_S_RESTART_ST_Msk
3649:../../Drivers/CMSIS/Include/core_cm55.h **** 
3650:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     DCB_DHCSR_S_RESET_ST_Pos
3651:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     DCB_DHCSR_S_RESET_ST_Msk
3652:../../Drivers/CMSIS/Include/core_cm55.h **** 
3653:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    DCB_DHCSR_S_RETIRE_ST_Pos
3654:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    DCB_DHCSR_S_RETIRE_ST_Msk
3655:../../Drivers/CMSIS/Include/core_cm55.h **** 
3656:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_FPD_Pos          DCB_DHCSR_S_FPD_Pos
3657:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_FPD_Msk          DCB_DHCSR_S_FPD_Msk
3658:../../Drivers/CMSIS/Include/core_cm55.h **** 
3659:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_SUIDE_Pos        DCB_DHCSR_S_SUIDE_Pos
3660:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_SUIDE_Msk        DCB_DHCSR_S_SUIDE_Msk
3661:../../Drivers/CMSIS/Include/core_cm55.h **** 
3662:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_NSUIDE_Pos       DCB_DHCSR_S_NSUIDE_Pos
3663:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_NSUIDE_Msk       DCB_DHCSR_S_NSUIDE_Msk
3664:../../Drivers/CMSIS/Include/core_cm55.h **** 
3665:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_SDE_Pos          DCB_DHCSR_S_SDE_Pos
3666:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_SDE_Msk          DCB_DHCSR_S_SDE_Msk
3667:../../Drivers/CMSIS/Include/core_cm55.h **** 
3668:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       DCB_DHCSR_S_LOCKUP_Pos
3669:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       DCB_DHCSR_S_LOCKUP_Msk
3670:../../Drivers/CMSIS/Include/core_cm55.h **** 
3671:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        DCB_DHCSR_S_SLEEP_Pos
3672:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        DCB_DHCSR_S_SLEEP_Msk
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 66


3673:../../Drivers/CMSIS/Include/core_cm55.h **** 
3674:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_HALT_Pos         DCB_DHCSR_S_HALT_Pos
3675:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_HALT_Msk         DCB_DHCSR_S_HALT_Msk
3676:../../Drivers/CMSIS/Include/core_cm55.h **** 
3677:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       DCB_DHCSR_S_REGRDY_Pos
3678:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       DCB_DHCSR_S_REGRDY_Msk
3679:../../Drivers/CMSIS/Include/core_cm55.h **** 
3680:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_PMOV_Pos         DCB_DHCSR_C_PMOV_Pos
3681:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_PMOV_Msk         DCB_DHCSR_C_PMOV_Msk
3682:../../Drivers/CMSIS/Include/core_cm55.h **** 
3683:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos    DCB_DHCSR_C_SNAPSTALL_Pos
3684:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    DCB_DHCSR_C_SNAPSTALL_Msk
3685:../../Drivers/CMSIS/Include/core_cm55.h **** 
3686:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos     DCB_DHCSR_C_MASKINTS_Pos
3687:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     DCB_DHCSR_C_MASKINTS_Msk
3688:../../Drivers/CMSIS/Include/core_cm55.h **** 
3689:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_STEP_Pos         DCB_DHCSR_C_STEP_Pos
3690:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_STEP_Msk         DCB_DHCSR_C_STEP_Msk
3691:../../Drivers/CMSIS/Include/core_cm55.h **** 
3692:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_HALT_Pos         DCB_DHCSR_C_HALT_Pos
3693:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_HALT_Msk         DCB_DHCSR_C_HALT_Msk
3694:../../Drivers/CMSIS/Include/core_cm55.h **** 
3695:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos      DCB_DHCSR_C_DEBUGEN_Pos
3696:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      DCB_DHCSR_C_DEBUGEN_Msk
3697:../../Drivers/CMSIS/Include/core_cm55.h **** 
3698:../../Drivers/CMSIS/Include/core_cm55.h **** /* Debug Core Register Selector Register Definitions */
3699:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DCRSR_REGWnR_Pos         DCB_DCRSR_REGWnR_Pos
3700:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DCRSR_REGWnR_Msk         DCB_DCRSR_REGWnR_Msk
3701:../../Drivers/CMSIS/Include/core_cm55.h **** 
3702:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DCRSR_REGSEL_Pos         DCB_DCRSR_REGSEL_Pos
3703:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DCRSR_REGSEL_Msk         DCB_DCRSR_REGSEL_Msk
3704:../../Drivers/CMSIS/Include/core_cm55.h **** 
3705:../../Drivers/CMSIS/Include/core_cm55.h **** /* Debug Exception and Monitor Control Register Definitions */
3706:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_TRCENA_Pos         DCB_DEMCR_TRCENA_Pos
3707:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_TRCENA_Msk         DCB_DEMCR_TRCENA_Msk
3708:../../Drivers/CMSIS/Include/core_cm55.h **** 
3709:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        DCB_DEMCR_MON_REQ_Pos
3710:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        DCB_DEMCR_MON_REQ_Msk
3711:../../Drivers/CMSIS/Include/core_cm55.h **** 
3712:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       DCB_DEMCR_MON_STEP_Pos
3713:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       DCB_DEMCR_MON_STEP_Msk
3714:../../Drivers/CMSIS/Include/core_cm55.h **** 
3715:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       DCB_DEMCR_MON_PEND_Pos
3716:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       DCB_DEMCR_MON_PEND_Msk
3717:../../Drivers/CMSIS/Include/core_cm55.h **** 
3718:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_MON_EN_Pos         DCB_DEMCR_MON_EN_Pos
3719:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_MON_EN_Msk         DCB_DEMCR_MON_EN_Msk
3720:../../Drivers/CMSIS/Include/core_cm55.h **** 
3721:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     DCB_DEMCR_VC_HARDERR_Pos
3722:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     DCB_DEMCR_VC_HARDERR_Msk
3723:../../Drivers/CMSIS/Include/core_cm55.h **** 
3724:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos      DCB_DEMCR_VC_INTERR_Pos
3725:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      DCB_DEMCR_VC_INTERR_Msk
3726:../../Drivers/CMSIS/Include/core_cm55.h **** 
3727:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos      DCB_DEMCR_VC_BUSERR_Pos
3728:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      DCB_DEMCR_VC_BUSERR_Msk
3729:../../Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 67


3730:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos     DCB_DEMCR_VC_STATERR_Pos
3731:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     DCB_DEMCR_VC_STATERR_Msk
3732:../../Drivers/CMSIS/Include/core_cm55.h **** 
3733:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos      DCB_DEMCR_VC_CHKERR_Pos
3734:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      DCB_DEMCR_VC_CHKERR_Msk
3735:../../Drivers/CMSIS/Include/core_cm55.h **** 
3736:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos     DCB_DEMCR_VC_NOCPERR_Pos
3737:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     DCB_DEMCR_VC_NOCPERR_Msk
3738:../../Drivers/CMSIS/Include/core_cm55.h **** 
3739:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos       DCB_DEMCR_VC_MMERR_Pos
3740:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       DCB_DEMCR_VC_MMERR_Msk
3741:../../Drivers/CMSIS/Include/core_cm55.h **** 
3742:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos   DCB_DEMCR_VC_CORERESET_Pos
3743:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   DCB_DEMCR_VC_CORERESET_Msk
3744:../../Drivers/CMSIS/Include/core_cm55.h **** 
3745:../../Drivers/CMSIS/Include/core_cm55.h **** /* Debug Set Clear Exception and Monitor Control Register Definitions */
3746:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCEMCR_CLR_MON_REQ_Pos  DCB_DSCEMCR_CLR_MON_REQ_Pos
3747:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCEMCR_CLR_MON_REQ_Msk  DCB_DSCEMCR_CLR_MON_REQ_Msk
3748:../../Drivers/CMSIS/Include/core_cm55.h **** 
3749:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCEMCR_CLR_MON_PEND_Pos DCB_DSCEMCR_CLR_MON_PEND_Pos
3750:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCEMCR_CLR_MON_PEND_Msk DCB_DSCEMCR_CLR_MON_PEND_Msk
3751:../../Drivers/CMSIS/Include/core_cm55.h **** 
3752:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCEMCR_SET_MON_REQ_Pos  DCB_DSCEMCR_SET_MON_REQ_Pos
3753:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCEMCR_SET_MON_REQ_Msk  DCB_DSCEMCR_SET_MON_REQ_Msk
3754:../../Drivers/CMSIS/Include/core_cm55.h **** 
3755:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCEMCR_SET_MON_PEND_Pos DCB_DSCEMCR_SET_MON_PEND_Pos
3756:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCEMCR_SET_MON_PEND_Msk DCB_DSCEMCR_SET_MON_PEND_Msk
3757:../../Drivers/CMSIS/Include/core_cm55.h **** 
3758:../../Drivers/CMSIS/Include/core_cm55.h **** /* Debug Authentication Control Register Definitions */
3759:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_UIDEN_Pos      DCB_DAUTHCTRL_UIDEN_Pos
3760:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_UIDEN_Msk      DCB_DAUTHCTRL_UIDEN_Msk
3761:../../Drivers/CMSIS/Include/core_cm55.h **** 
3762:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_UIDAPEN_Pos    DCB_DAUTHCTRL_UIDAPEN_Pos
3763:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_UIDAPEN_Msk    DCB_DAUTHCTRL_UIDAPEN_Msk
3764:../../Drivers/CMSIS/Include/core_cm55.h **** 
3765:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_FSDMA_Pos      DCB_DAUTHCTRL_FSDMA_Pos
3766:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_FSDMA_Msk      DCB_DAUTHCTRL_FSDMA_Msk
3767:../../Drivers/CMSIS/Include/core_cm55.h **** 
3768:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_INTSPNIDEN_Pos DCB_DAUTHCTRL_INTSPNIDEN_Pos
3769:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_INTSPNIDEN_Msk DCB_DAUTHCTRL_INTSPNIDEN_Msk
3770:../../Drivers/CMSIS/Include/core_cm55.h **** 
3771:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_SPNIDENSEL_Pos DCB_DAUTHCTRL_SPNIDENSEL_Pos
3772:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_SPNIDENSEL_Msk DCB_DAUTHCTRL_SPNIDENSEL_Msk
3773:../../Drivers/CMSIS/Include/core_cm55.h **** 
3774:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_INTSPIDEN_Pos  DCB_DAUTHCTRL_INTSPIDEN_Pos
3775:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_INTSPIDEN_Msk  DCB_DAUTHCTRL_INTSPIDEN_Msk
3776:../../Drivers/CMSIS/Include/core_cm55.h **** 
3777:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_SPIDENSEL_Pos  DCB_DAUTHCTRL_SPIDENSEL_Pos
3778:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DAUTHCTRL_SPIDENSEL_Msk  DCB_DAUTHCTRL_SPIDENSEL_Msk
3779:../../Drivers/CMSIS/Include/core_cm55.h **** 
3780:../../Drivers/CMSIS/Include/core_cm55.h **** /* Debug Security Control and Status Register Definitions */
3781:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCSR_CDS_Pos            DCB_DSCSR_CDS_Pos
3782:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCSR_CDS_Msk            DCB_DSCSR_CDS_Msk
3783:../../Drivers/CMSIS/Include/core_cm55.h **** 
3784:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCSR_SBRSEL_Pos         DCB_DSCSR_SBRSEL_Pos
3785:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCSR_SBRSEL_Msk         DCB_DSCSR_SBRSEL_Msk
3786:../../Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 68


3787:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCSR_SBRSELEN_Pos       DCB_DSCSR_SBRSELEN_Pos
3788:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_DSCSR_SBRSELEN_Msk       DCB_DSCSR_SBRSELEN_Msk
3789:../../Drivers/CMSIS/Include/core_cm55.h **** 
3790:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug           ((CoreDebug_Type *)     DCB_BASE)
3791:../../Drivers/CMSIS/Include/core_cm55.h **** 
3792:../../Drivers/CMSIS/Include/core_cm55.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
3793:../../Drivers/CMSIS/Include/core_cm55.h **** #define CoreDebug_NS        ((CoreDebug_Type *)     DCB_BASE_NS)
3794:../../Drivers/CMSIS/Include/core_cm55.h **** #endif
3795:../../Drivers/CMSIS/Include/core_cm55.h **** 
3796:../../Drivers/CMSIS/Include/core_cm55.h **** #endif // CMSIS_DISABLE_DEPRECATED
3797:../../Drivers/CMSIS/Include/core_cm55.h **** 
3798:../../Drivers/CMSIS/Include/core_cm55.h **** /*@} */
3799:../../Drivers/CMSIS/Include/core_cm55.h **** 
3800:../../Drivers/CMSIS/Include/core_cm55.h **** 
3801:../../Drivers/CMSIS/Include/core_cm55.h **** /*******************************************************************************
3802:../../Drivers/CMSIS/Include/core_cm55.h ****  *                Hardware Abstraction Layer
3803:../../Drivers/CMSIS/Include/core_cm55.h ****   Core Function Interface contains:
3804:../../Drivers/CMSIS/Include/core_cm55.h ****   - Core NVIC Functions
3805:../../Drivers/CMSIS/Include/core_cm55.h ****   - Core SysTick Functions
3806:../../Drivers/CMSIS/Include/core_cm55.h ****   - Core Debug Functions
3807:../../Drivers/CMSIS/Include/core_cm55.h ****   - Core Register Access Functions
3808:../../Drivers/CMSIS/Include/core_cm55.h ****  ******************************************************************************/
3809:../../Drivers/CMSIS/Include/core_cm55.h **** /**
3810:../../Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
3811:../../Drivers/CMSIS/Include/core_cm55.h **** */
3812:../../Drivers/CMSIS/Include/core_cm55.h **** 
3813:../../Drivers/CMSIS/Include/core_cm55.h **** 
3814:../../Drivers/CMSIS/Include/core_cm55.h **** 
3815:../../Drivers/CMSIS/Include/core_cm55.h **** /* ##########################   NVIC functions  #################################### */
3816:../../Drivers/CMSIS/Include/core_cm55.h **** /**
3817:../../Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_Core_FunctionInterface
3818:../../Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
3819:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
3820:../../Drivers/CMSIS/Include/core_cm55.h ****   @{
3821:../../Drivers/CMSIS/Include/core_cm55.h ****  */
3822:../../Drivers/CMSIS/Include/core_cm55.h **** 
3823:../../Drivers/CMSIS/Include/core_cm55.h **** #ifdef CMSIS_NVIC_VIRTUAL
3824:../../Drivers/CMSIS/Include/core_cm55.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
3825:../../Drivers/CMSIS/Include/core_cm55.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
3826:../../Drivers/CMSIS/Include/core_cm55.h ****   #endif
3827:../../Drivers/CMSIS/Include/core_cm55.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
3828:../../Drivers/CMSIS/Include/core_cm55.h **** #else
3829:../../Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
3830:../../Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
3831:../../Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
3832:../../Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
3833:../../Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
3834:../../Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
3835:../../Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
3836:../../Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
3837:../../Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_GetActive              __NVIC_GetActive
3838:../../Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
3839:../../Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
3840:../../Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
3841:../../Drivers/CMSIS/Include/core_cm55.h **** #endif /* CMSIS_NVIC_VIRTUAL */
3842:../../Drivers/CMSIS/Include/core_cm55.h **** 
3843:../../Drivers/CMSIS/Include/core_cm55.h **** #ifdef CMSIS_VECTAB_VIRTUAL
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 69


3844:../../Drivers/CMSIS/Include/core_cm55.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
3845:../../Drivers/CMSIS/Include/core_cm55.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
3846:../../Drivers/CMSIS/Include/core_cm55.h ****   #endif
3847:../../Drivers/CMSIS/Include/core_cm55.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
3848:../../Drivers/CMSIS/Include/core_cm55.h **** #else
3849:../../Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_SetVector              __NVIC_SetVector
3850:../../Drivers/CMSIS/Include/core_cm55.h ****   #define NVIC_GetVector              __NVIC_GetVector
3851:../../Drivers/CMSIS/Include/core_cm55.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
3852:../../Drivers/CMSIS/Include/core_cm55.h **** 
3853:../../Drivers/CMSIS/Include/core_cm55.h **** #define NVIC_USER_IRQ_OFFSET          16
3854:../../Drivers/CMSIS/Include/core_cm55.h **** 
3855:../../Drivers/CMSIS/Include/core_cm55.h **** 
3856:../../Drivers/CMSIS/Include/core_cm55.h **** /* Special LR values for Secure/Non-Secure call handling and exception handling                    
3857:../../Drivers/CMSIS/Include/core_cm55.h **** 
3858:../../Drivers/CMSIS/Include/core_cm55.h **** /* Function Return Payload (from ARMv8-M Architecture Reference Manual) LR value on entry from Secu
3859:../../Drivers/CMSIS/Include/core_cm55.h **** #define FNC_RETURN                 (0xFEFFFFFFUL)     /* bit [0] ignored when processing a branch  
3860:../../Drivers/CMSIS/Include/core_cm55.h **** 
3861:../../Drivers/CMSIS/Include/core_cm55.h **** /* The following EXC_RETURN mask values are used to evaluate the LR on exception entry */
3862:../../Drivers/CMSIS/Include/core_cm55.h **** #define EXC_RETURN_PREFIX          (0xFF000000UL)     /* bits [31:24] set to indicate an EXC_RETURN
3863:../../Drivers/CMSIS/Include/core_cm55.h **** #define EXC_RETURN_S               (0x00000040UL)     /* bit [6] stack used to push registers: 0=No
3864:../../Drivers/CMSIS/Include/core_cm55.h **** #define EXC_RETURN_DCRS            (0x00000020UL)     /* bit [5] stacking rules for called register
3865:../../Drivers/CMSIS/Include/core_cm55.h **** #define EXC_RETURN_FTYPE           (0x00000010UL)     /* bit [4] allocate stack for floating-point 
3866:../../Drivers/CMSIS/Include/core_cm55.h **** #define EXC_RETURN_MODE            (0x00000008UL)     /* bit [3] processor mode for return: 0=Handl
3867:../../Drivers/CMSIS/Include/core_cm55.h **** #define EXC_RETURN_SPSEL           (0x00000004UL)     /* bit [2] stack pointer used to restore cont
3868:../../Drivers/CMSIS/Include/core_cm55.h **** #define EXC_RETURN_ES              (0x00000001UL)     /* bit [0] security state exception was taken
3869:../../Drivers/CMSIS/Include/core_cm55.h **** 
3870:../../Drivers/CMSIS/Include/core_cm55.h **** /* Integrity Signature (from ARMv8-M Architecture Reference Manual) for exception context stacking 
3871:../../Drivers/CMSIS/Include/core_cm55.h **** #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)  /* Value for processors with floating-point e
3872:../../Drivers/CMSIS/Include/core_cm55.h **** #define EXC_INTEGRITY_SIGNATURE     (0xFEFA125AUL)     /* bit [0] SFTC must match LR bit[4] EXC_RET
3873:../../Drivers/CMSIS/Include/core_cm55.h **** #else
3874:../../Drivers/CMSIS/Include/core_cm55.h **** #define EXC_INTEGRITY_SIGNATURE     (0xFEFA125BUL)     /* Value for processors without floating-poi
3875:../../Drivers/CMSIS/Include/core_cm55.h **** #endif
3876:../../Drivers/CMSIS/Include/core_cm55.h **** 
3877:../../Drivers/CMSIS/Include/core_cm55.h **** 
3878:../../Drivers/CMSIS/Include/core_cm55.h **** /**
3879:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief   Set Priority Grouping
3880:../../Drivers/CMSIS/Include/core_cm55.h ****   \details Sets the priority grouping field using the required unlock sequence.
3881:../../Drivers/CMSIS/Include/core_cm55.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
3882:../../Drivers/CMSIS/Include/core_cm55.h ****            Only values from 0..7 are used.
3883:../../Drivers/CMSIS/Include/core_cm55.h ****            In case of a conflict between priority grouping and available
3884:../../Drivers/CMSIS/Include/core_cm55.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
3885:../../Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      PriorityGroup  Priority grouping field.
3886:../../Drivers/CMSIS/Include/core_cm55.h ****  */
3887:../../Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
3888:../../Drivers/CMSIS/Include/core_cm55.h **** {
3889:../../Drivers/CMSIS/Include/core_cm55.h ****   uint32_t reg_value;
3890:../../Drivers/CMSIS/Include/core_cm55.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
3891:../../Drivers/CMSIS/Include/core_cm55.h **** 
3892:../../Drivers/CMSIS/Include/core_cm55.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
3893:../../Drivers/CMSIS/Include/core_cm55.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
3894:../../Drivers/CMSIS/Include/core_cm55.h ****   reg_value  =  (reg_value                                   |
3895:../../Drivers/CMSIS/Include/core_cm55.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
3896:../../Drivers/CMSIS/Include/core_cm55.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
3897:../../Drivers/CMSIS/Include/core_cm55.h ****   SCB->AIRCR =  reg_value;
3898:../../Drivers/CMSIS/Include/core_cm55.h **** }
3899:../../Drivers/CMSIS/Include/core_cm55.h **** 
3900:../../Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 70


3901:../../Drivers/CMSIS/Include/core_cm55.h **** /**
3902:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief   Get Priority Grouping
3903:../../Drivers/CMSIS/Include/core_cm55.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
3904:../../Drivers/CMSIS/Include/core_cm55.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
3905:../../Drivers/CMSIS/Include/core_cm55.h ****  */
3906:../../Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
3907:../../Drivers/CMSIS/Include/core_cm55.h **** {
3908:../../Drivers/CMSIS/Include/core_cm55.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
3909:../../Drivers/CMSIS/Include/core_cm55.h **** }
3910:../../Drivers/CMSIS/Include/core_cm55.h **** 
3911:../../Drivers/CMSIS/Include/core_cm55.h **** 
3912:../../Drivers/CMSIS/Include/core_cm55.h **** /**
3913:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief   Enable Interrupt
3914:../../Drivers/CMSIS/Include/core_cm55.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
3915:../../Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      IRQn  Device specific interrupt number.
3916:../../Drivers/CMSIS/Include/core_cm55.h ****   \note    IRQn must not be negative.
3917:../../Drivers/CMSIS/Include/core_cm55.h ****  */
3918:../../Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
3919:../../Drivers/CMSIS/Include/core_cm55.h **** {
  35              		.loc 2 3919 1 view -0
  36              		.cfi_startproc
  37              		@ args = 0, pretend = 0, frame = 0
  38              		@ frame_needed = 0, uses_anonymous_args = 0
  39              		@ link register save eliminated.
3920:../../Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
  40              		.loc 2 3920 3 view .LVU1
  41              		.loc 2 3920 6 is_stmt 0 view .LVU2
  42 0000 0028     		cmp	r0, #0
  43              		.loc 2 3920 6 view .LVU3
  44 0002 07DB     		blt	.L1
3921:../../Drivers/CMSIS/Include/core_cm55.h ****   {
3922:../../Drivers/CMSIS/Include/core_cm55.h ****     __COMPILER_BARRIER();
  45              		.loc 2 3922 5 is_stmt 1 view .LVU4
3923:../../Drivers/CMSIS/Include/core_cm55.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  46              		.loc 2 3923 5 view .LVU5
  47              		.loc 2 3923 81 is_stmt 0 view .LVU6
  48 0004 00F01F02 		and	r2, r0, #31
  49              		.loc 2 3923 34 view .LVU7
  50 0008 4009     		lsrs	r0, r0, #5
  51              	.LVL1:
  52              		.loc 2 3923 45 view .LVU8
  53 000a 0123     		movs	r3, #1
  54 000c 9340     		lsls	r3, r3, r2
  55              		.loc 2 3923 43 view .LVU9
  56 000e 024A     		ldr	r2, .L3
  57 0010 42F82030 		str	r3, [r2, r0, lsl #2]
3924:../../Drivers/CMSIS/Include/core_cm55.h ****     __COMPILER_BARRIER();
  58              		.loc 2 3924 5 is_stmt 1 view .LVU10
  59              	.L1:
3925:../../Drivers/CMSIS/Include/core_cm55.h ****   }
3926:../../Drivers/CMSIS/Include/core_cm55.h **** }
  60              		.loc 2 3926 1 is_stmt 0 view .LVU11
  61 0014 7047     		bx	lr
  62              	.L4:
  63 0016 00BF     		.align	2
  64              	.L3:
  65 0018 00E100E0 		.word	-536813312
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 71


  66              		.cfi_endproc
  67              	.LFE178:
  69              		.section	.text.__NVIC_DisableIRQ,"ax",%progbits
  70              		.align	1
  71              		.syntax unified
  72              		.thumb
  73              		.thumb_func
  75              	__NVIC_DisableIRQ:
  76              	.LVL2:
  77              	.LFB180:
3927:../../Drivers/CMSIS/Include/core_cm55.h **** 
3928:../../Drivers/CMSIS/Include/core_cm55.h **** 
3929:../../Drivers/CMSIS/Include/core_cm55.h **** /**
3930:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief   Get Interrupt Enable status
3931:../../Drivers/CMSIS/Include/core_cm55.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
3932:../../Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      IRQn  Device specific interrupt number.
3933:../../Drivers/CMSIS/Include/core_cm55.h ****   \return             0  Interrupt is not enabled.
3934:../../Drivers/CMSIS/Include/core_cm55.h ****   \return             1  Interrupt is enabled.
3935:../../Drivers/CMSIS/Include/core_cm55.h ****   \note    IRQn must not be negative.
3936:../../Drivers/CMSIS/Include/core_cm55.h ****  */
3937:../../Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
3938:../../Drivers/CMSIS/Include/core_cm55.h **** {
3939:../../Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
3940:../../Drivers/CMSIS/Include/core_cm55.h ****   {
3941:../../Drivers/CMSIS/Include/core_cm55.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
3942:../../Drivers/CMSIS/Include/core_cm55.h ****   }
3943:../../Drivers/CMSIS/Include/core_cm55.h ****   else
3944:../../Drivers/CMSIS/Include/core_cm55.h ****   {
3945:../../Drivers/CMSIS/Include/core_cm55.h ****     return(0U);
3946:../../Drivers/CMSIS/Include/core_cm55.h ****   }
3947:../../Drivers/CMSIS/Include/core_cm55.h **** }
3948:../../Drivers/CMSIS/Include/core_cm55.h **** 
3949:../../Drivers/CMSIS/Include/core_cm55.h **** 
3950:../../Drivers/CMSIS/Include/core_cm55.h **** /**
3951:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief   Disable Interrupt
3952:../../Drivers/CMSIS/Include/core_cm55.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
3953:../../Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      IRQn  Device specific interrupt number.
3954:../../Drivers/CMSIS/Include/core_cm55.h ****   \note    IRQn must not be negative.
3955:../../Drivers/CMSIS/Include/core_cm55.h ****  */
3956:../../Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
3957:../../Drivers/CMSIS/Include/core_cm55.h **** {
  78              		.loc 2 3957 1 is_stmt 1 view -0
  79              		.cfi_startproc
  80              		@ args = 0, pretend = 0, frame = 0
  81              		@ frame_needed = 0, uses_anonymous_args = 0
  82              		@ link register save eliminated.
3958:../../Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
  83              		.loc 2 3958 3 view .LVU13
  84              		.loc 2 3958 6 is_stmt 0 view .LVU14
  85 0000 0028     		cmp	r0, #0
  86              		.loc 2 3958 6 view .LVU15
  87 0002 0CDB     		blt	.L5
3959:../../Drivers/CMSIS/Include/core_cm55.h ****   {
3960:../../Drivers/CMSIS/Include/core_cm55.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  88              		.loc 2 3960 5 is_stmt 1 view .LVU16
  89              		.loc 2 3960 81 is_stmt 0 view .LVU17
  90 0004 00F01F02 		and	r2, r0, #31
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 72


  91              		.loc 2 3960 34 view .LVU18
  92 0008 4009     		lsrs	r0, r0, #5
  93              	.LVL3:
  94              		.loc 2 3960 45 view .LVU19
  95 000a 0123     		movs	r3, #1
  96 000c 9340     		lsls	r3, r3, r2
  97              		.loc 2 3960 43 view .LVU20
  98 000e 2030     		adds	r0, r0, #32
  99 0010 034A     		ldr	r2, .L7
 100 0012 42F82030 		str	r3, [r2, r0, lsl #2]
3961:../../Drivers/CMSIS/Include/core_cm55.h ****     __DSB();
 101              		.loc 2 3961 5 is_stmt 1 view .LVU21
 102              	.LBB54:
 103              	.LBI54:
 104              		.file 3 "../../Drivers/CMSIS/Include/cmsis_gcc.h"
   1:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V6.0.0
   5:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     27. July 2024
   6:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2023 Arm Limited. All rights reserved.
   9:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC system_header   /* treat file as system include file */
  29:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  30:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #include <arm_acle.h>
  31:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  32:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  33:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  34:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  35:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  36:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  37:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  38:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  39:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  40:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  41:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  42:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 73


  43:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  44:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  45:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  46:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  47:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  48:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  49:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  50:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  51:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  52:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  53:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   CMSIS_DEPRECATED
  54:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define CMSIS_DEPRECATED                       __attribute__((deprecated))
  55:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  56:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  57:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  58:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  59:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  60:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  61:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  62:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  63:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  64:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  65:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  66:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  67:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  68:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  69:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  70:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  71:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  72:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  73:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  74:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  75:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  76:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  77:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  78:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  79:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  80:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  81:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  82:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  83:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  84:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  85:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  86:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  87:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  88:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  89:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  90:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  91:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  92:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  93:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
  94:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  95:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
  96:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  97:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  98:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  99:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 74


 100:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 101:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 102:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 103:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 104:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 105:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 106:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 107:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 108:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 109:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 110:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 111:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 112:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __NO_INIT
 113:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_INIT                              __attribute__ ((section (".noinit")))
 114:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 115:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __ALIAS
 116:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIAS(x)                             __attribute__ ((alias(x)))
 117:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 118:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 119:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 120:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 121:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 122:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 123:../../Drivers/CMSIS/Include/cmsis_gcc.h **** */
 124:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 125:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 126:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 127:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 128:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 129:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 130:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 131:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 132:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 133:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 134:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 135:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 136:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 137:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 138:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 139:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 140:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 141:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 142:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()         __ASM volatile ("nop")
 143:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 144:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 145:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 146:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 147:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 148:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 149:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()         __ASM volatile ("wfi":::"memory")
 150:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 152:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 153:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 154:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 155:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 156:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 75


 157:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()         __ASM volatile ("wfe":::"memory")
 158:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 159:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 160:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 161:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 162:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 163:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 164:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()         __ASM volatile ("sev")
 165:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 166:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 167:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 168:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 169:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 170:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 171:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 172:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 173:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 174:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 175:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 176:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 177:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 178:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 179:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 180:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 181:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 182:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 183:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 184:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 105              		.loc 3 184 27 view .LVU22
 106              	.LBB55:
 185:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 186:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 107              		.loc 3 186 3 view .LVU23
 108              		.syntax unified
 109              	@ 186 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 110 0016 BFF34F8F 		dsb 0xF
 111              	@ 0 "" 2
 112              		.thumb
 113              		.syntax unified
 114              	.LBE55:
 115              	.LBE54:
3962:../../Drivers/CMSIS/Include/core_cm55.h ****     __ISB();
 116              		.loc 2 3962 5 view .LVU24
 117              	.LBB56:
 118              	.LBI56:
 173:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 119              		.loc 3 173 27 view .LVU25
 120              	.LBB57:
 175:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 121              		.loc 3 175 3 view .LVU26
 122              		.syntax unified
 123              	@ 175 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 124 001a BFF36F8F 		isb 0xF
 125              	@ 0 "" 2
 126              		.thumb
 127              		.syntax unified
 128              	.L5:
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 76


 129              	.LBE57:
 130              	.LBE56:
3963:../../Drivers/CMSIS/Include/core_cm55.h ****   }
3964:../../Drivers/CMSIS/Include/core_cm55.h **** }
 131              		.loc 2 3964 1 is_stmt 0 view .LVU27
 132 001e 7047     		bx	lr
 133              	.L8:
 134              		.align	2
 135              	.L7:
 136 0020 00E100E0 		.word	-536813312
 137              		.cfi_endproc
 138              	.LFE180:
 140              		.section	.text.__NVIC_SetPriority,"ax",%progbits
 141              		.align	1
 142              		.syntax unified
 143              		.thumb
 144              		.thumb_func
 146              	__NVIC_SetPriority:
 147              	.LVL4:
 148              	.LFB188:
3965:../../Drivers/CMSIS/Include/core_cm55.h **** 
3966:../../Drivers/CMSIS/Include/core_cm55.h **** 
3967:../../Drivers/CMSIS/Include/core_cm55.h **** /**
3968:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief   Get Pending Interrupt
3969:../../Drivers/CMSIS/Include/core_cm55.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
3970:../../Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      IRQn  Device specific interrupt number.
3971:../../Drivers/CMSIS/Include/core_cm55.h ****   \return             0  Interrupt status is not pending.
3972:../../Drivers/CMSIS/Include/core_cm55.h ****   \return             1  Interrupt status is pending.
3973:../../Drivers/CMSIS/Include/core_cm55.h ****   \note    IRQn must not be negative.
3974:../../Drivers/CMSIS/Include/core_cm55.h ****  */
3975:../../Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
3976:../../Drivers/CMSIS/Include/core_cm55.h **** {
3977:../../Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
3978:../../Drivers/CMSIS/Include/core_cm55.h ****   {
3979:../../Drivers/CMSIS/Include/core_cm55.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
3980:../../Drivers/CMSIS/Include/core_cm55.h ****   }
3981:../../Drivers/CMSIS/Include/core_cm55.h ****   else
3982:../../Drivers/CMSIS/Include/core_cm55.h ****   {
3983:../../Drivers/CMSIS/Include/core_cm55.h ****     return(0U);
3984:../../Drivers/CMSIS/Include/core_cm55.h ****   }
3985:../../Drivers/CMSIS/Include/core_cm55.h **** }
3986:../../Drivers/CMSIS/Include/core_cm55.h **** 
3987:../../Drivers/CMSIS/Include/core_cm55.h **** 
3988:../../Drivers/CMSIS/Include/core_cm55.h **** /**
3989:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief   Set Pending Interrupt
3990:../../Drivers/CMSIS/Include/core_cm55.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
3991:../../Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      IRQn  Device specific interrupt number.
3992:../../Drivers/CMSIS/Include/core_cm55.h ****   \note    IRQn must not be negative.
3993:../../Drivers/CMSIS/Include/core_cm55.h ****  */
3994:../../Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
3995:../../Drivers/CMSIS/Include/core_cm55.h **** {
3996:../../Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
3997:../../Drivers/CMSIS/Include/core_cm55.h ****   {
3998:../../Drivers/CMSIS/Include/core_cm55.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
3999:../../Drivers/CMSIS/Include/core_cm55.h ****   }
4000:../../Drivers/CMSIS/Include/core_cm55.h **** }
4001:../../Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 77


4002:../../Drivers/CMSIS/Include/core_cm55.h **** 
4003:../../Drivers/CMSIS/Include/core_cm55.h **** /**
4004:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief   Clear Pending Interrupt
4005:../../Drivers/CMSIS/Include/core_cm55.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
4006:../../Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      IRQn  Device specific interrupt number.
4007:../../Drivers/CMSIS/Include/core_cm55.h ****   \note    IRQn must not be negative.
4008:../../Drivers/CMSIS/Include/core_cm55.h ****  */
4009:../../Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
4010:../../Drivers/CMSIS/Include/core_cm55.h **** {
4011:../../Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
4012:../../Drivers/CMSIS/Include/core_cm55.h ****   {
4013:../../Drivers/CMSIS/Include/core_cm55.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
4014:../../Drivers/CMSIS/Include/core_cm55.h ****   }
4015:../../Drivers/CMSIS/Include/core_cm55.h **** }
4016:../../Drivers/CMSIS/Include/core_cm55.h **** 
4017:../../Drivers/CMSIS/Include/core_cm55.h **** 
4018:../../Drivers/CMSIS/Include/core_cm55.h **** /**
4019:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief   Get Active Interrupt
4020:../../Drivers/CMSIS/Include/core_cm55.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
4021:../../Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      IRQn  Device specific interrupt number.
4022:../../Drivers/CMSIS/Include/core_cm55.h ****   \return             0  Interrupt status is not active.
4023:../../Drivers/CMSIS/Include/core_cm55.h ****   \return             1  Interrupt status is active.
4024:../../Drivers/CMSIS/Include/core_cm55.h ****   \note    IRQn must not be negative.
4025:../../Drivers/CMSIS/Include/core_cm55.h ****  */
4026:../../Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
4027:../../Drivers/CMSIS/Include/core_cm55.h **** {
4028:../../Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
4029:../../Drivers/CMSIS/Include/core_cm55.h ****   {
4030:../../Drivers/CMSIS/Include/core_cm55.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
4031:../../Drivers/CMSIS/Include/core_cm55.h ****   }
4032:../../Drivers/CMSIS/Include/core_cm55.h ****   else
4033:../../Drivers/CMSIS/Include/core_cm55.h ****   {
4034:../../Drivers/CMSIS/Include/core_cm55.h ****     return(0U);
4035:../../Drivers/CMSIS/Include/core_cm55.h ****   }
4036:../../Drivers/CMSIS/Include/core_cm55.h **** }
4037:../../Drivers/CMSIS/Include/core_cm55.h **** 
4038:../../Drivers/CMSIS/Include/core_cm55.h **** 
4039:../../Drivers/CMSIS/Include/core_cm55.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
4040:../../Drivers/CMSIS/Include/core_cm55.h **** /**
4041:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief   Get Interrupt Target State
4042:../../Drivers/CMSIS/Include/core_cm55.h ****   \details Reads the interrupt target field in the NVIC and returns the interrupt target bit for th
4043:../../Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      IRQn  Device specific interrupt number.
4044:../../Drivers/CMSIS/Include/core_cm55.h ****   \return             0  if interrupt is assigned to Secure
4045:../../Drivers/CMSIS/Include/core_cm55.h ****   \return             1  if interrupt is assigned to Non Secure
4046:../../Drivers/CMSIS/Include/core_cm55.h ****   \note    IRQn must not be negative.
4047:../../Drivers/CMSIS/Include/core_cm55.h ****  */
4048:../../Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE uint32_t NVIC_GetTargetState(IRQn_Type IRQn)
4049:../../Drivers/CMSIS/Include/core_cm55.h **** {
4050:../../Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
4051:../../Drivers/CMSIS/Include/core_cm55.h ****   {
4052:../../Drivers/CMSIS/Include/core_cm55.h ****     return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
4053:../../Drivers/CMSIS/Include/core_cm55.h ****   }
4054:../../Drivers/CMSIS/Include/core_cm55.h ****   else
4055:../../Drivers/CMSIS/Include/core_cm55.h ****   {
4056:../../Drivers/CMSIS/Include/core_cm55.h ****     return(0U);
4057:../../Drivers/CMSIS/Include/core_cm55.h ****   }
4058:../../Drivers/CMSIS/Include/core_cm55.h **** }
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 78


4059:../../Drivers/CMSIS/Include/core_cm55.h **** 
4060:../../Drivers/CMSIS/Include/core_cm55.h **** 
4061:../../Drivers/CMSIS/Include/core_cm55.h **** /**
4062:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief   Set Interrupt Target State
4063:../../Drivers/CMSIS/Include/core_cm55.h ****   \details Sets the interrupt target field in the NVIC and returns the interrupt target bit for the
4064:../../Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      IRQn  Device specific interrupt number.
4065:../../Drivers/CMSIS/Include/core_cm55.h ****   \return             0  if interrupt is assigned to Secure
4066:../../Drivers/CMSIS/Include/core_cm55.h ****                       1  if interrupt is assigned to Non Secure
4067:../../Drivers/CMSIS/Include/core_cm55.h ****   \note    IRQn must not be negative.
4068:../../Drivers/CMSIS/Include/core_cm55.h ****  */
4069:../../Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE uint32_t NVIC_SetTargetState(IRQn_Type IRQn)
4070:../../Drivers/CMSIS/Include/core_cm55.h **** {
4071:../../Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
4072:../../Drivers/CMSIS/Include/core_cm55.h ****   {
4073:../../Drivers/CMSIS/Include/core_cm55.h ****     NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] |=  ((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
4074:../../Drivers/CMSIS/Include/core_cm55.h ****     return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
4075:../../Drivers/CMSIS/Include/core_cm55.h ****   }
4076:../../Drivers/CMSIS/Include/core_cm55.h ****   else
4077:../../Drivers/CMSIS/Include/core_cm55.h ****   {
4078:../../Drivers/CMSIS/Include/core_cm55.h ****     return(0U);
4079:../../Drivers/CMSIS/Include/core_cm55.h ****   }
4080:../../Drivers/CMSIS/Include/core_cm55.h **** }
4081:../../Drivers/CMSIS/Include/core_cm55.h **** 
4082:../../Drivers/CMSIS/Include/core_cm55.h **** 
4083:../../Drivers/CMSIS/Include/core_cm55.h **** /**
4084:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief   Clear Interrupt Target State
4085:../../Drivers/CMSIS/Include/core_cm55.h ****   \details Clears the interrupt target field in the NVIC and returns the interrupt target bit for t
4086:../../Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      IRQn  Device specific interrupt number.
4087:../../Drivers/CMSIS/Include/core_cm55.h ****   \return             0  if interrupt is assigned to Secure
4088:../../Drivers/CMSIS/Include/core_cm55.h ****                       1  if interrupt is assigned to Non Secure
4089:../../Drivers/CMSIS/Include/core_cm55.h ****   \note    IRQn must not be negative.
4090:../../Drivers/CMSIS/Include/core_cm55.h ****  */
4091:../../Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE uint32_t NVIC_ClearTargetState(IRQn_Type IRQn)
4092:../../Drivers/CMSIS/Include/core_cm55.h **** {
4093:../../Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
4094:../../Drivers/CMSIS/Include/core_cm55.h ****   {
4095:../../Drivers/CMSIS/Include/core_cm55.h ****     NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] &= ~((uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL)));
4096:../../Drivers/CMSIS/Include/core_cm55.h ****     return((uint32_t)(((NVIC->ITNS[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
4097:../../Drivers/CMSIS/Include/core_cm55.h ****   }
4098:../../Drivers/CMSIS/Include/core_cm55.h ****   else
4099:../../Drivers/CMSIS/Include/core_cm55.h ****   {
4100:../../Drivers/CMSIS/Include/core_cm55.h ****     return(0U);
4101:../../Drivers/CMSIS/Include/core_cm55.h ****   }
4102:../../Drivers/CMSIS/Include/core_cm55.h **** }
4103:../../Drivers/CMSIS/Include/core_cm55.h **** #endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
4104:../../Drivers/CMSIS/Include/core_cm55.h **** 
4105:../../Drivers/CMSIS/Include/core_cm55.h **** 
4106:../../Drivers/CMSIS/Include/core_cm55.h **** /**
4107:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief   Set Interrupt Priority
4108:../../Drivers/CMSIS/Include/core_cm55.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
4109:../../Drivers/CMSIS/Include/core_cm55.h ****            The interrupt number can be positive to specify a device specific interrupt,
4110:../../Drivers/CMSIS/Include/core_cm55.h ****            or negative to specify a processor exception.
4111:../../Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      IRQn  Interrupt number.
4112:../../Drivers/CMSIS/Include/core_cm55.h ****   \param [in]  priority  Priority to set.
4113:../../Drivers/CMSIS/Include/core_cm55.h ****   \note    The priority cannot be set for every processor exception.
4114:../../Drivers/CMSIS/Include/core_cm55.h ****  */
4115:../../Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 79


4116:../../Drivers/CMSIS/Include/core_cm55.h **** {
 149              		.loc 2 4116 1 is_stmt 1 view -0
 150              		.cfi_startproc
 151              		@ args = 0, pretend = 0, frame = 0
 152              		@ frame_needed = 0, uses_anonymous_args = 0
 153              		@ link register save eliminated.
4117:../../Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
 154              		.loc 2 4117 3 view .LVU29
 155              		.loc 2 4117 6 is_stmt 0 view .LVU30
 156 0000 0028     		cmp	r0, #0
 157              		.loc 2 4117 6 view .LVU31
 158 0002 08DB     		blt	.L10
4118:../../Drivers/CMSIS/Include/core_cm55.h ****   {
4119:../../Drivers/CMSIS/Include/core_cm55.h ****     NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (
 159              		.loc 2 4119 5 is_stmt 1 view .LVU32
 160              		.loc 2 4119 49 is_stmt 0 view .LVU33
 161 0004 0901     		lsls	r1, r1, #4
 162              	.LVL5:
 163              		.loc 2 4119 49 view .LVU34
 164 0006 C9B2     		uxtb	r1, r1
 165              		.loc 2 4119 47 view .LVU35
 166 0008 00F16040 		add	r0, r0, #-536870912
 167              	.LVL6:
 168              		.loc 2 4119 47 view .LVU36
 169 000c 00F56140 		add	r0, r0, #57600
 170              	.LVL7:
 171              		.loc 2 4119 47 view .LVU37
 172 0010 80F80013 		strb	r1, [r0, #768]
 173 0014 7047     		bx	lr
 174              	.LVL8:
 175              	.L10:
4120:../../Drivers/CMSIS/Include/core_cm55.h ****   }
4121:../../Drivers/CMSIS/Include/core_cm55.h ****   else
4122:../../Drivers/CMSIS/Include/core_cm55.h ****   {
4123:../../Drivers/CMSIS/Include/core_cm55.h ****     SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (
 176              		.loc 2 4123 5 is_stmt 1 view .LVU38
 177              		.loc 2 4123 33 is_stmt 0 view .LVU39
 178 0016 00F00F00 		and	r0, r0, #15
 179              	.LVL9:
 180              		.loc 2 4123 49 view .LVU40
 181 001a 0901     		lsls	r1, r1, #4
 182              	.LVL10:
 183              		.loc 2 4123 49 view .LVU41
 184 001c C9B2     		uxtb	r1, r1
 185              		.loc 2 4123 47 view .LVU42
 186 001e 014B     		ldr	r3, .L12
 187 0020 1954     		strb	r1, [r3, r0]
4124:../../Drivers/CMSIS/Include/core_cm55.h ****   }
4125:../../Drivers/CMSIS/Include/core_cm55.h **** }
 188              		.loc 2 4125 1 view .LVU43
 189 0022 7047     		bx	lr
 190              	.L13:
 191              		.align	2
 192              	.L12:
 193 0024 14ED00E0 		.word	-536810220
 194              		.cfi_endproc
 195              	.LFE188:
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 80


 197              		.section	.text.__NVIC_GetPriority,"ax",%progbits
 198              		.align	1
 199              		.syntax unified
 200              		.thumb
 201              		.thumb_func
 203              	__NVIC_GetPriority:
 204              	.LVL11:
 205              	.LFB189:
4126:../../Drivers/CMSIS/Include/core_cm55.h **** 
4127:../../Drivers/CMSIS/Include/core_cm55.h **** 
4128:../../Drivers/CMSIS/Include/core_cm55.h **** /**
4129:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief   Get Interrupt Priority
4130:../../Drivers/CMSIS/Include/core_cm55.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
4131:../../Drivers/CMSIS/Include/core_cm55.h ****            The interrupt number can be positive to specify a device specific interrupt,
4132:../../Drivers/CMSIS/Include/core_cm55.h ****            or negative to specify a processor exception.
4133:../../Drivers/CMSIS/Include/core_cm55.h ****   \param [in]   IRQn  Interrupt number.
4134:../../Drivers/CMSIS/Include/core_cm55.h ****   \return             Interrupt Priority.
4135:../../Drivers/CMSIS/Include/core_cm55.h ****                       Value is aligned automatically to the implemented priority bits of the microc
4136:../../Drivers/CMSIS/Include/core_cm55.h ****  */
4137:../../Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
4138:../../Drivers/CMSIS/Include/core_cm55.h **** {
 206              		.loc 2 4138 1 is_stmt 1 view -0
 207              		.cfi_startproc
 208              		@ args = 0, pretend = 0, frame = 0
 209              		@ frame_needed = 0, uses_anonymous_args = 0
 210              		@ link register save eliminated.
4139:../../Drivers/CMSIS/Include/core_cm55.h **** 
4140:../../Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
 211              		.loc 2 4140 3 view .LVU45
 212              		.loc 2 4140 6 is_stmt 0 view .LVU46
 213 0000 0028     		cmp	r0, #0
 214              		.loc 2 4140 6 view .LVU47
 215 0002 07DB     		blt	.L15
4141:../../Drivers/CMSIS/Include/core_cm55.h ****   {
4142:../../Drivers/CMSIS/Include/core_cm55.h ****     return(((uint32_t)NVIC->IPR[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
 216              		.loc 2 4142 5 is_stmt 1 view .LVU48
 217              		.loc 2 4142 32 is_stmt 0 view .LVU49
 218 0004 00F16040 		add	r0, r0, #-536870912
 219              	.LVL12:
 220              		.loc 2 4142 32 view .LVU50
 221 0008 00F56140 		add	r0, r0, #57600
 222              	.LVL13:
 223              		.loc 2 4142 32 view .LVU51
 224 000c 90F80003 		ldrb	r0, [r0, #768]	@ zero_extendqisi2
 225              	.LVL14:
 226              		.loc 2 4142 65 view .LVU52
 227 0010 0009     		lsrs	r0, r0, #4
 228 0012 7047     		bx	lr
 229              	.L15:
4143:../../Drivers/CMSIS/Include/core_cm55.h ****   }
4144:../../Drivers/CMSIS/Include/core_cm55.h ****   else
4145:../../Drivers/CMSIS/Include/core_cm55.h ****   {
4146:../../Drivers/CMSIS/Include/core_cm55.h ****     return(((uint32_t)SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
 230              		.loc 2 4146 5 is_stmt 1 view .LVU53
 231              		.loc 2 4146 51 is_stmt 0 view .LVU54
 232 0014 00F00F00 		and	r0, r0, #15
 233              		.loc 2 4146 32 view .LVU55
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 81


 234 0018 014B     		ldr	r3, .L17
 235 001a 185C     		ldrb	r0, [r3, r0]	@ zero_extendqisi2
 236              		.loc 2 4146 65 view .LVU56
 237 001c 0009     		lsrs	r0, r0, #4
4147:../../Drivers/CMSIS/Include/core_cm55.h ****   }
4148:../../Drivers/CMSIS/Include/core_cm55.h **** }
 238              		.loc 2 4148 1 view .LVU57
 239 001e 7047     		bx	lr
 240              	.L18:
 241              		.align	2
 242              	.L17:
 243 0020 14ED00E0 		.word	-536810220
 244              		.cfi_endproc
 245              	.LFE189:
 247              		.section	.text.NVIC_EncodePriority,"ax",%progbits
 248              		.align	1
 249              		.syntax unified
 250              		.thumb
 251              		.thumb_func
 253              	NVIC_EncodePriority:
 254              	.LVL15:
 255              	.LFB190:
4149:../../Drivers/CMSIS/Include/core_cm55.h **** 
4150:../../Drivers/CMSIS/Include/core_cm55.h **** 
4151:../../Drivers/CMSIS/Include/core_cm55.h **** /**
4152:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief   Encode Priority
4153:../../Drivers/CMSIS/Include/core_cm55.h ****   \details Encodes the priority for an interrupt with the given priority group,
4154:../../Drivers/CMSIS/Include/core_cm55.h ****            preemptive priority value, and subpriority value.
4155:../../Drivers/CMSIS/Include/core_cm55.h ****            In case of a conflict between priority grouping and available
4156:../../Drivers/CMSIS/Include/core_cm55.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
4157:../../Drivers/CMSIS/Include/core_cm55.h ****   \param [in]     PriorityGroup  Used priority group.
4158:../../Drivers/CMSIS/Include/core_cm55.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
4159:../../Drivers/CMSIS/Include/core_cm55.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
4160:../../Drivers/CMSIS/Include/core_cm55.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
4161:../../Drivers/CMSIS/Include/core_cm55.h ****  */
4162:../../Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
4163:../../Drivers/CMSIS/Include/core_cm55.h **** {
 256              		.loc 2 4163 1 is_stmt 1 view -0
 257              		.cfi_startproc
 258              		@ args = 0, pretend = 0, frame = 0
 259              		@ frame_needed = 0, uses_anonymous_args = 0
 260              		.loc 2 4163 1 is_stmt 0 view .LVU59
 261 0000 00B5     		push	{lr}
 262              	.LCFI0:
 263              		.cfi_def_cfa_offset 4
 264              		.cfi_offset 14, -4
4164:../../Drivers/CMSIS/Include/core_cm55.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
 265              		.loc 2 4164 3 is_stmt 1 view .LVU60
 266              		.loc 2 4164 12 is_stmt 0 view .LVU61
 267 0002 00F00700 		and	r0, r0, #7
 268              	.LVL16:
4165:../../Drivers/CMSIS/Include/core_cm55.h ****   uint32_t PreemptPriorityBits;
 269              		.loc 2 4165 3 is_stmt 1 view .LVU62
4166:../../Drivers/CMSIS/Include/core_cm55.h ****   uint32_t SubPriorityBits;
 270              		.loc 2 4166 3 view .LVU63
4167:../../Drivers/CMSIS/Include/core_cm55.h **** 
4168:../../Drivers/CMSIS/Include/core_cm55.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 82


 271              		.loc 2 4168 3 view .LVU64
 272              		.loc 2 4168 31 is_stmt 0 view .LVU65
 273 0006 C0F1070C 		rsb	ip, r0, #7
 274              		.loc 2 4168 23 view .LVU66
 275 000a BCF1040F 		cmp	ip, #4
 276 000e 28BF     		it	cs
 277 0010 4FF0040C 		movcs	ip, #4
 278              	.LVL17:
4169:../../Drivers/CMSIS/Include/core_cm55.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 279              		.loc 2 4169 3 is_stmt 1 view .LVU67
 280              		.loc 2 4169 44 is_stmt 0 view .LVU68
 281 0014 031D     		adds	r3, r0, #4
 282              		.loc 2 4169 109 view .LVU69
 283 0016 062B     		cmp	r3, #6
 284 0018 0FD9     		bls	.L21
 285              		.loc 2 4169 109 discriminator 1 view .LVU70
 286 001a C31E     		subs	r3, r0, #3
 287              	.L20:
 288              	.LVL18:
4170:../../Drivers/CMSIS/Include/core_cm55.h **** 
4171:../../Drivers/CMSIS/Include/core_cm55.h ****   return (
 289              		.loc 2 4171 3 is_stmt 1 view .LVU71
4172:../../Drivers/CMSIS/Include/core_cm55.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
 290              		.loc 2 4172 30 is_stmt 0 view .LVU72
 291 001c 4FF0FF3E 		mov	lr, #-1
 292 0020 0EFA0CF0 		lsl	r0, lr, ip
 293              	.LVL19:
 294              		.loc 2 4172 30 view .LVU73
 295 0024 21EA0001 		bic	r1, r1, r0
 296              	.LVL20:
 297              		.loc 2 4172 82 view .LVU74
 298 0028 9940     		lsls	r1, r1, r3
4173:../../Drivers/CMSIS/Include/core_cm55.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 299              		.loc 2 4173 30 view .LVU75
 300 002a 0EFA03FE 		lsl	lr, lr, r3
 301 002e 22EA0E02 		bic	r2, r2, lr
 302              	.LVL21:
4174:../../Drivers/CMSIS/Include/core_cm55.h ****          );
4175:../../Drivers/CMSIS/Include/core_cm55.h **** }
 303              		.loc 2 4175 1 view .LVU76
 304 0032 41EA0200 		orr	r0, r1, r2
 305 0036 5DF804FB 		ldr	pc, [sp], #4
 306              	.LVL22:
 307              	.L21:
4169:../../Drivers/CMSIS/Include/core_cm55.h **** 
 308              		.loc 2 4169 109 discriminator 2 view .LVU77
 309 003a 0023     		movs	r3, #0
 310 003c EEE7     		b	.L20
 311              		.cfi_endproc
 312              	.LFE190:
 314              		.section	.text.NVIC_DecodePriority,"ax",%progbits
 315              		.align	1
 316              		.syntax unified
 317              		.thumb
 318              		.thumb_func
 320              	NVIC_DecodePriority:
 321              	.LVL23:
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 83


 322              	.LFB191:
4176:../../Drivers/CMSIS/Include/core_cm55.h **** 
4177:../../Drivers/CMSIS/Include/core_cm55.h **** 
4178:../../Drivers/CMSIS/Include/core_cm55.h **** /**
4179:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief   Decode Priority
4180:../../Drivers/CMSIS/Include/core_cm55.h ****   \details Decodes an interrupt priority value with a given priority group to
4181:../../Drivers/CMSIS/Include/core_cm55.h ****            preemptive priority value and subpriority value.
4182:../../Drivers/CMSIS/Include/core_cm55.h ****            In case of a conflict between priority grouping and available
4183:../../Drivers/CMSIS/Include/core_cm55.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
4184:../../Drivers/CMSIS/Include/core_cm55.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
4185:../../Drivers/CMSIS/Include/core_cm55.h ****   \param [in]     PriorityGroup  Used priority group.
4186:../../Drivers/CMSIS/Include/core_cm55.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
4187:../../Drivers/CMSIS/Include/core_cm55.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
4188:../../Drivers/CMSIS/Include/core_cm55.h ****  */
4189:../../Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
4190:../../Drivers/CMSIS/Include/core_cm55.h **** {
 323              		.loc 2 4190 1 is_stmt 1 view -0
 324              		.cfi_startproc
 325              		@ args = 0, pretend = 0, frame = 0
 326              		@ frame_needed = 0, uses_anonymous_args = 0
 327              		.loc 2 4190 1 is_stmt 0 view .LVU79
 328 0000 10B5     		push	{r4, lr}
 329              	.LCFI1:
 330              		.cfi_def_cfa_offset 8
 331              		.cfi_offset 4, -8
 332              		.cfi_offset 14, -4
4191:../../Drivers/CMSIS/Include/core_cm55.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
 333              		.loc 2 4191 3 is_stmt 1 view .LVU80
 334              		.loc 2 4191 12 is_stmt 0 view .LVU81
 335 0002 01F00701 		and	r1, r1, #7
 336              	.LVL24:
4192:../../Drivers/CMSIS/Include/core_cm55.h ****   uint32_t PreemptPriorityBits;
 337              		.loc 2 4192 3 is_stmt 1 view .LVU82
4193:../../Drivers/CMSIS/Include/core_cm55.h ****   uint32_t SubPriorityBits;
 338              		.loc 2 4193 3 view .LVU83
4194:../../Drivers/CMSIS/Include/core_cm55.h **** 
4195:../../Drivers/CMSIS/Include/core_cm55.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
 339              		.loc 2 4195 3 view .LVU84
 340              		.loc 2 4195 31 is_stmt 0 view .LVU85
 341 0006 C1F1070C 		rsb	ip, r1, #7
 342              		.loc 2 4195 23 view .LVU86
 343 000a BCF1040F 		cmp	ip, #4
 344 000e 28BF     		it	cs
 345 0010 4FF0040C 		movcs	ip, #4
 346              	.LVL25:
4196:../../Drivers/CMSIS/Include/core_cm55.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 347              		.loc 2 4196 3 is_stmt 1 view .LVU87
 348              		.loc 2 4196 44 is_stmt 0 view .LVU88
 349 0014 0C1D     		adds	r4, r1, #4
 350              		.loc 2 4196 109 view .LVU89
 351 0016 062C     		cmp	r4, #6
 352 0018 0FD9     		bls	.L25
 353              		.loc 2 4196 109 discriminator 1 view .LVU90
 354 001a 0339     		subs	r1, r1, #3
 355              	.LVL26:
 356              	.L24:
4197:../../Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 84


4198:../../Drivers/CMSIS/Include/core_cm55.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
 357              		.loc 2 4198 3 is_stmt 1 view .LVU91
 358              		.loc 2 4198 33 is_stmt 0 view .LVU92
 359 001c 20FA01F4 		lsr	r4, r0, r1
 360              	.LVL27:
 361              		.loc 2 4198 53 view .LVU93
 362 0020 4FF0FF3E 		mov	lr, #-1
 363 0024 0EFA0CFC 		lsl	ip, lr, ip
 364              	.LVL28:
 365              		.loc 2 4198 53 view .LVU94
 366 0028 24EA0C04 		bic	r4, r4, ip
 367              		.loc 2 4198 21 view .LVU95
 368 002c 1460     		str	r4, [r2]
4199:../../Drivers/CMSIS/Include/core_cm55.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
 369              		.loc 2 4199 3 is_stmt 1 view .LVU96
 370              		.loc 2 4199 53 is_stmt 0 view .LVU97
 371 002e 0EFA01FE 		lsl	lr, lr, r1
 372 0032 20EA0E00 		bic	r0, r0, lr
 373              	.LVL29:
 374              		.loc 2 4199 21 view .LVU98
 375 0036 1860     		str	r0, [r3]
4200:../../Drivers/CMSIS/Include/core_cm55.h **** }
 376              		.loc 2 4200 1 view .LVU99
 377 0038 10BD     		pop	{r4, pc}
 378              	.LVL30:
 379              	.L25:
4196:../../Drivers/CMSIS/Include/core_cm55.h **** 
 380              		.loc 2 4196 109 discriminator 2 view .LVU100
 381 003a 0021     		movs	r1, #0
 382              	.LVL31:
4196:../../Drivers/CMSIS/Include/core_cm55.h **** 
 383              		.loc 2 4196 109 discriminator 2 view .LVU101
 384 003c EEE7     		b	.L24
 385              		.cfi_endproc
 386              	.LFE191:
 388              		.section	.text.__NVIC_SystemReset,"ax",%progbits
 389              		.align	1
 390              		.syntax unified
 391              		.thumb
 392              		.thumb_func
 394              	__NVIC_SystemReset:
 395              	.LFB194:
4201:../../Drivers/CMSIS/Include/core_cm55.h **** 
4202:../../Drivers/CMSIS/Include/core_cm55.h **** 
4203:../../Drivers/CMSIS/Include/core_cm55.h **** /**
4204:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief   Set Interrupt Vector
4205:../../Drivers/CMSIS/Include/core_cm55.h ****   \details Sets an interrupt vector in SRAM based interrupt vector table.
4206:../../Drivers/CMSIS/Include/core_cm55.h ****            The interrupt number can be positive to specify a device specific interrupt,
4207:../../Drivers/CMSIS/Include/core_cm55.h ****            or negative to specify a processor exception.
4208:../../Drivers/CMSIS/Include/core_cm55.h ****            VTOR must been relocated to SRAM before.
4209:../../Drivers/CMSIS/Include/core_cm55.h ****   \param [in]   IRQn      Interrupt number
4210:../../Drivers/CMSIS/Include/core_cm55.h ****   \param [in]   vector    Address of interrupt handler function
4211:../../Drivers/CMSIS/Include/core_cm55.h ****  */
4212:../../Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
4213:../../Drivers/CMSIS/Include/core_cm55.h **** {
4214:../../Drivers/CMSIS/Include/core_cm55.h ****   uint32_t *vectors = (uint32_t *) ((uintptr_t) SCB->VTOR);
4215:../../Drivers/CMSIS/Include/core_cm55.h ****   vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 85


4216:../../Drivers/CMSIS/Include/core_cm55.h ****   __DSB();
4217:../../Drivers/CMSIS/Include/core_cm55.h **** }
4218:../../Drivers/CMSIS/Include/core_cm55.h **** 
4219:../../Drivers/CMSIS/Include/core_cm55.h **** 
4220:../../Drivers/CMSIS/Include/core_cm55.h **** /**
4221:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief   Get Interrupt Vector
4222:../../Drivers/CMSIS/Include/core_cm55.h ****   \details Reads an interrupt vector from interrupt vector table.
4223:../../Drivers/CMSIS/Include/core_cm55.h ****            The interrupt number can be positive to specify a device specific interrupt,
4224:../../Drivers/CMSIS/Include/core_cm55.h ****            or negative to specify a processor exception.
4225:../../Drivers/CMSIS/Include/core_cm55.h ****   \param [in]   IRQn      Interrupt number.
4226:../../Drivers/CMSIS/Include/core_cm55.h ****   \return                 Address of interrupt handler function
4227:../../Drivers/CMSIS/Include/core_cm55.h ****  */
4228:../../Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
4229:../../Drivers/CMSIS/Include/core_cm55.h **** {
4230:../../Drivers/CMSIS/Include/core_cm55.h ****   uint32_t *vectors = (uint32_t *) ((uintptr_t) SCB->VTOR);
4231:../../Drivers/CMSIS/Include/core_cm55.h ****   return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
4232:../../Drivers/CMSIS/Include/core_cm55.h **** }
4233:../../Drivers/CMSIS/Include/core_cm55.h **** 
4234:../../Drivers/CMSIS/Include/core_cm55.h **** 
4235:../../Drivers/CMSIS/Include/core_cm55.h **** /**
4236:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief   System Reset
4237:../../Drivers/CMSIS/Include/core_cm55.h ****   \details Initiates a system reset request to reset the MCU.
4238:../../Drivers/CMSIS/Include/core_cm55.h ****  */
4239:../../Drivers/CMSIS/Include/core_cm55.h **** __NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
4240:../../Drivers/CMSIS/Include/core_cm55.h **** {
 396              		.loc 2 4240 1 is_stmt 1 view -0
 397              		.cfi_startproc
 398              		@ Volatile: function does not return.
 399              		@ args = 0, pretend = 0, frame = 0
 400              		@ frame_needed = 0, uses_anonymous_args = 0
 401              		@ link register save eliminated.
4241:../../Drivers/CMSIS/Include/core_cm55.h ****   __DSB();                                                          /* Ensure all outstanding memor
 402              		.loc 2 4241 3 view .LVU103
 403              	.LBB58:
 404              	.LBI58:
 184:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 405              		.loc 3 184 27 view .LVU104
 406              	.LBB59:
 407              		.loc 3 186 3 view .LVU105
 408              		.syntax unified
 409              	@ 186 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 410 0000 BFF34F8F 		dsb 0xF
 411              	@ 0 "" 2
 412              		.thumb
 413              		.syntax unified
 414              	.LBE59:
 415              	.LBE58:
4242:../../Drivers/CMSIS/Include/core_cm55.h ****                                                                        buffered write are completed
4243:../../Drivers/CMSIS/Include/core_cm55.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 416              		.loc 2 4243 3 view .LVU106
4244:../../Drivers/CMSIS/Include/core_cm55.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 417              		.loc 2 4244 32 is_stmt 0 view .LVU107
 418 0004 0549     		ldr	r1, .L29
 419 0006 CA68     		ldr	r2, [r1, #12]
 420              		.loc 2 4244 40 view .LVU108
 421 0008 02F4E062 		and	r2, r2, #1792
4243:../../Drivers/CMSIS/Include/core_cm55.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 86


 422              		.loc 2 4243 17 view .LVU109
 423 000c 044B     		ldr	r3, .L29+4
 424 000e 1343     		orrs	r3, r3, r2
4243:../../Drivers/CMSIS/Include/core_cm55.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 425              		.loc 2 4243 15 view .LVU110
 426 0010 CB60     		str	r3, [r1, #12]
4245:../../Drivers/CMSIS/Include/core_cm55.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
4246:../../Drivers/CMSIS/Include/core_cm55.h ****   __DSB();                                                          /* Ensure completion of memory 
 427              		.loc 2 4246 3 is_stmt 1 view .LVU111
 428              	.LBB60:
 429              	.LBI60:
 184:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 430              		.loc 3 184 27 view .LVU112
 431              	.LBB61:
 432              		.loc 3 186 3 view .LVU113
 433              		.syntax unified
 434              	@ 186 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 435 0012 BFF34F8F 		dsb 0xF
 436              	@ 0 "" 2
 437              		.thumb
 438              		.syntax unified
 439              	.L28:
 440              	.LBE61:
 441              	.LBE60:
4247:../../Drivers/CMSIS/Include/core_cm55.h **** 
4248:../../Drivers/CMSIS/Include/core_cm55.h ****   for(;;)                                                           /* wait until reset */
 442              		.loc 2 4248 3 view .LVU114
4249:../../Drivers/CMSIS/Include/core_cm55.h ****   {
4250:../../Drivers/CMSIS/Include/core_cm55.h ****     __NOP();
 443              		.loc 2 4250 5 discriminator 1 view .LVU115
 444              		.syntax unified
 445              	@ 4250 "../../Drivers/CMSIS/Include/core_cm55.h" 1
 446 0016 00BF     		nop
 447              	@ 0 "" 2
4248:../../Drivers/CMSIS/Include/core_cm55.h ****   {
 448              		.loc 2 4248 3 view .LVU116
 449              		.thumb
 450              		.syntax unified
 451 0018 FDE7     		b	.L28
 452              	.L30:
 453 001a 00BF     		.align	2
 454              	.L29:
 455 001c 00ED00E0 		.word	-536810240
 456 0020 0400FA05 		.word	100270084
 457              		.cfi_endproc
 458              	.LFE194:
 460              		.section	.text.MPU_ConfigRegion,"ax",%progbits
 461              		.align	1
 462              		.syntax unified
 463              		.thumb
 464              		.thumb_func
 466              	MPU_ConfigRegion:
 467              	.LVL32:
 468              	.LFB890:
   1:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
   2:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   ******************************************************************************
   3:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @file    stm32n6xx_hal_cortex.c
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 87


   4:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @author  MCD Application Team
   5:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief   CORTEX HAL module driver.
   6:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *          This file provides firmware functions to manage the following
   7:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *          functionalities of the CORTEX:
   8:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *           + Initialization and Configuration functions
   9:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *           + Peripheral Control functions
  10:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *
  11:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   ******************************************************************************
  12:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @attention
  13:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *
  14:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * Copyright (c) 2023 STMicroelectronics.
  15:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * All rights reserved.
  16:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *
  17:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * This software is licensed under terms that can be found in the LICENSE file
  18:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * in the root directory of this software component.
  19:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  20:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *
  21:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   ******************************************************************************
  22:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   @verbatim
  23:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   ==============================================================================
  24:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****                         ##### How to use this driver #####
  25:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   ==============================================================================
  26:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
  27:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     [..]
  28:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     *** How to configure Interrupts using CORTEX HAL driver ***
  29:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     ===========================================================
  30:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     [..]
  31:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     This section provides functions allowing to configure the NVIC interrupts (IRQ).
  32:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     The Cortex-M55 exceptions are managed by CMSIS functions.
  33:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
  34:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     (#) Configure the NVIC Priority Grouping using HAL_NVIC_SetPriorityGrouping() function.
  35:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     (#) Configure the priority of the selected IRQ Channels using HAL_NVIC_SetPriority().
  36:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     (#) Enable the selected IRQ Channels using HAL_NVIC_EnableIRQ().
  37:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
  38:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****      -@- When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  39:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****          The pending IRQ priority will be managed only by the sub priority.
  40:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
  41:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****      -@- IRQ priority order (sorted by highest to lowest priority):
  42:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****         (+@) Lowest pre-emption priority
  43:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****         (+@) Lowest sub priority
  44:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****         (+@) Lowest hardware priority (IRQ number)
  45:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
  46:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     [..]
  47:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     *** How to configure SysTick using CORTEX HAL driver ***
  48:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     ========================================================
  49:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     [..]
  50:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     Setup SysTick Timer for time base.
  51:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
  52:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****    (+) The HAL_SYSTICK_Config() function calls the SysTick_Config() function which
  53:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****        is a CMSIS function that:
  54:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****         (++) Configures the SysTick Reload register with value passed as function parameter.
  55:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****         (++) Configures the SysTick IRQ priority to the lowest value (0x0F).
  56:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****         (++) Resets the SysTick Counter register.
  57:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****         (++) Configures the SysTick Counter clock source to be Core Clock Source (HCLK).
  58:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****         (++) Enables the SysTick Interrupt.
  59:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****         (++) Starts the SysTick Counter.
  60:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 88


  61:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****    (+) You can change the SysTick Clock source to be HCLK_Div8 by calling the macro
  62:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****        __HAL_CORTEX_SYSTICKCLK_CONFIG(SYSTICK_CLKSOURCE_HCLK_DIV8) just after the
  63:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****        HAL_SYSTICK_Config() function call. The __HAL_CORTEX_SYSTICKCLK_CONFIG() macro is defined
  64:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****        inside the stm32n6xx_hal_cortex.h file.
  65:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
  66:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****    (+) You can change the SysTick IRQ priority by calling the
  67:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****        HAL_NVIC_SetPriority(SysTick_IRQn,...) function just after the HAL_SYSTICK_Config() function
  68:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****        call. The HAL_NVIC_SetPriority() call the NVIC_SetPriority() function which is a CMSIS funct
  69:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
  70:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****    (+) To adjust the SysTick time base, use the following formula:
  71:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
  72:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****        Reload Value = SysTick Counter Clock (Hz) x  Desired Time base (s)
  73:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****        (++) Reload Value is the parameter to be passed for HAL_SYSTICK_Config() function
  74:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****        (++) Reload Value should not exceed 0xFFFFFF
  75:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
  76:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     [..]
  77:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     *** How to configure MPU (secure and non secure) using CORTEX HAL driver ***
  78:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     ============================================================================
  79:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     [..]
  80:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     This section provides functions allowing to configure both secure and non-secure MPUs.
  81:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
  82:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     (#) Enable the MPU using HAL_MPU_Enable() function.
  83:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     (#) Disable the MPU using HAL_MPU_Disable() function.
  84:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     (#) Enable the MPU using HAL_MPU_Enable_NS() function to address the non secure MPU.
  85:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     (#) Disable the MPU using HAL_MPU_Disable_NS() function to address the non secure MPU.
  86:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     (#) Configure the MPU region using HAL_MPU_ConfigRegion()
  87:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****         and HAL_MPU_ConfigRegion_NS() to address the non secure MPU.
  88:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     (#) Configure the MPU Memory attributes using HAL_MPU_ConfigMemoryAttributes()
  89:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****         and HAL_MPU_ConfigMemoryAttributes_NS() to address the non secure MPU.
  90:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
  91:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     A device memory has the following attributes:
  92:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     (#) G or nG: gathering or non-gathering. (multiple accesses to a device can be merged into a si
  93:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     transaction except for operations with memory ordering semantics, for example, memory barrier
  94:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     instructions, load acquire/store release).
  95:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     (#) R or nR: reordering
  96:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     (#) E or nE: early write acknowledge (similar to bufferable)
  97:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
  98:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     Only four combinations of these attributes are valid:
  99:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     (#) device-nGnRnE: equivalent to Armv7-M strongly ordered memory type
 100:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     (#) device-nGnRE: equivalent to Armv7-M device memory
 101:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     (#) device-nGRE: new to Armv8-M
 102:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     (#) device-GRE: new to Armv8-M
 103:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 104:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     A normal memory has the following attributes:
 105:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     (#) Cache Allocation attribute : set when a cache line is allocated (no allocation, read/write/
 106:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     (#) Cache write policy : write through (write to cache AND memory), write back (memory is writt
 107:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     (#) Transient : indicates that the region will be used for a short period of time
 108:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     For normal memory, attributes can be set for inner and outer caches separately.
 109:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     Note that outer attributes set to 0 change the memory to device mode. Both inner and outer attr
 110:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 111:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     Sample configurations
 112:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     (#) Inner-outer cacheable, write back, read-write allocate INNER_OUTER(MPU_RW_ALLOCATE | MPU_WR
 113:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     (#) Inner write back, read allocation, outer non-cacheable (MPU_R_ALLOCATE | MPU_WRITE_BACK) | 
 114:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     For detail on memory attributes, refer to the ARMv8-m MPU documentation.
 115:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 116:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     On STM32N6xx, the MPUs are split memory into regions (up to sixteen for both Secure and Non-Sec
 117:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     The secure MPU is only available when TrustZone is activated.
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 89


 118:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 119:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     (#) Enable the MPU using HAL_MPU_Enable() function or HAL_MPU_Enable_NS function for non-secure
 120:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     (#) Disable the MPU using HAL_MPU_Disable() function or HAL_MPU_Disable_NS function for non-sec
 121:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     (#) Enable the MPU region using HAL_MPU_EnableRegion() function or HAL_MPU_EnableRegion_NS func
 122:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     (#) Disable the MPU region using HAL_MPU_DisableRegion() function or HAL_MPU_DisableRegion_NS f
 123:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     (#) Configure the MPU region using HAL_MPU_ConfigRegion() function or HAL_MPU_ConfigRegion_NS f
 124:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****         for non-secure MPU.
 125:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     (#) Configure the MPU memory attributes using HAL_MPU_ConfigMemoryAttributes() function or
 126:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****         HAL_MPU_ConfigMemoryAttributes_NS function for non-secure MPU.
 127:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 128:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     (#) The HAL_MPU_XXX_NS functions are only available when TrustZone is activated and CPU in secu
 129:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****         _NS functions are targeting non secure MPU, in any other cases APIs without NS shall be use
 130:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 131:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   @endverbatim
 132:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   ******************************************************************************
 133:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 134:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   The table below gives the allowed values of the pre-emption priority and subpriority according
 135:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   to the Priority Grouping configuration performed by HAL_NVIC_SetPriorityGrouping() function.
 136:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 137:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     ===============================================================================================
 138:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****       NVIC_PriorityGroup   | NVIC_IRQChannelPreemptionPriority | NVIC_IRQChannelSubPriority  |     
 139:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     ===============================================================================================
 140:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****      NVIC_PRIORITYGROUP_0  |                0                  |            0-15             | 0 bi
 141:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****                            |                                   |                             | 4 bi
 142:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     -----------------------------------------------------------------------------------------------
 143:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****      NVIC_PRIORITYGROUP_1  |                0-1                |            0-7              | 1 bi
 144:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****                            |                                   |                             | 3 bi
 145:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     -----------------------------------------------------------------------------------------------
 146:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****      NVIC_PRIORITYGROUP_2  |                0-3                |            0-3              | 2 bi
 147:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****                            |                                   |                             | 2 bi
 148:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     -----------------------------------------------------------------------------------------------
 149:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****      NVIC_PRIORITYGROUP_3  |                0-7                |            0-1              | 3 bi
 150:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****                            |                                   |                             | 1 bi
 151:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     -----------------------------------------------------------------------------------------------
 152:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****      NVIC_PRIORITYGROUP_4  |                0-15               |            0                | 4 bi
 153:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****                            |                                   |                             | 0 bi
 154:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     ===============================================================================================
 155:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 156:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 157:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /* Includes ------------------------------------------------------------------*/
 158:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** #include "stm32n6xx_hal.h"
 159:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 160:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /** @addtogroup STM32N6xx_HAL_Driver
 161:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @{
 162:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 163:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 164:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /** @addtogroup CORTEX
 165:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief CORTEX HAL module driver
 166:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @{
 167:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 168:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 169:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** #ifdef HAL_CORTEX_MODULE_ENABLED
 170:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 171:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /* Private types -------------------------------------------------------------*/
 172:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /* Private variables ---------------------------------------------------------*/
 173:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /* Private constants ---------------------------------------------------------*/
 174:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /* Private macros ------------------------------------------------------------*/
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 90


 175:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /* Private functions ---------------------------------------------------------*/
 176:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /** @defgroup CORTEX_Private_Functions CORTEX Private Functions
 177:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @{
 178:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 179:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** static void MPU_ConfigRegion(MPU_Type *MPUx, const MPU_Region_InitTypeDef *pMPU_RegionInit);
 180:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** static void MPU_ConfigMemoryAttributes(MPU_Type *MPUx, const MPU_Attributes_InitTypeDef *pMPU_Attri
 181:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 182:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @}
 183:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 184:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 185:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /* Exported functions --------------------------------------------------------*/
 186:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 187:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /** @addtogroup CORTEX_Exported_Functions
 188:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @{
 189:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 190:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 191:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 192:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /** @addtogroup CORTEX_Exported_Functions_Group1
 193:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *  @brief    Initialization and Configuration functions
 194:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *
 195:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** @verbatim
 196:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   ==============================================================================
 197:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****               ##### Initialization and Configuration functions #####
 198:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   ==============================================================================
 199:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     [..]
 200:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****       This section provides the CORTEX HAL driver functions allowing to configure Interrupts
 201:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****       SysTick functionalities
 202:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 203:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** @endverbatim
 204:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @{
 205:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 206:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 207:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 208:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 209:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief  Set the priority grouping field (pre-emption priority and subpriority)
 210:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         using the required unlock sequence.
 211:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @param  PriorityGroup The priority grouping bits length.
 212:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         This parameter can be one of the following values:
 213:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_0  0 bit  for pre-emption priority,
 214:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *                                    4 bits for subpriority
 215:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_1  1 bit  for pre-emption priority,
 216:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *                                    3 bits for subpriority
 217:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_2  2 bits for pre-emption priority,
 218:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *                                    2 bits for subpriority
 219:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_3  3 bits for pre-emption priority,
 220:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *                                    1 bit  for subpriority
 221:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_4  4 bits for pre-emption priority,
 222:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *                                    0 bit  for subpriority
 223:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
 224:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         The pending IRQ priority will be managed only by the subpriority.
 225:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @retval None
 226:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 227:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
 228:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 229:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
 230:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 231:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 91


 232:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
 233:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   NVIC_SetPriorityGrouping(PriorityGroup);
 234:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 235:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 236:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 237:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief  Set the priority of an interrupt.
 238:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 239:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 240:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer
 241:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         to the appropriate CMSIS device file (stm32n6xxxx.h))
 242:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @param  PreemptPriority The pre-emption priority for the IRQn channel.
 243:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         This parameter can be a value between 0 and 15
 244:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         A lower priority value indicates a higher priority
 245:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @param  SubPriority the subpriority level for the IRQ channel.
 246:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         This parameter can be a value between 0 and 15
 247:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         A lower priority value indicates a higher priority.
 248:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @retval None
 249:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 250:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
 251:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 252:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   uint32_t prioritygroup;
 253:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 254:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
 255:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_NVIC_PRIORITY_INTERRUPT(IRQn));
 256:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 257:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   prioritygroup = (NVIC_GetPriorityGrouping() & 0x7U);
 258:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_NVIC_SUB_PRIORITY(SubPriority, prioritygroup));
 259:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority, prioritygroup));
 260:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 261:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 262:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 263:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 264:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 265:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief  Enable a device specific interrupt in the NVIC interrupt controller.
 266:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @note   To configure interrupts priority correctly, the NVIC_PriorityGroupConfig()
 267:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         function should be called before.
 268:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 269:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 270:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer
 271:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         to the appropriate CMSIS device file (stm32n6xxxx.h))
 272:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @retval None
 273:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 274:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
 275:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 276:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
 277:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 278:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 279:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Enable interrupt */
 280:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   NVIC_EnableIRQ(IRQn);
 281:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 282:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 283:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 284:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief  Disable a device specific interrupt in the NVIC interrupt controller.
 285:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 286:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 287:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer
 288:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         to the appropriate CMSIS device file (stm32n6xxxx.h))
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 92


 289:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @retval None
 290:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 291:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
 292:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 293:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
 294:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 295:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 296:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Disable interrupt */
 297:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   NVIC_DisableIRQ(IRQn);
 298:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 299:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 300:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 301:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief  Initiate a system reset request to reset the MCU.
 302:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @retval None
 303:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 304:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** __NO_RETURN void HAL_NVIC_SystemReset(void)
 305:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 306:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* System Reset */
 307:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   NVIC_SystemReset();
 308:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 309:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 310:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 311:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief  Initialize the System Timer with interrupt enabled and start the System Tick Timer (Sys
 312:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         Counter is in free running mode to generate periodic interrupts.
 313:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
 314:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @retval status:  - 0  Function succeeded.
 315:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *                  - 1  Function failed.
 316:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 317:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
 318:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 319:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   return SysTick_Config(TicksNumb);
 320:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 321:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 322:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @}
 323:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 324:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 325:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /** @addtogroup CORTEX_Exported_Functions_Group2
 326:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *  @brief   Cortex control functions
 327:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *
 328:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** @verbatim
 329:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   ==============================================================================
 330:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****                       ##### Peripheral Control functions #####
 331:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   ==============================================================================
 332:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     [..]
 333:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****       This subsection provides a set of functions allowing to control the CORTEX
 334:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****       (NVIC, SYSTICK, MPU) functionalities.
 335:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 336:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 337:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** @endverbatim
 338:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @{
 339:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 340:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 341:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 342:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief  Get the priority grouping field from the NVIC Interrupt Controller.
 343:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @retval Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field)
 344:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 345:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** uint32_t HAL_NVIC_GetPriorityGrouping(void)
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 93


 346:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 347:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Get the PRIGROUP[10:8] field value */
 348:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   return NVIC_GetPriorityGrouping();
 349:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 350:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 351:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 352:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief  Get the priority of an interrupt.
 353:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 354:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 355:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer
 356:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         to the appropriate CMSIS device file (stm32n6xxxx.h))
 357:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @param   PriorityGroup the priority grouping bits length.
 358:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         This parameter can be one of the following values:
 359:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_0  0 bit for pre-emption priority,
 360:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *                                      4 bits for subpriority
 361:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_1  1 bit for pre-emption priority,
 362:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *                                      3 bits for subpriority
 363:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_2  2 bits for pre-emption priority,
 364:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *                                      2 bits for subpriority
 365:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_3  3 bits for pre-emption priority,
 366:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *                                      1 bit for subpriority
 367:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_4  4 bits for pre-emption priority,
 368:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *                                      0 bit for subpriority
 369:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @param  pPreemptPriority Pointer on the Preemptive priority value (starting from 0).
 370:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @param  pSubPriority Pointer on the Subpriority value (starting from 0).
 371:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @retval None
 372:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 373:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** void HAL_NVIC_GetPriority(IRQn_Type IRQn, uint32_t PriorityGroup, uint32_t *pPreemptPriority, uint3
 374:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 375:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
 376:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_NVIC_PRIORITY_INTERRUPT(IRQn));
 377:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 378:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 379:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Get priority for Cortex-M system or device specific interrupts */
 380:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   NVIC_DecodePriority(NVIC_GetPriority(IRQn), PriorityGroup, pPreemptPriority, pSubPriority);
 381:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 382:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 383:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 384:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief  Set Pending bit of an external interrupt.
 385:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @param  IRQn External interrupt number
 386:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 387:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer
 388:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         to the appropriate CMSIS device file (stm32n6xxxx.h))
 389:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @retval None
 390:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 391:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
 392:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 393:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
 394:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 395:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 396:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Set interrupt pending */
 397:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   NVIC_SetPendingIRQ(IRQn);
 398:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 399:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 400:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 401:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief  Get Pending Interrupt (read the pending register in the NVIC
 402:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         and return the pending bit for the specified interrupt).
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 94


 403:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 404:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 405:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer
 406:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         to the appropriate CMSIS device file (stm32n6xxxx.h))
 407:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @retval status: - 0  Interrupt status is not pending.
 408:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *                 - 1  Interrupt status is pending.
 409:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 410:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** uint32_t HAL_NVIC_GetPendingIRQ(IRQn_Type IRQn)
 411:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 412:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
 413:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 414:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 415:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Return 1 if pending else 0 */
 416:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   return NVIC_GetPendingIRQ(IRQn);
 417:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 418:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 419:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 420:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief  Clear the pending bit of an external interrupt.
 421:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 422:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 423:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer
 424:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         to the appropriate CMSIS device file (stm32n6xxxx.h))
 425:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @retval None
 426:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 427:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
 428:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 429:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
 430:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 431:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 432:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Clear pending interrupt */
 433:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   NVIC_ClearPendingIRQ(IRQn);
 434:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 435:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 436:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 437:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief  Get active interrupt (read the active register in NVIC and return the active bit).
 438:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @param  IRQn External interrupt number
 439:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 440:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer
 441:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         to the appropriate CMSIS device file (stm32n6xxxx.h))
 442:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @retval status: - 0  Interrupt status is not pending.
 443:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *                 - 1  Interrupt status is pending.
 444:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 445:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** uint32_t HAL_NVIC_GetActive(IRQn_Type IRQn)
 446:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 447:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Return 1 if active else 0 */
 448:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   return NVIC_GetActive(IRQn);
 449:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 450:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 451:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 452:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief  Configure the SysTick clock source.
 453:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @param  CLKSource specifies the SysTick clock source.
 454:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         This parameter can be one of the following values:
 455:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *             @arg SYSTICK_CLKSOURCE_HCLK AHB clock selected as SysTick clock source.
 456:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8 AHB clock divided by 8 selected as SysTick clock s
 457:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @retval None
 458:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 459:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 95


 460:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 461:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
 462:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
 463:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 464:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   MODIFY_REG(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk, CLKSource);
 465:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 466:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 467:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 468:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief  Handle SYSTICK interrupt request.
 469:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @retval None
 470:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 471:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** void HAL_SYSTICK_IRQHandler(void)
 472:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 473:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   HAL_SYSTICK_Callback();
 474:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 475:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 476:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 477:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief  SYSTICK callback.
 478:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @retval None
 479:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 480:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** __weak void HAL_SYSTICK_Callback(void)
 481:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 482:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
 483:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****             the HAL_SYSTICK_Callback could be implemented in the user file
 484:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****    */
 485:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 486:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 487:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 488:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief  Clear pending event(s).
 489:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @retval None
 490:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 491:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** void HAL_CORTEX_ClearEvent(void)
 492:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 493:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   __SEV();
 494:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   __WFE();
 495:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 496:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 497:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 498:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief  Enable the MPU.
 499:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @param  MPU_Control Specifies the control mode of the MPU during hard fault,
 500:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *                     NMI, FAULTMASK and privileged access to the default memory
 501:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *         This parameter can be one of the following values:
 502:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *            @arg MPU_HFNMI_PRIVDEF_NONE
 503:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *            @arg MPU_HARDFAULT_NMI
 504:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *            @arg MPU_PRIVILEGED_DEFAULT
 505:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *            @arg MPU_HFNMI_PRIVDEF
 506:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @retval None
 507:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 508:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** void HAL_MPU_Enable(uint32_t MPU_Control)
 509:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 510:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   __DMB(); /* Force any outstanding transfers to complete before enabling MPU */
 511:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 512:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Enable the MPU */
 513:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   MPU->CTRL = (MPU_Control | MPU_CTRL_ENABLE_Msk);
 514:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 515:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Enable fault exceptions */
 516:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 96


 517:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 518:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Ensure MPU setting take effects */
 519:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   __DSB();
 520:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   __ISB();
 521:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 522:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 523:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** #if defined (CPU_IN_SECURE_STATE)
 524:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 525:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief  Enable the non-secure MPU.
 526:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @param  MPU_Control: Specifies the control mode of the MPU during hard fault,
 527:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *                      NMI, FAULTMASK and privileged access to the default memory
 528:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *          This parameter can be one of the following values:
 529:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *            @arg MPU_HFNMI_PRIVDEF_NONE
 530:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *            @arg MPU_HARDFAULT_NMI
 531:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *            @arg MPU_PRIVILEGED_DEFAULT
 532:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *            @arg MPU_HFNMI_PRIVDEF
 533:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @retval None
 534:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 535:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** void HAL_MPU_Enable_NS(uint32_t MPU_Control)
 536:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 537:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   __DMB(); /* Force any outstanding transfers to complete before enabling MPU */
 538:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 539:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Enable the MPU */
 540:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   MPU_NS->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 541:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 542:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Enable fault exceptions */
 543:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   SCB_NS->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 544:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 545:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Ensure MPU setting take effects */
 546:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   __DSB();
 547:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   __ISB();
 548:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 549:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** #endif /* CPU_IN_SECURE_STATE */
 550:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 551:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 552:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief  Disable the MPU.
 553:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @retval None
 554:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 555:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** void HAL_MPU_Disable(void)
 556:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 557:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   __DMB(); /* Force any outstanding transfers to complete before disabling MPU */
 558:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 559:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Disable fault exceptions */
 560:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 561:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 562:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Disable the MPU */
 563:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   MPU->CTRL &= ~MPU_CTRL_ENABLE_Msk;
 564:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 565:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Ensure MPU setting take effects */
 566:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   __DSB();
 567:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   __ISB();
 568:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 569:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 570:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** #if defined (CPU_IN_SECURE_STATE)
 571:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 572:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief  Disable the non-secure MPU.
 573:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @retval None
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 97


 574:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 575:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** void HAL_MPU_Disable_NS(void)
 576:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 577:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   __DMB(); /* Force any outstanding transfers to complete before disabling MPU */
 578:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 579:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Disable fault exceptions */
 580:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   SCB_NS->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 581:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 582:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Disable the MPU */
 583:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   MPU_NS->CTRL &= ~MPU_CTRL_ENABLE_Msk;
 584:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 585:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Ensure MPU setting take effects */
 586:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   __DSB();
 587:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   __ISB();
 588:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 589:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** #endif /* CPU_IN_SECURE_STATE */
 590:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 591:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 592:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief  Enable the MPU Region.
 593:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @retval None
 594:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 595:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** void HAL_MPU_EnableRegion(uint32_t RegionNumber)
 596:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 597:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
 598:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_MPU_REGION_NUMBER(RegionNumber));
 599:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 600:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Set the Region number */
 601:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   MPU->RNR = RegionNumber;
 602:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 603:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Enable the Region */
 604:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   SET_BIT(MPU->RLAR, MPU_RLAR_EN_Msk);
 605:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 606:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 607:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** #if defined (CPU_IN_SECURE_STATE)
 608:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 609:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief  Enable the non-secure MPU Region.
 610:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @retval None
 611:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 612:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** void HAL_MPU_EnableRegion_NS(uint32_t RegionNumber)
 613:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 614:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_MPU_REGION_NUMBER(RegionNumber));
 615:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 616:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Set the Region number */
 617:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   MPU_NS->RNR = RegionNumber;
 618:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 619:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Enable the Region */
 620:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   SET_BIT(MPU_NS->RLAR, MPU_RLAR_EN_Msk);
 621:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 622:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** #endif /* CPU_IN_SECURE_STATE */
 623:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 624:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 625:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief  Disable the MPU Region.
 626:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @retval None
 627:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 628:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** void HAL_MPU_DisableRegion(uint32_t RegionNumber)
 629:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 630:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 98


 631:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_MPU_REGION_NUMBER(RegionNumber));
 632:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 633:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Set the Region number */
 634:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   MPU->RNR = RegionNumber;
 635:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 636:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Disable the Region */
 637:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   CLEAR_BIT(MPU->RLAR, MPU_RLAR_EN_Msk);
 638:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 639:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 640:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** #if defined (CPU_IN_SECURE_STATE)
 641:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 642:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief  Disable the non-secure MPU Region.
 643:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @retval None
 644:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 645:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** void HAL_MPU_DisableRegion_NS(uint32_t RegionNumber)
 646:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 647:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
 648:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_MPU_REGION_NUMBER(RegionNumber));
 649:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 650:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Set the Region number */
 651:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   MPU_NS->RNR = RegionNumber;
 652:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 653:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Disable the Region */
 654:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   CLEAR_BIT(MPU_NS->RLAR, MPU_RLAR_EN_Msk);
 655:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 656:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** #endif /* CPU_IN_SECURE_STATE */
 657:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 658:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 659:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 660:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief  Initialize and configure the Region and the memory to be protected.
 661:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @param  pMPU_RegionInit Pointer to a MPU_Region_InitTypeDef structure that contains
 662:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *                         the initialization and configuration information.
 663:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @retval None
 664:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 665:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *pMPU_RegionInit)
 666:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 667:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   MPU_ConfigRegion(MPU, pMPU_RegionInit);
 668:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 669:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 670:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** #if defined (CPU_IN_SECURE_STATE)
 671:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 672:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief  Initialize and configure the Region and the memory to be protected for non-secure MPU.
 673:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @param  pMPU_RegionInit Pointer to a MPU_Region_InitTypeDef structure that contains
 674:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *                         the initialization and configuration information.
 675:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @retval None
 676:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 677:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** void HAL_MPU_ConfigRegion_NS(const MPU_Region_InitTypeDef *pMPU_RegionInit)
 678:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 679:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   MPU_ConfigRegion(MPU_NS, pMPU_RegionInit);
 680:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 681:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** #endif /* CPU_IN_SECURE_STATE */
 682:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 683:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 684:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief  Initialize and configure the memory attributes.
 685:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @param  pMPU_AttributesInit Pointer to a MPU_Attributes_InitTypeDef structure that contains
 686:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *                             the initialization and configuration information.
 687:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @retval None
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 99


 688:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 689:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** void HAL_MPU_ConfigMemoryAttributes(const MPU_Attributes_InitTypeDef *pMPU_AttributesInit)
 690:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 691:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   MPU_ConfigMemoryAttributes(MPU, pMPU_AttributesInit);
 692:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 693:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 694:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** #if defined (CPU_IN_SECURE_STATE)
 695:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 696:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @brief  Initialize and configure the memory attributes for non-secure MPU.
 697:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @param  pMPU_AttributesInit Pointer to a MPU_Attributes_InitTypeDef structure that contains
 698:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *                             the initialization and configuration information.
 699:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @retval None
 700:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 701:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** void HAL_MPU_ConfigMemoryAttributes_NS(const MPU_Attributes_InitTypeDef *pMPU_AttributesInit)
 702:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 703:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   MPU_ConfigMemoryAttributes(MPU_NS, pMPU_AttributesInit);
 704:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 705:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** #endif /* CPU_IN_SECURE_STATE */
 706:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 707:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 708:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @}
 709:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 710:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 711:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 712:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @}
 713:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 714:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 715:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /** @addtogroup CORTEX_Private_Functions
 716:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   * @{
 717:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   */
 718:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** static void MPU_ConfigRegion(MPU_Type *MPUx, const MPU_Region_InitTypeDef *pMPU_RegionInit)
 719:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 469              		.loc 1 719 1 view -0
 470              		.cfi_startproc
 471              		@ args = 0, pretend = 0, frame = 0
 472              		@ frame_needed = 0, uses_anonymous_args = 0
 473              		@ link register save eliminated.
 720:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
 721:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_MPU_REGION_NUMBER(pMPU_RegionInit->Number));
 474              		.loc 1 721 3 view .LVU118
 722:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_MPU_REGION_ENABLE(pMPU_RegionInit->Enable));
 475              		.loc 1 722 3 view .LVU119
 723:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 724:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Set the Region number */
 725:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   MPUx->RNR = pMPU_RegionInit->Number;
 476              		.loc 1 725 3 view .LVU120
 477              		.loc 1 725 30 is_stmt 0 view .LVU121
 478 0000 4B78     		ldrb	r3, [r1, #1]	@ zero_extendqisi2
 479              		.loc 1 725 13 view .LVU122
 480 0002 8360     		str	r3, [r0, #8]
 726:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 727:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Disable the Region */
 728:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   CLEAR_BIT(MPUx->RLAR, MPU_RLAR_EN_Msk);
 481              		.loc 1 728 3 is_stmt 1 view .LVU123
 482 0004 0369     		ldr	r3, [r0, #16]
 483 0006 23F00103 		bic	r3, r3, #1
 484 000a 0361     		str	r3, [r0, #16]
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 100


 729:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 730:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
 731:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_MPU_INSTRUCTION_ACCESS(pMPU_RegionInit->DisableExec));
 485              		.loc 1 731 3 view .LVU124
 732:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_MPU_PRIV_INSTRUCTION_ACCESS(pMPU_RegionInit->DisablePrivExec));
 486              		.loc 1 732 3 view .LVU125
 733:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_MPU_REGION_PERMISSION_ATTRIBUTE(pMPU_RegionInit->AccessPermission));
 487              		.loc 1 733 3 view .LVU126
 734:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_MPU_ACCESS_SHAREABLE(pMPU_RegionInit->IsShareable));
 488              		.loc 1 734 3 view .LVU127
 735:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_MPU_ATTRIBUTES_NUMBER(pMPU_RegionInit->AttributesIndex));
 489              		.loc 1 735 3 view .LVU128
 736:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 737:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   MPUx->RBAR = (((uint32_t)pMPU_RegionInit->BaseAddress & 0xFFFFFFE0UL)  |
 490              		.loc 1 737 3 view .LVU129
 491              		.loc 1 737 43 is_stmt 0 view .LVU130
 492 000c 4B68     		ldr	r3, [r1, #4]
 493              		.loc 1 737 57 view .LVU131
 494 000e 23F01F03 		bic	r3, r3, #31
 738:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****                 ((uint32_t)pMPU_RegionInit->IsShareable      << MPU_RBAR_SH_Pos)  |
 495              		.loc 1 738 43 view .LVU132
 496 0012 CA7B     		ldrb	r2, [r1, #15]	@ zero_extendqisi2
 737:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****                 ((uint32_t)pMPU_RegionInit->IsShareable      << MPU_RBAR_SH_Pos)  |
 497              		.loc 1 737 74 view .LVU133
 498 0014 43EAC203 		orr	r3, r3, r2, lsl #3
 739:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****                 ((uint32_t)pMPU_RegionInit->AccessPermission << MPU_RBAR_AP_Pos)  |
 499              		.loc 1 739 43 view .LVU134
 500 0018 0A7B     		ldrb	r2, [r1, #12]	@ zero_extendqisi2
 738:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****                 ((uint32_t)pMPU_RegionInit->IsShareable      << MPU_RBAR_SH_Pos)  |
 501              		.loc 1 738 83 view .LVU135
 502 001a 43EA4203 		orr	r3, r3, r2, lsl #1
 740:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****                 ((uint32_t)pMPU_RegionInit->DisableExec      << MPU_RBAR_XN_Pos));
 503              		.loc 1 740 43 view .LVU136
 504 001e 4A7B     		ldrb	r2, [r1, #13]	@ zero_extendqisi2
 739:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****                 ((uint32_t)pMPU_RegionInit->AccessPermission << MPU_RBAR_AP_Pos)  |
 505              		.loc 1 739 83 view .LVU137
 506 0020 1343     		orrs	r3, r3, r2
 737:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****                 ((uint32_t)pMPU_RegionInit->IsShareable      << MPU_RBAR_SH_Pos)  |
 507              		.loc 1 737 14 view .LVU138
 508 0022 C360     		str	r3, [r0, #12]
 741:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 742:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   MPUx->RLAR = (((uint32_t)pMPU_RegionInit->LimitAddress & 0xFFFFFFE0UL) |
 509              		.loc 1 742 3 is_stmt 1 view .LVU139
 510              		.loc 1 742 43 is_stmt 0 view .LVU140
 511 0024 8B68     		ldr	r3, [r1, #8]
 512              		.loc 1 742 58 view .LVU141
 513 0026 23F01F03 		bic	r3, r3, #31
 743:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****                 ((uint32_t)pMPU_RegionInit->DisablePrivExec << MPU_RLAR_PXN_Pos) |
 514              		.loc 1 743 43 view .LVU142
 515 002a 8A7B     		ldrb	r2, [r1, #14]	@ zero_extendqisi2
 742:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****                 ((uint32_t)pMPU_RegionInit->DisablePrivExec << MPU_RLAR_PXN_Pos) |
 516              		.loc 1 742 74 view .LVU143
 517 002c 43EA0213 		orr	r3, r3, r2, lsl #4
 744:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****                 ((uint32_t)pMPU_RegionInit->AttributesIndex  << MPU_RLAR_AttrIndx_Pos) |
 518              		.loc 1 744 43 view .LVU144
 519 0030 8A78     		ldrb	r2, [r1, #2]	@ zero_extendqisi2
 743:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****                 ((uint32_t)pMPU_RegionInit->DisablePrivExec << MPU_RLAR_PXN_Pos) |
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 101


 520              		.loc 1 743 82 view .LVU145
 521 0032 43EA4203 		orr	r3, r3, r2, lsl #1
 745:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****                 ((uint32_t)pMPU_RegionInit->Enable           << MPU_RLAR_EN_Pos));
 522              		.loc 1 745 43 view .LVU146
 523 0036 0A78     		ldrb	r2, [r1]	@ zero_extendqisi2
 744:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****                 ((uint32_t)pMPU_RegionInit->AttributesIndex  << MPU_RLAR_AttrIndx_Pos) |
 524              		.loc 1 744 88 view .LVU147
 525 0038 1343     		orrs	r3, r3, r2
 742:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****                 ((uint32_t)pMPU_RegionInit->DisablePrivExec << MPU_RLAR_PXN_Pos) |
 526              		.loc 1 742 14 view .LVU148
 527 003a 0361     		str	r3, [r0, #16]
 746:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 528              		.loc 1 746 1 view .LVU149
 529 003c 7047     		bx	lr
 530              		.cfi_endproc
 531              	.LFE890:
 533              		.section	.text.MPU_ConfigMemoryAttributes,"ax",%progbits
 534              		.align	1
 535              		.syntax unified
 536              		.thumb
 537              		.thumb_func
 539              	MPU_ConfigMemoryAttributes:
 540              	.LVL33:
 541              	.LFB891:
 747:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 748:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** static void MPU_ConfigMemoryAttributes(MPU_Type *MPUx, const MPU_Attributes_InitTypeDef *pMPU_Attri
 749:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** {
 542              		.loc 1 749 1 is_stmt 1 view -0
 543              		.cfi_startproc
 544              		@ args = 0, pretend = 0, frame = 0
 545              		@ frame_needed = 0, uses_anonymous_args = 0
 546              		@ link register save eliminated.
 750:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   __IO uint32_t *p_mair;
 547              		.loc 1 750 3 view .LVU151
 751:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   uint32_t      attr_values;
 548              		.loc 1 751 3 view .LVU152
 752:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   uint32_t      attr_number;
 549              		.loc 1 752 3 view .LVU153
 753:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 754:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
 755:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_MPU_ATTRIBUTES_NUMBER(pMPU_AttributesInit->Number));
 550              		.loc 1 755 3 view .LVU154
 756:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* No need to check Attributes value as all 0x0..0xFF possible */
 757:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 758:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   if (pMPU_AttributesInit->Number < MPU_ATTRIBUTES_NUMBER4)
 551              		.loc 1 758 3 view .LVU155
 552              		.loc 1 758 26 is_stmt 0 view .LVU156
 553 0000 0B78     		ldrb	r3, [r1]	@ zero_extendqisi2
 554              		.loc 1 758 6 view .LVU157
 555 0002 032B     		cmp	r3, #3
 556 0004 0FD8     		bhi	.L33
 759:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   {
 760:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     /* Program MPU_MAIR0 */
 761:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     p_mair = &(MPUx->MAIR0);
 557              		.loc 1 761 5 is_stmt 1 view .LVU158
 558              		.loc 1 761 12 is_stmt 0 view .LVU159
 559 0006 3030     		adds	r0, r0, #48
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 102


 560              	.LVL34:
 762:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     attr_number = pMPU_AttributesInit->Number;
 561              		.loc 1 762 5 is_stmt 1 view .LVU160
 562              	.L34:
 763:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   }
 764:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   else
 765:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   {
 766:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     /* Program MPU_MAIR1 */
 767:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     p_mair = &(MPUx->MAIR1);
 768:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     attr_number = (uint32_t)pMPU_AttributesInit->Number - 4U;
 769:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   }
 770:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 771:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   attr_values = *(p_mair);
 563              		.loc 1 771 3 view .LVU161
 564              		.loc 1 771 15 is_stmt 0 view .LVU162
 565 0008 0268     		ldr	r2, [r0]
 566              	.LVL35:
 772:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   attr_values &=  ~(0xFFU << (attr_number * 8U));
 567              		.loc 1 772 3 is_stmt 1 view .LVU163
 568              		.loc 1 772 43 is_stmt 0 view .LVU164
 569 000a DB00     		lsls	r3, r3, #3
 570              	.LVL36:
 571              		.loc 1 772 27 view .LVU165
 572 000c 4FF0FF0C 		mov	ip, #255
 573 0010 0CFA03FC 		lsl	ip, ip, r3
 574              		.loc 1 772 15 view .LVU166
 575 0014 22EA0C0C 		bic	ip, r2, ip
 576              	.LVL37:
 773:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   *(p_mair) = attr_values | ((uint32_t)pMPU_AttributesInit->Attributes << (attr_number * 8U));
 577              		.loc 1 773 3 is_stmt 1 view .LVU167
 578              		.loc 1 773 59 is_stmt 0 view .LVU168
 579 0018 4A78     		ldrb	r2, [r1, #1]	@ zero_extendqisi2
 580              		.loc 1 773 72 view .LVU169
 581 001a 02FA03F3 		lsl	r3, r2, r3
 582              		.loc 1 773 27 view .LVU170
 583 001e 43EA0C03 		orr	r3, r3, ip
 584              		.loc 1 773 13 view .LVU171
 585 0022 0360     		str	r3, [r0]
 774:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 586              		.loc 1 774 1 view .LVU172
 587 0024 7047     		bx	lr
 588              	.LVL38:
 589              	.L33:
 767:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     attr_number = (uint32_t)pMPU_AttributesInit->Number - 4U;
 590              		.loc 1 767 5 is_stmt 1 view .LVU173
 767:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****     attr_number = (uint32_t)pMPU_AttributesInit->Number - 4U;
 591              		.loc 1 767 12 is_stmt 0 view .LVU174
 592 0026 3430     		adds	r0, r0, #52
 593              	.LVL39:
 768:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   }
 594              		.loc 1 768 5 is_stmt 1 view .LVU175
 768:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   }
 595              		.loc 1 768 17 is_stmt 0 view .LVU176
 596 0028 043B     		subs	r3, r3, #4
 597              	.LVL40:
 768:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   }
 598              		.loc 1 768 17 view .LVU177
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 103


 599 002a EDE7     		b	.L34
 600              		.cfi_endproc
 601              	.LFE891:
 603              		.section	.text.HAL_NVIC_SetPriorityGrouping,"ax",%progbits
 604              		.align	1
 605              		.global	HAL_NVIC_SetPriorityGrouping
 606              		.syntax unified
 607              		.thumb
 608              		.thumb_func
 610              	HAL_NVIC_SetPriorityGrouping:
 611              	.LVL41:
 612              	.LFB862:
 228:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
 613              		.loc 1 228 1 is_stmt 1 view -0
 614              		.cfi_startproc
 615              		@ args = 0, pretend = 0, frame = 0
 616              		@ frame_needed = 0, uses_anonymous_args = 0
 617              		@ link register save eliminated.
 230:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 618              		.loc 1 230 3 view .LVU179
 233:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 619              		.loc 1 233 3 view .LVU180
 620              	.LBB62:
 621              	.LBI62:
3887:../../Drivers/CMSIS/Include/core_cm55.h **** {
 622              		.loc 2 3887 22 view .LVU181
 623              	.LBB63:
3889:../../Drivers/CMSIS/Include/core_cm55.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
 624              		.loc 2 3889 3 view .LVU182
3890:../../Drivers/CMSIS/Include/core_cm55.h **** 
 625              		.loc 2 3890 3 view .LVU183
3892:../../Drivers/CMSIS/Include/core_cm55.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
 626              		.loc 2 3892 3 view .LVU184
3892:../../Drivers/CMSIS/Include/core_cm55.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
 627              		.loc 2 3892 14 is_stmt 0 view .LVU185
 628 0000 074A     		ldr	r2, .L36
 629 0002 D368     		ldr	r3, [r2, #12]
 630              	.LVL42:
3893:../../Drivers/CMSIS/Include/core_cm55.h ****   reg_value  =  (reg_value                                   |
 631              		.loc 2 3893 3 is_stmt 1 view .LVU186
3893:../../Drivers/CMSIS/Include/core_cm55.h ****   reg_value  =  (reg_value                                   |
 632              		.loc 2 3893 13 is_stmt 0 view .LVU187
 633 0004 23F4E063 		bic	r3, r3, #1792
 634              	.LVL43:
3893:../../Drivers/CMSIS/Include/core_cm55.h ****   reg_value  =  (reg_value                                   |
 635              		.loc 2 3893 13 view .LVU188
 636 0008 1B04     		lsls	r3, r3, #16
 637 000a 1B0C     		lsrs	r3, r3, #16
 638              	.LVL44:
3894:../../Drivers/CMSIS/Include/core_cm55.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 639              		.loc 2 3894 3 is_stmt 1 view .LVU189
3896:../../Drivers/CMSIS/Include/core_cm55.h ****   SCB->AIRCR =  reg_value;
 640              		.loc 2 3896 35 is_stmt 0 view .LVU190
 641 000c 0002     		lsls	r0, r0, #8
 642              	.LVL45:
3896:../../Drivers/CMSIS/Include/core_cm55.h ****   SCB->AIRCR =  reg_value;
 643              		.loc 2 3896 35 view .LVU191
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 104


 644 000e 00F4E060 		and	r0, r0, #1792
3895:../../Drivers/CMSIS/Include/core_cm55.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
 645              		.loc 2 3895 62 view .LVU192
 646 0012 0343     		orrs	r3, r3, r0
 647              	.LVL46:
3894:../../Drivers/CMSIS/Include/core_cm55.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 648              		.loc 2 3894 14 view .LVU193
 649 0014 43F0BF63 		orr	r3, r3, #100139008
 650 0018 43F40033 		orr	r3, r3, #131072
 651              	.LVL47:
3897:../../Drivers/CMSIS/Include/core_cm55.h **** }
 652              		.loc 2 3897 3 is_stmt 1 view .LVU194
3897:../../Drivers/CMSIS/Include/core_cm55.h **** }
 653              		.loc 2 3897 14 is_stmt 0 view .LVU195
 654 001c D360     		str	r3, [r2, #12]
 655              	.LVL48:
3897:../../Drivers/CMSIS/Include/core_cm55.h **** }
 656              		.loc 2 3897 14 view .LVU196
 657              	.LBE63:
 658              	.LBE62:
 234:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 659              		.loc 1 234 1 view .LVU197
 660 001e 7047     		bx	lr
 661              	.L37:
 662              		.align	2
 663              	.L36:
 664 0020 00ED00E0 		.word	-536810240
 665              		.cfi_endproc
 666              	.LFE862:
 668              		.section	.text.HAL_NVIC_SetPriority,"ax",%progbits
 669              		.align	1
 670              		.global	HAL_NVIC_SetPriority
 671              		.syntax unified
 672              		.thumb
 673              		.thumb_func
 675              	HAL_NVIC_SetPriority:
 676              	.LVL49:
 677              	.LFB863:
 251:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   uint32_t prioritygroup;
 678              		.loc 1 251 1 is_stmt 1 view -0
 679              		.cfi_startproc
 680              		@ args = 0, pretend = 0, frame = 0
 681              		@ frame_needed = 0, uses_anonymous_args = 0
 251:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   uint32_t prioritygroup;
 682              		.loc 1 251 1 is_stmt 0 view .LVU199
 683 0000 10B5     		push	{r4, lr}
 684              	.LCFI2:
 685              		.cfi_def_cfa_offset 8
 686              		.cfi_offset 4, -8
 687              		.cfi_offset 14, -4
 688 0002 0446     		mov	r4, r0
 252:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 689              		.loc 1 252 3 is_stmt 1 view .LVU200
 255:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 690              		.loc 1 255 3 view .LVU201
 257:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_NVIC_SUB_PRIORITY(SubPriority, prioritygroup));
 691              		.loc 1 257 3 view .LVU202
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 105


 692              	.LBB64:
 693              	.LBI64:
3906:../../Drivers/CMSIS/Include/core_cm55.h **** {
 694              		.loc 2 3906 26 view .LVU203
 695              	.LBB65:
3908:../../Drivers/CMSIS/Include/core_cm55.h **** }
 696              		.loc 2 3908 3 view .LVU204
3908:../../Drivers/CMSIS/Include/core_cm55.h **** }
 697              		.loc 2 3908 26 is_stmt 0 view .LVU205
 698 0004 054B     		ldr	r3, .L40
 699 0006 D868     		ldr	r0, [r3, #12]
 700              	.LVL50:
3908:../../Drivers/CMSIS/Include/core_cm55.h **** }
 701              		.loc 2 3908 26 view .LVU206
 702              	.LBE65:
 703              	.LBE64:
 258:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority, prioritygroup));
 704              		.loc 1 258 3 is_stmt 1 view .LVU207
 259:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 705              		.loc 1 259 3 view .LVU208
 261:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 706              		.loc 1 261 3 view .LVU209
 707 0008 C0F30220 		ubfx	r0, r0, #8, #3
 708              	.LVL51:
 261:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 709              		.loc 1 261 3 is_stmt 0 view .LVU210
 710 000c FFF7FEFF 		bl	NVIC_EncodePriority
 711              	.LVL52:
 261:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 712              		.loc 1 261 3 view .LVU211
 713 0010 0146     		mov	r1, r0
 261:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 714              		.loc 1 261 3 discriminator 1 view .LVU212
 715 0012 2046     		mov	r0, r4
 716 0014 FFF7FEFF 		bl	__NVIC_SetPriority
 717              	.LVL53:
 262:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 718              		.loc 1 262 1 view .LVU213
 719 0018 10BD     		pop	{r4, pc}
 720              	.LVL54:
 721              	.L41:
 262:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 722              		.loc 1 262 1 view .LVU214
 723 001a 00BF     		.align	2
 724              	.L40:
 725 001c 00ED00E0 		.word	-536810240
 726              		.cfi_endproc
 727              	.LFE863:
 729              		.section	.text.HAL_NVIC_EnableIRQ,"ax",%progbits
 730              		.align	1
 731              		.global	HAL_NVIC_EnableIRQ
 732              		.syntax unified
 733              		.thumb
 734              		.thumb_func
 736              	HAL_NVIC_EnableIRQ:
 737              	.LVL55:
 738              	.LFB864:
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 106


 275:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
 739              		.loc 1 275 1 is_stmt 1 view -0
 740              		.cfi_startproc
 741              		@ args = 0, pretend = 0, frame = 0
 742              		@ frame_needed = 0, uses_anonymous_args = 0
 275:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
 743              		.loc 1 275 1 is_stmt 0 view .LVU216
 744 0000 08B5     		push	{r3, lr}
 745              	.LCFI3:
 746              		.cfi_def_cfa_offset 8
 747              		.cfi_offset 3, -8
 748              		.cfi_offset 14, -4
 277:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 749              		.loc 1 277 3 is_stmt 1 view .LVU217
 280:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 750              		.loc 1 280 3 view .LVU218
 751 0002 FFF7FEFF 		bl	__NVIC_EnableIRQ
 752              	.LVL56:
 281:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 753              		.loc 1 281 1 is_stmt 0 view .LVU219
 754 0006 08BD     		pop	{r3, pc}
 755              		.cfi_endproc
 756              	.LFE864:
 758              		.section	.text.HAL_NVIC_DisableIRQ,"ax",%progbits
 759              		.align	1
 760              		.global	HAL_NVIC_DisableIRQ
 761              		.syntax unified
 762              		.thumb
 763              		.thumb_func
 765              	HAL_NVIC_DisableIRQ:
 766              	.LVL57:
 767              	.LFB865:
 292:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
 768              		.loc 1 292 1 is_stmt 1 view -0
 769              		.cfi_startproc
 770              		@ args = 0, pretend = 0, frame = 0
 771              		@ frame_needed = 0, uses_anonymous_args = 0
 292:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
 772              		.loc 1 292 1 is_stmt 0 view .LVU221
 773 0000 08B5     		push	{r3, lr}
 774              	.LCFI4:
 775              		.cfi_def_cfa_offset 8
 776              		.cfi_offset 3, -8
 777              		.cfi_offset 14, -4
 294:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 778              		.loc 1 294 3 is_stmt 1 view .LVU222
 297:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 779              		.loc 1 297 3 view .LVU223
 780 0002 FFF7FEFF 		bl	__NVIC_DisableIRQ
 781              	.LVL58:
 298:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 782              		.loc 1 298 1 is_stmt 0 view .LVU224
 783 0006 08BD     		pop	{r3, pc}
 784              		.cfi_endproc
 785              	.LFE865:
 787              		.section	.text.HAL_NVIC_SystemReset,"ax",%progbits
 788              		.align	1
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 107


 789              		.global	HAL_NVIC_SystemReset
 790              		.syntax unified
 791              		.thumb
 792              		.thumb_func
 794              	HAL_NVIC_SystemReset:
 795              	.LFB866:
 305:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* System Reset */
 796              		.loc 1 305 1 is_stmt 1 view -0
 797              		.cfi_startproc
 798              		@ Volatile: function does not return.
 799              		@ args = 0, pretend = 0, frame = 0
 800              		@ frame_needed = 0, uses_anonymous_args = 0
 801 0000 08B5     		push	{r3, lr}
 802              	.LCFI5:
 803              		.cfi_def_cfa_offset 8
 804              		.cfi_offset 3, -8
 805              		.cfi_offset 14, -4
 307:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 806              		.loc 1 307 3 view .LVU226
 807 0002 FFF7FEFF 		bl	__NVIC_SystemReset
 808              	.LVL59:
 809              		.cfi_endproc
 810              	.LFE866:
 812              		.section	.text.HAL_SYSTICK_Config,"ax",%progbits
 813              		.align	1
 814              		.global	HAL_SYSTICK_Config
 815              		.syntax unified
 816              		.thumb
 817              		.thumb_func
 819              	HAL_SYSTICK_Config:
 820              	.LVL60:
 821              	.LFB867:
 318:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   return SysTick_Config(TicksNumb);
 822              		.loc 1 318 1 view -0
 823              		.cfi_startproc
 824              		@ args = 0, pretend = 0, frame = 0
 825              		@ frame_needed = 0, uses_anonymous_args = 0
 826              		@ link register save eliminated.
 319:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 827              		.loc 1 319 3 view .LVU228
 828              	.LBB66:
 829              	.LBI66:
4251:../../Drivers/CMSIS/Include/core_cm55.h ****   }
4252:../../Drivers/CMSIS/Include/core_cm55.h **** }
4253:../../Drivers/CMSIS/Include/core_cm55.h **** 
4254:../../Drivers/CMSIS/Include/core_cm55.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
4255:../../Drivers/CMSIS/Include/core_cm55.h **** /**
4256:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief   Set Priority Grouping (non-secure)
4257:../../Drivers/CMSIS/Include/core_cm55.h ****   \details Sets the non-secure priority grouping field when in secure state using the required unlo
4258:../../Drivers/CMSIS/Include/core_cm55.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
4259:../../Drivers/CMSIS/Include/core_cm55.h ****            Only values from 0..7 are used.
4260:../../Drivers/CMSIS/Include/core_cm55.h ****            In case of a conflict between priority grouping and available
4261:../../Drivers/CMSIS/Include/core_cm55.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
4262:../../Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      PriorityGroup  Priority grouping field.
4263:../../Drivers/CMSIS/Include/core_cm55.h ****  */
4264:../../Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE void TZ_NVIC_SetPriorityGrouping_NS(uint32_t PriorityGroup)
4265:../../Drivers/CMSIS/Include/core_cm55.h **** {
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 108


4266:../../Drivers/CMSIS/Include/core_cm55.h ****   uint32_t reg_value;
4267:../../Drivers/CMSIS/Include/core_cm55.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
4268:../../Drivers/CMSIS/Include/core_cm55.h **** 
4269:../../Drivers/CMSIS/Include/core_cm55.h ****   reg_value  =  SCB_NS->AIRCR;                                                /* read old register 
4270:../../Drivers/CMSIS/Include/core_cm55.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
4271:../../Drivers/CMSIS/Include/core_cm55.h ****   reg_value  =  (reg_value                                   |
4272:../../Drivers/CMSIS/Include/core_cm55.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
4273:../../Drivers/CMSIS/Include/core_cm55.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
4274:../../Drivers/CMSIS/Include/core_cm55.h ****   SCB_NS->AIRCR =  reg_value;
4275:../../Drivers/CMSIS/Include/core_cm55.h **** }
4276:../../Drivers/CMSIS/Include/core_cm55.h **** 
4277:../../Drivers/CMSIS/Include/core_cm55.h **** 
4278:../../Drivers/CMSIS/Include/core_cm55.h **** /**
4279:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief   Get Priority Grouping (non-secure)
4280:../../Drivers/CMSIS/Include/core_cm55.h ****   \details Reads the priority grouping field from the non-secure NVIC when in secure state.
4281:../../Drivers/CMSIS/Include/core_cm55.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
4282:../../Drivers/CMSIS/Include/core_cm55.h ****  */
4283:../../Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE uint32_t TZ_NVIC_GetPriorityGrouping_NS(void)
4284:../../Drivers/CMSIS/Include/core_cm55.h **** {
4285:../../Drivers/CMSIS/Include/core_cm55.h ****   return ((uint32_t)((SCB_NS->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
4286:../../Drivers/CMSIS/Include/core_cm55.h **** }
4287:../../Drivers/CMSIS/Include/core_cm55.h **** 
4288:../../Drivers/CMSIS/Include/core_cm55.h **** 
4289:../../Drivers/CMSIS/Include/core_cm55.h **** /**
4290:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief   Enable Interrupt (non-secure)
4291:../../Drivers/CMSIS/Include/core_cm55.h ****   \details Enables a device specific interrupt in the non-secure NVIC interrupt controller when in 
4292:../../Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      IRQn  Device specific interrupt number.
4293:../../Drivers/CMSIS/Include/core_cm55.h ****   \note    IRQn must not be negative.
4294:../../Drivers/CMSIS/Include/core_cm55.h ****  */
4295:../../Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE void TZ_NVIC_EnableIRQ_NS(IRQn_Type IRQn)
4296:../../Drivers/CMSIS/Include/core_cm55.h **** {
4297:../../Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
4298:../../Drivers/CMSIS/Include/core_cm55.h ****   {
4299:../../Drivers/CMSIS/Include/core_cm55.h ****     NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
4300:../../Drivers/CMSIS/Include/core_cm55.h ****   }
4301:../../Drivers/CMSIS/Include/core_cm55.h **** }
4302:../../Drivers/CMSIS/Include/core_cm55.h **** 
4303:../../Drivers/CMSIS/Include/core_cm55.h **** 
4304:../../Drivers/CMSIS/Include/core_cm55.h **** /**
4305:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief   Get Interrupt Enable status (non-secure)
4306:../../Drivers/CMSIS/Include/core_cm55.h ****   \details Returns a device specific interrupt enable status from the non-secure NVIC interrupt con
4307:../../Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      IRQn  Device specific interrupt number.
4308:../../Drivers/CMSIS/Include/core_cm55.h ****   \return             0  Interrupt is not enabled.
4309:../../Drivers/CMSIS/Include/core_cm55.h ****   \return             1  Interrupt is enabled.
4310:../../Drivers/CMSIS/Include/core_cm55.h ****   \note    IRQn must not be negative.
4311:../../Drivers/CMSIS/Include/core_cm55.h ****  */
4312:../../Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE uint32_t TZ_NVIC_GetEnableIRQ_NS(IRQn_Type IRQn)
4313:../../Drivers/CMSIS/Include/core_cm55.h **** {
4314:../../Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
4315:../../Drivers/CMSIS/Include/core_cm55.h ****   {
4316:../../Drivers/CMSIS/Include/core_cm55.h ****     return((uint32_t)(((NVIC_NS->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1F
4317:../../Drivers/CMSIS/Include/core_cm55.h ****   }
4318:../../Drivers/CMSIS/Include/core_cm55.h ****   else
4319:../../Drivers/CMSIS/Include/core_cm55.h ****   {
4320:../../Drivers/CMSIS/Include/core_cm55.h ****     return(0U);
4321:../../Drivers/CMSIS/Include/core_cm55.h ****   }
4322:../../Drivers/CMSIS/Include/core_cm55.h **** }
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 109


4323:../../Drivers/CMSIS/Include/core_cm55.h **** 
4324:../../Drivers/CMSIS/Include/core_cm55.h **** 
4325:../../Drivers/CMSIS/Include/core_cm55.h **** /**
4326:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief   Disable Interrupt (non-secure)
4327:../../Drivers/CMSIS/Include/core_cm55.h ****   \details Disables a device specific interrupt in the non-secure NVIC interrupt controller when in
4328:../../Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      IRQn  Device specific interrupt number.
4329:../../Drivers/CMSIS/Include/core_cm55.h ****   \note    IRQn must not be negative.
4330:../../Drivers/CMSIS/Include/core_cm55.h ****  */
4331:../../Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE void TZ_NVIC_DisableIRQ_NS(IRQn_Type IRQn)
4332:../../Drivers/CMSIS/Include/core_cm55.h **** {
4333:../../Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
4334:../../Drivers/CMSIS/Include/core_cm55.h ****   {
4335:../../Drivers/CMSIS/Include/core_cm55.h ****     NVIC_NS->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
4336:../../Drivers/CMSIS/Include/core_cm55.h ****   }
4337:../../Drivers/CMSIS/Include/core_cm55.h **** }
4338:../../Drivers/CMSIS/Include/core_cm55.h **** 
4339:../../Drivers/CMSIS/Include/core_cm55.h **** 
4340:../../Drivers/CMSIS/Include/core_cm55.h **** /**
4341:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief   Get Pending Interrupt (non-secure)
4342:../../Drivers/CMSIS/Include/core_cm55.h ****   \details Reads the NVIC pending register in the non-secure NVIC when in secure state and returns 
4343:../../Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      IRQn  Device specific interrupt number.
4344:../../Drivers/CMSIS/Include/core_cm55.h ****   \return             0  Interrupt status is not pending.
4345:../../Drivers/CMSIS/Include/core_cm55.h ****   \return             1  Interrupt status is pending.
4346:../../Drivers/CMSIS/Include/core_cm55.h ****   \note    IRQn must not be negative.
4347:../../Drivers/CMSIS/Include/core_cm55.h ****  */
4348:../../Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE uint32_t TZ_NVIC_GetPendingIRQ_NS(IRQn_Type IRQn)
4349:../../Drivers/CMSIS/Include/core_cm55.h **** {
4350:../../Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
4351:../../Drivers/CMSIS/Include/core_cm55.h ****   {
4352:../../Drivers/CMSIS/Include/core_cm55.h ****     return((uint32_t)(((NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1F
4353:../../Drivers/CMSIS/Include/core_cm55.h ****   }
4354:../../Drivers/CMSIS/Include/core_cm55.h ****   else
4355:../../Drivers/CMSIS/Include/core_cm55.h ****   {
4356:../../Drivers/CMSIS/Include/core_cm55.h ****     return(0U);
4357:../../Drivers/CMSIS/Include/core_cm55.h ****   }
4358:../../Drivers/CMSIS/Include/core_cm55.h **** }
4359:../../Drivers/CMSIS/Include/core_cm55.h **** 
4360:../../Drivers/CMSIS/Include/core_cm55.h **** 
4361:../../Drivers/CMSIS/Include/core_cm55.h **** /**
4362:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief   Set Pending Interrupt (non-secure)
4363:../../Drivers/CMSIS/Include/core_cm55.h ****   \details Sets the pending bit of a device specific interrupt in the non-secure NVIC pending regis
4364:../../Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      IRQn  Device specific interrupt number.
4365:../../Drivers/CMSIS/Include/core_cm55.h ****   \note    IRQn must not be negative.
4366:../../Drivers/CMSIS/Include/core_cm55.h ****  */
4367:../../Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE void TZ_NVIC_SetPendingIRQ_NS(IRQn_Type IRQn)
4368:../../Drivers/CMSIS/Include/core_cm55.h **** {
4369:../../Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
4370:../../Drivers/CMSIS/Include/core_cm55.h ****   {
4371:../../Drivers/CMSIS/Include/core_cm55.h ****     NVIC_NS->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
4372:../../Drivers/CMSIS/Include/core_cm55.h ****   }
4373:../../Drivers/CMSIS/Include/core_cm55.h **** }
4374:../../Drivers/CMSIS/Include/core_cm55.h **** 
4375:../../Drivers/CMSIS/Include/core_cm55.h **** 
4376:../../Drivers/CMSIS/Include/core_cm55.h **** /**
4377:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief   Clear Pending Interrupt (non-secure)
4378:../../Drivers/CMSIS/Include/core_cm55.h ****   \details Clears the pending bit of a device specific interrupt in the non-secure NVIC pending reg
4379:../../Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      IRQn  Device specific interrupt number.
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 110


4380:../../Drivers/CMSIS/Include/core_cm55.h ****   \note    IRQn must not be negative.
4381:../../Drivers/CMSIS/Include/core_cm55.h ****  */
4382:../../Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE void TZ_NVIC_ClearPendingIRQ_NS(IRQn_Type IRQn)
4383:../../Drivers/CMSIS/Include/core_cm55.h **** {
4384:../../Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
4385:../../Drivers/CMSIS/Include/core_cm55.h ****   {
4386:../../Drivers/CMSIS/Include/core_cm55.h ****     NVIC_NS->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
4387:../../Drivers/CMSIS/Include/core_cm55.h ****   }
4388:../../Drivers/CMSIS/Include/core_cm55.h **** }
4389:../../Drivers/CMSIS/Include/core_cm55.h **** 
4390:../../Drivers/CMSIS/Include/core_cm55.h **** 
4391:../../Drivers/CMSIS/Include/core_cm55.h **** /**
4392:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief   Get Active Interrupt (non-secure)
4393:../../Drivers/CMSIS/Include/core_cm55.h ****   \details Reads the active register in non-secure NVIC when in secure state and returns the active
4394:../../Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      IRQn  Device specific interrupt number.
4395:../../Drivers/CMSIS/Include/core_cm55.h ****   \return             0  Interrupt status is not active.
4396:../../Drivers/CMSIS/Include/core_cm55.h ****   \return             1  Interrupt status is active.
4397:../../Drivers/CMSIS/Include/core_cm55.h ****   \note    IRQn must not be negative.
4398:../../Drivers/CMSIS/Include/core_cm55.h ****  */
4399:../../Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE uint32_t TZ_NVIC_GetActive_NS(IRQn_Type IRQn)
4400:../../Drivers/CMSIS/Include/core_cm55.h **** {
4401:../../Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
4402:../../Drivers/CMSIS/Include/core_cm55.h ****   {
4403:../../Drivers/CMSIS/Include/core_cm55.h ****     return((uint32_t)(((NVIC_NS->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1F
4404:../../Drivers/CMSIS/Include/core_cm55.h ****   }
4405:../../Drivers/CMSIS/Include/core_cm55.h ****   else
4406:../../Drivers/CMSIS/Include/core_cm55.h ****   {
4407:../../Drivers/CMSIS/Include/core_cm55.h ****     return(0U);
4408:../../Drivers/CMSIS/Include/core_cm55.h ****   }
4409:../../Drivers/CMSIS/Include/core_cm55.h **** }
4410:../../Drivers/CMSIS/Include/core_cm55.h **** 
4411:../../Drivers/CMSIS/Include/core_cm55.h **** 
4412:../../Drivers/CMSIS/Include/core_cm55.h **** /**
4413:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief   Set Interrupt Priority (non-secure)
4414:../../Drivers/CMSIS/Include/core_cm55.h ****   \details Sets the priority of a non-secure device specific interrupt or a non-secure processor ex
4415:../../Drivers/CMSIS/Include/core_cm55.h ****            The interrupt number can be positive to specify a device specific interrupt,
4416:../../Drivers/CMSIS/Include/core_cm55.h ****            or negative to specify a processor exception.
4417:../../Drivers/CMSIS/Include/core_cm55.h ****   \param [in]      IRQn  Interrupt number.
4418:../../Drivers/CMSIS/Include/core_cm55.h ****   \param [in]  priority  Priority to set.
4419:../../Drivers/CMSIS/Include/core_cm55.h ****   \note    The priority cannot be set for every non-secure processor exception.
4420:../../Drivers/CMSIS/Include/core_cm55.h ****  */
4421:../../Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE void TZ_NVIC_SetPriority_NS(IRQn_Type IRQn, uint32_t priority)
4422:../../Drivers/CMSIS/Include/core_cm55.h **** {
4423:../../Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
4424:../../Drivers/CMSIS/Include/core_cm55.h ****   {
4425:../../Drivers/CMSIS/Include/core_cm55.h ****     NVIC_NS->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) 
4426:../../Drivers/CMSIS/Include/core_cm55.h ****   }
4427:../../Drivers/CMSIS/Include/core_cm55.h ****   else
4428:../../Drivers/CMSIS/Include/core_cm55.h ****   {
4429:../../Drivers/CMSIS/Include/core_cm55.h ****     SCB_NS->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) 
4430:../../Drivers/CMSIS/Include/core_cm55.h ****   }
4431:../../Drivers/CMSIS/Include/core_cm55.h **** }
4432:../../Drivers/CMSIS/Include/core_cm55.h **** 
4433:../../Drivers/CMSIS/Include/core_cm55.h **** 
4434:../../Drivers/CMSIS/Include/core_cm55.h **** /**
4435:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief   Get Interrupt Priority (non-secure)
4436:../../Drivers/CMSIS/Include/core_cm55.h ****   \details Reads the priority of a non-secure device specific interrupt or a non-secure processor e
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 111


4437:../../Drivers/CMSIS/Include/core_cm55.h ****            The interrupt number can be positive to specify a device specific interrupt,
4438:../../Drivers/CMSIS/Include/core_cm55.h ****            or negative to specify a processor exception.
4439:../../Drivers/CMSIS/Include/core_cm55.h ****   \param [in]   IRQn  Interrupt number.
4440:../../Drivers/CMSIS/Include/core_cm55.h ****   \return             Interrupt Priority. Value is aligned automatically to the implemented priorit
4441:../../Drivers/CMSIS/Include/core_cm55.h ****  */
4442:../../Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE uint32_t TZ_NVIC_GetPriority_NS(IRQn_Type IRQn)
4443:../../Drivers/CMSIS/Include/core_cm55.h **** {
4444:../../Drivers/CMSIS/Include/core_cm55.h **** 
4445:../../Drivers/CMSIS/Include/core_cm55.h ****   if ((int32_t)(IRQn) >= 0)
4446:../../Drivers/CMSIS/Include/core_cm55.h ****   {
4447:../../Drivers/CMSIS/Include/core_cm55.h ****     return(((uint32_t)NVIC_NS->IPR[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
4448:../../Drivers/CMSIS/Include/core_cm55.h ****   }
4449:../../Drivers/CMSIS/Include/core_cm55.h ****   else
4450:../../Drivers/CMSIS/Include/core_cm55.h ****   {
4451:../../Drivers/CMSIS/Include/core_cm55.h ****     return(((uint32_t)SCB_NS->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
4452:../../Drivers/CMSIS/Include/core_cm55.h ****   }
4453:../../Drivers/CMSIS/Include/core_cm55.h **** }
4454:../../Drivers/CMSIS/Include/core_cm55.h **** #endif /*  defined (__ARM_FEATURE_CMSE) &&(__ARM_FEATURE_CMSE == 3U) */
4455:../../Drivers/CMSIS/Include/core_cm55.h **** 
4456:../../Drivers/CMSIS/Include/core_cm55.h **** /*@} end of CMSIS_Core_NVICFunctions */
4457:../../Drivers/CMSIS/Include/core_cm55.h **** 
4458:../../Drivers/CMSIS/Include/core_cm55.h **** /* ##########################  MPU functions  #################################### */
4459:../../Drivers/CMSIS/Include/core_cm55.h **** 
4460:../../Drivers/CMSIS/Include/core_cm55.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
4461:../../Drivers/CMSIS/Include/core_cm55.h **** 
4462:../../Drivers/CMSIS/Include/core_cm55.h ****   #include "m-profile/armv8m_mpu.h"
4463:../../Drivers/CMSIS/Include/core_cm55.h **** 
4464:../../Drivers/CMSIS/Include/core_cm55.h **** #endif
4465:../../Drivers/CMSIS/Include/core_cm55.h **** 
4466:../../Drivers/CMSIS/Include/core_cm55.h **** /* ##########################  PMU functions and events  #################################### */
4467:../../Drivers/CMSIS/Include/core_cm55.h **** 
4468:../../Drivers/CMSIS/Include/core_cm55.h **** #if defined (__PMU_PRESENT) && (__PMU_PRESENT == 1U)
4469:../../Drivers/CMSIS/Include/core_cm55.h **** 
4470:../../Drivers/CMSIS/Include/core_cm55.h **** #include "m-profile/armv8m_pmu.h"
4471:../../Drivers/CMSIS/Include/core_cm55.h **** 
4472:../../Drivers/CMSIS/Include/core_cm55.h **** /**
4473:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief   Cortex-M55 PMU events
4474:../../Drivers/CMSIS/Include/core_cm55.h ****   \note    Architectural PMU events can be found in armv8m_pmu.h
4475:../../Drivers/CMSIS/Include/core_cm55.h **** */
4476:../../Drivers/CMSIS/Include/core_cm55.h **** 
4477:../../Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_ECC_ERR                          0xC000             /*!< Any ECC error */
4478:../../Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_ECC_ERR_FATAL                    0xC001             /*!< Any fatal ECC error */
4479:../../Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_ECC_ERR_DCACHE                   0xC010             /*!< Any ECC error in the d
4480:../../Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_ECC_ERR_ICACHE                   0xC011             /*!< Any ECC error in the i
4481:../../Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_ECC_ERR_FATAL_DCACHE             0xC012             /*!< Any fatal ECC error in
4482:../../Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_ECC_ERR_FATAL_ICACHE             0xC013             /*!< Any fatal ECC error in
4483:../../Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_ECC_ERR_DTCM                     0xC020             /*!< Any ECC error in the D
4484:../../Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_ECC_ERR_ITCM                     0xC021             /*!< Any ECC error in the I
4485:../../Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_ECC_ERR_FATAL_DTCM               0xC022             /*!< Any fatal ECC error in
4486:../../Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_ECC_ERR_FATAL_ITCM               0xC023             /*!< Any fatal ECC error in
4487:../../Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_PF_LINEFILL                      0xC100             /*!< A prefetcher starts a 
4488:../../Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_PF_CANCEL                        0xC101             /*!< A prefetcher stops pre
4489:../../Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_PF_DROP_LINEFILL                 0xC102             /*!< A linefill triggered b
4490:../../Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_NWAMODE_ENTER                    0xC200             /*!< No write-allocate mode
4491:../../Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_NWAMODE                          0xC201             /*!< Write-allocate store i
4492:../../Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_SAHB_ACCESS                      0xC300             /*!< Read or write access o
4493:../../Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_PAHB_ACCESS                      0xC301             /*!< Read or write access t
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 112


4494:../../Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_AXI_WRITE_ACCESS                 0xC302             /*!< Any beat access to M-A
4495:../../Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_AXI_READ_ACCESS                  0xC303             /*!< Any beat access to M-A
4496:../../Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_DOSTIMEOUT_DOUBLE                0xC400             /*!< Denial of Service time
4497:../../Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_DOSTIMEOUT_TRIPLE                0xC401             /*!< Denial of Service time
4498:../../Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_CDE_INST_RETIRED                 0xC402             /*!< CDE instruction archit
4499:../../Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_CDE_CX1_INST_RETIRED             0xC404             /*!< CDE CX1 instruction ar
4500:../../Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_CDE_CX2_INST_RETIRED             0xC406             /*!< CDE CX2 instruction ar
4501:../../Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_CDE_CX3_INST_RETIRED             0xC408             /*!< CDE CX3 instruction ar
4502:../../Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_CDE_VCX1_INST_RETIRED            0xC40A             /*!< CDE VCX1 instruction a
4503:../../Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_CDE_VCX2_INST_RETIRED            0xC40C             /*!< CDE VCX2 instruction a
4504:../../Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_CDE_VCX3_INST_RETIRED            0xC40E             /*!< CDE VCX3 instruction a
4505:../../Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_CDE_VCX1_VEC_INST_RETIRED        0xC410             /*!< CDE VCX1 Vector instru
4506:../../Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_CDE_VCX2_VEC_INST_RETIRED        0xC412             /*!< CDE VCX2 Vector instru
4507:../../Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_CDE_VCX3_VEC_INST_RETIRED        0xC414             /*!< CDE VCX3 Vector instru
4508:../../Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_CDE_PRED                         0xC416             /*!< Cycles where one or mo
4509:../../Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_CDE_STALL                        0xC417             /*!< Stall cycles caused by
4510:../../Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_CDE_STALL_RESOURCE               0xC418             /*!< Stall cycles caused by
4511:../../Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_CDE_STALL_DEPENDENCY             0xC419             /*!< Stall cycles caused by
4512:../../Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_CDE_STALL_CUSTOM                 0xC41A             /*!< Stall cycles caused by
4513:../../Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_CDE_STALL_OTHER                  0xC41B             /*!< Stall cycles caused by
4514:../../Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_PF_LF_LA_1                       0xC41C             /*!< A data prefetcher line
4515:../../Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_PF_LF_LA_2                       0xC41D             /*!< A data prefetcher line
4516:../../Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_PF_LF_LA_3                       0xC41E             /*!< A data prefetcher line
4517:../../Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_PF_LF_LA_4                       0xC41F             /*!< A data prefetcher line
4518:../../Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_PF_LF_LA_5                       0xC420             /*!< A data prefetcher line
4519:../../Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_PF_LF_LA_6                       0xC421             /*!< A data prefetcher line
4520:../../Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_PF_BUFFER_FULL                   0xC422             /*!< A data prefetcher requ
4521:../../Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_PF_BUFFER_MISS                   0xC423             /*!< A load requires a line
4522:../../Drivers/CMSIS/Include/core_cm55.h **** #define ARMCM55_PMU_PF_BUFFER_HIT                    0xC424             /*!< A load access hits in 
4523:../../Drivers/CMSIS/Include/core_cm55.h **** 
4524:../../Drivers/CMSIS/Include/core_cm55.h **** #endif
4525:../../Drivers/CMSIS/Include/core_cm55.h **** 
4526:../../Drivers/CMSIS/Include/core_cm55.h **** /* ##########################  FPU functions  #################################### */
4527:../../Drivers/CMSIS/Include/core_cm55.h **** /**
4528:../../Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_Core_FunctionInterface
4529:../../Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_Core_FpuFunctions FPU Functions
4530:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief    Function that provides FPU type.
4531:../../Drivers/CMSIS/Include/core_cm55.h ****   @{
4532:../../Drivers/CMSIS/Include/core_cm55.h ****  */
4533:../../Drivers/CMSIS/Include/core_cm55.h **** 
4534:../../Drivers/CMSIS/Include/core_cm55.h **** /**
4535:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief   get FPU type
4536:../../Drivers/CMSIS/Include/core_cm55.h ****   \details returns the FPU type
4537:../../Drivers/CMSIS/Include/core_cm55.h ****   \returns
4538:../../Drivers/CMSIS/Include/core_cm55.h ****    - \b  0: No FPU
4539:../../Drivers/CMSIS/Include/core_cm55.h ****    - \b  1: Single precision FPU
4540:../../Drivers/CMSIS/Include/core_cm55.h ****    - \b  2: Double + Single precision FPU
4541:../../Drivers/CMSIS/Include/core_cm55.h ****  */
4542:../../Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE uint32_t SCB_GetFPUType(void)
4543:../../Drivers/CMSIS/Include/core_cm55.h **** {
4544:../../Drivers/CMSIS/Include/core_cm55.h ****   uint32_t mvfr0;
4545:../../Drivers/CMSIS/Include/core_cm55.h **** 
4546:../../Drivers/CMSIS/Include/core_cm55.h ****   mvfr0 = FPU->MVFR0;
4547:../../Drivers/CMSIS/Include/core_cm55.h ****   if      ((mvfr0 & (FPU_MVFR0_FPSP_Msk | FPU_MVFR0_FPDP_Msk)) == 0x220U)
4548:../../Drivers/CMSIS/Include/core_cm55.h ****   {
4549:../../Drivers/CMSIS/Include/core_cm55.h ****     return 2U;           /* Double + Single precision FPU */
4550:../../Drivers/CMSIS/Include/core_cm55.h ****   }
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 113


4551:../../Drivers/CMSIS/Include/core_cm55.h ****   else if ((mvfr0 & (FPU_MVFR0_FPSP_Msk | FPU_MVFR0_FPDP_Msk)) == 0x020U)
4552:../../Drivers/CMSIS/Include/core_cm55.h ****   {
4553:../../Drivers/CMSIS/Include/core_cm55.h ****     return 1U;           /* Single precision FPU */
4554:../../Drivers/CMSIS/Include/core_cm55.h ****   }
4555:../../Drivers/CMSIS/Include/core_cm55.h ****   else
4556:../../Drivers/CMSIS/Include/core_cm55.h ****   {
4557:../../Drivers/CMSIS/Include/core_cm55.h ****     return 0U;           /* No FPU */
4558:../../Drivers/CMSIS/Include/core_cm55.h ****   }
4559:../../Drivers/CMSIS/Include/core_cm55.h **** }
4560:../../Drivers/CMSIS/Include/core_cm55.h **** 
4561:../../Drivers/CMSIS/Include/core_cm55.h **** 
4562:../../Drivers/CMSIS/Include/core_cm55.h **** /*@} end of CMSIS_Core_FpuFunctions */
4563:../../Drivers/CMSIS/Include/core_cm55.h **** 
4564:../../Drivers/CMSIS/Include/core_cm55.h **** /* ##########################  MVE functions  #################################### */
4565:../../Drivers/CMSIS/Include/core_cm55.h **** /**
4566:../../Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_Core_FunctionInterface
4567:../../Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_Core_MveFunctions MVE Functions
4568:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief    Function that provides MVE type.
4569:../../Drivers/CMSIS/Include/core_cm55.h ****   @{
4570:../../Drivers/CMSIS/Include/core_cm55.h ****  */
4571:../../Drivers/CMSIS/Include/core_cm55.h **** 
4572:../../Drivers/CMSIS/Include/core_cm55.h **** /**
4573:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief   get MVE type
4574:../../Drivers/CMSIS/Include/core_cm55.h ****   \details returns the MVE type
4575:../../Drivers/CMSIS/Include/core_cm55.h ****   \returns
4576:../../Drivers/CMSIS/Include/core_cm55.h ****    - \b  0: No Vector Extension (MVE)
4577:../../Drivers/CMSIS/Include/core_cm55.h ****    - \b  1: Integer Vector Extension (MVE-I)
4578:../../Drivers/CMSIS/Include/core_cm55.h ****    - \b  2: Floating-point Vector Extension (MVE-F)
4579:../../Drivers/CMSIS/Include/core_cm55.h ****  */
4580:../../Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE uint32_t SCB_GetMVEType(void)
4581:../../Drivers/CMSIS/Include/core_cm55.h **** {
4582:../../Drivers/CMSIS/Include/core_cm55.h ****   const uint32_t mvfr1 = FPU->MVFR1;
4583:../../Drivers/CMSIS/Include/core_cm55.h ****   if      ((mvfr1 & FPU_MVFR1_MVE_Msk) == (0x2U << FPU_MVFR1_MVE_Pos))
4584:../../Drivers/CMSIS/Include/core_cm55.h ****   {
4585:../../Drivers/CMSIS/Include/core_cm55.h ****     return 2U;
4586:../../Drivers/CMSIS/Include/core_cm55.h ****   }
4587:../../Drivers/CMSIS/Include/core_cm55.h ****   else if ((mvfr1 & FPU_MVFR1_MVE_Msk) == (0x1U << FPU_MVFR1_MVE_Pos))
4588:../../Drivers/CMSIS/Include/core_cm55.h ****   {
4589:../../Drivers/CMSIS/Include/core_cm55.h ****     return 1U;
4590:../../Drivers/CMSIS/Include/core_cm55.h ****   }
4591:../../Drivers/CMSIS/Include/core_cm55.h ****   else
4592:../../Drivers/CMSIS/Include/core_cm55.h ****   {
4593:../../Drivers/CMSIS/Include/core_cm55.h ****     return 0U;
4594:../../Drivers/CMSIS/Include/core_cm55.h ****   }
4595:../../Drivers/CMSIS/Include/core_cm55.h **** }
4596:../../Drivers/CMSIS/Include/core_cm55.h **** 
4597:../../Drivers/CMSIS/Include/core_cm55.h **** 
4598:../../Drivers/CMSIS/Include/core_cm55.h **** /*@} end of CMSIS_Core_MveFunctions */
4599:../../Drivers/CMSIS/Include/core_cm55.h **** 
4600:../../Drivers/CMSIS/Include/core_cm55.h **** 
4601:../../Drivers/CMSIS/Include/core_cm55.h **** /* ##########################  Cache functions  #################################### */
4602:../../Drivers/CMSIS/Include/core_cm55.h **** 
4603:../../Drivers/CMSIS/Include/core_cm55.h **** #if ((defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)) || \
4604:../../Drivers/CMSIS/Include/core_cm55.h ****      (defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)))
4605:../../Drivers/CMSIS/Include/core_cm55.h ****   #include "m-profile/armv7m_cachel1.h"
4606:../../Drivers/CMSIS/Include/core_cm55.h **** #endif
4607:../../Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 114


4608:../../Drivers/CMSIS/Include/core_cm55.h **** 
4609:../../Drivers/CMSIS/Include/core_cm55.h **** /* ##########################   SAU functions  #################################### */
4610:../../Drivers/CMSIS/Include/core_cm55.h **** /**
4611:../../Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_Core_FunctionInterface
4612:../../Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_Core_SAUFunctions SAU Functions
4613:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief    Functions that configure the SAU.
4614:../../Drivers/CMSIS/Include/core_cm55.h ****   @{
4615:../../Drivers/CMSIS/Include/core_cm55.h ****  */
4616:../../Drivers/CMSIS/Include/core_cm55.h **** 
4617:../../Drivers/CMSIS/Include/core_cm55.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
4618:../../Drivers/CMSIS/Include/core_cm55.h **** 
4619:../../Drivers/CMSIS/Include/core_cm55.h **** /**
4620:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief   Enable SAU
4621:../../Drivers/CMSIS/Include/core_cm55.h ****   \details Enables the Security Attribution Unit (SAU).
4622:../../Drivers/CMSIS/Include/core_cm55.h ****  */
4623:../../Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE void TZ_SAU_Enable(void)
4624:../../Drivers/CMSIS/Include/core_cm55.h **** {
4625:../../Drivers/CMSIS/Include/core_cm55.h ****     SAU->CTRL |=  (SAU_CTRL_ENABLE_Msk);
4626:../../Drivers/CMSIS/Include/core_cm55.h **** }
4627:../../Drivers/CMSIS/Include/core_cm55.h **** 
4628:../../Drivers/CMSIS/Include/core_cm55.h **** 
4629:../../Drivers/CMSIS/Include/core_cm55.h **** 
4630:../../Drivers/CMSIS/Include/core_cm55.h **** /**
4631:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief   Disable SAU
4632:../../Drivers/CMSIS/Include/core_cm55.h ****   \details Disables the Security Attribution Unit (SAU).
4633:../../Drivers/CMSIS/Include/core_cm55.h ****  */
4634:../../Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE void TZ_SAU_Disable(void)
4635:../../Drivers/CMSIS/Include/core_cm55.h **** {
4636:../../Drivers/CMSIS/Include/core_cm55.h ****     SAU->CTRL &= ~(SAU_CTRL_ENABLE_Msk);
4637:../../Drivers/CMSIS/Include/core_cm55.h **** }
4638:../../Drivers/CMSIS/Include/core_cm55.h **** 
4639:../../Drivers/CMSIS/Include/core_cm55.h **** #endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
4640:../../Drivers/CMSIS/Include/core_cm55.h **** 
4641:../../Drivers/CMSIS/Include/core_cm55.h **** /*@} end of CMSIS_Core_SAUFunctions */
4642:../../Drivers/CMSIS/Include/core_cm55.h **** 
4643:../../Drivers/CMSIS/Include/core_cm55.h **** 
4644:../../Drivers/CMSIS/Include/core_cm55.h **** 
4645:../../Drivers/CMSIS/Include/core_cm55.h **** 
4646:../../Drivers/CMSIS/Include/core_cm55.h **** /* ##################################    Debug Control function  ##################################
4647:../../Drivers/CMSIS/Include/core_cm55.h **** /**
4648:../../Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_Core_FunctionInterface
4649:../../Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_Core_DCBFunctions Debug Control Functions
4650:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief    Functions that access the Debug Control Block.
4651:../../Drivers/CMSIS/Include/core_cm55.h ****   @{
4652:../../Drivers/CMSIS/Include/core_cm55.h ****  */
4653:../../Drivers/CMSIS/Include/core_cm55.h **** 
4654:../../Drivers/CMSIS/Include/core_cm55.h **** 
4655:../../Drivers/CMSIS/Include/core_cm55.h **** /**
4656:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief   Set Debug Authentication Control Register
4657:../../Drivers/CMSIS/Include/core_cm55.h ****   \details writes to Debug Authentication Control register.
4658:../../Drivers/CMSIS/Include/core_cm55.h ****   \param [in]  value  value to be writen.
4659:../../Drivers/CMSIS/Include/core_cm55.h ****  */
4660:../../Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE void DCB_SetAuthCtrl(uint32_t value)
4661:../../Drivers/CMSIS/Include/core_cm55.h **** {
4662:../../Drivers/CMSIS/Include/core_cm55.h ****     __DSB();
4663:../../Drivers/CMSIS/Include/core_cm55.h ****     __ISB();
4664:../../Drivers/CMSIS/Include/core_cm55.h ****     DCB->DAUTHCTRL = value;
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 115


4665:../../Drivers/CMSIS/Include/core_cm55.h ****     __DSB();
4666:../../Drivers/CMSIS/Include/core_cm55.h ****     __ISB();
4667:../../Drivers/CMSIS/Include/core_cm55.h **** }
4668:../../Drivers/CMSIS/Include/core_cm55.h **** 
4669:../../Drivers/CMSIS/Include/core_cm55.h **** 
4670:../../Drivers/CMSIS/Include/core_cm55.h **** /**
4671:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief   Get Debug Authentication Control Register
4672:../../Drivers/CMSIS/Include/core_cm55.h ****   \details Reads Debug Authentication Control register.
4673:../../Drivers/CMSIS/Include/core_cm55.h ****   \return             Debug Authentication Control Register.
4674:../../Drivers/CMSIS/Include/core_cm55.h ****  */
4675:../../Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE uint32_t DCB_GetAuthCtrl(void)
4676:../../Drivers/CMSIS/Include/core_cm55.h **** {
4677:../../Drivers/CMSIS/Include/core_cm55.h ****     return (DCB->DAUTHCTRL);
4678:../../Drivers/CMSIS/Include/core_cm55.h **** }
4679:../../Drivers/CMSIS/Include/core_cm55.h **** 
4680:../../Drivers/CMSIS/Include/core_cm55.h **** 
4681:../../Drivers/CMSIS/Include/core_cm55.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
4682:../../Drivers/CMSIS/Include/core_cm55.h **** /**
4683:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief   Set Debug Authentication Control Register (non-secure)
4684:../../Drivers/CMSIS/Include/core_cm55.h ****   \details writes to non-secure Debug Authentication Control register when in secure state.
4685:../../Drivers/CMSIS/Include/core_cm55.h ****   \param [in]  value  value to be writen
4686:../../Drivers/CMSIS/Include/core_cm55.h ****  */
4687:../../Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE void TZ_DCB_SetAuthCtrl_NS(uint32_t value)
4688:../../Drivers/CMSIS/Include/core_cm55.h **** {
4689:../../Drivers/CMSIS/Include/core_cm55.h ****     __DSB();
4690:../../Drivers/CMSIS/Include/core_cm55.h ****     __ISB();
4691:../../Drivers/CMSIS/Include/core_cm55.h ****     DCB_NS->DAUTHCTRL = value;
4692:../../Drivers/CMSIS/Include/core_cm55.h ****     __DSB();
4693:../../Drivers/CMSIS/Include/core_cm55.h ****     __ISB();
4694:../../Drivers/CMSIS/Include/core_cm55.h **** }
4695:../../Drivers/CMSIS/Include/core_cm55.h **** 
4696:../../Drivers/CMSIS/Include/core_cm55.h **** 
4697:../../Drivers/CMSIS/Include/core_cm55.h **** /**
4698:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief   Get Debug Authentication Control Register (non-secure)
4699:../../Drivers/CMSIS/Include/core_cm55.h ****   \details Reads non-secure Debug Authentication Control register when in secure state.
4700:../../Drivers/CMSIS/Include/core_cm55.h ****   \return             Debug Authentication Control Register.
4701:../../Drivers/CMSIS/Include/core_cm55.h ****  */
4702:../../Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE uint32_t TZ_DCB_GetAuthCtrl_NS(void)
4703:../../Drivers/CMSIS/Include/core_cm55.h **** {
4704:../../Drivers/CMSIS/Include/core_cm55.h ****     return (DCB_NS->DAUTHCTRL);
4705:../../Drivers/CMSIS/Include/core_cm55.h **** }
4706:../../Drivers/CMSIS/Include/core_cm55.h **** #endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
4707:../../Drivers/CMSIS/Include/core_cm55.h **** 
4708:../../Drivers/CMSIS/Include/core_cm55.h **** /*@} end of CMSIS_Core_DCBFunctions */
4709:../../Drivers/CMSIS/Include/core_cm55.h **** 
4710:../../Drivers/CMSIS/Include/core_cm55.h **** 
4711:../../Drivers/CMSIS/Include/core_cm55.h **** 
4712:../../Drivers/CMSIS/Include/core_cm55.h **** 
4713:../../Drivers/CMSIS/Include/core_cm55.h **** /* ##################################    Debug Identification function  ###########################
4714:../../Drivers/CMSIS/Include/core_cm55.h **** /**
4715:../../Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_Core_FunctionInterface
4716:../../Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_Core_DIBFunctions Debug Identification Functions
4717:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief    Functions that access the Debug Identification Block.
4718:../../Drivers/CMSIS/Include/core_cm55.h ****   @{
4719:../../Drivers/CMSIS/Include/core_cm55.h ****  */
4720:../../Drivers/CMSIS/Include/core_cm55.h **** 
4721:../../Drivers/CMSIS/Include/core_cm55.h **** 
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 116


4722:../../Drivers/CMSIS/Include/core_cm55.h **** /**
4723:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief   Get Debug Authentication Status Register
4724:../../Drivers/CMSIS/Include/core_cm55.h ****   \details Reads Debug Authentication Status register.
4725:../../Drivers/CMSIS/Include/core_cm55.h ****   \return             Debug Authentication Status Register.
4726:../../Drivers/CMSIS/Include/core_cm55.h ****  */
4727:../../Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE uint32_t DIB_GetAuthStatus(void)
4728:../../Drivers/CMSIS/Include/core_cm55.h **** {
4729:../../Drivers/CMSIS/Include/core_cm55.h ****     return (DIB->DAUTHSTATUS);
4730:../../Drivers/CMSIS/Include/core_cm55.h **** }
4731:../../Drivers/CMSIS/Include/core_cm55.h **** 
4732:../../Drivers/CMSIS/Include/core_cm55.h **** 
4733:../../Drivers/CMSIS/Include/core_cm55.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
4734:../../Drivers/CMSIS/Include/core_cm55.h **** /**
4735:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief   Get Debug Authentication Status Register (non-secure)
4736:../../Drivers/CMSIS/Include/core_cm55.h ****   \details Reads non-secure Debug Authentication Status register when in secure state.
4737:../../Drivers/CMSIS/Include/core_cm55.h ****   \return             Debug Authentication Status Register.
4738:../../Drivers/CMSIS/Include/core_cm55.h ****  */
4739:../../Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE uint32_t TZ_DIB_GetAuthStatus_NS(void)
4740:../../Drivers/CMSIS/Include/core_cm55.h **** {
4741:../../Drivers/CMSIS/Include/core_cm55.h ****     return (DIB_NS->DAUTHSTATUS);
4742:../../Drivers/CMSIS/Include/core_cm55.h **** }
4743:../../Drivers/CMSIS/Include/core_cm55.h **** #endif /* defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */
4744:../../Drivers/CMSIS/Include/core_cm55.h **** 
4745:../../Drivers/CMSIS/Include/core_cm55.h **** /*@} end of CMSIS_Core_DCBFunctions */
4746:../../Drivers/CMSIS/Include/core_cm55.h **** 
4747:../../Drivers/CMSIS/Include/core_cm55.h **** 
4748:../../Drivers/CMSIS/Include/core_cm55.h **** 
4749:../../Drivers/CMSIS/Include/core_cm55.h **** 
4750:../../Drivers/CMSIS/Include/core_cm55.h **** /* ##################################    SysTick function  ########################################
4751:../../Drivers/CMSIS/Include/core_cm55.h **** /**
4752:../../Drivers/CMSIS/Include/core_cm55.h ****   \ingroup  CMSIS_Core_FunctionInterface
4753:../../Drivers/CMSIS/Include/core_cm55.h ****   \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
4754:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief    Functions that configure the System.
4755:../../Drivers/CMSIS/Include/core_cm55.h ****   @{
4756:../../Drivers/CMSIS/Include/core_cm55.h ****  */
4757:../../Drivers/CMSIS/Include/core_cm55.h **** 
4758:../../Drivers/CMSIS/Include/core_cm55.h **** #if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
4759:../../Drivers/CMSIS/Include/core_cm55.h **** 
4760:../../Drivers/CMSIS/Include/core_cm55.h **** /**
4761:../../Drivers/CMSIS/Include/core_cm55.h ****   \brief   System Tick Configuration
4762:../../Drivers/CMSIS/Include/core_cm55.h ****   \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
4763:../../Drivers/CMSIS/Include/core_cm55.h ****            Counter is in free running mode to generate periodic interrupts.
4764:../../Drivers/CMSIS/Include/core_cm55.h ****   \param [in]  ticks  Number of ticks between two interrupts.
4765:../../Drivers/CMSIS/Include/core_cm55.h ****   \return          0  Function succeeded.
4766:../../Drivers/CMSIS/Include/core_cm55.h ****   \return          1  Function failed.
4767:../../Drivers/CMSIS/Include/core_cm55.h ****   \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
4768:../../Drivers/CMSIS/Include/core_cm55.h ****            function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.
4769:../../Drivers/CMSIS/Include/core_cm55.h ****            must contain a vendor-specific implementation of this function.
4770:../../Drivers/CMSIS/Include/core_cm55.h ****  */
4771:../../Drivers/CMSIS/Include/core_cm55.h **** __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
 830              		.loc 2 4771 26 view .LVU229
 831              	.LBB67:
4772:../../Drivers/CMSIS/Include/core_cm55.h **** {
4773:../../Drivers/CMSIS/Include/core_cm55.h ****   if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 832              		.loc 2 4773 3 view .LVU230
 833              		.loc 2 4773 14 is_stmt 0 view .LVU231
 834 0000 0138     		subs	r0, r0, #1
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 117


 835              	.LVL61:
 836              		.loc 2 4773 6 view .LVU232
 837 0002 B0F1807F 		cmp	r0, #16777216
 838 0006 0BD2     		bcs	.L50
4774:../../Drivers/CMSIS/Include/core_cm55.h ****   {
4775:../../Drivers/CMSIS/Include/core_cm55.h ****     return (1UL);                                                   /* Reload value impossible */
4776:../../Drivers/CMSIS/Include/core_cm55.h ****   }
4777:../../Drivers/CMSIS/Include/core_cm55.h **** 
4778:../../Drivers/CMSIS/Include/core_cm55.h ****   SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 839              		.loc 2 4778 3 is_stmt 1 view .LVU233
 840              		.loc 2 4778 18 is_stmt 0 view .LVU234
 841 0008 4FF0E023 		mov	r3, #-536813568
 842 000c 5861     		str	r0, [r3, #20]
4779:../../Drivers/CMSIS/Include/core_cm55.h ****   NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Int
 843              		.loc 2 4779 3 is_stmt 1 view .LVU235
 844              	.LVL62:
 845              	.LBB68:
 846              	.LBI68:
4115:../../Drivers/CMSIS/Include/core_cm55.h **** {
 847              		.loc 2 4115 22 view .LVU236
 848              	.LBB69:
4117:../../Drivers/CMSIS/Include/core_cm55.h ****   {
 849              		.loc 2 4117 3 view .LVU237
4123:../../Drivers/CMSIS/Include/core_cm55.h ****   }
 850              		.loc 2 4123 5 view .LVU238
4123:../../Drivers/CMSIS/Include/core_cm55.h ****   }
 851              		.loc 2 4123 47 is_stmt 0 view .LVU239
 852 000e 054A     		ldr	r2, .L51
 853 0010 F021     		movs	r1, #240
 854 0012 82F82310 		strb	r1, [r2, #35]
 855              	.LVL63:
4123:../../Drivers/CMSIS/Include/core_cm55.h ****   }
 856              		.loc 2 4123 47 view .LVU240
 857              	.LBE69:
 858              	.LBE68:
4780:../../Drivers/CMSIS/Include/core_cm55.h ****   SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Val
 859              		.loc 2 4780 3 is_stmt 1 view .LVU241
 860              		.loc 2 4780 18 is_stmt 0 view .LVU242
 861 0016 0020     		movs	r0, #0
 862              	.LVL64:
 863              		.loc 2 4780 18 view .LVU243
 864 0018 9861     		str	r0, [r3, #24]
4781:../../Drivers/CMSIS/Include/core_cm55.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 865              		.loc 2 4781 3 is_stmt 1 view .LVU244
 866              		.loc 2 4781 18 is_stmt 0 view .LVU245
 867 001a 0722     		movs	r2, #7
 868 001c 1A61     		str	r2, [r3, #16]
4782:../../Drivers/CMSIS/Include/core_cm55.h ****                    SysTick_CTRL_TICKINT_Msk   |
4783:../../Drivers/CMSIS/Include/core_cm55.h ****                    SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTi
4784:../../Drivers/CMSIS/Include/core_cm55.h ****   return (0UL);                                                     /* Function successful */
 869              		.loc 2 4784 3 is_stmt 1 view .LVU246
 870              		.loc 2 4784 10 is_stmt 0 view .LVU247
 871 001e 7047     		bx	lr
 872              	.L50:
4775:../../Drivers/CMSIS/Include/core_cm55.h ****   }
 873              		.loc 2 4775 12 view .LVU248
 874 0020 0120     		movs	r0, #1
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 118


 875              	.LVL65:
4775:../../Drivers/CMSIS/Include/core_cm55.h ****   }
 876              		.loc 2 4775 12 view .LVU249
 877              	.LBE67:
 878              	.LBE66:
 320:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** /**
 879              		.loc 1 320 1 view .LVU250
 880 0022 7047     		bx	lr
 881              	.L52:
 882              		.align	2
 883              	.L51:
 884 0024 00ED00E0 		.word	-536810240
 885              		.cfi_endproc
 886              	.LFE867:
 888              		.section	.text.HAL_NVIC_GetPriorityGrouping,"ax",%progbits
 889              		.align	1
 890              		.global	HAL_NVIC_GetPriorityGrouping
 891              		.syntax unified
 892              		.thumb
 893              		.thumb_func
 895              	HAL_NVIC_GetPriorityGrouping:
 896              	.LFB868:
 346:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Get the PRIGROUP[10:8] field value */
 897              		.loc 1 346 1 is_stmt 1 view -0
 898              		.cfi_startproc
 899              		@ args = 0, pretend = 0, frame = 0
 900              		@ frame_needed = 0, uses_anonymous_args = 0
 901              		@ link register save eliminated.
 348:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 902              		.loc 1 348 3 view .LVU252
 903              	.LBB70:
 904              	.LBI70:
3906:../../Drivers/CMSIS/Include/core_cm55.h **** {
 905              		.loc 2 3906 26 view .LVU253
 906              	.LBB71:
3908:../../Drivers/CMSIS/Include/core_cm55.h **** }
 907              		.loc 2 3908 3 view .LVU254
3908:../../Drivers/CMSIS/Include/core_cm55.h **** }
 908              		.loc 2 3908 26 is_stmt 0 view .LVU255
 909 0000 024B     		ldr	r3, .L54
 910 0002 D868     		ldr	r0, [r3, #12]
 911              	.LBE71:
 912              	.LBE70:
 349:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 913              		.loc 1 349 1 view .LVU256
 914 0004 C0F30220 		ubfx	r0, r0, #8, #3
 915 0008 7047     		bx	lr
 916              	.L55:
 917 000a 00BF     		.align	2
 918              	.L54:
 919 000c 00ED00E0 		.word	-536810240
 920              		.cfi_endproc
 921              	.LFE868:
 923              		.section	.text.HAL_NVIC_GetPriority,"ax",%progbits
 924              		.align	1
 925              		.global	HAL_NVIC_GetPriority
 926              		.syntax unified
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 119


 927              		.thumb
 928              		.thumb_func
 930              	HAL_NVIC_GetPriority:
 931              	.LVL66:
 932              	.LFB869:
 374:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
 933              		.loc 1 374 1 is_stmt 1 view -0
 934              		.cfi_startproc
 935              		@ args = 0, pretend = 0, frame = 0
 936              		@ frame_needed = 0, uses_anonymous_args = 0
 374:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
 937              		.loc 1 374 1 is_stmt 0 view .LVU258
 938 0000 70B5     		push	{r4, r5, r6, lr}
 939              	.LCFI6:
 940              		.cfi_def_cfa_offset 16
 941              		.cfi_offset 4, -16
 942              		.cfi_offset 5, -12
 943              		.cfi_offset 6, -8
 944              		.cfi_offset 14, -4
 945 0002 0C46     		mov	r4, r1
 946 0004 1546     		mov	r5, r2
 947 0006 1E46     		mov	r6, r3
 376:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 948              		.loc 1 376 3 is_stmt 1 view .LVU259
 377:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 949              		.loc 1 377 3 view .LVU260
 380:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 950              		.loc 1 380 3 view .LVU261
 951 0008 FFF7FEFF 		bl	__NVIC_GetPriority
 952              	.LVL67:
 380:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 953              		.loc 1 380 3 is_stmt 0 discriminator 1 view .LVU262
 954 000c 3346     		mov	r3, r6
 955 000e 2A46     		mov	r2, r5
 956 0010 2146     		mov	r1, r4
 957 0012 FFF7FEFF 		bl	NVIC_DecodePriority
 958              	.LVL68:
 381:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 959              		.loc 1 381 1 view .LVU263
 960 0016 70BD     		pop	{r4, r5, r6, pc}
 381:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 961              		.loc 1 381 1 view .LVU264
 962              		.cfi_endproc
 963              	.LFE869:
 965              		.section	.text.HAL_NVIC_SetPendingIRQ,"ax",%progbits
 966              		.align	1
 967              		.global	HAL_NVIC_SetPendingIRQ
 968              		.syntax unified
 969              		.thumb
 970              		.thumb_func
 972              	HAL_NVIC_SetPendingIRQ:
 973              	.LVL69:
 974              	.LFB870:
 392:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
 975              		.loc 1 392 1 is_stmt 1 view -0
 976              		.cfi_startproc
 977              		@ args = 0, pretend = 0, frame = 0
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 120


 978              		@ frame_needed = 0, uses_anonymous_args = 0
 979              		@ link register save eliminated.
 394:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 980              		.loc 1 394 3 view .LVU266
 397:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 981              		.loc 1 397 3 view .LVU267
 982              	.LBB72:
 983              	.LBI72:
3994:../../Drivers/CMSIS/Include/core_cm55.h **** {
 984              		.loc 2 3994 22 view .LVU268
 985              	.LBB73:
3996:../../Drivers/CMSIS/Include/core_cm55.h ****   {
 986              		.loc 2 3996 3 view .LVU269
3996:../../Drivers/CMSIS/Include/core_cm55.h ****   {
 987              		.loc 2 3996 6 is_stmt 0 view .LVU270
 988 0000 0028     		cmp	r0, #0
3996:../../Drivers/CMSIS/Include/core_cm55.h ****   {
 989              		.loc 2 3996 6 view .LVU271
 990 0002 08DB     		blt	.L58
3998:../../Drivers/CMSIS/Include/core_cm55.h ****   }
 991              		.loc 2 3998 5 is_stmt 1 view .LVU272
3998:../../Drivers/CMSIS/Include/core_cm55.h ****   }
 992              		.loc 2 3998 81 is_stmt 0 view .LVU273
 993 0004 00F01F02 		and	r2, r0, #31
3998:../../Drivers/CMSIS/Include/core_cm55.h ****   }
 994              		.loc 2 3998 34 view .LVU274
 995 0008 4009     		lsrs	r0, r0, #5
 996              	.LVL70:
3998:../../Drivers/CMSIS/Include/core_cm55.h ****   }
 997              		.loc 2 3998 45 view .LVU275
 998 000a 0123     		movs	r3, #1
 999 000c 9340     		lsls	r3, r3, r2
3998:../../Drivers/CMSIS/Include/core_cm55.h ****   }
 1000              		.loc 2 3998 43 view .LVU276
 1001 000e 4030     		adds	r0, r0, #64
 1002 0010 014A     		ldr	r2, .L60
 1003 0012 42F82030 		str	r3, [r2, r0, lsl #2]
 1004              	.LVL71:
 1005              	.L58:
3998:../../Drivers/CMSIS/Include/core_cm55.h ****   }
 1006              		.loc 2 3998 43 view .LVU277
 1007              	.LBE73:
 1008              	.LBE72:
 398:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1009              		.loc 1 398 1 view .LVU278
 1010 0016 7047     		bx	lr
 1011              	.L61:
 1012              		.align	2
 1013              	.L60:
 1014 0018 00E100E0 		.word	-536813312
 1015              		.cfi_endproc
 1016              	.LFE870:
 1018              		.section	.text.HAL_NVIC_GetPendingIRQ,"ax",%progbits
 1019              		.align	1
 1020              		.global	HAL_NVIC_GetPendingIRQ
 1021              		.syntax unified
 1022              		.thumb
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 121


 1023              		.thumb_func
 1025              	HAL_NVIC_GetPendingIRQ:
 1026              	.LVL72:
 1027              	.LFB871:
 411:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
 1028              		.loc 1 411 1 is_stmt 1 view -0
 1029              		.cfi_startproc
 1030              		@ args = 0, pretend = 0, frame = 0
 1031              		@ frame_needed = 0, uses_anonymous_args = 0
 1032              		@ link register save eliminated.
 413:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1033              		.loc 1 413 3 view .LVU280
 416:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 1034              		.loc 1 416 3 view .LVU281
 1035              	.LBB74:
 1036              	.LBI74:
3975:../../Drivers/CMSIS/Include/core_cm55.h **** {
 1037              		.loc 2 3975 26 view .LVU282
 1038              	.LBB75:
3977:../../Drivers/CMSIS/Include/core_cm55.h ****   {
 1039              		.loc 2 3977 3 view .LVU283
3977:../../Drivers/CMSIS/Include/core_cm55.h ****   {
 1040              		.loc 2 3977 6 is_stmt 0 view .LVU284
 1041 0000 0028     		cmp	r0, #0
3977:../../Drivers/CMSIS/Include/core_cm55.h ****   {
 1042              		.loc 2 3977 6 view .LVU285
 1043 0002 0BDB     		blt	.L64
3979:../../Drivers/CMSIS/Include/core_cm55.h ****   }
 1044              		.loc 2 3979 5 is_stmt 1 view .LVU286
3979:../../Drivers/CMSIS/Include/core_cm55.h ****   }
 1045              		.loc 2 3979 54 is_stmt 0 view .LVU287
 1046 0004 4309     		lsrs	r3, r0, #5
3979:../../Drivers/CMSIS/Include/core_cm55.h ****   }
 1047              		.loc 2 3979 35 view .LVU288
 1048 0006 4033     		adds	r3, r3, #64
 1049 0008 054A     		ldr	r2, .L65
 1050 000a 52F82330 		ldr	r3, [r2, r3, lsl #2]
3979:../../Drivers/CMSIS/Include/core_cm55.h ****   }
 1051              		.loc 2 3979 91 view .LVU289
 1052 000e 00F01F00 		and	r0, r0, #31
 1053              	.LVL73:
3979:../../Drivers/CMSIS/Include/core_cm55.h ****   }
 1054              		.loc 2 3979 103 view .LVU290
 1055 0012 23FA00F0 		lsr	r0, r3, r0
3979:../../Drivers/CMSIS/Include/core_cm55.h ****   }
 1056              		.loc 2 3979 12 view .LVU291
 1057 0016 00F00100 		and	r0, r0, #1
 1058 001a 7047     		bx	lr
 1059              	.L64:
3983:../../Drivers/CMSIS/Include/core_cm55.h ****   }
 1060              		.loc 2 3983 11 view .LVU292
 1061 001c 0020     		movs	r0, #0
 1062              	.LVL74:
3983:../../Drivers/CMSIS/Include/core_cm55.h ****   }
 1063              		.loc 2 3983 11 view .LVU293
 1064              	.LBE75:
 1065              	.LBE74:
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 122


 417:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1066              		.loc 1 417 1 view .LVU294
 1067 001e 7047     		bx	lr
 1068              	.L66:
 1069              		.align	2
 1070              	.L65:
 1071 0020 00E100E0 		.word	-536813312
 1072              		.cfi_endproc
 1073              	.LFE871:
 1075              		.section	.text.HAL_NVIC_ClearPendingIRQ,"ax",%progbits
 1076              		.align	1
 1077              		.global	HAL_NVIC_ClearPendingIRQ
 1078              		.syntax unified
 1079              		.thumb
 1080              		.thumb_func
 1082              	HAL_NVIC_ClearPendingIRQ:
 1083              	.LVL75:
 1084              	.LFB872:
 428:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
 1085              		.loc 1 428 1 is_stmt 1 view -0
 1086              		.cfi_startproc
 1087              		@ args = 0, pretend = 0, frame = 0
 1088              		@ frame_needed = 0, uses_anonymous_args = 0
 1089              		@ link register save eliminated.
 430:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1090              		.loc 1 430 3 view .LVU296
 433:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 1091              		.loc 1 433 3 view .LVU297
 1092              	.LBB76:
 1093              	.LBI76:
4009:../../Drivers/CMSIS/Include/core_cm55.h **** {
 1094              		.loc 2 4009 22 view .LVU298
 1095              	.LBB77:
4011:../../Drivers/CMSIS/Include/core_cm55.h ****   {
 1096              		.loc 2 4011 3 view .LVU299
4011:../../Drivers/CMSIS/Include/core_cm55.h ****   {
 1097              		.loc 2 4011 6 is_stmt 0 view .LVU300
 1098 0000 0028     		cmp	r0, #0
4011:../../Drivers/CMSIS/Include/core_cm55.h ****   {
 1099              		.loc 2 4011 6 view .LVU301
 1100 0002 08DB     		blt	.L67
4013:../../Drivers/CMSIS/Include/core_cm55.h ****   }
 1101              		.loc 2 4013 5 is_stmt 1 view .LVU302
4013:../../Drivers/CMSIS/Include/core_cm55.h ****   }
 1102              		.loc 2 4013 81 is_stmt 0 view .LVU303
 1103 0004 00F01F02 		and	r2, r0, #31
4013:../../Drivers/CMSIS/Include/core_cm55.h ****   }
 1104              		.loc 2 4013 34 view .LVU304
 1105 0008 4009     		lsrs	r0, r0, #5
 1106              	.LVL76:
4013:../../Drivers/CMSIS/Include/core_cm55.h ****   }
 1107              		.loc 2 4013 45 view .LVU305
 1108 000a 0123     		movs	r3, #1
 1109 000c 9340     		lsls	r3, r3, r2
4013:../../Drivers/CMSIS/Include/core_cm55.h ****   }
 1110              		.loc 2 4013 43 view .LVU306
 1111 000e 6030     		adds	r0, r0, #96
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 123


 1112 0010 014A     		ldr	r2, .L69
 1113 0012 42F82030 		str	r3, [r2, r0, lsl #2]
 1114              	.LVL77:
 1115              	.L67:
4013:../../Drivers/CMSIS/Include/core_cm55.h ****   }
 1116              		.loc 2 4013 43 view .LVU307
 1117              	.LBE77:
 1118              	.LBE76:
 434:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1119              		.loc 1 434 1 view .LVU308
 1120 0016 7047     		bx	lr
 1121              	.L70:
 1122              		.align	2
 1123              	.L69:
 1124 0018 00E100E0 		.word	-536813312
 1125              		.cfi_endproc
 1126              	.LFE872:
 1128              		.section	.text.HAL_NVIC_GetActive,"ax",%progbits
 1129              		.align	1
 1130              		.global	HAL_NVIC_GetActive
 1131              		.syntax unified
 1132              		.thumb
 1133              		.thumb_func
 1135              	HAL_NVIC_GetActive:
 1136              	.LVL78:
 1137              	.LFB873:
 446:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Return 1 if active else 0 */
 1138              		.loc 1 446 1 is_stmt 1 view -0
 1139              		.cfi_startproc
 1140              		@ args = 0, pretend = 0, frame = 0
 1141              		@ frame_needed = 0, uses_anonymous_args = 0
 1142              		@ link register save eliminated.
 448:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 1143              		.loc 1 448 3 view .LVU310
 1144              	.LBB78:
 1145              	.LBI78:
4026:../../Drivers/CMSIS/Include/core_cm55.h **** {
 1146              		.loc 2 4026 26 view .LVU311
 1147              	.LBB79:
4028:../../Drivers/CMSIS/Include/core_cm55.h ****   {
 1148              		.loc 2 4028 3 view .LVU312
4028:../../Drivers/CMSIS/Include/core_cm55.h ****   {
 1149              		.loc 2 4028 6 is_stmt 0 view .LVU313
 1150 0000 0028     		cmp	r0, #0
4028:../../Drivers/CMSIS/Include/core_cm55.h ****   {
 1151              		.loc 2 4028 6 view .LVU314
 1152 0002 0BDB     		blt	.L73
4030:../../Drivers/CMSIS/Include/core_cm55.h ****   }
 1153              		.loc 2 4030 5 is_stmt 1 view .LVU315
4030:../../Drivers/CMSIS/Include/core_cm55.h ****   }
 1154              		.loc 2 4030 54 is_stmt 0 view .LVU316
 1155 0004 4309     		lsrs	r3, r0, #5
4030:../../Drivers/CMSIS/Include/core_cm55.h ****   }
 1156              		.loc 2 4030 35 view .LVU317
 1157 0006 8033     		adds	r3, r3, #128
 1158 0008 054A     		ldr	r2, .L74
 1159 000a 52F82330 		ldr	r3, [r2, r3, lsl #2]
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 124


4030:../../Drivers/CMSIS/Include/core_cm55.h ****   }
 1160              		.loc 2 4030 91 view .LVU318
 1161 000e 00F01F00 		and	r0, r0, #31
 1162              	.LVL79:
4030:../../Drivers/CMSIS/Include/core_cm55.h ****   }
 1163              		.loc 2 4030 103 view .LVU319
 1164 0012 23FA00F0 		lsr	r0, r3, r0
4030:../../Drivers/CMSIS/Include/core_cm55.h ****   }
 1165              		.loc 2 4030 12 view .LVU320
 1166 0016 00F00100 		and	r0, r0, #1
 1167 001a 7047     		bx	lr
 1168              	.L73:
4034:../../Drivers/CMSIS/Include/core_cm55.h ****   }
 1169              		.loc 2 4034 11 view .LVU321
 1170 001c 0020     		movs	r0, #0
 1171              	.LVL80:
4034:../../Drivers/CMSIS/Include/core_cm55.h ****   }
 1172              		.loc 2 4034 11 view .LVU322
 1173              	.LBE79:
 1174              	.LBE78:
 449:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1175              		.loc 1 449 1 view .LVU323
 1176 001e 7047     		bx	lr
 1177              	.L75:
 1178              		.align	2
 1179              	.L74:
 1180 0020 00E100E0 		.word	-536813312
 1181              		.cfi_endproc
 1182              	.LFE873:
 1184              		.section	.text.HAL_SYSTICK_CLKSourceConfig,"ax",%progbits
 1185              		.align	1
 1186              		.global	HAL_SYSTICK_CLKSourceConfig
 1187              		.syntax unified
 1188              		.thumb
 1189              		.thumb_func
 1191              	HAL_SYSTICK_CLKSourceConfig:
 1192              	.LVL81:
 1193              	.LFB874:
 460:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
 1194              		.loc 1 460 1 is_stmt 1 view -0
 1195              		.cfi_startproc
 1196              		@ args = 0, pretend = 0, frame = 0
 1197              		@ frame_needed = 0, uses_anonymous_args = 0
 1198              		@ link register save eliminated.
 462:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1199              		.loc 1 462 3 view .LVU325
 464:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 1200              		.loc 1 464 3 view .LVU326
 1201 0000 4FF0E022 		mov	r2, #-536813568
 1202 0004 1369     		ldr	r3, [r2, #16]
 1203 0006 23F00403 		bic	r3, r3, #4
 1204 000a 0343     		orrs	r3, r3, r0
 1205 000c 1361     		str	r3, [r2, #16]
 465:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1206              		.loc 1 465 1 is_stmt 0 view .LVU327
 1207 000e 7047     		bx	lr
 1208              		.cfi_endproc
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 125


 1209              	.LFE874:
 1211              		.section	.text.HAL_SYSTICK_Callback,"ax",%progbits
 1212              		.align	1
 1213              		.weak	HAL_SYSTICK_Callback
 1214              		.syntax unified
 1215              		.thumb
 1216              		.thumb_func
 1218              	HAL_SYSTICK_Callback:
 1219              	.LFB876:
 481:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
 1220              		.loc 1 481 1 is_stmt 1 view -0
 1221              		.cfi_startproc
 1222              		@ args = 0, pretend = 0, frame = 0
 1223              		@ frame_needed = 0, uses_anonymous_args = 0
 1224              		@ link register save eliminated.
 485:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1225              		.loc 1 485 1 view .LVU329
 1226 0000 7047     		bx	lr
 1227              		.cfi_endproc
 1228              	.LFE876:
 1230              		.section	.text.HAL_SYSTICK_IRQHandler,"ax",%progbits
 1231              		.align	1
 1232              		.global	HAL_SYSTICK_IRQHandler
 1233              		.syntax unified
 1234              		.thumb
 1235              		.thumb_func
 1237              	HAL_SYSTICK_IRQHandler:
 1238              	.LFB875:
 472:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   HAL_SYSTICK_Callback();
 1239              		.loc 1 472 1 view -0
 1240              		.cfi_startproc
 1241              		@ args = 0, pretend = 0, frame = 0
 1242              		@ frame_needed = 0, uses_anonymous_args = 0
 1243 0000 08B5     		push	{r3, lr}
 1244              	.LCFI7:
 1245              		.cfi_def_cfa_offset 8
 1246              		.cfi_offset 3, -8
 1247              		.cfi_offset 14, -4
 473:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 1248              		.loc 1 473 3 view .LVU331
 1249 0002 FFF7FEFF 		bl	HAL_SYSTICK_Callback
 1250              	.LVL82:
 474:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1251              		.loc 1 474 1 is_stmt 0 view .LVU332
 1252 0006 08BD     		pop	{r3, pc}
 1253              		.cfi_endproc
 1254              	.LFE875:
 1256              		.section	.text.HAL_CORTEX_ClearEvent,"ax",%progbits
 1257              		.align	1
 1258              		.global	HAL_CORTEX_ClearEvent
 1259              		.syntax unified
 1260              		.thumb
 1261              		.thumb_func
 1263              	HAL_CORTEX_ClearEvent:
 1264              	.LFB877:
 492:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   __SEV();
 1265              		.loc 1 492 1 is_stmt 1 view -0
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 126


 1266              		.cfi_startproc
 1267              		@ args = 0, pretend = 0, frame = 0
 1268              		@ frame_needed = 0, uses_anonymous_args = 0
 1269              		@ link register save eliminated.
 493:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   __WFE();
 1270              		.loc 1 493 3 view .LVU334
 1271              		.syntax unified
 1272              	@ 493 "../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c" 1
 1273 0000 40BF     		sev
 1274              	@ 0 "" 2
 494:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 1275              		.loc 1 494 3 view .LVU335
 1276              	@ 494 "../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c" 1
 1277 0002 20BF     		wfe
 1278              	@ 0 "" 2
 495:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1279              		.loc 1 495 1 is_stmt 0 view .LVU336
 1280              		.thumb
 1281              		.syntax unified
 1282 0004 7047     		bx	lr
 1283              		.cfi_endproc
 1284              	.LFE877:
 1286              		.section	.text.HAL_MPU_Enable,"ax",%progbits
 1287              		.align	1
 1288              		.global	HAL_MPU_Enable
 1289              		.syntax unified
 1290              		.thumb
 1291              		.thumb_func
 1293              	HAL_MPU_Enable:
 1294              	.LVL83:
 1295              	.LFB878:
 509:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   __DMB(); /* Force any outstanding transfers to complete before enabling MPU */
 1296              		.loc 1 509 1 is_stmt 1 view -0
 1297              		.cfi_startproc
 1298              		@ args = 0, pretend = 0, frame = 0
 1299              		@ frame_needed = 0, uses_anonymous_args = 0
 1300              		@ link register save eliminated.
 510:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1301              		.loc 1 510 3 view .LVU338
 1302              	.LBB80:
 1303              	.LBI80:
 187:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 188:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 189:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 190:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 191:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 192:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 193:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 194:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 195:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 1304              		.loc 3 195 27 view .LVU339
 1305              	.LBB81:
 196:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 197:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 1306              		.loc 3 197 3 view .LVU340
 1307              		.syntax unified
 1308              	@ 197 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 127


 1309 0000 BFF35F8F 		dmb 0xF
 1310              	@ 0 "" 2
 1311              		.thumb
 1312              		.syntax unified
 1313              	.LBE81:
 1314              	.LBE80:
 513:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1315              		.loc 1 513 3 view .LVU341
 513:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1316              		.loc 1 513 28 is_stmt 0 view .LVU342
 1317 0004 40F00100 		orr	r0, r0, #1
 1318              	.LVL84:
 513:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1319              		.loc 1 513 13 view .LVU343
 1320 0008 054B     		ldr	r3, .L82
 1321 000a C3F89400 		str	r0, [r3, #148]
 516:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1322              		.loc 1 516 3 is_stmt 1 view .LVU344
 516:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1323              		.loc 1 516 6 is_stmt 0 view .LVU345
 1324 000e 5A6A     		ldr	r2, [r3, #36]
 516:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1325              		.loc 1 516 14 view .LVU346
 1326 0010 42F48032 		orr	r2, r2, #65536
 1327 0014 5A62     		str	r2, [r3, #36]
 519:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   __ISB();
 1328              		.loc 1 519 3 is_stmt 1 view .LVU347
 1329              	.LBB82:
 1330              	.LBI82:
 184:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1331              		.loc 3 184 27 view .LVU348
 1332              	.LBB83:
 186:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1333              		.loc 3 186 3 view .LVU349
 1334              		.syntax unified
 1335              	@ 186 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1336 0016 BFF34F8F 		dsb 0xF
 1337              	@ 0 "" 2
 1338              		.thumb
 1339              		.syntax unified
 1340              	.LBE83:
 1341              	.LBE82:
 520:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 1342              		.loc 1 520 3 view .LVU350
 1343              	.LBB84:
 1344              	.LBI84:
 173:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1345              		.loc 3 173 27 view .LVU351
 1346              	.LBB85:
 175:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1347              		.loc 3 175 3 view .LVU352
 1348              		.syntax unified
 1349              	@ 175 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1350 001a BFF36F8F 		isb 0xF
 1351              	@ 0 "" 2
 1352              		.thumb
 1353              		.syntax unified
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 128


 1354              	.LBE85:
 1355              	.LBE84:
 521:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1356              		.loc 1 521 1 is_stmt 0 view .LVU353
 1357 001e 7047     		bx	lr
 1358              	.L83:
 1359              		.align	2
 1360              	.L82:
 1361 0020 00ED00E0 		.word	-536810240
 1362              		.cfi_endproc
 1363              	.LFE878:
 1365              		.section	.text.HAL_MPU_Enable_NS,"ax",%progbits
 1366              		.align	1
 1367              		.global	HAL_MPU_Enable_NS
 1368              		.syntax unified
 1369              		.thumb
 1370              		.thumb_func
 1372              	HAL_MPU_Enable_NS:
 1373              	.LVL85:
 1374              	.LFB879:
 536:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   __DMB(); /* Force any outstanding transfers to complete before enabling MPU */
 1375              		.loc 1 536 1 is_stmt 1 view -0
 1376              		.cfi_startproc
 1377              		@ args = 0, pretend = 0, frame = 0
 1378              		@ frame_needed = 0, uses_anonymous_args = 0
 1379              		@ link register save eliminated.
 537:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1380              		.loc 1 537 3 view .LVU355
 1381              	.LBB86:
 1382              	.LBI86:
 195:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1383              		.loc 3 195 27 view .LVU356
 1384              	.LBB87:
 1385              		.loc 3 197 3 view .LVU357
 1386              		.syntax unified
 1387              	@ 197 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1388 0000 BFF35F8F 		dmb 0xF
 1389              	@ 0 "" 2
 1390              		.thumb
 1391              		.syntax unified
 1392              	.LBE87:
 1393              	.LBE86:
 540:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1394              		.loc 1 540 3 view .LVU358
 540:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1395              		.loc 1 540 30 is_stmt 0 view .LVU359
 1396 0004 40F00100 		orr	r0, r0, #1
 1397              	.LVL86:
 540:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1398              		.loc 1 540 16 view .LVU360
 1399 0008 054B     		ldr	r3, .L85
 1400 000a C3F89400 		str	r0, [r3, #148]
 543:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1401              		.loc 1 543 3 is_stmt 1 view .LVU361
 543:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1402              		.loc 1 543 9 is_stmt 0 view .LVU362
 1403 000e 5A6A     		ldr	r2, [r3, #36]
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 129


 543:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1404              		.loc 1 543 17 view .LVU363
 1405 0010 42F48032 		orr	r2, r2, #65536
 1406 0014 5A62     		str	r2, [r3, #36]
 546:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   __ISB();
 1407              		.loc 1 546 3 is_stmt 1 view .LVU364
 1408              	.LBB88:
 1409              	.LBI88:
 184:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1410              		.loc 3 184 27 view .LVU365
 1411              	.LBB89:
 186:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1412              		.loc 3 186 3 view .LVU366
 1413              		.syntax unified
 1414              	@ 186 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1415 0016 BFF34F8F 		dsb 0xF
 1416              	@ 0 "" 2
 1417              		.thumb
 1418              		.syntax unified
 1419              	.LBE89:
 1420              	.LBE88:
 547:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 1421              		.loc 1 547 3 view .LVU367
 1422              	.LBB90:
 1423              	.LBI90:
 173:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1424              		.loc 3 173 27 view .LVU368
 1425              	.LBB91:
 175:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1426              		.loc 3 175 3 view .LVU369
 1427              		.syntax unified
 1428              	@ 175 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1429 001a BFF36F8F 		isb 0xF
 1430              	@ 0 "" 2
 1431              		.thumb
 1432              		.syntax unified
 1433              	.LBE91:
 1434              	.LBE90:
 548:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** #endif /* CPU_IN_SECURE_STATE */
 1435              		.loc 1 548 1 is_stmt 0 view .LVU370
 1436 001e 7047     		bx	lr
 1437              	.L86:
 1438              		.align	2
 1439              	.L85:
 1440 0020 00ED02E0 		.word	-536679168
 1441              		.cfi_endproc
 1442              	.LFE879:
 1444              		.section	.text.HAL_MPU_Disable,"ax",%progbits
 1445              		.align	1
 1446              		.global	HAL_MPU_Disable
 1447              		.syntax unified
 1448              		.thumb
 1449              		.thumb_func
 1451              	HAL_MPU_Disable:
 1452              	.LFB880:
 556:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   __DMB(); /* Force any outstanding transfers to complete before disabling MPU */
 1453              		.loc 1 556 1 is_stmt 1 view -0
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 130


 1454              		.cfi_startproc
 1455              		@ args = 0, pretend = 0, frame = 0
 1456              		@ frame_needed = 0, uses_anonymous_args = 0
 1457              		@ link register save eliminated.
 557:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1458              		.loc 1 557 3 view .LVU372
 1459              	.LBB92:
 1460              	.LBI92:
 195:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1461              		.loc 3 195 27 view .LVU373
 1462              	.LBB93:
 1463              		.loc 3 197 3 view .LVU374
 1464              		.syntax unified
 1465              	@ 197 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1466 0000 BFF35F8F 		dmb 0xF
 1467              	@ 0 "" 2
 1468              		.thumb
 1469              		.syntax unified
 1470              	.LBE93:
 1471              	.LBE92:
 560:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1472              		.loc 1 560 3 view .LVU375
 560:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1473              		.loc 1 560 6 is_stmt 0 view .LVU376
 1474 0004 074B     		ldr	r3, .L88
 1475 0006 5A6A     		ldr	r2, [r3, #36]
 560:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1476              		.loc 1 560 14 view .LVU377
 1477 0008 22F48032 		bic	r2, r2, #65536
 1478 000c 5A62     		str	r2, [r3, #36]
 563:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1479              		.loc 1 563 3 is_stmt 1 view .LVU378
 563:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1480              		.loc 1 563 6 is_stmt 0 view .LVU379
 1481 000e D3F89420 		ldr	r2, [r3, #148]
 563:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1482              		.loc 1 563 13 view .LVU380
 1483 0012 22F00102 		bic	r2, r2, #1
 1484 0016 C3F89420 		str	r2, [r3, #148]
 566:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   __ISB();
 1485              		.loc 1 566 3 is_stmt 1 view .LVU381
 1486              	.LBB94:
 1487              	.LBI94:
 184:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1488              		.loc 3 184 27 view .LVU382
 1489              	.LBB95:
 186:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1490              		.loc 3 186 3 view .LVU383
 1491              		.syntax unified
 1492              	@ 186 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1493 001a BFF34F8F 		dsb 0xF
 1494              	@ 0 "" 2
 1495              		.thumb
 1496              		.syntax unified
 1497              	.LBE95:
 1498              	.LBE94:
 567:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 131


 1499              		.loc 1 567 3 view .LVU384
 1500              	.LBB96:
 1501              	.LBI96:
 173:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1502              		.loc 3 173 27 view .LVU385
 1503              	.LBB97:
 175:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1504              		.loc 3 175 3 view .LVU386
 1505              		.syntax unified
 1506              	@ 175 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1507 001e BFF36F8F 		isb 0xF
 1508              	@ 0 "" 2
 1509              		.thumb
 1510              		.syntax unified
 1511              	.LBE97:
 1512              	.LBE96:
 568:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1513              		.loc 1 568 1 is_stmt 0 view .LVU387
 1514 0022 7047     		bx	lr
 1515              	.L89:
 1516              		.align	2
 1517              	.L88:
 1518 0024 00ED00E0 		.word	-536810240
 1519              		.cfi_endproc
 1520              	.LFE880:
 1522              		.section	.text.HAL_MPU_Disable_NS,"ax",%progbits
 1523              		.align	1
 1524              		.global	HAL_MPU_Disable_NS
 1525              		.syntax unified
 1526              		.thumb
 1527              		.thumb_func
 1529              	HAL_MPU_Disable_NS:
 1530              	.LFB881:
 576:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   __DMB(); /* Force any outstanding transfers to complete before disabling MPU */
 1531              		.loc 1 576 1 is_stmt 1 view -0
 1532              		.cfi_startproc
 1533              		@ args = 0, pretend = 0, frame = 0
 1534              		@ frame_needed = 0, uses_anonymous_args = 0
 1535              		@ link register save eliminated.
 577:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1536              		.loc 1 577 3 view .LVU389
 1537              	.LBB98:
 1538              	.LBI98:
 195:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1539              		.loc 3 195 27 view .LVU390
 1540              	.LBB99:
 1541              		.loc 3 197 3 view .LVU391
 1542              		.syntax unified
 1543              	@ 197 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1544 0000 BFF35F8F 		dmb 0xF
 1545              	@ 0 "" 2
 1546              		.thumb
 1547              		.syntax unified
 1548              	.LBE99:
 1549              	.LBE98:
 580:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1550              		.loc 1 580 3 view .LVU392
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 132


 580:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1551              		.loc 1 580 9 is_stmt 0 view .LVU393
 1552 0004 074B     		ldr	r3, .L91
 1553 0006 5A6A     		ldr	r2, [r3, #36]
 580:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1554              		.loc 1 580 17 view .LVU394
 1555 0008 22F48032 		bic	r2, r2, #65536
 1556 000c 5A62     		str	r2, [r3, #36]
 583:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1557              		.loc 1 583 3 is_stmt 1 view .LVU395
 583:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1558              		.loc 1 583 9 is_stmt 0 view .LVU396
 1559 000e D3F89420 		ldr	r2, [r3, #148]
 583:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1560              		.loc 1 583 16 view .LVU397
 1561 0012 22F00102 		bic	r2, r2, #1
 1562 0016 C3F89420 		str	r2, [r3, #148]
 586:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   __ISB();
 1563              		.loc 1 586 3 is_stmt 1 view .LVU398
 1564              	.LBB100:
 1565              	.LBI100:
 184:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1566              		.loc 3 184 27 view .LVU399
 1567              	.LBB101:
 186:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1568              		.loc 3 186 3 view .LVU400
 1569              		.syntax unified
 1570              	@ 186 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1571 001a BFF34F8F 		dsb 0xF
 1572              	@ 0 "" 2
 1573              		.thumb
 1574              		.syntax unified
 1575              	.LBE101:
 1576              	.LBE100:
 587:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 1577              		.loc 1 587 3 view .LVU401
 1578              	.LBB102:
 1579              	.LBI102:
 173:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 1580              		.loc 3 173 27 view .LVU402
 1581              	.LBB103:
 175:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 1582              		.loc 3 175 3 view .LVU403
 1583              		.syntax unified
 1584              	@ 175 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1585 001e BFF36F8F 		isb 0xF
 1586              	@ 0 "" 2
 1587              		.thumb
 1588              		.syntax unified
 1589              	.LBE103:
 1590              	.LBE102:
 588:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** #endif /* CPU_IN_SECURE_STATE */
 1591              		.loc 1 588 1 is_stmt 0 view .LVU404
 1592 0022 7047     		bx	lr
 1593              	.L92:
 1594              		.align	2
 1595              	.L91:
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 133


 1596 0024 00ED02E0 		.word	-536679168
 1597              		.cfi_endproc
 1598              	.LFE881:
 1600              		.section	.text.HAL_MPU_EnableRegion,"ax",%progbits
 1601              		.align	1
 1602              		.global	HAL_MPU_EnableRegion
 1603              		.syntax unified
 1604              		.thumb
 1605              		.thumb_func
 1607              	HAL_MPU_EnableRegion:
 1608              	.LVL87:
 1609              	.LFB882:
 596:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
 1610              		.loc 1 596 1 is_stmt 1 view -0
 1611              		.cfi_startproc
 1612              		@ args = 0, pretend = 0, frame = 0
 1613              		@ frame_needed = 0, uses_anonymous_args = 0
 1614              		@ link register save eliminated.
 598:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1615              		.loc 1 598 3 view .LVU406
 601:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1616              		.loc 1 601 3 view .LVU407
 601:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1617              		.loc 1 601 12 is_stmt 0 view .LVU408
 1618 0000 044B     		ldr	r3, .L94
 1619 0002 C3F89800 		str	r0, [r3, #152]
 604:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 1620              		.loc 1 604 3 is_stmt 1 view .LVU409
 1621 0006 D3F8A020 		ldr	r2, [r3, #160]
 1622 000a 42F00102 		orr	r2, r2, #1
 1623 000e C3F8A020 		str	r2, [r3, #160]
 605:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1624              		.loc 1 605 1 is_stmt 0 view .LVU410
 1625 0012 7047     		bx	lr
 1626              	.L95:
 1627              		.align	2
 1628              	.L94:
 1629 0014 00ED00E0 		.word	-536810240
 1630              		.cfi_endproc
 1631              	.LFE882:
 1633              		.section	.text.HAL_MPU_EnableRegion_NS,"ax",%progbits
 1634              		.align	1
 1635              		.global	HAL_MPU_EnableRegion_NS
 1636              		.syntax unified
 1637              		.thumb
 1638              		.thumb_func
 1640              	HAL_MPU_EnableRegion_NS:
 1641              	.LVL88:
 1642              	.LFB883:
 613:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   assert_param(IS_MPU_REGION_NUMBER(RegionNumber));
 1643              		.loc 1 613 1 is_stmt 1 view -0
 1644              		.cfi_startproc
 1645              		@ args = 0, pretend = 0, frame = 0
 1646              		@ frame_needed = 0, uses_anonymous_args = 0
 1647              		@ link register save eliminated.
 614:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1648              		.loc 1 614 3 view .LVU412
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 134


 617:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1649              		.loc 1 617 3 view .LVU413
 617:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1650              		.loc 1 617 15 is_stmt 0 view .LVU414
 1651 0000 044B     		ldr	r3, .L97
 1652 0002 C3F89800 		str	r0, [r3, #152]
 620:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 1653              		.loc 1 620 3 is_stmt 1 view .LVU415
 1654 0006 D3F8A020 		ldr	r2, [r3, #160]
 1655 000a 42F00102 		orr	r2, r2, #1
 1656 000e C3F8A020 		str	r2, [r3, #160]
 621:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** #endif /* CPU_IN_SECURE_STATE */
 1657              		.loc 1 621 1 is_stmt 0 view .LVU416
 1658 0012 7047     		bx	lr
 1659              	.L98:
 1660              		.align	2
 1661              	.L97:
 1662 0014 00ED02E0 		.word	-536679168
 1663              		.cfi_endproc
 1664              	.LFE883:
 1666              		.section	.text.HAL_MPU_DisableRegion,"ax",%progbits
 1667              		.align	1
 1668              		.global	HAL_MPU_DisableRegion
 1669              		.syntax unified
 1670              		.thumb
 1671              		.thumb_func
 1673              	HAL_MPU_DisableRegion:
 1674              	.LVL89:
 1675              	.LFB884:
 629:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
 1676              		.loc 1 629 1 is_stmt 1 view -0
 1677              		.cfi_startproc
 1678              		@ args = 0, pretend = 0, frame = 0
 1679              		@ frame_needed = 0, uses_anonymous_args = 0
 1680              		@ link register save eliminated.
 631:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1681              		.loc 1 631 3 view .LVU418
 634:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1682              		.loc 1 634 3 view .LVU419
 634:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1683              		.loc 1 634 12 is_stmt 0 view .LVU420
 1684 0000 044B     		ldr	r3, .L100
 1685 0002 C3F89800 		str	r0, [r3, #152]
 637:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 1686              		.loc 1 637 3 is_stmt 1 view .LVU421
 1687 0006 D3F8A020 		ldr	r2, [r3, #160]
 1688 000a 22F00102 		bic	r2, r2, #1
 1689 000e C3F8A020 		str	r2, [r3, #160]
 638:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1690              		.loc 1 638 1 is_stmt 0 view .LVU422
 1691 0012 7047     		bx	lr
 1692              	.L101:
 1693              		.align	2
 1694              	.L100:
 1695 0014 00ED00E0 		.word	-536810240
 1696              		.cfi_endproc
 1697              	.LFE884:
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 135


 1699              		.section	.text.HAL_MPU_DisableRegion_NS,"ax",%progbits
 1700              		.align	1
 1701              		.global	HAL_MPU_DisableRegion_NS
 1702              		.syntax unified
 1703              		.thumb
 1704              		.thumb_func
 1706              	HAL_MPU_DisableRegion_NS:
 1707              	.LVL90:
 1708              	.LFB885:
 646:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   /* Check the parameters */
 1709              		.loc 1 646 1 is_stmt 1 view -0
 1710              		.cfi_startproc
 1711              		@ args = 0, pretend = 0, frame = 0
 1712              		@ frame_needed = 0, uses_anonymous_args = 0
 1713              		@ link register save eliminated.
 648:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1714              		.loc 1 648 3 view .LVU424
 651:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1715              		.loc 1 651 3 view .LVU425
 651:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1716              		.loc 1 651 15 is_stmt 0 view .LVU426
 1717 0000 044B     		ldr	r3, .L103
 1718 0002 C3F89800 		str	r0, [r3, #152]
 654:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 1719              		.loc 1 654 3 is_stmt 1 view .LVU427
 1720 0006 D3F8A020 		ldr	r2, [r3, #160]
 1721 000a 22F00102 		bic	r2, r2, #1
 1722 000e C3F8A020 		str	r2, [r3, #160]
 655:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** #endif /* CPU_IN_SECURE_STATE */
 1723              		.loc 1 655 1 is_stmt 0 view .LVU428
 1724 0012 7047     		bx	lr
 1725              	.L104:
 1726              		.align	2
 1727              	.L103:
 1728 0014 00ED02E0 		.word	-536679168
 1729              		.cfi_endproc
 1730              	.LFE885:
 1732              		.section	.text.HAL_MPU_ConfigRegion,"ax",%progbits
 1733              		.align	1
 1734              		.global	HAL_MPU_ConfigRegion
 1735              		.syntax unified
 1736              		.thumb
 1737              		.thumb_func
 1739              	HAL_MPU_ConfigRegion:
 1740              	.LVL91:
 1741              	.LFB886:
 666:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   MPU_ConfigRegion(MPU, pMPU_RegionInit);
 1742              		.loc 1 666 1 is_stmt 1 view -0
 1743              		.cfi_startproc
 1744              		@ args = 0, pretend = 0, frame = 0
 1745              		@ frame_needed = 0, uses_anonymous_args = 0
 666:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   MPU_ConfigRegion(MPU, pMPU_RegionInit);
 1746              		.loc 1 666 1 is_stmt 0 view .LVU430
 1747 0000 08B5     		push	{r3, lr}
 1748              	.LCFI8:
 1749              		.cfi_def_cfa_offset 8
 1750              		.cfi_offset 3, -8
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 136


 1751              		.cfi_offset 14, -4
 1752 0002 0146     		mov	r1, r0
 667:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 1753              		.loc 1 667 3 is_stmt 1 view .LVU431
 1754 0004 0148     		ldr	r0, .L107
 1755              	.LVL92:
 667:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 1756              		.loc 1 667 3 is_stmt 0 view .LVU432
 1757 0006 FFF7FEFF 		bl	MPU_ConfigRegion
 1758              	.LVL93:
 668:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1759              		.loc 1 668 1 view .LVU433
 1760 000a 08BD     		pop	{r3, pc}
 1761              	.L108:
 1762              		.align	2
 1763              	.L107:
 1764 000c 90ED00E0 		.word	-536810096
 1765              		.cfi_endproc
 1766              	.LFE886:
 1768              		.section	.text.HAL_MPU_ConfigRegion_NS,"ax",%progbits
 1769              		.align	1
 1770              		.global	HAL_MPU_ConfigRegion_NS
 1771              		.syntax unified
 1772              		.thumb
 1773              		.thumb_func
 1775              	HAL_MPU_ConfigRegion_NS:
 1776              	.LVL94:
 1777              	.LFB887:
 678:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   MPU_ConfigRegion(MPU_NS, pMPU_RegionInit);
 1778              		.loc 1 678 1 is_stmt 1 view -0
 1779              		.cfi_startproc
 1780              		@ args = 0, pretend = 0, frame = 0
 1781              		@ frame_needed = 0, uses_anonymous_args = 0
 678:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   MPU_ConfigRegion(MPU_NS, pMPU_RegionInit);
 1782              		.loc 1 678 1 is_stmt 0 view .LVU435
 1783 0000 08B5     		push	{r3, lr}
 1784              	.LCFI9:
 1785              		.cfi_def_cfa_offset 8
 1786              		.cfi_offset 3, -8
 1787              		.cfi_offset 14, -4
 1788 0002 0146     		mov	r1, r0
 679:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 1789              		.loc 1 679 3 is_stmt 1 view .LVU436
 1790 0004 0148     		ldr	r0, .L111
 1791              	.LVL95:
 679:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 1792              		.loc 1 679 3 is_stmt 0 view .LVU437
 1793 0006 FFF7FEFF 		bl	MPU_ConfigRegion
 1794              	.LVL96:
 680:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** #endif /* CPU_IN_SECURE_STATE */
 1795              		.loc 1 680 1 view .LVU438
 1796 000a 08BD     		pop	{r3, pc}
 1797              	.L112:
 1798              		.align	2
 1799              	.L111:
 1800 000c 90ED02E0 		.word	-536679024
 1801              		.cfi_endproc
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 137


 1802              	.LFE887:
 1804              		.section	.text.HAL_MPU_ConfigMemoryAttributes,"ax",%progbits
 1805              		.align	1
 1806              		.global	HAL_MPU_ConfigMemoryAttributes
 1807              		.syntax unified
 1808              		.thumb
 1809              		.thumb_func
 1811              	HAL_MPU_ConfigMemoryAttributes:
 1812              	.LVL97:
 1813              	.LFB888:
 690:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   MPU_ConfigMemoryAttributes(MPU, pMPU_AttributesInit);
 1814              		.loc 1 690 1 is_stmt 1 view -0
 1815              		.cfi_startproc
 1816              		@ args = 0, pretend = 0, frame = 0
 1817              		@ frame_needed = 0, uses_anonymous_args = 0
 690:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   MPU_ConfigMemoryAttributes(MPU, pMPU_AttributesInit);
 1818              		.loc 1 690 1 is_stmt 0 view .LVU440
 1819 0000 08B5     		push	{r3, lr}
 1820              	.LCFI10:
 1821              		.cfi_def_cfa_offset 8
 1822              		.cfi_offset 3, -8
 1823              		.cfi_offset 14, -4
 1824 0002 0146     		mov	r1, r0
 691:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 1825              		.loc 1 691 3 is_stmt 1 view .LVU441
 1826 0004 0148     		ldr	r0, .L115
 1827              	.LVL98:
 691:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 1828              		.loc 1 691 3 is_stmt 0 view .LVU442
 1829 0006 FFF7FEFF 		bl	MPU_ConfigMemoryAttributes
 1830              	.LVL99:
 692:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** 
 1831              		.loc 1 692 1 view .LVU443
 1832 000a 08BD     		pop	{r3, pc}
 1833              	.L116:
 1834              		.align	2
 1835              	.L115:
 1836 000c 90ED00E0 		.word	-536810096
 1837              		.cfi_endproc
 1838              	.LFE888:
 1840              		.section	.text.HAL_MPU_ConfigMemoryAttributes_NS,"ax",%progbits
 1841              		.align	1
 1842              		.global	HAL_MPU_ConfigMemoryAttributes_NS
 1843              		.syntax unified
 1844              		.thumb
 1845              		.thumb_func
 1847              	HAL_MPU_ConfigMemoryAttributes_NS:
 1848              	.LVL100:
 1849              	.LFB889:
 702:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   MPU_ConfigMemoryAttributes(MPU_NS, pMPU_AttributesInit);
 1850              		.loc 1 702 1 is_stmt 1 view -0
 1851              		.cfi_startproc
 1852              		@ args = 0, pretend = 0, frame = 0
 1853              		@ frame_needed = 0, uses_anonymous_args = 0
 702:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c ****   MPU_ConfigMemoryAttributes(MPU_NS, pMPU_AttributesInit);
 1854              		.loc 1 702 1 is_stmt 0 view .LVU445
 1855 0000 08B5     		push	{r3, lr}
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 138


 1856              	.LCFI11:
 1857              		.cfi_def_cfa_offset 8
 1858              		.cfi_offset 3, -8
 1859              		.cfi_offset 14, -4
 1860 0002 0146     		mov	r1, r0
 703:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 1861              		.loc 1 703 3 is_stmt 1 view .LVU446
 1862 0004 0148     		ldr	r0, .L119
 1863              	.LVL101:
 703:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** }
 1864              		.loc 1 703 3 is_stmt 0 view .LVU447
 1865 0006 FFF7FEFF 		bl	MPU_ConfigMemoryAttributes
 1866              	.LVL102:
 704:../../Drivers/STM32N6xx_HAL_Driver/Src/stm32n6xx_hal_cortex.c **** #endif /* CPU_IN_SECURE_STATE */
 1867              		.loc 1 704 1 view .LVU448
 1868 000a 08BD     		pop	{r3, pc}
 1869              	.L120:
 1870              		.align	2
 1871              	.L119:
 1872 000c 90ED02E0 		.word	-536679024
 1873              		.cfi_endproc
 1874              	.LFE889:
 1876              		.text
 1877              	.Letext0:
 1878              		.file 4 "../../Drivers/CMSIS/Device/ST/STM32N6xx/Include/stm32n657xx.h"
 1879              		.file 5 "C:\\ST\\STM32CubeIDE_2.0.0\\STM32CubeIDE\\plugins\\com.st.stm32cube.ide.mcu.externaltools
 1880              		.file 6 "C:\\ST\\STM32CubeIDE_2.0.0\\STM32CubeIDE\\plugins\\com.st.stm32cube.ide.mcu.externaltools
 1881              		.file 7 "../../Drivers/STM32N6xx_HAL_Driver/Inc/stm32n6xx_hal_cortex.h"
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 139


DEFINED SYMBOLS
                            *ABS*:00000000 stm32n6xx_hal_cortex.c
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:26     .text.__NVIC_EnableIRQ:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:31     .text.__NVIC_EnableIRQ:00000000 __NVIC_EnableIRQ
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:65     .text.__NVIC_EnableIRQ:00000018 $d
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:70     .text.__NVIC_DisableIRQ:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:75     .text.__NVIC_DisableIRQ:00000000 __NVIC_DisableIRQ
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:136    .text.__NVIC_DisableIRQ:00000020 $d
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:141    .text.__NVIC_SetPriority:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:146    .text.__NVIC_SetPriority:00000000 __NVIC_SetPriority
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:193    .text.__NVIC_SetPriority:00000024 $d
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:198    .text.__NVIC_GetPriority:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:203    .text.__NVIC_GetPriority:00000000 __NVIC_GetPriority
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:243    .text.__NVIC_GetPriority:00000020 $d
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:248    .text.NVIC_EncodePriority:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:253    .text.NVIC_EncodePriority:00000000 NVIC_EncodePriority
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:315    .text.NVIC_DecodePriority:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:320    .text.NVIC_DecodePriority:00000000 NVIC_DecodePriority
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:389    .text.__NVIC_SystemReset:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:394    .text.__NVIC_SystemReset:00000000 __NVIC_SystemReset
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:455    .text.__NVIC_SystemReset:0000001c $d
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:461    .text.MPU_ConfigRegion:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:466    .text.MPU_ConfigRegion:00000000 MPU_ConfigRegion
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:534    .text.MPU_ConfigMemoryAttributes:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:539    .text.MPU_ConfigMemoryAttributes:00000000 MPU_ConfigMemoryAttributes
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:604    .text.HAL_NVIC_SetPriorityGrouping:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:610    .text.HAL_NVIC_SetPriorityGrouping:00000000 HAL_NVIC_SetPriorityGrouping
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:664    .text.HAL_NVIC_SetPriorityGrouping:00000020 $d
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:669    .text.HAL_NVIC_SetPriority:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:675    .text.HAL_NVIC_SetPriority:00000000 HAL_NVIC_SetPriority
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:725    .text.HAL_NVIC_SetPriority:0000001c $d
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:730    .text.HAL_NVIC_EnableIRQ:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:736    .text.HAL_NVIC_EnableIRQ:00000000 HAL_NVIC_EnableIRQ
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:759    .text.HAL_NVIC_DisableIRQ:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:765    .text.HAL_NVIC_DisableIRQ:00000000 HAL_NVIC_DisableIRQ
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:788    .text.HAL_NVIC_SystemReset:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:794    .text.HAL_NVIC_SystemReset:00000000 HAL_NVIC_SystemReset
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:813    .text.HAL_SYSTICK_Config:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:819    .text.HAL_SYSTICK_Config:00000000 HAL_SYSTICK_Config
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:884    .text.HAL_SYSTICK_Config:00000024 $d
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:889    .text.HAL_NVIC_GetPriorityGrouping:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:895    .text.HAL_NVIC_GetPriorityGrouping:00000000 HAL_NVIC_GetPriorityGrouping
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:919    .text.HAL_NVIC_GetPriorityGrouping:0000000c $d
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:924    .text.HAL_NVIC_GetPriority:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:930    .text.HAL_NVIC_GetPriority:00000000 HAL_NVIC_GetPriority
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:966    .text.HAL_NVIC_SetPendingIRQ:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:972    .text.HAL_NVIC_SetPendingIRQ:00000000 HAL_NVIC_SetPendingIRQ
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:1014   .text.HAL_NVIC_SetPendingIRQ:00000018 $d
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:1019   .text.HAL_NVIC_GetPendingIRQ:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:1025   .text.HAL_NVIC_GetPendingIRQ:00000000 HAL_NVIC_GetPendingIRQ
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:1071   .text.HAL_NVIC_GetPendingIRQ:00000020 $d
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:1076   .text.HAL_NVIC_ClearPendingIRQ:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:1082   .text.HAL_NVIC_ClearPendingIRQ:00000000 HAL_NVIC_ClearPendingIRQ
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:1124   .text.HAL_NVIC_ClearPendingIRQ:00000018 $d
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:1129   .text.HAL_NVIC_GetActive:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:1135   .text.HAL_NVIC_GetActive:00000000 HAL_NVIC_GetActive
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:1180   .text.HAL_NVIC_GetActive:00000020 $d
ARM GAS  C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s 			page 140


C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:1185   .text.HAL_SYSTICK_CLKSourceConfig:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:1191   .text.HAL_SYSTICK_CLKSourceConfig:00000000 HAL_SYSTICK_CLKSourceConfig
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:1212   .text.HAL_SYSTICK_Callback:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:1218   .text.HAL_SYSTICK_Callback:00000000 HAL_SYSTICK_Callback
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:1231   .text.HAL_SYSTICK_IRQHandler:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:1237   .text.HAL_SYSTICK_IRQHandler:00000000 HAL_SYSTICK_IRQHandler
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:1257   .text.HAL_CORTEX_ClearEvent:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:1263   .text.HAL_CORTEX_ClearEvent:00000000 HAL_CORTEX_ClearEvent
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:1287   .text.HAL_MPU_Enable:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:1293   .text.HAL_MPU_Enable:00000000 HAL_MPU_Enable
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:1361   .text.HAL_MPU_Enable:00000020 $d
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:1366   .text.HAL_MPU_Enable_NS:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:1372   .text.HAL_MPU_Enable_NS:00000000 HAL_MPU_Enable_NS
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:1440   .text.HAL_MPU_Enable_NS:00000020 $d
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:1445   .text.HAL_MPU_Disable:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:1451   .text.HAL_MPU_Disable:00000000 HAL_MPU_Disable
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:1518   .text.HAL_MPU_Disable:00000024 $d
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:1523   .text.HAL_MPU_Disable_NS:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:1529   .text.HAL_MPU_Disable_NS:00000000 HAL_MPU_Disable_NS
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:1596   .text.HAL_MPU_Disable_NS:00000024 $d
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:1601   .text.HAL_MPU_EnableRegion:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:1607   .text.HAL_MPU_EnableRegion:00000000 HAL_MPU_EnableRegion
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:1629   .text.HAL_MPU_EnableRegion:00000014 $d
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:1634   .text.HAL_MPU_EnableRegion_NS:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:1640   .text.HAL_MPU_EnableRegion_NS:00000000 HAL_MPU_EnableRegion_NS
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:1662   .text.HAL_MPU_EnableRegion_NS:00000014 $d
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:1667   .text.HAL_MPU_DisableRegion:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:1673   .text.HAL_MPU_DisableRegion:00000000 HAL_MPU_DisableRegion
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:1695   .text.HAL_MPU_DisableRegion:00000014 $d
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:1700   .text.HAL_MPU_DisableRegion_NS:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:1706   .text.HAL_MPU_DisableRegion_NS:00000000 HAL_MPU_DisableRegion_NS
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:1728   .text.HAL_MPU_DisableRegion_NS:00000014 $d
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:1733   .text.HAL_MPU_ConfigRegion:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:1739   .text.HAL_MPU_ConfigRegion:00000000 HAL_MPU_ConfigRegion
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:1764   .text.HAL_MPU_ConfigRegion:0000000c $d
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:1769   .text.HAL_MPU_ConfigRegion_NS:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:1775   .text.HAL_MPU_ConfigRegion_NS:00000000 HAL_MPU_ConfigRegion_NS
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:1800   .text.HAL_MPU_ConfigRegion_NS:0000000c $d
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:1805   .text.HAL_MPU_ConfigMemoryAttributes:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:1811   .text.HAL_MPU_ConfigMemoryAttributes:00000000 HAL_MPU_ConfigMemoryAttributes
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:1836   .text.HAL_MPU_ConfigMemoryAttributes:0000000c $d
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:1841   .text.HAL_MPU_ConfigMemoryAttributes_NS:00000000 $t
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:1847   .text.HAL_MPU_ConfigMemoryAttributes_NS:00000000 HAL_MPU_ConfigMemoryAttributes_NS
C:\Users\SMART\AppData\Local\Temp\ccbO92uj.s:1872   .text.HAL_MPU_ConfigMemoryAttributes_NS:0000000c $d

NO UNDEFINED SYMBOLS
