######################################################
######################################################
## These constraints are for Mark-1 RPI/FPGA shield ##
######################################################
######################################################

######################
# Timing Constraints #
######################

##### Grouping Constraints #####
NET OSC_FPGA TNM_NET = clk50_grp;
NET DRAM_CLK TNM_NET = clk100_grp;

##### Clock Period Constraints #####
TIMESPEC TS_PER_CLK50 = PERIOD "clk50_grp" 20.0 ns ;
TIMESPEC TS_PER_CLK100 = PERIOD "clk100_grp" 10.0 ns;

#######################
# Pin LOC Constraints #
######################

##### Bank 2 #####
#NET SHIELD_RST    LOC = "P40"  ;# IO_L64N_D9_2
NET "LED<0>"        LOC = "P58"  ;# IO_L64P_D8_2
NET "LED<1>"        LOC = "P59"  ;# IO_L62N_D6_2
NET "PB<0>"        LOC = "P67"  ;# IO_L64P_D8_2
NET "PB<1>"        LOC = "P61"  ;# IO_L62N_D6_2
NET "OSC_FPGA"      LOC = "P124"  ;# IO_L30N_GCLK0_USERCCLK_2


NET "DRAM_CKE"	LOC = "P24"		| IOSTANDARD = LVTTL | SLEW = FAST | IOB=TRUE  ;
NET "DRAM_CLK"	LOC = "P23"	| IOSTANDARD = LVTTL | SLEW = FAST | IOB=TRUE  ;

NET "DRAM_CAS_N"	LOC = "P143"	| IOSTANDARD = LVTTL | SLEW = FAST | IOB=TRUE  ;
NET "DRAM_RAS_N"	LOC = "P142"	| IOSTANDARD = LVTTL | SLEW = FAST | IOB=TRUE  ;
NET "DRAM_WE_N"	LOC = "P144"	| IOSTANDARD = LVTTL | SLEW = FAST | IOB=TRUE  ;
NET "DRAM_CS_N"	LOC = "P141"	| IOSTANDARD = LVTTL | SLEW = FAST | IOB=TRUE  ;

NET "DRAM_BA<0>"	LOC = "P140"	| IOSTANDARD = LVTTL | SLEW = FAST | IOB=TRUE  ;
NET "DRAM_BA<1>"	LOC = "P1"		| IOSTANDARD = LVTTL | SLEW = FAST | IOB=TRUE  ;

NET "DRAM_DQM<0>" LOC = "P139"	| IOSTANDARD = LVTTL | SLEW = FAST | IOB=TRUE  ;
NET "DRAM_DQM<1>" LOC = "P22"	| IOSTANDARD = LVTTL | SLEW = FAST | IOB=TRUE  ;	
	
NET "DRAM_ADDR<0>"	LOC = "P5"	| IOSTANDARD = LVTTL | SLEW = FAST | IOB=TRUE  ;	
NET "DRAM_ADDR<1>"	LOC = "P6"	| IOSTANDARD = LVTTL | SLEW = FAST | IOB=TRUE  ;	
NET "DRAM_ADDR<2>"	LOC = "P7"	| IOSTANDARD = LVTTL | SLEW = FAST | IOB=TRUE  ;	
NET "DRAM_ADDR<3>"	LOC = "P8"	| IOSTANDARD = LVTTL | SLEW = FAST | IOB=TRUE  ;	
NET "DRAM_ADDR<4>"	LOC = "P35"	| IOSTANDARD = LVTTL | SLEW = FAST | IOB=TRUE  ;	
NET "DRAM_ADDR<5>"	LOC = "P34"	| IOSTANDARD = LVTTL | SLEW = FAST | IOB=TRUE  ;	
NET "DRAM_ADDR<6>"	LOC = "P33"	| IOSTANDARD = LVTTL | SLEW = FAST | IOB=TRUE  ;	
NET "DRAM_ADDR<7>"	LOC = "P32"	| IOSTANDARD = LVTTL | SLEW = FAST | IOB=TRUE  ;	
NET "DRAM_ADDR<8>"	LOC = "P30"	| IOSTANDARD = LVTTL | SLEW = FAST | IOB=TRUE  ;	
NET "DRAM_ADDR<9>"	LOC = "P29"	| IOSTANDARD = LVTTL | SLEW = FAST | IOB=TRUE  ;	
NET "DRAM_ADDR<10>"	LOC = "P2"		| IOSTANDARD = LVTTL | SLEW = FAST | IOB=TRUE  ;		
NET "DRAM_ADDR<11>"	LOC = "P27"	| IOSTANDARD = LVTTL | SLEW = FAST | IOB=TRUE  ;	
NET "DRAM_ADDR<12>"	LOC = "P26"	| IOSTANDARD = LVTTL | SLEW = FAST | IOB=TRUE  ;		

NET "DRAM_DQ<0>" LOC = "P126"	| IOSTANDARD = LVTTL | SLEW = FAST | IOB=TRUE  ;	
NET "DRAM_DQ<1>" LOC = "P127"	| IOSTANDARD = LVTTL | SLEW = FAST | IOB=TRUE  ;	
NET "DRAM_DQ<2>" LOC = "P131"	| IOSTANDARD = LVTTL | SLEW = FAST | IOB=TRUE  ;	
NET "DRAM_DQ<3>" LOC = "P132"	| IOSTANDARD = LVTTL | SLEW = FAST | IOB=TRUE  ;	
NET "DRAM_DQ<4>" LOC = "P133"	| IOSTANDARD = LVTTL | SLEW = FAST | IOB=TRUE  ;	
NET "DRAM_DQ<5>" LOC = "P134"	| IOSTANDARD = LVTTL | SLEW = FAST | IOB=TRUE  ;	
NET "DRAM_DQ<6>" LOC = "P137"	| IOSTANDARD = LVTTL | SLEW = FAST | IOB=TRUE  ;	
NET "DRAM_DQ<7>" LOC = "P138"	| IOSTANDARD = LVTTL | SLEW = FAST | IOB=TRUE  ;	
NET "DRAM_DQ<8>" LOC = "P17"		| IOSTANDARD = LVTTL | SLEW = FAST | IOB=TRUE  ;	
NET "DRAM_DQ<9>" LOC = "P16"		| IOSTANDARD = LVTTL | SLEW = FAST | IOB=TRUE  ;	
NET "DRAM_DQ<10>" LOC = "P15"	| IOSTANDARD = LVTTL | SLEW = FAST | IOB=TRUE  ;	
NET "DRAM_DQ<11>" LOC = "P14"	| IOSTANDARD = LVTTL | SLEW = FAST | IOB=TRUE  ;	
NET "DRAM_DQ<12>" LOC = "P12"	| IOSTANDARD = LVTTL | SLEW = FAST | IOB=TRUE  ;	
NET "DRAM_DQ<13>" LOC = "P11"	| IOSTANDARD = LVTTL | SLEW = FAST | IOB=TRUE  ;		
NET "DRAM_DQ<14>" LOC = "P10"	| IOSTANDARD = LVTTL | SLEW = FAST | IOB=TRUE  ;	
NET "DRAM_DQ<15>" LOC = "P9"	| IOSTANDARD = LVTTL | SLEW = FAST | IOB=TRUE  ;	
