{"primaryContentSections":[{"declarations":[{"tokens":[{"text":"func","kind":"keyword"},{"text":" ","kind":"text"},{"text":"compile","kind":"identifier"},{"text":"<","kind":"text"},{"text":"T","kind":"genericParameter"},{"text":">(","kind":"text"},{"text":"machine","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"Machine","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Machine","kind":"typeIdentifier","preciseIdentifier":"s:12VHDLMachines7MachineV"},{"text":", ","kind":"text"},{"text":"name","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"VariableName","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV"},{"text":", ","kind":"text"},{"text":"createRepresentation","kind":"externalParam"},{"text":": ","kind":"text"},{"text":"@escaping","kind":"keyword"},{"text":" (","kind":"text"},{"text":"Machine","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Machine","kind":"typeIdentifier","preciseIdentifier":"s:12VHDLMachines7MachineV"},{"text":", ","kind":"text"},{"text":"VariableName","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV"},{"text":") -> ","kind":"text"},{"text":"T","kind":"typeIdentifier"},{"text":"? = {\n            MachineRepresentation(machine: $0, name: $1)\n        }) -> ","kind":"text"},{"text":"FileWrapper","kind":"typeIdentifier","preciseIdentifier":"s:10SwiftUtils11FileWrapperC"},{"text":"? ","kind":"text"},{"text":"where","kind":"keyword"},{"text":" ","kind":"text"},{"text":"T","kind":"typeIdentifier"},{"text":" : ","kind":"text"},{"text":"MachineVHDLRepresentable","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineVHDLRepresentable","kind":"typeIdentifier","preciseIdentifier":"s:12VHDLMachines24MachineVHDLRepresentableP"}],"platforms":["Linux"],"languages":["swift"]}],"kind":"declarations"},{"parameters":[{"name":"machine","content":[{"type":"paragraph","inlineContent":[{"text":"The machine to compile.","type":"text"}]}]},{"name":"name","content":[{"inlineContent":[{"type":"text","text":"The name of the machine."}],"type":"paragraph"}]},{"name":"createRepresentation","content":[{"type":"paragraph","inlineContent":[{"text":"A function that creates the VHDL representation used.","type":"text"}]}]}],"kind":"parameters"},{"content":[{"level":2,"anchor":"return-value","text":"Return Value","type":"heading"},{"inlineContent":[{"text":"A ","type":"text"},{"type":"codeVoice","code":"FileWrapper"},{"text":" consisting of the VHDL source files within an unnamed parent folder.","type":"text"}],"type":"paragraph"}],"kind":"content"},{"content":[{"type":"heading","text":"Discussion","anchor":"discussion","level":2},{"type":"aside","name":"See Also","content":[{"type":"paragraph","inlineContent":[{"text":"","type":"text"},{"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineVHDLRepresentable","type":"reference","isActive":true},{"text":".","type":"text"}]}],"style":"note"}],"kind":"content"}],"metadata":{"modules":[{"name":"VHDLMachines"}],"title":"compile(machine:name:createRepresentation:)","externalID":"s:12VHDLMachines12VHDLCompilerV7compile7machine4name20createRepresentation10SwiftUtils11FileWrapperCSgAA7MachineV_11VHDLParsing12VariableNameVxSgAM_APtctAA0L17VHDLRepresentableRzlF","roleHeading":"Instance Method","role":"symbol","fragments":[{"kind":"keyword","text":"func"},{"kind":"text","text":" "},{"kind":"identifier","text":"compile"},{"kind":"text","text":"<"},{"kind":"genericParameter","text":"T"},{"kind":"text","text":">("},{"kind":"externalParam","text":"machine"},{"kind":"text","text":": "},{"preciseIdentifier":"s:12VHDLMachines7MachineV","kind":"typeIdentifier","text":"Machine"},{"kind":"text","text":", "},{"kind":"externalParam","text":"name"},{"kind":"text","text":": "},{"preciseIdentifier":"s:11VHDLParsing12VariableNameV","text":"VariableName","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"createRepresentation","kind":"externalParam"},{"text":": (","kind":"text"},{"preciseIdentifier":"s:12VHDLMachines7MachineV","text":"Machine","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"preciseIdentifier":"s:11VHDLParsing12VariableNameV","text":"VariableName","kind":"typeIdentifier"},{"text":") -> ","kind":"text"},{"text":"T","kind":"typeIdentifier"},{"text":"?) -> ","kind":"text"},{"preciseIdentifier":"s:10SwiftUtils11FileWrapperC","text":"FileWrapper","kind":"typeIdentifier"},{"text":"?","kind":"text"}],"symbolKind":"method"},"identifier":{"url":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLCompiler\/compile(machine:name:createRepresentation:)","interfaceLanguage":"swift"},"kind":"symbol","sections":[],"hierarchy":{"paths":[["doc:\/\/VHDLMachines\/documentation\/VHDLMachines","doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLCompiler"]]},"abstract":[{"text":"Compile a machine into a VHDL source file within the machine folder.","type":"text"}],"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlmachines\/vhdlcompiler\/compile(machine:name:createrepresentation:)"]}],"schemaVersion":{"patch":0,"minor":3,"major":0},"references":{"doc://VHDLMachines/documentation/VHDLMachines":{"title":"VHDLMachines","role":"collection","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines","url":"\/documentation\/vhdlmachines","kind":"symbol","abstract":[]},"doc://VHDLMachines/documentation/VHDLMachines/VHDLCompiler/compile(machine:name:createRepresentation:)":{"title":"compile(machine:name:createRepresentation:)","url":"\/documentation\/vhdlmachines\/vhdlcompiler\/compile(machine:name:createrepresentation:)","abstract":[{"type":"text","text":"Compile a machine into a VHDL source file within the machine folder."}],"role":"symbol","fragments":[{"kind":"keyword","text":"func"},{"kind":"text","text":" "},{"kind":"identifier","text":"compile"},{"kind":"text","text":"<"},{"kind":"genericParameter","text":"T"},{"kind":"text","text":">("},{"kind":"externalParam","text":"machine"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"Machine","preciseIdentifier":"s:12VHDLMachines7MachineV"},{"kind":"text","text":", "},{"kind":"externalParam","text":"name"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"VariableName","preciseIdentifier":"s:11VHDLParsing12VariableNameV"},{"kind":"text","text":", "},{"kind":"externalParam","text":"createRepresentation"},{"text":": (","kind":"text"},{"preciseIdentifier":"s:12VHDLMachines7MachineV","text":"Machine","kind":"typeIdentifier"},{"text":", ","kind":"text"},{"text":"VariableName","kind":"typeIdentifier","preciseIdentifier":"s:11VHDLParsing12VariableNameV"},{"text":") -> ","kind":"text"},{"text":"T","kind":"typeIdentifier"},{"text":"?) -> ","kind":"text"},{"text":"FileWrapper","kind":"typeIdentifier","preciseIdentifier":"s:10SwiftUtils11FileWrapperC"},{"text":"?","kind":"text"}],"type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLCompiler\/compile(machine:name:createRepresentation:)","kind":"symbol"},"doc://VHDLMachines/documentation/VHDLMachines/Machine":{"navigatorTitle":[{"kind":"identifier","text":"Machine"}],"fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"Machine"}],"title":"Machine","role":"symbol","type":"topic","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Machine","url":"\/documentation\/vhdlmachines\/machine","kind":"symbol","abstract":[{"type":"text","text":"The VHDL implementation of an LLFSM."}]},"doc://VHDLMachines/documentation/VHDLMachines/VHDLCompiler":{"identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/VHDLCompiler","type":"topic","kind":"symbol","fragments":[{"kind":"keyword","text":"struct"},{"kind":"text","text":" "},{"kind":"identifier","text":"VHDLCompiler"}],"navigatorTitle":[{"kind":"identifier","text":"VHDLCompiler"}],"role":"symbol","title":"VHDLCompiler","url":"\/documentation\/vhdlmachines\/vhdlcompiler","abstract":[{"text":"A struct that compiles a VHDL machine into a VHDL source file (vhd).","type":"text"}]},"doc://VHDLMachines/documentation/VHDLMachines/MachineVHDLRepresentable":{"navigatorTitle":[{"kind":"identifier","text":"MachineVHDLRepresentable"}],"type":"topic","abstract":[{"type":"text","text":"Provide abstract "},{"type":"codeVoice","code":"VHDL"},{"text":" representation of a ","type":"text"},{"type":"reference","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/Machine","isActive":true},{"text":".","type":"text"}],"fragments":[{"kind":"keyword","text":"protocol"},{"kind":"text","text":" "},{"kind":"identifier","text":"MachineVHDLRepresentable"}],"url":"\/documentation\/vhdlmachines\/machinevhdlrepresentable","identifier":"doc:\/\/VHDLMachines\/documentation\/VHDLMachines\/MachineVHDLRepresentable","title":"MachineVHDLRepresentable","kind":"symbol","role":"symbol"}}}