 Physical Design Verification - Flows Job Number: 113147248 Austin, Texas, United States Posted: Oct. 13, 2017 Weekly Hours: 40.00 Job Summary As a senior member of our CAD team, you will architect, develop, maintain and enhance physical design verification (PDV) flows. The role requires the candidate to work and lead development of flows for the different technology nodes and tool sets. Working alongside with CAD team, you will be interfacing with the custom digital/analog/mixed-signal design and physical design (PD) teams. You will need to have a deep understanding of design rule checks for (DRC) and LVS runsets, writing from scratch and/or modify existing ones. Also you should have worked with the Design for Manufacturability (DFM) rules at different geometries. Key Qualifications Typically requires 10+ years of industry experience in chip design process. At least 3+ years of technical management or technical leadership experience in physical verification Very efficient programming capabilities in Perl, TCL, C, Makefile Expert in Calibre or Hercules/ICV runset programming for DRC/LVS/ERC/PERC/DFM Knowledge of parasitic extraction and its interface with Calibre/Hercules a plus Tapeout experience in various technology nodes Description Develop, maintain and enhance flows for all aspects of physical verification and methodology. Coordinate/Lead effort of validating the flows, enhancing for custom checks and data generation Interact with the design and PD teams to facilitate the chip design process Familiar with the Electrical rule checks (ERC) and Programmable ERCs Deep understanding of sub-micron technology nodes and its challenges Education BS/MS in EE/CS/CE or equivalent 