<use f='llvm/llvm/include/llvm/ADT/APInt.h' l='542' u='c' c='_ZN4llvm5APInt17getSignedMaxValueEj'/>
<use f='llvm/llvm/include/llvm/ADT/APInt.h' l='1461' u='c' c='_ZN4llvm5APInt9setBitValEjb'/>
<def f='llvm/llvm/include/llvm/ADT/APInt.h' l='1525' ll='1532' type='void llvm::APInt::clearBit(unsigned int BitPosition)'/>
<use f='llvm/llvm/include/llvm/ADT/APInt.h' l='1543' u='c' c='_ZN4llvm5APInt12clearSignBitEv'/>
<doc f='llvm/llvm/include/llvm/ADT/APInt.h' l='1522'>/// Set a given bit to 0.
  ///
  /// Set the given bit to 0 whose position is given as &quot;bitPosition&quot;.</doc>
<use f='llvm/lldb/source/Utility/Scalar.cpp' l='873' u='c' c='_ZN12lldb_private6Scalar8ClearBitEj'/>
<use f='llvm/llvm/lib/Analysis/ValueTracking.cpp' l='1684' u='c' c='_ZL28computeKnownBitsFromOperatorPKN4llvm8OperatorERKNS_5APIntERNS_9KnownBitsEjRKN12_GLOBAL__N_15QueryE'/>
<use f='llvm/llvm/lib/Analysis/VectorUtils.cpp' l='936' u='c' c='_ZN4llvm26possiblyDemandedEltsInMaskEPNS_5ValueE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeFloatTypes.cpp' l='258' u='c' c='_ZN4llvm16DAGTypeLegalizer19SoftenFloatRes_FABSEPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='3347' u='c' c='_ZNK4llvm12SelectionDAG16computeKnownBitsENS_7SDValueERKNS_5APIntEj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='3904' u='c' c='_ZNK4llvm12SelectionDAG18ComputeNumSignBitsENS_7SDValueERKNS_5APIntEj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='998' u='c' c='_ZNK4llvm14TargetLowering20SimplifyDemandedBitsENS_7SDValueERKNS_5APIntES4_RNS_9KnownBitsERNS0_17TargetLoweringOptEjb'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='2641' u='c' c='_ZNK4llvm14TargetLowering26SimplifyDemandedVectorEltsENS_7SDValueERKNS_5APIntERS2_S5_RNS0_17TargetLoweringOptEjb'/>
<use f='llvm/llvm/lib/IR/ConstantRange.cpp' l='765' u='c' c='_ZNK4llvm13ConstantRange8truncateEj'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='12556' u='c' c='_ZNK4llvm17PPCTargetLowering22DAGCombineTruncBoolExtEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='12557' u='c' c='_ZNK4llvm17PPCTargetLowering22DAGCombineTruncBoolExtEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='9674' u='c' c='_ZL20getHopForBuildVectorPKN4llvm17BuildVectorSDNodeERNS_12SelectionDAGEjNS_7SDValueES5_'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='38860' u='c' c='_ZNK4llvm17X86TargetLowering33SimplifyDemandedBitsForTargetNodeENS_7SDValueERKNS_5APIntES4_RNS_9KnownBitsERNS_14TargetLowering17TargetLoweringOptEj'/>
<use f='llvm/llvm/lib/Target/X86/X86InstCombineIntrinsic.cpp' l='1847' u='c' c='_ZNK4llvm10X86TTIImpl35simplifyDemandedVectorEltsIntrinsicERNS_12InstCombinerERNS_13IntrinsicInstENS_5APIntERS5_S6_S6_St8functionIFvPNS_11InstructionEjS5_S6_EE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstCombineIntrinsic.cpp' l='1858' u='c' c='_ZNK4llvm10X86TTIImpl35simplifyDemandedVectorEltsIntrinsicERNS_12InstCombinerERNS_13IntrinsicInstENS_5APIntERS5_S6_S6_St8functionIFvPNS_11InstructionEjS5_S6_EE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstCombineIntrinsic.cpp' l='1873' u='c' c='_ZNK4llvm10X86TTIImpl35simplifyDemandedVectorEltsIntrinsicERNS_12InstCombinerERNS_13IntrinsicInstENS_5APIntERS5_S6_S6_St8functionIFvPNS_11InstructionEjS5_S6_EE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstCombineIntrinsic.cpp' l='1909' u='c' c='_ZNK4llvm10X86TTIImpl35simplifyDemandedVectorEltsIntrinsicERNS_12InstCombinerERNS_13IntrinsicInstENS_5APIntERS5_S6_S6_St8functionIFvPNS_11InstructionEjS5_S6_EE'/>
<use f='llvm/llvm/lib/Transforms/InstCombine/InstCombineSimplifyDemanded.cpp' l='1185' u='c' c='_ZN4llvm16InstCombinerImpl26SimplifyDemandedVectorEltsEPNS_5ValueENS_5APIntERS3_jb'/>
<use f='llvm/llvm/lib/Transforms/InstCombine/InstCombineSimplifyDemanded.cpp' l='1210' u='c' c='_ZN4llvm16InstCombinerImpl26SimplifyDemandedVectorEltsEPNS_5ValueENS_5APIntERS3_jb'/>
<use f='llvm/llvm/lib/Transforms/InstCombine/InstCombineSimplifyDemanded.cpp' l='1390' u='c' c='_ZN4llvm16InstCombinerImpl26SimplifyDemandedVectorEltsEPNS_5ValueENS_5APIntERS3_jb'/>
<use f='llvm/llvm/lib/Transforms/InstCombine/InstCombineSimplifyDemanded.cpp' l='1392' u='c' c='_ZN4llvm16InstCombinerImpl26SimplifyDemandedVectorEltsEPNS_5ValueENS_5APIntERS3_jb'/>
<use f='llvm/llvm/lib/Transforms/InstCombine/InstCombineSimplifyDemanded.cpp' l='1484' u='c' c='_ZN4llvm16InstCombinerImpl26SimplifyDemandedVectorEltsEPNS_5ValueENS_5APIntERS3_jb'/>
<use f='llvm/llvm/lib/Transforms/InstCombine/InstCombineSimplifyDemanded.cpp' l='1486' u='c' c='_ZN4llvm16InstCombinerImpl26SimplifyDemandedVectorEltsEPNS_5ValueENS_5APIntERS3_jb'/>
<use f='llvm/llvm/lib/Transforms/Utils/Local.cpp' l='3116' u='c' c='_ZN4llvm31recognizeBSwapOrBitReverseIdiomEPNS_11InstructionEbbRNS_15SmallVectorImplIS1_EE'/>
<use f='llvm/llvm/lib/Transforms/Vectorize/LoadStoreVectorizer.cpp' l='516' u='c' c='_ZNK12_GLOBAL__N_110Vectorizer27lookThroughComplexAddressesEPN4llvm5ValueES3_NS1_5APIntEj'/>
