Analysis & Synthesis report for Project2
Sun Nov 12 21:49:28 2017
Quartus II 32-bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for User Entity Instance: Top-level Entity: |Project2
 12. Parameter Settings for User Entity Instance: PLL:PLL_inst|PLL_0002:pll_inst|altera_pll:altera_pll_i
 13. Parameter Settings for User Entity Instance: Processor:processor
 14. Parameter Settings for User Entity Instance: Processor:processor|Register:pc
 15. Parameter Settings for User Entity Instance: Processor:processor|InstMemory:instMem
 16. Parameter Settings for User Entity Instance: Processor:processor|RegisterFile:regs
 17. Parameter Settings for User Entity Instance: Processor:processor|RegisterFile:regs|Register:REGS[0].regs
 18. Parameter Settings for User Entity Instance: Processor:processor|RegisterFile:regs|Register:REGS[1].regs
 19. Parameter Settings for User Entity Instance: Processor:processor|RegisterFile:regs|Register:REGS[2].regs
 20. Parameter Settings for User Entity Instance: Processor:processor|RegisterFile:regs|Register:REGS[3].regs
 21. Parameter Settings for User Entity Instance: Processor:processor|RegisterFile:regs|Register:REGS[4].regs
 22. Parameter Settings for User Entity Instance: Processor:processor|RegisterFile:regs|Register:REGS[5].regs
 23. Parameter Settings for User Entity Instance: Processor:processor|RegisterFile:regs|Register:REGS[6].regs
 24. Parameter Settings for User Entity Instance: Processor:processor|RegisterFile:regs|Register:REGS[7].regs
 25. Parameter Settings for User Entity Instance: Processor:processor|RegisterFile:regs|Register:REGS[8].regs
 26. Parameter Settings for User Entity Instance: Processor:processor|RegisterFile:regs|Register:REGS[9].regs
 27. Parameter Settings for User Entity Instance: Processor:processor|RegisterFile:regs|Register:REGS[10].regs
 28. Parameter Settings for User Entity Instance: Processor:processor|RegisterFile:regs|Register:REGS[11].regs
 29. Parameter Settings for User Entity Instance: Processor:processor|RegisterFile:regs|Register:REGS[12].regs
 30. Parameter Settings for User Entity Instance: Processor:processor|RegisterFile:regs|Register:REGS[13].regs
 31. Parameter Settings for User Entity Instance: Processor:processor|RegisterFile:regs|Register:REGS[14].regs
 32. Parameter Settings for User Entity Instance: Processor:processor|RegisterFile:regs|Register:REGS[15].regs
 33. Parameter Settings for User Entity Instance: Processor:processor|SignExtension:sign_extend
 34. Parameter Settings for User Entity Instance: Processor:processor|Alu:alu
 35. Parameter Settings for User Entity Instance: Processor:processor|Memory:data_memory
 36. Port Connectivity Checks: "Processor:processor|Memory:data_memory"
 37. Port Connectivity Checks: "Processor:processor|Register:pc"
 38. Port Connectivity Checks: "Processor:processor"
 39. Elapsed Time Per Partition
 40. Analysis & Synthesis Messages
 41. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+---------------------------------+--------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Nov 12 21:49:27 2017      ;
; Quartus II 32-bit Version       ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                   ; Project2                                   ;
; Top-level Entity Name           ; Project2                                   ;
; Family                          ; Cyclone V                                  ;
; Logic utilization (in ALMs)     ; N/A                                        ;
; Total registers                 ; 23112                                      ;
; Total pins                      ; 54                                         ;
; Total virtual pins              ; 0                                          ;
; Total block memory bits         ; 0                                          ;
; Total DSP Blocks                ; 0                                          ;
; Total HSSI RX PCSs              ; 0                                          ;
; Total HSSI PMA RX Deserializers ; 0                                          ;
; Total HSSI TX PCSs              ; 0                                          ;
; Total HSSI TX Channels          ; 0                                          ;
; Total PLLs                      ; 1                                          ;
; Total DLLs                      ; 0                                          ;
+---------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; Project2           ; Project2           ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; On                 ; Off                ;
; Preserve fewer node names                                                       ; Off                ; On                 ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                         ;
+----------------------------------+-----------------+-----------------------------+-----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                   ; File Name with Absolute Path                                                      ; Library ;
+----------------------------------+-----------------+-----------------------------+-----------------------------------------------------------------------------------+---------+
; Processor.vh                     ; yes             ; User Unspecified File       ; C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Processor.vh        ;         ;
; SCProc-Controller.v              ; yes             ; User Verilog HDL File       ; C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/SCProc-Controller.v ;         ;
; RegisterFile.v                   ; yes             ; User Verilog HDL File       ; C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/RegisterFile.v      ;         ;
; Processor.v                      ; yes             ; User Verilog HDL File       ; C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Processor.v         ;         ;
; Mux4to1.v                        ; yes             ; User Verilog HDL File       ; C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Mux4to1.v           ;         ;
; Memory.v                         ; yes             ; User Verilog HDL File       ; C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Memory.v            ;         ;
; Decoder.v                        ; yes             ; User Verilog HDL File       ; C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Decoder.v           ;         ;
; Alu.v                            ; yes             ; User Verilog HDL File       ; C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Alu.v               ;         ;
; SignExtension.v                  ; yes             ; User Verilog HDL File       ; C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/SignExtension.v     ;         ;
; SevenSeg.v                       ; yes             ; User Verilog HDL File       ; C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/SevenSeg.v          ;         ;
; Register.v                       ; yes             ; User Verilog HDL File       ; C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Register.v          ;         ;
; Project2.v                       ; yes             ; User Verilog HDL File       ; C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Project2.v          ;         ;
; InstMemory.v                     ; yes             ; User Verilog HDL File       ; C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/InstMemory.v        ;         ;
; PLL.v                            ; yes             ; User Wizard-Generated File  ; C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/PLL.v               ; PLL     ;
; PLL/PLL_0002.v                   ; yes             ; User Verilog HDL File       ; C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/PLL/PLL_0002.v      ; PLL     ;
; altera_pll.v                     ; yes             ; Megafunction                ; d:/altera/13.1/quartus/libraries/megafunctions/altera_pll.v                       ;         ;
+----------------------------------+-----------------+-----------------------------+-----------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                         ;
+---------------------------------------------+-----------------------------------------------------------------------+
; Resource                                    ; Usage                                                                 ;
+---------------------------------------------+-----------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 16792                                                                 ;
;                                             ;                                                                       ;
; Combinational ALUT usage for logic          ; 10604                                                                 ;
;     -- 7 input functions                    ; 97                                                                    ;
;     -- 6 input functions                    ; 7986                                                                  ;
;     -- 5 input functions                    ; 2251                                                                  ;
;     -- 4 input functions                    ; 126                                                                   ;
;     -- <=3 input functions                  ; 144                                                                   ;
;                                             ;                                                                       ;
; Dedicated logic registers                   ; 23112                                                                 ;
;                                             ;                                                                       ;
; I/O pins                                    ; 54                                                                    ;
; Total DSP Blocks                            ; 0                                                                     ;
; Total PLLs                                  ; 1                                                                     ;
;     -- PLLs                                 ; 1                                                                     ;
;                                             ;                                                                       ;
; Maximum fan-out node                        ; PLL:PLL_inst|PLL_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 23133                                                                 ;
; Total fan-out                               ; 130268                                                                ;
; Average fan-out                             ; 3.85                                                                  ;
+---------------------------------------------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                   ;
+------------------------------------+-------------------+---------------+-------------------+------------+------+--------------+------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node         ; LC Combinationals ; LC Registers  ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                    ; Library Name ;
+------------------------------------+-------------------+---------------+-------------------+------------+------+--------------+------------------------------------------------------------------------+--------------+
; |Project2                          ; 10604 (0)         ; 23112 (0)     ; 0                 ; 0          ; 54   ; 0            ; |Project2                                                              ; work         ;
;    |PLL:PLL_inst|                  ; 0 (0)             ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |Project2|PLL:PLL_inst                                                 ; PLL          ;
;       |PLL_0002:pll_inst|          ; 0 (0)             ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |Project2|PLL:PLL_inst|PLL_0002:pll_inst                               ; PLL          ;
;          |altera_pll:altera_pll_i| ; 0 (0)             ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |Project2|PLL:PLL_inst|PLL_0002:pll_inst|altera_pll:altera_pll_i       ; work         ;
;    |Processor:processor|           ; 10604 (265)       ; 23112 (0)     ; 0                 ; 0          ; 0    ; 0            ; |Project2|Processor:processor                                          ; work         ;
;       |Alu:alu|                    ; 264 (264)         ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |Project2|Processor:processor|Alu:alu                                  ; work         ;
;       |Decoder:decoder|            ; 41 (41)           ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |Project2|Processor:processor|Decoder:decoder                          ; work         ;
;       |InstMemory:instMem|         ; 108 (108)         ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |Project2|Processor:processor|InstMemory:instMem                       ; work         ;
;       |Memory:data_memory|         ; 9659 (9659)       ; 22568 (22568) ; 0                 ; 0          ; 0    ; 0            ; |Project2|Processor:processor|Memory:data_memory                       ; work         ;
;       |Register:pc|                ; 5 (5)             ; 32 (32)       ; 0                 ; 0          ; 0    ; 0            ; |Project2|Processor:processor|Register:pc                              ; work         ;
;       |RegisterFile:regs|          ; 262 (240)         ; 512 (0)       ; 0                 ; 0          ; 0    ; 0            ; |Project2|Processor:processor|RegisterFile:regs                        ; work         ;
;          |Register:REGS[0].regs|   ; 2 (2)             ; 32 (32)       ; 0                 ; 0          ; 0    ; 0            ; |Project2|Processor:processor|RegisterFile:regs|Register:REGS[0].regs  ; work         ;
;          |Register:REGS[10].regs|  ; 1 (1)             ; 32 (32)       ; 0                 ; 0          ; 0    ; 0            ; |Project2|Processor:processor|RegisterFile:regs|Register:REGS[10].regs ; work         ;
;          |Register:REGS[11].regs|  ; 1 (1)             ; 32 (32)       ; 0                 ; 0          ; 0    ; 0            ; |Project2|Processor:processor|RegisterFile:regs|Register:REGS[11].regs ; work         ;
;          |Register:REGS[12].regs|  ; 1 (1)             ; 32 (32)       ; 0                 ; 0          ; 0    ; 0            ; |Project2|Processor:processor|RegisterFile:regs|Register:REGS[12].regs ; work         ;
;          |Register:REGS[13].regs|  ; 1 (1)             ; 32 (32)       ; 0                 ; 0          ; 0    ; 0            ; |Project2|Processor:processor|RegisterFile:regs|Register:REGS[13].regs ; work         ;
;          |Register:REGS[14].regs|  ; 1 (1)             ; 32 (32)       ; 0                 ; 0          ; 0    ; 0            ; |Project2|Processor:processor|RegisterFile:regs|Register:REGS[14].regs ; work         ;
;          |Register:REGS[15].regs|  ; 1 (1)             ; 32 (32)       ; 0                 ; 0          ; 0    ; 0            ; |Project2|Processor:processor|RegisterFile:regs|Register:REGS[15].regs ; work         ;
;          |Register:REGS[1].regs|   ; 2 (2)             ; 32 (32)       ; 0                 ; 0          ; 0    ; 0            ; |Project2|Processor:processor|RegisterFile:regs|Register:REGS[1].regs  ; work         ;
;          |Register:REGS[2].regs|   ; 2 (2)             ; 32 (32)       ; 0                 ; 0          ; 0    ; 0            ; |Project2|Processor:processor|RegisterFile:regs|Register:REGS[2].regs  ; work         ;
;          |Register:REGS[3].regs|   ; 2 (2)             ; 32 (32)       ; 0                 ; 0          ; 0    ; 0            ; |Project2|Processor:processor|RegisterFile:regs|Register:REGS[3].regs  ; work         ;
;          |Register:REGS[4].regs|   ; 2 (2)             ; 32 (32)       ; 0                 ; 0          ; 0    ; 0            ; |Project2|Processor:processor|RegisterFile:regs|Register:REGS[4].regs  ; work         ;
;          |Register:REGS[5].regs|   ; 1 (1)             ; 32 (32)       ; 0                 ; 0          ; 0    ; 0            ; |Project2|Processor:processor|RegisterFile:regs|Register:REGS[5].regs  ; work         ;
;          |Register:REGS[6].regs|   ; 1 (1)             ; 32 (32)       ; 0                 ; 0          ; 0    ; 0            ; |Project2|Processor:processor|RegisterFile:regs|Register:REGS[6].regs  ; work         ;
;          |Register:REGS[7].regs|   ; 1 (1)             ; 32 (32)       ; 0                 ; 0          ; 0    ; 0            ; |Project2|Processor:processor|RegisterFile:regs|Register:REGS[7].regs  ; work         ;
;          |Register:REGS[8].regs|   ; 1 (1)             ; 32 (32)       ; 0                 ; 0          ; 0    ; 0            ; |Project2|Processor:processor|RegisterFile:regs|Register:REGS[8].regs  ; work         ;
;          |Register:REGS[9].regs|   ; 2 (2)             ; 32 (32)       ; 0                 ; 0          ; 0    ; 0            ; |Project2|Processor:processor|RegisterFile:regs|Register:REGS[9].regs  ; work         ;
+------------------------------------+-------------------+---------------+-------------------+------------+------+--------------+------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                   ;
+--------+--------------+---------+--------------+--------------+------------------------------------------+------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                          ; IP Include File                                                              ;
+--------+--------------+---------+--------------+--------------+------------------------------------------+------------------------------------------------------------------------------+
; Altera ; altera_pll   ; 13.0sp1 ; N/A          ; N/A          ; |Project2|PLL:PLL_inst                   ; C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/PLL.v          ;
; Altera ; altera_pll   ; 13.0    ; N/A          ; N/A          ; |Project2|PLL:PLL_inst|PLL_0002:pll_inst ; C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/PLL/PLL_0002.v ;
+--------+--------------+---------+--------------+--------------+------------------------------------------+------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 23112 ;
; Number of registers using Synchronous Clear  ; 541   ;
; Number of registers using Synchronous Load   ; 30    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 23097 ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Project2|Processor:processor|RegisterFile:regs|Register:REGS[15].regs|data_out[21] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Project2|Processor:processor|RegisterFile:regs|Register:REGS[14].regs|data_out[29] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Project2|Processor:processor|RegisterFile:regs|Register:REGS[13].regs|data_out[8]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Project2|Processor:processor|RegisterFile:regs|Register:REGS[12].regs|data_out[26] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Project2|Processor:processor|RegisterFile:regs|Register:REGS[11].regs|data_out[11] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Project2|Processor:processor|RegisterFile:regs|Register:REGS[10].regs|data_out[5]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Project2|Processor:processor|RegisterFile:regs|Register:REGS[9].regs|data_out[27]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Project2|Processor:processor|RegisterFile:regs|Register:REGS[8].regs|data_out[9]   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Project2|Processor:processor|RegisterFile:regs|Register:REGS[7].regs|data_out[23]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Project2|Processor:processor|RegisterFile:regs|Register:REGS[6].regs|data_out[16]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Project2|Processor:processor|RegisterFile:regs|Register:REGS[5].regs|data_out[28]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Project2|Processor:processor|RegisterFile:regs|Register:REGS[4].regs|data_out[1]   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Project2|Processor:processor|RegisterFile:regs|Register:REGS[3].regs|data_out[9]   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Project2|Processor:processor|RegisterFile:regs|Register:REGS[2].regs|data_out[20]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Project2|Processor:processor|RegisterFile:regs|Register:REGS[1].regs|data_out[28]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |Project2|Processor:processor|RegisterFile:regs|Register:REGS[0].regs|data_out[15]  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Project2|Processor:processor|Register:pc|data_out[0]                               ;
; 5:1                ; 29 bits   ; 87 LEs        ; 0 LEs                ; 87 LEs                 ; Yes        ; |Project2|Processor:processor|Register:pc|data_out[11]                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Project2|Processor:processor|Mux120                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |Project2|Processor:processor|Mux49                                                 ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Project2|Processor:processor|Mux64                                                 ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |Project2|Processor:processor|Mux57                                                 ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Project2|Processor:processor|Mux86                                                 ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |Project2|Processor:processor|Decoder:decoder|Mux7                                  ;
; 16:1               ; 16 bits   ; 160 LEs       ; 160 LEs              ; 0 LEs                  ; No         ; |Project2|Processor:processor|RegisterFile:regs|Mux61                               ;
; 16:1               ; 32 bits   ; 320 LEs       ; 320 LEs              ; 0 LEs                  ; No         ; |Project2|Processor:processor|RegisterFile:regs|Mux3                                ;
; 32:1               ; 14 bits   ; 294 LEs       ; 112 LEs              ; 182 LEs                ; No         ; |Project2|Processor:processor|Alu:alu|Mux26                                         ;
; 32:1               ; 16 bits   ; 336 LEs       ; 160 LEs              ; 176 LEs                ; No         ; |Project2|Processor:processor|Alu:alu|Mux7                                          ;
; 18:1               ; 16 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; No         ; |Project2|Processor:processor|Mux33                                                 ;
; 10:1               ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Project2|Processor:processor|Decoder:decoder|Mux9                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |Project2|Processor:processor|Decoder:decoder|Mux2                                  ;
; 7:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |Project2|Processor:processor|Mux72                                                 ;
; 7:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Project2|Processor:processor|Mux68                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Project2 ;
+---------------------+-------------+--------------------------------------+
; Parameter Name      ; Value       ; Type                                 ;
+---------------------+-------------+--------------------------------------+
; DBITS               ; 32          ; Signed Integer                       ;
; IMEM_INIT_FILE      ; sorter2.mif ; String                               ;
; DMEM_ADDR_BIT_WIDTH ; 11          ; Signed Integer                       ;
; IMEM_ADDR_BIT_WIDTH ; 11          ; Signed Integer                       ;
+---------------------+-------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:PLL_inst|PLL_0002:pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------+-------------------------------------------------+
; Parameter Name                       ; Value      ; Type                                            ;
+--------------------------------------+------------+-------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz   ; String                                          ;
; fractional_vco_multiplier            ; false      ; String                                          ;
; pll_type                             ; General    ; String                                          ;
; pll_subtype                          ; General    ; String                                          ;
; number_of_clocks                     ; 1          ; Signed Integer                                  ;
; operation_mode                       ; normal     ; String                                          ;
; deserialization_factor               ; 4          ; Signed Integer                                  ;
; data_rate                            ; 0          ; Signed Integer                                  ;
; sim_additional_refclk_cycles_to_lock ; 0          ; Signed Integer                                  ;
; output_clock_frequency0              ; 10.0 MHz   ; String                                          ;
; phase_shift0                         ; 0 ps       ; String                                          ;
; duty_cycle0                          ; 50         ; Signed Integer                                  ;
; output_clock_frequency1              ; 0 MHz      ; String                                          ;
; phase_shift1                         ; 0 ps       ; String                                          ;
; duty_cycle1                          ; 50         ; Signed Integer                                  ;
; output_clock_frequency2              ; 0 MHz      ; String                                          ;
; phase_shift2                         ; 0 ps       ; String                                          ;
; duty_cycle2                          ; 50         ; Signed Integer                                  ;
; output_clock_frequency3              ; 0 MHz      ; String                                          ;
; phase_shift3                         ; 0 ps       ; String                                          ;
; duty_cycle3                          ; 50         ; Signed Integer                                  ;
; output_clock_frequency4              ; 0 MHz      ; String                                          ;
; phase_shift4                         ; 0 ps       ; String                                          ;
; duty_cycle4                          ; 50         ; Signed Integer                                  ;
; output_clock_frequency5              ; 0 MHz      ; String                                          ;
; phase_shift5                         ; 0 ps       ; String                                          ;
; duty_cycle5                          ; 50         ; Signed Integer                                  ;
; output_clock_frequency6              ; 0 MHz      ; String                                          ;
; phase_shift6                         ; 0 ps       ; String                                          ;
; duty_cycle6                          ; 50         ; Signed Integer                                  ;
; output_clock_frequency7              ; 0 MHz      ; String                                          ;
; phase_shift7                         ; 0 ps       ; String                                          ;
; duty_cycle7                          ; 50         ; Signed Integer                                  ;
; output_clock_frequency8              ; 0 MHz      ; String                                          ;
; phase_shift8                         ; 0 ps       ; String                                          ;
; duty_cycle8                          ; 50         ; Signed Integer                                  ;
; output_clock_frequency9              ; 0 MHz      ; String                                          ;
; phase_shift9                         ; 0 ps       ; String                                          ;
; duty_cycle9                          ; 50         ; Signed Integer                                  ;
; output_clock_frequency10             ; 0 MHz      ; String                                          ;
; phase_shift10                        ; 0 ps       ; String                                          ;
; duty_cycle10                         ; 50         ; Signed Integer                                  ;
; output_clock_frequency11             ; 0 MHz      ; String                                          ;
; phase_shift11                        ; 0 ps       ; String                                          ;
; duty_cycle11                         ; 50         ; Signed Integer                                  ;
; output_clock_frequency12             ; 0 MHz      ; String                                          ;
; phase_shift12                        ; 0 ps       ; String                                          ;
; duty_cycle12                         ; 50         ; Signed Integer                                  ;
; output_clock_frequency13             ; 0 MHz      ; String                                          ;
; phase_shift13                        ; 0 ps       ; String                                          ;
; duty_cycle13                         ; 50         ; Signed Integer                                  ;
; output_clock_frequency14             ; 0 MHz      ; String                                          ;
; phase_shift14                        ; 0 ps       ; String                                          ;
; duty_cycle14                         ; 50         ; Signed Integer                                  ;
; output_clock_frequency15             ; 0 MHz      ; String                                          ;
; phase_shift15                        ; 0 ps       ; String                                          ;
; duty_cycle15                         ; 50         ; Signed Integer                                  ;
; output_clock_frequency16             ; 0 MHz      ; String                                          ;
; phase_shift16                        ; 0 ps       ; String                                          ;
; duty_cycle16                         ; 50         ; Signed Integer                                  ;
; output_clock_frequency17             ; 0 MHz      ; String                                          ;
; phase_shift17                        ; 0 ps       ; String                                          ;
; duty_cycle17                         ; 50         ; Signed Integer                                  ;
; m_cnt_hi_div                         ; 1          ; Signed Integer                                  ;
; m_cnt_lo_div                         ; 1          ; Signed Integer                                  ;
; m_cnt_bypass_en                      ; false      ; String                                          ;
; m_cnt_odd_div_duty_en                ; false      ; String                                          ;
; n_cnt_hi_div                         ; 1          ; Signed Integer                                  ;
; n_cnt_lo_div                         ; 1          ; Signed Integer                                  ;
; n_cnt_bypass_en                      ; false      ; String                                          ;
; n_cnt_odd_div_duty_en                ; false      ; String                                          ;
; c_cnt_hi_div0                        ; 1          ; Signed Integer                                  ;
; c_cnt_lo_div0                        ; 1          ; Signed Integer                                  ;
; c_cnt_bypass_en0                     ; false      ; String                                          ;
; c_cnt_in_src0                        ; ph_mux_clk ; String                                          ;
; c_cnt_odd_div_duty_en0               ; false      ; String                                          ;
; c_cnt_prst0                          ; 1          ; Signed Integer                                  ;
; c_cnt_ph_mux_prst0                   ; 0          ; Signed Integer                                  ;
; c_cnt_hi_div1                        ; 1          ; Signed Integer                                  ;
; c_cnt_lo_div1                        ; 1          ; Signed Integer                                  ;
; c_cnt_bypass_en1                     ; false      ; String                                          ;
; c_cnt_in_src1                        ; ph_mux_clk ; String                                          ;
; c_cnt_odd_div_duty_en1               ; false      ; String                                          ;
; c_cnt_prst1                          ; 1          ; Signed Integer                                  ;
; c_cnt_ph_mux_prst1                   ; 0          ; Signed Integer                                  ;
; c_cnt_hi_div2                        ; 1          ; Signed Integer                                  ;
; c_cnt_lo_div2                        ; 1          ; Signed Integer                                  ;
; c_cnt_bypass_en2                     ; false      ; String                                          ;
; c_cnt_in_src2                        ; ph_mux_clk ; String                                          ;
; c_cnt_odd_div_duty_en2               ; false      ; String                                          ;
; c_cnt_prst2                          ; 1          ; Signed Integer                                  ;
; c_cnt_ph_mux_prst2                   ; 0          ; Signed Integer                                  ;
; c_cnt_hi_div3                        ; 1          ; Signed Integer                                  ;
; c_cnt_lo_div3                        ; 1          ; Signed Integer                                  ;
; c_cnt_bypass_en3                     ; false      ; String                                          ;
; c_cnt_in_src3                        ; ph_mux_clk ; String                                          ;
; c_cnt_odd_div_duty_en3               ; false      ; String                                          ;
; c_cnt_prst3                          ; 1          ; Signed Integer                                  ;
; c_cnt_ph_mux_prst3                   ; 0          ; Signed Integer                                  ;
; c_cnt_hi_div4                        ; 1          ; Signed Integer                                  ;
; c_cnt_lo_div4                        ; 1          ; Signed Integer                                  ;
; c_cnt_bypass_en4                     ; false      ; String                                          ;
; c_cnt_in_src4                        ; ph_mux_clk ; String                                          ;
; c_cnt_odd_div_duty_en4               ; false      ; String                                          ;
; c_cnt_prst4                          ; 1          ; Signed Integer                                  ;
; c_cnt_ph_mux_prst4                   ; 0          ; Signed Integer                                  ;
; c_cnt_hi_div5                        ; 1          ; Signed Integer                                  ;
; c_cnt_lo_div5                        ; 1          ; Signed Integer                                  ;
; c_cnt_bypass_en5                     ; false      ; String                                          ;
; c_cnt_in_src5                        ; ph_mux_clk ; String                                          ;
; c_cnt_odd_div_duty_en5               ; false      ; String                                          ;
; c_cnt_prst5                          ; 1          ; Signed Integer                                  ;
; c_cnt_ph_mux_prst5                   ; 0          ; Signed Integer                                  ;
; c_cnt_hi_div6                        ; 1          ; Signed Integer                                  ;
; c_cnt_lo_div6                        ; 1          ; Signed Integer                                  ;
; c_cnt_bypass_en6                     ; false      ; String                                          ;
; c_cnt_in_src6                        ; ph_mux_clk ; String                                          ;
; c_cnt_odd_div_duty_en6               ; false      ; String                                          ;
; c_cnt_prst6                          ; 1          ; Signed Integer                                  ;
; c_cnt_ph_mux_prst6                   ; 0          ; Signed Integer                                  ;
; c_cnt_hi_div7                        ; 1          ; Signed Integer                                  ;
; c_cnt_lo_div7                        ; 1          ; Signed Integer                                  ;
; c_cnt_bypass_en7                     ; false      ; String                                          ;
; c_cnt_in_src7                        ; ph_mux_clk ; String                                          ;
; c_cnt_odd_div_duty_en7               ; false      ; String                                          ;
; c_cnt_prst7                          ; 1          ; Signed Integer                                  ;
; c_cnt_ph_mux_prst7                   ; 0          ; Signed Integer                                  ;
; c_cnt_hi_div8                        ; 1          ; Signed Integer                                  ;
; c_cnt_lo_div8                        ; 1          ; Signed Integer                                  ;
; c_cnt_bypass_en8                     ; false      ; String                                          ;
; c_cnt_in_src8                        ; ph_mux_clk ; String                                          ;
; c_cnt_odd_div_duty_en8               ; false      ; String                                          ;
; c_cnt_prst8                          ; 1          ; Signed Integer                                  ;
; c_cnt_ph_mux_prst8                   ; 0          ; Signed Integer                                  ;
; c_cnt_hi_div9                        ; 1          ; Signed Integer                                  ;
; c_cnt_lo_div9                        ; 1          ; Signed Integer                                  ;
; c_cnt_bypass_en9                     ; false      ; String                                          ;
; c_cnt_in_src9                        ; ph_mux_clk ; String                                          ;
; c_cnt_odd_div_duty_en9               ; false      ; String                                          ;
; c_cnt_prst9                          ; 1          ; Signed Integer                                  ;
; c_cnt_ph_mux_prst9                   ; 0          ; Signed Integer                                  ;
; c_cnt_hi_div10                       ; 1          ; Signed Integer                                  ;
; c_cnt_lo_div10                       ; 1          ; Signed Integer                                  ;
; c_cnt_bypass_en10                    ; false      ; String                                          ;
; c_cnt_in_src10                       ; ph_mux_clk ; String                                          ;
; c_cnt_odd_div_duty_en10              ; false      ; String                                          ;
; c_cnt_prst10                         ; 1          ; Signed Integer                                  ;
; c_cnt_ph_mux_prst10                  ; 0          ; Signed Integer                                  ;
; c_cnt_hi_div11                       ; 1          ; Signed Integer                                  ;
; c_cnt_lo_div11                       ; 1          ; Signed Integer                                  ;
; c_cnt_bypass_en11                    ; false      ; String                                          ;
; c_cnt_in_src11                       ; ph_mux_clk ; String                                          ;
; c_cnt_odd_div_duty_en11              ; false      ; String                                          ;
; c_cnt_prst11                         ; 1          ; Signed Integer                                  ;
; c_cnt_ph_mux_prst11                  ; 0          ; Signed Integer                                  ;
; c_cnt_hi_div12                       ; 1          ; Signed Integer                                  ;
; c_cnt_lo_div12                       ; 1          ; Signed Integer                                  ;
; c_cnt_bypass_en12                    ; false      ; String                                          ;
; c_cnt_in_src12                       ; ph_mux_clk ; String                                          ;
; c_cnt_odd_div_duty_en12              ; false      ; String                                          ;
; c_cnt_prst12                         ; 1          ; Signed Integer                                  ;
; c_cnt_ph_mux_prst12                  ; 0          ; Signed Integer                                  ;
; c_cnt_hi_div13                       ; 1          ; Signed Integer                                  ;
; c_cnt_lo_div13                       ; 1          ; Signed Integer                                  ;
; c_cnt_bypass_en13                    ; false      ; String                                          ;
; c_cnt_in_src13                       ; ph_mux_clk ; String                                          ;
; c_cnt_odd_div_duty_en13              ; false      ; String                                          ;
; c_cnt_prst13                         ; 1          ; Signed Integer                                  ;
; c_cnt_ph_mux_prst13                  ; 0          ; Signed Integer                                  ;
; c_cnt_hi_div14                       ; 1          ; Signed Integer                                  ;
; c_cnt_lo_div14                       ; 1          ; Signed Integer                                  ;
; c_cnt_bypass_en14                    ; false      ; String                                          ;
; c_cnt_in_src14                       ; ph_mux_clk ; String                                          ;
; c_cnt_odd_div_duty_en14              ; false      ; String                                          ;
; c_cnt_prst14                         ; 1          ; Signed Integer                                  ;
; c_cnt_ph_mux_prst14                  ; 0          ; Signed Integer                                  ;
; c_cnt_hi_div15                       ; 1          ; Signed Integer                                  ;
; c_cnt_lo_div15                       ; 1          ; Signed Integer                                  ;
; c_cnt_bypass_en15                    ; false      ; String                                          ;
; c_cnt_in_src15                       ; ph_mux_clk ; String                                          ;
; c_cnt_odd_div_duty_en15              ; false      ; String                                          ;
; c_cnt_prst15                         ; 1          ; Signed Integer                                  ;
; c_cnt_ph_mux_prst15                  ; 0          ; Signed Integer                                  ;
; c_cnt_hi_div16                       ; 1          ; Signed Integer                                  ;
; c_cnt_lo_div16                       ; 1          ; Signed Integer                                  ;
; c_cnt_bypass_en16                    ; false      ; String                                          ;
; c_cnt_in_src16                       ; ph_mux_clk ; String                                          ;
; c_cnt_odd_div_duty_en16              ; false      ; String                                          ;
; c_cnt_prst16                         ; 1          ; Signed Integer                                  ;
; c_cnt_ph_mux_prst16                  ; 0          ; Signed Integer                                  ;
; c_cnt_hi_div17                       ; 1          ; Signed Integer                                  ;
; c_cnt_lo_div17                       ; 1          ; Signed Integer                                  ;
; c_cnt_bypass_en17                    ; false      ; String                                          ;
; c_cnt_in_src17                       ; ph_mux_clk ; String                                          ;
; c_cnt_odd_div_duty_en17              ; false      ; String                                          ;
; c_cnt_prst17                         ; 1          ; Signed Integer                                  ;
; c_cnt_ph_mux_prst17                  ; 0          ; Signed Integer                                  ;
; pll_vco_div                          ; 1          ; Signed Integer                                  ;
; pll_output_clk_frequency             ; 0 MHz      ; String                                          ;
; pll_cp_current                       ; 0          ; Signed Integer                                  ;
; pll_bwctrl                           ; 0          ; Signed Integer                                  ;
; pll_fractional_division              ; 1          ; Signed Integer                                  ;
; pll_fractional_cout                  ; 24         ; Signed Integer                                  ;
; pll_dsm_out_sel                      ; 1st_order  ; String                                          ;
; mimic_fbclk_type                     ; gclk       ; String                                          ;
; pll_fbclk_mux_1                      ; glb        ; String                                          ;
; pll_fbclk_mux_2                      ; fb_1       ; String                                          ;
; pll_m_cnt_in_src                     ; ph_mux_clk ; String                                          ;
; pll_vcoph_div                        ; 1          ; Signed Integer                                  ;
; refclk1_frequency                    ; 0 MHz      ; String                                          ;
; pll_clkin_0_src                      ; clk_0      ; String                                          ;
; pll_clkin_1_src                      ; clk_0      ; String                                          ;
; pll_clk_loss_sw_en                   ; false      ; String                                          ;
; pll_auto_clk_sw_en                   ; false      ; String                                          ;
; pll_manu_clk_sw_en                   ; false      ; String                                          ;
; pll_clk_sw_dly                       ; 0          ; Signed Integer                                  ;
+--------------------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:processor ;
+---------------------+-------------+------------------------------+
; Parameter Name      ; Value       ; Type                         ;
+---------------------+-------------+------------------------------+
; DBITS               ; 32          ; Signed Integer               ;
; IMEM_INIT_FILE      ; sorter2.mif ; String                       ;
; DMEM_INIT_FILE      ;             ; String                       ;
; DMEM_ADDR_BIT_WIDTH ; 11          ; Signed Integer               ;
; IMEM_ADDR_BIT_WIDTH ; 11          ; Signed Integer               ;
+---------------------+-------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:processor|Register:pc ;
+----------------+----------------------------------+--------------------------+
; Parameter Name ; Value                            ; Type                     ;
+----------------+----------------------------------+--------------------------+
; BIT_WIDTH      ; 32                               ; Signed Integer           ;
; RESET_VALUE    ; 00000000000000000000000001000000 ; Unsigned Binary          ;
+----------------+----------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:processor|InstMemory:instMem ;
+----------------+-------------+------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                 ;
+----------------+-------------+------------------------------------------------------+
; MEM_INIT_FILE  ; sorter2.mif ; String                                               ;
; ADDR_BIT_WIDTH ; 11          ; Signed Integer                                       ;
; DATA_BIT_WIDTH ; 32          ; Signed Integer                                       ;
; N_WORDS        ; 2048        ; Signed Integer                                       ;
+----------------+-------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:processor|RegisterFile:regs ;
+-----------------+-------+----------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                     ;
+-----------------+-------+----------------------------------------------------------+
; BIT_WIDTH       ; 32    ; Signed Integer                                           ;
; REG_INDEX_WIDTH ; 4     ; Signed Integer                                           ;
; RESET_VALUE     ; 0     ; Signed Integer                                           ;
+-----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:processor|RegisterFile:regs|Register:REGS[0].regs ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; BIT_WIDTH      ; 32    ; Signed Integer                                                                  ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:processor|RegisterFile:regs|Register:REGS[1].regs ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; BIT_WIDTH      ; 32    ; Signed Integer                                                                  ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:processor|RegisterFile:regs|Register:REGS[2].regs ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; BIT_WIDTH      ; 32    ; Signed Integer                                                                  ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:processor|RegisterFile:regs|Register:REGS[3].regs ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; BIT_WIDTH      ; 32    ; Signed Integer                                                                  ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:processor|RegisterFile:regs|Register:REGS[4].regs ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; BIT_WIDTH      ; 32    ; Signed Integer                                                                  ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:processor|RegisterFile:regs|Register:REGS[5].regs ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; BIT_WIDTH      ; 32    ; Signed Integer                                                                  ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:processor|RegisterFile:regs|Register:REGS[6].regs ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; BIT_WIDTH      ; 32    ; Signed Integer                                                                  ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:processor|RegisterFile:regs|Register:REGS[7].regs ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; BIT_WIDTH      ; 32    ; Signed Integer                                                                  ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:processor|RegisterFile:regs|Register:REGS[8].regs ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; BIT_WIDTH      ; 32    ; Signed Integer                                                                  ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:processor|RegisterFile:regs|Register:REGS[9].regs ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; BIT_WIDTH      ; 32    ; Signed Integer                                                                  ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:processor|RegisterFile:regs|Register:REGS[10].regs ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; BIT_WIDTH      ; 32    ; Signed Integer                                                                   ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:processor|RegisterFile:regs|Register:REGS[11].regs ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; BIT_WIDTH      ; 32    ; Signed Integer                                                                   ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:processor|RegisterFile:regs|Register:REGS[12].regs ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; BIT_WIDTH      ; 32    ; Signed Integer                                                                   ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:processor|RegisterFile:regs|Register:REGS[13].regs ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; BIT_WIDTH      ; 32    ; Signed Integer                                                                   ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:processor|RegisterFile:regs|Register:REGS[14].regs ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; BIT_WIDTH      ; 32    ; Signed Integer                                                                   ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:processor|RegisterFile:regs|Register:REGS[15].regs ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; BIT_WIDTH      ; 32    ; Signed Integer                                                                   ;
; RESET_VALUE    ; 0     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:processor|SignExtension:sign_extend ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; IN_BIT_WIDTH   ; 16    ; Signed Integer                                                    ;
; OUT_BIT_WIDTH  ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:processor|Alu:alu ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; BIT_WIDTH      ; 32    ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Processor:processor|Memory:data_memory ;
+----------------+-------+------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                       ;
+----------------+-------+------------------------------------------------------------+
; MEM_INIT_FILE  ;       ; String                                                     ;
; ADDR_BIT_WIDTH ; 11    ; Signed Integer                                             ;
; DATA_BIT_WIDTH ; 32    ; Signed Integer                                             ;
+----------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Processor:processor|Memory:data_memory"                                                     ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; mmio_hex_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "Processor:processor|Register:pc" ;
+----------+-------+----------+-------------------------------+
; Port     ; Type  ; Severity ; Details                       ;
+----------+-------+----------+-------------------------------+
; en_write ; Input ; Info     ; Stuck at VCC                  ;
+----------+-------+----------+-------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Processor:processor"                                                                                              ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; inst_word_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:32     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Sun Nov 12 21:47:49 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Project2 -c Project2
Info (12021): Found 2 design units, including 2 entities, in source file scproc-controller.v
    Info (12023): Found entity 1: SevenSeg
    Info (12023): Found entity 2: SCProcController
Info (12021): Found 2 design units, including 2 entities, in source file registerfile.v
    Info (12023): Found entity 1: Register
    Info (12023): Found entity 2: RegisterFile
Info (12021): Found 7 design units, including 7 entities, in source file processor.v
    Info (12023): Found entity 1: Alu
    Info (12023): Found entity 2: Decoder
    Info (12023): Found entity 3: InstMemory
    Info (12023): Found entity 4: Mux4to1
    Info (12023): Found entity 5: SignExtension
    Info (12023): Found entity 6: Memory
    Info (12023): Found entity 7: Processor
Info (12021): Found 0 design units, including 0 entities, in source file mux4to1.v
Info (12021): Found 0 design units, including 0 entities, in source file memory.v
Info (12021): Found 0 design units, including 0 entities, in source file decoder.v
Info (12021): Found 0 design units, including 0 entities, in source file alu.v
Info (12021): Found 0 design units, including 0 entities, in source file signextension.v
Info (12021): Found 0 design units, including 0 entities, in source file sevenseg.v
Info (12021): Found 0 design units, including 0 entities, in source file register.v
Info (12021): Found 1 design units, including 1 entities, in source file project2.v
    Info (12023): Found entity 1: Project2
Info (12021): Found 0 design units, including 0 entities, in source file instmemory.v
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: PLL
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll_0002.v
    Info (12023): Found entity 1: PLL_0002
Info (12127): Elaborating entity "Project2" for the top level hierarchy
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:PLL_inst"
Info (12128): Elaborating entity "PLL_0002" for hierarchy "PLL:PLL_inst|PLL_0002:pll_inst"
Info (12128): Elaborating entity "altera_pll" for hierarchy "PLL:PLL_inst|PLL_0002:pll_inst|altera_pll:altera_pll_i"
Warning (10036): Verilog HDL or VHDL warning at altera_pll.v(398): object "cntsel_temp" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_pll.v(400): object "gnd" assigned a value but never read
Warning (10034): Output port "lvds_clk" at altera_pll.v(295) has no driver
Warning (10034): Output port "loaden" at altera_pll.v(296) has no driver
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "PLL:PLL_inst|PLL_0002:pll_inst|altera_pll:altera_pll_i"
Info (12133): Instantiated megafunction "PLL:PLL_inst|PLL_0002:pll_inst|altera_pll:altera_pll_i" with the following parameter:
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "10.0 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "Processor" for hierarchy "Processor:processor"
Warning (10034): Output port "hex_out" at Processor.v(23) has no driver
Info (12128): Elaborating entity "Register" for hierarchy "Processor:processor|Register:pc"
Info (12128): Elaborating entity "InstMemory" for hierarchy "Processor:processor|InstMemory:instMem"
Warning (10858): Verilog HDL warning at InstMemory.v(15): object data used but never assigned
Info (12128): Elaborating entity "Decoder" for hierarchy "Processor:processor|Decoder:decoder"
Warning (10230): Verilog HDL assignment warning at Decoder.v(94): truncated value with size 6 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Decoder.v(100): truncated value with size 6 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at Decoder.v(107): truncated value with size 6 to match size of target (5)
Warning (10270): Verilog HDL Case Statement warning at Decoder.v(46): incomplete case statement has no default case item
Info (12128): Elaborating entity "RegisterFile" for hierarchy "Processor:processor|RegisterFile:regs"
Warning (10230): Verilog HDL assignment warning at RegisterFile.v(33): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "Register" for hierarchy "Processor:processor|RegisterFile:regs|Register:REGS[0].regs"
Info (12128): Elaborating entity "SignExtension" for hierarchy "Processor:processor|SignExtension:sign_extend"
Info (12128): Elaborating entity "Alu" for hierarchy "Processor:processor|Alu:alu"
Info (12128): Elaborating entity "Memory" for hierarchy "Processor:processor|Memory:data_memory"
Info (12128): Elaborating entity "SCProcController" for hierarchy "SCProcController:controller"
Info (12128): Elaborating entity "SevenSeg" for hierarchy "SCProcController:controller|SevenSeg:sseg0"
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "Processor:processor|Memory:data_memory|data" is uninferred due to asynchronous read logic
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "Processor:processor|regs_din[0]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Processor:processor|regs_din[1]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Processor:processor|regs_din[2]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Processor:processor|regs_din[3]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Processor:processor|regs_din[4]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Processor:processor|regs_din[5]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Processor:processor|regs_din[6]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Processor:processor|regs_din[7]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Processor:processor|regs_din[8]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Processor:processor|regs_din[9]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Processor:processor|regs_din[10]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Processor:processor|regs_din[11]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Processor:processor|regs_din[12]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Processor:processor|regs_din[13]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Processor:processor|regs_din[14]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Processor:processor|regs_din[15]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Processor:processor|regs_din[16]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Processor:processor|regs_din[17]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Processor:processor|regs_din[18]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Processor:processor|regs_din[19]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Processor:processor|regs_din[20]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Processor:processor|regs_din[21]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Processor:processor|regs_din[22]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Processor:processor|regs_din[23]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Processor:processor|regs_din[24]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Processor:processor|regs_din[25]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Processor:processor|regs_din[26]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Processor:processor|regs_din[27]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Processor:processor|regs_din[28]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Processor:processor|regs_din[29]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Processor:processor|regs_din[30]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Processor:processor|regs_din[31]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Processor:processor|Memory:data_memory|data_out[0]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Processor:processor|Memory:data_memory|data_out[1]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Processor:processor|Memory:data_memory|data_out[2]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Processor:processor|Memory:data_memory|data_out[3]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Processor:processor|Memory:data_memory|data_out[4]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Processor:processor|Memory:data_memory|data_out[5]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Processor:processor|Memory:data_memory|data_out[6]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Processor:processor|Memory:data_memory|data_out[7]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Processor:processor|Memory:data_memory|data_out[8]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Processor:processor|Memory:data_memory|data_out[9]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Processor:processor|Memory:data_memory|data_out[10]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Processor:processor|Memory:data_memory|data_out[11]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Processor:processor|Memory:data_memory|data_out[12]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Processor:processor|Memory:data_memory|data_out[13]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Processor:processor|Memory:data_memory|data_out[14]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Processor:processor|Memory:data_memory|data_out[15]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Processor:processor|Memory:data_memory|data_out[16]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Processor:processor|Memory:data_memory|data_out[17]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Processor:processor|Memory:data_memory|data_out[18]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Processor:processor|Memory:data_memory|data_out[19]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Processor:processor|Memory:data_memory|data_out[20]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Processor:processor|Memory:data_memory|data_out[21]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Processor:processor|Memory:data_memory|data_out[22]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Processor:processor|Memory:data_memory|data_out[23]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Processor:processor|Memory:data_memory|data_out[24]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Processor:processor|Memory:data_memory|data_out[25]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Processor:processor|Memory:data_memory|data_out[26]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Processor:processor|Memory:data_memory|data_out[27]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Processor:processor|Memory:data_memory|data_out[28]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Processor:processor|Memory:data_memory|data_out[29]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Processor:processor|Memory:data_memory|data_out[30]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Processor:processor|Memory:data_memory|data_out[31]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Processor:processor|Decoder:decoder|sel_alu_sr2[1]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Processor:processor|Decoder:decoder|sel_alu_sr2[0]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Processor:processor|Decoder:decoder|sel_reg_din[1]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Processor:processor|Decoder:decoder|sel_reg_din[0]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Processor:processor|Decoder:decoder|alu_fn[0]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Processor:processor|Decoder:decoder|alu_fn[1]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Processor:processor|Decoder:decoder|alu_fn[2]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Processor:processor|Decoder:decoder|alu_fn[3]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "Processor:processor|Decoder:decoder|alu_fn[4]" feeding internal logic into a wire
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND
    Warning (13410): Pin "HEX0[1]" is stuck at GND
    Warning (13410): Pin "HEX0[2]" is stuck at GND
    Warning (13410): Pin "HEX0[3]" is stuck at GND
    Warning (13410): Pin "HEX0[4]" is stuck at GND
    Warning (13410): Pin "HEX0[5]" is stuck at GND
    Warning (13410): Pin "HEX0[6]" is stuck at VCC
    Warning (13410): Pin "HEX1[0]" is stuck at GND
    Warning (13410): Pin "HEX1[1]" is stuck at GND
    Warning (13410): Pin "HEX1[2]" is stuck at GND
    Warning (13410): Pin "HEX1[3]" is stuck at GND
    Warning (13410): Pin "HEX1[4]" is stuck at GND
    Warning (13410): Pin "HEX1[5]" is stuck at GND
    Warning (13410): Pin "HEX1[6]" is stuck at VCC
    Warning (13410): Pin "HEX2[0]" is stuck at GND
    Warning (13410): Pin "HEX2[1]" is stuck at GND
    Warning (13410): Pin "HEX2[2]" is stuck at GND
    Warning (13410): Pin "HEX2[3]" is stuck at GND
    Warning (13410): Pin "HEX2[4]" is stuck at GND
    Warning (13410): Pin "HEX2[5]" is stuck at GND
    Warning (13410): Pin "HEX2[6]" is stuck at VCC
    Warning (13410): Pin "HEX3[0]" is stuck at GND
    Warning (13410): Pin "HEX3[1]" is stuck at GND
    Warning (13410): Pin "HEX3[2]" is stuck at GND
    Warning (13410): Pin "HEX3[3]" is stuck at GND
    Warning (13410): Pin "HEX3[4]" is stuck at GND
    Warning (13410): Pin "HEX3[5]" is stuck at GND
    Warning (13410): Pin "HEX3[6]" is stuck at VCC
Info (286030): Timing-Driven Synthesis is running
Info (128000): Starting physical synthesis optimizations for speed
Info (332104): Reading SDC File: 'Timing.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|refclk} -divide_by 5 -duty_cycle 50.00 -name {PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: refclk  to: divclk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk with master clock period: 100.000 found on PLL node: PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk does not match the master clock period requirement: 20.000
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 2 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000      Clock10
    Info (332111):  500.000 PLL_inst|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:11
Info (144001): Generated suppressed messages file C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Project2.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 33739 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 38 output pins
    Info (21061): Implemented 33684 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 117 warnings
    Info: Peak virtual memory: 710 megabytes
    Info: Processing ended: Sun Nov 12 21:49:28 2017
    Info: Elapsed time: 00:01:39
    Info: Total CPU time (on all processors): 00:01:39


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/WillStuckey/Documents/CS3220-fall17-project2/quartus/Project2.map.smsg.


