// Seed: 1153494146
module module_0 (
    input tri1 id_0,
    output tri0 id_1,
    input uwire id_2,
    input tri id_3,
    output tri0 id_4,
    output supply1 id_5,
    input tri0 id_6,
    input supply0 id_7,
    output tri1 id_8,
    output tri0 id_9,
    input wire id_10,
    input wire id_11,
    input wand id_12,
    output tri0 id_13,
    output supply0 id_14,
    input tri1 id_15,
    input wor id_16,
    output tri0 id_17,
    input supply1 id_18
);
  always @(1'h0 or 1 - 1) id_13 = id_16;
endmodule
module module_1 (
    output tri0 id_0,
    input uwire id_1,
    output wand id_2,
    input wor id_3,
    input supply1 id_4,
    input wire id_5,
    input wor id_6,
    input supply0 id_7,
    input tri1 id_8,
    input supply0 id_9,
    input tri0 id_10,
    input wire id_11,
    output wire id_12
);
  assign id_12 = 1;
  wire id_14, id_15;
  wire id_16;
  wire id_17;
  wire id_18, id_19;
  or (id_2, id_8, id_15, id_7, id_16, id_9);
  module_0(
      id_4,
      id_2,
      id_6,
      id_5,
      id_0,
      id_2,
      id_4,
      id_9,
      id_2,
      id_2,
      id_9,
      id_9,
      id_10,
      id_0,
      id_0,
      id_10,
      id_4,
      id_12,
      id_11
  );
  wire id_20;
endmodule
