// Seed: 276865641
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  input wire id_11;
  output uwire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_10 = -1'b0;
  supply1 id_13 = 1'h0, id_14 = 1, id_15 = id_15 * 1;
  specify
    (posedge id_16 => (id_17 +: -1)) = (1'b0);
    (id_18 => id_19) = (id_17);
  endspecify
  supply0 id_20 = -1'h0;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    input tri1 id_2#(
        .id_8 (1 == 1),
        .id_9 (-1),
        .id_10(1),
        .id_11(1)
    ),
    input tri0 id_3,
    input tri id_4,
    input supply0 id_5,
    output tri0 id_6
);
  wire  id_12 = id_0;
  logic id_13;
  assign id_11 = !-1;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_9,
      id_12,
      id_11,
      id_12,
      id_9,
      id_12,
      id_11,
      id_9,
      id_13,
      id_9
  );
  struct {
    struct packed {
      logic id_14;
      logic id_15;
      logic id_16;
      logic id_17;
      id_18 id_19;
    } id_20;
  } id_21;
  logic id_22 = id_12;
  assign id_22 = 1;
  wire id_23;
endmodule
