pr_debug	,	F_10
np	,	V_2
samsung_clk_register_mux	,	F_7
samsung_clk_register_div	,	F_8
__iomem	,	T_2
device_node	,	V_1
exynos5410_mux_clks	,	V_9
exynos5410_div_clks	,	V_10
reg_base	,	V_5
CLK_NR_CLKS	,	V_7
ARRAY_SIZE	,	F_6
samsung_clk_init	,	F_4
samsung_clk_register_pll	,	F_5
exynos5410_gate_clks	,	V_11
ctx	,	V_4
"Exynos5410: clock setup completed.\n"	,	L_2
panic	,	F_3
"%s: failed to map registers\n"	,	L_1
samsung_clk_provider	,	V_3
__func__	,	V_6
exynos5410_clk_init	,	F_1
__init	,	T_1
of_iomap	,	F_2
samsung_clk_register_gate	,	F_9
exynos5410_plls	,	V_8
