INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/new/async_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_fifo
WARNING: [VRFC 10-3380] identifier 'raddr' is used before its declaration [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/new/async_fifo.sv:50]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/new/baseband_processor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module baseband_processor
INFO: [VRFC 10-2458] undeclared symbol clk_250m, assumed default net type wire [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/new/baseband_processor.sv:359]
INFO: [VRFC 10-2458] undeclared symbol clk_500m, assumed default net type wire [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/new/baseband_processor.sv:360]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/bbp_receive.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bbp_receive
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/bbp_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bbp_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/new/channel_codes.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel_codes
WARNING: [VRFC 10-3752] this design contains a SystemVerilog implicit generate region [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/new/channel_codes.sv:69]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/new/channel_codes.sv:69]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/new/channel_decodes.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel_decodes
WARNING: [VRFC 10-3752] this design contains a SystemVerilog implicit generate region [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/new/channel_decodes.sv:59]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/new/channel_decodes.sv:59]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/crc_detector.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/crc_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module crc_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/data_transfer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_transfer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/datastream_transfer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datastream_transfer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/ddc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/new/decimation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decimation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/deintrlv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module deintrlv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/new/demodulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demodulation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/descrambler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module descrambler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/duc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module duc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/new/energy_balance.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module energy_balance
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/new/energy_debalance.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module energy_debalance
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/eqam.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eqam
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/interleaver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interleaver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/new/interpolation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interpolation
WARNING: [VRFC 10-3676] redeclaration of ansi port 's_axis_inputI_tready' is not allowed [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/new/interpolation.sv:39]
WARNING: [VRFC 10-3676] redeclaration of ansi port 's_axis_inputQ_tready' is not allowed [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/new/interpolation.sv:40]
WARNING: [VRFC 10-8426] non-net output port 's_axis_inputI_tready' cannot be initialized at declaration in SystemVerilog mode [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/new/interpolation.sv:26]
WARNING: [VRFC 10-8426] non-net output port 's_axis_inputQ_tready' cannot be initialized at declaration in SystemVerilog mode [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/new/interpolation.sv:30]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/layer1_pull.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1_pull
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/layer1_push.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1_push
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/layer1_receive.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1_receive
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/layer1_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module layer1_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/mac_block.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_block
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/mac_deblock.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_deblock
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/new/modulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modulation
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/new/package_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module package_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qam
WARNING: [VRFC 10-3676] redeclaration of ansi port 'm_axis_outputI_tready_qam1024' is not allowed [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/qam.sv:65]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/radio_pull.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radio_pull
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/radio_push.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radio_push
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/radio_receive.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radio_receive
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/radio_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module radio_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/new/rs_decoder_self.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rs_decoder_self
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/new/rs_encoder_self.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rs_encoder_self
WARNING: [VRFC 10-3380] identifier 'recd_out_state' is used before its declaration [/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/xdma_bpu_ex.srcs/sources_1/new/rs_encoder_self.sv:63]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/scrambler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scrambler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/receive/tpu_pullstream.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_pullstream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/bbp/transmit/tpu_pushstream.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tpu_pushstream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/caohuiyang/Work/bbp_vcu128/xdma_bpu_ex/imports/Networking_Processing_Unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Networking_Processing_Unit
