# risc_v_project
3-stage pipeline RISC-V CPU implementation
## Architecture
![RISC-V Pipeline](img/Architecture.drawio.png)
