WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 GAg branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2558418 heartbeat IPC: 3.90867 cumulative IPC: 3.90867 (Simulation time: 0 hr 0 min 16 sec) 
Warmup finished CPU 0 instructions: 10000001 cycles: 2558419 cumulative IPC: 3.90867 (Simulation time: 0 hr 0 min 16 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 2558419 (Simulation time: 0 hr 0 min 16 sec) 

Heartbeat CPU 0 instructions: 20000003 cycles: 7121649 heartbeat IPC: 2.19144 cumulative IPC: 2.19144 (Simulation time: 0 hr 0 min 42 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 11671783 heartbeat IPC: 2.19774 cumulative IPC: 2.19458 (Simulation time: 0 hr 1 min 8 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 16240199 heartbeat IPC: 2.18895 cumulative IPC: 2.1927 (Simulation time: 0 hr 1 min 34 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 20741459 heartbeat IPC: 2.2216 cumulative IPC: 2.19986 (Simulation time: 0 hr 1 min 59 sec) 
Heartbeat CPU 0 instructions: 60000003 cycles: 25184324 heartbeat IPC: 2.25081 cumulative IPC: 2.20986 (Simulation time: 0 hr 2 min 24 sec) 
Simulation finished CPU 0 instructions: 50000002 cycles: 22625906 cumulative IPC: 2.20986 (Simulation time: 0 hr 2 min 24 sec) 

Simulation complete CPU 0 instructions: 50000002 cycles: 22625906 (Simulation time: 0 hr 2 min 24 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs benchmarks/628.pop2_s-17B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 2.20986 instructions: 50000002 cycles: 22625906
CPU 0 Branch Prediction Accuracy: 96.6576% MPKI: 3.82932 Average ROB Occupancy at Mispredict: 105.533
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.05126
BRANCH_INDIRECT: 0.00164
BRANCH_CONDITIONAL: 3.77642
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:     531890  HIT:     379342  MISS:     152548
LLC LOAD         ACCESS:     342277  HIT:     203621  MISS:     138656
LLC RFO          ACCESS:      98280  HIT:      86843  MISS:      11437
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:      88499  HIT:      87883  MISS:        616
LLC TRANSLATION  ACCESS:       2834  HIT:        995  MISS:       1839
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 186.493 cycles
cpu0_DTLB TOTAL       ACCESS:   13198682  HIT:   13086325  MISS:     112357
cpu0_DTLB LOAD         ACCESS:   13198682  HIT:   13086325  MISS:     112357
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 13.7072 cycles
cpu0_ITLB TOTAL       ACCESS:     184695  HIT:     178021  MISS:       6674
cpu0_ITLB LOAD         ACCESS:     184695  HIT:     178021  MISS:       6674
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 2.98053 cycles
cpu0_L1D TOTAL       ACCESS:   14186928  HIT:   10724037  MISS:    3462891
cpu0_L1D LOAD         ACCESS:   10358317  HIT:    7962590  MISS:    2395727
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    3824532  HIT:    2761274  MISS:    1063258
cpu0_L1D TRANSLATION  ACCESS:       4079  HIT:        173  MISS:       3906
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 13.6248 cycles
cpu0_L1I TOTAL       ACCESS:     228943  HIT:     118236  MISS:     110707
cpu0_L1I LOAD         ACCESS:     228943  HIT:     118236  MISS:     110707
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 15.9613 cycles
cpu0_L2C TOTAL       ACCESS:    1364650  HIT:     921258  MISS:     443392
cpu0_L2C LOAD         ACCESS:     811594  HIT:     469316  MISS:     342278
cpu0_L2C RFO          ACCESS:     273772  HIT:     175492  MISS:      98280
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:     276160  HIT:     276160  MISS:          0
cpu0_L2C TRANSLATION  ACCESS:       3124  HIT:        290  MISS:       2834
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 84.5178 cycles
cpu0_STLB TOTAL       ACCESS:      43740  HIT:      41276  MISS:       2464
cpu0_STLB LOAD         ACCESS:      43740  HIT:      41276  MISS:       2464
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 489.044 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:      74227
  ROW_BUFFER_MISS:      77705
 AVG DBUS CONGESTED CYCLE:    3.83659
 WQ ROW_BUFFER_HIT:       7104
  ROW_BUFFER_MISS:      33207  FULL:          0
