{"sha": "e7f8fba9c3e747956a8a9ff356d68f58474c45c6", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ZTdmOGZiYTljM2U3NDc5NTZhOGE5ZmYzNTZkNjhmNTg0NzRjNDVjNg==", "commit": {"author": {"name": "Uros Bizjak", "email": "uros@gcc.gnu.org", "date": "2009-08-25T18:58:11Z"}, "committer": {"name": "Uros Bizjak", "email": "uros@gcc.gnu.org", "date": "2009-08-25T18:58:11Z"}, "message": "alpha.md (*cmpdf_ieee_ext[123]): Remove.\n\n\t* config/alpha/alpha.md (*cmpdf_ieee_ext[123]): Remove.\n\t(*cmpdf_internal): Enable for all ALPHA_FPTM levels.\n\t(*movdfcc_ext[1234]): Disable for IEEE mode.\n\nFrom-SVN: r151093", "tree": {"sha": "a0cdc9a4a64d944c17227ee7fe8e9a569cec1f26", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/a0cdc9a4a64d944c17227ee7fe8e9a569cec1f26"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/e7f8fba9c3e747956a8a9ff356d68f58474c45c6", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/e7f8fba9c3e747956a8a9ff356d68f58474c45c6", "html_url": "https://github.com/Rust-GCC/gccrs/commit/e7f8fba9c3e747956a8a9ff356d68f58474c45c6", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/e7f8fba9c3e747956a8a9ff356d68f58474c45c6/comments", "author": null, "committer": null, "parents": [{"sha": "3fe9e1ff8c920712bbb923c7f1464c743f952828", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/3fe9e1ff8c920712bbb923c7f1464c743f952828", "html_url": "https://github.com/Rust-GCC/gccrs/commit/3fe9e1ff8c920712bbb923c7f1464c743f952828"}], "stats": {"total": 57, "additions": 13, "deletions": 44}, "files": [{"sha": "277d6a210e7bbb8e9ddc70c46204ebfe2ce68469", "filename": "gcc/ChangeLog", "status": "modified", "additions": 8, "deletions": 2, "changes": 10, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/e7f8fba9c3e747956a8a9ff356d68f58474c45c6/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/e7f8fba9c3e747956a8a9ff356d68f58474c45c6/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=e7f8fba9c3e747956a8a9ff356d68f58474c45c6", "patch": "@@ -1,3 +1,9 @@\n+2009-08-25  Uros Bizjak  <ubizjak@gmail.com>\n+\n+\t* config/alpha/alpha.md (*cmpdf_ieee_ext[123]): Remove.\n+\t(*cmpdf_internal): Enable for all ALPHA_FPTM levels.\n+\t(*movdfcc_ext[1234]): Disable for IEEE mode.\n+\n 2009-08-25  Eric Botcazou  <ebotcazou@adacore.com>\n \n \t* gimplify.c (prepare_gimple_addressable): New static function.\n@@ -156,8 +162,8 @@\n \t* doc/install.texi (Configuration): Document --datarootdir,\n \t--docdir, --htmldir, --pdfdir; update documentation for\n \t--infodir, --mandir.\n-\t(Prerequisites): Bump Autoconf version to 2.64, Automake to\n-\t1.11, M4 to 1.4.6.\n+\t(Prerequisites): Bump Autoconf version to 2.64, Automake to 1.11,\n+\tM4 to 1.4.6.\n \n \t* aclocal.m4: Regenerate.\n \t* config.in: Regenerate."}, {"sha": "aeba71e6c2a1667da90493124db0e64e447a7656", "filename": "gcc/config/alpha/alpha.md", "status": "modified", "additions": 5, "deletions": 42, "changes": 47, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/e7f8fba9c3e747956a8a9ff356d68f58474c45c6/gcc%2Fconfig%2Falpha%2Falpha.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/e7f8fba9c3e747956a8a9ff356d68f58474c45c6/gcc%2Fconfig%2Falpha%2Falpha.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Falpha%2Falpha.md?ref=e7f8fba9c3e747956a8a9ff356d68f58474c45c6", "patch": "@@ -3700,19 +3700,7 @@\n \t(match_operator:DF 1 \"alpha_fp_comparison_operator\"\n \t\t\t   [(match_operand:DF 2 \"reg_or_0_operand\" \"fG\")\n \t\t\t    (match_operand:DF 3 \"reg_or_0_operand\" \"fG\")]))]\n-  \"TARGET_FP && alpha_fptm < ALPHA_FPTM_SU\"\n-  \"cmp%-%C1%/ %R2,%R3,%0\"\n-  [(set_attr \"type\" \"fadd\")\n-   (set_attr \"trap\" \"yes\")\n-   (set_attr \"trap_suffix\" \"su\")])\n-\n-(define_insn \"*cmpdf_ieee_ext1\"\n-  [(set (match_operand:DF 0 \"register_operand\" \"=&f\")\n-\t(match_operator:DF 1 \"alpha_fp_comparison_operator\"\n-\t\t\t   [(float_extend:DF\n-\t\t\t     (match_operand:SF 2 \"reg_or_0_operand\" \"fG\"))\n-\t\t\t    (match_operand:DF 3 \"reg_or_0_operand\" \"fG\")]))]\n-  \"TARGET_FP && alpha_fptm >= ALPHA_FPTM_SU\"\n+  \"TARGET_FP\"\n   \"cmp%-%C1%/ %R2,%R3,%0\"\n   [(set_attr \"type\" \"fadd\")\n    (set_attr \"trap\" \"yes\")\n@@ -3730,18 +3718,6 @@\n    (set_attr \"trap\" \"yes\")\n    (set_attr \"trap_suffix\" \"su\")])\n \n-(define_insn \"*cmpdf_ieee_ext2\"\n-  [(set (match_operand:DF 0 \"register_operand\" \"=&f\")\n-\t(match_operator:DF 1 \"alpha_fp_comparison_operator\"\n-\t\t\t   [(match_operand:DF 2 \"reg_or_0_operand\" \"fG\")\n-\t\t\t    (float_extend:DF\n-\t\t\t     (match_operand:SF 3 \"reg_or_0_operand\" \"fG\"))]))]\n-  \"TARGET_FP && alpha_fptm >= ALPHA_FPTM_SU\"\n-  \"cmp%-%C1%/ %R2,%R3,%0\"\n-  [(set_attr \"type\" \"fadd\")\n-   (set_attr \"trap\" \"yes\")\n-   (set_attr \"trap_suffix\" \"su\")])\n-\n (define_insn \"*cmpdf_ext2\"\n   [(set (match_operand:DF 0 \"register_operand\" \"=f\")\n \t(match_operator:DF 1 \"alpha_fp_comparison_operator\"\n@@ -3754,19 +3730,6 @@\n    (set_attr \"trap\" \"yes\")\n    (set_attr \"trap_suffix\" \"su\")])\n \n-(define_insn \"*cmpdf_ieee_ext3\"\n-  [(set (match_operand:DF 0 \"register_operand\" \"=&f\")\n-\t(match_operator:DF 1 \"alpha_fp_comparison_operator\"\n-\t\t\t   [(float_extend:DF\n-\t\t\t     (match_operand:SF 2 \"reg_or_0_operand\" \"fG\"))\n-\t\t\t    (float_extend:DF\n-\t\t\t     (match_operand:SF 3 \"reg_or_0_operand\" \"fG\"))]))]\n-  \"TARGET_FP && alpha_fptm >= ALPHA_FPTM_SU\"\n-  \"cmp%-%C1%/ %R2,%R3,%0\"\n-  [(set_attr \"type\" \"fadd\")\n-   (set_attr \"trap\" \"yes\")\n-   (set_attr \"trap_suffix\" \"su\")])\n-\n (define_insn \"*cmpdf_ext3\"\n   [(set (match_operand:DF 0 \"register_operand\" \"=f\")\n \t(match_operator:DF 1 \"alpha_fp_comparison_operator\"\n@@ -3816,7 +3779,7 @@\n \t\t\t  (match_operand:DF 2 \"const0_operand\" \"G,G\")])\n \t (float_extend:DF (match_operand:SF 1 \"reg_or_0_operand\" \"fG,0\"))\n \t (match_operand:DF 5 \"reg_or_0_operand\" \"0,fG\")))]\n-  \"TARGET_FP\"\n+  \"TARGET_FP && alpha_fptm < ALPHA_FPTM_SU\"\n   \"@\n    fcmov%C3 %R4,%R1,%0\n    fcmov%D3 %R4,%R5,%0\"\n@@ -3831,7 +3794,7 @@\n \t\t\t  (match_operand:DF 2 \"const0_operand\" \"G,G\")])\n \t (match_operand:DF 1 \"reg_or_0_operand\" \"fG,0\")\n \t (match_operand:DF 5 \"reg_or_0_operand\" \"0,fG\")))]\n-  \"TARGET_FP\"\n+  \"TARGET_FP && alpha_fptm < ALPHA_FPTM_SU\"\n   \"@\n    fcmov%C3 %R4,%R1,%0\n    fcmov%D3 %R4,%R5,%0\"\n@@ -3846,7 +3809,7 @@\n \t\t\t  (match_operand:DF 2 \"const0_operand\" \"G,G\")])\n \t (match_operand:SF 1 \"reg_or_0_operand\" \"fG,0\")\n \t (match_operand:SF 5 \"reg_or_0_operand\" \"0,fG\")))]\n-  \"TARGET_FP\"\n+  \"TARGET_FP && alpha_fptm < ALPHA_FPTM_SU\"\n   \"@\n    fcmov%C3 %R4,%R1,%0\n    fcmov%D3 %R4,%R5,%0\"\n@@ -3861,7 +3824,7 @@\n \t\t\t  (match_operand:DF 2 \"const0_operand\" \"G,G\")])\n \t (float_extend:DF (match_operand:SF 1 \"reg_or_0_operand\" \"fG,0\"))\n \t (match_operand:DF 5 \"reg_or_0_operand\" \"0,fG\")))]\n-  \"TARGET_FP\"\n+  \"TARGET_FP && alpha_fptm < ALPHA_FPTM_SU\"\n   \"@\n    fcmov%C3 %R4,%R1,%0\n    fcmov%D3 %R4,%R5,%0\""}]}