$date
	Fri Oct 31 17:40:21 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module jkff_stru_tb $end
$var wire 1 ! Qbar $end
$var wire 1 " Q $end
$var reg 1 # J $end
$var reg 1 $ K $end
$var reg 1 % clk $end
$var reg 1 & reset $end
$var integer 32 ' i [31:0] $end
$scope module dut $end
$var wire 1 # J $end
$var wire 1 $ K $end
$var wire 1 % clk $end
$var wire 1 & reset $end
$var wire 1 ( w_master_bar $end
$var wire 1 ) w_master $end
$var wire 1 * S_slave $end
$var wire 1 + S_master $end
$var wire 1 , R_slave $end
$var wire 1 - R_master $end
$var wire 1 ! Qbar $end
$var wire 1 " Q $end
$scope module master $end
$var wire 1 ) Q $end
$var wire 1 ( Qbar $end
$var wire 1 - R $end
$var wire 1 + S $end
$upscope $end
$scope module slave $end
$var wire 1 " Q $end
$var wire 1 ! Qbar $end
$var wire 1 , R $end
$var wire 1 * S $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0-
1,
1+
0*
1)
0(
bx '
1&
0%
0$
0#
0"
1!
$end
#5000
0!
1"
1-
1*
0,
b0 '
0&
1%
#10000
0%
#15000
1%
#20000
1$
b1 '
0%
#25000
0-
1%
#30000
1-
1#
0$
b10 '
0%
#35000
1%
#40000
1$
b11 '
0%
#45000
0-
1%
#50000
1-
b100 '
0%
#55000
0-
1%
