strict digraph "" {
	node [label="\N"];
	"17:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f3d765e8f50>",
		fillcolor=turquoise,
		label="17:BL
present_state <= next_state;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f3d765e8cd0>]",
		style=filled,
		typ=Block];
	"Leaf_12:AL"	[def_var="['present_state', 'next_state']",
		label="Leaf_12:AL"];
	"17:BL" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
	"13:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f3d765d0290>",
		fillcolor=turquoise,
		label="13:BL
present_state <= 0;
next_state <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f3d765e8f90>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f3d765d0150>]",
		style=filled,
		typ=Block];
	"13:BL" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
	"12:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f3d765d02d0>",
		fillcolor=turquoise,
		label="12:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"13:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f3d765d0310>",
		fillcolor=springgreen,
		label="13:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"12:BL" -> "13:IF"	[cond="[]",
		lineno=None];
	"13:IF" -> "17:BL"	[cond="['reset']",
		label="!(reset)",
		lineno=13];
	"13:IF" -> "13:BL"	[cond="['reset']",
		label=reset,
		lineno=13];
	"12:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f3d765d0410>",
		clk_sens=True,
		fillcolor=gold,
		label="12:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'next_state']"];
	"12:AL" -> "12:BL"	[cond="[]",
		lineno=None];
}
