// Seed: 2622481497
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  id_5 :
  assert property (@(posedge 1) id_3) $display(id_2, 'b0);
  assign id_2 = id_5;
  wire id_6;
  assign id_6 = 1;
  tri1 id_7, id_8 = 1, id_9, id_10, id_11, id_12, id_13;
  assign id_2 = 1;
  always id_5 = id_6;
  wand id_14 = id_9;
endmodule
module module_1 ();
  wire id_1, id_2;
  assign id_2 = id_1;
  module_0(
      id_2, id_1, id_1, id_2
  );
endmodule
