<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="riconoscitore_stringa.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/par/riconoscitore_stringa_generico_timesim.nlf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_SDF" xil_pn:name="netgen/par/riconoscitore_stringa_generico_timesim.sdf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/par/riconoscitore_stringa_generico_timesim.vhd"/>
    <file xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/riconoscitore_stringa_generico_synthesis.nlf"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/synthesis/riconoscitore_stringa_generico_synthesis.vhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="riconoscitore_stringa_generico.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="riconoscitore_stringa_generico.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="riconoscitore_stringa_generico.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="riconoscitore_stringa_generico.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="riconoscitore_stringa_generico.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="riconoscitore_stringa_generico.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="riconoscitore_stringa_generico.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="riconoscitore_stringa_generico.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="riconoscitore_stringa_generico.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="riconoscitore_stringa_generico.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="riconoscitore_stringa_generico.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="riconoscitore_stringa_generico.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="riconoscitore_stringa_generico.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="riconoscitore_stringa_generico.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="riconoscitore_stringa_generico.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="riconoscitore_stringa_generico.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="riconoscitore_stringa_generico.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="riconoscitore_stringa_generico.vhi"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="riconoscitore_stringa_generico.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="riconoscitore_stringa_generico.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="riconoscitore_stringa_generico_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="riconoscitore_stringa_generico_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="riconoscitore_stringa_generico_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="riconoscitore_stringa_generico_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="riconoscitore_stringa_generico_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="riconoscitore_stringa_generico_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="riconoscitore_stringa_generico_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="riconoscitore_stringa_generico_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="riconoscitore_stringa_generico_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="riconoscitore_stringa_generico_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="riconoscitore_stringa_generico_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="riconoscitore_stringa_generico_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="riconoscitore_stringa_generico_summary.xml"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="riconoscitore_stringa_generico_testbench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="riconoscitore_stringa_generico_testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="riconoscitore_stringa_generico_testbench_isim_beh.wdb"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="riconoscitore_stringa_generico_testbench_isim_par.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="riconoscitore_stringa_generico_testbench_isim_par.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="riconoscitore_stringa_generico_testbench_par.prj"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="riconoscitore_stringa_generico_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="riconoscitore_stringa_generico_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="riconoscitore_stringa_generico_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="tester_dispositivi.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="tester_dispositivi.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="tester_dispositivi.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="tester_dispositivi.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="tester_dispositivi.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="tester_dispositivi.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="tester_dispositivi.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="tester_dispositivi.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="tester_dispositivi.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="tester_dispositivi.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="tester_dispositivi.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="tester_dispositivi.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="tester_dispositivi.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tester_dispositivi.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="tester_dispositivi.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="tester_dispositivi.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="tester_dispositivi.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="tester_dispositivi.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="tester_dispositivi.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="tester_dispositivi.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="tester_dispositivi.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="tester_dispositivi.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="tester_dispositivi.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="tester_dispositivi_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="tester_dispositivi_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="tester_dispositivi_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="tester_dispositivi_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="tester_dispositivi_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="tester_dispositivi_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="tester_dispositivi_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="tester_dispositivi_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="tester_dispositivi_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="tester_dispositivi_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="tester_dispositivi_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="tester_dispositivi_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="tester_dispositivi_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="tester_dispositivi_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tester_dispositivi_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="tester_dispositivi_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1515833671" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1515833671">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516101246" xil_pn:in_ck="-563114688986945777" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1516101246">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="anode_manager.vhd"/>
      <outfile xil_pn:name="boundary_scan_chain.vhd"/>
      <outfile xil_pn:name="cathode_encoder.vhd"/>
      <outfile xil_pn:name="cathode_manager.vhd"/>
      <outfile xil_pn:name="clock_filter.vhd"/>
      <outfile xil_pn:name="contatore_modulo_4.vhd"/>
      <outfile xil_pn:name="counter_mod2n.vhd"/>
      <outfile xil_pn:name="debounce.vhd"/>
      <outfile xil_pn:name="demux1_n.vhd"/>
      <outfile xil_pn:name="display.vhd"/>
      <outfile xil_pn:name="display_on_board.vhd"/>
      <outfile xil_pn:name="display_top_level.vhd"/>
      <outfile xil_pn:name="edge_triggered_d_n.vhd"/>
      <outfile xil_pn:name="latch_d_en.vhd"/>
      <outfile xil_pn:name="mux2_1.vhd"/>
      <outfile xil_pn:name="muxn_1.vhd"/>
      <outfile xil_pn:name="riconoscitore_stringa.vhd"/>
      <outfile xil_pn:name="riconoscitore_stringa_generico.vhd"/>
      <outfile xil_pn:name="riconoscitore_stringa_generico_testbench.vhd"/>
      <outfile xil_pn:name="tester_dispositivi.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1515833671" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-254778113187202214" xil_pn:start_ts="1515833671">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1515833671" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-8923520698413835300" xil_pn:start_ts="1515833671">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516100648" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="7685438172469111345" xil_pn:start_ts="1516100648">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516101246" xil_pn:in_ck="-563114688986945777" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1516101246">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="anode_manager.vhd"/>
      <outfile xil_pn:name="boundary_scan_chain.vhd"/>
      <outfile xil_pn:name="cathode_encoder.vhd"/>
      <outfile xil_pn:name="cathode_manager.vhd"/>
      <outfile xil_pn:name="clock_filter.vhd"/>
      <outfile xil_pn:name="contatore_modulo_4.vhd"/>
      <outfile xil_pn:name="counter_mod2n.vhd"/>
      <outfile xil_pn:name="debounce.vhd"/>
      <outfile xil_pn:name="demux1_n.vhd"/>
      <outfile xil_pn:name="display.vhd"/>
      <outfile xil_pn:name="display_on_board.vhd"/>
      <outfile xil_pn:name="display_top_level.vhd"/>
      <outfile xil_pn:name="edge_triggered_d_n.vhd"/>
      <outfile xil_pn:name="latch_d_en.vhd"/>
      <outfile xil_pn:name="mux2_1.vhd"/>
      <outfile xil_pn:name="muxn_1.vhd"/>
      <outfile xil_pn:name="riconoscitore_stringa.vhd"/>
      <outfile xil_pn:name="riconoscitore_stringa_generico.vhd"/>
      <outfile xil_pn:name="riconoscitore_stringa_generico_testbench.vhd"/>
      <outfile xil_pn:name="tester_dispositivi.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1516101251" xil_pn:in_ck="-563114688986945777" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="6078335851433342678" xil_pn:start_ts="1516101246">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="riconoscitore_stringa_generico_testbench_beh.prj"/>
      <outfile xil_pn:name="riconoscitore_stringa_generico_testbench_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1516101252" xil_pn:in_ck="-8574807915961906221" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="4207403426060274339" xil_pn:start_ts="1516101251">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="riconoscitore_stringa_generico_testbench_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1516100268" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1516100268">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516100268" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="4765632752442682514" xil_pn:start_ts="1516100268">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516100269" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="7685438172469111345" xil_pn:start_ts="1516100268">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516100269" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1516100269">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516100269" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3970833341288222896" xil_pn:start_ts="1516100269">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516100269" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280842703814" xil_pn:start_ts="1516100269">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516100269" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-4482585229305051845" xil_pn:start_ts="1516100269">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516101180" xil_pn:in_ck="-3650851901185450341" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-6117170631131599433" xil_pn:start_ts="1516101170">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="riconoscitore_stringa_generico.ngr"/>
      <outfile xil_pn:name="tester_dispositivi.lso"/>
      <outfile xil_pn:name="tester_dispositivi.ngc"/>
      <outfile xil_pn:name="tester_dispositivi.ngr"/>
      <outfile xil_pn:name="tester_dispositivi.prj"/>
      <outfile xil_pn:name="tester_dispositivi.stx"/>
      <outfile xil_pn:name="tester_dispositivi.syr"/>
      <outfile xil_pn:name="tester_dispositivi.xst"/>
      <outfile xil_pn:name="tester_dispositivi_vhdl.prj"/>
      <outfile xil_pn:name="tester_dispositivi_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1516100280" xil_pn:in_ck="-7926730541359275042" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="5627218658086389125" xil_pn:start_ts="1516100280">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1516101189" xil_pn:in_ck="3123981191096455345" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="8695850753606384190" xil_pn:start_ts="1516101180">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="tester_dispositivi.bld"/>
      <outfile xil_pn:name="tester_dispositivi.ngd"/>
      <outfile xil_pn:name="tester_dispositivi_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1516101199" xil_pn:in_ck="3123981191096455346" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-6349267131326700252" xil_pn:start_ts="1516101189">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="tester_dispositivi.pcf"/>
      <outfile xil_pn:name="tester_dispositivi_map.map"/>
      <outfile xil_pn:name="tester_dispositivi_map.mrp"/>
      <outfile xil_pn:name="tester_dispositivi_map.ncd"/>
      <outfile xil_pn:name="tester_dispositivi_map.ngm"/>
      <outfile xil_pn:name="tester_dispositivi_map.xrpt"/>
      <outfile xil_pn:name="tester_dispositivi_summary.xml"/>
      <outfile xil_pn:name="tester_dispositivi_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1516101217" xil_pn:in_ck="6158596780995913931" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="1934304854298957634" xil_pn:start_ts="1516101199">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="tester_dispositivi.ncd"/>
      <outfile xil_pn:name="tester_dispositivi.pad"/>
      <outfile xil_pn:name="tester_dispositivi.par"/>
      <outfile xil_pn:name="tester_dispositivi.ptwx"/>
      <outfile xil_pn:name="tester_dispositivi.unroutes"/>
      <outfile xil_pn:name="tester_dispositivi.xpi"/>
      <outfile xil_pn:name="tester_dispositivi_pad.csv"/>
      <outfile xil_pn:name="tester_dispositivi_pad.txt"/>
      <outfile xil_pn:name="tester_dispositivi_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1516101227" xil_pn:in_ck="-290745620906376752" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1516101217">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="tester_dispositivi.bgn"/>
      <outfile xil_pn:name="tester_dispositivi.bit"/>
      <outfile xil_pn:name="tester_dispositivi.drc"/>
      <outfile xil_pn:name="tester_dispositivi.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1515842247" xil_pn:in_ck="7993449887315792680" xil_pn:name="TRAN_postParSimModel" xil_pn:prop_ck="-2165699998791670515" xil_pn:start_ts="1515842241">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1515842373" xil_pn:in_ck="-758011523426336405" xil_pn:name="TRAN_copyPost-ParAbstractToPreSimulation" xil_pn:start_ts="1515842373">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1515842380" xil_pn:in_ck="-4193623009139677822" xil_pn:name="TRAN_ISimulatePostPlace&amp;RouteModelRunFuse" xil_pn:prop_ck="3098292251446403606" xil_pn:start_ts="1515842373">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1515842381" xil_pn:in_ck="-8574807898026037017" xil_pn:name="TRAN_ISimulatePostPlace&amp;RouteModel" xil_pn:prop_ck="3323516604609189657" xil_pn:start_ts="1515842380">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1516101217" xil_pn:in_ck="3123981191096455214" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1516101212">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="tester_dispositivi.twr"/>
      <outfile xil_pn:name="tester_dispositivi.twx"/>
    </transform>
    <transform xil_pn:end_ts="1515835010" xil_pn:in_ck="7993449887315792811" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="-4417820582151399450" xil_pn:start_ts="1515835007">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
  </transforms>

</generated_project>
