<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.18"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>PROJECT_NAME: Dave/Model/APPS/FREERTOS/v4_1_2/Templates/portable/GCC/ARM_CM4F/port_mpu.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">PROJECT_NAME
   &#160;<span id="projectnumber">PROJECT_NUMBER</span>
   </div>
   <div id="projectbrief">PROJECT_BRIEF</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.18 -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_9ae8d336e4569e0680d3e2193cd995f2.html">Dave</a></li><li class="navelem"><a class="el" href="dir_490bed8d9998c4a99839e21f8ea581e9.html">Model</a></li><li class="navelem"><a class="el" href="dir_33846ca2b359b82220662b9710bd22e5.html">APPS</a></li><li class="navelem"><a class="el" href="dir_248eba3674ae8bcb079875a3cd0e3dd0.html">FREERTOS</a></li><li class="navelem"><a class="el" href="dir_79d0790edffd36fa09e12a820aaca3fd.html">v4_1_2</a></li><li class="navelem"><a class="el" href="dir_76eb16d7d451661575af6a6ac154b6cc.html">Templates</a></li><li class="navelem"><a class="el" href="dir_e63ee3f6a044beec70b44fe174abeade.html">portable</a></li><li class="navelem"><a class="el" href="dir_868b64377a69c8f72c48a03a675654ef.html">GCC</a></li><li class="navelem"><a class="el" href="dir_d57feca6d76ff70e06c05f9fa7791156.html">ARM_CM4F</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">port_mpu.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * FreeRTOS Kernel V10.0.1</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * Copyright (C) 2017 Amazon.com, Inc. or its affiliates.  All Rights Reserved.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * Permission is hereby granted, free of charge, to any person obtaining a copy of</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * this software and associated documentation files (the &quot;Software&quot;), to deal in</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * the Software without restriction, including without limitation the rights to</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * the Software, and to permit persons to whom the Software is furnished to do so,</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * subject to the following conditions:</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * The above copyright notice and this permission notice shall be included in all</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * copies or substantial portions of the Software.</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * http://www.FreeRTOS.org</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * http://aws.amazon.com/freertos</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * 1 tab == 4 spaces!</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160; </div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">/*-----------------------------------------------------------</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * Implementation of functions defined in portable.h for the ARM CM3 port.</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> *----------------------------------------------------------*/</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160; </div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">/* Defining MPU_WRAPPERS_INCLUDED_FROM_API_FILE prevents task.h from redefining</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">all the API functions to use the MPU wrappers.  That should only be done when</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">task.h is included from an application file. */</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#define MPU_WRAPPERS_INCLUDED_FROM_API_FILE</span></div>
<div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#ab622d8c674f2a417a666a7ed89109e79">   36</a></span>&#160; </div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">/* Scheduler includes. */</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="_generated_2_f_r_e_e_r_t_o_s_2_free_r_t_o_s_8h.html">FREERTOS/FreeRTOS.h</a>&quot;</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="_generated_2_f_r_e_e_r_t_o_s_2task_8h.html">FREERTOS/task.h</a>&quot;</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160; </div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#ifndef __VFP_FP__</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">    #error This port can only be used when the project options are configured to enable hardware floating point support.</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160; </div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#undef MPU_WRAPPERS_INCLUDED_FROM_API_FILE</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160; </div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#ifndef configSYSTICK_CLOCK_HZ</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">    #define configSYSTICK_CLOCK_HZ configCPU_CLOCK_HZ</span></div>
<div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#aa6c52b1b434ca2a708c56fdee02e7946">   49</a></span>&#160;    <span class="comment">/* Ensure the SysTick is clocked at the same frequency as the core. */</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">    #define portNVIC_SYSTICK_CLK    ( 1UL &lt;&lt; 2UL )</span></div>
<div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a590d0fe4b2df70ef49aa19708c89e6c2">   51</a></span>&#160;<span class="preprocessor">#else</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;    <span class="comment">/* The way the SysTick is clocked is not modified in case it is not the same</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">    as the core. */</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">    #define portNVIC_SYSTICK_CLK    ( 0 )</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160; </div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">/* Constants required to access and manipulate the NVIC. */</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define portNVIC_SYSTICK_CTRL_REG               ( * ( ( volatile uint32_t * ) 0xe000e010 ) )</span></div>
<div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#adad03b75dbce86018cd8f77724f5f89a">   59</a></span>&#160;<span class="preprocessor">#define portNVIC_SYSTICK_LOAD_REG               ( * ( ( volatile uint32_t * ) 0xe000e014 ) )</span></div>
<div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a6fb185b6f87a37fcb11be7f5f7f74c3c">   60</a></span>&#160;<span class="preprocessor">#define portNVIC_SYSTICK_CURRENT_VALUE_REG      ( * ( ( volatile uint32_t * ) 0xe000e018 ) )</span></div>
<div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a840264c4ada33651c41921488329f127">   61</a></span>&#160;<span class="preprocessor">#define portNVIC_SYSPRI2_REG                    ( * ( ( volatile uint32_t * ) 0xe000ed20 ) )</span></div>
<div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a9d076b8b45d4ab187668bb7b0c1f8d31">   62</a></span>&#160;<span class="preprocessor">#define portNVIC_SYSPRI1_REG                    ( * ( ( volatile uint32_t * ) 0xe000ed1c ) )</span></div>
<div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#ac4cbf096bd80014415c454f9141279ca">   63</a></span>&#160;<span class="preprocessor">#define portNVIC_SYS_CTRL_STATE_REG             ( * ( ( volatile uint32_t * ) 0xe000ed24 ) )</span></div>
<div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a0d3d0b2d6b418d965a0fe19a1ffb83f1">   64</a></span>&#160;<span class="preprocessor">#define portNVIC_MEM_FAULT_ENABLE               ( 1UL &lt;&lt; 16UL )</span></div>
<div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#acdef952eb903280dc93852a6533a77ac">   65</a></span>&#160; </div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">/* Constants required to access and manipulate the MPU. */</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define portMPU_TYPE_REG                        ( * ( ( volatile uint32_t * ) 0xe000ed90 ) )</span></div>
<div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#aeb3b919525b5dbfd78bd5f470a1092f1">   68</a></span>&#160;<span class="preprocessor">#define portMPU_REGION_BASE_ADDRESS_REG         ( * ( ( volatile uint32_t * ) 0xe000ed9C ) )</span></div>
<div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#aac6cdf78e51154baa7431f253cf33bb6">   69</a></span>&#160;<span class="preprocessor">#define portMPU_REGION_ATTRIBUTE_REG            ( * ( ( volatile uint32_t * ) 0xe000edA0 ) )</span></div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a100489cacc1a4c0ddf3f75e285091f38">   70</a></span>&#160;<span class="preprocessor">#define portMPU_CTRL_REG                        ( * ( ( volatile uint32_t * ) 0xe000ed94 ) )</span></div>
<div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a9479ccbf12b6a6fac418f477b0a8d8a3">   71</a></span>&#160;<span class="preprocessor">#define portEXPECTED_MPU_TYPE_VALUE             ( 8UL &lt;&lt; 8UL ) </span><span class="comment">/* 8 regions, unified. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a7b72d249500608fc2029c6de80ac5863">   72</a></span>&#160;<span class="preprocessor">#define portMPU_ENABLE                          ( 0x01UL )</span></div>
<div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a3f406b36c513d575edab59ff2752ed9e">   73</a></span>&#160;<span class="preprocessor">#define portMPU_BACKGROUND_ENABLE               ( 1UL &lt;&lt; 2UL )</span></div>
<div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a40db474ecba1086d93db1b4733584da9">   74</a></span>&#160;<span class="preprocessor">#define portPRIVILEGED_EXECUTION_START_ADDRESS  ( 0UL )</span></div>
<div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#ac367710b7ceb5b51f1490bb7b33be31f">   75</a></span>&#160;<span class="preprocessor">#define portMPU_REGION_VALID                    ( 0x10UL )</span></div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a108ee0d861562b61efb679612f01638b">   76</a></span>&#160;<span class="preprocessor">#define portMPU_REGION_ENABLE                   ( 0x01UL )</span></div>
<div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a6323908daa39345ab5a7ed0b72619c5c">   77</a></span>&#160;<span class="preprocessor">#define portPERIPHERALS_START_ADDRESS           0x40000000UL</span></div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#af10b52e6c8c44893154ca83c86687756">   78</a></span>&#160;<span class="preprocessor">#define portPERIPHERALS_END_ADDRESS             0x5FFFFFFFUL</span></div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a6b32ee18154a22e980f1c4251fc40088">   79</a></span>&#160; </div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">/* Constants required to access and manipulate the SysTick. */</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define portNVIC_SYSTICK_INT                    ( 0x00000002UL )</span></div>
<div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#af8c3f4bd42d82e070baf097363a30e3f">   82</a></span>&#160;<span class="preprocessor">#define portNVIC_SYSTICK_ENABLE                 ( 0x00000001UL )</span></div>
<div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#af78a1fa447c6312c9ea7fb8e191afc22">   83</a></span>&#160;<span class="preprocessor">#define portNVIC_PENDSV_PRI                     ( ( ( uint32_t ) configKERNEL_INTERRUPT_PRIORITY ) &lt;&lt; 16UL )</span></div>
<div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a71a0b2492ed73217b5864c1e3ba8c9be">   84</a></span>&#160;<span class="preprocessor">#define portNVIC_SYSTICK_PRI                    ( ( ( uint32_t ) configKERNEL_INTERRUPT_PRIORITY ) &lt;&lt; 24UL )</span></div>
<div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#ae4ddaa528bc05260d1a5a607c8a00d9f">   85</a></span>&#160;<span class="preprocessor">#define portNVIC_SVC_PRI                        ( ( ( uint32_t ) configMAX_SYSCALL_INTERRUPT_PRIORITY - 1UL ) &lt;&lt; 24UL )</span></div>
<div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#aaf64c884e2c61ba605619242efbd6656">   86</a></span>&#160; </div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">/* Constants required to manipulate the VFP. */</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define portFPCCR                               ( ( volatile uint32_t * ) 0xe000ef34UL ) </span><span class="comment">/* Floating point context control register. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a45273dc9a093bf983ce3797ca3a3b58e">   89</a></span>&#160;<span class="preprocessor">#define portASPEN_AND_LSPEN_BITS                ( 0x3UL &lt;&lt; 30UL )</span></div>
<div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#aba967c75b3173a502d99d274da0f6757">   90</a></span>&#160; </div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">/* Constants required to set up the initial stack. */</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define portINITIAL_XPSR                        ( 0x01000000UL )</span></div>
<div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a062d03aca8ae932b4552a2aa19853b44">   93</a></span>&#160;<span class="preprocessor">#define portINITIAL_EXC_RETURN                  ( 0xfffffffdUL )</span></div>
<div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a372d1affad9d6424b60dac6c513e97f0">   94</a></span>&#160;<span class="preprocessor">#define portINITIAL_CONTROL_IF_UNPRIVILEGED     ( 0x03 )</span></div>
<div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a841afcdc52ed68a2d5cc0884ff9a67b0">   95</a></span>&#160;<span class="preprocessor">#define portINITIAL_CONTROL_IF_PRIVILEGED       ( 0x02 )</span></div>
<div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a6cc91f3151d1a38897a23ccacefe3388">   96</a></span>&#160; </div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">/* Constants required to check the validity of an interrupt priority. */</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define portFIRST_USER_INTERRUPT_NUMBER     ( 16 )</span></div>
<div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a9bf7ad0c574222fbbf0ad6ac5a387a11">   99</a></span>&#160;<span class="preprocessor">#define portNVIC_IP_REGISTERS_OFFSET_16     ( 0xE000E3F0 )</span></div>
<div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a72b5f375744da7a3ec890dd573dddc77">  100</a></span>&#160;<span class="preprocessor">#define portAIRCR_REG                       ( * ( ( volatile uint32_t * ) 0xE000ED0C ) )</span></div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#ad4e191d3886fa6ba91bb7cd11cdc665e">  101</a></span>&#160;<span class="preprocessor">#define portMAX_8_BIT_VALUE                 ( ( uint8_t ) 0xff )</span></div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a6a8cc3be38f6a681ffcf3a895970853f">  102</a></span>&#160;<span class="preprocessor">#define portTOP_BIT_OF_BYTE                 ( ( uint8_t ) 0x80 )</span></div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a046cc13f73dad0c8a9cdd0504bc35a88">  103</a></span>&#160;<span class="preprocessor">#define portMAX_PRIGROUP_BITS               ( ( uint8_t ) 7 )</span></div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#abbfa60faa2116dee71c1923a4ec3aa4a">  104</a></span>&#160;<span class="preprocessor">#define portPRIORITY_GROUP_MASK             ( 0x07UL &lt;&lt; 8UL )</span></div>
<div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a3de9530f5de675c37a0195cda9e272d0">  105</a></span>&#160;<span class="preprocessor">#define portPRIGROUP_SHIFT                  ( 8UL )</span></div>
<div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a31e85c2138ccee8dc7a8397f0c5cf44c">  106</a></span>&#160; </div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">/* Offsets in the stack to the parameters when inside the SVC handler. */</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define portOFFSET_TO_PC                        ( 6 )</span></div>
<div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a999f8ac4db72ceef6f6922f385fadbcd">  109</a></span>&#160; </div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">/* For strict compliance with the Cortex-M spec the task start address should</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">have bit-0 clear, as it is loaded into the PC on exit from an ISR. */</span></div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define portSTART_ADDRESS_MASK              ( ( StackType_t ) 0xfffffffeUL )</span></div>
<div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#ac4d0dccf5f3a96cf955bd2cf5ff987a2">  113</a></span>&#160; </div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment"> * Configure a number of standard MPU regions that are used by all tasks.</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#ac2f4514b384239d075fe4fe8d0daa891">prvSetupMPU</a>( <span class="keywordtype">void</span> ) <a class="code" href="_generated_2_f_r_e_e_r_t_o_s_2mpu__wrappers_8h.html#a4785c4f4a8c04b835139dcc2a6682078">PRIVILEGED_FUNCTION</a>;</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160; </div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment"> * Return the smallest MPU region size that a given number of bytes will fit</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment"> * into.  The region size is returned as the value that should be programmed</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment"> * into the region attribute register for that region.</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="keyword">static</span> uint32_t <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#abb4b5cabdd1cf4e24cc69850144ea727">prvGetMPURegionSizeSetting</a>( uint32_t ulActualSizeInBytes ) <a class="code" href="_generated_2_f_r_e_e_r_t_o_s_2mpu__wrappers_8h.html#a4785c4f4a8c04b835139dcc2a6682078">PRIVILEGED_FUNCTION</a>;</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160; </div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment"> * Checks to see if being called from the context of an unprivileged task, and</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment"> * if so raises the privilege level and returns false - otherwise does nothing</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment"> * other than return true.</span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<a class="code" href="_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h.html#a46fb21e00ae0729d7515c0fbf2269796">BaseType_t</a> <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a9186126cddff3ed07fdebd474fb26bd5">xPortRaisePrivilege</a>( <span class="keywordtype">void</span> ) <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a9eb4718e922bf8a139eda0a829a28db2">__attribute__</a>(( naked ));</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160; </div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment"> * Setup the timer to generate the tick interrupts.  The implementation in this</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment"> * file is weak to allow application writers to change the timer used to</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment"> * generate the tick interrupt.</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="keywordtype">void</span> <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#aafab9576d5e0da94b7720592d681eebd">vPortSetupTimerInterrupt</a>( <span class="keywordtype">void</span> );</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160; </div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment"> * Standard FreeRTOS exception handlers.</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="keywordtype">void</span> <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a69d8cf992eee97f214c9dfd5b889a193">xPortPendSVHandler</a>( <span class="keywordtype">void</span> ) <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a9eb4718e922bf8a139eda0a829a28db2">__attribute__</a> (( naked )) <a class="code" href="_generated_2_f_r_e_e_r_t_o_s_2mpu__wrappers_8h.html#a4785c4f4a8c04b835139dcc2a6682078">PRIVILEGED_FUNCTION</a>;</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="keywordtype">void</span> <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#aece5b1c720d1ea4ba283ce5157c1d0f8">xPortSysTickHandler</a>( <span class="keywordtype">void</span> )  <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a9eb4718e922bf8a139eda0a829a28db2">__attribute__</a> ((optimize(<span class="stringliteral">&quot;3&quot;</span>))) <a class="code" href="_generated_2_f_r_e_e_r_t_o_s_2mpu__wrappers_8h.html#a4785c4f4a8c04b835139dcc2a6682078">PRIVILEGED_FUNCTION</a>;</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="keywordtype">void</span> <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a85dbdd7231090c02ff9e8373f45ed28e">vPortSVCHandler</a>( <span class="keywordtype">void</span> ) <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a9eb4718e922bf8a139eda0a829a28db2">__attribute__</a> (( naked )) <a class="code" href="_generated_2_f_r_e_e_r_t_o_s_2mpu__wrappers_8h.html#a4785c4f4a8c04b835139dcc2a6682078">PRIVILEGED_FUNCTION</a>;</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160; </div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment"> * Starts the scheduler by restoring the context of the first task to run.</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;static <span class="keywordtype">void</span> <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a9fb918d6fdadceeb0c5dacddcfb44c2b">prvRestoreContextOfFirstTask</a>( <span class="keywordtype">void</span> ) <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a9eb4718e922bf8a139eda0a829a28db2">__attribute__</a>(( naked )) <a class="code" href="_generated_2_f_r_e_e_r_t_o_s_2mpu__wrappers_8h.html#a4785c4f4a8c04b835139dcc2a6682078">PRIVILEGED_FUNCTION</a>;</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160; </div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment"> * C portion of the SVC handler.  The SVC handler is split between an asm entry</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment"> * and a C wrapper for simplicity of coding and maintenance.</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;static <span class="keywordtype">void</span> <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#acc7ed73e1089bbf877264c69637cddaf">prvSVCHandler</a>( uint32_t *pulRegisters ) <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a9eb4718e922bf8a139eda0a829a28db2">__attribute__</a>(( noinline )) <a class="code" href="_generated_2_f_r_e_e_r_t_o_s_2mpu__wrappers_8h.html#a4785c4f4a8c04b835139dcc2a6682078">PRIVILEGED_FUNCTION</a>;</div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160; </div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="comment"> * Function to enable the VFP.</span></div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160; static <span class="keywordtype">void</span> <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#ab61fbed42b86fba363bdf990a99ce4f5">vPortEnableVFP</a>( <span class="keywordtype">void</span> ) <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a9eb4718e922bf8a139eda0a829a28db2">__attribute__</a> (( naked ));</div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160; </div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">/*-----------------------------------------------------------*/</span></div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160; </div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">/* Each task maintains its own interrupt status in the critical nesting</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">variable.  Note this is not saved as part of the task context as context</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">switches can only occur when uxCriticalNesting is zero. */</span></div>
<div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#af1ef0b7e839d2e30cc6ef9cdc93b8801">  168</a></span>&#160;static <a class="code" href="_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h.html#a646f89d4298e4f5afd522202b11cb2e6">UBaseType_t</a> <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#af1ef0b7e839d2e30cc6ef9cdc93b8801">uxCriticalNesting</a> = 0xaaaaaaaa;</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160; </div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment"> * Used by the portASSERT_IF_INTERRUPT_PRIORITY_INVALID() macro to ensure</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment"> * FreeRTOS API functions are not called from interrupts that have been assigned</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment"> * a priority above configMAX_SYSCALL_INTERRUPT_PRIORITY.</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">#if ( configASSERT_DEFINED == 1 )</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;     <span class="keyword">static</span> uint8_t ucMaxSysCallPriority = 0;</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;     <span class="keyword">static</span> uint32_t ulMaxPRIGROUPValue = 0;</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;     <span class="keyword">static</span> <span class="keyword">const</span> <span class="keyword">volatile</span> uint8_t * <span class="keyword">const</span> pcInterruptPriorityRegisters = ( <span class="keyword">const</span> <span class="keyword">volatile</span> uint8_t * const ) <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a72b5f375744da7a3ec890dd573dddc77">portNVIC_IP_REGISTERS_OFFSET_16</a>;</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* configASSERT_DEFINED */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160; </div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">/*-----------------------------------------------------------*/</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160; </div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment"> * See header file for description.</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a8a07b687c67d8d2aac2808bb1d8c1c01">  186</a></span>&#160;<a class="code" href="_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h.html#a84e9a8ba132feed0b2401c1f4e2ac63c">StackType_t</a> *<a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a8a07b687c67d8d2aac2808bb1d8c1c01">pxPortInitialiseStack</a>( <a class="code" href="_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h.html#a84e9a8ba132feed0b2401c1f4e2ac63c">StackType_t</a> *pxTopOfStack, <a class="code" href="_generated_2_f_r_e_e_r_t_o_s_2projdefs_8h.html#a9b32502ff92c255c686dacde53c1cba0">TaskFunction_t</a> pxCode, <span class="keywordtype">void</span> *pvParameters, <a class="code" href="_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h.html#a46fb21e00ae0729d7515c0fbf2269796">BaseType_t</a> xRunPrivileged )</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;{</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    <span class="comment">/* Simulate the stack frame as it would be created by a context switch</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment">    interrupt. */</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    pxTopOfStack--; <span class="comment">/* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    *pxTopOfStack = <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a062d03aca8ae932b4552a2aa19853b44">portINITIAL_XPSR</a>;   <span class="comment">/* xPSR */</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    pxTopOfStack--;</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    *pxTopOfStack = ( ( <a class="code" href="_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h.html#a84e9a8ba132feed0b2401c1f4e2ac63c">StackType_t</a> ) pxCode ) &amp; <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#ac4d0dccf5f3a96cf955bd2cf5ff987a2">portSTART_ADDRESS_MASK</a>;    <span class="comment">/* PC */</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    pxTopOfStack--;</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    *pxTopOfStack = 0;  <span class="comment">/* LR */</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    pxTopOfStack -= 5;  <span class="comment">/* R12, R3, R2 and R1. */</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;    *pxTopOfStack = ( <a class="code" href="_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h.html#a84e9a8ba132feed0b2401c1f4e2ac63c">StackType_t</a> ) pvParameters;   <span class="comment">/* R0 */</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160; </div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    <span class="comment">/* A save method is being used that requires each task to maintain its</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment">    own exec return value. */</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    pxTopOfStack--;</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    *pxTopOfStack = <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a372d1affad9d6424b60dac6c513e97f0">portINITIAL_EXC_RETURN</a>;</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160; </div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    pxTopOfStack -= 9;  <span class="comment">/* R11, R10, R9, R8, R7, R6, R5 and R4. */</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160; </div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;    <span class="keywordflow">if</span>( xRunPrivileged == <a class="code" href="_generated_2_f_r_e_e_r_t_o_s_2projdefs_8h.html#af268cf937960eb029256bd9c4d949fbe">pdTRUE</a> )</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    {</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;        *pxTopOfStack = <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a6cc91f3151d1a38897a23ccacefe3388">portINITIAL_CONTROL_IF_PRIVILEGED</a>;</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;    }</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    {</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;        *pxTopOfStack = <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a841afcdc52ed68a2d5cc0884ff9a67b0">portINITIAL_CONTROL_IF_UNPRIVILEGED</a>;</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    }</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160; </div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    <span class="keywordflow">return</span> pxTopOfStack;</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;}</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment">/*-----------------------------------------------------------*/</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160; </div>
<div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a85dbdd7231090c02ff9e8373f45ed28e">  219</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a85dbdd7231090c02ff9e8373f45ed28e">vPortSVCHandler</a>( <span class="keywordtype">void</span> )</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;{</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    <span class="comment">/* Assumes psp was in use. */</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    __asm <span class="keyword">volatile</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    (</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="preprocessor">        #ifndef USE_PROCESS_STACK   </span><span class="comment">/* Code should not be required if a main() is using the process stack. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;            <span class="stringliteral">&quot;   tst lr, #4                      \n&quot;</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;            <span class="stringliteral">&quot;   ite eq                          \n&quot;</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;            <span class="stringliteral">&quot;   mrseq r0, msp                   \n&quot;</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;            <span class="stringliteral">&quot;   mrsne r0, psp                   \n&quot;</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">        #else</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;            <span class="stringliteral">&quot;   mrs r0, psp                     \n&quot;</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;            <span class="stringliteral">&quot;   b %0                            \n&quot;</span></div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;            ::<span class="stringliteral">&quot;i&quot;</span>(<a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#acc7ed73e1089bbf877264c69637cddaf">prvSVCHandler</a>):<span class="stringliteral">&quot;r0&quot;</span>, <span class="stringliteral">&quot;memory&quot;</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;    );</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;}</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment">/*-----------------------------------------------------------*/</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160; </div>
<div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#acc7ed73e1089bbf877264c69637cddaf">  238</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#acc7ed73e1089bbf877264c69637cddaf">prvSVCHandler</a>(  uint32_t *pulParam )</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;{</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;uint8_t ucSVCNumber;</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160; </div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    <span class="comment">/* The stack contains: r0, r1, r2, r3, r12, r14, the return address and</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment">    xPSR.  The first argument (r0) is pulParam[ 0 ]. */</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;    ucSVCNumber = ( ( uint8_t * ) pulParam[ <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a999f8ac4db72ceef6f6922f385fadbcd">portOFFSET_TO_PC</a> ] )[ -2 ];</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;    <span class="keywordflow">switch</span>( ucSVCNumber )</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;    {</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a1af21c2697be7f3b699e3bafec1bd413">portSVC_START_SCHEDULER</a>    :   <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#ac4cbf096bd80014415c454f9141279ca">portNVIC_SYSPRI1_REG</a> |= <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#aaf64c884e2c61ba605619242efbd6656">portNVIC_SVC_PRI</a>;</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;                                            <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a9fb918d6fdadceeb0c5dacddcfb44c2b">prvRestoreContextOfFirstTask</a>();</div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;                                            <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160; </div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a176834b4b22e63f73e0220d6fb65f7a5">portSVC_YIELD</a>              :   <a class="code" href="_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h.html#ae42817ecbd6fe76d846a89cc0fcd0d95">portNVIC_INT_CTRL_REG</a> = <a class="code" href="_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h.html#a16830bf8349e14cdeed05193af234d5e">portNVIC_PENDSVSET_BIT</a>;</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;                                            <span class="comment">/* Barriers are normally not required</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment">                                            but do ensure the code is completely</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment">                                            within the specified behaviour for the</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment">                                            architecture. */</span></div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;                                            __asm <span class="keyword">volatile</span>( <span class="stringliteral">&quot;dsb&quot;</span> ::: <span class="stringliteral">&quot;memory&quot;</span> );</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;                                            __asm <span class="keyword">volatile</span>( <span class="stringliteral">&quot;isb&quot;</span> );</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160; </div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;                                            <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160; </div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;        <span class="keywordflow">case</span> <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a12bdd199a81c50bf89474922c0f4c9f8">portSVC_RAISE_PRIVILEGE</a>    :   __asm <span class="keyword">volatile</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;                                            (</div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;                                                <span class="stringliteral">&quot;   mrs r1, control     \n&quot;</span> <span class="comment">/* Obtain current control value. */</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;                                                <span class="stringliteral">&quot;   bic r1, #1          \n&quot;</span> <span class="comment">/* Set privilege bit. */</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;                                                <span class="stringliteral">&quot;   msr control, r1     \n&quot;</span> <span class="comment">/* Write back new control value. */</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;                                                ::: <span class="stringliteral">&quot;r1&quot;</span>, <span class="stringliteral">&quot;memory&quot;</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;                                            );</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;                                            <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160; </div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;        default                         :   <span class="comment">/* Unknown SVC call. */</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;                                            <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;    }</div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;}</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment">/*-----------------------------------------------------------*/</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160; </div>
<div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a9fb918d6fdadceeb0c5dacddcfb44c2b">  276</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a9fb918d6fdadceeb0c5dacddcfb44c2b">prvRestoreContextOfFirstTask</a>( <span class="keywordtype">void</span> )</div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;{</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;    __asm <span class="keyword">volatile</span></div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;    (</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;        <span class="stringliteral">&quot;   ldr r0, =0xE000ED08             \n&quot;</span> <span class="comment">/* Use the NVIC offset register to locate the stack. */</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;        <span class="stringliteral">&quot;   ldr r0, [r0]                    \n&quot;</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;        <span class="stringliteral">&quot;   ldr r0, [r0]                    \n&quot;</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;        <span class="stringliteral">&quot;   msr msp, r0                     \n&quot;</span> <span class="comment">/* Set the msp back to the start of the stack. */</span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;        <span class="stringliteral">&quot;   ldr r3, pxCurrentTCBConst2      \n&quot;</span> <span class="comment">/* Restore the context. */</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;        <span class="stringliteral">&quot;   ldr r1, [r3]                    \n&quot;</span></div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;        <span class="stringliteral">&quot;   ldr r0, [r1]                    \n&quot;</span> <span class="comment">/* The first item in the TCB is the task top of stack. */</span></div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;        <span class="stringliteral">&quot;   add r1, r1, #4                  \n&quot;</span> <span class="comment">/* Move onto the second item in the TCB... */</span></div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;        <span class="stringliteral">&quot;   ldr r2, =0xe000ed9c             \n&quot;</span> <span class="comment">/* Region Base Address register. */</span></div>
<div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;        <span class="stringliteral">&quot;   ldmia r1!, {r4-r11}             \n&quot;</span> <span class="comment">/* Read 4 sets of MPU registers. */</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;        <span class="stringliteral">&quot;   stmia r2!, {r4-r11}             \n&quot;</span> <span class="comment">/* Write 4 sets of MPU registers. */</span></div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;        <span class="stringliteral">&quot;   ldmia r0!, {r3-r11, r14}        \n&quot;</span> <span class="comment">/* Pop the registers that are not automatically saved on exception entry. */</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;        <span class="stringliteral">&quot;   msr control, r3                 \n&quot;</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;        <span class="stringliteral">&quot;   msr psp, r0                     \n&quot;</span> <span class="comment">/* Restore the task stack pointer. */</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;        <span class="stringliteral">&quot;   mov r0, #0                      \n&quot;</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;        <span class="stringliteral">&quot;   msr basepri, r0                 \n&quot;</span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;        <span class="stringliteral">&quot;   bx r14                          \n&quot;</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;        <span class="stringliteral">&quot;                                   \n&quot;</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;        <span class="stringliteral">&quot;   .align 4                        \n&quot;</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;        <span class="stringliteral">&quot;pxCurrentTCBConst2: .word pxCurrentTCB \n&quot;</span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    );</div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;}</div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment">/*-----------------------------------------------------------*/</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160; </div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment"> * See header file for description.</span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="_model_2_a_p_p_s_2_f_r_e_e_r_t_o_s_2v4__1__2_2_templates_2portable_8h.html#a4f3b1bb7590996f2fa1e0456dda961ff">  307</a></span>&#160;<a class="code" href="_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h.html#a46fb21e00ae0729d7515c0fbf2269796">BaseType_t</a> <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#ade5a8c6666e7413a0355cc252029c5c6">xPortStartScheduler</a>( <span class="keywordtype">void</span> )</div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;{</div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;    <span class="comment">/* configMAX_SYSCALL_INTERRUPT_PRIORITY must not be set to 0.  See</span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment">    http://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */</span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;    <a class="code" href="_free_r_t_o_s_config_8h.html#a228c70cd48927d6ab730ed1a6dfbe35f">configASSERT</a>( ( <a class="code" href="_free_r_t_o_s_config_8h.html#a54bfc31c410ee452577a25a4552c3704">configMAX_SYSCALL_INTERRUPT_PRIORITY</a> ) );</div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160; </div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="preprocessor">    #if( configASSERT_DEFINED == 1 )</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;    {</div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;        <span class="keyword">volatile</span> uint32_t ulOriginalPriority;</div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;        <span class="keyword">volatile</span> uint8_t * <span class="keyword">const</span> pucFirstUserPriorityRegister = ( <span class="keyword">volatile</span> uint8_t * const ) ( <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a72b5f375744da7a3ec890dd573dddc77">portNVIC_IP_REGISTERS_OFFSET_16</a> + <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a9bf7ad0c574222fbbf0ad6ac5a387a11">portFIRST_USER_INTERRUPT_NUMBER</a> );</div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;        <span class="keyword">volatile</span> uint8_t ucMaxPriorityValue;</div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160; </div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;        <span class="comment">/* Determine the maximum priority from which ISR safe FreeRTOS API</span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="comment">        functions can be called.  ISR safe functions are those that end in</span></div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment">        &quot;FromISR&quot;.  FreeRTOS maintains separate thread and ISR API functions to</span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment">        ensure interrupt entry is as fast and simple as possible.</span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment">        Save the interrupt priority value that is about to be clobbered. */</span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;        ulOriginalPriority = *pucFirstUserPriorityRegister;</div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160; </div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;        <span class="comment">/* Determine the number of priority bits available.  First write to all</span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment">        possible bits. */</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;        *pucFirstUserPriorityRegister = <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a6a8cc3be38f6a681ffcf3a895970853f">portMAX_8_BIT_VALUE</a>;</div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160; </div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;        <span class="comment">/* Read the value back to see how many bits stuck. */</span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;        ucMaxPriorityValue = *pucFirstUserPriorityRegister;</div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160; </div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;        <span class="comment">/* Use the same mask on the maximum system call priority. */</span></div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;        ucMaxSysCallPriority = <a class="code" href="_free_r_t_o_s_config_8h.html#a54bfc31c410ee452577a25a4552c3704">configMAX_SYSCALL_INTERRUPT_PRIORITY</a> &amp; ucMaxPriorityValue;</div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160; </div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;        <span class="comment">/* Calculate the maximum acceptable priority group value for the number</span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="comment">        of bits read back. */</span></div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;        ulMaxPRIGROUPValue = <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#abbfa60faa2116dee71c1923a4ec3aa4a">portMAX_PRIGROUP_BITS</a>;</div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;        <span class="keywordflow">while</span>( ( ucMaxPriorityValue &amp; <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a046cc13f73dad0c8a9cdd0504bc35a88">portTOP_BIT_OF_BYTE</a> ) == <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a046cc13f73dad0c8a9cdd0504bc35a88">portTOP_BIT_OF_BYTE</a> )</div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;        {</div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;            ulMaxPRIGROUPValue--;</div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;            ucMaxPriorityValue &lt;&lt;= ( uint8_t ) 0x01;</div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;        }</div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160; </div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="preprocessor">        #ifdef __NVIC_PRIO_BITS</span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;        {</div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;            <span class="comment">/* Check the CMSIS configuration that defines the number of</span></div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="comment">            priority bits matches the number of priority bits actually queried</span></div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment">            from the hardware. */</span></div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;            <a class="code" href="_free_r_t_o_s_config_8h.html#a228c70cd48927d6ab730ed1a6dfbe35f">configASSERT</a>( ( <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#abbfa60faa2116dee71c1923a4ec3aa4a">portMAX_PRIGROUP_BITS</a> - ulMaxPRIGROUPValue ) == <a class="code" href="group___configuration__of___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a> );</div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;        }</div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160; </div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="preprocessor">        #ifdef configPRIO_BITS</span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;        {</div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;            <span class="comment">/* Check the FreeRTOS configuration that defines the number of</span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment">            priority bits matches the number of priority bits actually queried</span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment">            from the hardware. */</span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;            <a class="code" href="_free_r_t_o_s_config_8h.html#a228c70cd48927d6ab730ed1a6dfbe35f">configASSERT</a>( ( <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#abbfa60faa2116dee71c1923a4ec3aa4a">portMAX_PRIGROUP_BITS</a> - ulMaxPRIGROUPValue ) == configPRIO_BITS );</div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;        }</div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="preprocessor">        #endif</span></div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160; </div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;        <span class="comment">/* Shift the priority group value back to its position within the AIRCR</span></div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment">        register. */</span></div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;        ulMaxPRIGROUPValue &lt;&lt;= <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a31e85c2138ccee8dc7a8397f0c5cf44c">portPRIGROUP_SHIFT</a>;</div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;        ulMaxPRIGROUPValue &amp;= <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a3de9530f5de675c37a0195cda9e272d0">portPRIORITY_GROUP_MASK</a>;</div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160; </div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;        <span class="comment">/* Restore the clobbered interrupt priority register to its original</span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment">        value. */</span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;        *pucFirstUserPriorityRegister = ulOriginalPriority;</div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;    }</div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="preprocessor">    #endif </span><span class="comment">/* conifgASSERT_DEFINED */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160; </div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;    <span class="comment">/* Make PendSV and SysTick the same priority as the kernel, and the SVC</span></div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="comment">    handler higher priority so it can be used to exit a critical section (where</span></div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;<span class="comment">    lower priorities are masked). */</span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a9d076b8b45d4ab187668bb7b0c1f8d31">portNVIC_SYSPRI2_REG</a> |= <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a71a0b2492ed73217b5864c1e3ba8c9be">portNVIC_PENDSV_PRI</a>;</div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a9d076b8b45d4ab187668bb7b0c1f8d31">portNVIC_SYSPRI2_REG</a> |= <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#ae4ddaa528bc05260d1a5a607c8a00d9f">portNVIC_SYSTICK_PRI</a>;</div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160; </div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;    <span class="comment">/* Configure the regions in the MPU that are common to all tasks. */</span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#ac2f4514b384239d075fe4fe8d0daa891">prvSetupMPU</a>();</div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160; </div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;    <span class="comment">/* Start the timer that generates the tick ISR.  Interrupts are disabled</span></div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment">    here already. */</span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#aafab9576d5e0da94b7720592d681eebd">vPortSetupTimerInterrupt</a>();</div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160; </div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;    <span class="comment">/* Initialise the critical nesting count ready for the first task. */</span></div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#af1ef0b7e839d2e30cc6ef9cdc93b8801">uxCriticalNesting</a> = 0;</div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160; </div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;    <span class="comment">/* Ensure the VFP is enabled - it should be anyway. */</span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#ab61fbed42b86fba363bdf990a99ce4f5">vPortEnableVFP</a>();</div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160; </div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;    <span class="comment">/* Lazy save always. */</span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;    *( <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a45273dc9a093bf983ce3797ca3a3b58e">portFPCCR</a> ) |= <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#aba967c75b3173a502d99d274da0f6757">portASPEN_AND_LSPEN_BITS</a>;</div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160; </div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;    <span class="comment">/* Start the first task.  This also clears the bit that indicates the FPU is</span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="comment">    in use in case the FPU was used before the scheduler was started - which</span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="comment">    would otherwise result in the unnecessary leaving of space in the SVC stack</span></div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment">    for lazy saving of FPU registers. */</span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;    __asm <span class="keyword">volatile</span>(</div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;                    <span class="stringliteral">&quot; ldr r0, =0xE000ED08   \n&quot;</span> <span class="comment">/* Use the NVIC offset register to locate the stack. */</span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;                    <span class="stringliteral">&quot; ldr r0, [r0]          \n&quot;</span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;                    <span class="stringliteral">&quot; ldr r0, [r0]          \n&quot;</span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;                    <span class="stringliteral">&quot; msr msp, r0           \n&quot;</span> <span class="comment">/* Set the msp back to the start of the stack. */</span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;                    <span class="stringliteral">&quot; mov r0, #0            \n&quot;</span> <span class="comment">/* Clear the bit that indicates the FPU is in use, see comment above. */</span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;                    <span class="stringliteral">&quot; msr control, r0       \n&quot;</span></div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;                    <span class="stringliteral">&quot; cpsie i               \n&quot;</span> <span class="comment">/* Globally enable interrupts. */</span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;                    <span class="stringliteral">&quot; cpsie f               \n&quot;</span></div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;                    <span class="stringliteral">&quot; dsb                   \n&quot;</span></div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;                    <span class="stringliteral">&quot; isb                   \n&quot;</span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;                    <span class="stringliteral">&quot; svc %0                \n&quot;</span> <span class="comment">/* System call to start first task. */</span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;                    <span class="stringliteral">&quot; nop                   \n&quot;</span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;                    :: <span class="stringliteral">&quot;i&quot;</span> (<a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a1af21c2697be7f3b699e3bafec1bd413">portSVC_START_SCHEDULER</a>) : <span class="stringliteral">&quot;memory&quot;</span> );</div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160; </div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;    <span class="comment">/* Should not get here! */</span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;    <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;}</div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="comment">/*-----------------------------------------------------------*/</span></div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160; </div>
<div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="_model_2_a_p_p_s_2_f_r_e_e_r_t_o_s_2v4__1__2_2_templates_2portable_8h.html#aa356b7baaa9089490321aa919542dd6c">  421</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#af76f3c0b44c5b5c06fc046a4ee1a6423">vPortEndScheduler</a>( <span class="keywordtype">void</span> )</div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;{</div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;    <span class="comment">/* Not implemented in ports where there is nothing to return to.</span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;<span class="comment">    Artificially force an assert. */</span></div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;    <a class="code" href="_free_r_t_o_s_config_8h.html#a228c70cd48927d6ab730ed1a6dfbe35f">configASSERT</a>( <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#af1ef0b7e839d2e30cc6ef9cdc93b8801">uxCriticalNesting</a> == 1000UL );</div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;}</div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment">/*-----------------------------------------------------------*/</span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160; </div>
<div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a2ed3554a3de09a3bd09d396ee081ab69">  429</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a2ed3554a3de09a3bd09d396ee081ab69">vPortEnterCritical</a>( <span class="keywordtype">void</span> )</div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;{</div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<a class="code" href="_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h.html#a46fb21e00ae0729d7515c0fbf2269796">BaseType_t</a> xRunningPrivileged = <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a9186126cddff3ed07fdebd474fb26bd5">xPortRaisePrivilege</a>();</div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160; </div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;    <a class="code" href="_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h.html#a6e3d10ee1a0734a647ca192523c2cfc1">portDISABLE_INTERRUPTS</a>();</div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#af1ef0b7e839d2e30cc6ef9cdc93b8801">uxCriticalNesting</a>++;</div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160; </div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;    <a class="code" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h.html#acd9e35db61806f0202f515454ce9d0df">vPortResetPrivilege</a>( xRunningPrivileged );</div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;}</div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment">/*-----------------------------------------------------------*/</span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160; </div>
<div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="_keil_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#aed20ada05b957181a0de042802a82a5b">  440</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#aed20ada05b957181a0de042802a82a5b">vPortExitCritical</a>( <span class="keywordtype">void</span> )</div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;{</div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<a class="code" href="_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h.html#a46fb21e00ae0729d7515c0fbf2269796">BaseType_t</a> xRunningPrivileged = <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a9186126cddff3ed07fdebd474fb26bd5">xPortRaisePrivilege</a>();</div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160; </div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;    <a class="code" href="_free_r_t_o_s_config_8h.html#a228c70cd48927d6ab730ed1a6dfbe35f">configASSERT</a>( <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#af1ef0b7e839d2e30cc6ef9cdc93b8801">uxCriticalNesting</a> );</div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#af1ef0b7e839d2e30cc6ef9cdc93b8801">uxCriticalNesting</a>--;</div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;    <span class="keywordflow">if</span>( <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#af1ef0b7e839d2e30cc6ef9cdc93b8801">uxCriticalNesting</a> == 0 )</div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;    {</div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;        <a class="code" href="_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h.html#abc47e85a6befbb47961ad5ee7aa57173">portENABLE_INTERRUPTS</a>();</div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;    }</div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;    <a class="code" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h.html#acd9e35db61806f0202f515454ce9d0df">vPortResetPrivilege</a>( xRunningPrivileged );</div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;}</div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="comment">/*-----------------------------------------------------------*/</span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160; </div>
<div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a69d8cf992eee97f214c9dfd5b889a193">  454</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a69d8cf992eee97f214c9dfd5b889a193">xPortPendSVHandler</a>( <span class="keywordtype">void</span> )</div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;{</div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;    <span class="comment">/* This is a naked function. */</span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160; </div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;    __asm <span class="keyword">volatile</span></div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;    (</div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;        <span class="stringliteral">&quot;   mrs r0, psp                         \n&quot;</span></div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;        <span class="stringliteral">&quot;   isb                                 \n&quot;</span></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;        <span class="stringliteral">&quot;                                       \n&quot;</span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;        <span class="stringliteral">&quot;   ldr r3, pxCurrentTCBConst           \n&quot;</span> <span class="comment">/* Get the location of the current TCB. */</span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;        <span class="stringliteral">&quot;   ldr r2, [r3]                        \n&quot;</span></div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;        <span class="stringliteral">&quot;                                       \n&quot;</span></div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;        <span class="stringliteral">&quot;   tst r14, #0x10                      \n&quot;</span> <span class="comment">/* Is the task using the FPU context?  If so, push high vfp registers. */</span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;        <span class="stringliteral">&quot;   it eq                               \n&quot;</span></div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;        <span class="stringliteral">&quot;   vstmdbeq r0!, {s16-s31}             \n&quot;</span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;        <span class="stringliteral">&quot;                                       \n&quot;</span></div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;        <span class="stringliteral">&quot;   mrs r1, control                     \n&quot;</span></div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;        <span class="stringliteral">&quot;   stmdb r0!, {r1, r4-r11, r14}        \n&quot;</span> <span class="comment">/* Save the remaining registers. */</span></div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;        <span class="stringliteral">&quot;   str r0, [r2]                        \n&quot;</span> <span class="comment">/* Save the new top of stack into the first member of the TCB. */</span></div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;        <span class="stringliteral">&quot;                                       \n&quot;</span></div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;        <span class="stringliteral">&quot;   stmdb sp!, {r0, r3}                 \n&quot;</span></div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;        <span class="stringliteral">&quot;   mov r0, %0                          \n&quot;</span></div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;        <span class="stringliteral">&quot;   msr basepri, r0                     \n&quot;</span></div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;        <span class="stringliteral">&quot;   dsb                                 \n&quot;</span></div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;        <span class="stringliteral">&quot;   isb                                 \n&quot;</span></div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;        <span class="stringliteral">&quot;   bl vTaskSwitchContext               \n&quot;</span></div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;        <span class="stringliteral">&quot;   mov r0, #0                          \n&quot;</span></div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;        <span class="stringliteral">&quot;   msr basepri, r0                     \n&quot;</span></div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;        <span class="stringliteral">&quot;   ldmia sp!, {r0, r3}                 \n&quot;</span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;        <span class="stringliteral">&quot;                                       \n&quot;</span> <span class="comment">/* Restore the context. */</span></div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;        <span class="stringliteral">&quot;   ldr r1, [r3]                        \n&quot;</span></div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;        <span class="stringliteral">&quot;   ldr r0, [r1]                        \n&quot;</span> <span class="comment">/* The first item in the TCB is the task top of stack. */</span></div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;        <span class="stringliteral">&quot;   add r1, r1, #4                      \n&quot;</span> <span class="comment">/* Move onto the second item in the TCB... */</span></div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;        <span class="stringliteral">&quot;   ldr r2, =0xe000ed9c                 \n&quot;</span> <span class="comment">/* Region Base Address register. */</span></div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;        <span class="stringliteral">&quot;   ldmia r1!, {r4-r11}                 \n&quot;</span> <span class="comment">/* Read 4 sets of MPU registers. */</span></div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;        <span class="stringliteral">&quot;   stmia r2!, {r4-r11}                 \n&quot;</span> <span class="comment">/* Write 4 sets of MPU registers. */</span></div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;        <span class="stringliteral">&quot;   ldmia r0!, {r3-r11, r14}            \n&quot;</span> <span class="comment">/* Pop the registers that are not automatically saved on exception entry. */</span></div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;        <span class="stringliteral">&quot;   msr control, r3                     \n&quot;</span></div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;        <span class="stringliteral">&quot;                                       \n&quot;</span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;        <span class="stringliteral">&quot;   tst r14, #0x10                      \n&quot;</span> <span class="comment">/* Is the task using the FPU context?  If so, pop the high vfp registers too. */</span></div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;        <span class="stringliteral">&quot;   it eq                               \n&quot;</span></div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;        <span class="stringliteral">&quot;   vldmiaeq r0!, {s16-s31}             \n&quot;</span></div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;        <span class="stringliteral">&quot;                                       \n&quot;</span></div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;        <span class="stringliteral">&quot;   msr psp, r0                         \n&quot;</span></div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;        <span class="stringliteral">&quot;   bx r14                              \n&quot;</span></div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;        <span class="stringliteral">&quot;                                       \n&quot;</span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;        <span class="stringliteral">&quot;   .align 4                            \n&quot;</span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;        <span class="stringliteral">&quot;pxCurrentTCBConst: .word pxCurrentTCB  \n&quot;</span></div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;        ::<span class="stringliteral">&quot;i&quot;</span>(<a class="code" href="_free_r_t_o_s_config_8h.html#a54bfc31c410ee452577a25a4552c3704">configMAX_SYSCALL_INTERRUPT_PRIORITY</a>)</div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;    );</div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;}</div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="comment">/*-----------------------------------------------------------*/</span></div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160; </div>
<div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#aece5b1c720d1ea4ba283ce5157c1d0f8">  507</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#aece5b1c720d1ea4ba283ce5157c1d0f8">xPortSysTickHandler</a>( <span class="keywordtype">void</span> )</div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;{</div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;uint32_t ulDummy;</div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160; </div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;    ulDummy = <a class="code" href="_generated_2_f_r_e_e_r_t_o_s_2_free_r_t_o_s_8h.html#a31b4260dbc1823ba80b578f86eb15a98">portSET_INTERRUPT_MASK_FROM_ISR</a>();</div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;    {</div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;        <span class="comment">/* Increment the RTOS tick. */</span></div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;        <span class="keywordflow">if</span>( <a class="code" href="_generated_2_f_r_e_e_r_t_o_s_2task_8h.html#a978e25460ac35706f9ad30b46d9403d8">xTaskIncrementTick</a>() != <a class="code" href="_generated_2_f_r_e_e_r_t_o_s_2projdefs_8h.html#aa56260e937e7e203026707e5ba944273">pdFALSE</a> )</div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;        {</div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;            <span class="comment">/* Pend a context switch. */</span></div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;            <a class="code" href="_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h.html#ae42817ecbd6fe76d846a89cc0fcd0d95">portNVIC_INT_CTRL_REG</a> = <a class="code" href="_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h.html#a16830bf8349e14cdeed05193af234d5e">portNVIC_PENDSVSET_BIT</a>;</div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;        }</div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;    }</div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;    <a class="code" href="_generated_2_f_r_e_e_r_t_o_s_2_free_r_t_o_s_8h.html#a2661e2c5a4e4afe5bef2ebe9872e28b3">portCLEAR_INTERRUPT_MASK_FROM_ISR</a>( ulDummy );</div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;}</div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="comment">/*-----------------------------------------------------------*/</span></div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160; </div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="comment"> * Setup the systick timer to generate the tick interrupts at the required</span></div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="comment"> * frequency.</span></div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a9eb4718e922bf8a139eda0a829a28db2">  528</a></span>&#160;<a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a9eb4718e922bf8a139eda0a829a28db2">__attribute__</a>(( weak )) <span class="keywordtype">void</span> <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#aafab9576d5e0da94b7720592d681eebd">vPortSetupTimerInterrupt</a>( <span class="keywordtype">void</span> )</div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;{</div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;    <span class="comment">/* Stop and clear the SysTick. */</span></div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#adad03b75dbce86018cd8f77724f5f89a">portNVIC_SYSTICK_CTRL_REG</a> = 0UL;</div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a840264c4ada33651c41921488329f127">portNVIC_SYSTICK_CURRENT_VALUE_REG</a> = 0UL;</div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160; </div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;    <span class="comment">/* Configure SysTick to interrupt at the requested rate. */</span></div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a6fb185b6f87a37fcb11be7f5f7f74c3c">portNVIC_SYSTICK_LOAD_REG</a> = ( <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#aa6c52b1b434ca2a708c56fdee02e7946">configSYSTICK_CLOCK_HZ</a> / <a class="code" href="_free_r_t_o_s_config_8h.html#a2f0258dd1e3b877e5bc013be54c2db6a">configTICK_RATE_HZ</a> ) - 1UL;</div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;    <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#adad03b75dbce86018cd8f77724f5f89a">portNVIC_SYSTICK_CTRL_REG</a> = ( <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a590d0fe4b2df70ef49aa19708c89e6c2">portNVIC_SYSTICK_CLK</a> | <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#af8c3f4bd42d82e070baf097363a30e3f">portNVIC_SYSTICK_INT</a> | <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#af78a1fa447c6312c9ea7fb8e191afc22">portNVIC_SYSTICK_ENABLE</a> );</div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;}</div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="comment">/*-----------------------------------------------------------*/</span></div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160; </div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="comment">/* This is a naked function. */</span></div>
<div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#ab61fbed42b86fba363bdf990a99ce4f5">  541</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#ab61fbed42b86fba363bdf990a99ce4f5">vPortEnableVFP</a>( <span class="keywordtype">void</span> )</div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;{</div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;    __asm <span class="keyword">volatile</span></div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;    (</div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;        <span class="stringliteral">&quot;   ldr.w r0, =0xE000ED88       \n&quot;</span> <span class="comment">/* The FPU enable bits are in the CPACR. */</span></div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;        <span class="stringliteral">&quot;   ldr r1, [r0]                \n&quot;</span></div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;        <span class="stringliteral">&quot;                               \n&quot;</span></div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;        <span class="stringliteral">&quot;   orr r1, r1, #( 0xf &lt;&lt; 20 )  \n&quot;</span> <span class="comment">/* Enable CP10 and CP11 coprocessors, then save back. */</span></div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;        <span class="stringliteral">&quot;   str r1, [r0]                \n&quot;</span></div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;        <span class="stringliteral">&quot;   bx r14                      &quot;</span></div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;    );</div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;}</div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="comment">/*-----------------------------------------------------------*/</span></div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160; </div>
<div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#ac2f4514b384239d075fe4fe8d0daa891">  555</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#ac2f4514b384239d075fe4fe8d0daa891">prvSetupMPU</a>( <span class="keywordtype">void</span> )</div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;{</div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="keyword">extern</span> uint32_t __privileged_functions_end__[];</div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="keyword">extern</span> uint32_t __FLASH_segment_start__[];</div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="keyword">extern</span> uint32_t __FLASH_segment_end__[];</div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="keyword">extern</span> uint32_t __privileged_data_start__[];</div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="keyword">extern</span> uint32_t __privileged_data_end__[];</div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160; </div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;    <span class="comment">/* Check the expected MPU is present. */</span></div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;    <span class="keywordflow">if</span>( <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#aeb3b919525b5dbfd78bd5f470a1092f1">portMPU_TYPE_REG</a> == <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a7b72d249500608fc2029c6de80ac5863">portEXPECTED_MPU_TYPE_VALUE</a> )</div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;    {</div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;        <span class="comment">/* First setup the entire flash for unprivileged read only access. */</span></div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;        <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#aac6cdf78e51154baa7431f253cf33bb6">portMPU_REGION_BASE_ADDRESS_REG</a> =   ( ( uint32_t ) __FLASH_segment_start__ ) | <span class="comment">/* Base address. */</span></div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;                                            ( <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a108ee0d861562b61efb679612f01638b">portMPU_REGION_VALID</a> ) |</div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;                                            ( <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a98374efce189d3a6a0ec99d80ba1619e">portUNPRIVILEGED_FLASH_REGION</a> );</div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160; </div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;        <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a100489cacc1a4c0ddf3f75e285091f38">portMPU_REGION_ATTRIBUTE_REG</a> =  ( <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a8e5e113fc0e10d7bc0197f2c6a498ec2">portMPU_REGION_READ_ONLY</a> ) |</div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;                                        ( <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#acdf3265552e1b47b077ca1af48fada0c">portMPU_REGION_CACHEABLE_BUFFERABLE</a> ) |</div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;                                        ( <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#abb4b5cabdd1cf4e24cc69850144ea727">prvGetMPURegionSizeSetting</a>( ( uint32_t ) __FLASH_segment_end__ - ( uint32_t ) __FLASH_segment_start__ ) ) |</div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;                                        ( <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a6323908daa39345ab5a7ed0b72619c5c">portMPU_REGION_ENABLE</a> );</div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160; </div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;        <span class="comment">/* Setup the first 16K for privileged only access (even though less</span></div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="comment">        than 10K is actually being used).  This is where the kernel code is</span></div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="comment">        placed. */</span></div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;        <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#aac6cdf78e51154baa7431f253cf33bb6">portMPU_REGION_BASE_ADDRESS_REG</a> =   ( ( uint32_t ) __FLASH_segment_start__ ) | <span class="comment">/* Base address. */</span></div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;                                            ( <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a108ee0d861562b61efb679612f01638b">portMPU_REGION_VALID</a> ) |</div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;                                            ( <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a05e35f210f0e58fe583100a87cb16719">portPRIVILEGED_FLASH_REGION</a> );</div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160; </div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;        <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a100489cacc1a4c0ddf3f75e285091f38">portMPU_REGION_ATTRIBUTE_REG</a> =  ( <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a1a44c7b52e1abb7038f69edf50f1f9b8">portMPU_REGION_PRIVILEGED_READ_ONLY</a> ) |</div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;                                        ( <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#acdf3265552e1b47b077ca1af48fada0c">portMPU_REGION_CACHEABLE_BUFFERABLE</a> ) |</div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;                                        ( <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#abb4b5cabdd1cf4e24cc69850144ea727">prvGetMPURegionSizeSetting</a>( ( uint32_t ) __privileged_functions_end__ - ( uint32_t ) __FLASH_segment_start__ ) ) |</div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;                                        ( <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a6323908daa39345ab5a7ed0b72619c5c">portMPU_REGION_ENABLE</a> );</div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160; </div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;        <span class="comment">/* Setup the privileged data RAM region.  This is where the kernel data</span></div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="comment">        is placed. */</span></div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;        <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#aac6cdf78e51154baa7431f253cf33bb6">portMPU_REGION_BASE_ADDRESS_REG</a> =   ( ( uint32_t ) __privileged_data_start__ ) | <span class="comment">/* Base address. */</span></div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;                                            ( <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a108ee0d861562b61efb679612f01638b">portMPU_REGION_VALID</a> ) |</div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;                                            ( <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a32c2c550dd5989c7edc9a951c2e19fe1">portPRIVILEGED_RAM_REGION</a> );</div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160; </div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;        <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a100489cacc1a4c0ddf3f75e285091f38">portMPU_REGION_ATTRIBUTE_REG</a> =  ( <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#aa97df55904d7519d4b749d9b51a4afd5">portMPU_REGION_PRIVILEGED_READ_WRITE</a> ) |</div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;                                        ( <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#acdf3265552e1b47b077ca1af48fada0c">portMPU_REGION_CACHEABLE_BUFFERABLE</a> ) |</div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;                                        <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#abb4b5cabdd1cf4e24cc69850144ea727">prvGetMPURegionSizeSetting</a>( ( uint32_t ) __privileged_data_end__ - ( uint32_t ) __privileged_data_start__ ) |</div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;                                        ( <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a6323908daa39345ab5a7ed0b72619c5c">portMPU_REGION_ENABLE</a> );</div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160; </div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;        <span class="comment">/* By default allow everything to access the general peripherals.  The</span></div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="comment">        system peripherals and registers are protected. */</span></div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;        <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#aac6cdf78e51154baa7431f253cf33bb6">portMPU_REGION_BASE_ADDRESS_REG</a> =   ( <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#af10b52e6c8c44893154ca83c86687756">portPERIPHERALS_START_ADDRESS</a> ) |</div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;                                            ( <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a108ee0d861562b61efb679612f01638b">portMPU_REGION_VALID</a> ) |</div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;                                            ( <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#aeaefa4b13d55ffc30d2ee1e65f0f9f81">portGENERAL_PERIPHERALS_REGION</a> );</div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160; </div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;        <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a100489cacc1a4c0ddf3f75e285091f38">portMPU_REGION_ATTRIBUTE_REG</a> =  ( <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a5734e533fa14ffe54fcc68374f85b7f6">portMPU_REGION_READ_WRITE</a> | <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a60a2ba380940d5cdf6ee27f2dce08c6a">portMPU_REGION_EXECUTE_NEVER</a> ) |</div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;                                        ( <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#abb4b5cabdd1cf4e24cc69850144ea727">prvGetMPURegionSizeSetting</a>( <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a6b32ee18154a22e980f1c4251fc40088">portPERIPHERALS_END_ADDRESS</a> - <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#af10b52e6c8c44893154ca83c86687756">portPERIPHERALS_START_ADDRESS</a> ) ) |</div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;                                        ( <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a6323908daa39345ab5a7ed0b72619c5c">portMPU_REGION_ENABLE</a> );</div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160; </div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;        <span class="comment">/* Enable the memory fault exception. */</span></div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;        <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a0d3d0b2d6b418d965a0fe19a1ffb83f1">portNVIC_SYS_CTRL_STATE_REG</a> |= <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#acdef952eb903280dc93852a6533a77ac">portNVIC_MEM_FAULT_ENABLE</a>;</div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160; </div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;        <span class="comment">/* Enable the MPU with the background region configured. */</span></div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;        <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a9479ccbf12b6a6fac418f477b0a8d8a3">portMPU_CTRL_REG</a> |= ( <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a3f406b36c513d575edab59ff2752ed9e">portMPU_ENABLE</a> | <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a40db474ecba1086d93db1b4733584da9">portMPU_BACKGROUND_ENABLE</a> );</div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;    }</div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;}</div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="comment">/*-----------------------------------------------------------*/</span></div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160; </div>
<div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#abb4b5cabdd1cf4e24cc69850144ea727">  618</a></span>&#160;<span class="keyword">static</span> uint32_t <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#abb4b5cabdd1cf4e24cc69850144ea727">prvGetMPURegionSizeSetting</a>( uint32_t ulActualSizeInBytes )</div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;{</div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;uint32_t ulRegionSize, ulReturnValue = 4;</div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160; </div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;    <span class="comment">/* 32 is the smallest region size, 31 is the largest valid value for</span></div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="comment">    ulReturnValue. */</span></div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;    <span class="keywordflow">for</span>( ulRegionSize = 32UL; ulReturnValue &lt; 31UL; ( ulRegionSize &lt;&lt;= 1UL ) )</div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;    {</div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;        <span class="keywordflow">if</span>( ulActualSizeInBytes &lt;= ulRegionSize )</div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;        {</div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;            <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;        }</div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;        <span class="keywordflow">else</span></div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;        {</div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;            ulReturnValue++;</div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;        }</div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;    }</div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160; </div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;    <span class="comment">/* Shift the code by one before returning so it can be written directly</span></div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="comment">    into the the correct bit position of the attribute register. */</span></div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;    <span class="keywordflow">return</span> ( ulReturnValue &lt;&lt; 1UL );</div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;}</div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="comment">/*-----------------------------------------------------------*/</span></div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160; </div>
<div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h.html#ac42aa31652a6e8158f8ea8a88aad8275">  642</a></span>&#160;<a class="code" href="_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h.html#a46fb21e00ae0729d7515c0fbf2269796">BaseType_t</a> <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a9186126cddff3ed07fdebd474fb26bd5">xPortRaisePrivilege</a>( <span class="keywordtype">void</span> )</div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;{</div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;    __asm <span class="keyword">volatile</span></div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;    (</div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;        <span class="stringliteral">&quot;   mrs r0, control                     \n&quot;</span></div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;        <span class="stringliteral">&quot;   tst r0, #1                          \n&quot;</span> <span class="comment">/* Is the task running privileged? */</span></div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;        <span class="stringliteral">&quot;   itte ne                             \n&quot;</span></div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;        <span class="stringliteral">&quot;   movne r0, #0                        \n&quot;</span> <span class="comment">/* CONTROL[0]!=0, return false. */</span></div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;        <span class="stringliteral">&quot;   svcne %0                            \n&quot;</span> <span class="comment">/* Switch to privileged. */</span></div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;        <span class="stringliteral">&quot;   moveq r0, #1                        \n&quot;</span> <span class="comment">/* CONTROL[0]==0, return true. */</span></div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;        <span class="stringliteral">&quot;   bx lr                               \n&quot;</span></div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;        :: <span class="stringliteral">&quot;i&quot;</span> (<a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a12bdd199a81c50bf89474922c0f4c9f8">portSVC_RAISE_PRIVILEGE</a>) : <span class="stringliteral">&quot;r0&quot;</span>, <span class="stringliteral">&quot;memory&quot;</span></div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;    );</div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160; </div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;    <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;}</div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="comment">/*-----------------------------------------------------------*/</span></div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160; </div>
<div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a67ff6f07b6f326aaef810791955a7b64">  660</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a67ff6f07b6f326aaef810791955a7b64">vPortStoreTaskMPUSettings</a>( <a class="code" href="struct_m_p_u___s_e_t_t_i_n_g_s.html">xMPU_SETTINGS</a> *xMPUSettings, <span class="keyword">const</span> <span class="keyword">struct</span> <a class="code" href="structx_m_e_m_o_r_y___r_e_g_i_o_n.html">xMEMORY_REGION</a> * <span class="keyword">const</span> xRegions, <a class="code" href="_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h.html#a84e9a8ba132feed0b2401c1f4e2ac63c">StackType_t</a> *pxBottomOfStack, uint32_t ulStackDepth )</div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;{</div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="keyword">extern</span> uint32_t __SRAM_segment_start__[];</div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="keyword">extern</span> uint32_t __SRAM_segment_end__[];</div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="keyword">extern</span> uint32_t __privileged_data_start__[];</div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="keyword">extern</span> uint32_t __privileged_data_end__[];</div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;int32_t lIndex;</div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;uint32_t ul;</div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160; </div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;    <span class="keywordflow">if</span>( xRegions == NULL )</div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;    {</div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;        <span class="comment">/* No MPU regions are specified so allow access to all RAM. */</span></div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;        xMPUSettings-&gt;<a class="code" href="struct_m_p_u___s_e_t_t_i_n_g_s.html#a2a9a5a281e3dc50a17c883307b7933e7">xRegion</a>[ 0 ].<a class="code" href="struct_m_p_u___r_e_g_i_o_n___r_e_g_i_s_t_e_r_s.html#a31d889401a490033e2224d9a90934eb1">ulRegionBaseAddress</a> =</div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;                ( ( uint32_t ) __SRAM_segment_start__ ) | <span class="comment">/* Base address. */</span></div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;                ( <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a108ee0d861562b61efb679612f01638b">portMPU_REGION_VALID</a> ) |</div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;                ( <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a1b0959d7e83d42f6c1dccbfe2535e3d5">portSTACK_REGION</a> );</div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160; </div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;        xMPUSettings-&gt;<a class="code" href="struct_m_p_u___s_e_t_t_i_n_g_s.html#a2a9a5a281e3dc50a17c883307b7933e7">xRegion</a>[ 0 ].<a class="code" href="struct_m_p_u___r_e_g_i_o_n___r_e_g_i_s_t_e_r_s.html#a6f33d6011da06410a3c05fb0a3aa9a6d">ulRegionAttribute</a> =</div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;                ( <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a5734e533fa14ffe54fcc68374f85b7f6">portMPU_REGION_READ_WRITE</a> ) |</div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;                ( <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#acdf3265552e1b47b077ca1af48fada0c">portMPU_REGION_CACHEABLE_BUFFERABLE</a> ) |</div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;                ( <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#abb4b5cabdd1cf4e24cc69850144ea727">prvGetMPURegionSizeSetting</a>( ( uint32_t ) __SRAM_segment_end__ - ( uint32_t ) __SRAM_segment_start__ ) ) |</div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;                ( <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a6323908daa39345ab5a7ed0b72619c5c">portMPU_REGION_ENABLE</a> );</div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160; </div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;        <span class="comment">/* Re-instate the privileged only RAM region as xRegion[ 0 ] will have</span></div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="comment">        just removed the privileged only parameters. */</span></div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;        xMPUSettings-&gt;<a class="code" href="struct_m_p_u___s_e_t_t_i_n_g_s.html#a2a9a5a281e3dc50a17c883307b7933e7">xRegion</a>[ 1 ].<a class="code" href="struct_m_p_u___r_e_g_i_o_n___r_e_g_i_s_t_e_r_s.html#a31d889401a490033e2224d9a90934eb1">ulRegionBaseAddress</a> =</div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;                ( ( uint32_t ) __privileged_data_start__ ) | <span class="comment">/* Base address. */</span></div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;                ( <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a108ee0d861562b61efb679612f01638b">portMPU_REGION_VALID</a> ) |</div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;                ( <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a1b0959d7e83d42f6c1dccbfe2535e3d5">portSTACK_REGION</a> + 1 );</div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160; </div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;        xMPUSettings-&gt;<a class="code" href="struct_m_p_u___s_e_t_t_i_n_g_s.html#a2a9a5a281e3dc50a17c883307b7933e7">xRegion</a>[ 1 ].<a class="code" href="struct_m_p_u___r_e_g_i_o_n___r_e_g_i_s_t_e_r_s.html#a6f33d6011da06410a3c05fb0a3aa9a6d">ulRegionAttribute</a> =</div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;                ( <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#aa97df55904d7519d4b749d9b51a4afd5">portMPU_REGION_PRIVILEGED_READ_WRITE</a> ) |</div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;                ( <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#acdf3265552e1b47b077ca1af48fada0c">portMPU_REGION_CACHEABLE_BUFFERABLE</a> ) |</div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;                <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#abb4b5cabdd1cf4e24cc69850144ea727">prvGetMPURegionSizeSetting</a>( ( uint32_t ) __privileged_data_end__ - ( uint32_t ) __privileged_data_start__ ) |</div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;                ( <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a6323908daa39345ab5a7ed0b72619c5c">portMPU_REGION_ENABLE</a> );</div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160; </div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;        <span class="comment">/* Invalidate all other regions. */</span></div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;        <span class="keywordflow">for</span>( ul = 2; ul &lt;= <a class="code" href="_generated_2_f_r_e_e_r_t_o_s_2portable_8h.html#aca7e1a8a568a38b74cc9db10c8efebda">portNUM_CONFIGURABLE_REGIONS</a>; ul++ )</div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;        {</div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;            xMPUSettings-&gt;<a class="code" href="struct_m_p_u___s_e_t_t_i_n_g_s.html#a2a9a5a281e3dc50a17c883307b7933e7">xRegion</a>[ ul ].<a class="code" href="struct_m_p_u___r_e_g_i_o_n___r_e_g_i_s_t_e_r_s.html#a31d889401a490033e2224d9a90934eb1">ulRegionBaseAddress</a> = ( <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a1b0959d7e83d42f6c1dccbfe2535e3d5">portSTACK_REGION</a> + ul ) | <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a108ee0d861562b61efb679612f01638b">portMPU_REGION_VALID</a>;</div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;            xMPUSettings-&gt;<a class="code" href="struct_m_p_u___s_e_t_t_i_n_g_s.html#a2a9a5a281e3dc50a17c883307b7933e7">xRegion</a>[ ul ].<a class="code" href="struct_m_p_u___r_e_g_i_o_n___r_e_g_i_s_t_e_r_s.html#a6f33d6011da06410a3c05fb0a3aa9a6d">ulRegionAttribute</a> = 0UL;</div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;        }</div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;    }</div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;    {</div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;        <span class="comment">/* This function is called automatically when the task is created - in</span></div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="comment">        which case the stack region parameters will be valid.  At all other</span></div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="comment">        times the stack parameters will not be valid and it is assumed that the</span></div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="comment">        stack region has already been configured. */</span></div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;        <span class="keywordflow">if</span>( ulStackDepth &gt; 0 )</div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;        {</div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;            <span class="comment">/* Define the region that allows access to the stack. */</span></div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;            xMPUSettings-&gt;<a class="code" href="struct_m_p_u___s_e_t_t_i_n_g_s.html#a2a9a5a281e3dc50a17c883307b7933e7">xRegion</a>[ 0 ].<a class="code" href="struct_m_p_u___r_e_g_i_o_n___r_e_g_i_s_t_e_r_s.html#a31d889401a490033e2224d9a90934eb1">ulRegionBaseAddress</a> =</div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;                    ( ( uint32_t ) pxBottomOfStack ) |</div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;                    ( <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a108ee0d861562b61efb679612f01638b">portMPU_REGION_VALID</a> ) |</div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;                    ( <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a1b0959d7e83d42f6c1dccbfe2535e3d5">portSTACK_REGION</a> ); <span class="comment">/* Region number. */</span></div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160; </div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;            xMPUSettings-&gt;<a class="code" href="struct_m_p_u___s_e_t_t_i_n_g_s.html#a2a9a5a281e3dc50a17c883307b7933e7">xRegion</a>[ 0 ].<a class="code" href="struct_m_p_u___r_e_g_i_o_n___r_e_g_i_s_t_e_r_s.html#a6f33d6011da06410a3c05fb0a3aa9a6d">ulRegionAttribute</a> =</div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;                    ( <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a5734e533fa14ffe54fcc68374f85b7f6">portMPU_REGION_READ_WRITE</a> ) | <span class="comment">/* Read and write. */</span></div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;                    ( <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#abb4b5cabdd1cf4e24cc69850144ea727">prvGetMPURegionSizeSetting</a>( ulStackDepth * ( uint32_t ) <span class="keyword">sizeof</span>( <a class="code" href="_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h.html#a84e9a8ba132feed0b2401c1f4e2ac63c">StackType_t</a> ) ) ) |</div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;                    ( <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#acdf3265552e1b47b077ca1af48fada0c">portMPU_REGION_CACHEABLE_BUFFERABLE</a> ) |</div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;                    ( <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a6323908daa39345ab5a7ed0b72619c5c">portMPU_REGION_ENABLE</a> );</div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;        }</div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160; </div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;        lIndex = 0;</div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160; </div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;        <span class="keywordflow">for</span>( ul = 1; ul &lt;= <a class="code" href="_generated_2_f_r_e_e_r_t_o_s_2portable_8h.html#aca7e1a8a568a38b74cc9db10c8efebda">portNUM_CONFIGURABLE_REGIONS</a>; ul++ )</div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;        {</div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;            <span class="keywordflow">if</span>( ( xRegions[ lIndex ] ).ulLengthInBytes &gt; 0UL )</div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;            {</div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;                <span class="comment">/* Translate the generic region definition contained in</span></div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="comment">                xRegions into the CM3 specific MPU settings that are then</span></div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="comment">                stored in xMPUSettings. */</span></div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;                xMPUSettings-&gt;<a class="code" href="struct_m_p_u___s_e_t_t_i_n_g_s.html#a2a9a5a281e3dc50a17c883307b7933e7">xRegion</a>[ ul ].<a class="code" href="struct_m_p_u___r_e_g_i_o_n___r_e_g_i_s_t_e_r_s.html#a31d889401a490033e2224d9a90934eb1">ulRegionBaseAddress</a> =</div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;                        ( ( uint32_t ) xRegions[ lIndex ].pvBaseAddress ) |</div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;                        ( <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a108ee0d861562b61efb679612f01638b">portMPU_REGION_VALID</a> ) |</div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;                        ( <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a1b0959d7e83d42f6c1dccbfe2535e3d5">portSTACK_REGION</a> + ul ); <span class="comment">/* Region number. */</span></div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160; </div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;                xMPUSettings-&gt;<a class="code" href="struct_m_p_u___s_e_t_t_i_n_g_s.html#a2a9a5a281e3dc50a17c883307b7933e7">xRegion</a>[ ul ].<a class="code" href="struct_m_p_u___r_e_g_i_o_n___r_e_g_i_s_t_e_r_s.html#a6f33d6011da06410a3c05fb0a3aa9a6d">ulRegionAttribute</a> =</div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;                        ( <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#abb4b5cabdd1cf4e24cc69850144ea727">prvGetMPURegionSizeSetting</a>( xRegions[ lIndex ].ulLengthInBytes ) ) |</div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;                        ( xRegions[ lIndex ].ulParameters ) |</div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;                        ( <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a6323908daa39345ab5a7ed0b72619c5c">portMPU_REGION_ENABLE</a> );</div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;            }</div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;            <span class="keywordflow">else</span></div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;            {</div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;                <span class="comment">/* Invalidate the region. */</span></div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;                xMPUSettings-&gt;<a class="code" href="struct_m_p_u___s_e_t_t_i_n_g_s.html#a2a9a5a281e3dc50a17c883307b7933e7">xRegion</a>[ ul ].<a class="code" href="struct_m_p_u___r_e_g_i_o_n___r_e_g_i_s_t_e_r_s.html#a31d889401a490033e2224d9a90934eb1">ulRegionBaseAddress</a> = ( <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a1b0959d7e83d42f6c1dccbfe2535e3d5">portSTACK_REGION</a> + ul ) | <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a108ee0d861562b61efb679612f01638b">portMPU_REGION_VALID</a>;</div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;                xMPUSettings-&gt;<a class="code" href="struct_m_p_u___s_e_t_t_i_n_g_s.html#a2a9a5a281e3dc50a17c883307b7933e7">xRegion</a>[ ul ].<a class="code" href="struct_m_p_u___r_e_g_i_o_n___r_e_g_i_s_t_e_r_s.html#a6f33d6011da06410a3c05fb0a3aa9a6d">ulRegionAttribute</a> = 0UL;</div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;            }</div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160; </div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;            lIndex++;</div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;        }</div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;    }</div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;}</div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="comment">/*-----------------------------------------------------------*/</span></div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160; </div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="preprocessor">#if( configASSERT_DEFINED == 1 )</span></div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160; </div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;    <span class="keywordtype">void</span> vPortValidateInterruptPriority( <span class="keywordtype">void</span> )</div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;    {</div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;    uint32_t ulCurrentInterrupt;</div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;    uint8_t ucCurrentPriority;</div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160; </div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;        <span class="comment">/* Obtain the number of the currently executing interrupt. */</span></div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;        __asm <span class="keyword">volatile</span>( <span class="stringliteral">&quot;mrs %0, ipsr&quot;</span> : <span class="stringliteral">&quot;=r&quot;</span>( ulCurrentInterrupt ) :: <span class="stringliteral">&quot;memory&quot;</span> );</div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160; </div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;        <span class="comment">/* Is the interrupt number a user defined interrupt? */</span></div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;        <span class="keywordflow">if</span>( ulCurrentInterrupt &gt;= <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a9bf7ad0c574222fbbf0ad6ac5a387a11">portFIRST_USER_INTERRUPT_NUMBER</a> )</div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;        {</div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;            <span class="comment">/* Look up the interrupt&#39;s priority. */</span></div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];</div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160; </div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;            <span class="comment">/* The following assertion will fail if a service routine (ISR) for</span></div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="comment">            an interrupt that has been assigned a priority above</span></div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="comment">            configMAX_SYSCALL_INTERRUPT_PRIORITY calls an ISR safe FreeRTOS API</span></div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="comment">            function.  ISR safe FreeRTOS API functions must *only* be called</span></div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="comment">            from interrupts that have been assigned a priority at or below</span></div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="comment">            configMAX_SYSCALL_INTERRUPT_PRIORITY.</span></div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="comment">            Numerically low interrupt priority numbers represent logically high</span></div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="comment">            interrupt priorities, therefore the priority of the interrupt must</span></div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="comment">            be set to a value equal to or numerically *higher* than</span></div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="comment">            configMAX_SYSCALL_INTERRUPT_PRIORITY.</span></div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="comment">            Interrupts that use the FreeRTOS API must not be left at their</span></div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="comment">            default priority of zero as that is the highest possible priority,</span></div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="comment">            which is guaranteed to be above configMAX_SYSCALL_INTERRUPT_PRIORITY,</span></div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="comment">            and therefore also guaranteed to be invalid.</span></div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="comment">            FreeRTOS maintains separate thread and ISR API functions to ensure</span></div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="comment">            interrupt entry is as fast and simple as possible.</span></div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="comment">            The following links provide detailed information:</span></div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="comment">            http://www.freertos.org/RTOS-Cortex-M3-M4.html</span></div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="comment">            http://www.freertos.org/FAQHelp.html */</span></div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;            <a class="code" href="_free_r_t_o_s_config_8h.html#a228c70cd48927d6ab730ed1a6dfbe35f">configASSERT</a>( ucCurrentPriority &gt;= ucMaxSysCallPriority );</div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;        }</div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160; </div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;        <span class="comment">/* Priority grouping:  The interrupt controller (NVIC) allows the bits</span></div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="comment">        that define each interrupt&#39;s priority to be split between bits that</span></div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="comment">        define the interrupt&#39;s pre-emption priority bits and bits that define</span></div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="comment">        the interrupt&#39;s sub-priority.  For simplicity all bits must be defined</span></div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="comment">        to be pre-emption priority bits.  The following assertion will fail if</span></div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="comment">        this is not the case (if some bits represent a sub-priority).</span></div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="comment">        If the application only uses CMSIS libraries for interrupt</span></div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="comment">        configuration then the correct setting can be achieved on all Cortex-M</span></div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="comment">        devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the</span></div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="comment">        scheduler.  Note however that some vendor specific peripheral libraries</span></div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;<span class="comment">        assume a non-zero priority group setting, in which cases using a value</span></div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="comment">        of zero will result in unpredicable behaviour. */</span></div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;        <a class="code" href="_free_r_t_o_s_config_8h.html#a228c70cd48927d6ab730ed1a6dfbe35f">configASSERT</a>( ( <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#ad4e191d3886fa6ba91bb7cd11cdc665e">portAIRCR_REG</a> &amp; <a class="code" href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a3de9530f5de675c37a0195cda9e272d0">portPRIORITY_GROUP_MASK</a> ) &lt;= ulMaxPRIGROUPValue );</div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;    }</div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160; </div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* configASSERT_DEFINED */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="comment">/*-----------------------------------------------------------*/</span></div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="a_generated_2_f_r_e_e_r_t_o_s_2projdefs_8h_html_aa56260e937e7e203026707e5ba944273"><div class="ttname"><a href="_generated_2_f_r_e_e_r_t_o_s_2projdefs_8h.html#aa56260e937e7e203026707e5ba944273">pdFALSE</a></div><div class="ttdeci">#define pdFALSE</div><div class="ttdef"><b>Definition:</b> <a href="_generated_2_f_r_e_e_r_t_o_s_2projdefs_8h_source.html#l00045">projdefs.h:44</a></div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_html_af1ef0b7e839d2e30cc6ef9cdc93b8801"><div class="ttname"><a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#af1ef0b7e839d2e30cc6ef9cdc93b8801">uxCriticalNesting</a></div><div class="ttdeci">static UBaseType_t uxCriticalNesting</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00168">port_mpu.h:168</a></div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_html_adad03b75dbce86018cd8f77724f5f89a"><div class="ttname"><a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#adad03b75dbce86018cd8f77724f5f89a">portNVIC_SYSTICK_CTRL_REG</a></div><div class="ttdeci">#define portNVIC_SYSTICK_CTRL_REG</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00059">port_mpu.h:58</a></div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_html_a85dbdd7231090c02ff9e8373f45ed28e"><div class="ttname"><a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a85dbdd7231090c02ff9e8373f45ed28e">vPortSVCHandler</a></div><div class="ttdeci">void vPortSVCHandler(void) __attribute__((naked)) PRIVILEGED_FUNCTION</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00219">port_mpu.h:219</a></div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_html_af78a1fa447c6312c9ea7fb8e191afc22"><div class="ttname"><a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#af78a1fa447c6312c9ea7fb8e191afc22">portNVIC_SYSTICK_ENABLE</a></div><div class="ttdeci">#define portNVIC_SYSTICK_ENABLE</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00083">port_mpu.h:82</a></div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_html_a9186126cddff3ed07fdebd474fb26bd5"><div class="ttname"><a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a9186126cddff3ed07fdebd474fb26bd5">xPortRaisePrivilege</a></div><div class="ttdeci">BaseType_t xPortRaisePrivilege(void) __attribute__((naked))</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00642">port_mpu.h:642</a></div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_html_aa6c52b1b434ca2a708c56fdee02e7946"><div class="ttname"><a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#aa6c52b1b434ca2a708c56fdee02e7946">configSYSTICK_CLOCK_HZ</a></div><div class="ttdeci">#define configSYSTICK_CLOCK_HZ</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00049">port_mpu.h:48</a></div></div>
<div class="ttc" id="a_generated_2_f_r_e_e_r_t_o_s_2_free_r_t_o_s_8h_html_a2661e2c5a4e4afe5bef2ebe9872e28b3"><div class="ttname"><a href="_generated_2_f_r_e_e_r_t_o_s_2_free_r_t_o_s_8h.html#a2661e2c5a4e4afe5bef2ebe9872e28b3">portCLEAR_INTERRUPT_MASK_FROM_ISR</a></div><div class="ttdeci">#define portCLEAR_INTERRUPT_MASK_FROM_ISR(uxSavedStatusValue)</div><div class="ttdef"><b>Definition:</b> <a href="_generated_2_f_r_e_e_r_t_o_s_2_free_r_t_o_s_8h_source.html#l00268">FreeRTOS.h:267</a></div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_html_a71a0b2492ed73217b5864c1e3ba8c9be"><div class="ttname"><a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a71a0b2492ed73217b5864c1e3ba8c9be">portNVIC_PENDSV_PRI</a></div><div class="ttdeci">#define portNVIC_PENDSV_PRI</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00084">port_mpu.h:83</a></div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_html_a841afcdc52ed68a2d5cc0884ff9a67b0"><div class="ttname"><a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a841afcdc52ed68a2d5cc0884ff9a67b0">portINITIAL_CONTROL_IF_UNPRIVILEGED</a></div><div class="ttdeci">#define portINITIAL_CONTROL_IF_UNPRIVILEGED</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00095">port_mpu.h:94</a></div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_html_af76f3c0b44c5b5c06fc046a4ee1a6423"><div class="ttname"><a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#af76f3c0b44c5b5c06fc046a4ee1a6423">vPortEndScheduler</a></div><div class="ttdeci">void vPortEndScheduler(void)</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00421">port_mpu.h:421</a></div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_html_aafab9576d5e0da94b7720592d681eebd"><div class="ttname"><a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#aafab9576d5e0da94b7720592d681eebd">vPortSetupTimerInterrupt</a></div><div class="ttdeci">void vPortSetupTimerInterrupt(void)</div><div class="ttdef"><b>Definition:</b> <a href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00468">port_mpu.h:468</a></div></div>
<div class="ttc" id="a_free_r_t_o_s_config_8h_html_a2f0258dd1e3b877e5bc013be54c2db6a"><div class="ttname"><a href="_free_r_t_o_s_config_8h.html#a2f0258dd1e3b877e5bc013be54c2db6a">configTICK_RATE_HZ</a></div><div class="ttdeci">#define configTICK_RATE_HZ</div><div class="ttdef"><b>Definition:</b> <a href="_free_r_t_o_s_config_8h_source.html#l00059">FreeRTOSConfig.h:58</a></div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_html_a1a44c7b52e1abb7038f69edf50f1f9b8"><div class="ttname"><a href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a1a44c7b52e1abb7038f69edf50f1f9b8">portMPU_REGION_PRIVILEGED_READ_ONLY</a></div><div class="ttdeci">#define portMPU_REGION_PRIVILEGED_READ_ONLY</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00079">portmacro_mpu.h:78</a></div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_html_a6fb185b6f87a37fcb11be7f5f7f74c3c"><div class="ttname"><a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a6fb185b6f87a37fcb11be7f5f7f74c3c">portNVIC_SYSTICK_LOAD_REG</a></div><div class="ttdeci">#define portNVIC_SYSTICK_LOAD_REG</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00060">port_mpu.h:59</a></div></div>
<div class="ttc" id="a_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h_html_a646f89d4298e4f5afd522202b11cb2e6"><div class="ttname"><a href="_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h.html#a646f89d4298e4f5afd522202b11cb2e6">UBaseType_t</a></div><div class="ttdeci">unsigned long UBaseType_t</div><div class="ttdef"><b>Definition:</b> <a href="_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h_source.html#l00057">portmacro.h:57</a></div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_html_a05e35f210f0e58fe583100a87cb16719"><div class="ttname"><a href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a05e35f210f0e58fe583100a87cb16719">portPRIVILEGED_FLASH_REGION</a></div><div class="ttdeci">#define portPRIVILEGED_FLASH_REGION</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00086">portmacro_mpu.h:85</a></div></div>
<div class="ttc" id="a_generated_2_f_r_e_e_r_t_o_s_2_free_r_t_o_s_8h_html"><div class="ttname"><a href="_generated_2_f_r_e_e_r_t_o_s_2_free_r_t_o_s_8h.html">FreeRTOS.h</a></div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_html_a12bdd199a81c50bf89474922c0f4c9f8"><div class="ttname"><a href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a12bdd199a81c50bf89474922c0f4c9f8">portSVC_RAISE_PRIVILEGE</a></div><div class="ttdeci">#define portSVC_RAISE_PRIVILEGE</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00118">portmacro_mpu.h:117</a></div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_html_a6a8cc3be38f6a681ffcf3a895970853f"><div class="ttname"><a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a6a8cc3be38f6a681ffcf3a895970853f">portMAX_8_BIT_VALUE</a></div><div class="ttdeci">#define portMAX_8_BIT_VALUE</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00102">port_mpu.h:101</a></div></div>
<div class="ttc" id="a_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h_html_a6e3d10ee1a0734a647ca192523c2cfc1"><div class="ttname"><a href="_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h.html#a6e3d10ee1a0734a647ca192523c2cfc1">portDISABLE_INTERRUPTS</a></div><div class="ttdeci">#define portDISABLE_INTERRUPTS()</div><div class="ttdef"><b>Definition:</b> <a href="_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h_source.html#l00098">portmacro.h:97</a></div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_html_a9eb4718e922bf8a139eda0a829a28db2"><div class="ttname"><a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a9eb4718e922bf8a139eda0a829a28db2">__attribute__</a></div><div class="ttdeci">__attribute__((weak)) void vPortSetupTimerInterrupt(void)</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00528">port_mpu.h:528</a></div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_html_acdef952eb903280dc93852a6533a77ac"><div class="ttname"><a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#acdef952eb903280dc93852a6533a77ac">portNVIC_MEM_FAULT_ENABLE</a></div><div class="ttdeci">#define portNVIC_MEM_FAULT_ENABLE</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00065">port_mpu.h:64</a></div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_html_a6cc91f3151d1a38897a23ccacefe3388"><div class="ttname"><a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a6cc91f3151d1a38897a23ccacefe3388">portINITIAL_CONTROL_IF_PRIVILEGED</a></div><div class="ttdeci">#define portINITIAL_CONTROL_IF_PRIVILEGED</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00096">port_mpu.h:95</a></div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_html_af8c3f4bd42d82e070baf097363a30e3f"><div class="ttname"><a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#af8c3f4bd42d82e070baf097363a30e3f">portNVIC_SYSTICK_INT</a></div><div class="ttdeci">#define portNVIC_SYSTICK_INT</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00082">port_mpu.h:81</a></div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_html_a108ee0d861562b61efb679612f01638b"><div class="ttname"><a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a108ee0d861562b61efb679612f01638b">portMPU_REGION_VALID</a></div><div class="ttdeci">#define portMPU_REGION_VALID</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00076">port_mpu.h:75</a></div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_html_ade5a8c6666e7413a0355cc252029c5c6"><div class="ttname"><a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#ade5a8c6666e7413a0355cc252029c5c6">xPortStartScheduler</a></div><div class="ttdeci">BaseType_t xPortStartScheduler(void)</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00307">port_mpu.h:307</a></div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_html_aeb3b919525b5dbfd78bd5f470a1092f1"><div class="ttname"><a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#aeb3b919525b5dbfd78bd5f470a1092f1">portMPU_TYPE_REG</a></div><div class="ttdeci">#define portMPU_TYPE_REG</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00068">port_mpu.h:67</a></div></div>
<div class="ttc" id="a_generated_2_f_r_e_e_r_t_o_s_2task_8h_html"><div class="ttname"><a href="_generated_2_f_r_e_e_r_t_o_s_2task_8h.html">task.h</a></div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_html_af10b52e6c8c44893154ca83c86687756"><div class="ttname"><a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#af10b52e6c8c44893154ca83c86687756">portPERIPHERALS_START_ADDRESS</a></div><div class="ttdeci">#define portPERIPHERALS_START_ADDRESS</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00078">port_mpu.h:77</a></div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_html_ae4ddaa528bc05260d1a5a607c8a00d9f"><div class="ttname"><a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#ae4ddaa528bc05260d1a5a607c8a00d9f">portNVIC_SYSTICK_PRI</a></div><div class="ttdeci">#define portNVIC_SYSTICK_PRI</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00085">port_mpu.h:84</a></div></div>
<div class="ttc" id="astructx_m_e_m_o_r_y___r_e_g_i_o_n_html"><div class="ttname"><a href="structx_m_e_m_o_r_y___r_e_g_i_o_n.html">xMEMORY_REGION</a></div><div class="ttdef"><b>Definition:</b> <a href="_generated_2_f_r_e_e_r_t_o_s_2task_8h_source.html#l00102">task.h:103</a></div></div>
<div class="ttc" id="a_generated_2_f_r_e_e_r_t_o_s_2projdefs_8h_html_af268cf937960eb029256bd9c4d949fbe"><div class="ttname"><a href="_generated_2_f_r_e_e_r_t_o_s_2projdefs_8h.html#af268cf937960eb029256bd9c4d949fbe">pdTRUE</a></div><div class="ttdeci">#define pdTRUE</div><div class="ttdef"><b>Definition:</b> <a href="_generated_2_f_r_e_e_r_t_o_s_2projdefs_8h_source.html#l00046">projdefs.h:45</a></div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_html_ac2f4514b384239d075fe4fe8d0daa891"><div class="ttname"><a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#ac2f4514b384239d075fe4fe8d0daa891">prvSetupMPU</a></div><div class="ttdeci">static void prvSetupMPU(void) PRIVILEGED_FUNCTION</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00555">port_mpu.h:555</a></div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_html_abbfa60faa2116dee71c1923a4ec3aa4a"><div class="ttname"><a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#abbfa60faa2116dee71c1923a4ec3aa4a">portMAX_PRIGROUP_BITS</a></div><div class="ttdeci">#define portMAX_PRIGROUP_BITS</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00104">port_mpu.h:103</a></div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_html_a40db474ecba1086d93db1b4733584da9"><div class="ttname"><a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a40db474ecba1086d93db1b4733584da9">portMPU_BACKGROUND_ENABLE</a></div><div class="ttdeci">#define portMPU_BACKGROUND_ENABLE</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00074">port_mpu.h:73</a></div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_html_aa97df55904d7519d4b749d9b51a4afd5"><div class="ttname"><a href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#aa97df55904d7519d4b749d9b51a4afd5">portMPU_REGION_PRIVILEGED_READ_WRITE</a></div><div class="ttdeci">#define portMPU_REGION_PRIVILEGED_READ_WRITE</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00081">portmacro_mpu.h:80</a></div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_html_acdf3265552e1b47b077ca1af48fada0c"><div class="ttname"><a href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#acdf3265552e1b47b077ca1af48fada0c">portMPU_REGION_CACHEABLE_BUFFERABLE</a></div><div class="ttdeci">#define portMPU_REGION_CACHEABLE_BUFFERABLE</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00082">portmacro_mpu.h:81</a></div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_html_a1af21c2697be7f3b699e3bafec1bd413"><div class="ttname"><a href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a1af21c2697be7f3b699e3bafec1bd413">portSVC_START_SCHEDULER</a></div><div class="ttdeci">#define portSVC_START_SCHEDULER</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00116">portmacro_mpu.h:115</a></div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_html_aeaefa4b13d55ffc30d2ee1e65f0f9f81"><div class="ttname"><a href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#aeaefa4b13d55ffc30d2ee1e65f0f9f81">portGENERAL_PERIPHERALS_REGION</a></div><div class="ttdeci">#define portGENERAL_PERIPHERALS_REGION</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00088">portmacro_mpu.h:87</a></div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_html_a31e85c2138ccee8dc7a8397f0c5cf44c"><div class="ttname"><a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a31e85c2138ccee8dc7a8397f0c5cf44c">portPRIGROUP_SHIFT</a></div><div class="ttdeci">#define portPRIGROUP_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00106">port_mpu.h:105</a></div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_html_a67ff6f07b6f326aaef810791955a7b64"><div class="ttname"><a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a67ff6f07b6f326aaef810791955a7b64">vPortStoreTaskMPUSettings</a></div><div class="ttdeci">void vPortStoreTaskMPUSettings(xMPU_SETTINGS *xMPUSettings, const struct xMEMORY_REGION *const xRegions, StackType_t *pxBottomOfStack, uint32_t ulStackDepth)</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00660">port_mpu.h:660</a></div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_html_a999f8ac4db72ceef6f6922f385fadbcd"><div class="ttname"><a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a999f8ac4db72ceef6f6922f385fadbcd">portOFFSET_TO_PC</a></div><div class="ttdeci">#define portOFFSET_TO_PC</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00109">port_mpu.h:108</a></div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_html_a9479ccbf12b6a6fac418f477b0a8d8a3"><div class="ttname"><a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a9479ccbf12b6a6fac418f477b0a8d8a3">portMPU_CTRL_REG</a></div><div class="ttdeci">#define portMPU_CTRL_REG</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00071">port_mpu.h:70</a></div></div>
<div class="ttc" id="astruct_m_p_u___r_e_g_i_o_n___r_e_g_i_s_t_e_r_s_html_a6f33d6011da06410a3c05fb0a3aa9a6d"><div class="ttname"><a href="struct_m_p_u___r_e_g_i_o_n___r_e_g_i_s_t_e_r_s.html#a6f33d6011da06410a3c05fb0a3aa9a6d">MPU_REGION_REGISTERS::ulRegionAttribute</a></div><div class="ttdeci">uint32_t ulRegionAttribute</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00099">portmacro_mpu.h:99</a></div></div>
<div class="ttc" id="astruct_m_p_u___s_e_t_t_i_n_g_s_html"><div class="ttname"><a href="struct_m_p_u___s_e_t_t_i_n_g_s.html">MPU_SETTINGS</a></div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00103">portmacro_mpu.h:104</a></div></div>
<div class="ttc" id="a_generated_2_f_r_e_e_r_t_o_s_2mpu__wrappers_8h_html_a4785c4f4a8c04b835139dcc2a6682078"><div class="ttname"><a href="_generated_2_f_r_e_e_r_t_o_s_2mpu__wrappers_8h.html#a4785c4f4a8c04b835139dcc2a6682078">PRIVILEGED_FUNCTION</a></div><div class="ttdeci">#define PRIVILEGED_FUNCTION</div><div class="ttdef"><b>Definition:</b> <a href="_generated_2_f_r_e_e_r_t_o_s_2mpu__wrappers_8h_source.html#l00174">mpu_wrappers.h:173</a></div></div>
<div class="ttc" id="a_free_r_t_o_s_config_8h_html_a228c70cd48927d6ab730ed1a6dfbe35f"><div class="ttname"><a href="_free_r_t_o_s_config_8h.html#a228c70cd48927d6ab730ed1a6dfbe35f">configASSERT</a></div><div class="ttdeci">#define configASSERT(x)</div><div class="ttdef"><b>Definition:</b> <a href="_free_r_t_o_s_config_8h_source.html#l00110">FreeRTOSConfig.h:109</a></div></div>
<div class="ttc" id="a_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h_html_a46fb21e00ae0729d7515c0fbf2269796"><div class="ttname"><a href="_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h.html#a46fb21e00ae0729d7515c0fbf2269796">BaseType_t</a></div><div class="ttdeci">long BaseType_t</div><div class="ttdef"><b>Definition:</b> <a href="_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h_source.html#l00056">portmacro.h:56</a></div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_html_a7b72d249500608fc2029c6de80ac5863"><div class="ttname"><a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a7b72d249500608fc2029c6de80ac5863">portEXPECTED_MPU_TYPE_VALUE</a></div><div class="ttdeci">#define portEXPECTED_MPU_TYPE_VALUE</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00072">port_mpu.h:71</a></div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_html_a046cc13f73dad0c8a9cdd0504bc35a88"><div class="ttname"><a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a046cc13f73dad0c8a9cdd0504bc35a88">portTOP_BIT_OF_BYTE</a></div><div class="ttdeci">#define portTOP_BIT_OF_BYTE</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00103">port_mpu.h:102</a></div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_html_aaf64c884e2c61ba605619242efbd6656"><div class="ttname"><a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#aaf64c884e2c61ba605619242efbd6656">portNVIC_SVC_PRI</a></div><div class="ttdeci">#define portNVIC_SVC_PRI</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00086">port_mpu.h:85</a></div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_html_a2ed3554a3de09a3bd09d396ee081ab69"><div class="ttname"><a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a2ed3554a3de09a3bd09d396ee081ab69">vPortEnterCritical</a></div><div class="ttdeci">void vPortEnterCritical(void)</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00429">port_mpu.h:429</a></div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_html_a5734e533fa14ffe54fcc68374f85b7f6"><div class="ttname"><a href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a5734e533fa14ffe54fcc68374f85b7f6">portMPU_REGION_READ_WRITE</a></div><div class="ttdeci">#define portMPU_REGION_READ_WRITE</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00078">portmacro_mpu.h:77</a></div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_html_a062d03aca8ae932b4552a2aa19853b44"><div class="ttname"><a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a062d03aca8ae932b4552a2aa19853b44">portINITIAL_XPSR</a></div><div class="ttdeci">#define portINITIAL_XPSR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00093">port_mpu.h:92</a></div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_html_a0d3d0b2d6b418d965a0fe19a1ffb83f1"><div class="ttname"><a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a0d3d0b2d6b418d965a0fe19a1ffb83f1">portNVIC_SYS_CTRL_STATE_REG</a></div><div class="ttdeci">#define portNVIC_SYS_CTRL_STATE_REG</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00064">port_mpu.h:63</a></div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_html_a60a2ba380940d5cdf6ee27f2dce08c6a"><div class="ttname"><a href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a60a2ba380940d5cdf6ee27f2dce08c6a">portMPU_REGION_EXECUTE_NEVER</a></div><div class="ttdeci">#define portMPU_REGION_EXECUTE_NEVER</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00083">portmacro_mpu.h:82</a></div></div>
<div class="ttc" id="a_free_r_t_o_s_config_8h_html_a54bfc31c410ee452577a25a4552c3704"><div class="ttname"><a href="_free_r_t_o_s_config_8h.html#a54bfc31c410ee452577a25a4552c3704">configMAX_SYSCALL_INTERRUPT_PRIORITY</a></div><div class="ttdeci">#define configMAX_SYSCALL_INTERRUPT_PRIORITY</div><div class="ttdef"><b>Definition:</b> <a href="_free_r_t_o_s_config_8h_source.html#l00107">FreeRTOSConfig.h:106</a></div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_html_ab61fbed42b86fba363bdf990a99ce4f5"><div class="ttname"><a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#ab61fbed42b86fba363bdf990a99ce4f5">vPortEnableVFP</a></div><div class="ttdeci">static void vPortEnableVFP(void) __attribute__((naked))</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00541">port_mpu.h:541</a></div></div>
<div class="ttc" id="a_generated_2_f_r_e_e_r_t_o_s_2task_8h_html_a978e25460ac35706f9ad30b46d9403d8"><div class="ttname"><a href="_generated_2_f_r_e_e_r_t_o_s_2task_8h.html#a978e25460ac35706f9ad30b46d9403d8">xTaskIncrementTick</a></div><div class="ttdeci">BaseType_t xTaskIncrementTick(void) PRIVILEGED_FUNCTION</div><div class="ttdef"><b>Definition:</b> <a href="_generated_2_f_r_e_e_r_t_o_s_2tasks_8c_source.html#l02588">tasks.c:2588</a></div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_html_a69d8cf992eee97f214c9dfd5b889a193"><div class="ttname"><a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a69d8cf992eee97f214c9dfd5b889a193">xPortPendSVHandler</a></div><div class="ttdeci">void xPortPendSVHandler(void) __attribute__((naked)) PRIVILEGED_FUNCTION</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00454">port_mpu.h:454</a></div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_html_a8a07b687c67d8d2aac2808bb1d8c1c01"><div class="ttname"><a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a8a07b687c67d8d2aac2808bb1d8c1c01">pxPortInitialiseStack</a></div><div class="ttdeci">StackType_t * pxPortInitialiseStack(StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters, BaseType_t xRunPrivileged)</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00186">port_mpu.h:186</a></div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_html_a176834b4b22e63f73e0220d6fb65f7a5"><div class="ttname"><a href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a176834b4b22e63f73e0220d6fb65f7a5">portSVC_YIELD</a></div><div class="ttdeci">#define portSVC_YIELD</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00117">portmacro_mpu.h:116</a></div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_html_ad4e191d3886fa6ba91bb7cd11cdc665e"><div class="ttname"><a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#ad4e191d3886fa6ba91bb7cd11cdc665e">portAIRCR_REG</a></div><div class="ttdeci">#define portAIRCR_REG</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00101">port_mpu.h:100</a></div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_html_a1b0959d7e83d42f6c1dccbfe2535e3d5"><div class="ttname"><a href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a1b0959d7e83d42f6c1dccbfe2535e3d5">portSTACK_REGION</a></div><div class="ttdeci">#define portSTACK_REGION</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00089">portmacro_mpu.h:88</a></div></div>
<div class="ttc" id="a_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h_html_ae42817ecbd6fe76d846a89cc0fcd0d95"><div class="ttname"><a href="_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h.html#ae42817ecbd6fe76d846a89cc0fcd0d95">portNVIC_INT_CTRL_REG</a></div><div class="ttdeci">#define portNVIC_INT_CTRL_REG</div><div class="ttdef"><b>Definition:</b> <a href="_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h_source.html#l00082">portmacro.h:81</a></div></div>
<div class="ttc" id="agroup___configuration__of___c_m_s_i_s_html_gae3fe3587d5100c787e02102ce3944460"><div class="ttname"><a href="group___configuration__of___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">__NVIC_PRIO_BITS</a></div><div class="ttdeci">#define __NVIC_PRIO_BITS</div><div class="ttdef"><b>Definition:</b> <a href="_x_m_c1100_8h_source.html#l00112">XMC1100.h:111</a></div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_html_a100489cacc1a4c0ddf3f75e285091f38"><div class="ttname"><a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a100489cacc1a4c0ddf3f75e285091f38">portMPU_REGION_ATTRIBUTE_REG</a></div><div class="ttdeci">#define portMPU_REGION_ATTRIBUTE_REG</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00070">port_mpu.h:69</a></div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_html_a9bf7ad0c574222fbbf0ad6ac5a387a11"><div class="ttname"><a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a9bf7ad0c574222fbbf0ad6ac5a387a11">portFIRST_USER_INTERRUPT_NUMBER</a></div><div class="ttdeci">#define portFIRST_USER_INTERRUPT_NUMBER</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00099">port_mpu.h:98</a></div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_html_a3f406b36c513d575edab59ff2752ed9e"><div class="ttname"><a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a3f406b36c513d575edab59ff2752ed9e">portMPU_ENABLE</a></div><div class="ttdeci">#define portMPU_ENABLE</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00073">port_mpu.h:72</a></div></div>
<div class="ttc" id="astruct_m_p_u___s_e_t_t_i_n_g_s_html_a2a9a5a281e3dc50a17c883307b7933e7"><div class="ttname"><a href="struct_m_p_u___s_e_t_t_i_n_g_s.html#a2a9a5a281e3dc50a17c883307b7933e7">MPU_SETTINGS::xRegion</a></div><div class="ttdeci">xMPU_REGION_REGISTERS xRegion[portTOTAL_NUM_REGIONS]</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00105">portmacro_mpu.h:105</a></div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_html_aba967c75b3173a502d99d274da0f6757"><div class="ttname"><a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#aba967c75b3173a502d99d274da0f6757">portASPEN_AND_LSPEN_BITS</a></div><div class="ttdeci">#define portASPEN_AND_LSPEN_BITS</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00090">port_mpu.h:89</a></div></div>
<div class="ttc" id="a_generated_2_f_r_e_e_r_t_o_s_2projdefs_8h_html_a9b32502ff92c255c686dacde53c1cba0"><div class="ttname"><a href="_generated_2_f_r_e_e_r_t_o_s_2projdefs_8h.html#a9b32502ff92c255c686dacde53c1cba0">TaskFunction_t</a></div><div class="ttdeci">void(* TaskFunction_t)(void *)</div><div class="ttdef"><b>Definition:</b> <a href="_generated_2_f_r_e_e_r_t_o_s_2projdefs_8h_source.html#l00035">projdefs.h:35</a></div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_html_a8e5e113fc0e10d7bc0197f2c6a498ec2"><div class="ttname"><a href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a8e5e113fc0e10d7bc0197f2c6a498ec2">portMPU_REGION_READ_ONLY</a></div><div class="ttdeci">#define portMPU_REGION_READ_ONLY</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00080">portmacro_mpu.h:79</a></div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_html_abb4b5cabdd1cf4e24cc69850144ea727"><div class="ttname"><a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#abb4b5cabdd1cf4e24cc69850144ea727">prvGetMPURegionSizeSetting</a></div><div class="ttdeci">static uint32_t prvGetMPURegionSizeSetting(uint32_t ulActualSizeInBytes) PRIVILEGED_FUNCTION</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00618">port_mpu.h:618</a></div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_html_a372d1affad9d6424b60dac6c513e97f0"><div class="ttname"><a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a372d1affad9d6424b60dac6c513e97f0">portINITIAL_EXC_RETURN</a></div><div class="ttdeci">#define portINITIAL_EXC_RETURN</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00094">port_mpu.h:93</a></div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_html_a9fb918d6fdadceeb0c5dacddcfb44c2b"><div class="ttname"><a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a9fb918d6fdadceeb0c5dacddcfb44c2b">prvRestoreContextOfFirstTask</a></div><div class="ttdeci">static void prvRestoreContextOfFirstTask(void) __attribute__((naked)) PRIVILEGED_FUNCTION</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00276">port_mpu.h:276</a></div></div>
<div class="ttc" id="a_generated_2_f_r_e_e_r_t_o_s_2_free_r_t_o_s_8h_html_a31b4260dbc1823ba80b578f86eb15a98"><div class="ttname"><a href="_generated_2_f_r_e_e_r_t_o_s_2_free_r_t_o_s_8h.html#a31b4260dbc1823ba80b578f86eb15a98">portSET_INTERRUPT_MASK_FROM_ISR</a></div><div class="ttdeci">#define portSET_INTERRUPT_MASK_FROM_ISR()</div><div class="ttdef"><b>Definition:</b> <a href="_generated_2_f_r_e_e_r_t_o_s_2_free_r_t_o_s_8h_source.html#l00264">FreeRTOS.h:263</a></div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_html_a72b5f375744da7a3ec890dd573dddc77"><div class="ttname"><a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a72b5f375744da7a3ec890dd573dddc77">portNVIC_IP_REGISTERS_OFFSET_16</a></div><div class="ttdeci">#define portNVIC_IP_REGISTERS_OFFSET_16</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00100">port_mpu.h:99</a></div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_html_a3de9530f5de675c37a0195cda9e272d0"><div class="ttname"><a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a3de9530f5de675c37a0195cda9e272d0">portPRIORITY_GROUP_MASK</a></div><div class="ttdeci">#define portPRIORITY_GROUP_MASK</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00105">port_mpu.h:104</a></div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_html_a32c2c550dd5989c7edc9a951c2e19fe1"><div class="ttname"><a href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a32c2c550dd5989c7edc9a951c2e19fe1">portPRIVILEGED_RAM_REGION</a></div><div class="ttdeci">#define portPRIVILEGED_RAM_REGION</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00087">portmacro_mpu.h:86</a></div></div>
<div class="ttc" id="a_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h_html_a16830bf8349e14cdeed05193af234d5e"><div class="ttname"><a href="_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h.html#a16830bf8349e14cdeed05193af234d5e">portNVIC_PENDSVSET_BIT</a></div><div class="ttdeci">#define portNVIC_PENDSVSET_BIT</div><div class="ttdef"><b>Definition:</b> <a href="_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h_source.html#l00083">portmacro.h:82</a></div></div>
<div class="ttc" id="a_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h_html_a84e9a8ba132feed0b2401c1f4e2ac63c"><div class="ttname"><a href="_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h.html#a84e9a8ba132feed0b2401c1f4e2ac63c">StackType_t</a></div><div class="ttdeci">portSTACK_TYPE StackType_t</div><div class="ttdef"><b>Definition:</b> <a href="_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h_source.html#l00055">portmacro.h:55</a></div></div>
<div class="ttc" id="a_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_html_acd9e35db61806f0202f515454ce9d0df"><div class="ttname"><a href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h.html#acd9e35db61806f0202f515454ce9d0df">vPortResetPrivilege</a></div><div class="ttdeci">void vPortResetPrivilege(BaseType_t xRunningPrivileged)</div><div class="ttdef"><b>Definition:</b> <a href="_i_a_r_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00567">port_mpu.h:567</a></div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_html_a6b32ee18154a22e980f1c4251fc40088"><div class="ttname"><a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a6b32ee18154a22e980f1c4251fc40088">portPERIPHERALS_END_ADDRESS</a></div><div class="ttdeci">#define portPERIPHERALS_END_ADDRESS</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00079">port_mpu.h:78</a></div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_html_aed20ada05b957181a0de042802a82a5b"><div class="ttname"><a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#aed20ada05b957181a0de042802a82a5b">vPortExitCritical</a></div><div class="ttdeci">void vPortExitCritical(void)</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00440">port_mpu.h:440</a></div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_html_a45273dc9a093bf983ce3797ca3a3b58e"><div class="ttname"><a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a45273dc9a093bf983ce3797ca3a3b58e">portFPCCR</a></div><div class="ttdeci">#define portFPCCR</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00089">port_mpu.h:88</a></div></div>
<div class="ttc" id="a_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h_html_abc47e85a6befbb47961ad5ee7aa57173"><div class="ttname"><a href="_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h.html#abc47e85a6befbb47961ad5ee7aa57173">portENABLE_INTERRUPTS</a></div><div class="ttdeci">#define portENABLE_INTERRUPTS()</div><div class="ttdef"><b>Definition:</b> <a href="_generated_2_f_r_e_e_r_t_o_s_2portable_2_g_c_c_2portmacro_8h_source.html#l00099">portmacro.h:98</a></div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_html_a840264c4ada33651c41921488329f127"><div class="ttname"><a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a840264c4ada33651c41921488329f127">portNVIC_SYSTICK_CURRENT_VALUE_REG</a></div><div class="ttdeci">#define portNVIC_SYSTICK_CURRENT_VALUE_REG</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00061">port_mpu.h:60</a></div></div>
<div class="ttc" id="a_generated_2_f_r_e_e_r_t_o_s_2portable_8h_html_aca7e1a8a568a38b74cc9db10c8efebda"><div class="ttname"><a href="_generated_2_f_r_e_e_r_t_o_s_2portable_8h.html#aca7e1a8a568a38b74cc9db10c8efebda">portNUM_CONFIGURABLE_REGIONS</a></div><div class="ttdeci">#define portNUM_CONFIGURABLE_REGIONS</div><div class="ttdef"><b>Definition:</b> <a href="_generated_2_f_r_e_e_r_t_o_s_2portable_8h_source.html#l00093">portable.h:92</a></div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_html_acc7ed73e1089bbf877264c69637cddaf"><div class="ttname"><a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#acc7ed73e1089bbf877264c69637cddaf">prvSVCHandler</a></div><div class="ttdeci">static void prvSVCHandler(uint32_t *pulRegisters) __attribute__((noinline)) PRIVILEGED_FUNCTION</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00238">port_mpu.h:238</a></div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_html_aac6cdf78e51154baa7431f253cf33bb6"><div class="ttname"><a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#aac6cdf78e51154baa7431f253cf33bb6">portMPU_REGION_BASE_ADDRESS_REG</a></div><div class="ttdeci">#define portMPU_REGION_BASE_ADDRESS_REG</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00069">port_mpu.h:68</a></div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_html_a590d0fe4b2df70ef49aa19708c89e6c2"><div class="ttname"><a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a590d0fe4b2df70ef49aa19708c89e6c2">portNVIC_SYSTICK_CLK</a></div><div class="ttdeci">#define portNVIC_SYSTICK_CLK</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00051">port_mpu.h:50</a></div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_html_a98374efce189d3a6a0ec99d80ba1619e"><div class="ttname"><a href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h.html#a98374efce189d3a6a0ec99d80ba1619e">portUNPRIVILEGED_FLASH_REGION</a></div><div class="ttdeci">#define portUNPRIVILEGED_FLASH_REGION</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00085">portmacro_mpu.h:84</a></div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_html_a9d076b8b45d4ab187668bb7b0c1f8d31"><div class="ttname"><a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a9d076b8b45d4ab187668bb7b0c1f8d31">portNVIC_SYSPRI2_REG</a></div><div class="ttdeci">#define portNVIC_SYSPRI2_REG</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00062">port_mpu.h:61</a></div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_html_ac4cbf096bd80014415c454f9141279ca"><div class="ttname"><a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#ac4cbf096bd80014415c454f9141279ca">portNVIC_SYSPRI1_REG</a></div><div class="ttdeci">#define portNVIC_SYSPRI1_REG</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00063">port_mpu.h:62</a></div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_html_a6323908daa39345ab5a7ed0b72619c5c"><div class="ttname"><a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#a6323908daa39345ab5a7ed0b72619c5c">portMPU_REGION_ENABLE</a></div><div class="ttdeci">#define portMPU_REGION_ENABLE</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00077">port_mpu.h:76</a></div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_html_aece5b1c720d1ea4ba283ce5157c1d0f8"><div class="ttname"><a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#aece5b1c720d1ea4ba283ce5157c1d0f8">xPortSysTickHandler</a></div><div class="ttdeci">void xPortSysTickHandler(void) __attribute__((optimize(&quot;3&quot;))) PRIVILEGED_FUNCTION</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00507">port_mpu.h:507</a></div></div>
<div class="ttc" id="astruct_m_p_u___r_e_g_i_o_n___r_e_g_i_s_t_e_r_s_html_a31d889401a490033e2224d9a90934eb1"><div class="ttname"><a href="struct_m_p_u___r_e_g_i_o_n___r_e_g_i_s_t_e_r_s.html#a31d889401a490033e2224d9a90934eb1">MPU_REGION_REGISTERS::ulRegionBaseAddress</a></div><div class="ttdeci">uint32_t ulRegionBaseAddress</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m___c_m4_f_2portmacro__mpu_8h_source.html#l00098">portmacro_mpu.h:98</a></div></div>
<div class="ttc" id="a_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_html_ac4d0dccf5f3a96cf955bd2cf5ff987a2"><div class="ttname"><a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h.html#ac4d0dccf5f3a96cf955bd2cf5ff987a2">portSTART_ADDRESS_MASK</a></div><div class="ttdeci">#define portSTART_ADDRESS_MASK</div><div class="ttdef"><b>Definition:</b> <a href="_g_c_c_2_a_r_m___c_m4_f_2port__mpu_8h_source.html#l00113">port_mpu.h:112</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.18
</small></address>
</body>
</html>
