

================================================================
== Vivado HLS Report for 'euclidean_dist'
================================================================
* Date:           Sun Mar  1 18:39:25 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        vivado_hls_examples
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.129|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  16396|  16396|  16396|  16396|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  16384|  16384|        16|          -|          -|  1024|    no    |
        +----------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     26|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|     753|   1326|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    196|    -|
|Register         |        -|      -|     210|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      5|     963|   1548|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      2|   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |euclidean_dist_fabkb_U1  |euclidean_dist_fabkb  |        0|      2|  205|  390|    0|
    |euclidean_dist_fmcud_U2  |euclidean_dist_fmcud  |        0|      3|  143|  321|    0|
    |euclidean_dist_fsdEe_U3  |euclidean_dist_fsdEe  |        0|      0|  405|  615|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|      5|  753| 1326|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |i_fu_96_p2         |     +    |      0|  0|  13|          11|           1|
    |icmp_ln8_fu_90_p2  |   icmp   |      0|  0|  13|          11|          12|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      0|  0|  26|          22|          13|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+-----+-----------+-----+-----------+
    |       Name       | LUT | Input Size| Bits| Total Bits|
    +------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm         |  133|         29|    1|         29|
    |dist_0_reg_52     |    9|          2|   32|         64|
    |grp_fu_75_opcode  |   15|          3|    2|          6|
    |grp_fu_75_p0      |   15|          3|   32|         96|
    |grp_fu_75_p1      |   15|          3|   32|         96|
    |i_0_reg_64        |    9|          2|   11|         22|
    +------------------+-----+-----------+-----+-----------+
    |Total             |  196|         42|  110|        313|
    +------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------+----+----+-----+-----------+
    |      Name      | FF | LUT| Bits| Const Bits|
    +----------------+----+----+-----+-----------+
    |a_load_reg_126  |  32|   0|   32|          0|
    |ap_CS_fsm       |  28|   0|   28|          0|
    |b_load_reg_131  |  32|   0|   32|          0|
    |d_reg_136       |  32|   0|   32|          0|
    |dist_0_reg_52   |  32|   0|   32|          0|
    |i_0_reg_64      |  11|   0|   11|          0|
    |i_reg_111       |  11|   0|   11|          0|
    |tmp_1_reg_142   |  32|   0|   32|          0|
    +----------------+----+----+-----+-----------+
    |Total           | 210|   0|  210|          0|
    +----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+----------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------+-----+-----+------------+----------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_hs | euclidean_dist | return value |
|ap_rst      |  in |    1| ap_ctrl_hs | euclidean_dist | return value |
|ap_start    |  in |    1| ap_ctrl_hs | euclidean_dist | return value |
|ap_done     | out |    1| ap_ctrl_hs | euclidean_dist | return value |
|ap_idle     | out |    1| ap_ctrl_hs | euclidean_dist | return value |
|ap_ready    | out |    1| ap_ctrl_hs | euclidean_dist | return value |
|ap_return   | out |   32| ap_ctrl_hs | euclidean_dist | return value |
|a_address0  | out |   10|  ap_memory |        a       |     array    |
|a_ce0       | out |    1|  ap_memory |        a       |     array    |
|a_q0        |  in |   32|  ap_memory |        a       |     array    |
|b_address0  | out |   10|  ap_memory |        b       |     array    |
|b_ce0       | out |    1|  ap_memory |        b       |     array    |
|b_q0        |  in |   32|  ap_memory |        b       |     array    |
+------------+-----+-----+------------+----------------+--------------+

