<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/SIMachineFunctionInfo.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">SIMachineFunctionInfo.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="SIMachineFunctionInfo_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- SIMachineFunctionInfo.cpp - SI Machine Function Info ---------------===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160; </div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SIMachineFunctionInfo_8h.html">SIMachineFunctionInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUTargetMachine_8h.html">AMDGPUTargetMachine.h</a>&quot;</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUSubtarget_8h.html">AMDGPUSubtarget.h</a>&quot;</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SIRegisterInfo_8h.html">SIRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUMCTargetDesc_8h.html">MCTargetDesc/AMDGPUMCTargetDesc.h</a>&quot;</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUBaseInfo_8h.html">Utils/AMDGPUBaseInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LiveIntervals_8h.html">llvm/CodeGen/LiveIntervals.h</a>&quot;</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineBasicBlock_8h.html">llvm/CodeGen/MachineBasicBlock.h</a>&quot;</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFrameInfo_8h.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFunction_8h.html">llvm/CodeGen/MachineFunction.h</a>&quot;</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineRegisterInfo_8h.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MIParser_8h.html">llvm/CodeGen/MIRParser/MIParser.h</a>&quot;</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CallingConv_8h.html">llvm/IR/CallingConv.h</a>&quot;</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="DiagnosticInfo_8h.html">llvm/IR/DiagnosticInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Function_8h.html">llvm/IR/Function.h</a>&quot;</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &lt;cassert&gt;</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &lt;optional&gt;</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &lt;vector&gt;</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160; </div>
<div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="SIMachineFunctionInfo_8cpp.html#a4446d06b311733b037c79c73d05d7166">   28</a></span>&#160;<span class="preprocessor">#define MAX_LANES 64</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160; </div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160; </div>
<div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="SIMachineFunctionInfo_8cpp.html#a8cd4a4fed15282bdb6e4f27d99ebc277">   32</a></span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNTargetMachine.html">GCNTargetMachine</a> &amp;<a class="code" href="SIMachineFunctionInfo_8cpp.html#a8cd4a4fed15282bdb6e4f27d99ebc277">getTM</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> *STI) {</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SITargetLowering.html">SITargetLowering</a> *TLI = STI-&gt;<a class="code" href="classllvm_1_1GCNSubtarget.html#aadc55ee80218e97fbccb05099877eb51">getTargetLowering</a>();</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1GCNTargetMachine.html">GCNTargetMachine</a> &amp;<span class="keyword">&gt;</span>(TLI-&gt;<a class="code" href="classllvm_1_1TargetLoweringBase.html#a1ae2ee148379ed3d041b4bce586f7f99">getTargetMachine</a>());</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;}</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160; </div>
<div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#af63d1fba23bc323d27c9dc50313698eb">   37</a></span>&#160;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a4f0f0772d897594cda8b20cca33028b3">SIMachineFunctionInfo::SIMachineFunctionInfo</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>,</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;                                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> *STI)</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;  : <a class="code" href="classllvm_1_1AMDGPUMachineFunction.html">AMDGPUMachineFunction</a>(<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>, *STI),</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;    <a class="code" href="SIWholeQuadMode_8cpp.html#a0c198437833c48138f49e3589bd08773">Mode</a>(<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>),</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;    GWSResourcePSV(<a class="code" href="SIMachineFunctionInfo_8cpp.html#a8cd4a4fed15282bdb6e4f27d99ebc277">getTM</a>(STI)),</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;    PrivateSegmentBuffer(<a class="code" href="namespacefalse.html">false</a>),</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;    DispatchPtr(<a class="code" href="namespacefalse.html">false</a>),</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;    QueuePtr(<a class="code" href="namespacefalse.html">false</a>),</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;    KernargSegmentPtr(<a class="code" href="namespacefalse.html">false</a>),</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;    DispatchID(<a class="code" href="namespacefalse.html">false</a>),</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;    FlatScratchInit(<a class="code" href="namespacefalse.html">false</a>),</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;    WorkGroupIDX(<a class="code" href="namespacefalse.html">false</a>),</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;    WorkGroupIDY(<a class="code" href="namespacefalse.html">false</a>),</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;    WorkGroupIDZ(<a class="code" href="namespacefalse.html">false</a>),</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;    WorkGroupInfo(<a class="code" href="namespacefalse.html">false</a>),</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;    LDSKernelId(<a class="code" href="namespacefalse.html">false</a>),</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    PrivateSegmentWaveByteOffset(<a class="code" href="namespacefalse.html">false</a>),</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;    WorkItemIDX(<a class="code" href="namespacefalse.html">false</a>),</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    WorkItemIDY(<a class="code" href="namespacefalse.html">false</a>),</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    WorkItemIDZ(<a class="code" href="namespacefalse.html">false</a>),</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    ImplicitBufferPtr(<a class="code" href="namespacefalse.html">false</a>),</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    ImplicitArgPtr(<a class="code" href="namespacefalse.html">false</a>),</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    GITPtrHigh(0xffffffff),</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    HighBitsOf32BitAddress(0) {</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a> = *<span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> *<span class="keyword">&gt;</span>(STI);</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  FlatWorkGroupSizes = <a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>.getFlatWorkGroupSizes(<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>);</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  WavesPerEU = <a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>.getWavesPerEU(<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>);</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160; </div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  Occupancy = <a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>.computeOccupancy(<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>, <a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#a1e2bde424bd7365a73971777ed20a7a8">getLDSSize</a>());</div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  <a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> <a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a> = <a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.getCallingConv();</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160; </div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  <span class="comment">// FIXME: Should have analysis or something rather than attribute to detect</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  <span class="comment">// calls.</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64InstrInfo_8cpp.html#ab0b0a572164f8fccd5474cb6babed129a4f2a846b62b36aa105ec3ddfd151a482">HasCalls</a> = <a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.hasFnAttribute(<span class="stringliteral">&quot;amdgpu-calls&quot;</span>);</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160; </div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">bool</span> IsKernel = <a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a> == <a class="code" href="namespacellvm_1_1CallingConv.html#a5b166ae228ebbfdb96736d6022f3feeda27a385675142c462571165c839e41aa0">CallingConv::AMDGPU_KERNEL</a> ||</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;                        <a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a> == <a class="code" href="namespacellvm_1_1CallingConv.html#a5b166ae228ebbfdb96736d6022f3feeda9b5e79699935bf721647d44339701860">CallingConv::SPIR_KERNEL</a>;</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160; </div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;  <span class="keywordflow">if</span> (IsKernel) {</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.arg_empty() || <a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>.getImplicitArgNumBytes(<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>) != 0)</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;      KernargSegmentPtr = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;    WorkGroupIDX = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    WorkItemIDX = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a> == <a class="code" href="namespacellvm_1_1CallingConv.html#a5b166ae228ebbfdb96736d6022f3feeda91283117ce67ebdae50cc7730694d8f8">CallingConv::AMDGPU_PS</a>) {</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    PSInputAddr = <a class="code" href="namespacellvm_1_1AMDGPU.html#a7b581c7318ec95ec6176a880d45a6f62">AMDGPU::getInitialPSInputAddr</a>(<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>);</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  }</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160; </div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;  MayNeedAGPRs = <a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>.hasMAIInsts();</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160; </div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#ab37f1839fd82f8b84b7a2ca87b289c46">isEntryFunction</a>()) {</div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a> != <a class="code" href="namespacellvm_1_1CallingConv.html#a5b166ae228ebbfdb96736d6022f3feeda4f9824c54cfd32b3e38c01d5331f318b">CallingConv::AMDGPU_Gfx</a>)</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;      <a class="code" href="structllvm_1_1ArgInfo.html">ArgInfo</a> = <a class="code" href="classllvm_1_1AMDGPUArgumentUsageInfo.html#a391a33f74181fc1b077d729554d29f0e">AMDGPUArgumentUsageInfo::FixedABIFunctionInfo</a>;</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160; </div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    <span class="comment">// TODO: Pick a high register, and shift down, similar to a kernel.</span></div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    FrameOffsetReg = AMDGPU::SGPR33;</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    StackPtrOffsetReg = AMDGPU::SGPR32;</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160; </div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>.enableFlatScratch()) {</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;      <span class="comment">// Non-entry functions have no special inputs for now, other registers</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;      <span class="comment">// required for scratch access.</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;      ScratchRSrcReg = AMDGPU::SGPR0_SGPR1_SGPR2_SGPR3;</div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160; </div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;      <a class="code" href="structllvm_1_1ArgInfo.html">ArgInfo</a>.PrivateSegmentBuffer =</div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;        <a class="code" href="structllvm_1_1ArgDescriptor.html#a10eb8d8621e2a6987974d6367ad9e1aa">ArgDescriptor::createRegister</a>(ScratchRSrcReg);</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;    }</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160; </div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.hasFnAttribute(<span class="stringliteral">&quot;amdgpu-no-implicitarg-ptr&quot;</span>))</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;      ImplicitArgPtr = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    ImplicitArgPtr = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    <a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#a5b5bc726d50b57e9e82bfd02eecb7e91">MaxKernArgAlign</a> = <a class="code" href="namespacellvm.html#ab4d4bc901fedd8857f647dcc2c0d71de">std::max</a>(<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>.getAlignmentForImplicitArgPtr(),</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;                               <a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#a5b5bc726d50b57e9e82bfd02eecb7e91">MaxKernArgAlign</a>);</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160; </div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>.hasGFX90AInsts() &amp;&amp;</div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;        <a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>.getMaxNumVGPRs(<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>) &lt;= AMDGPU::VGPR_32RegClass.getNumRegs() &amp;&amp;</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;        !<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a70c3243c5660b3ce9919f72b07e12d1a">mayUseAGPRs</a>(<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>))</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;      MayNeedAGPRs = <span class="keyword">false</span>; <span class="comment">// We will select all MAI with VGPR operands.</span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  }</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160; </div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  <span class="keywordtype">bool</span> isAmdHsaOrMesa = <a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>.isAmdHsaOrMesa(<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>);</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;  <span class="keywordflow">if</span> (isAmdHsaOrMesa &amp;&amp; !<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>.enableFlatScratch())</div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    PrivateSegmentBuffer = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>.isMesaGfxShader(<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>))</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;    ImplicitBufferPtr = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160; </div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm_1_1AMDGPU.html#af9f05d3701d61f10054f263eec92da45">AMDGPU::isGraphics</a>(<a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>)) {</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    <span class="keywordflow">if</span> (IsKernel || !<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.hasFnAttribute(<span class="stringliteral">&quot;amdgpu-no-workgroup-id-x&quot;</span>))</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;      WorkGroupIDX = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160; </div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.hasFnAttribute(<span class="stringliteral">&quot;amdgpu-no-workgroup-id-y&quot;</span>))</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;      WorkGroupIDY = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160; </div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.hasFnAttribute(<span class="stringliteral">&quot;amdgpu-no-workgroup-id-z&quot;</span>))</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;      WorkGroupIDZ = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160; </div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    <span class="keywordflow">if</span> (IsKernel || !<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.hasFnAttribute(<span class="stringliteral">&quot;amdgpu-no-workitem-id-x&quot;</span>))</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;      WorkItemIDX = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160; </div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.hasFnAttribute(<span class="stringliteral">&quot;amdgpu-no-workitem-id-y&quot;</span>) &amp;&amp;</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;        <a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>.getMaxWorkitemID(<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>, 1) != 0)</div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;      WorkItemIDY = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160; </div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.hasFnAttribute(<span class="stringliteral">&quot;amdgpu-no-workitem-id-z&quot;</span>) &amp;&amp;</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;        <a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>.getMaxWorkitemID(<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>, 2) != 0)</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;      WorkItemIDZ = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160; </div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.hasFnAttribute(<span class="stringliteral">&quot;amdgpu-no-dispatch-ptr&quot;</span>))</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;      DispatchPtr = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160; </div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.hasFnAttribute(<span class="stringliteral">&quot;amdgpu-no-queue-ptr&quot;</span>))</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;      QueuePtr = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160; </div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.hasFnAttribute(<span class="stringliteral">&quot;amdgpu-no-dispatch-id&quot;</span>))</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;      DispatchID = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160; </div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    <span class="keywordflow">if</span> (!IsKernel &amp;&amp; !<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.hasFnAttribute(<span class="stringliteral">&quot;amdgpu-no-lds-kernel-id&quot;</span>))</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;      LDSKernelId = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;  }</div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160; </div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  <span class="comment">// FIXME: This attribute is a hack, we just need an analysis on the function</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  <span class="comment">// to look for allocas.</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  <span class="keywordtype">bool</span> HasStackObjects = <a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.hasFnAttribute(<span class="stringliteral">&quot;amdgpu-stack-objects&quot;</span>);</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160; </div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  <span class="comment">// TODO: This could be refined a lot. The attribute is a poor way of</span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  <span class="comment">// detecting calls or stack objects that may require it before argument</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  <span class="comment">// lowering.</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>.hasFlatAddressSpace() &amp;&amp; <a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#ab37f1839fd82f8b84b7a2ca87b289c46">isEntryFunction</a>() &amp;&amp;</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;      (isAmdHsaOrMesa || <a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>.enableFlatScratch()) &amp;&amp;</div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;      (<a class="code" href="AArch64InstrInfo_8cpp.html#ab0b0a572164f8fccd5474cb6babed129a4f2a846b62b36aa105ec3ddfd151a482">HasCalls</a> || HasStackObjects || <a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>.enableFlatScratch()) &amp;&amp;</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;      !<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>.flatScratchIsArchitected()) {</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    FlatScratchInit = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  }</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160; </div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#ab37f1839fd82f8b84b7a2ca87b289c46">isEntryFunction</a>()) {</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    <span class="comment">// X, XY, and XYZ are the only supported combinations, so make sure Y is</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    <span class="comment">// enabled if Z is.</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    <span class="keywordflow">if</span> (WorkItemIDZ)</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;      WorkItemIDY = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160; </div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>.flatScratchIsArchitected()) {</div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;      PrivateSegmentWaveByteOffset = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160; </div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;      <span class="comment">// HS and GS always have the scratch wave offset in SGPR5 on GFX9.</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>.getGeneration() &gt;= <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a27bbb8548ee933d0231565d6ed407307">AMDGPUSubtarget::GFX9</a> &amp;&amp;</div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;          (<a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a> == <a class="code" href="namespacellvm_1_1CallingConv.html#a5b166ae228ebbfdb96736d6022f3feeda5c0f66e45afd7c51f4ee51552d8fb606">CallingConv::AMDGPU_HS</a> || <a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a> == <a class="code" href="namespacellvm_1_1CallingConv.html#a5b166ae228ebbfdb96736d6022f3feeda6f08d1631b96043fe0201973d84e5539">CallingConv::AMDGPU_GS</a>))</div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;        <a class="code" href="structllvm_1_1ArgInfo.html">ArgInfo</a>.PrivateSegmentWaveByteOffset =</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;            <a class="code" href="structllvm_1_1ArgDescriptor.html#a10eb8d8621e2a6987974d6367ad9e1aa">ArgDescriptor::createRegister</a>(AMDGPU::SGPR5);</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    }</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  }</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160; </div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;  <a class="code" href="classllvm_1_1Attribute.html">Attribute</a> A = <a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.getFnAttribute(<span class="stringliteral">&quot;amdgpu-git-ptr-high&quot;</span>);</div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="lib_2Target_2ARM_2README_8txt.html#a1b45f45820a60c09244a87eb59824aec">S</a> = A.getValueAsString();</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="lib_2Target_2ARM_2README_8txt.html#a1b45f45820a60c09244a87eb59824aec">S</a>.empty())</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    <a class="code" href="lib_2Target_2ARM_2README_8txt.html#a1b45f45820a60c09244a87eb59824aec">S</a>.consumeInteger(0, GITPtrHigh);</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160; </div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  A = <a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.getFnAttribute(<span class="stringliteral">&quot;amdgpu-32bit-address-high-bits&quot;</span>);</div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  <a class="code" href="lib_2Target_2ARM_2README_8txt.html#a1b45f45820a60c09244a87eb59824aec">S</a> = A.getValueAsString();</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="lib_2Target_2ARM_2README_8txt.html#a1b45f45820a60c09244a87eb59824aec">S</a>.empty())</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    <a class="code" href="lib_2Target_2ARM_2README_8txt.html#a1b45f45820a60c09244a87eb59824aec">S</a>.consumeInteger(0, HighBitsOf32BitAddress);</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160; </div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  <span class="comment">// On GFX908, in order to guarantee copying between AGPRs, we need a scratch</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;  <span class="comment">// VGPR available at all times. For now, reserve highest available VGPR. After</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  <span class="comment">// RA, shift it to the lowest available unused VGPR if the one exist.</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>.hasMAIInsts() &amp;&amp; !<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>.hasGFX90AInsts()) {</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    VGPRForAGPRCopy =</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;        AMDGPU::VGPR_32RegClass.getRegister(<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>.getMaxNumVGPRs(<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>) - 1);</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;  }</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;}</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160; </div>
<div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#aa2bda992f9537c2e1e71b5f32be52ca0">  206</a></span>&#160;<a class="code" href="structllvm_1_1MachineFunctionInfo.html">MachineFunctionInfo</a> *<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#aa2bda992f9537c2e1e71b5f32be52ca0">SIMachineFunctionInfo::clone</a>(</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    <a class="code" href="classllvm_1_1BumpPtrAllocatorImpl.html">BumpPtrAllocator</a> &amp;<a class="code" href="RegAllocBasic_8cpp.html#ad5d00e1d77644d95847b9bf8da12b759">Allocator</a>, <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;DestMF,</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;MachineBasicBlock *, MachineBasicBlock *&gt;</a> &amp;Src2DstMBB)<span class="keyword"></span></div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="keyword">    const </span>{</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  <span class="keywordflow">return</span> DestMF.<a class="code" href="classllvm_1_1MachineFunction.html#a8033a325e3f12d6268ad5ae6aa093447">cloneInfo</a>&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;(*this);</div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;}</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160; </div>
<div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#adb6a722f44ce97ecb6dda56ba8d1ac4c">  213</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#adb6a722f44ce97ecb6dda56ba8d1ac4c">SIMachineFunctionInfo::limitOccupancy</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) {</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#adb6a722f44ce97ecb6dda56ba8d1ac4c">limitOccupancy</a>(<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a31ecea76a64e57b030ad7b2d1e7b226c">getMaxWavesPerEU</a>());</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&amp; <a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;  <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#adb6a722f44ce97ecb6dda56ba8d1ac4c">limitOccupancy</a>(<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>.getOccupancyWithLocalMemSize(<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#a1e2bde424bd7365a73971777ed20a7a8">getLDSSize</a>(),</div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;                 MF.<a class="code" href="classllvm_1_1MachineFunction.html#a4b21394c138cc5ae719510bb529ee099">getFunction</a>()));</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;}</div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160; </div>
<div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#abe9cb2c1e57e662992ae50574e1e0669">  220</a></span>&#160;<a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#abe9cb2c1e57e662992ae50574e1e0669">SIMachineFunctionInfo::addPrivateSegmentBuffer</a>(</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) {</div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  <a class="code" href="structllvm_1_1ArgInfo.html">ArgInfo</a>.PrivateSegmentBuffer =</div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    <a class="code" href="structllvm_1_1ArgDescriptor.html#a10eb8d8621e2a6987974d6367ad9e1aa">ArgDescriptor::createRegister</a>(<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>.<a class="code" href="classllvm_1_1TargetRegisterInfo.html#aa5aad3f9195b1fd331f449ce9a709da2">getMatchingSuperReg</a>(</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;    getNextUserSGPR(), AMDGPU::sub0, &amp;AMDGPU::SGPR_128RegClass));</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  NumUserSGPRs += 4;</div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1ArgInfo.html">ArgInfo</a>.PrivateSegmentBuffer.getRegister();</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;}</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160; </div>
<div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a20d6ce13e4dd56524b3f12e9e0f4e486">  229</a></span>&#160;<a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a20d6ce13e4dd56524b3f12e9e0f4e486">SIMachineFunctionInfo::addDispatchPtr</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) {</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  <a class="code" href="structllvm_1_1ArgInfo.html">ArgInfo</a>.DispatchPtr = <a class="code" href="structllvm_1_1ArgDescriptor.html#a10eb8d8621e2a6987974d6367ad9e1aa">ArgDescriptor::createRegister</a>(<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>.<a class="code" href="classllvm_1_1TargetRegisterInfo.html#aa5aad3f9195b1fd331f449ce9a709da2">getMatchingSuperReg</a>(</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    getNextUserSGPR(), AMDGPU::sub0, &amp;AMDGPU::SReg_64RegClass));</div>
<div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;  NumUserSGPRs += 2;</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1ArgInfo.html">ArgInfo</a>.DispatchPtr.getRegister();</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;}</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160; </div>
<div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a3cbc6457d84c432dea9eb6d83ac711fa">  236</a></span>&#160;<a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a3cbc6457d84c432dea9eb6d83ac711fa">SIMachineFunctionInfo::addQueuePtr</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) {</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;  <a class="code" href="structllvm_1_1ArgInfo.html">ArgInfo</a>.QueuePtr = <a class="code" href="structllvm_1_1ArgDescriptor.html#a10eb8d8621e2a6987974d6367ad9e1aa">ArgDescriptor::createRegister</a>(<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>.<a class="code" href="classllvm_1_1TargetRegisterInfo.html#aa5aad3f9195b1fd331f449ce9a709da2">getMatchingSuperReg</a>(</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;    getNextUserSGPR(), AMDGPU::sub0, &amp;AMDGPU::SReg_64RegClass));</div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  NumUserSGPRs += 2;</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1ArgInfo.html">ArgInfo</a>.QueuePtr.getRegister();</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;}</div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160; </div>
<div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a8e62f53d9286d3407be6644804a7629b">  243</a></span>&#160;<a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a8e62f53d9286d3407be6644804a7629b">SIMachineFunctionInfo::addKernargSegmentPtr</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) {</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  <a class="code" href="structllvm_1_1ArgInfo.html">ArgInfo</a>.KernargSegmentPtr</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;    = <a class="code" href="structllvm_1_1ArgDescriptor.html#a10eb8d8621e2a6987974d6367ad9e1aa">ArgDescriptor::createRegister</a>(<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>.<a class="code" href="classllvm_1_1TargetRegisterInfo.html#aa5aad3f9195b1fd331f449ce9a709da2">getMatchingSuperReg</a>(</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;    getNextUserSGPR(), AMDGPU::sub0, &amp;AMDGPU::SReg_64RegClass));</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;  NumUserSGPRs += 2;</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1ArgInfo.html">ArgInfo</a>.KernargSegmentPtr.getRegister();</div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;}</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160; </div>
<div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a8f7e4c04e50a907758b386c72881aeab">  251</a></span>&#160;<a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a8f7e4c04e50a907758b386c72881aeab">SIMachineFunctionInfo::addDispatchID</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) {</div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  <a class="code" href="structllvm_1_1ArgInfo.html">ArgInfo</a>.DispatchID = <a class="code" href="structllvm_1_1ArgDescriptor.html#a10eb8d8621e2a6987974d6367ad9e1aa">ArgDescriptor::createRegister</a>(<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>.<a class="code" href="classllvm_1_1TargetRegisterInfo.html#aa5aad3f9195b1fd331f449ce9a709da2">getMatchingSuperReg</a>(</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;    getNextUserSGPR(), AMDGPU::sub0, &amp;AMDGPU::SReg_64RegClass));</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;  NumUserSGPRs += 2;</div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1ArgInfo.html">ArgInfo</a>.DispatchID.getRegister();</div>
<div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;}</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160; </div>
<div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a2d8c2f895782d369f697943a12afc842">  258</a></span>&#160;<a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a2d8c2f895782d369f697943a12afc842">SIMachineFunctionInfo::addFlatScratchInit</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) {</div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  <a class="code" href="structllvm_1_1ArgInfo.html">ArgInfo</a>.FlatScratchInit = <a class="code" href="structllvm_1_1ArgDescriptor.html#a10eb8d8621e2a6987974d6367ad9e1aa">ArgDescriptor::createRegister</a>(<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>.<a class="code" href="classllvm_1_1TargetRegisterInfo.html#aa5aad3f9195b1fd331f449ce9a709da2">getMatchingSuperReg</a>(</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    getNextUserSGPR(), AMDGPU::sub0, &amp;AMDGPU::SReg_64RegClass));</div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;  NumUserSGPRs += 2;</div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1ArgInfo.html">ArgInfo</a>.FlatScratchInit.getRegister();</div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;}</div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160; </div>
<div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#ad11ce964b5bd5fa132b60b747c6da45b">  265</a></span>&#160;<a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ad11ce964b5bd5fa132b60b747c6da45b">SIMachineFunctionInfo::addImplicitBufferPtr</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) {</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;  <a class="code" href="structllvm_1_1ArgInfo.html">ArgInfo</a>.ImplicitBufferPtr = <a class="code" href="structllvm_1_1ArgDescriptor.html#a10eb8d8621e2a6987974d6367ad9e1aa">ArgDescriptor::createRegister</a>(<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>.<a class="code" href="classllvm_1_1TargetRegisterInfo.html#aa5aad3f9195b1fd331f449ce9a709da2">getMatchingSuperReg</a>(</div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    getNextUserSGPR(), AMDGPU::sub0, &amp;AMDGPU::SReg_64RegClass));</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;  NumUserSGPRs += 2;</div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1ArgInfo.html">ArgInfo</a>.ImplicitBufferPtr.getRegister();</div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;}</div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160; </div>
<div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a7df209bfd0caf887ea85b2f87deb1d23">  272</a></span>&#160;<a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a7df209bfd0caf887ea85b2f87deb1d23">SIMachineFunctionInfo::addLDSKernelId</a>() {</div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;  <a class="code" href="structllvm_1_1ArgInfo.html">ArgInfo</a>.LDSKernelId = <a class="code" href="structllvm_1_1ArgDescriptor.html#a10eb8d8621e2a6987974d6367ad9e1aa">ArgDescriptor::createRegister</a>(getNextUserSGPR());</div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  NumUserSGPRs += 1;</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="structllvm_1_1ArgInfo.html">ArgInfo</a>.LDSKernelId.getRegister();</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;}</div>
<div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160; </div>
<div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a1e0aa89e6577318443a666796f159a30">  278</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a1e0aa89e6577318443a666796f159a30">SIMachineFunctionInfo::allocateWWMSpill</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="code" href="classllvm_1_1Register.html">Register</a> VGPR,</div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;                                             <a class="code" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> Size, <a class="code" href="structllvm_1_1Align.html">Align</a> Alignment) {</div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;  <span class="comment">// Skip if it is an entry function or the register is already added.</span></div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#ab37f1839fd82f8b84b7a2ca87b289c46">isEntryFunction</a>() || WWMSpills.<a class="code" href="classllvm_1_1MapVector.html#a041e60c6f5f9841f3dc74921ea87bec2">count</a>(VGPR))</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;    <span class="keywordflow">return</span>;</div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160; </div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;  WWMSpills.<a class="code" href="classllvm_1_1MapVector.html#a9318649185cfc66ba4b4eb66d5968e00">insert</a>(std::make_pair(</div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;      VGPR, MF.<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>().<a class="code" href="classllvm_1_1MachineFrameInfo.html#a61960903871aa95a7161074c6f1eec8f">CreateSpillStackObject</a>(Size, Alignment)));</div>
<div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;}</div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160; </div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment">// Separate out the callee-saved and scratch registers.</span></div>
<div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a163357490841295cd9dd6e15e92e880c">  289</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a163357490841295cd9dd6e15e92e880c">SIMachineFunctionInfo::splitWWMSpillRegisters</a>(</div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;    <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;    <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt;std::pair&lt;Register, int&gt;&gt; &amp;CalleeSavedRegs,</div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;    <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt;std::pair&lt;Register, int&gt;&gt; &amp;ScratchRegs)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;  <span class="keyword">const</span> <a class="code" href="classuint16__t.html">MCPhysReg</a> *CSRegs = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>().<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8ae9c5d17b40aa7be0189dd4f12dc315">getCalleeSavedRegs</a>();</div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> : WWMSpills) {</div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a72f7c52597e0a6cfe819e722319c2981">isCalleeSavedReg</a>(CSRegs, <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>.first))</div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;      CalleeSavedRegs.push_back(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>);</div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;    <span class="keywordflow">else</span></div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;      ScratchRegs.push_back(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>);</div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;  }</div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;}</div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160; </div>
<div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a72f7c52597e0a6cfe819e722319c2981">  302</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a72f7c52597e0a6cfe819e722319c2981">SIMachineFunctionInfo::isCalleeSavedReg</a>(<span class="keyword">const</span> <a class="code" href="classuint16__t.html">MCPhysReg</a> *CSRegs,</div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;                                             <a class="code" href="classuint16__t.html">MCPhysReg</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0; CSRegs[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>]; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;    <span class="keywordflow">if</span> (CSRegs[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>] == <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>)</div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;  }</div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160; </div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;}</div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160; </div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="keywordtype">bool</span> SIMachineFunctionInfo::allocateVGPRForSGPRSpills(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;                                                      <span class="keywordtype">int</span> FI,</div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;                                                      <span class="keywordtype">unsigned</span> LaneIndex) {</div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = <a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>.getRegisterInfo();</div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> LaneVGPR;</div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;  <span class="keywordflow">if</span> (!LaneIndex) {</div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;    LaneVGPR = <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;findUnusedRegister(<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, &amp;AMDGPU::VGPR_32RegClass, MF);</div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;    <span class="keywordflow">if</span> (LaneVGPR == AMDGPU::NoRegister) {</div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;      <span class="comment">// We have no VGPRs left for spilling SGPRs. Reset because we will not</span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;      <span class="comment">// partially spill the SGPR to VGPRs.</span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;      SGPRSpillToVGPRLanes.erase(FI);</div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;    }</div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160; </div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;    SpillVGPRs.push_back(LaneVGPR);</div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;    <span class="comment">// Add this register as live-in to all blocks to avoid machine verifier</span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;    <span class="comment">// complaining about use of an undefined physical register.</span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="lib_2CodeGen_2README_8txt.html#a09776db24cf586ec9f1e18f3bae14099">BB</a> : MF)</div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;      <a class="code" href="lib_2CodeGen_2README_8txt.html#a09776db24cf586ec9f1e18f3bae14099">BB</a>.addLiveIn(LaneVGPR);</div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;    LaneVGPR = SpillVGPRs.back();</div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;  }</div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160; </div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;  SGPRSpillToVGPRLanes[FI].push_back(</div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;      <a class="code" href="structllvm_1_1SIRegisterInfo_1_1SpilledReg.html">SIRegisterInfo::SpilledReg</a>(LaneVGPR, LaneIndex));</div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;}</div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160; </div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="keywordtype">bool</span> SIMachineFunctionInfo::allocateVGPRForPrologEpilogSGPRSpills(</div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;    <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <span class="keywordtype">int</span> FI, <span class="keywordtype">unsigned</span> LaneIndex) {</div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = <a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>.getRegisterInfo();</div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> LaneVGPR;</div>
<div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;  <span class="keywordflow">if</span> (!LaneIndex) {</div>
<div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;    LaneVGPR = <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;findUnusedRegister(<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, &amp;AMDGPU::VGPR_32RegClass, MF);</div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;    <span class="keywordflow">if</span> (LaneVGPR == AMDGPU::NoRegister) {</div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;      <span class="comment">// We have no VGPRs left for spilling SGPRs. Reset because we will not</span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;      <span class="comment">// partially spill the SGPR to VGPRs.</span></div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;      PrologEpilogSGPRSpillToVGPRLanes.erase(FI);</div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;    }</div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160; </div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;    <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a1e0aa89e6577318443a666796f159a30">allocateWWMSpill</a>(MF, LaneVGPR);</div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;    LaneVGPR = WWMSpills.<a class="code" href="classllvm_1_1MapVector.html#a6677dd3d0c4984d40f17b7288f92cd48">back</a>().first;</div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;  }</div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160; </div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;  PrologEpilogSGPRSpillToVGPRLanes[FI].push_back(</div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;      <a class="code" href="structllvm_1_1SIRegisterInfo_1_1SpilledReg.html">SIRegisterInfo::SpilledReg</a>(LaneVGPR, LaneIndex));</div>
<div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;}</div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160; </div>
<div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a4ee548bc9124015223cb51a3d771a1d7">  367</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a4ee548bc9124015223cb51a3d771a1d7">SIMachineFunctionInfo::allocateSGPRSpillToVGPRLane</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;                                                        <span class="keywordtype">int</span> FI,</div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;                                                        <span class="keywordtype">bool</span> IsPrologEpilog) {</div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;  std::vector&lt;SIRegisterInfo::SpilledReg&gt; &amp;SpillLanes =</div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;      IsPrologEpilog ? PrologEpilogSGPRSpillToVGPRLanes[FI]</div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;                     : SGPRSpillToVGPRLanes[FI];</div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160; </div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;  <span class="comment">// This has already been allocated.</span></div>
<div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;  <span class="keywordflow">if</span> (!SpillLanes.empty())</div>
<div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160; </div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;  <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;FrameInfo = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>();</div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;  <span class="keywordtype">unsigned</span> WaveSize = <a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>.getWavefrontSize();</div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160; </div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;  <span class="keywordtype">unsigned</span> Size = FrameInfo.getObjectSize(FI);</div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;  <span class="keywordtype">unsigned</span> NumLanes = Size / 4;</div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160; </div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;  <span class="keywordflow">if</span> (NumLanes &gt; WaveSize)</div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160; </div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Size &gt;= 4 &amp;&amp; <span class="stringliteral">&quot;invalid sgpr spill size&quot;</span>);</div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>.getRegisterInfo()-&gt;spillSGPRToVGPR() &amp;&amp;</div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;         <span class="stringliteral">&quot;not spilling SGPRs to VGPRs&quot;</span>);</div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160; </div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;  <span class="keywordtype">unsigned</span> &amp;NumSpillLanes =</div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;      IsPrologEpilog ? NumVGPRPrologEpilogSpillLanes : NumVGPRSpillLanes;</div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160; </div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; NumLanes; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, ++NumSpillLanes) {</div>
<div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;    <span class="keywordtype">unsigned</span> LaneIndex = (NumSpillLanes % WaveSize);</div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160; </div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;    <span class="keywordtype">bool</span> Allocated =</div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;        IsPrologEpilog</div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;            ? allocateVGPRForPrologEpilogSGPRSpills(MF, FI, LaneIndex)</div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;            : allocateVGPRForSGPRSpills(MF, FI, LaneIndex);</div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;    <span class="keywordflow">if</span> (!Allocated) {</div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;      NumSpillLanes -= <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;    }</div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;  }</div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160; </div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;}</div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="comment">/// Reserve AGPRs or VGPRs to support spilling for FrameIndex \p FI.</span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="comment">/// Either AGPR is spilled to VGPR to vice versa.</span></div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="comment">/// Returns true if a \p FI can be eliminated completely.</span></div>
<div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a592045324d9ab5a208ce36932f3a7c2d">  414</a></span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a592045324d9ab5a208ce36932f3a7c2d">SIMachineFunctionInfo::allocateVGPRSpillToAGPR</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;                                                    <span class="keywordtype">int</span> FI,</div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;                                                    <span class="keywordtype">bool</span> isAGPRtoVGPR) {</div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;  <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;  <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;FrameInfo = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>();</div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a> =  MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div>
<div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160; </div>
<div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>.hasMAIInsts() &amp;&amp; FrameInfo.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a91b0115deec3489d7e082a4a13f022ff">isSpillSlotObjectIndex</a>(FI));</div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160; </div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;  <span class="keyword">auto</span> &amp;Spill = VGPRToAGPRSpills[FI];</div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160; </div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;  <span class="comment">// This has already been allocated.</span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;  <span class="keywordflow">if</span> (!Spill.Lanes.empty())</div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;    <span class="keywordflow">return</span> Spill.FullyAllocated;</div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160; </div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;  <span class="keywordtype">unsigned</span> Size = FrameInfo.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a9284fd53296d2a2f8ae654d000971000">getObjectSize</a>(FI);</div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;  <span class="keywordtype">unsigned</span> NumLanes = Size / 4;</div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;  Spill.Lanes.resize(NumLanes, AMDGPU::NoRegister);</div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160; </div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC =</div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;      isAGPRtoVGPR ? AMDGPU::VGPR_32RegClass : AMDGPU::AGPR_32RegClass;</div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;  <span class="keyword">auto</span> Regs = RC.<a class="code" href="classllvm_1_1TargetRegisterClass.html#af1cac137734c6a529d531d011a32e9f6">getRegisters</a>();</div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160; </div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;  <span class="keyword">auto</span> &amp;SpillRegs = isAGPRtoVGPR ? SpillAGPR : SpillVGPR;</div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a> = <a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>.getRegisterInfo();</div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;  Spill.FullyAllocated = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160; </div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;  <span class="comment">// FIXME: Move allocation logic out of MachineFunctionInfo and initialize</span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;  <span class="comment">// once.</span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;  <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> OtherUsedRegs;</div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;  OtherUsedRegs.<a class="code" href="classllvm_1_1BitVector.html#a32859a24aa7a3be269855b989d92a4b4">resize</a>(<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#af946f316ed42f8b5eb99735a3b587ab5">getNumRegs</a>());</div>
<div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160; </div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;  <span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *CSRMask =</div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;      <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a3ccbcb69944accbce1daa9f0f77ce915">getCallPreservedMask</a>(MF, MF.<a class="code" href="classllvm_1_1MachineFunction.html#a4b21394c138cc5ae719510bb529ee099">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">getCallingConv</a>());</div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;  <span class="keywordflow">if</span> (CSRMask)</div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;    OtherUsedRegs.<a class="code" href="classllvm_1_1BitVector.html#a70087136d08e0945efab3c947b5e89c7">setBitsInMask</a>(CSRMask);</div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160; </div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;  <span class="comment">// TODO: Should include register tuples, but doesn&#39;t matter with current</span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;  <span class="comment">// usage.</span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classuint16__t.html">MCPhysReg</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> : SpillAGPR)</div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;    OtherUsedRegs.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>);</div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classuint16__t.html">MCPhysReg</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> : SpillVGPR)</div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;    OtherUsedRegs.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>);</div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160; </div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;  <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCPhysReg&gt;::const_iterator</a> NextSpillReg = Regs.begin();</div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = NumLanes - 1; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &gt;= 0; --<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;    NextSpillReg = <a class="code" href="namespacellvm.html#ac78c09ae232b2ce188ff590d51e3c268">std::find_if</a>(</div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;        NextSpillReg, Regs.end(), [&amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, &amp;OtherUsedRegs](<a class="code" href="classuint16__t.html">MCPhysReg</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>) {</div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;          return MRI.isAllocatable(Reg) &amp;&amp; !MRI.isPhysRegUsed(Reg) &amp;&amp;</div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;                 !OtherUsedRegs[Reg];</div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;        });</div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160; </div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;    <span class="keywordflow">if</span> (NextSpillReg == Regs.end()) { <span class="comment">// Registers exhausted</span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;      Spill.FullyAllocated = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;      <span class="keywordflow">break</span>;</div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;    }</div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160; </div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;    OtherUsedRegs.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(*NextSpillReg);</div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;    SpillRegs.<a class="code" href="classllvm_1_1BitVector.html#a78fbaa7c0fb39fae884cc54feb8c67da">push_back</a>(*NextSpillReg);</div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;    <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ab490792bb2387856aeb83267a1bd55d2">reserveReg</a>(*NextSpillReg, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;    Spill.Lanes[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>] = *NextSpillReg++;</div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;  }</div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160; </div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;  <span class="keywordflow">return</span> Spill.FullyAllocated;</div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;}</div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160; </div>
<div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a97509f8c54ec54df287f62902fd2c472">  480</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a97509f8c54ec54df287f62902fd2c472">SIMachineFunctionInfo::removeDeadFrameIndices</a>(</div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;    <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI, <span class="keywordtype">bool</span> ResetSGPRSpillStackIDs) {</div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;  <span class="comment">// Remove dead frame indices from function frame. And also make sure to remove</span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;  <span class="comment">// the frame indices from `SGPRSpillToVGPRLanes` data structure, otherwise, it</span></div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;  <span class="comment">// could result in an unexpected side effect and bug, in case of any</span></div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;  <span class="comment">// re-mapping of freed frame indices by later pass(es) like &quot;stack slot</span></div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;  <span class="comment">// coloring&quot;.</span></div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;R : <a class="code" href="namespacellvm.html#a8154638df88e4eaa568b67b23d463dac">make_early_inc_range</a>(SGPRSpillToVGPRLanes)) {</div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;    MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#ab356eaffcc04362671e727900a65ac52">RemoveStackObject</a>(R.first);</div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;    SGPRSpillToVGPRLanes.erase(R.first);</div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;  }</div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160; </div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;  <span class="keywordtype">bool</span> HaveSGPRToMemory = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160; </div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;  <span class="keywordflow">if</span> (ResetSGPRSpillStackIDs) {</div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;    <span class="comment">// All other SGPRs must be allocated on the default stack, so reset the</span></div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;    <span class="comment">// stack ID.</span></div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#ae70474766f2a88bab5b2b77bcb22212b">getObjectIndexBegin</a>(), <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#ac51e2d34abb79b72afef355fac525c76">getObjectIndexEnd</a>(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>;</div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;         ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;      <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ab645604fac76bda3ad0467cb303accc0">checkIndexInPrologEpilogSGPRSpills</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)) {</div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;        <span class="keywordflow">if</span> (MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#ad718aae0ce2a188fa35cb2781024ffc0">getStackID</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) == <a class="code" href="namespacellvm_1_1TargetStackID.html#a71392100eb15ba746b1f898986f5d8a5a29a8016e50342e4598b3cb8a6601694f">TargetStackID::SGPRSpill</a>) {</div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;          MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a6ba514594eb802f087046edbe201f8f4">setStackID</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code" href="namespacellvm_1_1TargetStackID.html#a71392100eb15ba746b1f898986f5d8a5af2af9eb94ff1bc08308bc738d744ee85">TargetStackID::Default</a>);</div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;          HaveSGPRToMemory = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;        }</div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;      }</div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;    }</div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;  }</div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160; </div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;R : VGPRToAGPRSpills) {</div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;    <span class="keywordflow">if</span> (R.second.IsDead)</div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;      MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#ab356eaffcc04362671e727900a65ac52">RemoveStackObject</a>(R.first);</div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;  }</div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160; </div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;  <span class="keywordflow">return</span> HaveSGPRToMemory;</div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;}</div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160; </div>
<div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a3b564776c915bd764fdcaa5e36525953">  516</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a3b564776c915bd764fdcaa5e36525953">SIMachineFunctionInfo::getScavengeFI</a>(<a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI,</div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) {</div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;  <span class="keywordflow">if</span> (ScavengeFI)</div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;    <span class="keywordflow">return</span> *ScavengeFI;</div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#ab37f1839fd82f8b84b7a2ca87b289c46">isEntryFunction</a>()) {</div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;    ScavengeFI = MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a03cf34252938b54f7e86c736f9fd7dc1">CreateFixedObject</a>(</div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;        <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>.<a class="code" href="classllvm_1_1TargetRegisterInfo.html#ad0e6256f93a13938e8e59828d5677e32">getSpillSize</a>(AMDGPU::SGPR_32RegClass), 0, <span class="keyword">false</span>);</div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;    ScavengeFI = MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a1ae307f415a8989475e3f7ddd6eefc8b">CreateStackObject</a>(</div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;        <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>.<a class="code" href="classllvm_1_1TargetRegisterInfo.html#ad0e6256f93a13938e8e59828d5677e32">getSpillSize</a>(AMDGPU::SGPR_32RegClass),</div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;        <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>.<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a87fa290ccfe9e8742e51e2ddb20f3754">getSpillAlign</a>(AMDGPU::SGPR_32RegClass), <span class="keyword">false</span>);</div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;  }</div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;  <span class="keywordflow">return</span> *ScavengeFI;</div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;}</div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160; </div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<a class="code" href="classuint16__t.html">MCPhysReg</a> SIMachineFunctionInfo::getNextUserSGPR()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(NumSystemSGPRs == 0 &amp;&amp; <span class="stringliteral">&quot;System SGPRs must be added after user SGPRs&quot;</span>);</div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;  <span class="keywordflow">return</span> AMDGPU::SGPR0 + NumUserSGPRs;</div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;}</div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160; </div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<a class="code" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> SIMachineFunctionInfo::getNextSystemSGPR()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;  <span class="keywordflow">return</span> AMDGPU::SGPR0 + NumUserSGPRs + NumSystemSGPRs;</div>
<div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;}</div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160; </div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<a class="code" href="classllvm_1_1Register.html">Register</a></div>
<div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a565000e767f6a2f5381abbb683853bbe">  541</a></span>&#160;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a565000e767f6a2f5381abbb683853bbe">SIMachineFunctionInfo::getGITPtrLoReg</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>.isAmdPalOS())</div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1Register.html">Register</a>();</div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> GitPtrLo = AMDGPU::SGPR0; <span class="comment">// Low GIT address passed in</span></div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>.hasMergedShaders()) {</div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;    <span class="keywordflow">switch</span> (MF.<a class="code" href="classllvm_1_1MachineFunction.html#a4b21394c138cc5ae719510bb529ee099">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">getCallingConv</a>()) {</div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a5b166ae228ebbfdb96736d6022f3feeda5c0f66e45afd7c51f4ee51552d8fb606">CallingConv::AMDGPU_HS</a>:</div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1CallingConv.html#a5b166ae228ebbfdb96736d6022f3feeda6f08d1631b96043fe0201973d84e5539">CallingConv::AMDGPU_GS</a>:</div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;      <span class="comment">// Low GIT address is passed in s8 rather than s0 for an LS+HS or</span></div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;      <span class="comment">// ES+GS merged shader on gfx9+.</span></div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;      GitPtrLo = AMDGPU::SGPR8;</div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;      <span class="keywordflow">return</span> GitPtrLo;</div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;    <span class="keywordflow">default</span>:</div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;      <span class="keywordflow">return</span> GitPtrLo;</div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;    }</div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;  }</div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;  <span class="keywordflow">return</span> GitPtrLo;</div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;}</div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160; </div>
<div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="SIMachineFunctionInfo_8cpp.html#ac18edb1d91090c7614b8fcd4dc45d532">  561</a></span>&#160;<span class="keyword">static</span> <a class="code" href="structllvm_1_1yaml_1_1StringValue.html">yaml::StringValue</a> <a class="code" href="SIMachineFunctionInfo_8cpp.html#ac18edb1d91090c7614b8fcd4dc45d532">regToString</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>,</div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) {</div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;  <a class="code" href="structllvm_1_1yaml_1_1StringValue.html">yaml::StringValue</a> Dest;</div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;  {</div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;    <a class="code" href="classllvm_1_1raw__string__ostream.html">raw_string_ostream</a> <a class="code" href="SampleProfWriter_8cpp.html#ac5f3689931c7238da06ba00cf1002c62">OS</a>(Dest.<a class="code" href="structllvm_1_1yaml_1_1StringValue.html#a7b5941aef995e9272fb38c7b69fbb6e4">Value</a>);</div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;    <a class="code" href="SampleProfWriter_8cpp.html#ac5f3689931c7238da06ba00cf1002c62">OS</a> &lt;&lt; <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;  }</div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;  <span class="keywordflow">return</span> Dest;</div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;}</div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160; </div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="keyword">static</span> std::optional&lt;yaml::SIArgumentInfo&gt;</div>
<div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="SIMachineFunctionInfo_8cpp.html#a025033f5c0265d352fedaa25e37f6fe2">  572</a></span>&#160;<a class="code" href="SIMachineFunctionInfo_8cpp.html#a025033f5c0265d352fedaa25e37f6fe2">convertArgumentInfo</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPUFunctionArgInfo.html">AMDGPUFunctionArgInfo</a> &amp;<a class="code" href="structllvm_1_1ArgInfo.html">ArgInfo</a>,</div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) {</div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;  <a class="code" href="structllvm_1_1yaml_1_1SIArgumentInfo.html">yaml::SIArgumentInfo</a> AI;</div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160; </div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;  <span class="keyword">auto</span> convertArg = [&amp;](std::optional&lt;yaml::SIArgument&gt; &amp;A,</div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;                        <span class="keyword">const</span> <a class="code" href="structllvm_1_1ArgDescriptor.html">ArgDescriptor</a> &amp;<a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>) {</div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>)</div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160; </div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;    <span class="comment">// Create a register or stack argument.</span></div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;    <a class="code" href="structllvm_1_1yaml_1_1SIArgument.html">yaml::SIArgument</a> SA = <a class="code" href="structllvm_1_1yaml_1_1SIArgument.html#ad8ac06219747f8ed558a3d748f604a9a">yaml::SIArgument::createArgument</a>(<a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>.isRegister());</div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>.isRegister()) {</div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;      <a class="code" href="classllvm_1_1raw__string__ostream.html">raw_string_ostream</a> <a class="code" href="SampleProfWriter_8cpp.html#ac5f3689931c7238da06ba00cf1002c62">OS</a>(SA.<a class="code" href="structllvm_1_1yaml_1_1SIArgument.html#a98359a94cdeab1caf05848042302ecfc">RegisterName</a>.<a class="code" href="structllvm_1_1yaml_1_1StringValue.html#a7b5941aef995e9272fb38c7b69fbb6e4">Value</a>);</div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;      <a class="code" href="SampleProfWriter_8cpp.html#ac5f3689931c7238da06ba00cf1002c62">OS</a> &lt;&lt; <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(<a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>.getRegister(), &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;    } <span class="keywordflow">else</span></div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;      SA.<a class="code" href="structllvm_1_1yaml_1_1SIArgument.html#a5612812addaf08457c9dd5f13497f7da">StackOffset</a> = <a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>.getStackOffset();</div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;    <span class="comment">// Check and update the optional mask.</span></div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>.isMasked())</div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;      SA.<a class="code" href="structllvm_1_1yaml_1_1SIArgument.html#a61a423bbf703639b5544f79020749b97">Mask</a> = <a class="code" href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a>.getMask();</div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160; </div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;    A = SA;</div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;  };</div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160; </div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1Any.html">Any</a> = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;  <a class="code" href="classllvm_1_1Any.html">Any</a> |= convertArg(AI.<a class="code" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#ae4215850b2039396d9d74fbff0338c73">PrivateSegmentBuffer</a>, <a class="code" href="structllvm_1_1ArgInfo.html">ArgInfo</a>.PrivateSegmentBuffer);</div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;  <a class="code" href="classllvm_1_1Any.html">Any</a> |= convertArg(AI.<a class="code" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a51a96ea8e2bce5933cefe7036c1bbfb8">DispatchPtr</a>, <a class="code" href="structllvm_1_1ArgInfo.html">ArgInfo</a>.DispatchPtr);</div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;  <a class="code" href="classllvm_1_1Any.html">Any</a> |= convertArg(AI.<a class="code" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a803d6f6f03b46f9c067d597646038fe2">QueuePtr</a>, <a class="code" href="structllvm_1_1ArgInfo.html">ArgInfo</a>.QueuePtr);</div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;  <a class="code" href="classllvm_1_1Any.html">Any</a> |= convertArg(AI.<a class="code" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#ad8363f7760da238bb3cfdfac8c6c4b1e">KernargSegmentPtr</a>, <a class="code" href="structllvm_1_1ArgInfo.html">ArgInfo</a>.KernargSegmentPtr);</div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;  <a class="code" href="classllvm_1_1Any.html">Any</a> |= convertArg(AI.<a class="code" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a5d66404dbaa77294b81fb71ab6e9f2fa">DispatchID</a>, <a class="code" href="structllvm_1_1ArgInfo.html">ArgInfo</a>.DispatchID);</div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;  <a class="code" href="classllvm_1_1Any.html">Any</a> |= convertArg(AI.<a class="code" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a4af476884b5c20aff875bfd795311a82">FlatScratchInit</a>, <a class="code" href="structllvm_1_1ArgInfo.html">ArgInfo</a>.FlatScratchInit);</div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;  <a class="code" href="classllvm_1_1Any.html">Any</a> |= convertArg(AI.<a class="code" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a98bcda097f96f762a3434c7af027a28f">LDSKernelId</a>, <a class="code" href="structllvm_1_1ArgInfo.html">ArgInfo</a>.LDSKernelId);</div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;  <a class="code" href="classllvm_1_1Any.html">Any</a> |= convertArg(AI.<a class="code" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#ae416904af24a6e327a9753d56fe823df">PrivateSegmentSize</a>, <a class="code" href="structllvm_1_1ArgInfo.html">ArgInfo</a>.PrivateSegmentSize);</div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;  <a class="code" href="classllvm_1_1Any.html">Any</a> |= convertArg(AI.<a class="code" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a6970047063845d652bfefd629aa9fcd7">WorkGroupIDX</a>, <a class="code" href="structllvm_1_1ArgInfo.html">ArgInfo</a>.WorkGroupIDX);</div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;  <a class="code" href="classllvm_1_1Any.html">Any</a> |= convertArg(AI.<a class="code" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a307994d74df71358c89e0cfde00bbfa6">WorkGroupIDY</a>, <a class="code" href="structllvm_1_1ArgInfo.html">ArgInfo</a>.WorkGroupIDY);</div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;  <a class="code" href="classllvm_1_1Any.html">Any</a> |= convertArg(AI.<a class="code" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#af6104f43042e18823465bd004224f4c0">WorkGroupIDZ</a>, <a class="code" href="structllvm_1_1ArgInfo.html">ArgInfo</a>.WorkGroupIDZ);</div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;  <a class="code" href="classllvm_1_1Any.html">Any</a> |= convertArg(AI.<a class="code" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a88cb82a772743739bbd017585a6f1a73">WorkGroupInfo</a>, <a class="code" href="structllvm_1_1ArgInfo.html">ArgInfo</a>.WorkGroupInfo);</div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;  <a class="code" href="classllvm_1_1Any.html">Any</a> |= convertArg(AI.<a class="code" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a15a48fa21d3f8f742377af427cf0ee5b">PrivateSegmentWaveByteOffset</a>,</div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;                    <a class="code" href="structllvm_1_1ArgInfo.html">ArgInfo</a>.PrivateSegmentWaveByteOffset);</div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;  <a class="code" href="classllvm_1_1Any.html">Any</a> |= convertArg(AI.<a class="code" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a73c408dbdc8c66c16cf4470ed757dc0d">ImplicitArgPtr</a>, <a class="code" href="structllvm_1_1ArgInfo.html">ArgInfo</a>.ImplicitArgPtr);</div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;  <a class="code" href="classllvm_1_1Any.html">Any</a> |= convertArg(AI.<a class="code" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a9e9e627cbc58f005c9700fad6dba44c8">ImplicitBufferPtr</a>, <a class="code" href="structllvm_1_1ArgInfo.html">ArgInfo</a>.ImplicitBufferPtr);</div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;  <a class="code" href="classllvm_1_1Any.html">Any</a> |= convertArg(AI.<a class="code" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#ad4a62c3bd12c696f954f911be1203a20">WorkItemIDX</a>, <a class="code" href="structllvm_1_1ArgInfo.html">ArgInfo</a>.WorkItemIDX);</div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;  <a class="code" href="classllvm_1_1Any.html">Any</a> |= convertArg(AI.<a class="code" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a5ee4ff91ef2a74105cd4d7ae4a241f9b">WorkItemIDY</a>, <a class="code" href="structllvm_1_1ArgInfo.html">ArgInfo</a>.WorkItemIDY);</div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;  <a class="code" href="classllvm_1_1Any.html">Any</a> |= convertArg(AI.<a class="code" href="structllvm_1_1yaml_1_1SIArgumentInfo.html#ae10fad23e7a89515721e9dd05fd398df">WorkItemIDZ</a>, <a class="code" href="structllvm_1_1ArgInfo.html">ArgInfo</a>.WorkItemIDZ);</div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160; </div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Any.html">Any</a>)</div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;    <span class="keywordflow">return</span> AI;</div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160; </div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;  <span class="keywordflow">return</span> std::nullopt;</div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;}</div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160; </div>
<div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a80f6630b845109786f0840f4b15737f9">  623</a></span>&#160;<a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a801175ec17220ad7c2f309838f0a50d9">yaml::SIMachineFunctionInfo::SIMachineFunctionInfo</a>(</div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">llvm::SIMachineFunctionInfo</a> &amp;MFI, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a> &amp;MF)</div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;    : ExplicitKernArgSize(MFI.getExplicitKernArgSize()),</div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;      MaxKernArgAlign(MFI.getMaxKernArgAlign()), LDSSize(MFI.getLDSSize()),</div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;      GDSSize(MFI.getGDSSize()),</div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;      DynLDSAlign(MFI.getDynLDSAlign()), IsEntryFunction(MFI.isEntryFunction()),</div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;      NoSignedZerosFPMath(MFI.hasNoSignedZerosFPMath()),</div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;      MemoryBound(MFI.isMemoryBound()), WaveLimiter(MFI.needsWaveLimiter()),</div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;      HasSpilledSGPRs(MFI.hasSpilledSGPRs()),</div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;      HasSpilledVGPRs(MFI.hasSpilledVGPRs()),</div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;      HighBitsOf32BitAddress(MFI.get32BitAddressHighBits()),</div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;      Occupancy(MFI.getOccupancy()),</div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;      ScratchRSrcReg(<a class="code" href="SIMachineFunctionInfo_8cpp.html#ac18edb1d91090c7614b8fcd4dc45d532">regToString</a>(MFI.getScratchRSrcReg(), <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)),</div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;      FrameOffsetReg(<a class="code" href="SIMachineFunctionInfo_8cpp.html#ac18edb1d91090c7614b8fcd4dc45d532">regToString</a>(MFI.getFrameOffsetReg(), <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)),</div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;      StackPtrOffsetReg(<a class="code" href="SIMachineFunctionInfo_8cpp.html#ac18edb1d91090c7614b8fcd4dc45d532">regToString</a>(MFI.getStackPtrOffsetReg(), <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)),</div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;      BytesInStackArgArea(MFI.getBytesInStackArgArea()),</div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;      ReturnsVoid(MFI.returnsVoid()),</div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;      <a class="code" href="structllvm_1_1ArgInfo.html">ArgInfo</a>(<a class="code" href="SIMachineFunctionInfo_8cpp.html#a025033f5c0265d352fedaa25e37f6fe2">convertArgumentInfo</a>(MFI.getArgInfo(), <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)), <a class="code" href="SIWholeQuadMode_8cpp.html#a0c198437833c48138f49e3589bd08773">Mode</a>(MFI.getMode()) {</div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> : MFI.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a2662e311932031aa8e2e34b948cf3d42">getWWMReservedRegs</a>())</div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;    <a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a2e7d99cf6836e2e91f35895642a4772b">WWMReservedRegs</a>.push_back(<a class="code" href="SIMachineFunctionInfo_8cpp.html#ac18edb1d91090c7614b8fcd4dc45d532">regToString</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>, <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>));</div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160; </div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;  <span class="keywordflow">if</span> (MFI.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a7f30f9a28894281de1c9f3d039eaa75f">getVGPRForAGPRCopy</a>())</div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;    <a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#adc4e12fe2a000305ad25837db0d188f5">VGPRForAGPRCopy</a> = <a class="code" href="SIMachineFunctionInfo_8cpp.html#ac18edb1d91090c7614b8fcd4dc45d532">regToString</a>(MFI.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a7f30f9a28894281de1c9f3d039eaa75f">getVGPRForAGPRCopy</a>(), <a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>);</div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;  <span class="keyword">auto</span> SFI = MFI.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a2e26f63dd33ac9e10bb469a5479cebe5">getOptionalScavengeFI</a>();</div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;  <span class="keywordflow">if</span> (SFI)</div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;    <a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#af3b0a37d098278019f07649dc270bb02">ScavengeFI</a> = <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">yaml::FrameIndex</a>(*SFI, MF.<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>());</div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;}</div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160; </div>
<div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#aa8c34767559d35589eac9a47ffbe217d">  652</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#aa8c34767559d35589eac9a47ffbe217d">yaml::SIMachineFunctionInfo::mappingImpl</a>(yaml::IO &amp;<a class="code" href="ELFYAML_8cpp.html#a6758b75613367d766fc135ce2085a4eb">YamlIO</a>) {</div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;  <a class="code" href="structllvm_1_1yaml_1_1MappingTraits.html">MappingTraits&lt;SIMachineFunctionInfo&gt;::mapping</a>(<a class="code" href="ELFYAML_8cpp.html#a6758b75613367d766fc135ce2085a4eb">YamlIO</a>, *<span class="keyword">this</span>);</div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;}</div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160; </div>
<div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a06cda8485133e5602199f315fd0c304e">  656</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a06cda8485133e5602199f315fd0c304e">SIMachineFunctionInfo::initializeBaseYamlFields</a>(</div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;    <span class="keyword">const</span> <a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html">yaml::SIMachineFunctionInfo</a> &amp;YamlMFI, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;    <a class="code" href="structllvm_1_1PerFunctionMIParsingState.html">PerFunctionMIParsingState</a> &amp;PFS, <a class="code" href="classllvm_1_1SMDiagnostic.html">SMDiagnostic</a> &amp;<a class="code" href="classllvm_1_1Error.html">Error</a>, <a class="code" href="classllvm_1_1SMRange.html">SMRange</a> &amp;SourceRange) {</div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;  <a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a8888b91100f58ca964bebf56c5f7250a">ExplicitKernArgSize</a> = YamlMFI.<a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a8888b91100f58ca964bebf56c5f7250a">ExplicitKernArgSize</a>;</div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;  <a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a74959e0e9a215d043a54ab005c63d1a0">MaxKernArgAlign</a> = YamlMFI.<a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a74959e0e9a215d043a54ab005c63d1a0">MaxKernArgAlign</a>;</div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;  <a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a8a016a817ed7bffc76e08a31542f4a02">LDSSize</a> = YamlMFI.<a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a8a016a817ed7bffc76e08a31542f4a02">LDSSize</a>;</div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;  <a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a58c4552ea5abaeade68a9eed8f2a2bec">GDSSize</a> = YamlMFI.<a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a58c4552ea5abaeade68a9eed8f2a2bec">GDSSize</a>;</div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;  <a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a2ce6322058842a2f550cdece7f45a460">DynLDSAlign</a> = YamlMFI.<a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a2ce6322058842a2f550cdece7f45a460">DynLDSAlign</a>;</div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;  <a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a474d30e4754bc67ab1d1e8965549175f">HighBitsOf32BitAddress</a> = YamlMFI.<a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a474d30e4754bc67ab1d1e8965549175f">HighBitsOf32BitAddress</a>;</div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;  <a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a6c09f1ebbd201f3dabed263f9247b72b">Occupancy</a> = YamlMFI.<a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a6c09f1ebbd201f3dabed263f9247b72b">Occupancy</a>;</div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;  <a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#abcf97495a98d0664ad5d57a3c99d00e0">IsEntryFunction</a> = YamlMFI.<a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#abcf97495a98d0664ad5d57a3c99d00e0">IsEntryFunction</a>;</div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;  <a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#ab940a796f6bef2ca14da9145fd48cbd2">NoSignedZerosFPMath</a> = YamlMFI.<a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#ab940a796f6bef2ca14da9145fd48cbd2">NoSignedZerosFPMath</a>;</div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;  <a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a5a54cebc219a0ce5b9b3b01976f11c91">MemoryBound</a> = YamlMFI.<a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a5a54cebc219a0ce5b9b3b01976f11c91">MemoryBound</a>;</div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;  <a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a8ac7d3705f692ab4c299ae91d0573836">WaveLimiter</a> = YamlMFI.<a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a8ac7d3705f692ab4c299ae91d0573836">WaveLimiter</a>;</div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;  <a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a18dad3d1a8b82fd293a5af59a4f3138b">HasSpilledSGPRs</a> = YamlMFI.<a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a18dad3d1a8b82fd293a5af59a4f3138b">HasSpilledSGPRs</a>;</div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;  <a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a0fb0fa814e38acce0fb19fd57fcd7d3c">HasSpilledVGPRs</a> = YamlMFI.<a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a0fb0fa814e38acce0fb19fd57fcd7d3c">HasSpilledVGPRs</a>;</div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;  <a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#af5a050a54628c01ef397d4485baef00b">BytesInStackArgArea</a> = YamlMFI.<a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#af5a050a54628c01ef397d4485baef00b">BytesInStackArgArea</a>;</div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;  <a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a219de208b06027b5835065d3daddc914">ReturnsVoid</a> = YamlMFI.<a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a219de208b06027b5835065d3daddc914">ReturnsVoid</a>;</div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160; </div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;  <span class="keywordflow">if</span> (YamlMFI.<a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#af3b0a37d098278019f07649dc270bb02">ScavengeFI</a>) {</div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;    <span class="keyword">auto</span> FIOrErr = YamlMFI.<a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#af3b0a37d098278019f07649dc270bb02">ScavengeFI</a>-&gt;getFI(MF.<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>());</div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;    <span class="keywordflow">if</span> (!FIOrErr) {</div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;      <span class="comment">// Create a diagnostic for a the frame index.</span></div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MemoryBuffer.html">MemoryBuffer</a> &amp;Buffer =</div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;          *PFS.<a class="code" href="structllvm_1_1PerFunctionMIParsingState.html#a04c6eaa02b55eaf51e4b182bd0c640cb">SM</a>-&gt;<a class="code" href="classllvm_1_1SourceMgr.html#a5b4ee23fc51562163af02001998eaef1">getMemoryBuffer</a>(PFS.<a class="code" href="structllvm_1_1PerFunctionMIParsingState.html#a04c6eaa02b55eaf51e4b182bd0c640cb">SM</a>-&gt;<a class="code" href="classllvm_1_1SourceMgr.html#a208a36067279ac9669eb29f34ae9daed">getMainFileID</a>());</div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160; </div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;      <a class="code" href="classllvm_1_1Error.html">Error</a> = <a class="code" href="classllvm_1_1SMDiagnostic.html">SMDiagnostic</a>(*PFS.<a class="code" href="structllvm_1_1PerFunctionMIParsingState.html#a04c6eaa02b55eaf51e4b182bd0c640cb">SM</a>, <a class="code" href="classllvm_1_1SMLoc.html">SMLoc</a>(), Buffer.<a class="code" href="classllvm_1_1MemoryBuffer.html#a2037f11968aa30bfda0b4de9f335624d">getBufferIdentifier</a>(), 1, 1,</div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;                           <a class="code" href="classllvm_1_1SourceMgr.html#a346262ff27e71aff626fe6548ef8a777adaf658d40b0b4eb15c0350864c87c2b8">SourceMgr::DK_Error</a>, <a class="code" href="namespacellvm.html#a63540526d092e2f4bbc70590b6034f4e">toString</a>(FIOrErr.takeError()),</div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;                           <span class="stringliteral">&quot;&quot;</span>, std::nullopt, std::nullopt);</div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;      SourceRange = YamlMFI.<a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#af3b0a37d098278019f07649dc270bb02">ScavengeFI</a>-&gt;SourceRange;</div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;    }</div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;    <a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#af3b0a37d098278019f07649dc270bb02">ScavengeFI</a> = *FIOrErr;</div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;  } <span class="keywordflow">else</span> {</div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;    <a class="code" href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#af3b0a37d098278019f07649dc270bb02">ScavengeFI</a> = std::nullopt;</div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;  }</div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;}</div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160; </div>
<div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a70c3243c5660b3ce9919f72b07e12d1a">  695</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a70c3243c5660b3ce9919f72b07e12d1a">SIMachineFunctionInfo::mayUseAGPRs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1BasicBlock.html">BasicBlock</a> &amp;<a class="code" href="lib_2CodeGen_2README_8txt.html#a09776db24cf586ec9f1e18f3bae14099">BB</a> : <a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>) {</div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1Instruction.html">Instruction</a> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> : <a class="code" href="lib_2CodeGen_2README_8txt.html#a09776db24cf586ec9f1e18f3bae14099">BB</a>) {</div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;      <span class="keyword">const</span> <span class="keyword">auto</span> *CB = dyn_cast&lt;CallBase&gt;(&amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;      <span class="keywordflow">if</span> (!CB)</div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;        <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160; </div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;      <span class="keywordflow">if</span> (CB-&gt;isInlineAsm()) {</div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;        <span class="keyword">const</span> <a class="code" href="classllvm_1_1InlineAsm.html">InlineAsm</a> *<a class="code" href="namespacellvm_1_1AArch64PACKey.html#abf4394f452bde3f544999858d71e4b46aaf2ff1a10f3f3b211d7781a33e4c1e05">IA</a> = dyn_cast&lt;InlineAsm&gt;(CB-&gt;getCalledOperand());</div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> &amp;CI : <a class="code" href="namespacellvm_1_1AArch64PACKey.html#abf4394f452bde3f544999858d71e4b46aaf2ff1a10f3f3b211d7781a33e4c1e05">IA</a>-&gt;ParseConstraints()) {</div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;          <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1StringRef.html">StringRef</a> Code : CI.Codes) {</div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;            Code.consume_front(<span class="stringliteral">&quot;{&quot;</span>);</div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;            <span class="keywordflow">if</span> (Code.startswith(<span class="stringliteral">&quot;a&quot;</span>))</div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;              <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;          }</div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;        }</div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;        <span class="keywordflow">continue</span>;</div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;      }</div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160; </div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> *<a class="code" href="AMDGPULibCalls_8cpp.html#a537c835c34f0b44b6ad2696643754390">Callee</a> =</div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;          dyn_cast&lt;Function&gt;(CB-&gt;getCalledOperand()-&gt;stripPointerCasts());</div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;      <span class="keywordflow">if</span> (!<a class="code" href="AMDGPULibCalls_8cpp.html#a537c835c34f0b44b6ad2696643754390">Callee</a>)</div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160; </div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="AMDGPULibCalls_8cpp.html#a537c835c34f0b44b6ad2696643754390">Callee</a>-&gt;getIntrinsicID() == <a class="code" href="namespacellvm_1_1Intrinsic.html#a35fedf4db6d756bd82501607f93c1e79aab5fb650050f184fa7c19c26abde5226">Intrinsic::not_intrinsic</a>)</div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;    }</div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;  }</div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160; </div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;}</div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160; </div>
<div class="line"><a name="l00727"></a><span class="lineno"><a class="line" href="classllvm_1_1SIMachineFunctionInfo.html#a024479869943dfba001bb5701d62a243">  727</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a024479869943dfba001bb5701d62a243">SIMachineFunctionInfo::usesAGPRs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;  <span class="keywordflow">if</span> (UsesAGPRs)</div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;    <span class="keywordflow">return</span> *UsesAGPRs;</div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160; </div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;  <span class="keywordflow">if</span> (!mayNeedAGPRs()) {</div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;    UsesAGPRs = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;  }</div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160; </div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm_1_1AMDGPU.html#a3c65c76a817d60e322ff750366674a92">AMDGPU::isEntryFunctionCC</a>(MF.<a class="code" href="classllvm_1_1MachineFunction.html#a4b21394c138cc5ae719510bb529ee099">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">getCallingConv</a>()) ||</div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;      MF.<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>().<a class="code" href="classllvm_1_1MachineFrameInfo.html#a2cc8bb867c8949943ca7d88f1db31fde">hasCalls</a>()) {</div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;    UsesAGPRs = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;  }</div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160; </div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160; </div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0, <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ae73582bbbc71758dcac70cd8c56210e4">getNumVirtRegs</a>(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> = <a class="code" href="classllvm_1_1Register.html#a1979c563289f871907832e419889f979">Register::index2VirtReg</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a3699f85cc3382ffc17d597837412b27d">getRegClassOrNull</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>);</div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;    <span class="keywordflow">if</span> (RC &amp;&amp; <a class="code" href="classllvm_1_1SIRegisterInfo.html#afb15c9a705b04d0a7709e0c0f8af33fa">SIRegisterInfo::isAGPRClass</a>(RC)) {</div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;      UsesAGPRs = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!RC &amp;&amp; !<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aeae86e9004476412ca754a7de4ee8a0c">use_empty</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>) &amp;&amp; <a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">getType</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>).<a class="code" href="classllvm_1_1LLT.html#a69fb30748f1b3e8a0affd486a9f59f6d">isValid</a>()) {</div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;      <span class="comment">// Defer caching UsesAGPRs, function might not yet been regbank selected.</span></div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;    }</div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;  }</div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160; </div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCRegister.html">MCRegister</a> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a> : AMDGPU::AGPR_32RegClass) {</div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#afd23983bb9fb4af65e27b56cc506edbc">isPhysRegUsed</a>(<a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>)) {</div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;      UsesAGPRs = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;    }</div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;  }</div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160; </div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;  UsesAGPRs = <span class="keyword">false</span>;</div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;}</div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="aSIMachineFunctionInfo_8cpp_html_ac18edb1d91090c7614b8fcd4dc45d532"><div class="ttname"><a href="SIMachineFunctionInfo_8cpp.html#ac18edb1d91090c7614b8fcd4dc45d532">regToString</a></div><div class="ttdeci">static yaml::StringValue regToString(Register Reg, const TargetRegisterInfo &amp;TRI)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8cpp_source.html#l00561">SIMachineFunctionInfo.cpp:561</a></div></div>
<div class="ttc" id="astructllvm_1_1yaml_1_1SIMachineFunctionInfo_html_a474d30e4754bc67ab1d1e8965549175f"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a474d30e4754bc67ab1d1e8965549175f">llvm::yaml::SIMachineFunctionInfo::HighBitsOf32BitAddress</a></div><div class="ttdeci">uint32_t HighBitsOf32BitAddress</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00263">SIMachineFunctionInfo.h:263</a></div></div>
<div class="ttc" id="astructllvm_1_1yaml_1_1SIArgumentInfo_html_ae10fad23e7a89515721e9dd05fd398df"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIArgumentInfo.html#ae10fad23e7a89515721e9dd05fd398df">llvm::yaml::SIArgumentInfo::WorkItemIDZ</a></div><div class="ttdeci">std::optional&lt; SIArgument &gt; WorkItemIDZ</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00177">SIMachineFunctionInfo.h:177</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html_afb15c9a705b04d0a7709e0c0f8af33fa"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#afb15c9a705b04d0a7709e0c0f8af33fa">llvm::SIRegisterInfo::isAGPRClass</a></div><div class="ttdeci">static bool isAGPRClass(const TargetRegisterClass *RC)</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00203">SIRegisterInfo.h:203</a></div></div>
<div class="ttc" id="aclassllvm_1_1BitVector_html_a78fbaa7c0fb39fae884cc54feb8c67da"><div class="ttname"><a href="classllvm_1_1BitVector.html#a78fbaa7c0fb39fae884cc54feb8c67da">llvm::BitVector::push_back</a></div><div class="ttdeci">void push_back(bool Val)</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00459">BitVector.h:459</a></div></div>
<div class="ttc" id="astructllvm_1_1yaml_1_1SIArgumentInfo_html_a6970047063845d652bfefd629aa9fcd7"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a6970047063845d652bfefd629aa9fcd7">llvm::yaml::SIArgumentInfo::WorkGroupIDX</a></div><div class="ttdeci">std::optional&lt; SIArgument &gt; WorkGroupIDX</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00165">SIMachineFunctionInfo.h:165</a></div></div>
<div class="ttc" id="astructllvm_1_1PerFunctionMIParsingState_html_a04c6eaa02b55eaf51e4b182bd0c640cb"><div class="ttname"><a href="structllvm_1_1PerFunctionMIParsingState.html#a04c6eaa02b55eaf51e4b182bd0c640cb">llvm::PerFunctionMIParsingState::SM</a></div><div class="ttdeci">SourceMgr * SM</div><div class="ttdef"><b>Definition:</b> <a href="MIParser_8h_source.html#l00165">MIParser.h:165</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition:</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="aclassllvm_1_1MapVector_html_a6677dd3d0c4984d40f17b7288f92cd48"><div class="ttname"><a href="classllvm_1_1MapVector.html#a6677dd3d0c4984d40f17b7288f92cd48">llvm::MapVector::back</a></div><div class="ttdeci">std::pair&lt; KeyT, ValueT &gt; &amp; back()</div><div class="ttdef"><b>Definition:</b> <a href="MapVector_8h_source.html#l00086">MapVector.h:86</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_afd23983bb9fb4af65e27b56cc506edbc"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#afd23983bb9fb4af65e27b56cc506edbc">llvm::MachineRegisterInfo::isPhysRegUsed</a></div><div class="ttdeci">bool isPhysRegUsed(MCRegister PhysReg, bool SkipRegMaskTest=false) const</div><div class="ttdoc">Return true if the specified register is modified or read in this function.</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00589">MachineRegisterInfo.cpp:589</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html_a1e0aa89e6577318443a666796f159a30"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a1e0aa89e6577318443a666796f159a30">llvm::SIMachineFunctionInfo::allocateWWMSpill</a></div><div class="ttdeci">void allocateWWMSpill(MachineFunction &amp;MF, Register VGPR, uint64_t Size=4, Align Alignment=Align(4))</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8cpp_source.html#l00278">SIMachineFunctionInfo.cpp:278</a></div></div>
<div class="ttc" id="astructllvm_1_1yaml_1_1SIArgumentInfo_html_ae416904af24a6e327a9753d56fe823df"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIArgumentInfo.html#ae416904af24a6e327a9753d56fe823df">llvm::yaml::SIArgumentInfo::PrivateSegmentSize</a></div><div class="ttdeci">std::optional&lt; SIArgument &gt; PrivateSegmentSize</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00163">SIMachineFunctionInfo.h:163</a></div></div>
<div class="ttc" id="aSIMachineFunctionInfo_8cpp_html_a8cd4a4fed15282bdb6e4f27d99ebc277"><div class="ttname"><a href="SIMachineFunctionInfo_8cpp.html#a8cd4a4fed15282bdb6e4f27d99ebc277">getTM</a></div><div class="ttdeci">const GCNTargetMachine &amp; getTM(const GCNSubtarget *STI)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8cpp_source.html#l00032">SIMachineFunctionInfo.cpp:32</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html_a7f30f9a28894281de1c9f3d039eaa75f"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a7f30f9a28894281de1c9f3d039eaa75f">llvm::SIMachineFunctionInfo::getVGPRForAGPRCopy</a></div><div class="ttdeci">Register getVGPRForAGPRCopy() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00528">SIMachineFunctionInfo.h:528</a></div></div>
<div class="ttc" id="aSIMachineFunctionInfo_8h_html"><div class="ttname"><a href="SIMachineFunctionInfo_8h.html">SIMachineFunctionInfo.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers,...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00051">MachineRegisterInfo.h:51</a></div></div>
<div class="ttc" id="astructllvm_1_1ArgDescriptor_html"><div class="ttname"><a href="structllvm_1_1ArgDescriptor.html">llvm::ArgDescriptor</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00023">AMDGPUArgumentUsageInfo.h:23</a></div></div>
<div class="ttc" id="aclassllvm_1_1Function_html"><div class="ttname"><a href="classllvm_1_1Function.html">llvm::Function</a></div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00059">Function.h:59</a></div></div>
<div class="ttc" id="aclassllvm_1_1Attribute_html"><div class="ttname"><a href="classllvm_1_1Attribute.html">llvm::Attribute</a></div><div class="ttdef"><b>Definition:</b> <a href="Attributes_8h_source.html#l00067">Attributes.h:67</a></div></div>
<div class="ttc" id="aclassllvm_1_1BitVector_html_a1964207fae81f04966b2a9dcfc21cf7b"><div class="ttname"><a href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">llvm::BitVector::set</a></div><div class="ttdeci">BitVector &amp; set()</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00344">BitVector.h:344</a></div></div>
<div class="ttc" id="aclassllvm_1_1raw__string__ostream_html"><div class="ttname"><a href="classllvm_1_1raw__string__ostream.html">llvm::raw_string_ostream</a></div><div class="ttdoc">A raw_ostream that writes to an std::string.</div><div class="ttdef"><b>Definition:</b> <a href="raw__ostream_8h_source.html#l00642">raw_ostream.h:642</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html_a20d6ce13e4dd56524b3f12e9e0f4e486"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a20d6ce13e4dd56524b3f12e9e0f4e486">llvm::SIMachineFunctionInfo::addDispatchPtr</a></div><div class="ttdeci">Register addDispatchPtr(const SIRegisterInfo &amp;TRI)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8cpp_source.html#l00229">SIMachineFunctionInfo.cpp:229</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUSubtarget_html_a53c0ee4138bfbf9e0410a65e0eaa36e2a27bbb8548ee933d0231565d6ed407307"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a27bbb8548ee933d0231565d6ed407307">llvm::AMDGPUSubtarget::GFX9</a></div><div class="ttdeci">@ GFX9</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00040">AMDGPUSubtarget.h:40</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html_a7df209bfd0caf887ea85b2f87deb1d23"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a7df209bfd0caf887ea85b2f87deb1d23">llvm::SIMachineFunctionInfo::addLDSKernelId</a></div><div class="ttdeci">Register addLDSKernelId()</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8cpp_source.html#l00272">SIMachineFunctionInfo.cpp:272</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_a5b166ae228ebbfdb96736d6022f3feeda4f9824c54cfd32b3e38c01d5331f318b"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a5b166ae228ebbfdb96736d6022f3feeda4f9824c54cfd32b3e38c01d5331f318b">llvm::CallingConv::AMDGPU_Gfx</a></div><div class="ttdeci">@ AMDGPU_Gfx</div><div class="ttdoc">Used for AMD graphics targets.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00229">CallingConv.h:229</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html_a72f7c52597e0a6cfe819e722319c2981"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a72f7c52597e0a6cfe819e722319c2981">llvm::SIMachineFunctionInfo::isCalleeSavedReg</a></div><div class="ttdeci">bool isCalleeSavedReg(const MCPhysReg *CSRegs, MCPhysReg Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8cpp_source.html#l00302">SIMachineFunctionInfo.cpp:302</a></div></div>
<div class="ttc" id="astructllvm_1_1yaml_1_1SIArgumentInfo_html"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIArgumentInfo.html">llvm::yaml::SIArgumentInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00156">SIMachineFunctionInfo.h:156</a></div></div>
<div class="ttc" id="astructllvm_1_1yaml_1_1SIMachineFunctionInfo_html_adc4e12fe2a000305ad25837db0d188f5"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#adc4e12fe2a000305ad25837db0d188f5">llvm::yaml::SIMachineFunctionInfo::VGPRForAGPRCopy</a></div><div class="ttdeci">StringValue VGPRForAGPRCopy</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00280">SIMachineFunctionInfo.h:280</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegisterInfo_html_af946f316ed42f8b5eb99735a3b587ab5"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#af946f316ed42f8b5eb99735a3b587ab5">llvm::MCRegisterInfo::getNumRegs</a></div><div class="ttdeci">unsigned getNumRegs() const</div><div class="ttdoc">Return the number of registers this target has (useful for sizing arrays holding per register informa...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00491">MCRegisterInfo.h:491</a></div></div>
<div class="ttc" id="anamespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte.</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00462">X86DisassemblerDecoder.h:462</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUArgumentUsageInfo_html_a391a33f74181fc1b077d729554d29f0e"><div class="ttname"><a href="classllvm_1_1AMDGPUArgumentUsageInfo.html#a391a33f74181fc1b077d729554d29f0e">llvm::AMDGPUArgumentUsageInfo::FixedABIFunctionInfo</a></div><div class="ttdeci">static const AMDGPUFunctionArgInfo FixedABIFunctionInfo</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00168">AMDGPUArgumentUsageInfo.h:168</a></div></div>
<div class="ttc" id="astructllvm_1_1SIRegisterInfo_1_1SpilledReg_html"><div class="ttname"><a href="structllvm_1_1SIRegisterInfo_1_1SpilledReg.html">llvm::SIRegisterInfo::SpilledReg</a></div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00054">SIRegisterInfo.h:54</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_a5b166ae228ebbfdb96736d6022f3feeda6f08d1631b96043fe0201973d84e5539"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a5b166ae228ebbfdb96736d6022f3feeda6f08d1631b96043fe0201973d84e5539">llvm::CallingConv::AMDGPU_GS</a></div><div class="ttdeci">@ AMDGPU_GS</div><div class="ttdoc">Used for Mesa/AMDPAL geometry shaders.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00188">CallingConv.h:188</a></div></div>
<div class="ttc" id="aMachineBasicBlock_8h_html"><div class="ttname"><a href="MachineBasicBlock_8h.html">MachineBasicBlock.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html_ab645604fac76bda3ad0467cb303accc0"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#ab645604fac76bda3ad0467cb303accc0">llvm::SIMachineFunctionInfo::checkIndexInPrologEpilogSGPRSpills</a></div><div class="ttdeci">bool checkIndexInPrologEpilogSGPRSpills(int FI) const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00604">SIMachineFunctionInfo.h:604</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00236">TargetRegisterInfo.h:236</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUMachineFunction_html_a1e2bde424bd7365a73971777ed20a7a8"><div class="ttname"><a href="classllvm_1_1AMDGPUMachineFunction.html#a1e2bde424bd7365a73971777ed20a7a8">llvm::AMDGPUMachineFunction::getLDSSize</a></div><div class="ttdeci">uint32_t getLDSSize() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMachineFunction_8h_source.html#l00074">AMDGPUMachineFunction.h:74</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html_a2d8c2f895782d369f697943a12afc842"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a2d8c2f895782d369f697943a12afc842">llvm::SIMachineFunctionInfo::addFlatScratchInit</a></div><div class="ttdeci">Register addFlatScratchInit(const SIRegisterInfo &amp;TRI)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8cpp_source.html#l00258">SIMachineFunctionInfo.cpp:258</a></div></div>
<div class="ttc" id="aclassllvm_1_1BitVector_html_a32859a24aa7a3be269855b989d92a4b4"><div class="ttname"><a href="classllvm_1_1BitVector.html#a32859a24aa7a3be269855b989d92a4b4">llvm::BitVector::resize</a></div><div class="ttdeci">void resize(unsigned N, bool t=false)</div><div class="ttdoc">resize - Grow or shrink the bitvector.</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00334">BitVector.h:334</a></div></div>
<div class="ttc" id="astructllvm_1_1yaml_1_1SIMachineFunctionInfo_html"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html">llvm::yaml::SIMachineFunctionInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00251">SIMachineFunctionInfo.h:251</a></div></div>
<div class="ttc" id="aELFYAML_8cpp_html_a6758b75613367d766fc135ce2085a4eb"><div class="ttname"><a href="ELFYAML_8cpp.html#a6758b75613367d766fc135ce2085a4eb">YamlIO</a></div><div class="ttdeci">IO &amp; YamlIO</div><div class="ttdef"><b>Definition:</b> <a href="ELFYAML_8cpp_source.html#l01259">ELFYAML.cpp:1259</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_ae73582bbbc71758dcac70cd8c56210e4"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ae73582bbbc71758dcac70cd8c56210e4">llvm::MachineRegisterInfo::getNumVirtRegs</a></div><div class="ttdeci">unsigned getNumVirtRegs() const</div><div class="ttdoc">getNumVirtRegs - Return the number of virtual registers created.</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00784">MachineRegisterInfo.h:784</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html">llvm::GCNSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="GCNSubtarget_8h_source.html#l00032">GCNSubtarget.h:32</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html_a1979c563289f871907832e419889f979"><div class="ttname"><a href="classllvm_1_1Register.html#a1979c563289f871907832e419889f979">llvm::Register::index2VirtReg</a></div><div class="ttdeci">static Register index2VirtReg(unsigned Index)</div><div class="ttdoc">Convert a 0-based index to a virtual register number.</div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00084">Register.h:84</a></div></div>
<div class="ttc" id="anamespacellvm_html_ab4d4bc901fedd8857f647dcc2c0d71de"><div class="ttname"><a href="namespacellvm.html#ab4d4bc901fedd8857f647dcc2c0d71de">llvm::max</a></div><div class="ttdeci">Expected&lt; ExpressionValue &gt; max(const ExpressionValue &amp;Lhs, const ExpressionValue &amp;Rhs)</div><div class="ttdef"><b>Definition:</b> <a href="FileCheck_8cpp_source.html#l00337">FileCheck.cpp:337</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html_a2662e311932031aa8e2e34b948cf3d42"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a2662e311932031aa8e2e34b948cf3d42">llvm::SIMachineFunctionInfo::getWWMReservedRegs</a></div><div class="ttdeci">const ReservedRegSet &amp; getWWMReservedRegs() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00568">SIMachineFunctionInfo.h:568</a></div></div>
<div class="ttc" id="anamespacellvm_1_1Intrinsic_html_a35fedf4db6d756bd82501607f93c1e79aab5fb650050f184fa7c19c26abde5226"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a35fedf4db6d756bd82501607f93c1e79aab5fb650050f184fa7c19c26abde5226">llvm::Intrinsic::not_intrinsic</a></div><div class="ttdeci">@ not_intrinsic</div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l00044">Intrinsics.h:44</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFrameInfo_html_ab356eaffcc04362671e727900a65ac52"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#ab356eaffcc04362671e727900a65ac52">llvm::MachineFrameInfo::RemoveStackObject</a></div><div class="ttdeci">void RemoveStackObject(int ObjectIdx)</div><div class="ttdoc">Remove or mark dead a statically sized stack object.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00776">MachineFrameInfo.h:776</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFrameInfo_html_ac51e2d34abb79b72afef355fac525c76"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#ac51e2d34abb79b72afef355fac525c76">llvm::MachineFrameInfo::getObjectIndexEnd</a></div><div class="ttdeci">int getObjectIndexEnd() const</div><div class="ttdoc">Return one past the maximum frame object index.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00410">MachineFrameInfo.h:410</a></div></div>
<div class="ttc" id="astructllvm_1_1yaml_1_1SIArgumentInfo_html_a5ee4ff91ef2a74105cd4d7ae4a241f9b"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a5ee4ff91ef2a74105cd4d7ae4a241f9b">llvm::yaml::SIArgumentInfo::WorkItemIDY</a></div><div class="ttdeci">std::optional&lt; SIArgument &gt; WorkItemIDY</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00176">SIMachineFunctionInfo.h:176</a></div></div>
<div class="ttc" id="astructllvm_1_1yaml_1_1MappingTraits_html"><div class="ttname"><a href="structllvm_1_1yaml_1_1MappingTraits.html">llvm::yaml::MappingTraits</a></div><div class="ttdef"><b>Definition:</b> <a href="ModuleSummaryIndex_8h_source.html#l00053">ModuleSummaryIndex.h:53</a></div></div>
<div class="ttc" id="astructllvm_1_1yaml_1_1SIArgument_html"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIArgument.html">llvm::yaml::SIArgument</a></div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00088">SIMachineFunctionInfo.h:88</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01628">MachineSink.cpp:1628</a></div></div>
<div class="ttc" id="aAArch64InstrInfo_8cpp_html_ab0b0a572164f8fccd5474cb6babed129a4f2a846b62b36aa105ec3ddfd151a482"><div class="ttname"><a href="AArch64InstrInfo_8cpp.html#ab0b0a572164f8fccd5474cb6babed129a4f2a846b62b36aa105ec3ddfd151a482">HasCalls</a></div><div class="ttdeci">@ HasCalls</div><div class="ttdef"><b>Definition:</b> <a href="AArch64InstrInfo_8cpp_source.html#l07102">AArch64InstrInfo.cpp:7102</a></div></div>
<div class="ttc" id="aclassllvm_1_1MemoryBuffer_html"><div class="ttname"><a href="classllvm_1_1MemoryBuffer.html">llvm::MemoryBuffer</a></div><div class="ttdoc">This interface provides simple read-only access to a block of memory, and provides simple methods for...</div><div class="ttdef"><b>Definition:</b> <a href="MemoryBuffer_8h_source.html#l00051">MemoryBuffer.h:51</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_a96d73bbd7af15cb1fc38c3f4a3bd82e9"><div class="ttname"><a href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a></div><div class="ttdeci">#define F(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00055">MD5.cpp:55</a></div></div>
<div class="ttc" id="aMachineRegisterInfo_8h_html"><div class="ttname"><a href="MachineRegisterInfo_8h.html">MachineRegisterInfo.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1BasicBlock_html"><div class="ttname"><a href="classllvm_1_1BasicBlock.html">llvm::BasicBlock</a></div><div class="ttdoc">LLVM Basic Block Representation.</div><div class="ttdef"><b>Definition:</b> <a href="BasicBlock_8h_source.html#l00055">BasicBlock.h:55</a></div></div>
<div class="ttc" id="aAMDGPULibCalls_8cpp_html_afecf1cc1292b07f57d343c0f4d682044"><div class="ttname"><a href="AMDGPULibCalls_8cpp.html#afecf1cc1292b07f57d343c0f4d682044">Arg</a></div><div class="ttdeci">amdgpu Simplify well known AMD library false FunctionCallee Value * Arg</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULibCalls_8cpp_source.html#l00187">AMDGPULibCalls.cpp:187</a></div></div>
<div class="ttc" id="astructllvm_1_1yaml_1_1SIMachineFunctionInfo_html_aa8c34767559d35589eac9a47ffbe217d"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#aa8c34767559d35589eac9a47ffbe217d">llvm::yaml::SIMachineFunctionInfo::mappingImpl</a></div><div class="ttdeci">void mappingImpl(yaml::IO &amp;YamlIO) override</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8cpp_source.html#l00652">SIMachineFunctionInfo.cpp:652</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_ab4a6ca428289b667dd691a00e9f7e334"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdoc">getRegInfo - Return information about the registers currently in use.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00682">MachineFunction.h:682</a></div></div>
<div class="ttc" id="astructllvm_1_1yaml_1_1SIArgumentInfo_html_a15a48fa21d3f8f742377af427cf0ee5b"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a15a48fa21d3f8f742377af427cf0ee5b">llvm::yaml::SIArgumentInfo::PrivateSegmentWaveByteOffset</a></div><div class="ttdeci">std::optional&lt; SIArgument &gt; PrivateSegmentWaveByteOffset</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00170">SIMachineFunctionInfo.h:170</a></div></div>
<div class="ttc" id="astructllvm_1_1yaml_1_1SIArgumentInfo_html_ae4215850b2039396d9d74fbff0338c73"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIArgumentInfo.html#ae4215850b2039396d9d74fbff0338c73">llvm::yaml::SIArgumentInfo::PrivateSegmentBuffer</a></div><div class="ttdeci">std::optional&lt; SIArgument &gt; PrivateSegmentBuffer</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00157">SIMachineFunctionInfo.h:157</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPUFunctionArgInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPUFunctionArgInfo.html">llvm::AMDGPUFunctionArgInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00097">AMDGPUArgumentUsageInfo.h:97</a></div></div>
<div class="ttc" id="aclassllvm_1_1SMLoc_html"><div class="ttname"><a href="classllvm_1_1SMLoc.html">llvm::SMLoc</a></div><div class="ttdoc">Represents a location in source code.</div><div class="ttdef"><b>Definition:</b> <a href="SMLoc_8h_source.html#l00023">SMLoc.h:23</a></div></div>
<div class="ttc" id="astructllvm_1_1yaml_1_1SIMachineFunctionInfo_html_a0fb0fa814e38acce0fb19fd57fcd7d3c"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a0fb0fa814e38acce0fb19fd57fcd7d3c">llvm::yaml::SIMachineFunctionInfo::HasSpilledVGPRs</a></div><div class="ttdeci">bool HasSpilledVGPRs</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00262">SIMachineFunctionInfo.h:262</a></div></div>
<div class="ttc" id="aBuiltinGCs_8cpp_html_a6742d2e0a668baf1196ec69e158d5f15"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a></div><div class="ttdeci">static GCRegistry::Add&lt; CoreCLRGC &gt; E(&quot;coreclr&quot;, &quot;CoreCLR-compatible GC&quot;)</div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html_aadc55ee80218e97fbccb05099877eb51"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#aadc55ee80218e97fbccb05099877eb51">llvm::GCNSubtarget::getTargetLowering</a></div><div class="ttdeci">const SITargetLowering * getTargetLowering() const override</div><div class="ttdef"><b>Definition:</b> <a href="GCNSubtarget_8h_source.html#l00230">GCNSubtarget.h:230</a></div></div>
<div class="ttc" id="astructllvm_1_1yaml_1_1SIArgumentInfo_html_a307994d74df71358c89e0cfde00bbfa6"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a307994d74df71358c89e0cfde00bbfa6">llvm::yaml::SIArgumentInfo::WorkGroupIDY</a></div><div class="ttdeci">std::optional&lt; SIArgument &gt; WorkGroupIDY</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00166">SIMachineFunctionInfo.h:166</a></div></div>
<div class="ttc" id="astructllvm_1_1yaml_1_1SIMachineFunctionInfo_html_abcf97495a98d0664ad5d57a3c99d00e0"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#abcf97495a98d0664ad5d57a3c99d00e0">llvm::yaml::SIMachineFunctionInfo::IsEntryFunction</a></div><div class="ttdeci">bool IsEntryFunction</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00257">SIMachineFunctionInfo.h:257</a></div></div>
<div class="ttc" id="astructllvm_1_1yaml_1_1SIArgumentInfo_html_a4af476884b5c20aff875bfd795311a82"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a4af476884b5c20aff875bfd795311a82">llvm::yaml::SIArgumentInfo::FlatScratchInit</a></div><div class="ttdeci">std::optional&lt; SIArgument &gt; FlatScratchInit</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00162">SIMachineFunctionInfo.h:162</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00045">TargetRegisterInfo.h:45</a></div></div>
<div class="ttc" id="aclassllvm_1_1SMDiagnostic_html"><div class="ttname"><a href="classllvm_1_1SMDiagnostic.html">llvm::SMDiagnostic</a></div><div class="ttdoc">Instances of this class encapsulate one diagnostic report, allowing printing to a raw_ostream as a ca...</div><div class="ttdef"><b>Definition:</b> <a href="Support_2SourceMgr_8h_source.html#l00281">SourceMgr.h:281</a></div></div>
<div class="ttc" id="aAMDGPUSubtarget_8h_html"><div class="ttname"><a href="AMDGPUSubtarget_8h.html">AMDGPUSubtarget.h</a></div></div>
<div class="ttc" id="anamespacefalse_html"><div class="ttname"><a href="namespacefalse.html">false</a></div><div class="ttdef"><b>Definition:</b> <a href="StackSlotColoring_8cpp_source.html#l00141">StackSlotColoring.cpp:141</a></div></div>
<div class="ttc" id="astructllvm_1_1yaml_1_1SIMachineFunctionInfo_html_a8888b91100f58ca964bebf56c5f7250a"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a8888b91100f58ca964bebf56c5f7250a">llvm::yaml::SIMachineFunctionInfo::ExplicitKernArgSize</a></div><div class="ttdeci">uint64_t ExplicitKernArgSize</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00252">SIMachineFunctionInfo.h:252</a></div></div>
<div class="ttc" id="aclassllvm_1_1Instruction_html"><div class="ttname"><a href="classllvm_1_1Instruction.html">llvm::Instruction</a></div><div class="ttdef"><b>Definition:</b> <a href="IR_2Instruction_8h_source.html#l00041">Instruction.h:41</a></div></div>
<div class="ttc" id="astructllvm_1_1yaml_1_1SIArgument_html_a98359a94cdeab1caf05848042302ecfc"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIArgument.html#a98359a94cdeab1caf05848042302ecfc">llvm::yaml::SIArgument::RegisterName</a></div><div class="ttdeci">StringValue RegisterName</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00091">SIMachineFunctionInfo.h:91</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a7b581c7318ec95ec6176a880d45a6f62"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a7b581c7318ec95ec6176a880d45a6f62">llvm::AMDGPU::getInitialPSInputAddr</a></div><div class="ttdeci">unsigned getInitialPSInputAddr(const Function &amp;F)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01853">AMDGPUBaseInfo.cpp:1853</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html_a024479869943dfba001bb5701d62a243"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a024479869943dfba001bb5701d62a243">llvm::SIMachineFunctionInfo::usesAGPRs</a></div><div class="ttdeci">bool usesAGPRs(const MachineFunction &amp;MF) const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8cpp_source.html#l00727">SIMachineFunctionInfo.cpp:727</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFrameInfo_html_ad718aae0ce2a188fa35cb2781024ffc0"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#ad718aae0ce2a188fa35cb2781024ffc0">llvm::MachineFrameInfo::getStackID</a></div><div class="ttdeci">uint8_t getStackID(int ObjectIdx) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00731">MachineFrameInfo.h:731</a></div></div>
<div class="ttc" id="aclassllvm_1_1SourceMgr_html_a208a36067279ac9669eb29f34ae9daed"><div class="ttname"><a href="classllvm_1_1SourceMgr.html#a208a36067279ac9669eb29f34ae9daed">llvm::SourceMgr::getMainFileID</a></div><div class="ttdeci">unsigned getMainFileID() const</div><div class="ttdef"><b>Definition:</b> <a href="Support_2SourceMgr_8h_source.html#l00132">SourceMgr.h:132</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64PACKey_html_abf4394f452bde3f544999858d71e4b46aaf2ff1a10f3f3b211d7781a33e4c1e05"><div class="ttname"><a href="namespacellvm_1_1AArch64PACKey.html#abf4394f452bde3f544999858d71e4b46aaf2ff1a10f3f3b211d7781a33e4c1e05">llvm::AArch64PACKey::IA</a></div><div class="ttdeci">@ IA</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00791">AArch64BaseInfo.h:791</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00030">SIRegisterInfo.h:30</a></div></div>
<div class="ttc" id="aclassllvm_1_1BitVector_html"><div class="ttname"><a href="classllvm_1_1BitVector.html">llvm::BitVector</a></div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00075">BitVector.h:75</a></div></div>
<div class="ttc" id="astructllvm_1_1Align_html"><div class="ttname"><a href="structllvm_1_1Align.html">llvm::Align</a></div><div class="ttdoc">This struct is a compact representation of a valid (non-zero power of two) alignment.</div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00039">Alignment.h:39</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFrameInfo_html_ae70474766f2a88bab5b2b77bcb22212b"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#ae70474766f2a88bab5b2b77bcb22212b">llvm::MachineFrameInfo::getObjectIndexBegin</a></div><div class="ttdeci">int getObjectIndexBegin() const</div><div class="ttdoc">Return the minimum frame object index.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00407">MachineFrameInfo.h:407</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_aeae86e9004476412ca754a7de4ee8a0c"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#aeae86e9004476412ca754a7de4ee8a0c">llvm::MachineRegisterInfo::use_empty</a></div><div class="ttdeci">bool use_empty(Register RegNo) const</div><div class="ttdoc">use_empty - Return true if there are no instructions using the specified register.</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00528">MachineRegisterInfo.h:528</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_a188c0836f8c3528401f1c236fd93b977"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">llvm::CallingConv::ID</a></div><div class="ttdeci">unsigned ID</div><div class="ttdoc">LLVM IR allows to use arbitrary numbers as calling convention identifiers.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00024">CallingConv.h:24</a></div></div>
<div class="ttc" id="astructllvm_1_1yaml_1_1SIMachineFunctionInfo_html_a8ac7d3705f692ab4c299ae91d0573836"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a8ac7d3705f692ab4c299ae91d0573836">llvm::yaml::SIMachineFunctionInfo::WaveLimiter</a></div><div class="ttdeci">bool WaveLimiter</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00260">SIMachineFunctionInfo.h:260</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html_a4ee548bc9124015223cb51a3d771a1d7"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a4ee548bc9124015223cb51a3d771a1d7">llvm::SIMachineFunctionInfo::allocateSGPRSpillToVGPRLane</a></div><div class="ttdeci">bool allocateSGPRSpillToVGPRLane(MachineFunction &amp;MF, int FI, bool IsPrologEpilog=false)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8cpp_source.html#l00367">SIMachineFunctionInfo.cpp:367</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00094">MachineBasicBlock.h:94</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a3c65c76a817d60e322ff750366674a92"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a3c65c76a817d60e322ff750366674a92">llvm::AMDGPU::isEntryFunctionCC</a></div><div class="ttdeci">bool isEntryFunctionCC(CallingConv::ID CC)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01891">AMDGPUBaseInfo.cpp:1891</a></div></div>
<div class="ttc" id="aclassllvm_1_1SourceMgr_html_a5b4ee23fc51562163af02001998eaef1"><div class="ttname"><a href="classllvm_1_1SourceMgr.html#a5b4ee23fc51562163af02001998eaef1">llvm::SourceMgr::getMemoryBuffer</a></div><div class="ttdeci">const MemoryBuffer * getMemoryBuffer(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="Support_2SourceMgr_8h_source.html#l00125">SourceMgr.h:125</a></div></div>
<div class="ttc" id="astructllvm_1_1yaml_1_1SIArgumentInfo_html_af6104f43042e18823465bd004224f4c0"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIArgumentInfo.html#af6104f43042e18823465bd004224f4c0">llvm::yaml::SIArgumentInfo::WorkGroupIDZ</a></div><div class="ttdeci">std::optional&lt; SIArgument &gt; WorkGroupIDZ</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00167">SIMachineFunctionInfo.h:167</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFrameInfo_html_a61960903871aa95a7161074c6f1eec8f"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a61960903871aa95a7161074c6f1eec8f">llvm::MachineFrameInfo::CreateSpillStackObject</a></div><div class="ttdeci">int CreateSpillStackObject(uint64_t Size, Align Alignment)</div><div class="ttdoc">Create a new statically sized stack object that represents a spill slot, returning a nonnegative iden...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8cpp_source.html#l00066">MachineFrameInfo.cpp:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1MemoryBuffer_html_a2037f11968aa30bfda0b4de9f335624d"><div class="ttname"><a href="classllvm_1_1MemoryBuffer.html#a2037f11968aa30bfda0b4de9f335624d">llvm::MemoryBuffer::getBufferIdentifier</a></div><div class="ttdeci">virtual StringRef getBufferIdentifier() const</div><div class="ttdoc">Return an identifier for this buffer, typically the filename it was read from.</div><div class="ttdef"><b>Definition:</b> <a href="MemoryBuffer_8h_source.html#l00076">MemoryBuffer.h:76</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html_a8f7e4c04e50a907758b386c72881aeab"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a8f7e4c04e50a907758b386c72881aeab">llvm::SIMachineFunctionInfo::addDispatchID</a></div><div class="ttdeci">Register addDispatchID(const SIRegisterInfo &amp;TRI)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8cpp_source.html#l00251">SIMachineFunctionInfo.cpp:251</a></div></div>
<div class="ttc" id="aADT_2tmp_8txt_html_a07ed0bfaa124c15897944fe3eaa971ab"><div class="ttname"><a href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a></div><div class="ttdeci">Class for arbitrary precision integers APInt is a functional replacement for common case unsigned integer type like unsigned long or uint64_t</div><div class="ttdef"><b>Definition:</b> <a href="ADT_2tmp_8txt_source.html#l00001">tmp.txt:1</a></div></div>
<div class="ttc" id="aclassllvm_1_1InlineAsm_html"><div class="ttname"><a href="classllvm_1_1InlineAsm.html">llvm::InlineAsm</a></div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00033">InlineAsm.h:33</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_a87fa290ccfe9e8742e51e2ddb20f3754"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a87fa290ccfe9e8742e51e2ddb20f3754">llvm::TargetRegisterInfo::getSpillAlign</a></div><div class="ttdeci">Align getSpillAlign(const TargetRegisterClass &amp;RC) const</div><div class="ttdoc">Return the minimum required alignment in bytes for a spill slot for a register of this class.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00291">TargetRegisterInfo.h:291</a></div></div>
<div class="ttc" id="astructllvm_1_1yaml_1_1SIArgument_html_ad8ac06219747f8ed558a3d748f604a9a"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIArgument.html#ad8ac06219747f8ed558a3d748f604a9a">llvm::yaml::SIArgument::createArgument</a></div><div class="ttdeci">static SIArgument createArgument(bool IsReg)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00123">SIMachineFunctionInfo.h:123</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a325f6b611ef9ec06798d3b4eb9572093"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">llvm::MachineFunction::getSubtarget</a></div><div class="ttdeci">const TargetSubtargetInfo &amp; getSubtarget() const</div><div class="ttdoc">getSubtarget - Return the subtarget for which this machine code is being compiled.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00672">MachineFunction.h:672</a></div></div>
<div class="ttc" id="astructllvm_1_1yaml_1_1SIMachineFunctionInfo_html_ab940a796f6bef2ca14da9145fd48cbd2"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#ab940a796f6bef2ca14da9145fd48cbd2">llvm::yaml::SIMachineFunctionInfo::NoSignedZerosFPMath</a></div><div class="ttdeci">bool NoSignedZerosFPMath</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00258">SIMachineFunctionInfo.h:258</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html_a8e62f53d9286d3407be6644804a7629b"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a8e62f53d9286d3407be6644804a7629b">llvm::SIMachineFunctionInfo::addKernargSegmentPtr</a></div><div class="ttdeci">Register addKernargSegmentPtr(const SIRegisterInfo &amp;TRI)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8cpp_source.html#l00243">SIMachineFunctionInfo.cpp:243</a></div></div>
<div class="ttc" id="astructllvm_1_1yaml_1_1SIMachineFunctionInfo_html_a219de208b06027b5835065d3daddc914"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a219de208b06027b5835065d3daddc914">llvm::yaml::SIMachineFunctionInfo::ReturnsVoid</a></div><div class="ttdeci">bool ReturnsVoid</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00275">SIMachineFunctionInfo.h:275</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_ad0e6256f93a13938e8e59828d5677e32"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#ad0e6256f93a13938e8e59828d5677e32">llvm::TargetRegisterInfo::getSpillSize</a></div><div class="ttdeci">unsigned getSpillSize(const TargetRegisterClass &amp;RC) const</div><div class="ttdoc">Return the size in bytes of the stack slot allocated to hold a spilled copy of a register from class ...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00285">TargetRegisterInfo.h:285</a></div></div>
<div class="ttc" id="aAMDGPUMCTargetDesc_8h_html"><div class="ttname"><a href="AMDGPUMCTargetDesc_8h.html">AMDGPUMCTargetDesc.h</a></div></div>
<div class="ttc" id="astructllvm_1_1yaml_1_1SIArgumentInfo_html_a73c408dbdc8c66c16cf4470ed757dc0d"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a73c408dbdc8c66c16cf4470ed757dc0d">llvm::yaml::SIArgumentInfo::ImplicitArgPtr</a></div><div class="ttdeci">std::optional&lt; SIArgument &gt; ImplicitArgPtr</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00172">SIMachineFunctionInfo.h:172</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFrameInfo_html_a9284fd53296d2a2f8ae654d000971000"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a9284fd53296d2a2f8ae654d000971000">llvm::MachineFrameInfo::getObjectSize</a></div><div class="ttdeci">int64_t getObjectSize(int ObjectIdx) const</div><div class="ttdoc">Return the size of the specified object.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00470">MachineFrameInfo.h:470</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html_a163357490841295cd9dd6e15e92e880c"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a163357490841295cd9dd6e15e92e880c">llvm::SIMachineFunctionInfo::splitWWMSpillRegisters</a></div><div class="ttdeci">void splitWWMSpillRegisters(MachineFunction &amp;MF, SmallVectorImpl&lt; std::pair&lt; Register, int &gt;&gt; &amp;CalleeSavedRegs, SmallVectorImpl&lt; std::pair&lt; Register, int &gt;&gt; &amp;ScratchRegs) const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8cpp_source.html#l00289">SIMachineFunctionInfo.cpp:289</a></div></div>
<div class="ttc" id="aLiveIntervals_8h_html"><div class="ttname"><a href="LiveIntervals_8h.html">LiveIntervals.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1Function_html_a5f494edc0a569c7fc9ff4181243be1ed"><div class="ttname"><a href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">llvm::Function::getCallingConv</a></div><div class="ttdeci">CallingConv::ID getCallingConv() const</div><div class="ttdoc">getCallingConv()/setCallingConv(CC) - These method get and set the calling convention of this functio...</div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00237">Function.h:237</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html_abe9cb2c1e57e662992ae50574e1e0669"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#abe9cb2c1e57e662992ae50574e1e0669">llvm::SIMachineFunctionInfo::addPrivateSegmentBuffer</a></div><div class="ttdeci">Register addPrivateSegmentBuffer(const SIRegisterInfo &amp;TRI)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8cpp_source.html#l00220">SIMachineFunctionInfo.cpp:220</a></div></div>
<div class="ttc" id="astructllvm_1_1yaml_1_1SIArgumentInfo_html_a9e9e627cbc58f005c9700fad6dba44c8"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a9e9e627cbc58f005c9700fad6dba44c8">llvm::yaml::SIArgumentInfo::ImplicitBufferPtr</a></div><div class="ttdeci">std::optional&lt; SIArgument &gt; ImplicitBufferPtr</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00173">SIMachineFunctionInfo.h:173</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ARM__MB_html_ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2"><div class="ttname"><a href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">llvm::ARM_MB::ST</a></div><div class="ttdeci">@ ST</div><div class="ttdef"><b>Definition:</b> <a href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00073">ARMBaseInfo.h:73</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html_a31ecea76a64e57b030ad7b2d1e7b226c"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a31ecea76a64e57b030ad7b2d1e7b226c">llvm::SIMachineFunctionInfo::getMaxWavesPerEU</a></div><div class="ttdeci">unsigned getMaxWavesPerEU() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l01006">SIMachineFunctionInfo.h:1006</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html_a06cda8485133e5602199f315fd0c304e"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a06cda8485133e5602199f315fd0c304e">llvm::SIMachineFunctionInfo::initializeBaseYamlFields</a></div><div class="ttdeci">bool initializeBaseYamlFields(const yaml::SIMachineFunctionInfo &amp;YamlMFI, const MachineFunction &amp;MF, PerFunctionMIParsingState &amp;PFS, SMDiagnostic &amp;Error, SMRange &amp;SourceRange)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8cpp_source.html#l00656">SIMachineFunctionInfo.cpp:656</a></div></div>
<div class="ttc" id="aclassllvm_1_1BumpPtrAllocatorImpl_html"><div class="ttname"><a href="classllvm_1_1BumpPtrAllocatorImpl.html">llvm::BumpPtrAllocatorImpl</a></div><div class="ttdoc">Allocate memory in an ever growing pool, as if by bump-pointer.</div><div class="ttdef"><b>Definition:</b> <a href="Allocator_8h_source.html#l00063">Allocator.h:63</a></div></div>
<div class="ttc" id="astructllvm_1_1yaml_1_1SIMachineFunctionInfo_html_a801175ec17220ad7c2f309838f0a50d9"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a801175ec17220ad7c2f309838f0a50d9">llvm::yaml::SIMachineFunctionInfo::SIMachineFunctionInfo</a></div><div class="ttdeci">SIMachineFunctionInfo()=default</div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_aa5aad3f9195b1fd331f449ce9a709da2"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#aa5aad3f9195b1fd331f449ce9a709da2">llvm::TargetRegisterInfo::getMatchingSuperReg</a></div><div class="ttdeci">MCRegister getMatchingSuperReg(MCRegister Reg, unsigned SubIdx, const TargetRegisterClass *RC) const</div><div class="ttdoc">Return a super-register of the specified register Reg so its sub-register of index SubIdx is Reg.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00600">TargetRegisterInfo.h:600</a></div></div>
<div class="ttc" id="aclassllvm_1_1DenseMap_html"><div class="ttname"><a href="classllvm_1_1DenseMap.html">llvm::DenseMap</a></div><div class="ttdef"><b>Definition:</b> <a href="DenseMap_8h_source.html#l00714">DenseMap.h:714</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_a8ae9c5d17b40aa7be0189dd4f12dc315"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a8ae9c5d17b40aa7be0189dd4f12dc315">llvm::MachineRegisterInfo::getCalleeSavedRegs</a></div><div class="ttdeci">const MCPhysReg * getCalleeSavedRegs() const</div><div class="ttdoc">Returns list of callee saved registers.</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00625">MachineRegisterInfo.cpp:625</a></div></div>
<div class="ttc" id="astructllvm_1_1yaml_1_1SIArgumentInfo_html_a5d66404dbaa77294b81fb71ab6e9f2fa"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a5d66404dbaa77294b81fb71ab6e9f2fa">llvm::yaml::SIArgumentInfo::DispatchID</a></div><div class="ttdeci">std::optional&lt; SIArgument &gt; DispatchID</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00161">SIMachineFunctionInfo.h:161</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="anamespacellvm_html_a298184c9a0cd665d7cfc55f6a59204a4"><div class="ttname"><a href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">llvm::MCPhysReg</a></div><div class="ttdeci">uint16_t MCPhysReg</div><div class="ttdoc">An unsigned integer type large enough to represent all physical registers, but not necessarily virtua...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegister_8h_source.html#l00021">MCRegister.h:21</a></div></div>
<div class="ttc" id="astructllvm_1_1yaml_1_1SIMachineFunctionInfo_html_af5a050a54628c01ef397d4485baef00b"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#af5a050a54628c01ef397d4485baef00b">llvm::yaml::SIMachineFunctionInfo::BytesInStackArgArea</a></div><div class="ttdeci">unsigned BytesInStackArgArea</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00274">SIMachineFunctionInfo.h:274</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html_aa2bda992f9537c2e1e71b5f32be52ca0"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#aa2bda992f9537c2e1e71b5f32be52ca0">llvm::SIMachineFunctionInfo::clone</a></div><div class="ttdeci">MachineFunctionInfo * clone(BumpPtrAllocator &amp;Allocator, MachineFunction &amp;DestMF, const DenseMap&lt; MachineBasicBlock *, MachineBasicBlock * &gt; &amp;Src2DstMBB) const override</div><div class="ttdoc">Make a functionally equivalent copy of this MachineFunctionInfo in MF.</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8cpp_source.html#l00206">SIMachineFunctionInfo.cpp:206</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUMachineFunction_html_ab37f1839fd82f8b84b7a2ca87b289c46"><div class="ttname"><a href="classllvm_1_1AMDGPUMachineFunction.html#ab37f1839fd82f8b84b7a2ca87b289c46">llvm::AMDGPUMachineFunction::isEntryFunction</a></div><div class="ttdeci">bool isEntryFunction() const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMachineFunction_8h_source.html#l00082">AMDGPUMachineFunction.h:82</a></div></div>
<div class="ttc" id="anamespacellvm_html_a8154638df88e4eaa568b67b23d463dac"><div class="ttname"><a href="namespacellvm.html#a8154638df88e4eaa568b67b23d463dac">llvm::make_early_inc_range</a></div><div class="ttdeci">iterator_range&lt; early_inc_iterator_impl&lt; detail::IterOfRange&lt; RangeT &gt; &gt; &gt; make_early_inc_range(RangeT &amp;&amp;Range)</div><div class="ttdoc">Make a range that does early increment to allow mutation of the underlying range without disrupting i...</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l00721">STLExtras.h:721</a></div></div>
<div class="ttc" id="astructllvm_1_1yaml_1_1SIMachineFunctionInfo_html_af3b0a37d098278019f07649dc270bb02"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#af3b0a37d098278019f07649dc270bb02">llvm::yaml::SIMachineFunctionInfo::ScavengeFI</a></div><div class="ttdeci">std::optional&lt; FrameIndex &gt; ScavengeFI</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00279">SIMachineFunctionInfo.h:279</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_ab490792bb2387856aeb83267a1bd55d2"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ab490792bb2387856aeb83267a1bd55d2">llvm::MachineRegisterInfo::reserveReg</a></div><div class="ttdeci">void reserveReg(MCRegister PhysReg, const TargetRegisterInfo *TRI)</div><div class="ttdoc">reserveReg  Mark a register as reserved so checks like isAllocatable will not suggest using it.</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00920">MachineRegisterInfo.h:920</a></div></div>
<div class="ttc" id="astructllvm_1_1yaml_1_1SIMachineFunctionInfo_html_a2e7d99cf6836e2e91f35895642a4772b"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a2e7d99cf6836e2e91f35895642a4772b">llvm::yaml::SIMachineFunctionInfo::WWMReservedRegs</a></div><div class="ttdeci">SmallVector&lt; StringValue &gt; WWMReservedRegs</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00268">SIMachineFunctionInfo.h:268</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_a3699f85cc3382ffc17d597837412b27d"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a3699f85cc3382ffc17d597837412b27d">llvm::MachineRegisterInfo::getRegClassOrNull</a></div><div class="ttdeci">const TargetRegisterClass * getRegClassOrNull(Register Reg) const</div><div class="ttdoc">Return the register class of Reg, or null if Reg has not been assigned a register class yet.</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00678">MachineRegisterInfo.h:678</a></div></div>
<div class="ttc" id="aSILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="aclassllvm_1_1MachineFrameInfo_html_a03cf34252938b54f7e86c736f9fd7dc1"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a03cf34252938b54f7e86c736f9fd7dc1">llvm::MachineFrameInfo::CreateFixedObject</a></div><div class="ttdeci">int CreateFixedObject(uint64_t Size, int64_t SPOffset, bool IsImmutable, bool isAliased=false)</div><div class="ttdoc">Create a new object at a fixed location on the stack.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8cpp_source.html#l00083">MachineFrameInfo.cpp:83</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_a5b166ae228ebbfdb96736d6022f3feeda27a385675142c462571165c839e41aa0"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a5b166ae228ebbfdb96736d6022f3feeda27a385675142c462571165c839e41aa0">llvm::CallingConv::AMDGPU_KERNEL</a></div><div class="ttdeci">@ AMDGPU_KERNEL</div><div class="ttdoc">Used for AMDGPU code object kernels.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00197">CallingConv.h:197</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a18fcadd076ad53e6df94e0ca7a80a9ef"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">llvm::MachineFunction::getFrameInfo</a></div><div class="ttdeci">MachineFrameInfo &amp; getFrameInfo()</div><div class="ttdoc">getFrameInfo - Return the frame info object for the current function.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00688">MachineFunction.h:688</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html_a3b564776c915bd764fdcaa5e36525953"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a3b564776c915bd764fdcaa5e36525953">llvm::SIMachineFunctionInfo::getScavengeFI</a></div><div class="ttdeci">int getScavengeFI(MachineFrameInfo &amp;MFI, const SIRegisterInfo &amp;TRI)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8cpp_source.html#l00516">SIMachineFunctionInfo.cpp:516</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html_a592045324d9ab5a208ce36932f3a7c2d"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a592045324d9ab5a208ce36932f3a7c2d">llvm::SIMachineFunctionInfo::allocateVGPRSpillToAGPR</a></div><div class="ttdeci">bool allocateVGPRSpillToAGPR(MachineFunction &amp;MF, int FI, bool isAGPRtoVGPR)</div><div class="ttdoc">Reserve AGPRs or VGPRs to support spilling for FrameIndex FI.</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8cpp_source.html#l00414">SIMachineFunctionInfo.cpp:414</a></div></div>
<div class="ttc" id="astructllvm_1_1yaml_1_1SIMachineFunctionInfo_html_a8a016a817ed7bffc76e08a31542f4a02"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a8a016a817ed7bffc76e08a31542f4a02">llvm::yaml::SIMachineFunctionInfo::LDSSize</a></div><div class="ttdeci">uint32_t LDSSize</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00254">SIMachineFunctionInfo.h:254</a></div></div>
<div class="ttc" id="aSIWholeQuadMode_8cpp_html_a0c198437833c48138f49e3589bd08773"><div class="ttname"><a href="SIWholeQuadMode_8cpp.html#a0c198437833c48138f49e3589bd08773">Mode</a></div><div class="ttdeci">SI Whole Quad Mode</div><div class="ttdef"><b>Definition:</b> <a href="SIWholeQuadMode_8cpp_source.html#l00262">SIWholeQuadMode.cpp:262</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html_a4f0f0772d897594cda8b20cca33028b3"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a4f0f0772d897594cda8b20cca33028b3">llvm::SIMachineFunctionInfo::SIMachineFunctionInfo</a></div><div class="ttdeci">SIMachineFunctionInfo(const SIMachineFunctionInfo &amp;MFI)=default</div></div>
<div class="ttc" id="astructllvm_1_1yaml_1_1SIArgumentInfo_html_a88cb82a772743739bbd017585a6f1a73"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a88cb82a772743739bbd017585a6f1a73">llvm::yaml::SIArgumentInfo::WorkGroupInfo</a></div><div class="ttdeci">std::optional&lt; SIArgument &gt; WorkGroupInfo</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00168">SIMachineFunctionInfo.h:168</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html_a565000e767f6a2f5381abbb683853bbe"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a565000e767f6a2f5381abbb683853bbe">llvm::SIMachineFunctionInfo::getGITPtrLoReg</a></div><div class="ttdeci">Register getGITPtrLoReg(const MachineFunction &amp;MF) const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8cpp_source.html#l00541">SIMachineFunctionInfo.cpp:541</a></div></div>
<div class="ttc" id="astructllvm_1_1yaml_1_1StringValue_html"><div class="ttname"><a href="structllvm_1_1yaml_1_1StringValue.html">llvm::yaml::StringValue</a></div><div class="ttdoc">A wrapper around std::string which contains a source range that's being set during parsing.</div><div class="ttdef"><b>Definition:</b> <a href="MIRYamlMapping_8h_source.html#l00034">MIRYamlMapping.h:34</a></div></div>
<div class="ttc" id="astructllvm_1_1yaml_1_1SIMachineFunctionInfo_html_a5a54cebc219a0ce5b9b3b01976f11c91"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a5a54cebc219a0ce5b9b3b01976f11c91">llvm::yaml::SIMachineFunctionInfo::MemoryBound</a></div><div class="ttdeci">bool MemoryBound</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00259">SIMachineFunctionInfo.h:259</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00258">MachineFunction.h:258</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNTargetMachine_html"><div class="ttname"><a href="classllvm_1_1GCNTargetMachine.html">llvm::GCNTargetMachine</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUTargetMachine_8h_source.html#l00074">AMDGPUTargetMachine.h:74</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFrameInfo_html_a6ba514594eb802f087046edbe201f8f4"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a6ba514594eb802f087046edbe201f8f4">llvm::MachineFrameInfo::setStackID</a></div><div class="ttdeci">void setStackID(int ObjectIdx, uint8_t ID)</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00736">MachineFrameInfo.h:736</a></div></div>
<div class="ttc" id="aclassllvm_1_1MapVector_html_a9318649185cfc66ba4b4eb66d5968e00"><div class="ttname"><a href="classllvm_1_1MapVector.html#a9318649185cfc66ba4b4eb66d5968e00">llvm::MapVector::insert</a></div><div class="ttdeci">std::pair&lt; iterator, bool &gt; insert(const std::pair&lt; KeyT, ValueT &gt; &amp;KV)</div><div class="ttdef"><b>Definition:</b> <a href="MapVector_8h_source.html#l00118">MapVector.h:118</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFrameInfo_html_a1ae307f415a8989475e3f7ddd6eefc8b"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a1ae307f415a8989475e3f7ddd6eefc8b">llvm::MachineFrameInfo::CreateStackObject</a></div><div class="ttdeci">int CreateStackObject(uint64_t Size, Align Alignment, bool isSpillSlot, const AllocaInst *Alloca=nullptr, uint8_t ID=0)</div><div class="ttdoc">Create a new statically sized stack object, returning a nonnegative identifier to represent it.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8cpp_source.html#l00051">MachineFrameInfo.cpp:51</a></div></div>
<div class="ttc" id="aclassllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e.</div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00050">StringRef.h:50</a></div></div>
<div class="ttc" id="astructllvm_1_1yaml_1_1SIArgumentInfo_html_a51a96ea8e2bce5933cefe7036c1bbfb8"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a51a96ea8e2bce5933cefe7036c1bbfb8">llvm::yaml::SIArgumentInfo::DispatchPtr</a></div><div class="ttdeci">std::optional&lt; SIArgument &gt; DispatchPtr</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00158">SIMachineFunctionInfo.h:158</a></div></div>
<div class="ttc" id="aclassuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html_adb6a722f44ce97ecb6dda56ba8d1ac4c"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#adb6a722f44ce97ecb6dda56ba8d1ac4c">llvm::SIMachineFunctionInfo::limitOccupancy</a></div><div class="ttdeci">void limitOccupancy(const MachineFunction &amp;MF)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8cpp_source.html#l00213">SIMachineFunctionInfo.cpp:213</a></div></div>
<div class="ttc" id="alib_2Target_2ARM_2README_8txt_html_a1b45f45820a60c09244a87eb59824aec"><div class="ttname"><a href="lib_2Target_2ARM_2README_8txt.html#a1b45f45820a60c09244a87eb59824aec">S</a></div><div class="ttdeci">add sub stmia L5 ldr r0 bl L_printf $stub Instead of a and a wouldn t it be better to do three moves *Return an aggregate type is even return S</div><div class="ttdef"><b>Definition:</b> <a href="lib_2Target_2ARM_2README_8txt_source.html#l00210">README.txt:210</a></div></div>
<div class="ttc" id="aRISCVRedundantCopyElimination_8cpp_html_a77c69067ae8279bc00ab8757731e90d7"><div class="ttname"><a href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a></div><div class="ttdeci">auto CC</div><div class="ttdef"><b>Definition:</b> <a href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">RISCVRedundantCopyElimination.cpp:79</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_af9f05d3701d61f10054f263eec92da45"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#af9f05d3701d61f10054f263eec92da45">llvm::AMDGPU::isGraphics</a></div><div class="ttdeci">bool isGraphics(CallingConv::ID cc)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l01883">AMDGPUBaseInfo.cpp:1883</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html_ad11ce964b5bd5fa132b60b747c6da45b"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#ad11ce964b5bd5fa132b60b747c6da45b">llvm::SIMachineFunctionInfo::addImplicitBufferPtr</a></div><div class="ttdeci">Register addImplicitBufferPtr(const SIRegisterInfo &amp;TRI)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8cpp_source.html#l00265">SIMachineFunctionInfo.cpp:265</a></div></div>
<div class="ttc" id="astructllvm_1_1ArgInfo_html"><div class="ttname"><a href="structllvm_1_1ArgInfo.html">llvm::ArgInfo</a></div><div class="ttdoc">Helper struct shared between Function Specialization and SCCP Solver.</div><div class="ttdef"><b>Definition:</b> <a href="SCCPSolver_8h_source.html#l00051">SCCPSolver.h:51</a></div></div>
<div class="ttc" id="aSampleProfWriter_8cpp_html_ac5f3689931c7238da06ba00cf1002c62"><div class="ttname"><a href="SampleProfWriter_8cpp.html#ac5f3689931c7238da06ba00cf1002c62">OS</a></div><div class="ttdeci">raw_pwrite_stream &amp; OS</div><div class="ttdef"><b>Definition:</b> <a href="SampleProfWriter_8cpp_source.html#l00053">SampleProfWriter.cpp:53</a></div></div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers.</div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="anamespacellvm_html_ac78c09ae232b2ce188ff590d51e3c268"><div class="ttname"><a href="namespacellvm.html#ac78c09ae232b2ce188ff590d51e3c268">llvm::find_if</a></div><div class="ttdeci">auto find_if(R &amp;&amp;Range, UnaryPredicate P)</div><div class="ttdoc">Provide wrappers to std::find_if which take ranges instead of having to pass begin/end explicitly.</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01762">STLExtras.h:1762</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFrameInfo_html_a2cc8bb867c8949943ca7d88f1db31fde"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a2cc8bb867c8949943ca7d88f1db31fde">llvm::MachineFrameInfo::hasCalls</a></div><div class="ttdeci">bool hasCalls() const</div><div class="ttdoc">Return true if the current function has any function calls.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00613">MachineFrameInfo.h:613</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a8033a325e3f12d6268ad5ae6aa093447"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a8033a325e3f12d6268ad5ae6aa093447">llvm::MachineFunction::cloneInfo</a></div><div class="ttdeci">Ty * cloneInfo(const Ty &amp;Old)</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00779">MachineFunction.h:779</a></div></div>
<div class="ttc" id="aAMDGPULibCalls_8cpp_html_a537c835c34f0b44b6ad2696643754390"><div class="ttname"><a href="AMDGPULibCalls_8cpp.html#a537c835c34f0b44b6ad2696643754390">Callee</a></div><div class="ttdeci">amdgpu Simplify well known AMD library false FunctionCallee Callee</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULibCalls_8cpp_source.html#l00187">AMDGPULibCalls.cpp:187</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a4b437632fd9b97dd36010d85eb363efe">llvm::ISD::FrameIndex</a></div><div class="ttdeci">@ FrameIndex</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00080">ISDOpcodes.h:80</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html_a97509f8c54ec54df287f62902fd2c472"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a97509f8c54ec54df287f62902fd2c472">llvm::SIMachineFunctionInfo::removeDeadFrameIndices</a></div><div class="ttdeci">bool removeDeadFrameIndices(MachineFrameInfo &amp;MFI, bool ResetSGPRSpillStackIDs)</div><div class="ttdoc">If ResetSGPRSpillStackIDs is true, reset the stack ID from sgpr-spill to the default stack.</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8cpp_source.html#l00480">SIMachineFunctionInfo.cpp:480</a></div></div>
<div class="ttc" id="aCallingConv_8h_html"><div class="ttname"><a href="CallingConv_8h.html">CallingConv.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLoweringBase_html_a1ae2ee148379ed3d041b4bce586f7f99"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a1ae2ee148379ed3d041b4bce586f7f99">llvm::TargetLoweringBase::getTargetMachine</a></div><div class="ttdeci">const TargetMachine &amp; getTargetMachine() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00358">TargetLowering.h:358</a></div></div>
<div class="ttc" id="astructllvm_1_1PerFunctionMIParsingState_html"><div class="ttname"><a href="structllvm_1_1PerFunctionMIParsingState.html">llvm::PerFunctionMIParsingState</a></div><div class="ttdef"><b>Definition:</b> <a href="MIParser_8h_source.html#l00162">MIParser.h:162</a></div></div>
<div class="ttc" id="astructllvm_1_1yaml_1_1SIMachineFunctionInfo_html_a6c09f1ebbd201f3dabed263f9247b72b"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a6c09f1ebbd201f3dabed263f9247b72b">llvm::yaml::SIMachineFunctionInfo::Occupancy</a></div><div class="ttdeci">unsigned Occupancy</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00266">SIMachineFunctionInfo.h:266</a></div></div>
<div class="ttc" id="aclassllvm_1_1Any_html"><div class="ttname"><a href="classllvm_1_1Any.html">llvm::Any</a></div><div class="ttdef"><b>Definition:</b> <a href="Any_8h_source.html#l00028">Any.h:28</a></div></div>
<div class="ttc" id="aclassllvm_1_1MapVector_html_a041e60c6f5f9841f3dc74921ea87bec2"><div class="ttname"><a href="classllvm_1_1MapVector.html#a041e60c6f5f9841f3dc74921ea87bec2">llvm::MapVector::count</a></div><div class="ttdeci">size_type count(const KeyT &amp;Key) const</div><div class="ttdef"><b>Definition:</b> <a href="MapVector_8h_source.html#l00143">MapVector.h:143</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a4b21394c138cc5ae719510bb529ee099"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a4b21394c138cc5ae719510bb529ee099">llvm::MachineFunction::getFunction</a></div><div class="ttdeci">Function &amp; getFunction()</div><div class="ttdoc">Return the LLVM function that this machine code represents.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00638">MachineFunction.h:638</a></div></div>
<div class="ttc" id="aclassuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html_a3cbc6457d84c432dea9eb6d83ac711fa"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a3cbc6457d84c432dea9eb6d83ac711fa">llvm::SIMachineFunctionInfo::addQueuePtr</a></div><div class="ttdeci">Register addQueuePtr(const SIRegisterInfo &amp;TRI)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8cpp_source.html#l00236">SIMachineFunctionInfo.cpp:236</a></div></div>
<div class="ttc" id="anamespacellvm_html_a63540526d092e2f4bbc70590b6034f4e"><div class="ttname"><a href="namespacellvm.html#a63540526d092e2f4bbc70590b6034f4e">llvm::toString</a></div><div class="ttdeci">const char * toString(DWARFSectionKind Kind)</div><div class="ttdef"><b>Definition:</b> <a href="DWARFUnitIndex_8h_source.html#l00067">DWARFUnitIndex.h:67</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html_a2e26f63dd33ac9e10bb469a5479cebe5"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a2e26f63dd33ac9e10bb469a5479cebe5">llvm::SIMachineFunctionInfo::getOptionalScavengeFI</a></div><div class="ttdeci">std::optional&lt; int &gt; getOptionalScavengeFI() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00668">SIMachineFunctionInfo.h:668</a></div></div>
<div class="ttc" id="aMachineFrameInfo_8h_html"><div class="ttname"><a href="MachineFrameInfo_8h.html">MachineFrameInfo.h</a></div></div>
<div class="ttc" id="astructllvm_1_1yaml_1_1StringValue_html_a7b5941aef995e9272fb38c7b69fbb6e4"><div class="ttname"><a href="structllvm_1_1yaml_1_1StringValue.html#a7b5941aef995e9272fb38c7b69fbb6e4">llvm::yaml::StringValue::Value</a></div><div class="ttdeci">std::string Value</div><div class="ttdef"><b>Definition:</b> <a href="MIRYamlMapping_8h_source.html#l00035">MIRYamlMapping.h:35</a></div></div>
<div class="ttc" id="aclassllvm_1_1Error_html"><div class="ttname"><a href="classllvm_1_1Error.html">llvm::Error</a></div><div class="ttdoc">Lightweight error class with error context and mandatory checking.</div><div class="ttdef"><b>Definition:</b> <a href="Support_2Error_8h_source.html#l00156">Error.h:156</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_a5b166ae228ebbfdb96736d6022f3feeda9b5e79699935bf721647d44339701860"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a5b166ae228ebbfdb96736d6022f3feeda9b5e79699935bf721647d44339701860">llvm::CallingConv::SPIR_KERNEL</a></div><div class="ttdeci">@ SPIR_KERNEL</div><div class="ttdoc">Used for SPIR kernel functions.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00141">CallingConv.h:141</a></div></div>
<div class="ttc" id="aclassllvm_1_1BitVector_html_a70087136d08e0945efab3c947b5e89c7"><div class="ttname"><a href="classllvm_1_1BitVector.html#a70087136d08e0945efab3c947b5e89c7">llvm::BitVector::setBitsInMask</a></div><div class="ttdeci">void setBitsInMask(const uint32_t *Mask, unsigned MaskWords=~0u)</div><div class="ttdoc">setBitsInMask - Add '1' bits from Mask to this vector.</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00700">BitVector.h:700</a></div></div>
<div class="ttc" id="aclassllvm_1_1SITargetLowering_html"><div class="ttname"><a href="classllvm_1_1SITargetLowering.html">llvm::SITargetLowering</a></div><div class="ttdef"><b>Definition:</b> <a href="SIISelLowering_8h_source.html#l00031">SIISelLowering.h:31</a></div></div>
<div class="ttc" id="aDiagnosticInfo_8h_html"><div class="ttname"><a href="DiagnosticInfo_8h.html">DiagnosticInfo.h</a></div></div>
<div class="ttc" id="aFunction_8h_html"><div class="ttname"><a href="Function_8h.html">Function.h</a></div></div>
<div class="ttc" id="astructllvm_1_1ArgDescriptor_html_a10eb8d8621e2a6987974d6367ad9e1aa"><div class="ttname"><a href="structllvm_1_1ArgDescriptor.html#a10eb8d8621e2a6987974d6367ad9e1aa">llvm::ArgDescriptor::createRegister</a></div><div class="ttdeci">static constexpr ArgDescriptor createRegister(Register Reg, unsigned Mask=~0u)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUArgumentUsageInfo_8h_source.html#l00044">AMDGPUArgumentUsageInfo.h:44</a></div></div>
<div class="ttc" id="aclassllvm_1_1SourceMgr_html_a346262ff27e71aff626fe6548ef8a777adaf658d40b0b4eb15c0350864c87c2b8"><div class="ttname"><a href="classllvm_1_1SourceMgr.html#a346262ff27e71aff626fe6548ef8a777adaf658d40b0b4eb15c0350864c87c2b8">llvm::SourceMgr::DK_Error</a></div><div class="ttdeci">@ DK_Error</div><div class="ttdef"><b>Definition:</b> <a href="Support_2SourceMgr_8h_source.html#l00034">SourceMgr.h:34</a></div></div>
<div class="ttc" id="anamespacellvm_1_1TargetStackID_html_a71392100eb15ba746b1f898986f5d8a5af2af9eb94ff1bc08308bc738d744ee85"><div class="ttname"><a href="namespacellvm_1_1TargetStackID.html#a71392100eb15ba746b1f898986f5d8a5af2af9eb94ff1bc08308bc738d744ee85">llvm::TargetStackID::Default</a></div><div class="ttdeci">@ Default</div><div class="ttdef"><b>Definition:</b> <a href="TargetFrameLowering_8h_source.html#l00028">TargetFrameLowering.h:28</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_a5b166ae228ebbfdb96736d6022f3feeda5c0f66e45afd7c51f4ee51552d8fb606"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a5b166ae228ebbfdb96736d6022f3feeda5c0f66e45afd7c51f4ee51552d8fb606">llvm::CallingConv::AMDGPU_HS</a></div><div class="ttdeci">@ AMDGPU_HS</div><div class="ttdoc">Used for Mesa/AMDPAL hull shaders (= tessellation control shaders).</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00203">CallingConv.h:203</a></div></div>
<div class="ttc" id="anamespacellvm_1_1TargetStackID_html_a71392100eb15ba746b1f898986f5d8a5a29a8016e50342e4598b3cb8a6601694f"><div class="ttname"><a href="namespacellvm_1_1TargetStackID.html#a71392100eb15ba746b1f898986f5d8a5a29a8016e50342e4598b3cb8a6601694f">llvm::TargetStackID::SGPRSpill</a></div><div class="ttdeci">@ SGPRSpill</div><div class="ttdef"><b>Definition:</b> <a href="TargetFrameLowering_8h_source.html#l00029">TargetFrameLowering.h:29</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFrameInfo_html_a91b0115deec3489d7e082a4a13f022ff"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a91b0115deec3489d7e082a4a13f022ff">llvm::MachineFrameInfo::isSpillSlotObjectIndex</a></div><div class="ttdeci">bool isSpillSlotObjectIndex(int ObjectIdx) const</div><div class="ttdoc">Returns true if the specified index corresponds to a spill slot.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00718">MachineFrameInfo.h:718</a></div></div>
<div class="ttc" id="astructllvm_1_1yaml_1_1SIMachineFunctionInfo_html_a58c4552ea5abaeade68a9eed8f2a2bec"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a58c4552ea5abaeade68a9eed8f2a2bec">llvm::yaml::SIMachineFunctionInfo::GDSSize</a></div><div class="ttdeci">uint32_t GDSSize</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00255">SIMachineFunctionInfo.h:255</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html_a70c3243c5660b3ce9919f72b07e12d1a"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a70c3243c5660b3ce9919f72b07e12d1a">llvm::SIMachineFunctionInfo::mayUseAGPRs</a></div><div class="ttdeci">bool mayUseAGPRs(const Function &amp;F) const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8cpp_source.html#l00695">SIMachineFunctionInfo.cpp:695</a></div></div>
<div class="ttc" id="astructllvm_1_1yaml_1_1SIMachineFunctionInfo_html_a18dad3d1a8b82fd293a5af59a4f3138b"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a18dad3d1a8b82fd293a5af59a4f3138b">llvm::yaml::SIMachineFunctionInfo::HasSpilledSGPRs</a></div><div class="ttdeci">bool HasSpilledSGPRs</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00261">SIMachineFunctionInfo.h:261</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFrameInfo_html"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html">llvm::MachineFrameInfo</a></div><div class="ttdoc">The MachineFrameInfo class represents an abstract stack frame until prolog/epilog code is inserted.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00106">MachineFrameInfo.h:106</a></div></div>
<div class="ttc" id="astructllvm_1_1yaml_1_1SIArgumentInfo_html_a803d6f6f03b46f9c067d597646038fe2"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a803d6f6f03b46f9c067d597646038fe2">llvm::yaml::SIArgumentInfo::QueuePtr</a></div><div class="ttdeci">std::optional&lt; SIArgument &gt; QueuePtr</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00159">SIMachineFunctionInfo.h:159</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html_a5dc0a32516ce31f495b440d47287028b"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a5dc0a32516ce31f495b440d47287028b">llvm::MachineRegisterInfo::getType</a></div><div class="ttdeci">LLT getType(Register Reg) const</div><div class="ttdoc">Get the low-level type of Reg or LLT{} if Reg is not a generic (target independent) virtual register.</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00759">MachineRegisterInfo.h:759</a></div></div>
<div class="ttc" id="aRegAllocBasic_8cpp_html_ad5d00e1d77644d95847b9bf8da12b759"><div class="ttname"><a href="RegAllocBasic_8cpp.html#ad5d00e1d77644d95847b9bf8da12b759">Allocator</a></div><div class="ttdeci">Basic Register Allocator</div><div class="ttdef"><b>Definition:</b> <a href="RegAllocBasic_8cpp_source.html#l00143">RegAllocBasic.cpp:143</a></div></div>
<div class="ttc" id="aclassllvm_1_1SMRange_html"><div class="ttname"><a href="classllvm_1_1SMRange.html">llvm::SMRange</a></div><div class="ttdoc">Represents a range in source code.</div><div class="ttdef"><b>Definition:</b> <a href="SMLoc_8h_source.html#l00048">SMLoc.h:48</a></div></div>
<div class="ttc" id="aclassllvm_1_1SIMachineFunctionInfo_html"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html">llvm::SIMachineFunctionInfo</a></div><div class="ttdoc">This class keeps track of the SPI_SP_INPUT_ADDR config register, which tells the hardware which inter...</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00358">SIMachineFunctionInfo.h:358</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_a5b166ae228ebbfdb96736d6022f3feeda91283117ce67ebdae50cc7730694d8f8"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a5b166ae228ebbfdb96736d6022f3feeda91283117ce67ebdae50cc7730694d8f8">llvm::CallingConv::AMDGPU_PS</a></div><div class="ttdeci">@ AMDGPU_PS</div><div class="ttdoc">Used for Mesa/AMDPAL pixel shaders.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00191">CallingConv.h:191</a></div></div>
<div class="ttc" id="astructllvm_1_1yaml_1_1SIArgumentInfo_html_ad4a62c3bd12c696f954f911be1203a20"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIArgumentInfo.html#ad4a62c3bd12c696f954f911be1203a20">llvm::yaml::SIArgumentInfo::WorkItemIDX</a></div><div class="ttdeci">std::optional&lt; SIArgument &gt; WorkItemIDX</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00175">SIMachineFunctionInfo.h:175</a></div></div>
<div class="ttc" id="astructllvm_1_1yaml_1_1SIMachineFunctionInfo_html_a2ce6322058842a2f550cdece7f45a460"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a2ce6322058842a2f550cdece7f45a460">llvm::yaml::SIMachineFunctionInfo::DynLDSAlign</a></div><div class="ttdeci">Align DynLDSAlign</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00256">SIMachineFunctionInfo.h:256</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00042">APFloat.h:42</a></div></div>
<div class="ttc" id="astructllvm_1_1yaml_1_1SIArgument_html_a61a423bbf703639b5544f79020749b97"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIArgument.html#a61a423bbf703639b5544f79020749b97">llvm::yaml::SIArgument::Mask</a></div><div class="ttdeci">std::optional&lt; unsigned &gt; Mask</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00094">SIMachineFunctionInfo.h:94</a></div></div>
<div class="ttc" id="aSIMachineFunctionInfo_8cpp_html_a025033f5c0265d352fedaa25e37f6fe2"><div class="ttname"><a href="SIMachineFunctionInfo_8cpp.html#a025033f5c0265d352fedaa25e37f6fe2">convertArgumentInfo</a></div><div class="ttdeci">static std::optional&lt; yaml::SIArgumentInfo &gt; convertArgumentInfo(const AMDGPUFunctionArgInfo &amp;ArgInfo, const TargetRegisterInfo &amp;TRI)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8cpp_source.html#l00572">SIMachineFunctionInfo.cpp:572</a></div></div>
<div class="ttc" id="astructllvm_1_1yaml_1_1SIArgumentInfo_html_ad8363f7760da238bb3cfdfac8c6c4b1e"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIArgumentInfo.html#ad8363f7760da238bb3cfdfac8c6c4b1e">llvm::yaml::SIArgumentInfo::KernargSegmentPtr</a></div><div class="ttdeci">std::optional&lt; SIArgument &gt; KernargSegmentPtr</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00160">SIMachineFunctionInfo.h:160</a></div></div>
<div class="ttc" id="alib_2CodeGen_2README_8txt_html_a09776db24cf586ec9f1e18f3bae14099"><div class="ttname"><a href="lib_2CodeGen_2README_8txt.html#a09776db24cf586ec9f1e18f3bae14099">BB</a></div><div class="ttdeci">Common register allocation spilling lr str ldr sxth r3 ldr mla r4 can lr mov lr str ldr sxth r3 mla r4 and then merge mul and lr str ldr sxth r3 mla r4 It also increase the likelihood the store may become dead bb27 Successors according to LLVM BB</div><div class="ttdef"><b>Definition:</b> <a href="lib_2CodeGen_2README_8txt_source.html#l00039">README.txt:39</a></div></div>
<div class="ttc" id="astructllvm_1_1yaml_1_1SIArgument_html_a5612812addaf08457c9dd5f13497f7da"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIArgument.html#a5612812addaf08457c9dd5f13497f7da">llvm::yaml::SIArgument::StackOffset</a></div><div class="ttdeci">unsigned StackOffset</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00092">SIMachineFunctionInfo.h:92</a></div></div>
<div class="ttc" id="aMachineFunction_8h_html"><div class="ttname"><a href="MachineFunction_8h.html">MachineFunction.h</a></div></div>
<div class="ttc" id="anamespacellvm_html_af085ea923a328b9fa6a1975f1a4ff987"><div class="ttname"><a href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">llvm::printReg</a></div><div class="ttdeci">Printable printReg(Register Reg, const TargetRegisterInfo *TRI=nullptr, unsigned SubIdx=0, const MachineRegisterInfo *MRI=nullptr)</div><div class="ttdoc">Prints virtual and physical registers with or without a TRI instance.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00111">TargetRegisterInfo.cpp:111</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUMachineFunction_html"><div class="ttname"><a href="classllvm_1_1AMDGPUMachineFunction.html">llvm::AMDGPUMachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMachineFunction_8h_source.html#l00025">AMDGPUMachineFunction.h:25</a></div></div>
<div class="ttc" id="astructllvm_1_1MachineFunctionInfo_html"><div class="ttname"><a href="structllvm_1_1MachineFunctionInfo.html">llvm::MachineFunctionInfo</a></div><div class="ttdoc">MachineFunctionInfo - This class can be derived from and used by targets to hold private target-speci...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00095">MachineFunction.h:95</a></div></div>
<div class="ttc" id="astructllvm_1_1yaml_1_1SIMachineFunctionInfo_html_a74959e0e9a215d043a54ab005c63d1a0"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIMachineFunctionInfo.html#a74959e0e9a215d043a54ab005c63d1a0">llvm::yaml::SIMachineFunctionInfo::MaxKernArgAlign</a></div><div class="ttdeci">Align MaxKernArgAlign</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00253">SIMachineFunctionInfo.h:253</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html_a69fb30748f1b3e8a0affd486a9f59f6d"><div class="ttname"><a href="classllvm_1_1LLT.html#a69fb30748f1b3e8a0affd486a9f59f6d">llvm::LLT::isValid</a></div><div class="ttdeci">constexpr bool isValid() const</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00121">LowLevelTypeImpl.h:121</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUMachineFunction_html_a5b5bc726d50b57e9e82bfd02eecb7e91"><div class="ttname"><a href="classllvm_1_1AMDGPUMachineFunction.html#a5b5bc726d50b57e9e82bfd02eecb7e91">llvm::AMDGPUMachineFunction::MaxKernArgAlign</a></div><div class="ttdeci">Align MaxKernArgAlign</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMachineFunction_8h_source.html#l00032">AMDGPUMachineFunction.h:32</a></div></div>
<div class="ttc" id="aSIRegisterInfo_8h_html"><div class="ttname"><a href="SIRegisterInfo_8h.html">SIRegisterInfo.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html_a3ccbcb69944accbce1daa9f0f77ce915"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a3ccbcb69944accbce1daa9f0f77ce915">llvm::TargetRegisterInfo::getCallPreservedMask</a></div><div class="ttdeci">virtual const uint32_t * getCallPreservedMask(const MachineFunction &amp;MF, CallingConv::ID) const</div><div class="ttdoc">Return a mask of call-preserved registers for the given calling convention on the current function.</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00482">TargetRegisterInfo.h:482</a></div></div>
<div class="ttc" id="aAMDGPUTargetMachine_8h_html"><div class="ttname"><a href="AMDGPUTargetMachine_8h.html">AMDGPUTargetMachine.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html_af1cac137734c6a529d531d011a32e9f6"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#af1cac137734c6a529d531d011a32e9f6">llvm::TargetRegisterClass::getRegisters</a></div><div class="ttdeci">iterator_range&lt; SmallVectorImpl&lt; MCPhysReg &gt;::const_iterator &gt; getRegisters() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00085">TargetRegisterInfo.h:85</a></div></div>
<div class="ttc" id="astructllvm_1_1yaml_1_1SIArgumentInfo_html_a98bcda097f96f762a3434c7af027a28f"><div class="ttname"><a href="structllvm_1_1yaml_1_1SIArgumentInfo.html#a98bcda097f96f762a3434c7af027a28f">llvm::yaml::SIArgumentInfo::LDSKernelId</a></div><div class="ttdeci">std::optional&lt; SIArgument &gt; LDSKernelId</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00169">SIMachineFunctionInfo.h:169</a></div></div>
<div class="ttc" id="aMIParser_8h_html"><div class="ttname"><a href="MIParser_8h.html">MIParser.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCRegister_html"><div class="ttname"><a href="classllvm_1_1MCRegister.html">llvm::MCRegister</a></div><div class="ttdoc">Wrapper class representing physical registers. Should be passed by value.</div><div class="ttdef"><b>Definition:</b> <a href="MCRegister_8h_source.html#l00024">MCRegister.h:24</a></div></div>
<div class="ttc" id="aAMDGPUBaseInfo_8h_html"><div class="ttname"><a href="AMDGPUBaseInfo_8h.html">AMDGPUBaseInfo.h</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 10:10:22 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
