
Cviceni3_Mandelbrot_HSE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001d78  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000014  08001f10  08001f10  00011f10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08001f24  08001f24  00011f24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08001f28  08001f28  00011f28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000408  20000000  08001f2c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000220  20000408  08002334  00020408  2**2
                  ALLOC
  7 ._user_heap_stack 00000400  20000628  08002334  00020628  2**0
                  ALLOC
  8 .ARM.attributes 00000030  00000000  00000000  00020408  2**0
                  CONTENTS, READONLY
  9 .debug_info   000036f4  00000000  00000000  00020438  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00000a72  00000000  00000000  00023b2c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000220  00000000  00000000  000245a0  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000001c8  00000000  00000000  000247c0  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   000010c2  00000000  00000000  00024988  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000011ba  00000000  00000000  00025a4a  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  00026c04  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00000950  00000000  00000000  00026c80  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000408 	.word	0x20000408
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08001ef8 	.word	0x08001ef8

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	2000040c 	.word	0x2000040c
 80001d4:	08001ef8 	.word	0x08001ef8

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000316:	f1a4 0401 	sub.w	r4, r4, #1
 800031a:	d1e9      	bne.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f092 0f00 	teq	r2, #0
 80004c2:	bf14      	ite	ne
 80004c4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004c8:	4770      	bxeq	lr
 80004ca:	b530      	push	{r4, r5, lr}
 80004cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d8:	e720      	b.n	800031c <__adddf3+0x138>
 80004da:	bf00      	nop

080004dc <__aeabi_ul2d>:
 80004dc:	ea50 0201 	orrs.w	r2, r0, r1
 80004e0:	bf08      	it	eq
 80004e2:	4770      	bxeq	lr
 80004e4:	b530      	push	{r4, r5, lr}
 80004e6:	f04f 0500 	mov.w	r5, #0
 80004ea:	e00a      	b.n	8000502 <__aeabi_l2d+0x16>

080004ec <__aeabi_l2d>:
 80004ec:	ea50 0201 	orrs.w	r2, r0, r1
 80004f0:	bf08      	it	eq
 80004f2:	4770      	bxeq	lr
 80004f4:	b530      	push	{r4, r5, lr}
 80004f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004fa:	d502      	bpl.n	8000502 <__aeabi_l2d+0x16>
 80004fc:	4240      	negs	r0, r0
 80004fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000502:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000506:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800050a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800050e:	f43f aedc 	beq.w	80002ca <__adddf3+0xe6>
 8000512:	f04f 0203 	mov.w	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800052a:	f1c2 0320 	rsb	r3, r2, #32
 800052e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000532:	fa20 f002 	lsr.w	r0, r0, r2
 8000536:	fa01 fe03 	lsl.w	lr, r1, r3
 800053a:	ea40 000e 	orr.w	r0, r0, lr
 800053e:	fa21 f102 	lsr.w	r1, r1, r2
 8000542:	4414      	add	r4, r2
 8000544:	e6c1      	b.n	80002ca <__adddf3+0xe6>
 8000546:	bf00      	nop

08000548 <__gedf2>:
 8000548:	f04f 3cff 	mov.w	ip, #4294967295
 800054c:	e006      	b.n	800055c <__cmpdf2+0x4>
 800054e:	bf00      	nop

08000550 <__ledf2>:
 8000550:	f04f 0c01 	mov.w	ip, #1
 8000554:	e002      	b.n	800055c <__cmpdf2+0x4>
 8000556:	bf00      	nop

08000558 <__cmpdf2>:
 8000558:	f04f 0c01 	mov.w	ip, #1
 800055c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000560:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000564:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000568:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800056c:	bf18      	it	ne
 800056e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000572:	d01b      	beq.n	80005ac <__cmpdf2+0x54>
 8000574:	b001      	add	sp, #4
 8000576:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800057a:	bf0c      	ite	eq
 800057c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000580:	ea91 0f03 	teqne	r1, r3
 8000584:	bf02      	ittt	eq
 8000586:	ea90 0f02 	teqeq	r0, r2
 800058a:	2000      	moveq	r0, #0
 800058c:	4770      	bxeq	lr
 800058e:	f110 0f00 	cmn.w	r0, #0
 8000592:	ea91 0f03 	teq	r1, r3
 8000596:	bf58      	it	pl
 8000598:	4299      	cmppl	r1, r3
 800059a:	bf08      	it	eq
 800059c:	4290      	cmpeq	r0, r2
 800059e:	bf2c      	ite	cs
 80005a0:	17d8      	asrcs	r0, r3, #31
 80005a2:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80005a6:	f040 0001 	orr.w	r0, r0, #1
 80005aa:	4770      	bx	lr
 80005ac:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80005b0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80005b4:	d102      	bne.n	80005bc <__cmpdf2+0x64>
 80005b6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80005ba:	d107      	bne.n	80005cc <__cmpdf2+0x74>
 80005bc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80005c0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80005c4:	d1d6      	bne.n	8000574 <__cmpdf2+0x1c>
 80005c6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80005ca:	d0d3      	beq.n	8000574 <__cmpdf2+0x1c>
 80005cc:	f85d 0b04 	ldr.w	r0, [sp], #4
 80005d0:	4770      	bx	lr
 80005d2:	bf00      	nop

080005d4 <__aeabi_cdrcmple>:
 80005d4:	4684      	mov	ip, r0
 80005d6:	4610      	mov	r0, r2
 80005d8:	4662      	mov	r2, ip
 80005da:	468c      	mov	ip, r1
 80005dc:	4619      	mov	r1, r3
 80005de:	4663      	mov	r3, ip
 80005e0:	e000      	b.n	80005e4 <__aeabi_cdcmpeq>
 80005e2:	bf00      	nop

080005e4 <__aeabi_cdcmpeq>:
 80005e4:	b501      	push	{r0, lr}
 80005e6:	f7ff ffb7 	bl	8000558 <__cmpdf2>
 80005ea:	2800      	cmp	r0, #0
 80005ec:	bf48      	it	mi
 80005ee:	f110 0f00 	cmnmi.w	r0, #0
 80005f2:	bd01      	pop	{r0, pc}

080005f4 <__aeabi_dcmpeq>:
 80005f4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005f8:	f7ff fff4 	bl	80005e4 <__aeabi_cdcmpeq>
 80005fc:	bf0c      	ite	eq
 80005fe:	2001      	moveq	r0, #1
 8000600:	2000      	movne	r0, #0
 8000602:	f85d fb08 	ldr.w	pc, [sp], #8
 8000606:	bf00      	nop

08000608 <__aeabi_dcmplt>:
 8000608:	f84d ed08 	str.w	lr, [sp, #-8]!
 800060c:	f7ff ffea 	bl	80005e4 <__aeabi_cdcmpeq>
 8000610:	bf34      	ite	cc
 8000612:	2001      	movcc	r0, #1
 8000614:	2000      	movcs	r0, #0
 8000616:	f85d fb08 	ldr.w	pc, [sp], #8
 800061a:	bf00      	nop

0800061c <__aeabi_dcmple>:
 800061c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000620:	f7ff ffe0 	bl	80005e4 <__aeabi_cdcmpeq>
 8000624:	bf94      	ite	ls
 8000626:	2001      	movls	r0, #1
 8000628:	2000      	movhi	r0, #0
 800062a:	f85d fb08 	ldr.w	pc, [sp], #8
 800062e:	bf00      	nop

08000630 <__aeabi_dcmpge>:
 8000630:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000634:	f7ff ffce 	bl	80005d4 <__aeabi_cdrcmple>
 8000638:	bf94      	ite	ls
 800063a:	2001      	movls	r0, #1
 800063c:	2000      	movhi	r0, #0
 800063e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000642:	bf00      	nop

08000644 <__aeabi_dcmpgt>:
 8000644:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000648:	f7ff ffc4 	bl	80005d4 <__aeabi_cdrcmple>
 800064c:	bf34      	ite	cc
 800064e:	2001      	movcc	r0, #1
 8000650:	2000      	movcs	r0, #0
 8000652:	f85d fb08 	ldr.w	pc, [sp], #8
 8000656:	bf00      	nop

08000658 <__aeabi_d2f>:
 8000658:	ea4f 0241 	mov.w	r2, r1, lsl #1
 800065c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000660:	bf24      	itt	cs
 8000662:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000666:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 800066a:	d90d      	bls.n	8000688 <__aeabi_d2f+0x30>
 800066c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000670:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000674:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000678:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 800067c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000680:	bf08      	it	eq
 8000682:	f020 0001 	biceq.w	r0, r0, #1
 8000686:	4770      	bx	lr
 8000688:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 800068c:	d121      	bne.n	80006d2 <__aeabi_d2f+0x7a>
 800068e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000692:	bfbc      	itt	lt
 8000694:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000698:	4770      	bxlt	lr
 800069a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800069e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80006a2:	f1c2 0218 	rsb	r2, r2, #24
 80006a6:	f1c2 0c20 	rsb	ip, r2, #32
 80006aa:	fa10 f30c 	lsls.w	r3, r0, ip
 80006ae:	fa20 f002 	lsr.w	r0, r0, r2
 80006b2:	bf18      	it	ne
 80006b4:	f040 0001 	orrne.w	r0, r0, #1
 80006b8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80006bc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80006c0:	fa03 fc0c 	lsl.w	ip, r3, ip
 80006c4:	ea40 000c 	orr.w	r0, r0, ip
 80006c8:	fa23 f302 	lsr.w	r3, r3, r2
 80006cc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80006d0:	e7cc      	b.n	800066c <__aeabi_d2f+0x14>
 80006d2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80006d6:	d107      	bne.n	80006e8 <__aeabi_d2f+0x90>
 80006d8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80006dc:	bf1e      	ittt	ne
 80006de:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 80006e2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 80006e6:	4770      	bxne	lr
 80006e8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 80006ec:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80006f0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80006f4:	4770      	bx	lr
 80006f6:	bf00      	nop

080006f8 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80006f8:	b480      	push	{r7}
 80006fa:	b083      	sub	sp, #12
 80006fc:	af00      	add	r7, sp, #0
 80006fe:	4603      	mov	r3, r0
 8000700:	6039      	str	r1, [r7, #0]
 8000702:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8000704:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000708:	2b00      	cmp	r3, #0
 800070a:	da0b      	bge.n	8000724 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800070c:	490d      	ldr	r1, [pc, #52]	; (8000744 <NVIC_SetPriority+0x4c>)
 800070e:	79fb      	ldrb	r3, [r7, #7]
 8000710:	f003 030f 	and.w	r3, r3, #15
 8000714:	3b04      	subs	r3, #4
 8000716:	683a      	ldr	r2, [r7, #0]
 8000718:	b2d2      	uxtb	r2, r2
 800071a:	0112      	lsls	r2, r2, #4
 800071c:	b2d2      	uxtb	r2, r2
 800071e:	440b      	add	r3, r1
 8000720:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000722:	e009      	b.n	8000738 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000724:	4908      	ldr	r1, [pc, #32]	; (8000748 <NVIC_SetPriority+0x50>)
 8000726:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800072a:	683a      	ldr	r2, [r7, #0]
 800072c:	b2d2      	uxtb	r2, r2
 800072e:	0112      	lsls	r2, r2, #4
 8000730:	b2d2      	uxtb	r2, r2
 8000732:	440b      	add	r3, r1
 8000734:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000738:	bf00      	nop
 800073a:	370c      	adds	r7, #12
 800073c:	46bd      	mov	sp, r7
 800073e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000742:	4770      	bx	lr
 8000744:	e000ed00 	.word	0xe000ed00
 8000748:	e000e100 	.word	0xe000e100

0800074c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	b082      	sub	sp, #8
 8000750:	af00      	add	r7, sp, #0
 8000752:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	3b01      	subs	r3, #1
 8000758:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800075c:	d301      	bcc.n	8000762 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800075e:	2301      	movs	r3, #1
 8000760:	e00f      	b.n	8000782 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000762:	4a0a      	ldr	r2, [pc, #40]	; (800078c <SysTick_Config+0x40>)
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	3b01      	subs	r3, #1
 8000768:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800076a:	210f      	movs	r1, #15
 800076c:	f04f 30ff 	mov.w	r0, #4294967295
 8000770:	f7ff ffc2 	bl	80006f8 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000774:	4b05      	ldr	r3, [pc, #20]	; (800078c <SysTick_Config+0x40>)
 8000776:	2200      	movs	r2, #0
 8000778:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800077a:	4b04      	ldr	r3, [pc, #16]	; (800078c <SysTick_Config+0x40>)
 800077c:	2207      	movs	r2, #7
 800077e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000780:	2300      	movs	r3, #0
}
 8000782:	4618      	mov	r0, r3
 8000784:	3708      	adds	r7, #8
 8000786:	46bd      	mov	sp, r7
 8000788:	bd80      	pop	{r7, pc}
 800078a:	bf00      	nop
 800078c:	e000e010 	.word	0xe000e010

08000790 <SysTick_Handler>:
#define pixelHeight 32
#define tholdCenter 4

volatile uint32_t ticks = 0;

void SysTick_Handler(void) {
 8000790:	b480      	push	{r7}
 8000792:	af00      	add	r7, sp, #0
	ticks++;
 8000794:	4b04      	ldr	r3, [pc, #16]	; (80007a8 <SysTick_Handler+0x18>)
 8000796:	681b      	ldr	r3, [r3, #0]
 8000798:	3301      	adds	r3, #1
 800079a:	4a03      	ldr	r2, [pc, #12]	; (80007a8 <SysTick_Handler+0x18>)
 800079c:	6013      	str	r3, [r2, #0]
}
 800079e:	bf00      	nop
 80007a0:	46bd      	mov	sp, r7
 80007a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a6:	4770      	bx	lr
 80007a8:	20000424 	.word	0x20000424

080007ac <Mandelbrot_Measure>:

int Mandelbrot_Measure()
	{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b08e      	sub	sp, #56	; 0x38
 80007b0:	af00      	add	r7, sp, #0

	float centerX = 1.5;
 80007b2:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 80007b6:	623b      	str	r3, [r7, #32]
	float centerY = 1;
 80007b8:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80007bc:	61fb      	str	r3, [r7, #28]
    float zoomX =  1;
 80007be:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80007c2:	61bb      	str	r3, [r7, #24]
    float zoomY = 1;
 80007c4:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80007c8:	617b      	str	r3, [r7, #20]

	GPIOWrite(RGBLED_BLUE,false);
 80007ca:	2200      	movs	r2, #0
 80007cc:	2109      	movs	r1, #9
 80007ce:	484f      	ldr	r0, [pc, #316]	; (800090c <Mandelbrot_Measure+0x160>)
 80007d0:	f001 f83a 	bl	8001848 <GPIOWrite>

	uint32_t time = ticks;
 80007d4:	4b4e      	ldr	r3, [pc, #312]	; (8000910 <Mandelbrot_Measure+0x164>)
 80007d6:	681b      	ldr	r3, [r3, #0]
 80007d8:	613b      	str	r3, [r7, #16]

		for (int yy = 0; yy < pixelHeight; yy++)
 80007da:	2300      	movs	r3, #0
 80007dc:	637b      	str	r3, [r7, #52]	; 0x34
 80007de:	e084      	b.n	80008ea <Mandelbrot_Measure+0x13e>
		      {
		        for (int xx = 0; xx < pixelWidth; xx++)
 80007e0:	2300      	movs	r3, #0
 80007e2:	633b      	str	r3, [r7, #48]	; 0x30
 80007e4:	e07b      	b.n	80008de <Mandelbrot_Measure+0x132>
		        {
		          float x0 = xx;
 80007e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80007e8:	ee07 3a90 	vmov	s15, r3
 80007ec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80007f0:	edc7 7a03 	vstr	s15, [r7, #12]
		          float y0 = yy;
 80007f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80007f6:	ee07 3a90 	vmov	s15, r3
 80007fa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80007fe:	edc7 7a02 	vstr	s15, [r7, #8]
		          x0 = x0 / (pixelWidth / 2 * zoomX) - centerX;
 8000802:	edd7 7a06 	vldr	s15, [r7, #24]
 8000806:	ed9f 7a43 	vldr	s14, [pc, #268]	; 8000914 <Mandelbrot_Measure+0x168>
 800080a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800080e:	edd7 6a03 	vldr	s13, [r7, #12]
 8000812:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8000816:	edd7 7a08 	vldr	s15, [r7, #32]
 800081a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800081e:	edc7 7a03 	vstr	s15, [r7, #12]
		          y0 = y0 / (pixelHeight / 2 * zoomY) - centerY;
 8000822:	edd7 7a05 	vldr	s15, [r7, #20]
 8000826:	eeb3 7a00 	vmov.f32	s14, #48	; 0x41800000  16.0
 800082a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800082e:	edd7 6a02 	vldr	s13, [r7, #8]
 8000832:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8000836:	edd7 7a07 	vldr	s15, [r7, #28]
 800083a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800083e:	edc7 7a02 	vstr	s15, [r7, #8]

		          float x = 0;
 8000842:	f04f 0300 	mov.w	r3, #0
 8000846:	62fb      	str	r3, [r7, #44]	; 0x2c
		          float y = 0;
 8000848:	f04f 0300 	mov.w	r3, #0
 800084c:	62bb      	str	r3, [r7, #40]	; 0x28
		          float xtemp = 0;
 800084e:	f04f 0300 	mov.w	r3, #0
 8000852:	607b      	str	r3, [r7, #4]

		          int iter = 0;
 8000854:	2300      	movs	r3, #0
 8000856:	627b      	str	r3, [r7, #36]	; 0x24

		          while (((x * x + y * y) < 4) && (iter < 9))
 8000858:	e026      	b.n	80008a8 <Mandelbrot_Measure+0xfc>
		          {
		            xtemp = x * x - y * y + x0;
 800085a:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 800085e:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8000862:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000866:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 800086a:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800086e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000872:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000876:	edd7 7a03 	vldr	s15, [r7, #12]
 800087a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800087e:	edc7 7a01 	vstr	s15, [r7, #4]
		            y = 2 * x * y + y0;
 8000882:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8000886:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800088a:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800088e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000892:	edd7 7a02 	vldr	s15, [r7, #8]
 8000896:	ee77 7a27 	vadd.f32	s15, s14, s15
 800089a:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
		            x = xtemp;
 800089e:	687b      	ldr	r3, [r7, #4]
 80008a0:	62fb      	str	r3, [r7, #44]	; 0x2c
		            iter++;
 80008a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008a4:	3301      	adds	r3, #1
 80008a6:	627b      	str	r3, [r7, #36]	; 0x24
		          while (((x * x + y * y) < 4) && (iter < 9))
 80008a8:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 80008ac:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80008b0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80008b4:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 80008b8:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80008bc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80008c0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80008c4:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 80008c8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80008cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80008d0:	d502      	bpl.n	80008d8 <Mandelbrot_Measure+0x12c>
 80008d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008d4:	2b08      	cmp	r3, #8
 80008d6:	ddc0      	ble.n	800085a <Mandelbrot_Measure+0xae>
		        for (int xx = 0; xx < pixelWidth; xx++)
 80008d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80008da:	3301      	adds	r3, #1
 80008dc:	633b      	str	r3, [r7, #48]	; 0x30
 80008de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80008e0:	2b7f      	cmp	r3, #127	; 0x7f
 80008e2:	dd80      	ble.n	80007e6 <Mandelbrot_Measure+0x3a>
		for (int yy = 0; yy < pixelHeight; yy++)
 80008e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80008e6:	3301      	adds	r3, #1
 80008e8:	637b      	str	r3, [r7, #52]	; 0x34
 80008ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80008ec:	2b1f      	cmp	r3, #31
 80008ee:	f77f af77 	ble.w	80007e0 <Mandelbrot_Measure+0x34>
		          }
		        }
		      }
		GPIOWrite(RGBLED_BLUE,true);
 80008f2:	2201      	movs	r2, #1
 80008f4:	2109      	movs	r1, #9
 80008f6:	4805      	ldr	r0, [pc, #20]	; (800090c <Mandelbrot_Measure+0x160>)
 80008f8:	f000 ffa6 	bl	8001848 <GPIOWrite>
		return ticks-time;
 80008fc:	4b04      	ldr	r3, [pc, #16]	; (8000910 <Mandelbrot_Measure+0x164>)
 80008fe:	681a      	ldr	r2, [r3, #0]
 8000900:	693b      	ldr	r3, [r7, #16]
 8000902:	1ad3      	subs	r3, r2, r3

	}
 8000904:	4618      	mov	r0, r3
 8000906:	3738      	adds	r7, #56	; 0x38
 8000908:	46bd      	mov	sp, r7
 800090a:	bd80      	pop	{r7, pc}
 800090c:	40020000 	.word	0x40020000
 8000910:	20000424 	.word	0x20000424
 8000914:	42800000 	.word	0x42800000

08000918 <Draw_Mandelbrot>:

void Draw_Mandelbrot(float centerX,float centerY,float zoomX,float zoomY)
	{
 8000918:	b580      	push	{r7, lr}
 800091a:	b08e      	sub	sp, #56	; 0x38
 800091c:	af00      	add	r7, sp, #0
 800091e:	ed87 0a03 	vstr	s0, [r7, #12]
 8000922:	edc7 0a02 	vstr	s1, [r7, #8]
 8000926:	ed87 1a01 	vstr	s2, [r7, #4]
 800092a:	edc7 1a00 	vstr	s3, [r7]
   // MBED_LCD_FillRect(33, 0, 128, 32, false);
   // MBED_LCD_FillRect(0, 9, 128, 32, false);

   // MBED_LCD_VideoRam2LCD();

		for (int yy = 0; yy < pixelHeight; yy++)
 800092e:	2300      	movs	r3, #0
 8000930:	637b      	str	r3, [r7, #52]	; 0x34
 8000932:	e0b5      	b.n	8000aa0 <Draw_Mandelbrot+0x188>
		      {
		        for (int xx = 0; xx < pixelWidth; xx++)
 8000934:	2300      	movs	r3, #0
 8000936:	633b      	str	r3, [r7, #48]	; 0x30
 8000938:	e0ab      	b.n	8000a92 <Draw_Mandelbrot+0x17a>
		        {
		          float x0 = xx;
 800093a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800093c:	ee07 3a90 	vmov	s15, r3
 8000940:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000944:	edc7 7a08 	vstr	s15, [r7, #32]
		          float y0 = yy;
 8000948:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800094a:	ee07 3a90 	vmov	s15, r3
 800094e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000952:	edc7 7a07 	vstr	s15, [r7, #28]
		          x0 = x0 / (pixelWidth / 2 * zoomX) - centerX;
 8000956:	edd7 7a01 	vldr	s15, [r7, #4]
 800095a:	ed9f 7a56 	vldr	s14, [pc, #344]	; 8000ab4 <Draw_Mandelbrot+0x19c>
 800095e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000962:	edd7 6a08 	vldr	s13, [r7, #32]
 8000966:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800096a:	edd7 7a03 	vldr	s15, [r7, #12]
 800096e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000972:	edc7 7a08 	vstr	s15, [r7, #32]
		          y0 = y0 / (pixelHeight / 2 * zoomY) - centerY;
 8000976:	edd7 7a00 	vldr	s15, [r7]
 800097a:	eeb3 7a00 	vmov.f32	s14, #48	; 0x41800000  16.0
 800097e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000982:	edd7 6a07 	vldr	s13, [r7, #28]
 8000986:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800098a:	edd7 7a02 	vldr	s15, [r7, #8]
 800098e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000992:	edc7 7a07 	vstr	s15, [r7, #28]
		          // z = z * z + c

		          float x = 0;
 8000996:	f04f 0300 	mov.w	r3, #0
 800099a:	62fb      	str	r3, [r7, #44]	; 0x2c
		          float y = 0;
 800099c:	f04f 0300 	mov.w	r3, #0
 80009a0:	62bb      	str	r3, [r7, #40]	; 0x28
		          float xtemp = 0;
 80009a2:	f04f 0300 	mov.w	r3, #0
 80009a6:	61bb      	str	r3, [r7, #24]

		          int iter = 0;
 80009a8:	2300      	movs	r3, #0
 80009aa:	627b      	str	r3, [r7, #36]	; 0x24

		          while (((x * x + y * y) < 4) && (iter < 9))
 80009ac:	e026      	b.n	80009fc <Draw_Mandelbrot+0xe4>
		          {
		            xtemp = x * x - y * y + x0;
 80009ae:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 80009b2:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80009b6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80009ba:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 80009be:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80009c2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80009c6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80009ca:	edd7 7a08 	vldr	s15, [r7, #32]
 80009ce:	ee77 7a27 	vadd.f32	s15, s14, s15
 80009d2:	edc7 7a06 	vstr	s15, [r7, #24]
		            y = 2 * x * y + y0;
 80009d6:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80009da:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80009de:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80009e2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80009e6:	edd7 7a07 	vldr	s15, [r7, #28]
 80009ea:	ee77 7a27 	vadd.f32	s15, s14, s15
 80009ee:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
		            x = xtemp;
 80009f2:	69bb      	ldr	r3, [r7, #24]
 80009f4:	62fb      	str	r3, [r7, #44]	; 0x2c
		            iter++;
 80009f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009f8:	3301      	adds	r3, #1
 80009fa:	627b      	str	r3, [r7, #36]	; 0x24
		          while (((x * x + y * y) < 4) && (iter < 9))
 80009fc:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8000a00:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8000a04:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000a08:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 8000a0c:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8000a10:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000a14:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000a18:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8000a1c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000a20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000a24:	d502      	bpl.n	8000a2c <Draw_Mandelbrot+0x114>
 8000a26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a28:	2b08      	cmp	r3, #8
 8000a2a:	ddc0      	ble.n	80009ae <Draw_Mandelbrot+0x96>
		          }

		          float z = x * x + y * y;
 8000a2c:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8000a30:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8000a34:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000a38:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 8000a3c:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8000a40:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000a44:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000a48:	edc7 7a05 	vstr	s15, [r7, #20]

                  if((xx < 33)&&((yy < 9)))
 8000a4c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000a4e:	2b20      	cmp	r3, #32
 8000a50:	dc02      	bgt.n	8000a58 <Draw_Mandelbrot+0x140>
 8000a52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000a54:	2b08      	cmp	r3, #8
 8000a56:	dd19      	ble.n	8000a8c <Draw_Mandelbrot+0x174>

                  }
                  else
                  {

    		          if (z < tholdCenter)
 8000a58:	edd7 7a05 	vldr	s15, [r7, #20]
 8000a5c:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8000a60:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000a64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000a68:	d508      	bpl.n	8000a7c <Draw_Mandelbrot+0x164>
    		          MBED_LCD_PutPixel(xx, yy, true);
 8000a6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000a6c:	b2db      	uxtb	r3, r3
 8000a6e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000a70:	b2d1      	uxtb	r1, r2
 8000a72:	2201      	movs	r2, #1
 8000a74:	4618      	mov	r0, r3
 8000a76:	f000 fc45 	bl	8001304 <MBED_LCD_PutPixel>
 8000a7a:	e007      	b.n	8000a8c <Draw_Mandelbrot+0x174>
    		          else
    		          MBED_LCD_PutPixel(xx, yy, false);
 8000a7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000a7e:	b2db      	uxtb	r3, r3
 8000a80:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000a82:	b2d1      	uxtb	r1, r2
 8000a84:	2200      	movs	r2, #0
 8000a86:	4618      	mov	r0, r3
 8000a88:	f000 fc3c 	bl	8001304 <MBED_LCD_PutPixel>
		        for (int xx = 0; xx < pixelWidth; xx++)
 8000a8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000a8e:	3301      	adds	r3, #1
 8000a90:	633b      	str	r3, [r7, #48]	; 0x30
 8000a92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000a94:	2b7f      	cmp	r3, #127	; 0x7f
 8000a96:	f77f af50 	ble.w	800093a <Draw_Mandelbrot+0x22>
		for (int yy = 0; yy < pixelHeight; yy++)
 8000a9a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000a9c:	3301      	adds	r3, #1
 8000a9e:	637b      	str	r3, [r7, #52]	; 0x34
 8000aa0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000aa2:	2b1f      	cmp	r3, #31
 8000aa4:	f77f af46 	ble.w	8000934 <Draw_Mandelbrot+0x1c>


                  }
		        }
		      }
		MBED_LCD_VideoRam2LCD();
 8000aa8:	f000 fc0a 	bl	80012c0 <MBED_LCD_VideoRam2LCD>


	}
 8000aac:	bf00      	nop
 8000aae:	3738      	adds	r7, #56	; 0x38
 8000ab0:	46bd      	mov	sp, r7
 8000ab2:	bd80      	pop	{r7, pc}
 8000ab4:	42800000 	.word	0x42800000

08000ab8 <Draw_String>:

void Draw_String(int cislo)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	b088      	sub	sp, #32
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	6078      	str	r0, [r7, #4]

   // MBED_LCD_FillRect(0,0,128,32,false);

	char s[20];

	sprintf(s,"%d",cislo);
 8000ac0:	f107 030c 	add.w	r3, r7, #12
 8000ac4:	687a      	ldr	r2, [r7, #4]
 8000ac6:	4908      	ldr	r1, [pc, #32]	; (8000ae8 <Draw_String+0x30>)
 8000ac8:	4618      	mov	r0, r3
 8000aca:	f001 f9db 	bl	8001e84 <siprintf>

    MBED_LCD_WriteStringXY(s,0,0);
 8000ace:	f107 030c 	add.w	r3, r7, #12
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	2100      	movs	r1, #0
 8000ad6:	4618      	mov	r0, r3
 8000ad8:	f000 fbcc 	bl	8001274 <MBED_LCD_WriteStringXY>
    MBED_LCD_VideoRam2LCD();
 8000adc:	f000 fbf0 	bl	80012c0 <MBED_LCD_VideoRam2LCD>

}
 8000ae0:	bf00      	nop
 8000ae2:	3720      	adds	r7, #32
 8000ae4:	46bd      	mov	sp, r7
 8000ae6:	bd80      	pop	{r7, pc}
 8000ae8:	08001f10 	.word	0x08001f10
 8000aec:	00000000 	.word	0x00000000

08000af0 <main>:

int main(void) {
 8000af0:	b590      	push	{r4, r7, lr}
 8000af2:	b08b      	sub	sp, #44	; 0x2c
 8000af4:	af02      	add	r7, sp, #8


	////////// CON ///////////////////////////////////////////////////////////////////////////////////////////////////////////////

    SystemCoreClockUpdate();
 8000af6:	f001 f86b 	bl	8001bd0 <SystemCoreClockUpdate>

	SetClock100MHz(clockSourceHSE);
 8000afa:	2001      	movs	r0, #1
 8000afc:	f000 fec4 	bl	8001888 <SetClock100MHz>
 // SetClockHSI();
	SysTick_Config(100000000 / 1000);
 8000b00:	48ab      	ldr	r0, [pc, #684]	; (8000db0 <main+0x2c0>)
 8000b02:	f7ff fe23 	bl	800074c <SysTick_Config>
//	SysTick_Config(SystemCoreClock / 1000);

	GPIOConfigurePin(JOY_LEFT, ioPortInputFloat);
 8000b06:	2203      	movs	r2, #3
 8000b08:	2101      	movs	r1, #1
 8000b0a:	48aa      	ldr	r0, [pc, #680]	; (8000db4 <main+0x2c4>)
 8000b0c:	f000 fca4 	bl	8001458 <GPIOConfigurePin>

	GPIOConfigurePin(JOY_RIGHT, ioPortInputFloat);
 8000b10:	2203      	movs	r2, #3
 8000b12:	2100      	movs	r1, #0
 8000b14:	48a7      	ldr	r0, [pc, #668]	; (8000db4 <main+0x2c4>)
 8000b16:	f000 fc9f 	bl	8001458 <GPIOConfigurePin>

	GPIOConfigurePin(JOY_UP, ioPortInputFloat);
 8000b1a:	2203      	movs	r2, #3
 8000b1c:	2104      	movs	r1, #4
 8000b1e:	48a6      	ldr	r0, [pc, #664]	; (8000db8 <main+0x2c8>)
 8000b20:	f000 fc9a 	bl	8001458 <GPIOConfigurePin>

	GPIOConfigurePin(JOY_DOWN, ioPortInputFloat);
 8000b24:	2203      	movs	r2, #3
 8000b26:	2100      	movs	r1, #0
 8000b28:	48a4      	ldr	r0, [pc, #656]	; (8000dbc <main+0x2cc>)
 8000b2a:	f000 fc95 	bl	8001458 <GPIOConfigurePin>

	GPIOConfigurePin(JOY_CENTER, ioPortInputFloat);
 8000b2e:	2203      	movs	r2, #3
 8000b30:	2105      	movs	r1, #5
 8000b32:	48a2      	ldr	r0, [pc, #648]	; (8000dbc <main+0x2cc>)
 8000b34:	f000 fc90 	bl	8001458 <GPIOConfigurePin>

	GPIOConfigurePin(RGBLED_BLUE, ioPortOutputPushPull);
 8000b38:	2200      	movs	r2, #0
 8000b3a:	2109      	movs	r1, #9
 8000b3c:	489e      	ldr	r0, [pc, #632]	; (8000db8 <main+0x2c8>)
 8000b3e:	f000 fc8b 	bl	8001458 <GPIOConfigurePin>

	////////// CON ///// LCD /////////////////////////////////////////////////////////////////////////////////////////////////////
	if (!MBED_LCD_init()) {
 8000b42:	f000 fb1b 	bl	800117c <MBED_LCD_init>
 8000b46:	4603      	mov	r3, r0
 8000b48:	f083 0301 	eor.w	r3, r3, #1
 8000b4c:	b2db      	uxtb	r3, r3
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d000      	beq.n	8000b54 <main+0x64>
		while (1)
 8000b52:	e7fe      	b.n	8000b52 <main+0x62>
			;
	}

	MBED_LCD_InitVideoRam(0x00);    // fill content with 0 = clear memory buffer
 8000b54:	2000      	movs	r0, #0
 8000b56:	f000 fae9 	bl	800112c <MBED_LCD_InitVideoRam>

	////////// LCD ///// POT /////////////////////////////////////////////////////////////////////////////////////////////////////
	GPIOConfigurePin(POT_LEFT,ioPortAnalog);
 8000b5a:	2202      	movs	r2, #2
 8000b5c:	2100      	movs	r1, #0
 8000b5e:	4896      	ldr	r0, [pc, #600]	; (8000db8 <main+0x2c8>)
 8000b60:	f000 fc7a 	bl	8001458 <GPIOConfigurePin>
	GPIOConfigurePin(POT_RIGHT,ioPortAnalog);
 8000b64:	2202      	movs	r2, #2
 8000b66:	2101      	movs	r1, #1
 8000b68:	4893      	ldr	r0, [pc, #588]	; (8000db8 <main+0x2c8>)
 8000b6a:	f000 fc75 	bl	8001458 <GPIOConfigurePin>

	  if (!(RCC->APB2ENR & RCC_APB2ENR_ADC1EN))
 8000b6e:	4b94      	ldr	r3, [pc, #592]	; (8000dc0 <main+0x2d0>)
 8000b70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d111      	bne.n	8000b9e <main+0xae>
	  {
	  RCC->APB2ENR |= RCC_APB2ENR_ADC1EN;
 8000b7a:	4a91      	ldr	r2, [pc, #580]	; (8000dc0 <main+0x2d0>)
 8000b7c:	4b90      	ldr	r3, [pc, #576]	; (8000dc0 <main+0x2d0>)
 8000b7e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b80:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000b84:	6453      	str	r3, [r2, #68]	; 0x44
	  RCC->APB2RSTR |= RCC_APB2RSTR_ADCRST; // ADCRST je reset bit pro všechny ADC
 8000b86:	4a8e      	ldr	r2, [pc, #568]	; (8000dc0 <main+0x2d0>)
 8000b88:	4b8d      	ldr	r3, [pc, #564]	; (8000dc0 <main+0x2d0>)
 8000b8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b8c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000b90:	6253      	str	r3, [r2, #36]	; 0x24
	  RCC->APB2RSTR &= ~RCC_APB2RSTR_ADCRST; //
 8000b92:	4a8b      	ldr	r2, [pc, #556]	; (8000dc0 <main+0x2d0>)
 8000b94:	4b8a      	ldr	r3, [pc, #552]	; (8000dc0 <main+0x2d0>)
 8000b96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b98:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000b9c:	6253      	str	r3, [r2, #36]	; 0x24
	  }

	  ADC1->CR1 = 0 | ADC_CR1_SCAN; // povolení práce s SQR kanály
 8000b9e:	4b89      	ldr	r3, [pc, #548]	; (8000dc4 <main+0x2d4>)
 8000ba0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000ba4:	605a      	str	r2, [r3, #4]
	  // RES defalutnì nastaven na 00 (12 bitù), takže do toho se nemontuju
	  ADC1->CR2 = 0; // ALIGN = 0 (zarovnání vpravo)
 8000ba6:	4b87      	ldr	r3, [pc, #540]	; (8000dc4 <main+0x2d4>)
 8000ba8:	2200      	movs	r2, #0
 8000baa:	609a      	str	r2, [r3, #8]
	  // ADON (zapnutí provedeme až uplnì nakonec)
	  ADC1->SMPR1 = 0; // urèení doby pøevodu, chceme pouze pro kanál 0 takže SMPR2
 8000bac:	4b85      	ldr	r3, [pc, #532]	; (8000dc4 <main+0x2d4>)
 8000bae:	2200      	movs	r2, #0
 8000bb0:	60da      	str	r2, [r3, #12]
	  ADC1->SMPR2 = ADC_SMPR2_SMP0_1; // 010, pro kanál nula = 28 cyklu
 8000bb2:	4b84      	ldr	r3, [pc, #528]	; (8000dc4 <main+0x2d4>)
 8000bb4:	2202      	movs	r2, #2
 8000bb6:	611a      	str	r2, [r3, #16]


	  ADC1->SQR1 = 0; // L = 0000 = 1 konverze
 8000bb8:	4b82      	ldr	r3, [pc, #520]	; (8000dc4 <main+0x2d4>)
 8000bba:	2200      	movs	r2, #0
 8000bbc:	62da      	str	r2, [r3, #44]	; 0x2c
	  ADC1->SQR2 = 0;
 8000bbe:	4b81      	ldr	r3, [pc, #516]	; (8000dc4 <main+0x2d4>)
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	631a      	str	r2, [r3, #48]	; 0x30
	  ADC1->SQR3 = 0; // SQ1 = 00000 = AD kanal 0
 8000bc4:	4b7f      	ldr	r3, [pc, #508]	; (8000dc4 <main+0x2d4>)
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	635a      	str	r2, [r3, #52]	; 0x34
	  ADC->CCR = 0; // TSVREFE = 0 (neni teplotní sensor, neni interní reference), ADCPRE = 0 (APB2 / 2)
 8000bca:	4b7f      	ldr	r3, [pc, #508]	; (8000dc8 <main+0x2d8>)
 8000bcc:	2200      	movs	r2, #0
 8000bce:	605a      	str	r2, [r3, #4]
	  // CCR spoleèný pro všechny, proto nemá èíslo
	  ADC1->CR2 |= ADC_CR2_ADON; // zapnuti AD
 8000bd0:	4a7c      	ldr	r2, [pc, #496]	; (8000dc4 <main+0x2d4>)
 8000bd2:	4b7c      	ldr	r3, [pc, #496]	; (8000dc4 <main+0x2d4>)
 8000bd4:	689b      	ldr	r3, [r3, #8]
 8000bd6:	f043 0301 	orr.w	r3, r3, #1
 8000bda:	6093      	str	r3, [r2, #8]

	////////// POT ///////////////////////////////////////////////////////////////////////////////////////////////////////////////

     	 int namereny_cas = 0;
 8000bdc:	2300      	movs	r3, #0
 8000bde:	607b      	str	r3, [r7, #4]

		 float centerX = 1.5;
 8000be0:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8000be4:	61fb      	str	r3, [r7, #28]
		 float centerY = 1;
 8000be6:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8000bea:	61bb      	str	r3, [r7, #24]
         float zoomX =  1;
 8000bec:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8000bf0:	617b      	str	r3, [r7, #20]
         float zoomY = 1;
 8000bf2:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8000bf6:	613b      	str	r3, [r7, #16]

		 uint32_t pomocna = 0;
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	603b      	str	r3, [r7, #0]

	     	GPIOWrite(RGBLED_BLUE,true);
 8000bfc:	2201      	movs	r2, #1
 8000bfe:	2109      	movs	r1, #9
 8000c00:	486d      	ldr	r0, [pc, #436]	; (8000db8 <main+0x2c8>)
 8000c02:	f000 fe21 	bl	8001848 <GPIOWrite>

		    MBED_LCD_FillRect(0,0,128,32,false);
 8000c06:	2300      	movs	r3, #0
 8000c08:	9300      	str	r3, [sp, #0]
 8000c0a:	2320      	movs	r3, #32
 8000c0c:	2280      	movs	r2, #128	; 0x80
 8000c0e:	2100      	movs	r1, #0
 8000c10:	2000      	movs	r0, #0
 8000c12:	f000 fbc7 	bl	80013a4 <MBED_LCD_FillRect>
		    MBED_LCD_VideoRam2LCD();
 8000c16:	f000 fb53 	bl	80012c0 <MBED_LCD_VideoRam2LCD>

		    bool hse = true;
 8000c1a:	2301      	movs	r3, #1
 8000c1c:	73fb      	strb	r3, [r7, #15]
	while (1) {


					if (GPIORead(JOY_LEFT))
 8000c1e:	2101      	movs	r1, #1
 8000c20:	4864      	ldr	r0, [pc, #400]	; (8000db4 <main+0x2c4>)
 8000c22:	f000 fdd2 	bl	80017ca <GPIORead>
 8000c26:	4603      	mov	r3, r0
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	d010      	beq.n	8000c4e <main+0x15e>
					{

						centerX -= 0.1;
 8000c2c:	69f8      	ldr	r0, [r7, #28]
 8000c2e:	f7ff fc37 	bl	80004a0 <__aeabi_f2d>
 8000c32:	a35d      	add	r3, pc, #372	; (adr r3, 8000da8 <main+0x2b8>)
 8000c34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000c38:	f7ff fad2 	bl	80001e0 <__aeabi_dsub>
 8000c3c:	4603      	mov	r3, r0
 8000c3e:	460c      	mov	r4, r1
 8000c40:	4618      	mov	r0, r3
 8000c42:	4621      	mov	r1, r4
 8000c44:	f7ff fd08 	bl	8000658 <__aeabi_d2f>
 8000c48:	4603      	mov	r3, r0
 8000c4a:	61fb      	str	r3, [r7, #28]
 8000c4c:	e079      	b.n	8000d42 <main+0x252>

					}
					else if (GPIORead(JOY_RIGHT))
 8000c4e:	2100      	movs	r1, #0
 8000c50:	4858      	ldr	r0, [pc, #352]	; (8000db4 <main+0x2c4>)
 8000c52:	f000 fdba 	bl	80017ca <GPIORead>
 8000c56:	4603      	mov	r3, r0
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d010      	beq.n	8000c7e <main+0x18e>
					{

						centerX += 0.1;
 8000c5c:	69f8      	ldr	r0, [r7, #28]
 8000c5e:	f7ff fc1f 	bl	80004a0 <__aeabi_f2d>
 8000c62:	a351      	add	r3, pc, #324	; (adr r3, 8000da8 <main+0x2b8>)
 8000c64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000c68:	f7ff fabc 	bl	80001e4 <__adddf3>
 8000c6c:	4603      	mov	r3, r0
 8000c6e:	460c      	mov	r4, r1
 8000c70:	4618      	mov	r0, r3
 8000c72:	4621      	mov	r1, r4
 8000c74:	f7ff fcf0 	bl	8000658 <__aeabi_d2f>
 8000c78:	4603      	mov	r3, r0
 8000c7a:	61fb      	str	r3, [r7, #28]
 8000c7c:	e061      	b.n	8000d42 <main+0x252>

					}
					else if (GPIORead(JOY_UP))
 8000c7e:	2104      	movs	r1, #4
 8000c80:	484d      	ldr	r0, [pc, #308]	; (8000db8 <main+0x2c8>)
 8000c82:	f000 fda2 	bl	80017ca <GPIORead>
 8000c86:	4603      	mov	r3, r0
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d010      	beq.n	8000cae <main+0x1be>
					{

						centerY -= 0.1;
 8000c8c:	69b8      	ldr	r0, [r7, #24]
 8000c8e:	f7ff fc07 	bl	80004a0 <__aeabi_f2d>
 8000c92:	a345      	add	r3, pc, #276	; (adr r3, 8000da8 <main+0x2b8>)
 8000c94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000c98:	f7ff faa2 	bl	80001e0 <__aeabi_dsub>
 8000c9c:	4603      	mov	r3, r0
 8000c9e:	460c      	mov	r4, r1
 8000ca0:	4618      	mov	r0, r3
 8000ca2:	4621      	mov	r1, r4
 8000ca4:	f7ff fcd8 	bl	8000658 <__aeabi_d2f>
 8000ca8:	4603      	mov	r3, r0
 8000caa:	61bb      	str	r3, [r7, #24]
 8000cac:	e049      	b.n	8000d42 <main+0x252>

					}
					else if (GPIORead(JOY_DOWN))
 8000cae:	2100      	movs	r1, #0
 8000cb0:	4842      	ldr	r0, [pc, #264]	; (8000dbc <main+0x2cc>)
 8000cb2:	f000 fd8a 	bl	80017ca <GPIORead>
 8000cb6:	4603      	mov	r3, r0
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	d010      	beq.n	8000cde <main+0x1ee>
					{

						centerY += 0.1;
 8000cbc:	69b8      	ldr	r0, [r7, #24]
 8000cbe:	f7ff fbef 	bl	80004a0 <__aeabi_f2d>
 8000cc2:	a339      	add	r3, pc, #228	; (adr r3, 8000da8 <main+0x2b8>)
 8000cc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000cc8:	f7ff fa8c 	bl	80001e4 <__adddf3>
 8000ccc:	4603      	mov	r3, r0
 8000cce:	460c      	mov	r4, r1
 8000cd0:	4618      	mov	r0, r3
 8000cd2:	4621      	mov	r1, r4
 8000cd4:	f7ff fcc0 	bl	8000658 <__aeabi_d2f>
 8000cd8:	4603      	mov	r3, r0
 8000cda:	61bb      	str	r3, [r7, #24]
 8000cdc:	e031      	b.n	8000d42 <main+0x252>

					}
					else if (GPIORead(JOY_CENTER))
 8000cde:	2105      	movs	r1, #5
 8000ce0:	4836      	ldr	r0, [pc, #216]	; (8000dbc <main+0x2cc>)
 8000ce2:	f000 fd72 	bl	80017ca <GPIORead>
 8000ce6:	4603      	mov	r3, r0
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d02a      	beq.n	8000d42 <main+0x252>
					{

						if(hse)
 8000cec:	7bfb      	ldrb	r3, [r7, #15]
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d00d      	beq.n	8000d0e <main+0x21e>
						{
						  SetClockHSI();
 8000cf2:	f000 fef1 	bl	8001ad8 <SetClockHSI>
					      SysTick_Config(SystemCoreClock / 1000);
 8000cf6:	4b35      	ldr	r3, [pc, #212]	; (8000dcc <main+0x2dc>)
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	4a35      	ldr	r2, [pc, #212]	; (8000dd0 <main+0x2e0>)
 8000cfc:	fba2 2303 	umull	r2, r3, r2, r3
 8000d00:	099b      	lsrs	r3, r3, #6
 8000d02:	4618      	mov	r0, r3
 8000d04:	f7ff fd22 	bl	800074c <SysTick_Config>
					      hse = false;
 8000d08:	2300      	movs	r3, #0
 8000d0a:	73fb      	strb	r3, [r7, #15]
 8000d0c:	e007      	b.n	8000d1e <main+0x22e>
						}
						else
						{
							SetClock100MHz(clockSourceHSE);
 8000d0e:	2001      	movs	r0, #1
 8000d10:	f000 fdba 	bl	8001888 <SetClock100MHz>
							SysTick_Config(100000000 / 1000);
 8000d14:	4826      	ldr	r0, [pc, #152]	; (8000db0 <main+0x2c0>)
 8000d16:	f7ff fd19 	bl	800074c <SysTick_Config>
							hse = true;
 8000d1a:	2301      	movs	r3, #1
 8000d1c:	73fb      	strb	r3, [r7, #15]
						}


						while(GPIORead(JOY_CENTER));
 8000d1e:	bf00      	nop
 8000d20:	2105      	movs	r1, #5
 8000d22:	4826      	ldr	r0, [pc, #152]	; (8000dbc <main+0x2cc>)
 8000d24:	f000 fd51 	bl	80017ca <GPIORead>
 8000d28:	4603      	mov	r3, r0
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d1f8      	bne.n	8000d20 <main+0x230>

					    MBED_LCD_FillRect(0,0,128,32,false);
 8000d2e:	2300      	movs	r3, #0
 8000d30:	9300      	str	r3, [sp, #0]
 8000d32:	2320      	movs	r3, #32
 8000d34:	2280      	movs	r2, #128	; 0x80
 8000d36:	2100      	movs	r1, #0
 8000d38:	2000      	movs	r0, #0
 8000d3a:	f000 fb33 	bl	80013a4 <MBED_LCD_FillRect>
					    MBED_LCD_VideoRam2LCD();
 8000d3e:	f000 fabf 	bl	80012c0 <MBED_LCD_VideoRam2LCD>

					}



		for(int i = 0;i<2;i++){
 8000d42:	2300      	movs	r3, #0
 8000d44:	60bb      	str	r3, [r7, #8]
 8000d46:	e05b      	b.n	8000e00 <main+0x310>

				  ADC1->SQR3 = (!i)?0:1; // zmìna kanálu na AD0 = PA0, AD1 = PA1
 8000d48:	4a1e      	ldr	r2, [pc, #120]	; (8000dc4 <main+0x2d4>)
 8000d4a:	68bb      	ldr	r3, [r7, #8]
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	bf14      	ite	ne
 8000d50:	2301      	movne	r3, #1
 8000d52:	2300      	moveq	r3, #0
 8000d54:	b2db      	uxtb	r3, r3
 8000d56:	6353      	str	r3, [r2, #52]	; 0x34

				  ADC1->CR2 |= ADC_CR2_SWSTART; // spusteni prevodu
 8000d58:	4a1a      	ldr	r2, [pc, #104]	; (8000dc4 <main+0x2d4>)
 8000d5a:	4b1a      	ldr	r3, [pc, #104]	; (8000dc4 <main+0x2d4>)
 8000d5c:	689b      	ldr	r3, [r3, #8]
 8000d5e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8000d62:	6093      	str	r3, [r2, #8]

				  while(!(ADC1->SR & ADC_SR_EOC));
 8000d64:	bf00      	nop
 8000d66:	4b17      	ldr	r3, [pc, #92]	; (8000dc4 <main+0x2d4>)
 8000d68:	681b      	ldr	r3, [r3, #0]
 8000d6a:	f003 0302 	and.w	r3, r3, #2
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d0f9      	beq.n	8000d66 <main+0x276>

				  pomocna = ADC1->DR;
 8000d72:	4b14      	ldr	r3, [pc, #80]	; (8000dc4 <main+0x2d4>)
 8000d74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d76:	603b      	str	r3, [r7, #0]

				  if(!i)
 8000d78:	68bb      	ldr	r3, [r7, #8]
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d12c      	bne.n	8000dd8 <main+0x2e8>
				  {
					  zoomX = ((pomocna*(float)3)/(float)4096)+0.25;
 8000d7e:	683b      	ldr	r3, [r7, #0]
 8000d80:	ee07 3a90 	vmov	s15, r3
 8000d84:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000d88:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8000d8c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000d90:	eddf 6a10 	vldr	s13, [pc, #64]	; 8000dd4 <main+0x2e4>
 8000d94:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000d98:	eeb5 7a00 	vmov.f32	s14, #80	; 0x3e800000  0.250
 8000d9c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000da0:	edc7 7a05 	vstr	s15, [r7, #20]
 8000da4:	e029      	b.n	8000dfa <main+0x30a>
 8000da6:	bf00      	nop
 8000da8:	9999999a 	.word	0x9999999a
 8000dac:	3fb99999 	.word	0x3fb99999
 8000db0:	000186a0 	.word	0x000186a0
 8000db4:	40020800 	.word	0x40020800
 8000db8:	40020000 	.word	0x40020000
 8000dbc:	40020400 	.word	0x40020400
 8000dc0:	40023800 	.word	0x40023800
 8000dc4:	40012000 	.word	0x40012000
 8000dc8:	40012300 	.word	0x40012300
 8000dcc:	20000404 	.word	0x20000404
 8000dd0:	10624dd3 	.word	0x10624dd3
 8000dd4:	45800000 	.word	0x45800000
				  }
				  else
				  {
				      zoomY = ((pomocna*(float)2)/(float)4096)+0.5;
 8000dd8:	683b      	ldr	r3, [r7, #0]
 8000dda:	ee07 3a90 	vmov	s15, r3
 8000dde:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000de2:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8000de6:	ed5f 6a05 	vldr	s13, [pc, #-20]	; 8000dd4 <main+0x2e4>
 8000dea:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000dee:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8000df2:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000df6:	edc7 7a04 	vstr	s15, [r7, #16]
		for(int i = 0;i<2;i++){
 8000dfa:	68bb      	ldr	r3, [r7, #8]
 8000dfc:	3301      	adds	r3, #1
 8000dfe:	60bb      	str	r3, [r7, #8]
 8000e00:	68bb      	ldr	r3, [r7, #8]
 8000e02:	2b01      	cmp	r3, #1
 8000e04:	dda0      	ble.n	8000d48 <main+0x258>
				  }

		}

	 namereny_cas = Mandelbrot_Measure();
 8000e06:	f7ff fcd1 	bl	80007ac <Mandelbrot_Measure>
 8000e0a:	6078      	str	r0, [r7, #4]

	 Draw_String(namereny_cas);
 8000e0c:	6878      	ldr	r0, [r7, #4]
 8000e0e:	f7ff fe53 	bl	8000ab8 <Draw_String>

	 Draw_Mandelbrot(centerX,centerY,zoomX,zoomY);
 8000e12:	edd7 1a04 	vldr	s3, [r7, #16]
 8000e16:	ed97 1a05 	vldr	s2, [r7, #20]
 8000e1a:	edd7 0a06 	vldr	s1, [r7, #24]
 8000e1e:	ed97 0a07 	vldr	s0, [r7, #28]
 8000e22:	f7ff fd79 	bl	8000918 <Draw_Mandelbrot>
					if (GPIORead(JOY_LEFT))
 8000e26:	e6fa      	b.n	8000c1e <main+0x12e>

08000e28 <MBED_LCD_send>:

/**
 * Private funcions
 */
static void MBED_LCD_send(uint8_t val, bool a0)       ///< Write single value to LCD - using SPI, A0 selects CMD = 0, DATA = 1
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b082      	sub	sp, #8
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	4603      	mov	r3, r0
 8000e30:	460a      	mov	r2, r1
 8000e32:	71fb      	strb	r3, [r7, #7]
 8000e34:	4613      	mov	r3, r2
 8000e36:	71bb      	strb	r3, [r7, #6]
  _MBED_LCD_NUCLEO_FN_GPIO_WR(_MBED_LCD_PIN_A0, a0 ? 1 : 0);
 8000e38:	79bb      	ldrb	r3, [r7, #6]
 8000e3a:	461a      	mov	r2, r3
 8000e3c:	2108      	movs	r1, #8
 8000e3e:	4810      	ldr	r0, [pc, #64]	; (8000e80 <MBED_LCD_send+0x58>)
 8000e40:	f000 fd02 	bl	8001848 <GPIOWrite>
  _MBED_LCD_NUCLEO_FN_GPIO_WR(_MBED_LCD_PIN_CSN, 0);
 8000e44:	2200      	movs	r2, #0
 8000e46:	2106      	movs	r1, #6
 8000e48:	480e      	ldr	r0, [pc, #56]	; (8000e84 <MBED_LCD_send+0x5c>)
 8000e4a:	f000 fcfd 	bl	8001848 <GPIOWrite>

  _MBED_LCD_SPI->DR = val;
 8000e4e:	4a0e      	ldr	r2, [pc, #56]	; (8000e88 <MBED_LCD_send+0x60>)
 8000e50:	79fb      	ldrb	r3, [r7, #7]
 8000e52:	60d3      	str	r3, [r2, #12]
  while(SPI_IS_BUSY(_MBED_LCD_SPI))                   // waiting is different fo F4xx and another Fxxx
 8000e54:	bf00      	nop
 8000e56:	4b0c      	ldr	r3, [pc, #48]	; (8000e88 <MBED_LCD_send+0x60>)
 8000e58:	689b      	ldr	r3, [r3, #8]
 8000e5a:	f003 0303 	and.w	r3, r3, #3
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d0f9      	beq.n	8000e56 <MBED_LCD_send+0x2e>
 8000e62:	4b09      	ldr	r3, [pc, #36]	; (8000e88 <MBED_LCD_send+0x60>)
 8000e64:	689b      	ldr	r3, [r3, #8]
 8000e66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d1f3      	bne.n	8000e56 <MBED_LCD_send+0x2e>
    ;                                                 // blocking waiting

  _MBED_LCD_NUCLEO_FN_GPIO_WR(_MBED_LCD_PIN_CSN, 1);
 8000e6e:	2201      	movs	r2, #1
 8000e70:	2106      	movs	r1, #6
 8000e72:	4804      	ldr	r0, [pc, #16]	; (8000e84 <MBED_LCD_send+0x5c>)
 8000e74:	f000 fce8 	bl	8001848 <GPIOWrite>
}
 8000e78:	bf00      	nop
 8000e7a:	3708      	adds	r7, #8
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	bd80      	pop	{r7, pc}
 8000e80:	40020000 	.word	0x40020000
 8000e84:	40020400 	.word	0x40020400
 8000e88:	40013000 	.word	0x40013000

08000e8c <MBED_LCD_sendData>:

static void MBED_LCD_sendData(uint8_t *val, uint16_t len)   ///< Write block of data, pointer to start and length
{
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b082      	sub	sp, #8
 8000e90:	af00      	add	r7, sp, #0
 8000e92:	6078      	str	r0, [r7, #4]
 8000e94:	460b      	mov	r3, r1
 8000e96:	807b      	strh	r3, [r7, #2]
  _MBED_LCD_NUCLEO_FN_GPIO_WR(_MBED_LCD_PIN_A0, 1);      // always data
 8000e98:	2201      	movs	r2, #1
 8000e9a:	2108      	movs	r1, #8
 8000e9c:	4812      	ldr	r0, [pc, #72]	; (8000ee8 <MBED_LCD_sendData+0x5c>)
 8000e9e:	f000 fcd3 	bl	8001848 <GPIOWrite>
  _MBED_LCD_NUCLEO_FN_GPIO_WR(_MBED_LCD_PIN_CSN, 0);
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	2106      	movs	r1, #6
 8000ea6:	4811      	ldr	r0, [pc, #68]	; (8000eec <MBED_LCD_sendData+0x60>)
 8000ea8:	f000 fcce 	bl	8001848 <GPIOWrite>

  for(; len; len--)
 8000eac:	e010      	b.n	8000ed0 <MBED_LCD_sendData+0x44>
  {
    _MBED_LCD_SPI->DR = *val;
 8000eae:	4a10      	ldr	r2, [pc, #64]	; (8000ef0 <MBED_LCD_sendData+0x64>)
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	781b      	ldrb	r3, [r3, #0]
 8000eb4:	60d3      	str	r3, [r2, #12]
    val++;
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	3301      	adds	r3, #1
 8000eba:	607b      	str	r3, [r7, #4]

    while(_MBED_LCD_SPI->SR & SPI_SR_BSY)               // blocking wait
 8000ebc:	bf00      	nop
 8000ebe:	4b0c      	ldr	r3, [pc, #48]	; (8000ef0 <MBED_LCD_sendData+0x64>)
 8000ec0:	689b      	ldr	r3, [r3, #8]
 8000ec2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d1f9      	bne.n	8000ebe <MBED_LCD_sendData+0x32>
  for(; len; len--)
 8000eca:	887b      	ldrh	r3, [r7, #2]
 8000ecc:	3b01      	subs	r3, #1
 8000ece:	807b      	strh	r3, [r7, #2]
 8000ed0:	887b      	ldrh	r3, [r7, #2]
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d1eb      	bne.n	8000eae <MBED_LCD_sendData+0x22>
      ;
  }

  _MBED_LCD_NUCLEO_FN_GPIO_WR(_MBED_LCD_PIN_CSN, 1);
 8000ed6:	2201      	movs	r2, #1
 8000ed8:	2106      	movs	r1, #6
 8000eda:	4804      	ldr	r0, [pc, #16]	; (8000eec <MBED_LCD_sendData+0x60>)
 8000edc:	f000 fcb4 	bl	8001848 <GPIOWrite>
}
 8000ee0:	bf00      	nop
 8000ee2:	3708      	adds	r7, #8
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	bd80      	pop	{r7, pc}
 8000ee8:	40020000 	.word	0x40020000
 8000eec:	40020400 	.word	0x40020400
 8000ef0:	40013000 	.word	0x40013000

08000ef4 <MBED_LCD_reset>:

static bool MBED_LCD_reset(void)                        ///< Perform reset sequence
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b082      	sub	sp, #8
 8000ef8:	af00      	add	r7, sp, #0
  uint16_t w, x = 0;
 8000efa:	2300      	movs	r3, #0
 8000efc:	80bb      	strh	r3, [r7, #4]

  _MBED_LCD_NUCLEO_FN_GPIO_WR(_MBED_LCD_PIN_A0, 0);
 8000efe:	2200      	movs	r2, #0
 8000f00:	2108      	movs	r1, #8
 8000f02:	4819      	ldr	r0, [pc, #100]	; (8000f68 <MBED_LCD_reset+0x74>)
 8000f04:	f000 fca0 	bl	8001848 <GPIOWrite>
  _MBED_LCD_NUCLEO_FN_GPIO_WR(_MBED_LCD_PIN_RSTN, 0);
 8000f08:	2200      	movs	r2, #0
 8000f0a:	2106      	movs	r1, #6
 8000f0c:	4816      	ldr	r0, [pc, #88]	; (8000f68 <MBED_LCD_reset+0x74>)
 8000f0e:	f000 fc9b 	bl	8001848 <GPIOWrite>

  for(w = 0; w < 10000; w++)
 8000f12:	2300      	movs	r3, #0
 8000f14:	80fb      	strh	r3, [r7, #6]
 8000f16:	e005      	b.n	8000f24 <MBED_LCD_reset+0x30>
    x++;                                                // Dummy increment prevents optimalisation
 8000f18:	88bb      	ldrh	r3, [r7, #4]
 8000f1a:	3301      	adds	r3, #1
 8000f1c:	80bb      	strh	r3, [r7, #4]
  for(w = 0; w < 10000; w++)
 8000f1e:	88fb      	ldrh	r3, [r7, #6]
 8000f20:	3301      	adds	r3, #1
 8000f22:	80fb      	strh	r3, [r7, #6]
 8000f24:	88fb      	ldrh	r3, [r7, #6]
 8000f26:	f242 720f 	movw	r2, #9999	; 0x270f
 8000f2a:	4293      	cmp	r3, r2
 8000f2c:	d9f4      	bls.n	8000f18 <MBED_LCD_reset+0x24>

  _MBED_LCD_NUCLEO_FN_GPIO_WR(_MBED_LCD_PIN_RSTN, 1);
 8000f2e:	2201      	movs	r2, #1
 8000f30:	2106      	movs	r1, #6
 8000f32:	480d      	ldr	r0, [pc, #52]	; (8000f68 <MBED_LCD_reset+0x74>)
 8000f34:	f000 fc88 	bl	8001848 <GPIOWrite>

  for(w = 0; w < 1000; w++)
 8000f38:	2300      	movs	r3, #0
 8000f3a:	80fb      	strh	r3, [r7, #6]
 8000f3c:	e005      	b.n	8000f4a <MBED_LCD_reset+0x56>
    x++;
 8000f3e:	88bb      	ldrh	r3, [r7, #4]
 8000f40:	3301      	adds	r3, #1
 8000f42:	80bb      	strh	r3, [r7, #4]
  for(w = 0; w < 1000; w++)
 8000f44:	88fb      	ldrh	r3, [r7, #6]
 8000f46:	3301      	adds	r3, #1
 8000f48:	80fb      	strh	r3, [r7, #6]
 8000f4a:	88fb      	ldrh	r3, [r7, #6]
 8000f4c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8000f50:	d3f5      	bcc.n	8000f3e <MBED_LCD_reset+0x4a>

  return (x > 0);                                       // Trick to keep vaiable unoptimalised ...
 8000f52:	88bb      	ldrh	r3, [r7, #4]
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	bf14      	ite	ne
 8000f58:	2301      	movne	r3, #1
 8000f5a:	2300      	moveq	r3, #0
 8000f5c:	b2db      	uxtb	r3, r3
}
 8000f5e:	4618      	mov	r0, r3
 8000f60:	3708      	adds	r7, #8
 8000f62:	46bd      	mov	sp, r7
 8000f64:	bd80      	pop	{r7, pc}
 8000f66:	bf00      	nop
 8000f68:	40020000 	.word	0x40020000

08000f6c <MBED_LCD_set_start_line>:

static void MBED_LCD_set_start_line(uint8_t x)          ///< Send command to LCD, info from DS
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b082      	sub	sp, #8
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	4603      	mov	r3, r0
 8000f74:	71fb      	strb	r3, [r7, #7]
  MBED_LCD_send(0x10 | ((x & 0xf0) >> 4), 0);           // (2) Display start line set = Sets the display RAM display start lineaddress - lower 6 bits
 8000f76:	79fb      	ldrb	r3, [r7, #7]
 8000f78:	091b      	lsrs	r3, r3, #4
 8000f7a:	b2db      	uxtb	r3, r3
 8000f7c:	f043 0310 	orr.w	r3, r3, #16
 8000f80:	b2db      	uxtb	r3, r3
 8000f82:	2100      	movs	r1, #0
 8000f84:	4618      	mov	r0, r3
 8000f86:	f7ff ff4f 	bl	8000e28 <MBED_LCD_send>
  MBED_LCD_send(0x00 | (x & 0x0f), 0);                  // (2) Display start line set = Sets the display RAM display start lineaddress - lower 6 bits
 8000f8a:	79fb      	ldrb	r3, [r7, #7]
 8000f8c:	f003 030f 	and.w	r3, r3, #15
 8000f90:	b2db      	uxtb	r3, r3
 8000f92:	2100      	movs	r1, #0
 8000f94:	4618      	mov	r0, r3
 8000f96:	f7ff ff47 	bl	8000e28 <MBED_LCD_send>
}
 8000f9a:	bf00      	nop
 8000f9c:	3708      	adds	r7, #8
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	bd80      	pop	{r7, pc}

08000fa2 <MBED_LCD_set_page>:

static void MBED_LCD_set_page(uint8_t p)                ///< Send command to LCD, info from DS
{
 8000fa2:	b580      	push	{r7, lr}
 8000fa4:	b082      	sub	sp, #8
 8000fa6:	af00      	add	r7, sp, #0
 8000fa8:	4603      	mov	r3, r0
 8000faa:	71fb      	strb	r3, [r7, #7]
   MBED_LCD_send(0xB0 | (p & 0x0f), 0);                 // (3) Page address set = Sets the display RAM page address - lower 4 bits
 8000fac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fb0:	f003 030f 	and.w	r3, r3, #15
 8000fb4:	b25b      	sxtb	r3, r3
 8000fb6:	f063 034f 	orn	r3, r3, #79	; 0x4f
 8000fba:	b25b      	sxtb	r3, r3
 8000fbc:	b2db      	uxtb	r3, r3
 8000fbe:	2100      	movs	r1, #0
 8000fc0:	4618      	mov	r0, r3
 8000fc2:	f7ff ff31 	bl	8000e28 <MBED_LCD_send>
}
 8000fc6:	bf00      	nop
 8000fc8:	3708      	adds	r7, #8
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bd80      	pop	{r7, pc}
	...

08000fd0 <MBED_LCD_init_hw>:

static bool MBED_LCD_init_hw()                          ///< Init SPI, GPIO, ...
{
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b082      	sub	sp, #8
 8000fd4:	af00      	add	r7, sp, #0
  _MBED_LCD_NUCLEO_FN_SET_GPIO(_MBED_LCD_PIN_RSTN, _MBED_LCD_NUCLEO_ENUM_OUT_PP);
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	2106      	movs	r1, #6
 8000fda:	484f      	ldr	r0, [pc, #316]	; (8001118 <MBED_LCD_init_hw+0x148>)
 8000fdc:	f000 fa3c 	bl	8001458 <GPIOConfigurePin>
  _MBED_LCD_NUCLEO_FN_GPIO_WR(_MBED_LCD_PIN_RSTN, 1);
 8000fe0:	2201      	movs	r2, #1
 8000fe2:	2106      	movs	r1, #6
 8000fe4:	484c      	ldr	r0, [pc, #304]	; (8001118 <MBED_LCD_init_hw+0x148>)
 8000fe6:	f000 fc2f 	bl	8001848 <GPIOWrite>
  _MBED_LCD_NUCLEO_FN_SET_GPIO(_MBED_LCD_PIN_CSN, _MBED_LCD_NUCLEO_ENUM_OUT_PP);
 8000fea:	2200      	movs	r2, #0
 8000fec:	2106      	movs	r1, #6
 8000fee:	484b      	ldr	r0, [pc, #300]	; (800111c <MBED_LCD_init_hw+0x14c>)
 8000ff0:	f000 fa32 	bl	8001458 <GPIOConfigurePin>
  _MBED_LCD_NUCLEO_FN_GPIO_WR(_MBED_LCD_PIN_CSN, 1);
 8000ff4:	2201      	movs	r2, #1
 8000ff6:	2106      	movs	r1, #6
 8000ff8:	4848      	ldr	r0, [pc, #288]	; (800111c <MBED_LCD_init_hw+0x14c>)
 8000ffa:	f000 fc25 	bl	8001848 <GPIOWrite>
  _MBED_LCD_NUCLEO_FN_SET_GPIO(_MBED_LCD_PIN_A0, _MBED_LCD_NUCLEO_ENUM_OUT_PP);
 8000ffe:	2200      	movs	r2, #0
 8001000:	2108      	movs	r1, #8
 8001002:	4845      	ldr	r0, [pc, #276]	; (8001118 <MBED_LCD_init_hw+0x148>)
 8001004:	f000 fa28 	bl	8001458 <GPIOConfigurePin>

  _MBED_LCD_NUCLEO_FN_SET_GPIO(_MBED_LCD_SPI_MOSI, _MBED_LCD_NUCLEO_ENUM_AF_PP);
 8001008:	2206      	movs	r2, #6
 800100a:	2107      	movs	r1, #7
 800100c:	4842      	ldr	r0, [pc, #264]	; (8001118 <MBED_LCD_init_hw+0x148>)
 800100e:	f000 fa23 	bl	8001458 <GPIOConfigurePin>
  _MBED_LCD_NUCLEO_FN_SET_AF(_MBED_LCD_SPI_MOSI, _MBED_LCD_SPI_AF_NUM);        // AFxx
 8001012:	2205      	movs	r2, #5
 8001014:	2107      	movs	r1, #7
 8001016:	4840      	ldr	r0, [pc, #256]	; (8001118 <MBED_LCD_init_hw+0x148>)
 8001018:	f000 fb9c 	bl	8001754 <GPIOConfigureAlternativFunction>
  _MBED_LCD_NUCLEO_FN_SET_GPIO(_MBED_LCD_SPI_SCK, _MBED_LCD_NUCLEO_ENUM_AF_PP);
 800101c:	2206      	movs	r2, #6
 800101e:	2105      	movs	r1, #5
 8001020:	483d      	ldr	r0, [pc, #244]	; (8001118 <MBED_LCD_init_hw+0x148>)
 8001022:	f000 fa19 	bl	8001458 <GPIOConfigurePin>
  _MBED_LCD_NUCLEO_FN_SET_AF(_MBED_LCD_SPI_SCK, _MBED_LCD_SPI_AF_NUM);         // AFxx
 8001026:	2205      	movs	r2, #5
 8001028:	2105      	movs	r1, #5
 800102a:	483b      	ldr	r0, [pc, #236]	; (8001118 <MBED_LCD_init_hw+0x148>)
 800102c:	f000 fb92 	bl	8001754 <GPIOConfigureAlternativFunction>

  switch((uint32_t)_MBED_LCD_SPI)                       // Switch reuired due using ohter APBx for some SPIx
  {
    case (uint32_t)SPI1:
      if (!(RCC->APB2ENR & RCC_APB2ENR_SPI1EN))
 8001030:	4b3b      	ldr	r3, [pc, #236]	; (8001120 <MBED_LCD_init_hw+0x150>)
 8001032:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001034:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001038:	2b00      	cmp	r3, #0
 800103a:	d111      	bne.n	8001060 <MBED_LCD_init_hw+0x90>
      {
        RCC->APB2ENR |= RCC_APB2ENR_SPI1EN;
 800103c:	4a38      	ldr	r2, [pc, #224]	; (8001120 <MBED_LCD_init_hw+0x150>)
 800103e:	4b38      	ldr	r3, [pc, #224]	; (8001120 <MBED_LCD_init_hw+0x150>)
 8001040:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001042:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001046:	6453      	str	r3, [r2, #68]	; 0x44
        RCC->APB2RSTR |= RCC_APB2RSTR_SPI1RST;
 8001048:	4a35      	ldr	r2, [pc, #212]	; (8001120 <MBED_LCD_init_hw+0x150>)
 800104a:	4b35      	ldr	r3, [pc, #212]	; (8001120 <MBED_LCD_init_hw+0x150>)
 800104c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800104e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001052:	6253      	str	r3, [r2, #36]	; 0x24
        RCC->APB2RSTR &= ~RCC_APB2RSTR_SPI1RST;
 8001054:	4a32      	ldr	r2, [pc, #200]	; (8001120 <MBED_LCD_init_hw+0x150>)
 8001056:	4b32      	ldr	r3, [pc, #200]	; (8001120 <MBED_LCD_init_hw+0x150>)
 8001058:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800105a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800105e:	6253      	str	r3, [r2, #36]	; 0x24
      }
      break;
 8001060:	bf00      	nop
    //TODO other SPIx peripheral
    default:
      return false;
  }

  _MBED_LCD_SPI->CR1 = 0
 8001062:	4b30      	ldr	r3, [pc, #192]	; (8001124 <MBED_LCD_init_hw+0x154>)
 8001064:	f240 3207 	movw	r2, #775	; 0x307
 8001068:	601a      	str	r2, [r3, #0]
      | SPI_CR1_CPHA | SPI_CR1_CPOL     // polarity from DS
      | SPI_CR1_SSI | SPI_CR1_SSM       // required for correct function
      | SPI_CR1_MSTR;
  _MBED_LCD_SPI->CR2 = 0;
 800106a:	4b2e      	ldr	r3, [pc, #184]	; (8001124 <MBED_LCD_init_hw+0x154>)
 800106c:	2200      	movs	r2, #0
 800106e:	605a      	str	r2, [r3, #4]

  {                                     // from DS - max clock 10MHz (100ns period)
    uint32_t apb2 = SystemCoreClock;    //TODO calculate from RCC
 8001070:	4b2d      	ldr	r3, [pc, #180]	; (8001128 <MBED_LCD_init_hw+0x158>)
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	603b      	str	r3, [r7, #0]
    uint32_t BRDiv = 0;                 // 000 = pclk / 2
 8001076:	2300      	movs	r3, #0
 8001078:	607b      	str	r3, [r7, #4]

    if (apb2 > 20e6) BRDiv = 0x01;      // 001 = pclk / 4
 800107a:	6838      	ldr	r0, [r7, #0]
 800107c:	f7ff f9ee 	bl	800045c <__aeabi_ui2d>
 8001080:	a31f      	add	r3, pc, #124	; (adr r3, 8001100 <MBED_LCD_init_hw+0x130>)
 8001082:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001086:	f7ff fadd 	bl	8000644 <__aeabi_dcmpgt>
 800108a:	4603      	mov	r3, r0
 800108c:	2b00      	cmp	r3, #0
 800108e:	d001      	beq.n	8001094 <MBED_LCD_init_hw+0xc4>
 8001090:	2301      	movs	r3, #1
 8001092:	607b      	str	r3, [r7, #4]
    if (apb2 > 40e6) BRDiv = 0x02;      // 010 = pclk / 8
 8001094:	6838      	ldr	r0, [r7, #0]
 8001096:	f7ff f9e1 	bl	800045c <__aeabi_ui2d>
 800109a:	a31b      	add	r3, pc, #108	; (adr r3, 8001108 <MBED_LCD_init_hw+0x138>)
 800109c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010a0:	f7ff fad0 	bl	8000644 <__aeabi_dcmpgt>
 80010a4:	4603      	mov	r3, r0
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d001      	beq.n	80010ae <MBED_LCD_init_hw+0xde>
 80010aa:	2302      	movs	r3, #2
 80010ac:	607b      	str	r3, [r7, #4]
    if (apb2 > 80e6) BRDiv = 0x03;      // 011 = pclk / 16
 80010ae:	6838      	ldr	r0, [r7, #0]
 80010b0:	f7ff f9d4 	bl	800045c <__aeabi_ui2d>
 80010b4:	a316      	add	r3, pc, #88	; (adr r3, 8001110 <MBED_LCD_init_hw+0x140>)
 80010b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010ba:	f7ff fac3 	bl	8000644 <__aeabi_dcmpgt>
 80010be:	4603      	mov	r3, r0
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d001      	beq.n	80010c8 <MBED_LCD_init_hw+0xf8>
 80010c4:	2303      	movs	r3, #3
 80010c6:	607b      	str	r3, [r7, #4]

    _MBED_LCD_SPI->CR1 &= ~SPI_CR1_BR;
 80010c8:	4a16      	ldr	r2, [pc, #88]	; (8001124 <MBED_LCD_init_hw+0x154>)
 80010ca:	4b16      	ldr	r3, [pc, #88]	; (8001124 <MBED_LCD_init_hw+0x154>)
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 80010d2:	6013      	str	r3, [r2, #0]
    //  only for F4xx:
    _MBED_LCD_SPI->CR1 |= (BRDiv & 0x07) << 3;    // isolate 3 bits and set to bits 5..3
 80010d4:	4913      	ldr	r1, [pc, #76]	; (8001124 <MBED_LCD_init_hw+0x154>)
 80010d6:	4b13      	ldr	r3, [pc, #76]	; (8001124 <MBED_LCD_init_hw+0x154>)
 80010d8:	681a      	ldr	r2, [r3, #0]
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	00db      	lsls	r3, r3, #3
 80010de:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80010e2:	4313      	orrs	r3, r2
 80010e4:	600b      	str	r3, [r1, #0]
    //TODO another platforms
  }

  _MBED_LCD_SPI->CR1 |= SPI_CR1_SPE;             // enable
 80010e6:	4a0f      	ldr	r2, [pc, #60]	; (8001124 <MBED_LCD_init_hw+0x154>)
 80010e8:	4b0e      	ldr	r3, [pc, #56]	; (8001124 <MBED_LCD_init_hw+0x154>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80010f0:	6013      	str	r3, [r2, #0]
  return true;
 80010f2:	2301      	movs	r3, #1
}
 80010f4:	4618      	mov	r0, r3
 80010f6:	3708      	adds	r7, #8
 80010f8:	46bd      	mov	sp, r7
 80010fa:	bd80      	pop	{r7, pc}
 80010fc:	f3af 8000 	nop.w
 8001100:	00000000 	.word	0x00000000
 8001104:	417312d0 	.word	0x417312d0
 8001108:	00000000 	.word	0x00000000
 800110c:	418312d0 	.word	0x418312d0
 8001110:	00000000 	.word	0x00000000
 8001114:	419312d0 	.word	0x419312d0
 8001118:	40020000 	.word	0x40020000
 800111c:	40020400 	.word	0x40020400
 8001120:	40023800 	.word	0x40023800
 8001124:	40013000 	.word	0x40013000
 8001128:	20000404 	.word	0x20000404

0800112c <MBED_LCD_InitVideoRam>:

/**
 * Fill videoram with value, bytes = columns, MSB on top
 */
void MBED_LCD_InitVideoRam(uint8_t val)
{
 800112c:	b480      	push	{r7}
 800112e:	b085      	sub	sp, #20
 8001130:	af00      	add	r7, sp, #0
 8001132:	4603      	mov	r3, r0
 8001134:	71fb      	strb	r3, [r7, #7]
  for(int r = 0; r < _MBED_LCD_LINES; r++)      // repaired 2019-09-23
 8001136:	2300      	movs	r3, #0
 8001138:	60fb      	str	r3, [r7, #12]
 800113a:	e013      	b.n	8001164 <MBED_LCD_InitVideoRam+0x38>
    for(int x = 0; x < _MBED_LCD_COLUMNS; x++)
 800113c:	2300      	movs	r3, #0
 800113e:	60bb      	str	r3, [r7, #8]
 8001140:	e00a      	b.n	8001158 <MBED_LCD_InitVideoRam+0x2c>
      m_videoRam[r][x] = val;
 8001142:	4a0d      	ldr	r2, [pc, #52]	; (8001178 <MBED_LCD_InitVideoRam+0x4c>)
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	01db      	lsls	r3, r3, #7
 8001148:	441a      	add	r2, r3
 800114a:	68bb      	ldr	r3, [r7, #8]
 800114c:	4413      	add	r3, r2
 800114e:	79fa      	ldrb	r2, [r7, #7]
 8001150:	701a      	strb	r2, [r3, #0]
    for(int x = 0; x < _MBED_LCD_COLUMNS; x++)
 8001152:	68bb      	ldr	r3, [r7, #8]
 8001154:	3301      	adds	r3, #1
 8001156:	60bb      	str	r3, [r7, #8]
 8001158:	68bb      	ldr	r3, [r7, #8]
 800115a:	2b7f      	cmp	r3, #127	; 0x7f
 800115c:	ddf1      	ble.n	8001142 <MBED_LCD_InitVideoRam+0x16>
  for(int r = 0; r < _MBED_LCD_LINES; r++)      // repaired 2019-09-23
 800115e:	68fb      	ldr	r3, [r7, #12]
 8001160:	3301      	adds	r3, #1
 8001162:	60fb      	str	r3, [r7, #12]
 8001164:	68fb      	ldr	r3, [r7, #12]
 8001166:	2b03      	cmp	r3, #3
 8001168:	dde8      	ble.n	800113c <MBED_LCD_InitVideoRam+0x10>
}
 800116a:	bf00      	nop
 800116c:	3714      	adds	r7, #20
 800116e:	46bd      	mov	sp, r7
 8001170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001174:	4770      	bx	lr
 8001176:	bf00      	nop
 8001178:	20000428 	.word	0x20000428

0800117c <MBED_LCD_init>:
/**
 * Initialisation - HW parts and init commands for LCD controller (see DS and MBED sample init code)
 * Returns false if ini fails
 */
bool MBED_LCD_init(void)
{
 800117c:	b580      	push	{r7, lr}
 800117e:	af00      	add	r7, sp, #0
  if (!MBED_LCD_init_hw())  // check success of HW init
 8001180:	f7ff ff26 	bl	8000fd0 <MBED_LCD_init_hw>
 8001184:	4603      	mov	r3, r0
 8001186:	f083 0301 	eor.w	r3, r3, #1
 800118a:	b2db      	uxtb	r3, r3
 800118c:	2b00      	cmp	r3, #0
 800118e:	d001      	beq.n	8001194 <MBED_LCD_init+0x18>
    return false;
 8001190:	2300      	movs	r3, #0
 8001192:	e02e      	b.n	80011f2 <MBED_LCD_init+0x76>

  MBED_LCD_reset();
 8001194:	f7ff feae 	bl	8000ef4 <MBED_LCD_reset>

  MBED_LCD_send(0xAE, 0);   //  display off
 8001198:	2100      	movs	r1, #0
 800119a:	20ae      	movs	r0, #174	; 0xae
 800119c:	f7ff fe44 	bl	8000e28 <MBED_LCD_send>
  MBED_LCD_send(0xA2, 0);   //  bias voltage
 80011a0:	2100      	movs	r1, #0
 80011a2:	20a2      	movs	r0, #162	; 0xa2
 80011a4:	f7ff fe40 	bl	8000e28 <MBED_LCD_send>

  MBED_LCD_send(0xA0, 0);
 80011a8:	2100      	movs	r1, #0
 80011aa:	20a0      	movs	r0, #160	; 0xa0
 80011ac:	f7ff fe3c 	bl	8000e28 <MBED_LCD_send>
  MBED_LCD_send(0xC8, 0);   //  colum normal
 80011b0:	2100      	movs	r1, #0
 80011b2:	20c8      	movs	r0, #200	; 0xc8
 80011b4:	f7ff fe38 	bl	8000e28 <MBED_LCD_send>

  MBED_LCD_send(0x22, 0);   //  voltage resistor ratio
 80011b8:	2100      	movs	r1, #0
 80011ba:	2022      	movs	r0, #34	; 0x22
 80011bc:	f7ff fe34 	bl	8000e28 <MBED_LCD_send>
  MBED_LCD_send(0x2F, 0);   //  power on
 80011c0:	2100      	movs	r1, #0
 80011c2:	202f      	movs	r0, #47	; 0x2f
 80011c4:	f7ff fe30 	bl	8000e28 <MBED_LCD_send>
  //wr_cmd(0xA4);   //  LCD display ram
  MBED_LCD_send(0x40, 0);   // start line = 0
 80011c8:	2100      	movs	r1, #0
 80011ca:	2040      	movs	r0, #64	; 0x40
 80011cc:	f7ff fe2c 	bl	8000e28 <MBED_LCD_send>
  MBED_LCD_send(0xAF, 0);     // display ON
 80011d0:	2100      	movs	r1, #0
 80011d2:	20af      	movs	r0, #175	; 0xaf
 80011d4:	f7ff fe28 	bl	8000e28 <MBED_LCD_send>

  MBED_LCD_send(0x81, 0);   //  set contrast
 80011d8:	2100      	movs	r1, #0
 80011da:	2081      	movs	r0, #129	; 0x81
 80011dc:	f7ff fe24 	bl	8000e28 <MBED_LCD_send>
  MBED_LCD_send(0x17, 0);   //  set contrast
 80011e0:	2100      	movs	r1, #0
 80011e2:	2017      	movs	r0, #23
 80011e4:	f7ff fe20 	bl	8000e28 <MBED_LCD_send>

  MBED_LCD_send(0xA6, 0);     // display normal
 80011e8:	2100      	movs	r1, #0
 80011ea:	20a6      	movs	r0, #166	; 0xa6
 80011ec:	f7ff fe1c 	bl	8000e28 <MBED_LCD_send>
//  MBED_LCD_send(0xA7, 0);     // display inverted

//  MBED_LCD_send(0xa5, 0);
  return true;                // ALL init OK
 80011f0:	2301      	movs	r3, #1
}
 80011f2:	4618      	mov	r0, r3
 80011f4:	bd80      	pop	{r7, pc}
	...

080011f8 <MBED_LCD_WriteCharXY>:
/**
 * Writes 8x8 character at position
 * Return false if coordinates are outside working area
 */
bool MBED_LCD_WriteCharXY(char c, uint8_t col, uint8_t row)
{
 80011f8:	b480      	push	{r7}
 80011fa:	b085      	sub	sp, #20
 80011fc:	af00      	add	r7, sp, #0
 80011fe:	4603      	mov	r3, r0
 8001200:	71fb      	strb	r3, [r7, #7]
 8001202:	460b      	mov	r3, r1
 8001204:	71bb      	strb	r3, [r7, #6]
 8001206:	4613      	mov	r3, r2
 8001208:	717b      	strb	r3, [r7, #5]
  int i;

  if ((col > _MBED_LCD_COLUMNS / 8) || (row > (_MBED_LCD_ROWS - 1)))
 800120a:	79bb      	ldrb	r3, [r7, #6]
 800120c:	2b10      	cmp	r3, #16
 800120e:	d802      	bhi.n	8001216 <MBED_LCD_WriteCharXY+0x1e>
 8001210:	797b      	ldrb	r3, [r7, #5]
 8001212:	2b1f      	cmp	r3, #31
 8001214:	d901      	bls.n	800121a <MBED_LCD_WriteCharXY+0x22>
    return false;
 8001216:	2300      	movs	r3, #0
 8001218:	e022      	b.n	8001260 <MBED_LCD_WriteCharXY+0x68>

  if (c > 127)
 800121a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800121e:	2b00      	cmp	r3, #0
 8001220:	da03      	bge.n	800122a <MBED_LCD_WriteCharXY+0x32>
    c %= 128;
 8001222:	79fb      	ldrb	r3, [r7, #7]
 8001224:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001228:	71fb      	strb	r3, [r7, #7]

  for (i = 0; i < 8; i++)
 800122a:	2300      	movs	r3, #0
 800122c:	60fb      	str	r3, [r7, #12]
 800122e:	e013      	b.n	8001258 <MBED_LCD_WriteCharXY+0x60>
    m_videoRam[row][col * 8 + i] = font8x8_basic[c * 8 + i];
 8001230:	797a      	ldrb	r2, [r7, #5]
 8001232:	79bb      	ldrb	r3, [r7, #6]
 8001234:	00d9      	lsls	r1, r3, #3
 8001236:	68fb      	ldr	r3, [r7, #12]
 8001238:	440b      	add	r3, r1
 800123a:	79f9      	ldrb	r1, [r7, #7]
 800123c:	00c8      	lsls	r0, r1, #3
 800123e:	68f9      	ldr	r1, [r7, #12]
 8001240:	4401      	add	r1, r0
 8001242:	480a      	ldr	r0, [pc, #40]	; (800126c <MBED_LCD_WriteCharXY+0x74>)
 8001244:	5c40      	ldrb	r0, [r0, r1]
 8001246:	490a      	ldr	r1, [pc, #40]	; (8001270 <MBED_LCD_WriteCharXY+0x78>)
 8001248:	01d2      	lsls	r2, r2, #7
 800124a:	440a      	add	r2, r1
 800124c:	4413      	add	r3, r2
 800124e:	4602      	mov	r2, r0
 8001250:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < 8; i++)
 8001252:	68fb      	ldr	r3, [r7, #12]
 8001254:	3301      	adds	r3, #1
 8001256:	60fb      	str	r3, [r7, #12]
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	2b07      	cmp	r3, #7
 800125c:	dde8      	ble.n	8001230 <MBED_LCD_WriteCharXY+0x38>

  return true;
 800125e:	2301      	movs	r3, #1
}
 8001260:	4618      	mov	r0, r3
 8001262:	3714      	adds	r7, #20
 8001264:	46bd      	mov	sp, r7
 8001266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126a:	4770      	bx	lr
 800126c:	20000000 	.word	0x20000000
 8001270:	20000428 	.word	0x20000428

08001274 <MBED_LCD_WriteStringXY>:
 * Writes string of 8x8 character at position
 * Return false if coordinates of first chracter are outside working area
 * TODO chceking max. length on line
 */
bool MBED_LCD_WriteStringXY(char *cp, uint8_t col, uint8_t row)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b082      	sub	sp, #8
 8001278:	af00      	add	r7, sp, #0
 800127a:	6078      	str	r0, [r7, #4]
 800127c:	460b      	mov	r3, r1
 800127e:	70fb      	strb	r3, [r7, #3]
 8001280:	4613      	mov	r3, r2
 8001282:	70bb      	strb	r3, [r7, #2]
  if ((col > _MBED_LCD_COLUMNS / 8) || (row > (_MBED_LCD_ROWS - 1)))
 8001284:	78fb      	ldrb	r3, [r7, #3]
 8001286:	2b10      	cmp	r3, #16
 8001288:	d802      	bhi.n	8001290 <MBED_LCD_WriteStringXY+0x1c>
 800128a:	78bb      	ldrb	r3, [r7, #2]
 800128c:	2b1f      	cmp	r3, #31
 800128e:	d90e      	bls.n	80012ae <MBED_LCD_WriteStringXY+0x3a>
    return false;
 8001290:	2300      	movs	r3, #0
 8001292:	e011      	b.n	80012b8 <MBED_LCD_WriteStringXY+0x44>

  for (; *cp; cp++)
  {
    MBED_LCD_WriteCharXY(*cp, col, row);
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	781b      	ldrb	r3, [r3, #0]
 8001298:	78ba      	ldrb	r2, [r7, #2]
 800129a:	78f9      	ldrb	r1, [r7, #3]
 800129c:	4618      	mov	r0, r3
 800129e:	f7ff ffab 	bl	80011f8 <MBED_LCD_WriteCharXY>
    col++;
 80012a2:	78fb      	ldrb	r3, [r7, #3]
 80012a4:	3301      	adds	r3, #1
 80012a6:	70fb      	strb	r3, [r7, #3]
  for (; *cp; cp++)
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	3301      	adds	r3, #1
 80012ac:	607b      	str	r3, [r7, #4]
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	781b      	ldrb	r3, [r3, #0]
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d1ee      	bne.n	8001294 <MBED_LCD_WriteStringXY+0x20>
  }

  return true;
 80012b6:	2301      	movs	r3, #1
}
 80012b8:	4618      	mov	r0, r3
 80012ba:	3708      	adds	r7, #8
 80012bc:	46bd      	mov	sp, r7
 80012be:	bd80      	pop	{r7, pc}

080012c0 <MBED_LCD_VideoRam2LCD>:

/**
 * Copying content of videoRAM to LCD controller, based on SPI bulk transfer
 */
void MBED_LCD_VideoRam2LCD()
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b082      	sub	sp, #8
 80012c4:	af00      	add	r7, sp, #0
  for(uint8_t r = 0; r < _MBED_LCD_LINES; r++)
 80012c6:	2300      	movs	r3, #0
 80012c8:	71fb      	strb	r3, [r7, #7]
 80012ca:	e011      	b.n	80012f0 <MBED_LCD_VideoRam2LCD+0x30>
  {
    MBED_LCD_set_page(r);
 80012cc:	79fb      	ldrb	r3, [r7, #7]
 80012ce:	4618      	mov	r0, r3
 80012d0:	f7ff fe67 	bl	8000fa2 <MBED_LCD_set_page>
    MBED_LCD_set_start_line(0);
 80012d4:	2000      	movs	r0, #0
 80012d6:	f7ff fe49 	bl	8000f6c <MBED_LCD_set_start_line>

#if 1
    MBED_LCD_sendData(m_videoRam[r], _MBED_LCD_COLUMNS);      // block operation
 80012da:	79fb      	ldrb	r3, [r7, #7]
 80012dc:	01db      	lsls	r3, r3, #7
 80012de:	4a08      	ldr	r2, [pc, #32]	; (8001300 <MBED_LCD_VideoRam2LCD+0x40>)
 80012e0:	4413      	add	r3, r2
 80012e2:	2180      	movs	r1, #128	; 0x80
 80012e4:	4618      	mov	r0, r3
 80012e6:	f7ff fdd1 	bl	8000e8c <MBED_LCD_sendData>
  for(uint8_t r = 0; r < _MBED_LCD_LINES; r++)
 80012ea:	79fb      	ldrb	r3, [r7, #7]
 80012ec:	3301      	adds	r3, #1
 80012ee:	71fb      	strb	r3, [r7, #7]
 80012f0:	79fb      	ldrb	r3, [r7, #7]
 80012f2:	2b03      	cmp	r3, #3
 80012f4:	d9ea      	bls.n	80012cc <MBED_LCD_VideoRam2LCD+0xc>
#else
    for(uint8_t x = 0; x < _MBED_LCD_COLUMNS; x++)
      MBED_LCD_send(m_videoRam[r][x], 1);
#endif
  }
}
 80012f6:	bf00      	nop
 80012f8:	3708      	adds	r7, #8
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bd80      	pop	{r7, pc}
 80012fe:	bf00      	nop
 8001300:	20000428 	.word	0x20000428

08001304 <MBED_LCD_PutPixel>:
/**
 * Puts pixel with color black = 1, background = 0
 * TODO check valied coordinates
 */
void MBED_LCD_PutPixel(uint8_t x, uint8_t y, bool black)
{
 8001304:	b490      	push	{r4, r7}
 8001306:	b082      	sub	sp, #8
 8001308:	af00      	add	r7, sp, #0
 800130a:	4603      	mov	r3, r0
 800130c:	71fb      	strb	r3, [r7, #7]
 800130e:	460b      	mov	r3, r1
 8001310:	71bb      	strb	r3, [r7, #6]
 8001312:	4613      	mov	r3, r2
 8001314:	717b      	strb	r3, [r7, #5]
  //TODO check x < 128 and y < 32
  if (black)
 8001316:	797b      	ldrb	r3, [r7, #5]
 8001318:	2b00      	cmp	r3, #0
 800131a:	d01d      	beq.n	8001358 <MBED_LCD_PutPixel+0x54>
    m_videoRam[y / 8][x] |= 1 << (y % 8);
 800131c:	79bb      	ldrb	r3, [r7, #6]
 800131e:	08db      	lsrs	r3, r3, #3
 8001320:	b2da      	uxtb	r2, r3
 8001322:	4614      	mov	r4, r2
 8001324:	79fb      	ldrb	r3, [r7, #7]
 8001326:	4611      	mov	r1, r2
 8001328:	79fa      	ldrb	r2, [r7, #7]
 800132a:	481d      	ldr	r0, [pc, #116]	; (80013a0 <MBED_LCD_PutPixel+0x9c>)
 800132c:	01c9      	lsls	r1, r1, #7
 800132e:	4401      	add	r1, r0
 8001330:	440a      	add	r2, r1
 8001332:	7812      	ldrb	r2, [r2, #0]
 8001334:	b251      	sxtb	r1, r2
 8001336:	79ba      	ldrb	r2, [r7, #6]
 8001338:	f002 0207 	and.w	r2, r2, #7
 800133c:	2001      	movs	r0, #1
 800133e:	fa00 f202 	lsl.w	r2, r0, r2
 8001342:	b252      	sxtb	r2, r2
 8001344:	430a      	orrs	r2, r1
 8001346:	b252      	sxtb	r2, r2
 8001348:	b2d0      	uxtb	r0, r2
 800134a:	4915      	ldr	r1, [pc, #84]	; (80013a0 <MBED_LCD_PutPixel+0x9c>)
 800134c:	01e2      	lsls	r2, r4, #7
 800134e:	440a      	add	r2, r1
 8001350:	4413      	add	r3, r2
 8001352:	4602      	mov	r2, r0
 8001354:	701a      	strb	r2, [r3, #0]
  else
    m_videoRam[y / 8][x] &= ~(1 << (y % 8));
}
 8001356:	e01e      	b.n	8001396 <MBED_LCD_PutPixel+0x92>
    m_videoRam[y / 8][x] &= ~(1 << (y % 8));
 8001358:	79bb      	ldrb	r3, [r7, #6]
 800135a:	08db      	lsrs	r3, r3, #3
 800135c:	b2da      	uxtb	r2, r3
 800135e:	4614      	mov	r4, r2
 8001360:	79fb      	ldrb	r3, [r7, #7]
 8001362:	4611      	mov	r1, r2
 8001364:	79fa      	ldrb	r2, [r7, #7]
 8001366:	480e      	ldr	r0, [pc, #56]	; (80013a0 <MBED_LCD_PutPixel+0x9c>)
 8001368:	01c9      	lsls	r1, r1, #7
 800136a:	4401      	add	r1, r0
 800136c:	440a      	add	r2, r1
 800136e:	7812      	ldrb	r2, [r2, #0]
 8001370:	b251      	sxtb	r1, r2
 8001372:	79ba      	ldrb	r2, [r7, #6]
 8001374:	f002 0207 	and.w	r2, r2, #7
 8001378:	2001      	movs	r0, #1
 800137a:	fa00 f202 	lsl.w	r2, r0, r2
 800137e:	b252      	sxtb	r2, r2
 8001380:	43d2      	mvns	r2, r2
 8001382:	b252      	sxtb	r2, r2
 8001384:	400a      	ands	r2, r1
 8001386:	b252      	sxtb	r2, r2
 8001388:	b2d0      	uxtb	r0, r2
 800138a:	4905      	ldr	r1, [pc, #20]	; (80013a0 <MBED_LCD_PutPixel+0x9c>)
 800138c:	01e2      	lsls	r2, r4, #7
 800138e:	440a      	add	r2, r1
 8001390:	4413      	add	r3, r2
 8001392:	4602      	mov	r2, r0
 8001394:	701a      	strb	r2, [r3, #0]
}
 8001396:	bf00      	nop
 8001398:	3708      	adds	r7, #8
 800139a:	46bd      	mov	sp, r7
 800139c:	bc90      	pop	{r4, r7}
 800139e:	4770      	bx	lr
 80013a0:	20000428 	.word	0x20000428

080013a4 <MBED_LCD_FillRect>:
/**
 * Draw lines as filled rectangle with color black = 1, background = 0
 * TODO check valied coordinates
 */
void MBED_LCD_FillRect(int x, int y, int w, int h, bool color)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b086      	sub	sp, #24
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	60f8      	str	r0, [r7, #12]
 80013ac:	60b9      	str	r1, [r7, #8]
 80013ae:	607a      	str	r2, [r7, #4]
 80013b0:	603b      	str	r3, [r7, #0]
  int ww = w, xx = x;
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	617b      	str	r3, [r7, #20]
 80013b6:	68fb      	ldr	r3, [r7, #12]
 80013b8:	613b      	str	r3, [r7, #16]

  for(; h; h--)
 80013ba:	e01c      	b.n	80013f6 <MBED_LCD_FillRect+0x52>
  {
    x = xx;
 80013bc:	693b      	ldr	r3, [r7, #16]
 80013be:	60fb      	str	r3, [r7, #12]

    for(w = ww; w; w--)
 80013c0:	697b      	ldr	r3, [r7, #20]
 80013c2:	607b      	str	r3, [r7, #4]
 80013c4:	e00e      	b.n	80013e4 <MBED_LCD_FillRect+0x40>
    {
      MBED_LCD_PutPixel(x, y, color);
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	b2db      	uxtb	r3, r3
 80013ca:	68ba      	ldr	r2, [r7, #8]
 80013cc:	b2d1      	uxtb	r1, r2
 80013ce:	f897 2020 	ldrb.w	r2, [r7, #32]
 80013d2:	4618      	mov	r0, r3
 80013d4:	f7ff ff96 	bl	8001304 <MBED_LCD_PutPixel>
      x++;
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	3301      	adds	r3, #1
 80013dc:	60fb      	str	r3, [r7, #12]
    for(w = ww; w; w--)
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	3b01      	subs	r3, #1
 80013e2:	607b      	str	r3, [r7, #4]
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d1ed      	bne.n	80013c6 <MBED_LCD_FillRect+0x22>
    }

    y++;
 80013ea:	68bb      	ldr	r3, [r7, #8]
 80013ec:	3301      	adds	r3, #1
 80013ee:	60bb      	str	r3, [r7, #8]
  for(; h; h--)
 80013f0:	683b      	ldr	r3, [r7, #0]
 80013f2:	3b01      	subs	r3, #1
 80013f4:	603b      	str	r3, [r7, #0]
 80013f6:	683b      	ldr	r3, [r7, #0]
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d1df      	bne.n	80013bc <MBED_LCD_FillRect+0x18>
  }
}
 80013fc:	bf00      	nop
 80013fe:	3718      	adds	r7, #24
 8001400:	46bd      	mov	sp, r7
 8001402:	bd80      	pop	{r7, pc}

08001404 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001404:	f8df d034 	ldr.w	sp, [pc, #52]	; 800143c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001408:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800140a:	e003      	b.n	8001414 <LoopCopyDataInit>

0800140c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800140c:	4b0c      	ldr	r3, [pc, #48]	; (8001440 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800140e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001410:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001412:	3104      	adds	r1, #4

08001414 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001414:	480b      	ldr	r0, [pc, #44]	; (8001444 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001416:	4b0c      	ldr	r3, [pc, #48]	; (8001448 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001418:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800141a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800141c:	d3f6      	bcc.n	800140c <CopyDataInit>
  ldr  r2, =_sbss
 800141e:	4a0b      	ldr	r2, [pc, #44]	; (800144c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001420:	e002      	b.n	8001428 <LoopFillZerobss>

08001422 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001422:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001424:	f842 3b04 	str.w	r3, [r2], #4

08001428 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001428:	4b09      	ldr	r3, [pc, #36]	; (8001450 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800142a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800142c:	d3f9      	bcc.n	8001422 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800142e:	f000 fb99 	bl	8001b64 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001432:	f000 fd3d 	bl	8001eb0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001436:	f7ff fb5b 	bl	8000af0 <main>
  bx  lr    
 800143a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800143c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001440:	08001f2c 	.word	0x08001f2c
  ldr  r0, =_sdata
 8001444:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001448:	20000408 	.word	0x20000408
  ldr  r2, =_sbss
 800144c:	20000408 	.word	0x20000408
  ldr  r3, = _ebss
 8001450:	20000628 	.word	0x20000628

08001454 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001454:	e7fe      	b.n	8001454 <ADC_IRQHandler>
	...

08001458 <GPIOConfigurePin>:
 *      Author: Lapunik
 */
#include "stm_core.h"

bool GPIOConfigurePin(GPIO_TypeDef *gpio,uint32_t bitNumber, ioPortMode mode) // konfigurace GPIO do pøedpøipravených stavù
{
 8001458:	b480      	push	{r7}
 800145a:	b087      	sub	sp, #28
 800145c:	af00      	add	r7, sp, #0
 800145e:	60f8      	str	r0, [r7, #12]
 8001460:	60b9      	str	r1, [r7, #8]
 8001462:	4613      	mov	r3, r2
 8001464:	71fb      	strb	r3, [r7, #7]

	uint32_t enableMask = 0;
 8001466:	2300      	movs	r3, #0
 8001468:	617b      	str	r3, [r7, #20]
	uint32_t resetMask = 0;
 800146a:	2300      	movs	r3, #0
 800146c:	613b      	str	r3, [r7, #16]

	switch((uint32_t)gpio) // je potøeba zapnout hodiny podle toho který gpio chceme vyuzivat => ulozime bity pro reset a pro zapnuti do masek a pote masku aplikujeme
 800146e:	68fb      	ldr	r3, [r7, #12]
 8001470:	4a99      	ldr	r2, [pc, #612]	; (80016d8 <GPIOConfigurePin+0x280>)
 8001472:	4293      	cmp	r3, r2
 8001474:	d01d      	beq.n	80014b2 <GPIOConfigurePin+0x5a>
 8001476:	4a98      	ldr	r2, [pc, #608]	; (80016d8 <GPIOConfigurePin+0x280>)
 8001478:	4293      	cmp	r3, r2
 800147a:	d806      	bhi.n	800148a <GPIOConfigurePin+0x32>
 800147c:	4a97      	ldr	r2, [pc, #604]	; (80016dc <GPIOConfigurePin+0x284>)
 800147e:	4293      	cmp	r3, r2
 8001480:	d00d      	beq.n	800149e <GPIOConfigurePin+0x46>
 8001482:	4a97      	ldr	r2, [pc, #604]	; (80016e0 <GPIOConfigurePin+0x288>)
 8001484:	4293      	cmp	r3, r2
 8001486:	d00f      	beq.n	80014a8 <GPIOConfigurePin+0x50>
 8001488:	e027      	b.n	80014da <GPIOConfigurePin+0x82>
 800148a:	4a96      	ldr	r2, [pc, #600]	; (80016e4 <GPIOConfigurePin+0x28c>)
 800148c:	4293      	cmp	r3, r2
 800148e:	d01a      	beq.n	80014c6 <GPIOConfigurePin+0x6e>
 8001490:	4a95      	ldr	r2, [pc, #596]	; (80016e8 <GPIOConfigurePin+0x290>)
 8001492:	4293      	cmp	r3, r2
 8001494:	d01c      	beq.n	80014d0 <GPIOConfigurePin+0x78>
 8001496:	4a95      	ldr	r2, [pc, #596]	; (80016ec <GPIOConfigurePin+0x294>)
 8001498:	4293      	cmp	r3, r2
 800149a:	d00f      	beq.n	80014bc <GPIOConfigurePin+0x64>
 800149c:	e01d      	b.n	80014da <GPIOConfigurePin+0x82>
	{
	case (uint32_t)GPIOA: // GPIOA je definovana konstanta ve formátu "ukazatel", proto msím pøetypovat na celoèíselnou hodnotu
        enableMask = RCC_AHB1ENR_GPIOAEN;
 800149e:	2301      	movs	r3, #1
 80014a0:	617b      	str	r3, [r7, #20]
        resetMask = RCC_AHB1RSTR_GPIOARST;
 80014a2:	2301      	movs	r3, #1
 80014a4:	613b      	str	r3, [r7, #16]
	break;
 80014a6:	e018      	b.n	80014da <GPIOConfigurePin+0x82>

	case (uint32_t)GPIOB:
        enableMask = RCC_AHB1ENR_GPIOBEN;
 80014a8:	2302      	movs	r3, #2
 80014aa:	617b      	str	r3, [r7, #20]
        resetMask = RCC_AHB1RSTR_GPIOBRST;
 80014ac:	2302      	movs	r3, #2
 80014ae:	613b      	str	r3, [r7, #16]
	break;
 80014b0:	e013      	b.n	80014da <GPIOConfigurePin+0x82>

	case (uint32_t)GPIOC:
        enableMask = RCC_AHB1ENR_GPIOCEN;
 80014b2:	2304      	movs	r3, #4
 80014b4:	617b      	str	r3, [r7, #20]
        resetMask = RCC_AHB1RSTR_GPIOCRST;
 80014b6:	2304      	movs	r3, #4
 80014b8:	613b      	str	r3, [r7, #16]
	break;
 80014ba:	e00e      	b.n	80014da <GPIOConfigurePin+0x82>

	case (uint32_t)GPIOD:
        enableMask = RCC_AHB1ENR_GPIODEN;
 80014bc:	2308      	movs	r3, #8
 80014be:	617b      	str	r3, [r7, #20]
        resetMask = RCC_AHB1RSTR_GPIODRST;
 80014c0:	2308      	movs	r3, #8
 80014c2:	613b      	str	r3, [r7, #16]
	break;
 80014c4:	e009      	b.n	80014da <GPIOConfigurePin+0x82>

	case (uint32_t)GPIOE:
        enableMask = RCC_AHB1ENR_GPIOEEN;
 80014c6:	2310      	movs	r3, #16
 80014c8:	617b      	str	r3, [r7, #20]
        resetMask = RCC_AHB1RSTR_GPIOERST;
 80014ca:	2310      	movs	r3, #16
 80014cc:	613b      	str	r3, [r7, #16]
	break;
 80014ce:	e004      	b.n	80014da <GPIOConfigurePin+0x82>
        enableMask = RCC_AHB1ENR_GPIOGEN;
        resetMask = RCC_AHB1RSTR_GPIOGRST;
	break;
#endif
	case (uint32_t)GPIOH:
        enableMask = RCC_AHB1ENR_GPIOHEN;
 80014d0:	2380      	movs	r3, #128	; 0x80
 80014d2:	617b      	str	r3, [r7, #20]
        resetMask = RCC_AHB1RSTR_GPIOHRST;
 80014d4:	2380      	movs	r3, #128	; 0x80
 80014d6:	613b      	str	r3, [r7, #16]
	break;
 80014d8:	bf00      	nop

	}

	if((resetMask == 0)||(enableMask == 0)) // pokud se do masek neuložila žádná hodnota, ukonèi konfiguraci a vrat zpravu false o neúspìchu
 80014da:	693b      	ldr	r3, [r7, #16]
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d002      	beq.n	80014e6 <GPIOConfigurePin+0x8e>
 80014e0:	697b      	ldr	r3, [r7, #20]
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d101      	bne.n	80014ea <GPIOConfigurePin+0x92>
	{
		return false;
 80014e6:	2300      	movs	r3, #0
 80014e8:	e12d      	b.n	8001746 <GPIOConfigurePin+0x2ee>
	}
	else
	{
		  if(!(RCC -> AHB1ENR & enableMask)) // jestliže nejsou masky prázdné, použi je pro nastavení hodin
 80014ea:	4b81      	ldr	r3, [pc, #516]	; (80016f0 <GPIOConfigurePin+0x298>)
 80014ec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80014ee:	697b      	ldr	r3, [r7, #20]
 80014f0:	4013      	ands	r3, r2
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d112      	bne.n	800151c <GPIOConfigurePin+0xc4>
		  {
		    RCC->AHB1ENR |= enableMask;
 80014f6:	497e      	ldr	r1, [pc, #504]	; (80016f0 <GPIOConfigurePin+0x298>)
 80014f8:	4b7d      	ldr	r3, [pc, #500]	; (80016f0 <GPIOConfigurePin+0x298>)
 80014fa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80014fc:	697b      	ldr	r3, [r7, #20]
 80014fe:	4313      	orrs	r3, r2
 8001500:	630b      	str	r3, [r1, #48]	; 0x30
		    RCC->AHB1RSTR |= resetMask;
 8001502:	497b      	ldr	r1, [pc, #492]	; (80016f0 <GPIOConfigurePin+0x298>)
 8001504:	4b7a      	ldr	r3, [pc, #488]	; (80016f0 <GPIOConfigurePin+0x298>)
 8001506:	691a      	ldr	r2, [r3, #16]
 8001508:	693b      	ldr	r3, [r7, #16]
 800150a:	4313      	orrs	r3, r2
 800150c:	610b      	str	r3, [r1, #16]
		    RCC->AHB1RSTR &= ~resetMask;
 800150e:	4978      	ldr	r1, [pc, #480]	; (80016f0 <GPIOConfigurePin+0x298>)
 8001510:	4b77      	ldr	r3, [pc, #476]	; (80016f0 <GPIOConfigurePin+0x298>)
 8001512:	691a      	ldr	r2, [r3, #16]
 8001514:	693b      	ldr	r3, [r7, #16]
 8001516:	43db      	mvns	r3, r3
 8001518:	4013      	ands	r3, r2
 800151a:	610b      	str	r3, [r1, #16]
		  }
	}

gpio -> MODER &= ~(0x03 << (bitNumber*2)); // vynulovani zdvojených bitu pøed nastavováním (kdyby nìkde byla kombinace 10 a já tam ORoval 01 tak vysledna kombinace je 11 misto 01)...u registru kde se nastavuje pouze jeden bit toho nehrozí
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	68ba      	ldr	r2, [r7, #8]
 8001522:	0052      	lsls	r2, r2, #1
 8001524:	2103      	movs	r1, #3
 8001526:	fa01 f202 	lsl.w	r2, r1, r2
 800152a:	43d2      	mvns	r2, r2
 800152c:	401a      	ands	r2, r3
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	601a      	str	r2, [r3, #0]
gpio -> PUPDR &= ~(0x03 << (bitNumber*2));
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	68db      	ldr	r3, [r3, #12]
 8001536:	68ba      	ldr	r2, [r7, #8]
 8001538:	0052      	lsls	r2, r2, #1
 800153a:	2103      	movs	r1, #3
 800153c:	fa01 f202 	lsl.w	r2, r1, r2
 8001540:	43d2      	mvns	r2, r2
 8001542:	401a      	ands	r2, r3
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	60da      	str	r2, [r3, #12]
gpio -> OSPEEDR &= ~(0x03 << (bitNumber*2));
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	689b      	ldr	r3, [r3, #8]
 800154c:	68ba      	ldr	r2, [r7, #8]
 800154e:	0052      	lsls	r2, r2, #1
 8001550:	2103      	movs	r1, #3
 8001552:	fa01 f202 	lsl.w	r2, r1, r2
 8001556:	43d2      	mvns	r2, r2
 8001558:	401a      	ands	r2, r3
 800155a:	68fb      	ldr	r3, [r7, #12]
 800155c:	609a      	str	r2, [r3, #8]


switch(mode)
 800155e:	79fb      	ldrb	r3, [r7, #7]
 8001560:	2b07      	cmp	r3, #7
 8001562:	f200 80ef 	bhi.w	8001744 <GPIOConfigurePin+0x2ec>
 8001566:	a201      	add	r2, pc, #4	; (adr r2, 800156c <GPIOConfigurePin+0x114>)
 8001568:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800156c:	0800158d 	.word	0x0800158d
 8001570:	080015df 	.word	0x080015df
 8001574:	0800162f 	.word	0x0800162f
 8001578:	08001645 	.word	0x08001645
 800157c:	0800165b 	.word	0x0800165b
 8001580:	08001671 	.word	0x08001671
 8001584:	08001687 	.word	0x08001687
 8001588:	080016f5 	.word	0x080016f5
{
case ioPortOutputPushPull:

	gpio->MODER |= 0x01<<(2*bitNumber); // output
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	68ba      	ldr	r2, [r7, #8]
 8001592:	0052      	lsls	r2, r2, #1
 8001594:	2101      	movs	r1, #1
 8001596:	fa01 f202 	lsl.w	r2, r1, r2
 800159a:	431a      	orrs	r2, r3
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	601a      	str	r2, [r3, #0]
	gpio->OTYPER &= ~(0x01<<bitNumber); // push-pull
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	685b      	ldr	r3, [r3, #4]
 80015a4:	2101      	movs	r1, #1
 80015a6:	68ba      	ldr	r2, [r7, #8]
 80015a8:	fa01 f202 	lsl.w	r2, r1, r2
 80015ac:	43d2      	mvns	r2, r2
 80015ae:	401a      	ands	r2, r3
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	605a      	str	r2, [r3, #4]
	gpio->OSPEEDR |= 0x03<<(2*bitNumber); // height speed
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	689b      	ldr	r3, [r3, #8]
 80015b8:	68ba      	ldr	r2, [r7, #8]
 80015ba:	0052      	lsls	r2, r2, #1
 80015bc:	2103      	movs	r1, #3
 80015be:	fa01 f202 	lsl.w	r2, r1, r2
 80015c2:	431a      	orrs	r2, r3
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	609a      	str	r2, [r3, #8]
	gpio->PUPDR &= ~(0x03<<bitNumber); // no pull up, no pull down
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	68db      	ldr	r3, [r3, #12]
 80015cc:	2103      	movs	r1, #3
 80015ce:	68ba      	ldr	r2, [r7, #8]
 80015d0:	fa01 f202 	lsl.w	r2, r1, r2
 80015d4:	43d2      	mvns	r2, r2
 80015d6:	401a      	ands	r2, r3
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	60da      	str	r2, [r3, #12]
    break;
 80015dc:	e0b2      	b.n	8001744 <GPIOConfigurePin+0x2ec>

case ioPortOutputOpenDrain:

	gpio->MODER |= 0x01<<(2*bitNumber); // output
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	68ba      	ldr	r2, [r7, #8]
 80015e4:	0052      	lsls	r2, r2, #1
 80015e6:	2101      	movs	r1, #1
 80015e8:	fa01 f202 	lsl.w	r2, r1, r2
 80015ec:	431a      	orrs	r2, r3
 80015ee:	68fb      	ldr	r3, [r7, #12]
 80015f0:	601a      	str	r2, [r3, #0]
	gpio->OTYPER |= (0x01<<bitNumber); // open drain
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	685b      	ldr	r3, [r3, #4]
 80015f6:	2101      	movs	r1, #1
 80015f8:	68ba      	ldr	r2, [r7, #8]
 80015fa:	fa01 f202 	lsl.w	r2, r1, r2
 80015fe:	431a      	orrs	r2, r3
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	605a      	str	r2, [r3, #4]
	gpio->OSPEEDR |= 0x03<<(2*bitNumber); // height speed
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	689b      	ldr	r3, [r3, #8]
 8001608:	68ba      	ldr	r2, [r7, #8]
 800160a:	0052      	lsls	r2, r2, #1
 800160c:	2103      	movs	r1, #3
 800160e:	fa01 f202 	lsl.w	r2, r1, r2
 8001612:	431a      	orrs	r2, r3
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	609a      	str	r2, [r3, #8]
	gpio->PUPDR &= ~(0x03<<bitNumber); // no pull up, no pull down
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	68db      	ldr	r3, [r3, #12]
 800161c:	2103      	movs	r1, #3
 800161e:	68ba      	ldr	r2, [r7, #8]
 8001620:	fa01 f202 	lsl.w	r2, r1, r2
 8001624:	43d2      	mvns	r2, r2
 8001626:	401a      	ands	r2, r3
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	60da      	str	r2, [r3, #12]
    break;
 800162c:	e08a      	b.n	8001744 <GPIOConfigurePin+0x2ec>

case ioPortAnalog:

	gpio->MODER |= 0x03<<(2*bitNumber); // analog
 800162e:	68fb      	ldr	r3, [r7, #12]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	68ba      	ldr	r2, [r7, #8]
 8001634:	0052      	lsls	r2, r2, #1
 8001636:	2103      	movs	r1, #3
 8001638:	fa01 f202 	lsl.w	r2, r1, r2
 800163c:	431a      	orrs	r2, r3
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	601a      	str	r2, [r3, #0]
    break;
 8001642:	e07f      	b.n	8001744 <GPIOConfigurePin+0x2ec>

case ioPortInputFloat:

	gpio->PUPDR &= ~(0x03<<bitNumber); // no pull up, no pull down
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	68db      	ldr	r3, [r3, #12]
 8001648:	2103      	movs	r1, #3
 800164a:	68ba      	ldr	r2, [r7, #8]
 800164c:	fa01 f202 	lsl.w	r2, r1, r2
 8001650:	43d2      	mvns	r2, r2
 8001652:	401a      	ands	r2, r3
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	60da      	str	r2, [r3, #12]
    break;
 8001658:	e074      	b.n	8001744 <GPIOConfigurePin+0x2ec>

case ioPortInputPullUp:

	gpio->PUPDR |= ~(0x01<<bitNumber); // pull up
 800165a:	68fb      	ldr	r3, [r7, #12]
 800165c:	68db      	ldr	r3, [r3, #12]
 800165e:	2101      	movs	r1, #1
 8001660:	68ba      	ldr	r2, [r7, #8]
 8001662:	fa01 f202 	lsl.w	r2, r1, r2
 8001666:	43d2      	mvns	r2, r2
 8001668:	431a      	orrs	r2, r3
 800166a:	68fb      	ldr	r3, [r7, #12]
 800166c:	60da      	str	r2, [r3, #12]
    break;
 800166e:	e069      	b.n	8001744 <GPIOConfigurePin+0x2ec>

case ioPortInputPullDown:

	gpio->PUPDR |= ~(0x02<<bitNumber); // pull down
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	68db      	ldr	r3, [r3, #12]
 8001674:	2102      	movs	r1, #2
 8001676:	68ba      	ldr	r2, [r7, #8]
 8001678:	fa01 f202 	lsl.w	r2, r1, r2
 800167c:	43d2      	mvns	r2, r2
 800167e:	431a      	orrs	r2, r3
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	60da      	str	r2, [r3, #12]
    break;
 8001684:	e05e      	b.n	8001744 <GPIOConfigurePin+0x2ec>

case ioPortAlternatrPushPull:

	gpio->MODER |= 0x02<<(2*bitNumber); // alternate function
 8001686:	68fb      	ldr	r3, [r7, #12]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	68ba      	ldr	r2, [r7, #8]
 800168c:	0052      	lsls	r2, r2, #1
 800168e:	2102      	movs	r1, #2
 8001690:	fa01 f202 	lsl.w	r2, r1, r2
 8001694:	431a      	orrs	r2, r3
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	601a      	str	r2, [r3, #0]
	gpio->OTYPER &= ~(0x01<<bitNumber); // push pull
 800169a:	68fb      	ldr	r3, [r7, #12]
 800169c:	685b      	ldr	r3, [r3, #4]
 800169e:	2101      	movs	r1, #1
 80016a0:	68ba      	ldr	r2, [r7, #8]
 80016a2:	fa01 f202 	lsl.w	r2, r1, r2
 80016a6:	43d2      	mvns	r2, r2
 80016a8:	401a      	ands	r2, r3
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	605a      	str	r2, [r3, #4]
	gpio->OSPEEDR |= 0x03<<(2*bitNumber); // height speed
 80016ae:	68fb      	ldr	r3, [r7, #12]
 80016b0:	689b      	ldr	r3, [r3, #8]
 80016b2:	68ba      	ldr	r2, [r7, #8]
 80016b4:	0052      	lsls	r2, r2, #1
 80016b6:	2103      	movs	r1, #3
 80016b8:	fa01 f202 	lsl.w	r2, r1, r2
 80016bc:	431a      	orrs	r2, r3
 80016be:	68fb      	ldr	r3, [r7, #12]
 80016c0:	609a      	str	r2, [r3, #8]
	gpio->PUPDR &= ~(0x03<<bitNumber); // no pull up, no pull down
 80016c2:	68fb      	ldr	r3, [r7, #12]
 80016c4:	68db      	ldr	r3, [r3, #12]
 80016c6:	2103      	movs	r1, #3
 80016c8:	68ba      	ldr	r2, [r7, #8]
 80016ca:	fa01 f202 	lsl.w	r2, r1, r2
 80016ce:	43d2      	mvns	r2, r2
 80016d0:	401a      	ands	r2, r3
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	60da      	str	r2, [r3, #12]
    break;
 80016d6:	e035      	b.n	8001744 <GPIOConfigurePin+0x2ec>
 80016d8:	40020800 	.word	0x40020800
 80016dc:	40020000 	.word	0x40020000
 80016e0:	40020400 	.word	0x40020400
 80016e4:	40021000 	.word	0x40021000
 80016e8:	40021c00 	.word	0x40021c00
 80016ec:	40020c00 	.word	0x40020c00
 80016f0:	40023800 	.word	0x40023800

case ioPortAlternatrOpenDrain:

	gpio->MODER |= 0x02<<(2*bitNumber); // alternate function
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	68ba      	ldr	r2, [r7, #8]
 80016fa:	0052      	lsls	r2, r2, #1
 80016fc:	2102      	movs	r1, #2
 80016fe:	fa01 f202 	lsl.w	r2, r1, r2
 8001702:	431a      	orrs	r2, r3
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	601a      	str	r2, [r3, #0]
	gpio->OTYPER |= (0x01<<bitNumber); // open drain
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	685b      	ldr	r3, [r3, #4]
 800170c:	2101      	movs	r1, #1
 800170e:	68ba      	ldr	r2, [r7, #8]
 8001710:	fa01 f202 	lsl.w	r2, r1, r2
 8001714:	431a      	orrs	r2, r3
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	605a      	str	r2, [r3, #4]
	gpio->OSPEEDR |= 0x03<<(2*bitNumber); // height speed
 800171a:	68fb      	ldr	r3, [r7, #12]
 800171c:	689b      	ldr	r3, [r3, #8]
 800171e:	68ba      	ldr	r2, [r7, #8]
 8001720:	0052      	lsls	r2, r2, #1
 8001722:	2103      	movs	r1, #3
 8001724:	fa01 f202 	lsl.w	r2, r1, r2
 8001728:	431a      	orrs	r2, r3
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	609a      	str	r2, [r3, #8]
	gpio->PUPDR &= ~(0x03<<bitNumber); // no pull up, no pull down
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	68db      	ldr	r3, [r3, #12]
 8001732:	2103      	movs	r1, #3
 8001734:	68ba      	ldr	r2, [r7, #8]
 8001736:	fa01 f202 	lsl.w	r2, r1, r2
 800173a:	43d2      	mvns	r2, r2
 800173c:	401a      	ands	r2, r3
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	60da      	str	r2, [r3, #12]
    break;
 8001742:	bf00      	nop


}
    return true;
 8001744:	2301      	movs	r3, #1
}
 8001746:	4618      	mov	r0, r3
 8001748:	371c      	adds	r7, #28
 800174a:	46bd      	mov	sp, r7
 800174c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001750:	4770      	bx	lr
 8001752:	bf00      	nop

08001754 <GPIOConfigureAlternativFunction>:

bool GPIOConfigureAlternativFunction(GPIO_TypeDef *gpio,uint32_t bitNumber, uint32_t afValue) // konfigurace GPIO do alternativní funkce
{
 8001754:	b480      	push	{r7}
 8001756:	b087      	sub	sp, #28
 8001758:	af00      	add	r7, sp, #0
 800175a:	60f8      	str	r0, [r7, #12]
 800175c:	60b9      	str	r1, [r7, #8]
 800175e:	607a      	str	r2, [r7, #4]
	// alternativni funkce se nastavuje pomoci registrù AFR,(to øíká která alternativní funkce je pøipojena), registry jsou dva(AFRL,AFRH) protože potøebujeme 64bit (je tam šestnáct alternativních kanálù na každej vstup a výstup(to zanemná 4 bity na jeden kanál))
	// v hlavièkových souborech neni AFRL a AFRH ale je tam dvouprvkove uint 32 bitove pole (AFR[0] = AFRL,AFR[1] = AFRH)
	uint8_t afr = (bitNumber < 8) ? 0 : 1 ;
 8001760:	68bb      	ldr	r3, [r7, #8]
 8001762:	2b07      	cmp	r3, #7
 8001764:	bf8c      	ite	hi
 8001766:	2301      	movhi	r3, #1
 8001768:	2300      	movls	r3, #0
 800176a:	b2db      	uxtb	r3, r3
 800176c:	75fb      	strb	r3, [r7, #23]

    gpio->AFR[afr] &= ~(0x0f << (4 * (bitNumber & 0x07))); // vynulujeme 4 bity naseho kanalu, pro jistotu maskuju bit number
 800176e:	7dfa      	ldrb	r2, [r7, #23]
 8001770:	7df9      	ldrb	r1, [r7, #23]
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	3108      	adds	r1, #8
 8001776:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800177a:	68b9      	ldr	r1, [r7, #8]
 800177c:	f001 0107 	and.w	r1, r1, #7
 8001780:	0089      	lsls	r1, r1, #2
 8001782:	200f      	movs	r0, #15
 8001784:	fa00 f101 	lsl.w	r1, r0, r1
 8001788:	43c9      	mvns	r1, r1
 800178a:	4019      	ands	r1, r3
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	3208      	adds	r2, #8
 8001790:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    gpio->AFR[afr] |= ((afValue & 0x0f) << (4 * (bitNumber & 0x07))); // nastavim pozadovanou hodnotu alternativni funkce, prom jistotu, kdyby byla afValue vetsi než 4 bity(nemìla by být) si maskujeme jenom dané 4 bity které chceme používat
 8001794:	7dfa      	ldrb	r2, [r7, #23]
 8001796:	7df9      	ldrb	r1, [r7, #23]
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	3108      	adds	r1, #8
 800179c:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	f003 000f 	and.w	r0, r3, #15
 80017a6:	68bb      	ldr	r3, [r7, #8]
 80017a8:	f003 0307 	and.w	r3, r3, #7
 80017ac:	009b      	lsls	r3, r3, #2
 80017ae:	fa00 f303 	lsl.w	r3, r0, r3
 80017b2:	4319      	orrs	r1, r3
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	3208      	adds	r2, #8
 80017b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return true;
 80017bc:	2301      	movs	r3, #1
  //  gpio->AFR[(bitNumber < 8) ? 0 : 1] &= ~(0x0f << (4 * (bitNumber & 0x07))); // vynuluj AF bity
  //  gpio->AFR[(bitNumber < 8) ? 0 : 1] |= ((afValue & 0x0f) << (4 * (bitNumber & 0x07))); // nastav AF bity



}
 80017be:	4618      	mov	r0, r3
 80017c0:	371c      	adds	r7, #28
 80017c2:	46bd      	mov	sp, r7
 80017c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c8:	4770      	bx	lr

080017ca <GPIORead>:
{
gpio -> ODR ^= (1<<bitNumber); // prostì jen zmìò hobnotu v ODR pro pøíslušný bit
}

bool GPIORead(GPIO_TypeDef *gpio, uint32_t bitNumber) // funkce pro zjištìní hodnoty na výstupu ODR pro bit na zadaném místì
{
 80017ca:	b480      	push	{r7}
 80017cc:	b083      	sub	sp, #12
 80017ce:	af00      	add	r7, sp, #0
 80017d0:	6078      	str	r0, [r7, #4]
 80017d2:	6039      	str	r1, [r7, #0]
	if((gpio -> MODER & (0x03<<(bitNumber*2))) == 0x00) // jestliže je pin nastaven jako vstup
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	683a      	ldr	r2, [r7, #0]
 80017da:	0052      	lsls	r2, r2, #1
 80017dc:	2103      	movs	r1, #3
 80017de:	fa01 f202 	lsl.w	r2, r1, r2
 80017e2:	4013      	ands	r3, r2
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d10c      	bne.n	8001802 <GPIORead+0x38>
	{
		 return ((gpio -> IDR) & (1<<bitNumber)); // AND ODR s maskou vrátí 0 (false) pokud zkoumany bit je nula, a pokud neni nula a je to jakekoliv jine cislo, nezalezi na to jake, vrati (true)
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	691b      	ldr	r3, [r3, #16]
 80017ec:	2101      	movs	r1, #1
 80017ee:	683a      	ldr	r2, [r7, #0]
 80017f0:	fa01 f202 	lsl.w	r2, r1, r2
 80017f4:	4013      	ands	r3, r2
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	bf14      	ite	ne
 80017fa:	2301      	movne	r3, #1
 80017fc:	2300      	moveq	r3, #0
 80017fe:	b2db      	uxtb	r3, r3
 8001800:	e01c      	b.n	800183c <GPIORead+0x72>

	}else if ((gpio -> MODER & (0x03<<(bitNumber*2))) == (0x01<<(bitNumber*2))) // pokud ne, tak je na prislusnem bitNumber kombinace 01
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	683a      	ldr	r2, [r7, #0]
 8001808:	0052      	lsls	r2, r2, #1
 800180a:	2103      	movs	r1, #3
 800180c:	fa01 f202 	lsl.w	r2, r1, r2
 8001810:	4013      	ands	r3, r2
 8001812:	683a      	ldr	r2, [r7, #0]
 8001814:	0052      	lsls	r2, r2, #1
 8001816:	2101      	movs	r1, #1
 8001818:	fa01 f202 	lsl.w	r2, r1, r2
 800181c:	4293      	cmp	r3, r2
 800181e:	d10c      	bne.n	800183a <GPIORead+0x70>
	{
		 return ((gpio -> ODR) & (1<<bitNumber)); // AND ODR s maskou vrátí 0 (false) pokud zkoumany bit je nula, a pokud neni nula a je to jakekoliv jine cislo, nezalezi na to jake, vrati (true)
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	695b      	ldr	r3, [r3, #20]
 8001824:	2101      	movs	r1, #1
 8001826:	683a      	ldr	r2, [r7, #0]
 8001828:	fa01 f202 	lsl.w	r2, r1, r2
 800182c:	4013      	ands	r3, r2
 800182e:	2b00      	cmp	r3, #0
 8001830:	bf14      	ite	ne
 8001832:	2301      	movne	r3, #1
 8001834:	2300      	moveq	r3, #0
 8001836:	b2db      	uxtb	r3, r3
 8001838:	e000      	b.n	800183c <GPIORead+0x72>
	}else
	{
		return false; // je potøeba dodìlat!!!!! pro analog a alternativvní funkce nebude fungovat!!!!!!!!
 800183a:	2300      	movs	r3, #0
	}

}
 800183c:	4618      	mov	r0, r3
 800183e:	370c      	adds	r7, #12
 8001840:	46bd      	mov	sp, r7
 8001842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001846:	4770      	bx	lr

08001848 <GPIOWrite>:

void GPIOWrite(GPIO_TypeDef *gpio, uint32_t bitNumber,bool state) // funkce pro zapsani hodnoty na výstupu ODR pro bit na zadaném místì
{ // BSRR je registr kter nastavi natvrdo hodnotu na registru ODR, máme celkem 16 výstupù, BSRR má 32 výstupù, s tím že pokud dám jednièku na nìkterý ze spodních 16, øíkám tím nastav jedna na konkrétní bit(0-16) a pokud dám jednièku na nìkterý z horních 16 bitù BSRR, tak vlastnì øíkám, nastav nulu na konkrétním bitu (0-16)
 8001848:	b480      	push	{r7}
 800184a:	b085      	sub	sp, #20
 800184c:	af00      	add	r7, sp, #0
 800184e:	60f8      	str	r0, [r7, #12]
 8001850:	60b9      	str	r1, [r7, #8]
 8001852:	4613      	mov	r3, r2
 8001854:	71fb      	strb	r3, [r7, #7]
 if(state) // pokud chci zapsat jednicku
 8001856:	79fb      	ldrb	r3, [r7, #7]
 8001858:	2b00      	cmp	r3, #0
 800185a:	d007      	beq.n	800186c <GPIOWrite+0x24>
 {
	gpio -> BSRR = (0x01<<bitNumber); // zapis ji do spodni poloviny BSRR na místo (0-16)
 800185c:	2201      	movs	r2, #1
 800185e:	68bb      	ldr	r3, [r7, #8]
 8001860:	fa02 f303 	lsl.w	r3, r2, r3
 8001864:	461a      	mov	r2, r3
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	619a      	str	r2, [r3, #24]
 }else // pokud ne
 {
	 gpio -> BSRR = ((0x01<<bitNumber)<<16); // zapis ji do horni poloviny registru BSRR(17-31), což zajistí vynulování pøíslušného bitu
 }
}
 800186a:	e007      	b.n	800187c <GPIOWrite+0x34>
	 gpio -> BSRR = ((0x01<<bitNumber)<<16); // zapis ji do horni poloviny registru BSRR(17-31), což zajistí vynulování pøíslušného bitu
 800186c:	2201      	movs	r2, #1
 800186e:	68bb      	ldr	r3, [r7, #8]
 8001870:	fa02 f303 	lsl.w	r3, r2, r3
 8001874:	041b      	lsls	r3, r3, #16
 8001876:	461a      	mov	r2, r3
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	619a      	str	r2, [r3, #24]
}
 800187c:	bf00      	nop
 800187e:	3714      	adds	r7, #20
 8001880:	46bd      	mov	sp, r7
 8001882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001886:	4770      	bx	lr

08001888 <SetClock100MHz>:
#error Valid controller not set
#endif
}

bool SetClock100MHz(eClockSources clkSrc)
{
 8001888:	b480      	push	{r7}
 800188a:	b085      	sub	sp, #20
 800188c:	af00      	add	r7, sp, #0
 800188e:	4603      	mov	r3, r0
 8001890:	71fb      	strb	r3, [r7, #7]

#if HSE_VALUE != 8000000
#error HSE_VALUE must be set to 8M = ext. clock from ST/Link on Nucleo
#endif

  if (clkSrc == clockSourceHSE)
 8001892:	79fb      	ldrb	r3, [r7, #7]
 8001894:	2b01      	cmp	r3, #1
 8001896:	d11f      	bne.n	80018d8 <SetClock100MHz+0x50>
  {
    if (!(RCC->CR & RCC_CR_HSEON))      // HSE not running ?
 8001898:	4b8c      	ldr	r3, [pc, #560]	; (8001acc <SetClock100MHz+0x244>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d119      	bne.n	80018d8 <SetClock100MHz+0x50>
    {
      RCC->CR |= RCC_CR_HSEON;          // enable
 80018a4:	4a89      	ldr	r2, [pc, #548]	; (8001acc <SetClock100MHz+0x244>)
 80018a6:	4b89      	ldr	r3, [pc, #548]	; (8001acc <SetClock100MHz+0x244>)
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80018ae:	6013      	str	r3, [r2, #0]

      t = 200;
 80018b0:	23c8      	movs	r3, #200	; 0xc8
 80018b2:	60fb      	str	r3, [r7, #12]
      while(!(RCC->CR & RCC_CR_HSEON) && t)   // wait to ON
 80018b4:	e002      	b.n	80018bc <SetClock100MHz+0x34>
        t--;
 80018b6:	68fb      	ldr	r3, [r7, #12]
 80018b8:	3b01      	subs	r3, #1
 80018ba:	60fb      	str	r3, [r7, #12]
      while(!(RCC->CR & RCC_CR_HSEON) && t)   // wait to ON
 80018bc:	4b83      	ldr	r3, [pc, #524]	; (8001acc <SetClock100MHz+0x244>)
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d102      	bne.n	80018ce <SetClock100MHz+0x46>
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d1f3      	bne.n	80018b6 <SetClock100MHz+0x2e>
      if (!t)
 80018ce:	68fb      	ldr	r3, [r7, #12]
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d101      	bne.n	80018d8 <SetClock100MHz+0x50>
        return false;
 80018d4:	2300      	movs	r3, #0
 80018d6:	e0f3      	b.n	8001ac0 <SetClock100MHz+0x238>
    }
  }

  if (!(RCC->CR & RCC_CR_HSION))      // HSI not running ?
 80018d8:	4b7c      	ldr	r3, [pc, #496]	; (8001acc <SetClock100MHz+0x244>)
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	f003 0301 	and.w	r3, r3, #1
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d119      	bne.n	8001918 <SetClock100MHz+0x90>
  {
    RCC->CR |= RCC_CR_HSION;          // enable
 80018e4:	4a79      	ldr	r2, [pc, #484]	; (8001acc <SetClock100MHz+0x244>)
 80018e6:	4b79      	ldr	r3, [pc, #484]	; (8001acc <SetClock100MHz+0x244>)
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	f043 0301 	orr.w	r3, r3, #1
 80018ee:	6013      	str	r3, [r2, #0]

    t = 100;
 80018f0:	2364      	movs	r3, #100	; 0x64
 80018f2:	60fb      	str	r3, [r7, #12]
    while(!(RCC->CR & RCC_CR_HSION) && t)   // wait to ON
 80018f4:	e002      	b.n	80018fc <SetClock100MHz+0x74>
      t--;
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	3b01      	subs	r3, #1
 80018fa:	60fb      	str	r3, [r7, #12]
    while(!(RCC->CR & RCC_CR_HSION) && t)   // wait to ON
 80018fc:	4b73      	ldr	r3, [pc, #460]	; (8001acc <SetClock100MHz+0x244>)
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	f003 0301 	and.w	r3, r3, #1
 8001904:	2b00      	cmp	r3, #0
 8001906:	d102      	bne.n	800190e <SetClock100MHz+0x86>
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	2b00      	cmp	r3, #0
 800190c:	d1f3      	bne.n	80018f6 <SetClock100MHz+0x6e>
    if (!t)
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	2b00      	cmp	r3, #0
 8001912:	d101      	bne.n	8001918 <SetClock100MHz+0x90>
      return false;
 8001914:	2300      	movs	r3, #0
 8001916:	e0d3      	b.n	8001ac0 <SetClock100MHz+0x238>
  }

  if (RCC->CR & RCC_CR_PLLON)         // bezi ?
 8001918:	4b6c      	ldr	r3, [pc, #432]	; (8001acc <SetClock100MHz+0x244>)
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001920:	2b00      	cmp	r3, #0
 8001922:	d005      	beq.n	8001930 <SetClock100MHz+0xa8>
  {
    RCC->CR &= ~RCC_CR_PLLON;         // stop it
 8001924:	4a69      	ldr	r2, [pc, #420]	; (8001acc <SetClock100MHz+0x244>)
 8001926:	4b69      	ldr	r3, [pc, #420]	; (8001acc <SetClock100MHz+0x244>)
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800192e:	6013      	str	r3, [r2, #0]
  }

  RCC->CFGR &= ~(RCC_CFGR_SW);  // SW = 00 - HSI as source
 8001930:	4a66      	ldr	r2, [pc, #408]	; (8001acc <SetClock100MHz+0x244>)
 8001932:	4b66      	ldr	r3, [pc, #408]	; (8001acc <SetClock100MHz+0x244>)
 8001934:	689b      	ldr	r3, [r3, #8]
 8001936:	f023 0303 	bic.w	r3, r3, #3
 800193a:	6093      	str	r3, [r2, #8]

  RCC->CFGR = 0;       // RESET state, all off
 800193c:	4b63      	ldr	r3, [pc, #396]	; (8001acc <SetClock100MHz+0x244>)
 800193e:	2200      	movs	r2, #0
 8001940:	609a      	str	r2, [r3, #8]

  RCC->CFGR |= 0
 8001942:	4a62      	ldr	r2, [pc, #392]	; (8001acc <SetClock100MHz+0x244>)
 8001944:	4b61      	ldr	r3, [pc, #388]	; (8001acc <SetClock100MHz+0x244>)
 8001946:	689b      	ldr	r3, [r3, #8]
 8001948:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800194c:	6093      	str	r3, [r2, #8]
      | 0 << 13        // PPRE2 [15:13] = 0xx = not divided
      | 4 << 10        // PPRE1 [12:10] = 100 = /2 (max. 50MHz)
      | 0 << 4         // HPRE  [7:4] = 0xxx = not divided
      ;

  if (clkSrc == clockSourceHSI)
 800194e:	79fb      	ldrb	r3, [r7, #7]
 8001950:	2b00      	cmp	r3, #0
 8001952:	d129      	bne.n	80019a8 <SetClock100MHz+0x120>
  {
    RCC->PLLCFGR &= ~(1 << 22);   // PLLSRC [22] = 0 = HSI as source
 8001954:	4a5d      	ldr	r2, [pc, #372]	; (8001acc <SetClock100MHz+0x244>)
 8001956:	4b5d      	ldr	r3, [pc, #372]	; (8001acc <SetClock100MHz+0x244>)
 8001958:	685b      	ldr	r3, [r3, #4]
 800195a:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 800195e:	6053      	str	r3, [r2, #4]

    RCC->PLLCFGR &= ~RCC_PLLCFGR_PLLM;
 8001960:	4a5a      	ldr	r2, [pc, #360]	; (8001acc <SetClock100MHz+0x244>)
 8001962:	4b5a      	ldr	r3, [pc, #360]	; (8001acc <SetClock100MHz+0x244>)
 8001964:	685b      	ldr	r3, [r3, #4]
 8001966:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800196a:	6053      	str	r3, [r2, #4]
    RCC->PLLCFGR |= 8 << 0;       // PLLM [5:0] = odpovida deleni
 800196c:	4a57      	ldr	r2, [pc, #348]	; (8001acc <SetClock100MHz+0x244>)
 800196e:	4b57      	ldr	r3, [pc, #348]	; (8001acc <SetClock100MHz+0x244>)
 8001970:	685b      	ldr	r3, [r3, #4]
 8001972:	f043 0308 	orr.w	r3, r3, #8
 8001976:	6053      	str	r3, [r2, #4]
    RCC->PLLCFGR &= ~RCC_PLLCFGR_PLLN;
 8001978:	4a54      	ldr	r2, [pc, #336]	; (8001acc <SetClock100MHz+0x244>)
 800197a:	4b54      	ldr	r3, [pc, #336]	; (8001acc <SetClock100MHz+0x244>)
 800197c:	685b      	ldr	r3, [r3, #4]
 800197e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8001982:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001986:	6053      	str	r3, [r2, #4]
    RCC->PLLCFGR |= 100 << 6;     // PLLN [14:6] = odpovida deleni
 8001988:	4a50      	ldr	r2, [pc, #320]	; (8001acc <SetClock100MHz+0x244>)
 800198a:	4b50      	ldr	r3, [pc, #320]	; (8001acc <SetClock100MHz+0x244>)
 800198c:	685b      	ldr	r3, [r3, #4]
 800198e:	f443 53c8 	orr.w	r3, r3, #6400	; 0x1900
 8001992:	6053      	str	r3, [r2, #4]
    RCC->PLLCFGR &= ~RCC_PLLCFGR_PLLP;
 8001994:	4a4d      	ldr	r2, [pc, #308]	; (8001acc <SetClock100MHz+0x244>)
 8001996:	4b4d      	ldr	r3, [pc, #308]	; (8001acc <SetClock100MHz+0x244>)
 8001998:	685b      	ldr	r3, [r3, #4]
 800199a:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800199e:	6053      	str	r3, [r2, #4]
    RCC->PLLCFGR |= 0 << 16;      // PLLP [17:16] = 00 = /2
 80019a0:	4a4a      	ldr	r2, [pc, #296]	; (8001acc <SetClock100MHz+0x244>)
 80019a2:	4b4a      	ldr	r3, [pc, #296]	; (8001acc <SetClock100MHz+0x244>)
 80019a4:	685b      	ldr	r3, [r3, #4]
 80019a6:	6053      	str	r3, [r2, #4]
  }

  if (clkSrc == clockSourceHSE)
 80019a8:	79fb      	ldrb	r3, [r7, #7]
 80019aa:	2b01      	cmp	r3, #1
 80019ac:	d12f      	bne.n	8001a0e <SetClock100MHz+0x186>
  {
    RCC->PLLCFGR &= ~(1 << 22);   // PLLSRC [22] = 0 = HSI as source
 80019ae:	4a47      	ldr	r2, [pc, #284]	; (8001acc <SetClock100MHz+0x244>)
 80019b0:	4b46      	ldr	r3, [pc, #280]	; (8001acc <SetClock100MHz+0x244>)
 80019b2:	685b      	ldr	r3, [r3, #4]
 80019b4:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80019b8:	6053      	str	r3, [r2, #4]
    RCC->PLLCFGR |= RCC_PLLCFGR_PLLSRC_HSE;
 80019ba:	4a44      	ldr	r2, [pc, #272]	; (8001acc <SetClock100MHz+0x244>)
 80019bc:	4b43      	ldr	r3, [pc, #268]	; (8001acc <SetClock100MHz+0x244>)
 80019be:	685b      	ldr	r3, [r3, #4]
 80019c0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80019c4:	6053      	str	r3, [r2, #4]

    RCC->PLLCFGR &= ~RCC_PLLCFGR_PLLM;
 80019c6:	4a41      	ldr	r2, [pc, #260]	; (8001acc <SetClock100MHz+0x244>)
 80019c8:	4b40      	ldr	r3, [pc, #256]	; (8001acc <SetClock100MHz+0x244>)
 80019ca:	685b      	ldr	r3, [r3, #4]
 80019cc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80019d0:	6053      	str	r3, [r2, #4]
    RCC->PLLCFGR |= 4 << 0;       // PLLM [5:0] = odpovida deleni
 80019d2:	4a3e      	ldr	r2, [pc, #248]	; (8001acc <SetClock100MHz+0x244>)
 80019d4:	4b3d      	ldr	r3, [pc, #244]	; (8001acc <SetClock100MHz+0x244>)
 80019d6:	685b      	ldr	r3, [r3, #4]
 80019d8:	f043 0304 	orr.w	r3, r3, #4
 80019dc:	6053      	str	r3, [r2, #4]
    RCC->PLLCFGR &= ~RCC_PLLCFGR_PLLN;
 80019de:	4a3b      	ldr	r2, [pc, #236]	; (8001acc <SetClock100MHz+0x244>)
 80019e0:	4b3a      	ldr	r3, [pc, #232]	; (8001acc <SetClock100MHz+0x244>)
 80019e2:	685b      	ldr	r3, [r3, #4]
 80019e4:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80019e8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80019ec:	6053      	str	r3, [r2, #4]
    RCC->PLLCFGR |= 100 << 6;     // PLLN [14:6] = odpovida deleni
 80019ee:	4a37      	ldr	r2, [pc, #220]	; (8001acc <SetClock100MHz+0x244>)
 80019f0:	4b36      	ldr	r3, [pc, #216]	; (8001acc <SetClock100MHz+0x244>)
 80019f2:	685b      	ldr	r3, [r3, #4]
 80019f4:	f443 53c8 	orr.w	r3, r3, #6400	; 0x1900
 80019f8:	6053      	str	r3, [r2, #4]
    RCC->PLLCFGR &= ~RCC_PLLCFGR_PLLP;
 80019fa:	4a34      	ldr	r2, [pc, #208]	; (8001acc <SetClock100MHz+0x244>)
 80019fc:	4b33      	ldr	r3, [pc, #204]	; (8001acc <SetClock100MHz+0x244>)
 80019fe:	685b      	ldr	r3, [r3, #4]
 8001a00:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 8001a04:	6053      	str	r3, [r2, #4]
    RCC->PLLCFGR |= 0 << 16;      // PLLP [17:16] = 00 = /2
 8001a06:	4a31      	ldr	r2, [pc, #196]	; (8001acc <SetClock100MHz+0x244>)
 8001a08:	4b30      	ldr	r3, [pc, #192]	; (8001acc <SetClock100MHz+0x244>)
 8001a0a:	685b      	ldr	r3, [r3, #4]
 8001a0c:	6053      	str	r3, [r2, #4]
  }

  RCC->CR |= RCC_CR_PLLON;          // enable
 8001a0e:	4a2f      	ldr	r2, [pc, #188]	; (8001acc <SetClock100MHz+0x244>)
 8001a10:	4b2e      	ldr	r3, [pc, #184]	; (8001acc <SetClock100MHz+0x244>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001a18:	6013      	str	r3, [r2, #0]

  t = 100;
 8001a1a:	2364      	movs	r3, #100	; 0x64
 8001a1c:	60fb      	str	r3, [r7, #12]
  while(!(RCC->CR & RCC_CR_PLLON) && t)   // wait to ON
 8001a1e:	e002      	b.n	8001a26 <SetClock100MHz+0x19e>
    t--;
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	3b01      	subs	r3, #1
 8001a24:	60fb      	str	r3, [r7, #12]
  while(!(RCC->CR & RCC_CR_PLLON) && t)   // wait to ON
 8001a26:	4b29      	ldr	r3, [pc, #164]	; (8001acc <SetClock100MHz+0x244>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d102      	bne.n	8001a38 <SetClock100MHz+0x1b0>
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d1f3      	bne.n	8001a20 <SetClock100MHz+0x198>
  if (!t)
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d101      	bne.n	8001a42 <SetClock100MHz+0x1ba>
    return false;
 8001a3e:	2300      	movs	r3, #0
 8001a40:	e03e      	b.n	8001ac0 <SetClock100MHz+0x238>

  // Nastavení waitState... pokud dám rychlejší frekvenci než zvládá flashka vydávat

  // RM - 3.4 Read interface
  FLASH->ACR &= ~(0x0f << 0);     // LATENCY [3:0] = 0000
 8001a42:	4a23      	ldr	r2, [pc, #140]	; (8001ad0 <SetClock100MHz+0x248>)
 8001a44:	4b22      	ldr	r3, [pc, #136]	; (8001ad0 <SetClock100MHz+0x248>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	f023 030f 	bic.w	r3, r3, #15
 8001a4c:	6013      	str	r3, [r2, #0]
  FLASH->ACR |= (2 << 0);         // 3 WS
 8001a4e:	4a20      	ldr	r2, [pc, #128]	; (8001ad0 <SetClock100MHz+0x248>)
 8001a50:	4b1f      	ldr	r3, [pc, #124]	; (8001ad0 <SetClock100MHz+0x248>)
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	f043 0302 	orr.w	r3, r3, #2
 8001a58:	6013      	str	r3, [r2, #0]

  FLASH->ACR |= FLASH_ACR_ICEN;
 8001a5a:	4a1d      	ldr	r2, [pc, #116]	; (8001ad0 <SetClock100MHz+0x248>)
 8001a5c:	4b1c      	ldr	r3, [pc, #112]	; (8001ad0 <SetClock100MHz+0x248>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001a64:	6013      	str	r3, [r2, #0]
  FLASH->ACR |= FLASH_ACR_DCEN;
 8001a66:	4a1a      	ldr	r2, [pc, #104]	; (8001ad0 <SetClock100MHz+0x248>)
 8001a68:	4b19      	ldr	r3, [pc, #100]	; (8001ad0 <SetClock100MHz+0x248>)
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001a70:	6013      	str	r3, [r2, #0]
  FLASH->ACR |= FLASH_ACR_PRFTEN;
 8001a72:	4a17      	ldr	r2, [pc, #92]	; (8001ad0 <SetClock100MHz+0x248>)
 8001a74:	4b16      	ldr	r3, [pc, #88]	; (8001ad0 <SetClock100MHz+0x248>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a7c:	6013      	str	r3, [r2, #0]

  PWR->CR |= PWR_CR_VOS_0 | PWR_CR_VOS_1;   // scale mode 1 - req. for 100MHz
 8001a7e:	4a15      	ldr	r2, [pc, #84]	; (8001ad4 <SetClock100MHz+0x24c>)
 8001a80:	4b14      	ldr	r3, [pc, #80]	; (8001ad4 <SetClock100MHz+0x24c>)
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001a88:	6013      	str	r3, [r2, #0]

  RCC->CFGR |= RCC_CFGR_SW_PLL;
 8001a8a:	4a10      	ldr	r2, [pc, #64]	; (8001acc <SetClock100MHz+0x244>)
 8001a8c:	4b0f      	ldr	r3, [pc, #60]	; (8001acc <SetClock100MHz+0x244>)
 8001a8e:	689b      	ldr	r3, [r3, #8]
 8001a90:	f043 0302 	orr.w	r3, r3, #2
 8001a94:	6093      	str	r3, [r2, #8]
  t = 100;
 8001a96:	2364      	movs	r3, #100	; 0x64
 8001a98:	60fb      	str	r3, [r7, #12]
  while(!((RCC->CFGR & 0x0c) == RCC_CFGR_SWS_PLL) && t)   // wait to verify SWS
 8001a9a:	e002      	b.n	8001aa2 <SetClock100MHz+0x21a>
    t--;
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	3b01      	subs	r3, #1
 8001aa0:	60fb      	str	r3, [r7, #12]
  while(!((RCC->CFGR & 0x0c) == RCC_CFGR_SWS_PLL) && t)   // wait to verify SWS
 8001aa2:	4b0a      	ldr	r3, [pc, #40]	; (8001acc <SetClock100MHz+0x244>)
 8001aa4:	689b      	ldr	r3, [r3, #8]
 8001aa6:	f003 030c 	and.w	r3, r3, #12
 8001aaa:	2b08      	cmp	r3, #8
 8001aac:	d002      	beq.n	8001ab4 <SetClock100MHz+0x22c>
 8001aae:	68fb      	ldr	r3, [r7, #12]
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d1f3      	bne.n	8001a9c <SetClock100MHz+0x214>
  if (!t)
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d101      	bne.n	8001abe <SetClock100MHz+0x236>
    return false;
 8001aba:	2300      	movs	r3, #0
 8001abc:	e000      	b.n	8001ac0 <SetClock100MHz+0x238>

  return true;
 8001abe:	2301      	movs	r3, #1
}
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	3714      	adds	r7, #20
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aca:	4770      	bx	lr
 8001acc:	40023800 	.word	0x40023800
 8001ad0:	40023c00 	.word	0x40023c00
 8001ad4:	40007000 	.word	0x40007000

08001ad8 <SetClockHSI>:

bool SetClockHSI(void)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	b083      	sub	sp, #12
 8001adc:	af00      	add	r7, sp, #0
  uint32_t t;
  if (!(RCC->CR & RCC_CR_HSION))      // HSI not running ?
 8001ade:	4b20      	ldr	r3, [pc, #128]	; (8001b60 <SetClockHSI+0x88>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	f003 0301 	and.w	r3, r3, #1
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d119      	bne.n	8001b1e <SetClockHSI+0x46>
  {
    RCC->CR |= RCC_CR_HSION;          // enable
 8001aea:	4a1d      	ldr	r2, [pc, #116]	; (8001b60 <SetClockHSI+0x88>)
 8001aec:	4b1c      	ldr	r3, [pc, #112]	; (8001b60 <SetClockHSI+0x88>)
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	f043 0301 	orr.w	r3, r3, #1
 8001af4:	6013      	str	r3, [r2, #0]

    t = 100;
 8001af6:	2364      	movs	r3, #100	; 0x64
 8001af8:	607b      	str	r3, [r7, #4]
    while(!(RCC->CR & RCC_CR_HSION) && t)   // wait to ON
 8001afa:	e002      	b.n	8001b02 <SetClockHSI+0x2a>
      t--;
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	3b01      	subs	r3, #1
 8001b00:	607b      	str	r3, [r7, #4]
    while(!(RCC->CR & RCC_CR_HSION) && t)   // wait to ON
 8001b02:	4b17      	ldr	r3, [pc, #92]	; (8001b60 <SetClockHSI+0x88>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	f003 0301 	and.w	r3, r3, #1
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d102      	bne.n	8001b14 <SetClockHSI+0x3c>
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d1f3      	bne.n	8001afc <SetClockHSI+0x24>
    if (!t)
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d101      	bne.n	8001b1e <SetClockHSI+0x46>
      return false;
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	e01a      	b.n	8001b54 <SetClockHSI+0x7c>
  }

  RCC->CFGR &= ~RCC_CFGR_SW;         // clear SW bits
 8001b1e:	4a10      	ldr	r2, [pc, #64]	; (8001b60 <SetClockHSI+0x88>)
 8001b20:	4b0f      	ldr	r3, [pc, #60]	; (8001b60 <SetClockHSI+0x88>)
 8001b22:	689b      	ldr	r3, [r3, #8]
 8001b24:	f023 0303 	bic.w	r3, r3, #3
 8001b28:	6093      	str	r3, [r2, #8]
  t = 100;
 8001b2a:	2364      	movs	r3, #100	; 0x64
 8001b2c:	607b      	str	r3, [r7, #4]
  while(!((RCC->CFGR & 0x0c) == RCC_CFGR_SWS_HSI) && t)   // wait to verify SWS
 8001b2e:	e002      	b.n	8001b36 <SetClockHSI+0x5e>
    t--;
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	3b01      	subs	r3, #1
 8001b34:	607b      	str	r3, [r7, #4]
  while(!((RCC->CFGR & 0x0c) == RCC_CFGR_SWS_HSI) && t)   // wait to verify SWS
 8001b36:	4b0a      	ldr	r3, [pc, #40]	; (8001b60 <SetClockHSI+0x88>)
 8001b38:	689b      	ldr	r3, [r3, #8]
 8001b3a:	f003 030c 	and.w	r3, r3, #12
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d002      	beq.n	8001b48 <SetClockHSI+0x70>
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d1f3      	bne.n	8001b30 <SetClockHSI+0x58>
  if (!t)
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d101      	bne.n	8001b52 <SetClockHSI+0x7a>
    return false;
 8001b4e:	2300      	movs	r3, #0
 8001b50:	e000      	b.n	8001b54 <SetClockHSI+0x7c>

  return true;
 8001b52:	2301      	movs	r3, #1
}
 8001b54:	4618      	mov	r0, r3
 8001b56:	370c      	adds	r7, #12
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5e:	4770      	bx	lr
 8001b60:	40023800 	.word	0x40023800

08001b64 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001b64:	b480      	push	{r7}
 8001b66:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001b68:	4a16      	ldr	r2, [pc, #88]	; (8001bc4 <SystemInit+0x60>)
 8001b6a:	4b16      	ldr	r3, [pc, #88]	; (8001bc4 <SystemInit+0x60>)
 8001b6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001b70:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001b74:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001b78:	4a13      	ldr	r2, [pc, #76]	; (8001bc8 <SystemInit+0x64>)
 8001b7a:	4b13      	ldr	r3, [pc, #76]	; (8001bc8 <SystemInit+0x64>)
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	f043 0301 	orr.w	r3, r3, #1
 8001b82:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001b84:	4b10      	ldr	r3, [pc, #64]	; (8001bc8 <SystemInit+0x64>)
 8001b86:	2200      	movs	r2, #0
 8001b88:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001b8a:	4a0f      	ldr	r2, [pc, #60]	; (8001bc8 <SystemInit+0x64>)
 8001b8c:	4b0e      	ldr	r3, [pc, #56]	; (8001bc8 <SystemInit+0x64>)
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001b94:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001b98:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8001b9a:	4b0b      	ldr	r3, [pc, #44]	; (8001bc8 <SystemInit+0x64>)
 8001b9c:	4a0b      	ldr	r2, [pc, #44]	; (8001bcc <SystemInit+0x68>)
 8001b9e:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001ba0:	4a09      	ldr	r2, [pc, #36]	; (8001bc8 <SystemInit+0x64>)
 8001ba2:	4b09      	ldr	r3, [pc, #36]	; (8001bc8 <SystemInit+0x64>)
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001baa:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001bac:	4b06      	ldr	r3, [pc, #24]	; (8001bc8 <SystemInit+0x64>)
 8001bae:	2200      	movs	r2, #0
 8001bb0:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001bb2:	4b04      	ldr	r3, [pc, #16]	; (8001bc4 <SystemInit+0x60>)
 8001bb4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001bb8:	609a      	str	r2, [r3, #8]
#endif
}
 8001bba:	bf00      	nop
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc2:	4770      	bx	lr
 8001bc4:	e000ed00 	.word	0xe000ed00
 8001bc8:	40023800 	.word	0x40023800
 8001bcc:	24003010 	.word	0x24003010

08001bd0 <SystemCoreClockUpdate>:
  *     
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	b087      	sub	sp, #28
 8001bd4:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	613b      	str	r3, [r7, #16]
 8001bda:	2300      	movs	r3, #0
 8001bdc:	617b      	str	r3, [r7, #20]
 8001bde:	2302      	movs	r3, #2
 8001be0:	60fb      	str	r3, [r7, #12]
 8001be2:	2300      	movs	r3, #0
 8001be4:	60bb      	str	r3, [r7, #8]
 8001be6:	2302      	movs	r3, #2
 8001be8:	607b      	str	r3, [r7, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8001bea:	4b31      	ldr	r3, [pc, #196]	; (8001cb0 <SystemCoreClockUpdate+0xe0>)
 8001bec:	689b      	ldr	r3, [r3, #8]
 8001bee:	f003 030c 	and.w	r3, r3, #12
 8001bf2:	613b      	str	r3, [r7, #16]

  switch (tmp)
 8001bf4:	693b      	ldr	r3, [r7, #16]
 8001bf6:	2b04      	cmp	r3, #4
 8001bf8:	d007      	beq.n	8001c0a <SystemCoreClockUpdate+0x3a>
 8001bfa:	2b08      	cmp	r3, #8
 8001bfc:	d009      	beq.n	8001c12 <SystemCoreClockUpdate+0x42>
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d13d      	bne.n	8001c7e <SystemCoreClockUpdate+0xae>
  {
    case 0x00:  /* HSI used as system clock source */
      SystemCoreClock = HSI_VALUE;
 8001c02:	4b2c      	ldr	r3, [pc, #176]	; (8001cb4 <SystemCoreClockUpdate+0xe4>)
 8001c04:	4a2c      	ldr	r2, [pc, #176]	; (8001cb8 <SystemCoreClockUpdate+0xe8>)
 8001c06:	601a      	str	r2, [r3, #0]
      break;
 8001c08:	e03d      	b.n	8001c86 <SystemCoreClockUpdate+0xb6>
    case 0x04:  /* HSE used as system clock source */
      SystemCoreClock = HSE_VALUE;
 8001c0a:	4b2a      	ldr	r3, [pc, #168]	; (8001cb4 <SystemCoreClockUpdate+0xe4>)
 8001c0c:	4a2b      	ldr	r2, [pc, #172]	; (8001cbc <SystemCoreClockUpdate+0xec>)
 8001c0e:	601a      	str	r2, [r3, #0]
      break;
 8001c10:	e039      	b.n	8001c86 <SystemCoreClockUpdate+0xb6>
    case 0x08:  /* PLL used as system clock source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
         SYSCLK = PLL_VCO / PLL_P
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8001c12:	4b27      	ldr	r3, [pc, #156]	; (8001cb0 <SystemCoreClockUpdate+0xe0>)
 8001c14:	685b      	ldr	r3, [r3, #4]
 8001c16:	0d9b      	lsrs	r3, r3, #22
 8001c18:	f003 0301 	and.w	r3, r3, #1
 8001c1c:	60bb      	str	r3, [r7, #8]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001c1e:	4b24      	ldr	r3, [pc, #144]	; (8001cb0 <SystemCoreClockUpdate+0xe0>)
 8001c20:	685b      	ldr	r3, [r3, #4]
 8001c22:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001c26:	607b      	str	r3, [r7, #4]
      
      if (pllsource != 0)
 8001c28:	68bb      	ldr	r3, [r7, #8]
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d00c      	beq.n	8001c48 <SystemCoreClockUpdate+0x78>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8001c2e:	4a23      	ldr	r2, [pc, #140]	; (8001cbc <SystemCoreClockUpdate+0xec>)
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c36:	4a1e      	ldr	r2, [pc, #120]	; (8001cb0 <SystemCoreClockUpdate+0xe0>)
 8001c38:	6852      	ldr	r2, [r2, #4]
 8001c3a:	0992      	lsrs	r2, r2, #6
 8001c3c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001c40:	fb02 f303 	mul.w	r3, r2, r3
 8001c44:	617b      	str	r3, [r7, #20]
 8001c46:	e00b      	b.n	8001c60 <SystemCoreClockUpdate+0x90>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8001c48:	4a1b      	ldr	r2, [pc, #108]	; (8001cb8 <SystemCoreClockUpdate+0xe8>)
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c50:	4a17      	ldr	r2, [pc, #92]	; (8001cb0 <SystemCoreClockUpdate+0xe0>)
 8001c52:	6852      	ldr	r2, [r2, #4]
 8001c54:	0992      	lsrs	r2, r2, #6
 8001c56:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001c5a:	fb02 f303 	mul.w	r3, r2, r3
 8001c5e:	617b      	str	r3, [r7, #20]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8001c60:	4b13      	ldr	r3, [pc, #76]	; (8001cb0 <SystemCoreClockUpdate+0xe0>)
 8001c62:	685b      	ldr	r3, [r3, #4]
 8001c64:	0c1b      	lsrs	r3, r3, #16
 8001c66:	f003 0303 	and.w	r3, r3, #3
 8001c6a:	3301      	adds	r3, #1
 8001c6c:	005b      	lsls	r3, r3, #1
 8001c6e:	60fb      	str	r3, [r7, #12]
      SystemCoreClock = pllvco/pllp;
 8001c70:	697a      	ldr	r2, [r7, #20]
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c78:	4a0e      	ldr	r2, [pc, #56]	; (8001cb4 <SystemCoreClockUpdate+0xe4>)
 8001c7a:	6013      	str	r3, [r2, #0]
      break;
 8001c7c:	e003      	b.n	8001c86 <SystemCoreClockUpdate+0xb6>
    default:
      SystemCoreClock = HSI_VALUE;
 8001c7e:	4b0d      	ldr	r3, [pc, #52]	; (8001cb4 <SystemCoreClockUpdate+0xe4>)
 8001c80:	4a0d      	ldr	r2, [pc, #52]	; (8001cb8 <SystemCoreClockUpdate+0xe8>)
 8001c82:	601a      	str	r2, [r3, #0]
      break;
 8001c84:	bf00      	nop
  }
  /* Compute HCLK frequency --------------------------------------------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 8001c86:	4b0a      	ldr	r3, [pc, #40]	; (8001cb0 <SystemCoreClockUpdate+0xe0>)
 8001c88:	689b      	ldr	r3, [r3, #8]
 8001c8a:	091b      	lsrs	r3, r3, #4
 8001c8c:	f003 030f 	and.w	r3, r3, #15
 8001c90:	4a0b      	ldr	r2, [pc, #44]	; (8001cc0 <SystemCoreClockUpdate+0xf0>)
 8001c92:	5cd3      	ldrb	r3, [r2, r3]
 8001c94:	613b      	str	r3, [r7, #16]
  /* HCLK frequency */
  SystemCoreClock >>= tmp;
 8001c96:	4b07      	ldr	r3, [pc, #28]	; (8001cb4 <SystemCoreClockUpdate+0xe4>)
 8001c98:	681a      	ldr	r2, [r3, #0]
 8001c9a:	693b      	ldr	r3, [r7, #16]
 8001c9c:	fa22 f303 	lsr.w	r3, r2, r3
 8001ca0:	4a04      	ldr	r2, [pc, #16]	; (8001cb4 <SystemCoreClockUpdate+0xe4>)
 8001ca2:	6013      	str	r3, [r2, #0]
}
 8001ca4:	bf00      	nop
 8001ca6:	371c      	adds	r7, #28
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cae:	4770      	bx	lr
 8001cb0:	40023800 	.word	0x40023800
 8001cb4:	20000404 	.word	0x20000404
 8001cb8:	00f42400 	.word	0x00f42400
 8001cbc:	017d7840 	.word	0x017d7840
 8001cc0:	08001f14 	.word	0x08001f14

08001cc4 <ts_itoa>:
**  Abstract: Convert integer to ascii
**  Returns:  void
**---------------------------------------------------------------------------
*/
void ts_itoa(char **buf, unsigned int d, int base)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	b087      	sub	sp, #28
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	60f8      	str	r0, [r7, #12]
 8001ccc:	60b9      	str	r1, [r7, #8]
 8001cce:	607a      	str	r2, [r7, #4]
	int div = 1;
 8001cd0:	2301      	movs	r3, #1
 8001cd2:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 8001cd4:	e004      	b.n	8001ce0 <ts_itoa+0x1c>
		div *= base;
 8001cd6:	697b      	ldr	r3, [r7, #20]
 8001cd8:	687a      	ldr	r2, [r7, #4]
 8001cda:	fb02 f303 	mul.w	r3, r2, r3
 8001cde:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 8001ce0:	697b      	ldr	r3, [r7, #20]
 8001ce2:	68ba      	ldr	r2, [r7, #8]
 8001ce4:	fbb2 f2f3 	udiv	r2, r2, r3
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	429a      	cmp	r2, r3
 8001cec:	d2f3      	bcs.n	8001cd6 <ts_itoa+0x12>

	while (div != 0)
 8001cee:	e029      	b.n	8001d44 <ts_itoa+0x80>
	{
		int num = d/div;
 8001cf0:	697b      	ldr	r3, [r7, #20]
 8001cf2:	68ba      	ldr	r2, [r7, #8]
 8001cf4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cf8:	613b      	str	r3, [r7, #16]
		d = d%div;
 8001cfa:	697a      	ldr	r2, [r7, #20]
 8001cfc:	68bb      	ldr	r3, [r7, #8]
 8001cfe:	fbb3 f1f2 	udiv	r1, r3, r2
 8001d02:	fb02 f201 	mul.w	r2, r2, r1
 8001d06:	1a9b      	subs	r3, r3, r2
 8001d08:	60bb      	str	r3, [r7, #8]
		div /= base;
 8001d0a:	697a      	ldr	r2, [r7, #20]
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	fb92 f3f3 	sdiv	r3, r2, r3
 8001d12:	617b      	str	r3, [r7, #20]
		if (num > 9)
 8001d14:	693b      	ldr	r3, [r7, #16]
 8001d16:	2b09      	cmp	r3, #9
 8001d18:	dd0a      	ble.n	8001d30 <ts_itoa+0x6c>
			*((*buf)++) = (num-10) + 'A';
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	1c59      	adds	r1, r3, #1
 8001d20:	68fa      	ldr	r2, [r7, #12]
 8001d22:	6011      	str	r1, [r2, #0]
 8001d24:	693a      	ldr	r2, [r7, #16]
 8001d26:	b2d2      	uxtb	r2, r2
 8001d28:	3237      	adds	r2, #55	; 0x37
 8001d2a:	b2d2      	uxtb	r2, r2
 8001d2c:	701a      	strb	r2, [r3, #0]
 8001d2e:	e009      	b.n	8001d44 <ts_itoa+0x80>
		else
			*((*buf)++) = num + '0';
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	1c59      	adds	r1, r3, #1
 8001d36:	68fa      	ldr	r2, [r7, #12]
 8001d38:	6011      	str	r1, [r2, #0]
 8001d3a:	693a      	ldr	r2, [r7, #16]
 8001d3c:	b2d2      	uxtb	r2, r2
 8001d3e:	3230      	adds	r2, #48	; 0x30
 8001d40:	b2d2      	uxtb	r2, r2
 8001d42:	701a      	strb	r2, [r3, #0]
	while (div != 0)
 8001d44:	697b      	ldr	r3, [r7, #20]
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d1d2      	bne.n	8001cf0 <ts_itoa+0x2c>
	}
}
 8001d4a:	bf00      	nop
 8001d4c:	371c      	adds	r7, #28
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d54:	4770      	bx	lr

08001d56 <ts_formatstring>:
**  Abstract: Writes arguments va to buffer buf according to format fmt
**  Returns:  Length of string
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
 8001d56:	b580      	push	{r7, lr}
 8001d58:	b088      	sub	sp, #32
 8001d5a:	af00      	add	r7, sp, #0
 8001d5c:	60f8      	str	r0, [r7, #12]
 8001d5e:	60b9      	str	r1, [r7, #8]
 8001d60:	607a      	str	r2, [r7, #4]
	char *start_buf = buf;
 8001d62:	68fb      	ldr	r3, [r7, #12]
 8001d64:	617b      	str	r3, [r7, #20]
	while(*fmt)
 8001d66:	e07d      	b.n	8001e64 <ts_formatstring+0x10e>
	{
		/* Character needs formating? */
		if (*fmt == '%')
 8001d68:	68bb      	ldr	r3, [r7, #8]
 8001d6a:	781b      	ldrb	r3, [r3, #0]
 8001d6c:	2b25      	cmp	r3, #37	; 0x25
 8001d6e:	d171      	bne.n	8001e54 <ts_formatstring+0xfe>
		{
			switch (*(++fmt))
 8001d70:	68bb      	ldr	r3, [r7, #8]
 8001d72:	3301      	adds	r3, #1
 8001d74:	60bb      	str	r3, [r7, #8]
 8001d76:	68bb      	ldr	r3, [r7, #8]
 8001d78:	781b      	ldrb	r3, [r3, #0]
 8001d7a:	2b64      	cmp	r3, #100	; 0x64
 8001d7c:	d01e      	beq.n	8001dbc <ts_formatstring+0x66>
 8001d7e:	2b64      	cmp	r3, #100	; 0x64
 8001d80:	dc06      	bgt.n	8001d90 <ts_formatstring+0x3a>
 8001d82:	2b58      	cmp	r3, #88	; 0x58
 8001d84:	d050      	beq.n	8001e28 <ts_formatstring+0xd2>
 8001d86:	2b63      	cmp	r3, #99	; 0x63
 8001d88:	d00e      	beq.n	8001da8 <ts_formatstring+0x52>
 8001d8a:	2b25      	cmp	r3, #37	; 0x25
 8001d8c:	d058      	beq.n	8001e40 <ts_formatstring+0xea>
 8001d8e:	e05d      	b.n	8001e4c <ts_formatstring+0xf6>
 8001d90:	2b73      	cmp	r3, #115	; 0x73
 8001d92:	d02b      	beq.n	8001dec <ts_formatstring+0x96>
 8001d94:	2b73      	cmp	r3, #115	; 0x73
 8001d96:	dc02      	bgt.n	8001d9e <ts_formatstring+0x48>
 8001d98:	2b69      	cmp	r3, #105	; 0x69
 8001d9a:	d00f      	beq.n	8001dbc <ts_formatstring+0x66>
 8001d9c:	e056      	b.n	8001e4c <ts_formatstring+0xf6>
 8001d9e:	2b75      	cmp	r3, #117	; 0x75
 8001da0:	d037      	beq.n	8001e12 <ts_formatstring+0xbc>
 8001da2:	2b78      	cmp	r3, #120	; 0x78
 8001da4:	d040      	beq.n	8001e28 <ts_formatstring+0xd2>
 8001da6:	e051      	b.n	8001e4c <ts_formatstring+0xf6>
			{
			  case 'c':
				*buf++ = va_arg(va, int);
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	1c5a      	adds	r2, r3, #1
 8001dac:	60fa      	str	r2, [r7, #12]
 8001dae:	687a      	ldr	r2, [r7, #4]
 8001db0:	1d11      	adds	r1, r2, #4
 8001db2:	6079      	str	r1, [r7, #4]
 8001db4:	6812      	ldr	r2, [r2, #0]
 8001db6:	b2d2      	uxtb	r2, r2
 8001db8:	701a      	strb	r2, [r3, #0]
				break;
 8001dba:	e047      	b.n	8001e4c <ts_formatstring+0xf6>
			  case 'd':
			  case 'i':
				{
					signed int val = va_arg(va, signed int);
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	1d1a      	adds	r2, r3, #4
 8001dc0:	607a      	str	r2, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	61fb      	str	r3, [r7, #28]
					if (val < 0)
 8001dc6:	69fb      	ldr	r3, [r7, #28]
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	da07      	bge.n	8001ddc <ts_formatstring+0x86>
					{
						val *= -1;
 8001dcc:	69fb      	ldr	r3, [r7, #28]
 8001dce:	425b      	negs	r3, r3
 8001dd0:	61fb      	str	r3, [r7, #28]
						*buf++ = '-';
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	1c5a      	adds	r2, r3, #1
 8001dd6:	60fa      	str	r2, [r7, #12]
 8001dd8:	222d      	movs	r2, #45	; 0x2d
 8001dda:	701a      	strb	r2, [r3, #0]
					}
					ts_itoa(&buf, val, 10);
 8001ddc:	69f9      	ldr	r1, [r7, #28]
 8001dde:	f107 030c 	add.w	r3, r7, #12
 8001de2:	220a      	movs	r2, #10
 8001de4:	4618      	mov	r0, r3
 8001de6:	f7ff ff6d 	bl	8001cc4 <ts_itoa>
				}
				break;
 8001dea:	e02f      	b.n	8001e4c <ts_formatstring+0xf6>
			  case 's':
				{
					char * arg = va_arg(va, char *);
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	1d1a      	adds	r2, r3, #4
 8001df0:	607a      	str	r2, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	61bb      	str	r3, [r7, #24]
					while (*arg)
 8001df6:	e007      	b.n	8001e08 <ts_formatstring+0xb2>
					{
						*buf++ = *arg++;
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	1c5a      	adds	r2, r3, #1
 8001dfc:	60fa      	str	r2, [r7, #12]
 8001dfe:	69ba      	ldr	r2, [r7, #24]
 8001e00:	1c51      	adds	r1, r2, #1
 8001e02:	61b9      	str	r1, [r7, #24]
 8001e04:	7812      	ldrb	r2, [r2, #0]
 8001e06:	701a      	strb	r2, [r3, #0]
					while (*arg)
 8001e08:	69bb      	ldr	r3, [r7, #24]
 8001e0a:	781b      	ldrb	r3, [r3, #0]
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d1f3      	bne.n	8001df8 <ts_formatstring+0xa2>
					}
				}
				break;
 8001e10:	e01c      	b.n	8001e4c <ts_formatstring+0xf6>
			  case 'u':
					ts_itoa(&buf, va_arg(va, unsigned int), 10);
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	1d1a      	adds	r2, r3, #4
 8001e16:	607a      	str	r2, [r7, #4]
 8001e18:	6819      	ldr	r1, [r3, #0]
 8001e1a:	f107 030c 	add.w	r3, r7, #12
 8001e1e:	220a      	movs	r2, #10
 8001e20:	4618      	mov	r0, r3
 8001e22:	f7ff ff4f 	bl	8001cc4 <ts_itoa>
				break;
 8001e26:	e011      	b.n	8001e4c <ts_formatstring+0xf6>
			  case 'x':
			  case 'X':
					ts_itoa(&buf, va_arg(va, int), 16);
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	1d1a      	adds	r2, r3, #4
 8001e2c:	607a      	str	r2, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	4619      	mov	r1, r3
 8001e32:	f107 030c 	add.w	r3, r7, #12
 8001e36:	2210      	movs	r2, #16
 8001e38:	4618      	mov	r0, r3
 8001e3a:	f7ff ff43 	bl	8001cc4 <ts_itoa>
				break;
 8001e3e:	e005      	b.n	8001e4c <ts_formatstring+0xf6>
			  case '%':
				  *buf++ = '%';
 8001e40:	68fb      	ldr	r3, [r7, #12]
 8001e42:	1c5a      	adds	r2, r3, #1
 8001e44:	60fa      	str	r2, [r7, #12]
 8001e46:	2225      	movs	r2, #37	; 0x25
 8001e48:	701a      	strb	r2, [r3, #0]
				  break;
 8001e4a:	bf00      	nop
			}
			fmt++;
 8001e4c:	68bb      	ldr	r3, [r7, #8]
 8001e4e:	3301      	adds	r3, #1
 8001e50:	60bb      	str	r3, [r7, #8]
 8001e52:	e007      	b.n	8001e64 <ts_formatstring+0x10e>
		}
		/* Else just copy */
		else
		{
			*buf++ = *fmt++;
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	1c5a      	adds	r2, r3, #1
 8001e58:	60fa      	str	r2, [r7, #12]
 8001e5a:	68ba      	ldr	r2, [r7, #8]
 8001e5c:	1c51      	adds	r1, r2, #1
 8001e5e:	60b9      	str	r1, [r7, #8]
 8001e60:	7812      	ldrb	r2, [r2, #0]
 8001e62:	701a      	strb	r2, [r3, #0]
	while(*fmt)
 8001e64:	68bb      	ldr	r3, [r7, #8]
 8001e66:	781b      	ldrb	r3, [r3, #0]
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	f47f af7d 	bne.w	8001d68 <ts_formatstring+0x12>
		}
	}
	*buf = 0;
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	2200      	movs	r2, #0
 8001e72:	701a      	strb	r2, [r3, #0]

	return (int)(buf - start_buf);
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	461a      	mov	r2, r3
 8001e78:	697b      	ldr	r3, [r7, #20]
 8001e7a:	1ad3      	subs	r3, r2, r3
}
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	3720      	adds	r7, #32
 8001e80:	46bd      	mov	sp, r7
 8001e82:	bd80      	pop	{r7, pc}

08001e84 <siprintf>:
**            given character string according to the format parameter.
**  Returns:  Number of bytes written
**===========================================================================
*/
int siprintf(char *buf, const char *fmt, ...)
{
 8001e84:	b40e      	push	{r1, r2, r3}
 8001e86:	b580      	push	{r7, lr}
 8001e88:	b085      	sub	sp, #20
 8001e8a:	af00      	add	r7, sp, #0
 8001e8c:	6078      	str	r0, [r7, #4]
	int length;
	va_list va;
	va_start(va, fmt);
 8001e8e:	f107 0320 	add.w	r3, r7, #32
 8001e92:	60bb      	str	r3, [r7, #8]
	length = ts_formatstring(buf, fmt, va);
 8001e94:	68ba      	ldr	r2, [r7, #8]
 8001e96:	69f9      	ldr	r1, [r7, #28]
 8001e98:	6878      	ldr	r0, [r7, #4]
 8001e9a:	f7ff ff5c 	bl	8001d56 <ts_formatstring>
 8001e9e:	60f8      	str	r0, [r7, #12]
	va_end(va);
	return length;
 8001ea0:	68fb      	ldr	r3, [r7, #12]
}
 8001ea2:	4618      	mov	r0, r3
 8001ea4:	3714      	adds	r7, #20
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001eac:	b003      	add	sp, #12
 8001eae:	4770      	bx	lr

08001eb0 <__libc_init_array>:
 8001eb0:	b570      	push	{r4, r5, r6, lr}
 8001eb2:	4e0d      	ldr	r6, [pc, #52]	; (8001ee8 <__libc_init_array+0x38>)
 8001eb4:	4c0d      	ldr	r4, [pc, #52]	; (8001eec <__libc_init_array+0x3c>)
 8001eb6:	1ba4      	subs	r4, r4, r6
 8001eb8:	10a4      	asrs	r4, r4, #2
 8001eba:	2500      	movs	r5, #0
 8001ebc:	42a5      	cmp	r5, r4
 8001ebe:	d109      	bne.n	8001ed4 <__libc_init_array+0x24>
 8001ec0:	4e0b      	ldr	r6, [pc, #44]	; (8001ef0 <__libc_init_array+0x40>)
 8001ec2:	4c0c      	ldr	r4, [pc, #48]	; (8001ef4 <__libc_init_array+0x44>)
 8001ec4:	f000 f818 	bl	8001ef8 <_init>
 8001ec8:	1ba4      	subs	r4, r4, r6
 8001eca:	10a4      	asrs	r4, r4, #2
 8001ecc:	2500      	movs	r5, #0
 8001ece:	42a5      	cmp	r5, r4
 8001ed0:	d105      	bne.n	8001ede <__libc_init_array+0x2e>
 8001ed2:	bd70      	pop	{r4, r5, r6, pc}
 8001ed4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001ed8:	4798      	blx	r3
 8001eda:	3501      	adds	r5, #1
 8001edc:	e7ee      	b.n	8001ebc <__libc_init_array+0xc>
 8001ede:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001ee2:	4798      	blx	r3
 8001ee4:	3501      	adds	r5, #1
 8001ee6:	e7f2      	b.n	8001ece <__libc_init_array+0x1e>
 8001ee8:	08001f24 	.word	0x08001f24
 8001eec:	08001f24 	.word	0x08001f24
 8001ef0:	08001f24 	.word	0x08001f24
 8001ef4:	08001f28 	.word	0x08001f28

08001ef8 <_init>:
 8001ef8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001efa:	bf00      	nop
 8001efc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001efe:	bc08      	pop	{r3}
 8001f00:	469e      	mov	lr, r3
 8001f02:	4770      	bx	lr

08001f04 <_fini>:
 8001f04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f06:	bf00      	nop
 8001f08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001f0a:	bc08      	pop	{r3}
 8001f0c:	469e      	mov	lr, r3
 8001f0e:	4770      	bx	lr
