
Daly_Display.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000053d8  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001a0  080054e4  080054e4  000064e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005684  08005684  0000705c  2**0
                  CONTENTS
  4 .ARM          00000008  08005684  08005684  00006684  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800568c  0800568c  0000705c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800568c  0800568c  0000668c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005690  08005690  00006690  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  08005694  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000524  2000005c  080056f0  0000705c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000580  080056f0  00007580  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000705c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010722  00000000  00000000  00007085  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002ebb  00000000  00000000  000177a7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001020  00000000  00000000  0001a668  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c5f  00000000  00000000  0001b688  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001993e  00000000  00000000  0001c2e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014599  00000000  00000000  00035c25  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008dfbd  00000000  00000000  0004a1be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d817b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004650  00000000  00000000  000d81c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000046  00000000  00000000  000dc810  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000005c 	.word	0x2000005c
 8000128:	00000000 	.word	0x00000000
 800012c:	080054cc 	.word	0x080054cc

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000060 	.word	0x20000060
 8000148:	080054cc 	.word	0x080054cc

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <HTONS>:
static uint32_t tim1, tim2, tim3, tim4;




static inline uint16_t HTONS(uint16_t x) {
 800015c:	b480      	push	{r7}
 800015e:	b083      	sub	sp, #12
 8000160:	af00      	add	r7, sp, #0
 8000162:	4603      	mov	r3, r0
 8000164:	80fb      	strh	r3, [r7, #6]
	return ((x << 8) | ((x >> 8) & 0xFF));
 8000166:	88fb      	ldrh	r3, [r7, #6]
 8000168:	021b      	lsls	r3, r3, #8
 800016a:	b21a      	sxth	r2, r3
 800016c:	88fb      	ldrh	r3, [r7, #6]
 800016e:	0a1b      	lsrs	r3, r3, #8
 8000170:	b29b      	uxth	r3, r3
 8000172:	b21b      	sxth	r3, r3
 8000174:	4313      	orrs	r3, r2
 8000176:	b21b      	sxth	r3, r3
 8000178:	b29b      	uxth	r3, r3
}
 800017a:	4618      	mov	r0, r3
 800017c:	370c      	adds	r7, #12
 800017e:	46bd      	mov	sp, r7
 8000180:	bc80      	pop	{r7}
 8000182:	4770      	bx	lr

08000184 <send_can_message>:

static void send_can_message() {
 8000184:	b580      	push	{r7, lr}
 8000186:	b084      	sub	sp, #16
 8000188:	af00      	add	r7, sp, #0

	tx_hdr.ExtId = curr_id;
 800018a:	4b22      	ldr	r3, [pc, #136]	@ (8000214 <send_can_message+0x90>)
 800018c:	681b      	ldr	r3, [r3, #0]
 800018e:	4a22      	ldr	r2, [pc, #136]	@ (8000218 <send_can_message+0x94>)
 8000190:	6053      	str	r3, [r2, #4]
	switch (curr_id) {
 8000192:	4b20      	ldr	r3, [pc, #128]	@ (8000214 <send_can_message+0x90>)
 8000194:	681b      	ldr	r3, [r3, #0]
 8000196:	4a21      	ldr	r2, [pc, #132]	@ (800021c <send_can_message+0x98>)
 8000198:	4293      	cmp	r3, r2
 800019a:	d01b      	beq.n	80001d4 <send_can_message+0x50>
 800019c:	4a1f      	ldr	r2, [pc, #124]	@ (800021c <send_can_message+0x98>)
 800019e:	4293      	cmp	r3, r2
 80001a0:	d81d      	bhi.n	80001de <send_can_message+0x5a>
 80001a2:	4a1f      	ldr	r2, [pc, #124]	@ (8000220 <send_can_message+0x9c>)
 80001a4:	4293      	cmp	r3, r2
 80001a6:	d011      	beq.n	80001cc <send_can_message+0x48>
 80001a8:	4a1d      	ldr	r2, [pc, #116]	@ (8000220 <send_can_message+0x9c>)
 80001aa:	4293      	cmp	r3, r2
 80001ac:	d817      	bhi.n	80001de <send_can_message+0x5a>
 80001ae:	4a1d      	ldr	r2, [pc, #116]	@ (8000224 <send_can_message+0xa0>)
 80001b0:	4293      	cmp	r3, r2
 80001b2:	d003      	beq.n	80001bc <send_can_message+0x38>
 80001b4:	4a1c      	ldr	r2, [pc, #112]	@ (8000228 <send_can_message+0xa4>)
 80001b6:	4293      	cmp	r3, r2
 80001b8:	d004      	beq.n	80001c4 <send_can_message+0x40>
 80001ba:	e010      	b.n	80001de <send_can_message+0x5a>
	case MSG_QUERY_90: {
		curr_id = MSG_QUERY_91;
 80001bc:	4b15      	ldr	r3, [pc, #84]	@ (8000214 <send_can_message+0x90>)
 80001be:	4a1a      	ldr	r2, [pc, #104]	@ (8000228 <send_can_message+0xa4>)
 80001c0:	601a      	str	r2, [r3, #0]
		break;
 80001c2:	e00c      	b.n	80001de <send_can_message+0x5a>
	}

	case MSG_QUERY_91: {
		curr_id = MSG_QUERY_92;
 80001c4:	4b13      	ldr	r3, [pc, #76]	@ (8000214 <send_can_message+0x90>)
 80001c6:	4a16      	ldr	r2, [pc, #88]	@ (8000220 <send_can_message+0x9c>)
 80001c8:	601a      	str	r2, [r3, #0]
		break;
 80001ca:	e008      	b.n	80001de <send_can_message+0x5a>
	}

	case MSG_QUERY_92: {
		curr_id = MSG_QUERY_93;
 80001cc:	4b11      	ldr	r3, [pc, #68]	@ (8000214 <send_can_message+0x90>)
 80001ce:	4a13      	ldr	r2, [pc, #76]	@ (800021c <send_can_message+0x98>)
 80001d0:	601a      	str	r2, [r3, #0]
		break;
 80001d2:	e004      	b.n	80001de <send_can_message+0x5a>
	}

	case MSG_QUERY_93: {
		curr_id = INVALID_ID;
 80001d4:	4b0f      	ldr	r3, [pc, #60]	@ (8000214 <send_can_message+0x90>)
 80001d6:	f04f 32ff 	mov.w	r2, #4294967295
 80001da:	601a      	str	r2, [r3, #0]
		break;
 80001dc:	bf00      	nop
	}
	}

	uint32_t mailbox;
	uint8_t data[8] = { 0 };
 80001de:	2300      	movs	r3, #0
 80001e0:	607b      	str	r3, [r7, #4]
 80001e2:	2300      	movs	r3, #0
 80001e4:	60bb      	str	r3, [r7, #8]

	if (HAL_CAN_GetTxMailboxesFreeLevel(&hcan) > 0) {
 80001e6:	4811      	ldr	r0, [pc, #68]	@ (800022c <send_can_message+0xa8>)
 80001e8:	f001 fa0f 	bl	800160a <HAL_CAN_GetTxMailboxesFreeLevel>
 80001ec:	4603      	mov	r3, r0
 80001ee:	2b00      	cmp	r3, #0
 80001f0:	d00b      	beq.n	800020a <send_can_message+0x86>
		if (HAL_CAN_AddTxMessage(&hcan, &tx_hdr, data, &mailbox) != HAL_OK) {
 80001f2:	f107 030c 	add.w	r3, r7, #12
 80001f6:	1d3a      	adds	r2, r7, #4
 80001f8:	4907      	ldr	r1, [pc, #28]	@ (8000218 <send_can_message+0x94>)
 80001fa:	480c      	ldr	r0, [pc, #48]	@ (800022c <send_can_message+0xa8>)
 80001fc:	f001 f936 	bl	800146c <HAL_CAN_AddTxMessage>
 8000200:	4603      	mov	r3, r0
 8000202:	2b00      	cmp	r3, #0
 8000204:	d001      	beq.n	800020a <send_can_message+0x86>
			Error_Handler();
 8000206:	f000 fbe8 	bl	80009da <Error_Handler>
		}
	}

}
 800020a:	bf00      	nop
 800020c:	3710      	adds	r7, #16
 800020e:	46bd      	mov	sp, r7
 8000210:	bd80      	pop	{r7, pc}
 8000212:	bf00      	nop
 8000214:	20000078 	.word	0x20000078
 8000218:	20000114 	.word	0x20000114
 800021c:	18930140 	.word	0x18930140
 8000220:	18920140 	.word	0x18920140
 8000224:	18900140 	.word	0x18900140
 8000228:	18910140 	.word	0x18910140
 800022c:	2000013c 	.word	0x2000013c

08000230 <tx_hdr_init>:

static void tx_hdr_init(void) {
 8000230:	b480      	push	{r7}
 8000232:	af00      	add	r7, sp, #0
	tx_hdr.DLC = 8;
 8000234:	4b09      	ldr	r3, [pc, #36]	@ (800025c <tx_hdr_init+0x2c>)
 8000236:	2208      	movs	r2, #8
 8000238:	611a      	str	r2, [r3, #16]
	tx_hdr.ExtId = INVALID_ID;
 800023a:	4b08      	ldr	r3, [pc, #32]	@ (800025c <tx_hdr_init+0x2c>)
 800023c:	f04f 32ff 	mov.w	r2, #4294967295
 8000240:	605a      	str	r2, [r3, #4]
	tx_hdr.IDE = CAN_ID_EXT;
 8000242:	4b06      	ldr	r3, [pc, #24]	@ (800025c <tx_hdr_init+0x2c>)
 8000244:	2204      	movs	r2, #4
 8000246:	609a      	str	r2, [r3, #8]
	tx_hdr.RTR = CAN_RTR_DATA;
 8000248:	4b04      	ldr	r3, [pc, #16]	@ (800025c <tx_hdr_init+0x2c>)
 800024a:	2200      	movs	r2, #0
 800024c:	60da      	str	r2, [r3, #12]
	tx_hdr.TransmitGlobalTime = DISABLE;
 800024e:	4b03      	ldr	r3, [pc, #12]	@ (800025c <tx_hdr_init+0x2c>)
 8000250:	2200      	movs	r2, #0
 8000252:	751a      	strb	r2, [r3, #20]
}
 8000254:	bf00      	nop
 8000256:	46bd      	mov	sp, r7
 8000258:	bc80      	pop	{r7}
 800025a:	4770      	bx	lr
 800025c:	20000114 	.word	0x20000114

08000260 <update_udan_14>:

static void update_udan_14(uint8_t data[]) {
 8000260:	b580      	push	{r7, lr}
 8000262:	b084      	sub	sp, #16
 8000264:	af00      	add	r7, sp, #0
 8000266:	6078      	str	r0, [r7, #4]

	udan_14_t msg_14;

	(void) memcpy(msg_14.gen_data, data, 8);
 8000268:	687a      	ldr	r2, [r7, #4]
 800026a:	f107 0308 	add.w	r3, r7, #8
 800026e:	6810      	ldr	r0, [r2, #0]
 8000270:	6851      	ldr	r1, [r2, #4]
 8000272:	c303      	stmia	r3!, {r0, r1}

	update_batt_volt_label(HTONS(msg_14.batt_volt));
 8000274:	893b      	ldrh	r3, [r7, #8]
 8000276:	4618      	mov	r0, r3
 8000278:	f7ff ff70 	bl	800015c <HTONS>
 800027c:	4603      	mov	r3, r0
 800027e:	4618      	mov	r0, r3
 8000280:	f004 fa78 	bl	8004774 <update_batt_volt_label>
	update_batt_curr_label((HTONS(msg_14.batt_curr))-10000);
 8000284:	897b      	ldrh	r3, [r7, #10]
 8000286:	4618      	mov	r0, r3
 8000288:	f7ff ff68 	bl	800015c <HTONS>
 800028c:	4603      	mov	r3, r0
 800028e:	f5a3 531c 	sub.w	r3, r3, #9984	@ 0x2700
 8000292:	3b10      	subs	r3, #16
 8000294:	4618      	mov	r0, r3
 8000296:	f004 fa7f 	bl	8004798 <update_batt_curr_label>
	update_batt_soc_label(HTONS(msg_14.batt_soc));
 800029a:	89bb      	ldrh	r3, [r7, #12]
 800029c:	4618      	mov	r0, r3
 800029e:	f7ff ff5d 	bl	800015c <HTONS>
 80002a2:	4603      	mov	r3, r0
 80002a4:	4618      	mov	r0, r3
 80002a6:	f004 fa89 	bl	80047bc <update_batt_soc_label>
	update_soc_bar_label((HTONS(msg_14.batt_soc))/10);
 80002aa:	89bb      	ldrh	r3, [r7, #12]
 80002ac:	4618      	mov	r0, r3
 80002ae:	f7ff ff55 	bl	800015c <HTONS>
 80002b2:	4603      	mov	r3, r0
 80002b4:	461a      	mov	r2, r3
 80002b6:	4b06      	ldr	r3, [pc, #24]	@ (80002d0 <update_udan_14+0x70>)
 80002b8:	fba3 2302 	umull	r2, r3, r3, r2
 80002bc:	08db      	lsrs	r3, r3, #3
 80002be:	b29b      	uxth	r3, r3
 80002c0:	4618      	mov	r0, r3
 80002c2:	f004 fa8d 	bl	80047e0 <update_soc_bar_label>
}
 80002c6:	bf00      	nop
 80002c8:	3710      	adds	r7, #16
 80002ca:	46bd      	mov	sp, r7
 80002cc:	bd80      	pop	{r7, pc}
 80002ce:	bf00      	nop
 80002d0:	cccccccd 	.word	0xcccccccd

080002d4 <update_udan_13>:

static void update_udan_13(uint8_t data[]) {
 80002d4:	b580      	push	{r7, lr}
 80002d6:	b084      	sub	sp, #16
 80002d8:	af00      	add	r7, sp, #0
 80002da:	6078      	str	r0, [r7, #4]

	udan_13_t msg_13;

	(void) memcpy(msg_13.gen_data, data, 8);
 80002dc:	687a      	ldr	r2, [r7, #4]
 80002de:	f107 0308 	add.w	r3, r7, #8
 80002e2:	6810      	ldr	r0, [r2, #0]
 80002e4:	6851      	ldr	r1, [r2, #4]
 80002e6:	c303      	stmia	r3!, {r0, r1}

	if(msg_13.batt_chg_state == 0)
 80002e8:	7bfb      	ldrb	r3, [r7, #15]
 80002ea:	f003 0318 	and.w	r3, r3, #24
 80002ee:	b2db      	uxtb	r3, r3
 80002f0:	2b00      	cmp	r3, #0
 80002f2:	d103      	bne.n	80002fc <update_udan_13+0x28>
	{update_batt_status_label("Idle");}
 80002f4:	480d      	ldr	r0, [pc, #52]	@ (800032c <update_udan_13+0x58>)
 80002f6:	f004 fa97 	bl	8004828 <update_batt_status_label>
	else if (msg_13.batt_chg_state == 1)
		{	update_batt_status_label("Charging");}
	else if (msg_13.batt_chg_state == 2)
		{	update_batt_status_label("Discharging");}

}
 80002fa:	e012      	b.n	8000322 <update_udan_13+0x4e>
	else if (msg_13.batt_chg_state == 1)
 80002fc:	7bfb      	ldrb	r3, [r7, #15]
 80002fe:	f003 0318 	and.w	r3, r3, #24
 8000302:	b2db      	uxtb	r3, r3
 8000304:	2b08      	cmp	r3, #8
 8000306:	d103      	bne.n	8000310 <update_udan_13+0x3c>
		{	update_batt_status_label("Charging");}
 8000308:	4809      	ldr	r0, [pc, #36]	@ (8000330 <update_udan_13+0x5c>)
 800030a:	f004 fa8d 	bl	8004828 <update_batt_status_label>
}
 800030e:	e008      	b.n	8000322 <update_udan_13+0x4e>
	else if (msg_13.batt_chg_state == 2)
 8000310:	7bfb      	ldrb	r3, [r7, #15]
 8000312:	f003 0318 	and.w	r3, r3, #24
 8000316:	b2db      	uxtb	r3, r3
 8000318:	2b10      	cmp	r3, #16
 800031a:	d102      	bne.n	8000322 <update_udan_13+0x4e>
		{	update_batt_status_label("Discharging");}
 800031c:	4805      	ldr	r0, [pc, #20]	@ (8000334 <update_udan_13+0x60>)
 800031e:	f004 fa83 	bl	8004828 <update_batt_status_label>
}
 8000322:	bf00      	nop
 8000324:	3710      	adds	r7, #16
 8000326:	46bd      	mov	sp, r7
 8000328:	bd80      	pop	{r7, pc}
 800032a:	bf00      	nop
 800032c:	080054e4 	.word	0x080054e4
 8000330:	080054ec 	.word	0x080054ec
 8000334:	080054f8 	.word	0x080054f8

08000338 <read_can_message>:


static void read_can_message(void) {
 8000338:	b580      	push	{r7, lr}
 800033a:	b082      	sub	sp, #8
 800033c:	af00      	add	r7, sp, #0

	q_member_t *q_member = peek(&rx_queue);
 800033e:	4816      	ldr	r0, [pc, #88]	@ (8000398 <read_can_message+0x60>)
 8000340:	f004 fbe9 	bl	8004b16 <peek>
 8000344:	6078      	str	r0, [r7, #4]

	if (q_member != NULL) {
 8000346:	687b      	ldr	r3, [r7, #4]
 8000348:	2b00      	cmp	r3, #0
 800034a:	d020      	beq.n	800038e <read_can_message+0x56>

		switch (q_member->can_id) {
 800034c:	687b      	ldr	r3, [r7, #4]
 800034e:	681b      	ldr	r3, [r3, #0]
 8000350:	f5b3 5f98 	cmp.w	r3, #4864	@ 0x1300
 8000354:	d00d      	beq.n	8000372 <read_can_message+0x3a>
 8000356:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 800035a:	d115      	bne.n	8000388 <read_can_message+0x50>

		case UDAN_14: {
			update_udan_14(q_member->data);
 800035c:	687b      	ldr	r3, [r7, #4]
 800035e:	3304      	adds	r3, #4
 8000360:	4618      	mov	r0, r3
 8000362:	f7ff ff7d 	bl	8000260 <update_udan_14>
			tim1 = HAL_GetTick();
 8000366:	f000 fe6f 	bl	8001048 <HAL_GetTick>
 800036a:	4603      	mov	r3, r0
 800036c:	4a0b      	ldr	r2, [pc, #44]	@ (800039c <read_can_message+0x64>)
 800036e:	6013      	str	r3, [r2, #0]
			break;
 8000370:	e00a      	b.n	8000388 <read_can_message+0x50>
		}

		case UDAN_13: {
			update_udan_13(q_member->data);
 8000372:	687b      	ldr	r3, [r7, #4]
 8000374:	3304      	adds	r3, #4
 8000376:	4618      	mov	r0, r3
 8000378:	f7ff ffac 	bl	80002d4 <update_udan_13>
			tim2 = HAL_GetTick();
 800037c:	f000 fe64 	bl	8001048 <HAL_GetTick>
 8000380:	4603      	mov	r3, r0
 8000382:	4a07      	ldr	r2, [pc, #28]	@ (80003a0 <read_can_message+0x68>)
 8000384:	6013      	str	r3, [r2, #0]
			break;
 8000386:	bf00      	nop
		}

		}
		dequeue(&rx_queue);
 8000388:	4803      	ldr	r0, [pc, #12]	@ (8000398 <read_can_message+0x60>)
 800038a:	f004 fb93 	bl	8004ab4 <dequeue>

	}

}
 800038e:	bf00      	nop
 8000390:	3708      	adds	r7, #8
 8000392:	46bd      	mov	sp, r7
 8000394:	bd80      	pop	{r7, pc}
 8000396:	bf00      	nop
 8000398:	2000007c 	.word	0x2000007c
 800039c:	2000012c 	.word	0x2000012c
 80003a0:	20000130 	.word	0x20000130

080003a4 <timer_check>:

static void timer_check(void) {
 80003a4:	b580      	push	{r7, lr}
 80003a6:	af00      	add	r7, sp, #0

	if ((HAL_GetTick() - tim1) > 5000U) {
 80003a8:	f000 fe4e 	bl	8001048 <HAL_GetTick>
 80003ac:	4602      	mov	r2, r0
 80003ae:	4b1a      	ldr	r3, [pc, #104]	@ (8000418 <timer_check+0x74>)
 80003b0:	681b      	ldr	r3, [r3, #0]
 80003b2:	1ad3      	subs	r3, r2, r3
 80003b4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80003b8:	4293      	cmp	r3, r2
 80003ba:	d907      	bls.n	80003cc <timer_check+0x28>
		reset_page1_display();
 80003bc:	f004 fada 	bl	8004974 <reset_page1_display>
		tim1 = HAL_GetTick();
 80003c0:	f000 fe42 	bl	8001048 <HAL_GetTick>
 80003c4:	4603      	mov	r3, r0
 80003c6:	4a14      	ldr	r2, [pc, #80]	@ (8000418 <timer_check+0x74>)
 80003c8:	6013      	str	r3, [r2, #0]

		reset_page3_display();
		tim3 = HAL_GetTick();

	}
}
 80003ca:	e022      	b.n	8000412 <timer_check+0x6e>
	else if ((HAL_GetTick() - tim2) > 5000U) {
 80003cc:	f000 fe3c 	bl	8001048 <HAL_GetTick>
 80003d0:	4602      	mov	r2, r0
 80003d2:	4b12      	ldr	r3, [pc, #72]	@ (800041c <timer_check+0x78>)
 80003d4:	681b      	ldr	r3, [r3, #0]
 80003d6:	1ad3      	subs	r3, r2, r3
 80003d8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80003dc:	4293      	cmp	r3, r2
 80003de:	d907      	bls.n	80003f0 <timer_check+0x4c>
		reset_page2_display();
 80003e0:	f004 fad8 	bl	8004994 <reset_page2_display>
		tim2 = HAL_GetTick();
 80003e4:	f000 fe30 	bl	8001048 <HAL_GetTick>
 80003e8:	4603      	mov	r3, r0
 80003ea:	4a0c      	ldr	r2, [pc, #48]	@ (800041c <timer_check+0x78>)
 80003ec:	6013      	str	r3, [r2, #0]
}
 80003ee:	e010      	b.n	8000412 <timer_check+0x6e>
	else if ((HAL_GetTick() - tim3) > 5000U) {
 80003f0:	f000 fe2a 	bl	8001048 <HAL_GetTick>
 80003f4:	4602      	mov	r2, r0
 80003f6:	4b0a      	ldr	r3, [pc, #40]	@ (8000420 <timer_check+0x7c>)
 80003f8:	681b      	ldr	r3, [r3, #0]
 80003fa:	1ad3      	subs	r3, r2, r3
 80003fc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000400:	4293      	cmp	r3, r2
 8000402:	d906      	bls.n	8000412 <timer_check+0x6e>
		reset_page3_display();
 8000404:	f004 fad0 	bl	80049a8 <reset_page3_display>
		tim3 = HAL_GetTick();
 8000408:	f000 fe1e 	bl	8001048 <HAL_GetTick>
 800040c:	4603      	mov	r3, r0
 800040e:	4a04      	ldr	r2, [pc, #16]	@ (8000420 <timer_check+0x7c>)
 8000410:	6013      	str	r3, [r2, #0]
}
 8000412:	bf00      	nop
 8000414:	bd80      	pop	{r7, pc}
 8000416:	bf00      	nop
 8000418:	2000012c 	.word	0x2000012c
 800041c:	20000130 	.word	0x20000130
 8000420:	20000134 	.word	0x20000134

08000424 <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000424:	b580      	push	{r7, lr}
 8000426:	b082      	sub	sp, #8
 8000428:	af00      	add	r7, sp, #0
 800042a:	6078      	str	r0, [r7, #4]

	if (htim->Instance == TIM1) {
 800042c:	687b      	ldr	r3, [r7, #4]
 800042e:	681b      	ldr	r3, [r3, #0]
 8000430:	4a16      	ldr	r2, [pc, #88]	@ (800048c <HAL_TIM_PeriodElapsedCallback+0x68>)
 8000432:	4293      	cmp	r3, r2
 8000434:	d105      	bne.n	8000442 <HAL_TIM_PeriodElapsedCallback+0x1e>
		curr_id = MSG_QUERY_90;
 8000436:	4b16      	ldr	r3, [pc, #88]	@ (8000490 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8000438:	4a16      	ldr	r2, [pc, #88]	@ (8000494 <HAL_TIM_PeriodElapsedCallback+0x70>)
 800043a:	601a      	str	r2, [r3, #0]
		send_can_message();
 800043c:	f7ff fea2 	bl	8000184 <send_can_message>
		if (htim->Instance == TIM3) {
			HAL_GPIO_TogglePin(Buzzer_pin_GPIO_Port, Buzzer_pin_Pin);
		}
	}

}
 8000440:	e01f      	b.n	8000482 <HAL_TIM_PeriodElapsedCallback+0x5e>
	else if (htim->Instance == TIM2) {
 8000442:	687b      	ldr	r3, [r7, #4]
 8000444:	681b      	ldr	r3, [r3, #0]
 8000446:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800044a:	d111      	bne.n	8000470 <HAL_TIM_PeriodElapsedCallback+0x4c>
		update_comm_status_label("Loss of Comm");
 800044c:	4812      	ldr	r0, [pc, #72]	@ (8000498 <HAL_TIM_PeriodElapsedCallback+0x74>)
 800044e:	f004 f9d9 	bl	8004804 <update_comm_status_label>
		if (htim3.State != HAL_TIM_STATE_READY) {
 8000452:	4b12      	ldr	r3, [pc, #72]	@ (800049c <HAL_TIM_PeriodElapsedCallback+0x78>)
 8000454:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8000458:	b2db      	uxtb	r3, r3
 800045a:	2b01      	cmp	r3, #1
 800045c:	d011      	beq.n	8000482 <HAL_TIM_PeriodElapsedCallback+0x5e>
			HAL_GPIO_WritePin(Buzzer_pin_GPIO_Port, Buzzer_pin_Pin,
 800045e:	2200      	movs	r2, #0
 8000460:	2120      	movs	r1, #32
 8000462:	480f      	ldr	r0, [pc, #60]	@ (80004a0 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8000464:	f001 ff98 	bl	8002398 <HAL_GPIO_WritePin>
			HAL_TIM_Base_Stop_IT(&htim3);
 8000468:	480c      	ldr	r0, [pc, #48]	@ (800049c <HAL_TIM_PeriodElapsedCallback+0x78>)
 800046a:	f002 fcc9 	bl	8002e00 <HAL_TIM_Base_Stop_IT>
}
 800046e:	e008      	b.n	8000482 <HAL_TIM_PeriodElapsedCallback+0x5e>
		if (htim->Instance == TIM3) {
 8000470:	687b      	ldr	r3, [r7, #4]
 8000472:	681b      	ldr	r3, [r3, #0]
 8000474:	4a0b      	ldr	r2, [pc, #44]	@ (80004a4 <HAL_TIM_PeriodElapsedCallback+0x80>)
 8000476:	4293      	cmp	r3, r2
 8000478:	d103      	bne.n	8000482 <HAL_TIM_PeriodElapsedCallback+0x5e>
			HAL_GPIO_TogglePin(Buzzer_pin_GPIO_Port, Buzzer_pin_Pin);
 800047a:	2120      	movs	r1, #32
 800047c:	4808      	ldr	r0, [pc, #32]	@ (80004a0 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 800047e:	f001 ffa3 	bl	80023c8 <HAL_GPIO_TogglePin>
}
 8000482:	bf00      	nop
 8000484:	3708      	adds	r7, #8
 8000486:	46bd      	mov	sp, r7
 8000488:	bd80      	pop	{r7, pc}
 800048a:	bf00      	nop
 800048c:	40012c00 	.word	0x40012c00
 8000490:	20000078 	.word	0x20000078
 8000494:	18900140 	.word	0x18900140
 8000498:	08005504 	.word	0x08005504
 800049c:	20000204 	.word	0x20000204
 80004a0:	40010800 	.word	0x40010800
 80004a4:	40000400 	.word	0x40000400

080004a8 <HAL_CAN_TxMailbox0CompleteCallback>:

void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan) {
 80004a8:	b580      	push	{r7, lr}
 80004aa:	b082      	sub	sp, #8
 80004ac:	af00      	add	r7, sp, #0
 80004ae:	6078      	str	r0, [r7, #4]
	if (curr_id != INVALID_ID) {
 80004b0:	4b05      	ldr	r3, [pc, #20]	@ (80004c8 <HAL_CAN_TxMailbox0CompleteCallback+0x20>)
 80004b2:	681b      	ldr	r3, [r3, #0]
 80004b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80004b8:	d001      	beq.n	80004be <HAL_CAN_TxMailbox0CompleteCallback+0x16>
		send_can_message();
 80004ba:	f7ff fe63 	bl	8000184 <send_can_message>
	}
}
 80004be:	bf00      	nop
 80004c0:	3708      	adds	r7, #8
 80004c2:	46bd      	mov	sp, r7
 80004c4:	bd80      	pop	{r7, pc}
 80004c6:	bf00      	nop
 80004c8:	20000078 	.word	0x20000078

080004cc <HAL_CAN_TxMailbox1CompleteCallback>:

void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan) {
 80004cc:	b580      	push	{r7, lr}
 80004ce:	b082      	sub	sp, #8
 80004d0:	af00      	add	r7, sp, #0
 80004d2:	6078      	str	r0, [r7, #4]
	if (curr_id != INVALID_ID) {
 80004d4:	4b05      	ldr	r3, [pc, #20]	@ (80004ec <HAL_CAN_TxMailbox1CompleteCallback+0x20>)
 80004d6:	681b      	ldr	r3, [r3, #0]
 80004d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80004dc:	d001      	beq.n	80004e2 <HAL_CAN_TxMailbox1CompleteCallback+0x16>
		send_can_message();
 80004de:	f7ff fe51 	bl	8000184 <send_can_message>
	}
}
 80004e2:	bf00      	nop
 80004e4:	3708      	adds	r7, #8
 80004e6:	46bd      	mov	sp, r7
 80004e8:	bd80      	pop	{r7, pc}
 80004ea:	bf00      	nop
 80004ec:	20000078 	.word	0x20000078

080004f0 <HAL_CAN_TxMailbox2CompleteCallback>:

void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan) {
 80004f0:	b580      	push	{r7, lr}
 80004f2:	b082      	sub	sp, #8
 80004f4:	af00      	add	r7, sp, #0
 80004f6:	6078      	str	r0, [r7, #4]
	if (curr_id != INVALID_ID) {
 80004f8:	4b05      	ldr	r3, [pc, #20]	@ (8000510 <HAL_CAN_TxMailbox2CompleteCallback+0x20>)
 80004fa:	681b      	ldr	r3, [r3, #0]
 80004fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000500:	d001      	beq.n	8000506 <HAL_CAN_TxMailbox2CompleteCallback+0x16>
		send_can_message();
 8000502:	f7ff fe3f 	bl	8000184 <send_can_message>
	}
}
 8000506:	bf00      	nop
 8000508:	3708      	adds	r7, #8
 800050a:	46bd      	mov	sp, r7
 800050c:	bd80      	pop	{r7, pc}
 800050e:	bf00      	nop
 8000510:	20000078 	.word	0x20000078

08000514 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 8000514:	b580      	push	{r7, lr}
 8000516:	b08c      	sub	sp, #48	@ 0x30
 8000518:	af00      	add	r7, sp, #0
 800051a:	6078      	str	r0, [r7, #4]

	CAN_RxHeaderTypeDef rx_hdr;
	uint8_t rx_data[8] = { 0 };
 800051c:	2300      	movs	r3, #0
 800051e:	60fb      	str	r3, [r7, #12]
 8000520:	2300      	movs	r3, #0
 8000522:	613b      	str	r3, [r7, #16]

	if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &rx_hdr, rx_data) != HAL_OK) {
 8000524:	f107 030c 	add.w	r3, r7, #12
 8000528:	f107 0214 	add.w	r2, r7, #20
 800052c:	2100      	movs	r1, #0
 800052e:	6878      	ldr	r0, [r7, #4]
 8000530:	f001 f89f 	bl	8001672 <HAL_CAN_GetRxMessage>
 8000534:	4603      	mov	r3, r0
 8000536:	2b00      	cmp	r3, #0
 8000538:	d001      	beq.n	800053e <HAL_CAN_RxFifo0MsgPendingCallback+0x2a>
		Error_Handler();
 800053a:	f000 fa4e 	bl	80009da <Error_Handler>
	}

	enqueue(&rx_queue, rx_hdr.ExtId, rx_data);
 800053e:	69bb      	ldr	r3, [r7, #24]
 8000540:	f107 020c 	add.w	r2, r7, #12
 8000544:	4619      	mov	r1, r3
 8000546:	4803      	ldr	r0, [pc, #12]	@ (8000554 <HAL_CAN_RxFifo0MsgPendingCallback+0x40>)
 8000548:	f004 fa7b 	bl	8004a42 <enqueue>
}
 800054c:	bf00      	nop
 800054e:	3730      	adds	r7, #48	@ 0x30
 8000550:	46bd      	mov	sp, r7
 8000552:	bd80      	pop	{r7, pc}
 8000554:	2000007c 	.word	0x2000007c

08000558 <app_init>:

void app_init(void) {
 8000558:	b580      	push	{r7, lr}
 800055a:	af00      	add	r7, sp, #0
	curr_id = INVALID_ID;
 800055c:	4b13      	ldr	r3, [pc, #76]	@ (80005ac <app_init+0x54>)
 800055e:	f04f 32ff 	mov.w	r2, #4294967295
 8000562:	601a      	str	r2, [r3, #0]
	tx_hdr_init();
 8000564:	f7ff fe64 	bl	8000230 <tx_hdr_init>
	queue_init(&rx_queue, queue_arr, QUEUE_LEN);
 8000568:	220c      	movs	r2, #12
 800056a:	4911      	ldr	r1, [pc, #68]	@ (80005b0 <app_init+0x58>)
 800056c:	4811      	ldr	r0, [pc, #68]	@ (80005b4 <app_init+0x5c>)
 800056e:	f004 fa2b 	bl	80049c8 <queue_init>
	nextion_disp_init();
 8000572:	f004 f831 	bl	80045d8 <nextion_disp_init>
	reset_display();
 8000576:	f004 f9d5 	bl	8004924 <reset_display>
	tim1 = HAL_GetTick();
 800057a:	f000 fd65 	bl	8001048 <HAL_GetTick>
 800057e:	4603      	mov	r3, r0
 8000580:	4a0d      	ldr	r2, [pc, #52]	@ (80005b8 <app_init+0x60>)
 8000582:	6013      	str	r3, [r2, #0]
	tim2 = HAL_GetTick();
 8000584:	f000 fd60 	bl	8001048 <HAL_GetTick>
 8000588:	4603      	mov	r3, r0
 800058a:	4a0c      	ldr	r2, [pc, #48]	@ (80005bc <app_init+0x64>)
 800058c:	6013      	str	r3, [r2, #0]
	tim3 = HAL_GetTick();
 800058e:	f000 fd5b 	bl	8001048 <HAL_GetTick>
 8000592:	4603      	mov	r3, r0
 8000594:	4a0a      	ldr	r2, [pc, #40]	@ (80005c0 <app_init+0x68>)
 8000596:	6013      	str	r3, [r2, #0]
	tim4 = HAL_GetTick();
 8000598:	f000 fd56 	bl	8001048 <HAL_GetTick>
 800059c:	4603      	mov	r3, r0
 800059e:	4a09      	ldr	r2, [pc, #36]	@ (80005c4 <app_init+0x6c>)
 80005a0:	6013      	str	r3, [r2, #0]
	update_comm_status_label("");
 80005a2:	4809      	ldr	r0, [pc, #36]	@ (80005c8 <app_init+0x70>)
 80005a4:	f004 f92e 	bl	8004804 <update_comm_status_label>
}
 80005a8:	bf00      	nop
 80005aa:	bd80      	pop	{r7, pc}
 80005ac:	20000078 	.word	0x20000078
 80005b0:	20000084 	.word	0x20000084
 80005b4:	2000007c 	.word	0x2000007c
 80005b8:	2000012c 	.word	0x2000012c
 80005bc:	20000130 	.word	0x20000130
 80005c0:	20000134 	.word	0x20000134
 80005c4:	20000138 	.word	0x20000138
 80005c8:	08005514 	.word	0x08005514

080005cc <can_init>:

void can_init(void) {
 80005cc:	b580      	push	{r7, lr}
 80005ce:	b094      	sub	sp, #80	@ 0x50
 80005d0:	af00      	add	r7, sp, #0

	CAN_FilterTypeDef filter1, filter2;

	filter1.FilterActivation = CAN_FILTER_ENABLE;
 80005d2:	2301      	movs	r3, #1
 80005d4:	64bb      	str	r3, [r7, #72]	@ 0x48
	filter1.FilterBank = 0;
 80005d6:	2300      	movs	r3, #0
 80005d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
	filter1.FilterFIFOAssignment = CAN_RX_FIFO0;
 80005da:	2300      	movs	r3, #0
 80005dc:	63bb      	str	r3, [r7, #56]	@ 0x38
	filter1.FilterMode = CAN_FILTERMODE_IDMASK;
 80005de:	2300      	movs	r3, #0
 80005e0:	643b      	str	r3, [r7, #64]	@ 0x40
	filter1.FilterScale = CAN_FILTERSCALE_32BIT;
 80005e2:	2301      	movs	r3, #1
 80005e4:	647b      	str	r3, [r7, #68]	@ 0x44
	filter1.FilterIdHigh = 0x0000;
 80005e6:	2300      	movs	r3, #0
 80005e8:	62bb      	str	r3, [r7, #40]	@ 0x28
	filter1.FilterIdLow = 0x9800;
 80005ea:	f44f 4318 	mov.w	r3, #38912	@ 0x9800
 80005ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
	filter1.FilterMaskIdHigh = 0x0000;
 80005f0:	2300      	movs	r3, #0
 80005f2:	633b      	str	r3, [r7, #48]	@ 0x30
	filter1.FilterMaskIdLow = 0xFFF8;
 80005f4:	f64f 73f8 	movw	r3, #65528	@ 0xfff8
 80005f8:	637b      	str	r3, [r7, #52]	@ 0x34

	filter2.FilterActivation = CAN_FILTER_ENABLE;
 80005fa:	2301      	movs	r3, #1
 80005fc:	623b      	str	r3, [r7, #32]
	filter2.FilterBank = 1;
 80005fe:	2301      	movs	r3, #1
 8000600:	617b      	str	r3, [r7, #20]
	filter2.FilterFIFOAssignment = CAN_RX_FIFO0;
 8000602:	2300      	movs	r3, #0
 8000604:	613b      	str	r3, [r7, #16]
	filter2.FilterMode = CAN_FILTERMODE_IDMASK;
 8000606:	2300      	movs	r3, #0
 8000608:	61bb      	str	r3, [r7, #24]
	filter2.FilterScale = CAN_FILTERSCALE_32BIT;
 800060a:	2301      	movs	r3, #1
 800060c:	61fb      	str	r3, [r7, #28]
	filter2.FilterIdHigh = 0x0000;
 800060e:	2300      	movs	r3, #0
 8000610:	603b      	str	r3, [r7, #0]
	filter2.FilterIdLow = 0xA000;
 8000612:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8000616:	607b      	str	r3, [r7, #4]
	filter2.FilterMaskIdHigh = 0x0000;
 8000618:	2300      	movs	r3, #0
 800061a:	60bb      	str	r3, [r7, #8]
	filter2.FilterMaskIdLow = 0xFFF8;
 800061c:	f64f 73f8 	movw	r3, #65528	@ 0xfff8
 8000620:	60fb      	str	r3, [r7, #12]


	if (HAL_CAN_ConfigFilter(&hcan, &filter1) != HAL_OK) {
 8000622:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000626:	4619      	mov	r1, r3
 8000628:	4817      	ldr	r0, [pc, #92]	@ (8000688 <can_init+0xbc>)
 800062a:	f000 fe12 	bl	8001252 <HAL_CAN_ConfigFilter>
 800062e:	4603      	mov	r3, r0
 8000630:	2b00      	cmp	r3, #0
 8000632:	d001      	beq.n	8000638 <can_init+0x6c>
		Error_Handler();
 8000634:	f000 f9d1 	bl	80009da <Error_Handler>
	}

	if (HAL_CAN_ConfigFilter(&hcan, &filter2) != HAL_OK) {
 8000638:	463b      	mov	r3, r7
 800063a:	4619      	mov	r1, r3
 800063c:	4812      	ldr	r0, [pc, #72]	@ (8000688 <can_init+0xbc>)
 800063e:	f000 fe08 	bl	8001252 <HAL_CAN_ConfigFilter>
 8000642:	4603      	mov	r3, r0
 8000644:	2b00      	cmp	r3, #0
 8000646:	d001      	beq.n	800064c <can_init+0x80>
			Error_Handler();
 8000648:	f000 f9c7 	bl	80009da <Error_Handler>
		}

	if (HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING)
 800064c:	2102      	movs	r1, #2
 800064e:	480e      	ldr	r0, [pc, #56]	@ (8000688 <can_init+0xbc>)
 8000650:	f001 f930 	bl	80018b4 <HAL_CAN_ActivateNotification>
 8000654:	4603      	mov	r3, r0
 8000656:	2b00      	cmp	r3, #0
 8000658:	d001      	beq.n	800065e <can_init+0x92>
			!= HAL_OK) {
		Error_Handler();
 800065a:	f000 f9be 	bl	80009da <Error_Handler>
	}

	if (HAL_CAN_ActivateNotification(&hcan, CAN_IT_TX_MAILBOX_EMPTY)
 800065e:	2101      	movs	r1, #1
 8000660:	4809      	ldr	r0, [pc, #36]	@ (8000688 <can_init+0xbc>)
 8000662:	f001 f927 	bl	80018b4 <HAL_CAN_ActivateNotification>
 8000666:	4603      	mov	r3, r0
 8000668:	2b00      	cmp	r3, #0
 800066a:	d001      	beq.n	8000670 <can_init+0xa4>
			!= HAL_OK) {
		Error_Handler();
 800066c:	f000 f9b5 	bl	80009da <Error_Handler>
	}

	if (HAL_CAN_Start(&hcan) != HAL_OK) {
 8000670:	4805      	ldr	r0, [pc, #20]	@ (8000688 <can_init+0xbc>)
 8000672:	f000 feb7 	bl	80013e4 <HAL_CAN_Start>
 8000676:	4603      	mov	r3, r0
 8000678:	2b00      	cmp	r3, #0
 800067a:	d001      	beq.n	8000680 <can_init+0xb4>
		Error_Handler();
 800067c:	f000 f9ad 	bl	80009da <Error_Handler>
	}

}
 8000680:	bf00      	nop
 8000682:	3750      	adds	r7, #80	@ 0x50
 8000684:	46bd      	mov	sp, r7
 8000686:	bd80      	pop	{r7, pc}
 8000688:	2000013c 	.word	0x2000013c

0800068c <timer_init>:

void timer_init(void) {
 800068c:	b580      	push	{r7, lr}
 800068e:	af00      	add	r7, sp, #0

	if (HAL_TIM_Base_Start_IT(&htim1)) {
 8000690:	480b      	ldr	r0, [pc, #44]	@ (80006c0 <timer_init+0x34>)
 8000692:	f002 fb63 	bl	8002d5c <HAL_TIM_Base_Start_IT>
 8000696:	4603      	mov	r3, r0
 8000698:	2b00      	cmp	r3, #0
 800069a:	d001      	beq.n	80006a0 <timer_init+0x14>
		Error_Handler();
 800069c:	f000 f99d 	bl	80009da <Error_Handler>
	}

	__HAL_TIM_CLEAR_FLAG(&htim2, TIM_FLAG_UPDATE);
 80006a0:	4b08      	ldr	r3, [pc, #32]	@ (80006c4 <timer_init+0x38>)
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	f06f 0201 	mvn.w	r2, #1
 80006a8:	611a      	str	r2, [r3, #16]

	if (HAL_TIM_Base_Start_IT(&htim2)) {
 80006aa:	4806      	ldr	r0, [pc, #24]	@ (80006c4 <timer_init+0x38>)
 80006ac:	f002 fb56 	bl	8002d5c <HAL_TIM_Base_Start_IT>
 80006b0:	4603      	mov	r3, r0
 80006b2:	2b00      	cmp	r3, #0
 80006b4:	d001      	beq.n	80006ba <timer_init+0x2e>
		Error_Handler();
 80006b6:	f000 f990 	bl	80009da <Error_Handler>
	}

}
 80006ba:	bf00      	nop
 80006bc:	bd80      	pop	{r7, pc}
 80006be:	bf00      	nop
 80006c0:	20000174 	.word	0x20000174
 80006c4:	200001bc 	.word	0x200001bc

080006c8 <app_handler>:

void app_handler(void) {
 80006c8:	b580      	push	{r7, lr}
 80006ca:	af00      	add	r7, sp, #0

	while (1) {
		timer_check();
 80006cc:	f7ff fe6a 	bl	80003a4 <timer_check>

		if (!is_empty(&rx_queue)) {
 80006d0:	480a      	ldr	r0, [pc, #40]	@ (80006fc <app_handler+0x34>)
 80006d2:	f004 f994 	bl	80049fe <is_empty>
 80006d6:	4603      	mov	r3, r0
 80006d8:	f083 0301 	eor.w	r3, r3, #1
 80006dc:	b2db      	uxtb	r3, r3
 80006de:	2b00      	cmp	r3, #0
 80006e0:	d008      	beq.n	80006f4 <app_handler+0x2c>
			read_can_message();
 80006e2:	f7ff fe29 	bl	8000338 <read_can_message>
			__HAL_TIM_SET_COUNTER(&htim2, 0);
 80006e6:	4b06      	ldr	r3, [pc, #24]	@ (8000700 <app_handler+0x38>)
 80006e8:	681b      	ldr	r3, [r3, #0]
 80006ea:	2200      	movs	r2, #0
 80006ec:	625a      	str	r2, [r3, #36]	@ 0x24
			update_comm_status_label("");
 80006ee:	4805      	ldr	r0, [pc, #20]	@ (8000704 <app_handler+0x3c>)
 80006f0:	f004 f888 	bl	8004804 <update_comm_status_label>
		}
		HAL_IWDG_Refresh(&hiwdg);
 80006f4:	4804      	ldr	r0, [pc, #16]	@ (8000708 <app_handler+0x40>)
 80006f6:	f001 fec2 	bl	800247e <HAL_IWDG_Refresh>
		timer_check();
 80006fa:	e7e7      	b.n	80006cc <app_handler+0x4>
 80006fc:	2000007c 	.word	0x2000007c
 8000700:	200001bc 	.word	0x200001bc
 8000704:	08005514 	.word	0x08005514
 8000708:	20000164 	.word	0x20000164

0800070c <MX_CAN_Init>:

CAN_HandleTypeDef hcan;

/* CAN init function */
void MX_CAN_Init(void)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 8000710:	4b17      	ldr	r3, [pc, #92]	@ (8000770 <MX_CAN_Init+0x64>)
 8000712:	4a18      	ldr	r2, [pc, #96]	@ (8000774 <MX_CAN_Init+0x68>)
 8000714:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 8;
 8000716:	4b16      	ldr	r3, [pc, #88]	@ (8000770 <MX_CAN_Init+0x64>)
 8000718:	2208      	movs	r2, #8
 800071a:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 800071c:	4b14      	ldr	r3, [pc, #80]	@ (8000770 <MX_CAN_Init+0x64>)
 800071e:	2200      	movs	r2, #0
 8000720:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000722:	4b13      	ldr	r3, [pc, #76]	@ (8000770 <MX_CAN_Init+0x64>)
 8000724:	2200      	movs	r2, #0
 8000726:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_13TQ;
 8000728:	4b11      	ldr	r3, [pc, #68]	@ (8000770 <MX_CAN_Init+0x64>)
 800072a:	f44f 2240 	mov.w	r2, #786432	@ 0xc0000
 800072e:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_2TQ;
 8000730:	4b0f      	ldr	r3, [pc, #60]	@ (8000770 <MX_CAN_Init+0x64>)
 8000732:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8000736:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8000738:	4b0d      	ldr	r3, [pc, #52]	@ (8000770 <MX_CAN_Init+0x64>)
 800073a:	2200      	movs	r2, #0
 800073c:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 800073e:	4b0c      	ldr	r3, [pc, #48]	@ (8000770 <MX_CAN_Init+0x64>)
 8000740:	2200      	movs	r2, #0
 8000742:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8000744:	4b0a      	ldr	r3, [pc, #40]	@ (8000770 <MX_CAN_Init+0x64>)
 8000746:	2200      	movs	r2, #0
 8000748:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 800074a:	4b09      	ldr	r3, [pc, #36]	@ (8000770 <MX_CAN_Init+0x64>)
 800074c:	2200      	movs	r2, #0
 800074e:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8000750:	4b07      	ldr	r3, [pc, #28]	@ (8000770 <MX_CAN_Init+0x64>)
 8000752:	2200      	movs	r2, #0
 8000754:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8000756:	4b06      	ldr	r3, [pc, #24]	@ (8000770 <MX_CAN_Init+0x64>)
 8000758:	2200      	movs	r2, #0
 800075a:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 800075c:	4804      	ldr	r0, [pc, #16]	@ (8000770 <MX_CAN_Init+0x64>)
 800075e:	f000 fc7d 	bl	800105c <HAL_CAN_Init>
 8000762:	4603      	mov	r3, r0
 8000764:	2b00      	cmp	r3, #0
 8000766:	d001      	beq.n	800076c <MX_CAN_Init+0x60>
  {
    Error_Handler();
 8000768:	f000 f937 	bl	80009da <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 800076c:	bf00      	nop
 800076e:	bd80      	pop	{r7, pc}
 8000770:	2000013c 	.word	0x2000013c
 8000774:	40006400 	.word	0x40006400

08000778 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	b088      	sub	sp, #32
 800077c:	af00      	add	r7, sp, #0
 800077e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000780:	f107 0310 	add.w	r3, r7, #16
 8000784:	2200      	movs	r2, #0
 8000786:	601a      	str	r2, [r3, #0]
 8000788:	605a      	str	r2, [r3, #4]
 800078a:	609a      	str	r2, [r3, #8]
 800078c:	60da      	str	r2, [r3, #12]
  if(canHandle->Instance==CAN1)
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	681b      	ldr	r3, [r3, #0]
 8000792:	4a2c      	ldr	r2, [pc, #176]	@ (8000844 <HAL_CAN_MspInit+0xcc>)
 8000794:	4293      	cmp	r3, r2
 8000796:	d151      	bne.n	800083c <HAL_CAN_MspInit+0xc4>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000798:	4b2b      	ldr	r3, [pc, #172]	@ (8000848 <HAL_CAN_MspInit+0xd0>)
 800079a:	69db      	ldr	r3, [r3, #28]
 800079c:	4a2a      	ldr	r2, [pc, #168]	@ (8000848 <HAL_CAN_MspInit+0xd0>)
 800079e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80007a2:	61d3      	str	r3, [r2, #28]
 80007a4:	4b28      	ldr	r3, [pc, #160]	@ (8000848 <HAL_CAN_MspInit+0xd0>)
 80007a6:	69db      	ldr	r3, [r3, #28]
 80007a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80007ac:	60fb      	str	r3, [r7, #12]
 80007ae:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007b0:	4b25      	ldr	r3, [pc, #148]	@ (8000848 <HAL_CAN_MspInit+0xd0>)
 80007b2:	699b      	ldr	r3, [r3, #24]
 80007b4:	4a24      	ldr	r2, [pc, #144]	@ (8000848 <HAL_CAN_MspInit+0xd0>)
 80007b6:	f043 0304 	orr.w	r3, r3, #4
 80007ba:	6193      	str	r3, [r2, #24]
 80007bc:	4b22      	ldr	r3, [pc, #136]	@ (8000848 <HAL_CAN_MspInit+0xd0>)
 80007be:	699b      	ldr	r3, [r3, #24]
 80007c0:	f003 0304 	and.w	r3, r3, #4
 80007c4:	60bb      	str	r3, [r7, #8]
 80007c6:	68bb      	ldr	r3, [r7, #8]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80007c8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80007cc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80007ce:	2300      	movs	r3, #0
 80007d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007d2:	2300      	movs	r3, #0
 80007d4:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007d6:	f107 0310 	add.w	r3, r7, #16
 80007da:	4619      	mov	r1, r3
 80007dc:	481b      	ldr	r0, [pc, #108]	@ (800084c <HAL_CAN_MspInit+0xd4>)
 80007de:	f001 fc57 	bl	8002090 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 80007e2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80007e6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007e8:	2302      	movs	r3, #2
 80007ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80007ec:	2303      	movs	r3, #3
 80007ee:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007f0:	f107 0310 	add.w	r3, r7, #16
 80007f4:	4619      	mov	r1, r3
 80007f6:	4815      	ldr	r0, [pc, #84]	@ (800084c <HAL_CAN_MspInit+0xd4>)
 80007f8:	f001 fc4a 	bl	8002090 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(USB_HP_CAN1_TX_IRQn, 0, 0);
 80007fc:	2200      	movs	r2, #0
 80007fe:	2100      	movs	r1, #0
 8000800:	2013      	movs	r0, #19
 8000802:	f001 fb5c 	bl	8001ebe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_HP_CAN1_TX_IRQn);
 8000806:	2013      	movs	r0, #19
 8000808:	f001 fb75 	bl	8001ef6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 800080c:	2200      	movs	r2, #0
 800080e:	2100      	movs	r1, #0
 8000810:	2014      	movs	r0, #20
 8000812:	f001 fb54 	bl	8001ebe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8000816:	2014      	movs	r0, #20
 8000818:	f001 fb6d 	bl	8001ef6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 800081c:	2200      	movs	r2, #0
 800081e:	2100      	movs	r1, #0
 8000820:	2015      	movs	r0, #21
 8000822:	f001 fb4c 	bl	8001ebe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8000826:	2015      	movs	r0, #21
 8000828:	f001 fb65 	bl	8001ef6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_SCE_IRQn, 0, 0);
 800082c:	2200      	movs	r2, #0
 800082e:	2100      	movs	r1, #0
 8000830:	2016      	movs	r0, #22
 8000832:	f001 fb44 	bl	8001ebe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_SCE_IRQn);
 8000836:	2016      	movs	r0, #22
 8000838:	f001 fb5d 	bl	8001ef6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 800083c:	bf00      	nop
 800083e:	3720      	adds	r7, #32
 8000840:	46bd      	mov	sp, r7
 8000842:	bd80      	pop	{r7, pc}
 8000844:	40006400 	.word	0x40006400
 8000848:	40021000 	.word	0x40021000
 800084c:	40010800 	.word	0x40010800

08000850 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	b088      	sub	sp, #32
 8000854:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000856:	f107 0310 	add.w	r3, r7, #16
 800085a:	2200      	movs	r2, #0
 800085c:	601a      	str	r2, [r3, #0]
 800085e:	605a      	str	r2, [r3, #4]
 8000860:	609a      	str	r2, [r3, #8]
 8000862:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000864:	4b1d      	ldr	r3, [pc, #116]	@ (80008dc <MX_GPIO_Init+0x8c>)
 8000866:	699b      	ldr	r3, [r3, #24]
 8000868:	4a1c      	ldr	r2, [pc, #112]	@ (80008dc <MX_GPIO_Init+0x8c>)
 800086a:	f043 0310 	orr.w	r3, r3, #16
 800086e:	6193      	str	r3, [r2, #24]
 8000870:	4b1a      	ldr	r3, [pc, #104]	@ (80008dc <MX_GPIO_Init+0x8c>)
 8000872:	699b      	ldr	r3, [r3, #24]
 8000874:	f003 0310 	and.w	r3, r3, #16
 8000878:	60fb      	str	r3, [r7, #12]
 800087a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800087c:	4b17      	ldr	r3, [pc, #92]	@ (80008dc <MX_GPIO_Init+0x8c>)
 800087e:	699b      	ldr	r3, [r3, #24]
 8000880:	4a16      	ldr	r2, [pc, #88]	@ (80008dc <MX_GPIO_Init+0x8c>)
 8000882:	f043 0320 	orr.w	r3, r3, #32
 8000886:	6193      	str	r3, [r2, #24]
 8000888:	4b14      	ldr	r3, [pc, #80]	@ (80008dc <MX_GPIO_Init+0x8c>)
 800088a:	699b      	ldr	r3, [r3, #24]
 800088c:	f003 0320 	and.w	r3, r3, #32
 8000890:	60bb      	str	r3, [r7, #8]
 8000892:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000894:	4b11      	ldr	r3, [pc, #68]	@ (80008dc <MX_GPIO_Init+0x8c>)
 8000896:	699b      	ldr	r3, [r3, #24]
 8000898:	4a10      	ldr	r2, [pc, #64]	@ (80008dc <MX_GPIO_Init+0x8c>)
 800089a:	f043 0304 	orr.w	r3, r3, #4
 800089e:	6193      	str	r3, [r2, #24]
 80008a0:	4b0e      	ldr	r3, [pc, #56]	@ (80008dc <MX_GPIO_Init+0x8c>)
 80008a2:	699b      	ldr	r3, [r3, #24]
 80008a4:	f003 0304 	and.w	r3, r3, #4
 80008a8:	607b      	str	r3, [r7, #4]
 80008aa:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Buzzer_pin_GPIO_Port, Buzzer_pin_Pin, GPIO_PIN_RESET);
 80008ac:	2200      	movs	r2, #0
 80008ae:	2120      	movs	r1, #32
 80008b0:	480b      	ldr	r0, [pc, #44]	@ (80008e0 <MX_GPIO_Init+0x90>)
 80008b2:	f001 fd71 	bl	8002398 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Buzzer_pin_Pin;
 80008b6:	2320      	movs	r3, #32
 80008b8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008ba:	2301      	movs	r3, #1
 80008bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008be:	2300      	movs	r3, #0
 80008c0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008c2:	2302      	movs	r3, #2
 80008c4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Buzzer_pin_GPIO_Port, &GPIO_InitStruct);
 80008c6:	f107 0310 	add.w	r3, r7, #16
 80008ca:	4619      	mov	r1, r3
 80008cc:	4804      	ldr	r0, [pc, #16]	@ (80008e0 <MX_GPIO_Init+0x90>)
 80008ce:	f001 fbdf 	bl	8002090 <HAL_GPIO_Init>

}
 80008d2:	bf00      	nop
 80008d4:	3720      	adds	r7, #32
 80008d6:	46bd      	mov	sp, r7
 80008d8:	bd80      	pop	{r7, pc}
 80008da:	bf00      	nop
 80008dc:	40021000 	.word	0x40021000
 80008e0:	40010800 	.word	0x40010800

080008e4 <MX_IWDG_Init>:

IWDG_HandleTypeDef hiwdg;

/* IWDG init function */
void MX_IWDG_Init(void)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 80008e8:	4b09      	ldr	r3, [pc, #36]	@ (8000910 <MX_IWDG_Init+0x2c>)
 80008ea:	4a0a      	ldr	r2, [pc, #40]	@ (8000914 <MX_IWDG_Init+0x30>)
 80008ec:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_32;
 80008ee:	4b08      	ldr	r3, [pc, #32]	@ (8000910 <MX_IWDG_Init+0x2c>)
 80008f0:	2203      	movs	r2, #3
 80008f2:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 4000;
 80008f4:	4b06      	ldr	r3, [pc, #24]	@ (8000910 <MX_IWDG_Init+0x2c>)
 80008f6:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 80008fa:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 80008fc:	4804      	ldr	r0, [pc, #16]	@ (8000910 <MX_IWDG_Init+0x2c>)
 80008fe:	f001 fd7c 	bl	80023fa <HAL_IWDG_Init>
 8000902:	4603      	mov	r3, r0
 8000904:	2b00      	cmp	r3, #0
 8000906:	d001      	beq.n	800090c <MX_IWDG_Init+0x28>
  {
    Error_Handler();
 8000908:	f000 f867 	bl	80009da <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 800090c:	bf00      	nop
 800090e:	bd80      	pop	{r7, pc}
 8000910:	20000164 	.word	0x20000164
 8000914:	40003000 	.word	0x40003000

08000918 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800091c:	f000 fb3c 	bl	8000f98 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000920:	f000 f818 	bl	8000954 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000924:	f7ff ff94 	bl	8000850 <MX_GPIO_Init>
  MX_CAN_Init();
 8000928:	f7ff fef0 	bl	800070c <MX_CAN_Init>
  MX_USART1_UART_Init();
 800092c:	f000 fa90 	bl	8000e50 <MX_USART1_UART_Init>
  MX_TIM1_Init();
 8000930:	f000 f944 	bl	8000bbc <MX_TIM1_Init>
  MX_TIM2_Init();
 8000934:	f000 f994 	bl	8000c60 <MX_TIM2_Init>
  MX_IWDG_Init();
 8000938:	f7ff ffd4 	bl	80008e4 <MX_IWDG_Init>
  MX_TIM3_Init();
 800093c:	f000 f9de 	bl	8000cfc <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */

  app_init();
 8000940:	f7ff fe0a 	bl	8000558 <app_init>
  can_init();
 8000944:	f7ff fe42 	bl	80005cc <can_init>
  timer_init();
 8000948:	f7ff fea0 	bl	800068c <timer_init>
  app_handler();
 800094c:	f7ff febc 	bl	80006c8 <app_handler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000950:	bf00      	nop
 8000952:	e7fd      	b.n	8000950 <main+0x38>

08000954 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	b090      	sub	sp, #64	@ 0x40
 8000958:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800095a:	f107 0318 	add.w	r3, r7, #24
 800095e:	2228      	movs	r2, #40	@ 0x28
 8000960:	2100      	movs	r1, #0
 8000962:	4618      	mov	r0, r3
 8000964:	f004 f9c8 	bl	8004cf8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000968:	1d3b      	adds	r3, r7, #4
 800096a:	2200      	movs	r2, #0
 800096c:	601a      	str	r2, [r3, #0]
 800096e:	605a      	str	r2, [r3, #4]
 8000970:	609a      	str	r2, [r3, #8]
 8000972:	60da      	str	r2, [r3, #12]
 8000974:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8000976:	230a      	movs	r3, #10
 8000978:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800097a:	2301      	movs	r3, #1
 800097c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800097e:	2310      	movs	r3, #16
 8000980:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000982:	2301      	movs	r3, #1
 8000984:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000986:	2302      	movs	r3, #2
 8000988:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 800098a:	2300      	movs	r3, #0
 800098c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 800098e:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 8000992:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000994:	f107 0318 	add.w	r3, r7, #24
 8000998:	4618      	mov	r0, r3
 800099a:	f001 fd7f 	bl	800249c <HAL_RCC_OscConfig>
 800099e:	4603      	mov	r3, r0
 80009a0:	2b00      	cmp	r3, #0
 80009a2:	d001      	beq.n	80009a8 <SystemClock_Config+0x54>
  {
    Error_Handler();
 80009a4:	f000 f819 	bl	80009da <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009a8:	230f      	movs	r3, #15
 80009aa:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009ac:	2302      	movs	r3, #2
 80009ae:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009b0:	2300      	movs	r3, #0
 80009b2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80009b4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80009b8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80009ba:	2300      	movs	r3, #0
 80009bc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80009be:	1d3b      	adds	r3, r7, #4
 80009c0:	2102      	movs	r1, #2
 80009c2:	4618      	mov	r0, r3
 80009c4:	f001 ffec 	bl	80029a0 <HAL_RCC_ClockConfig>
 80009c8:	4603      	mov	r3, r0
 80009ca:	2b00      	cmp	r3, #0
 80009cc:	d001      	beq.n	80009d2 <SystemClock_Config+0x7e>
  {
    Error_Handler();
 80009ce:	f000 f804 	bl	80009da <Error_Handler>
  }
}
 80009d2:	bf00      	nop
 80009d4:	3740      	adds	r7, #64	@ 0x40
 80009d6:	46bd      	mov	sp, r7
 80009d8:	bd80      	pop	{r7, pc}

080009da <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009da:	b480      	push	{r7}
 80009dc:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009de:	b672      	cpsid	i
}
 80009e0:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009e2:	bf00      	nop
 80009e4:	e7fd      	b.n	80009e2 <Error_Handler+0x8>
	...

080009e8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009e8:	b480      	push	{r7}
 80009ea:	b085      	sub	sp, #20
 80009ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80009ee:	4b15      	ldr	r3, [pc, #84]	@ (8000a44 <HAL_MspInit+0x5c>)
 80009f0:	699b      	ldr	r3, [r3, #24]
 80009f2:	4a14      	ldr	r2, [pc, #80]	@ (8000a44 <HAL_MspInit+0x5c>)
 80009f4:	f043 0301 	orr.w	r3, r3, #1
 80009f8:	6193      	str	r3, [r2, #24]
 80009fa:	4b12      	ldr	r3, [pc, #72]	@ (8000a44 <HAL_MspInit+0x5c>)
 80009fc:	699b      	ldr	r3, [r3, #24]
 80009fe:	f003 0301 	and.w	r3, r3, #1
 8000a02:	60bb      	str	r3, [r7, #8]
 8000a04:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a06:	4b0f      	ldr	r3, [pc, #60]	@ (8000a44 <HAL_MspInit+0x5c>)
 8000a08:	69db      	ldr	r3, [r3, #28]
 8000a0a:	4a0e      	ldr	r2, [pc, #56]	@ (8000a44 <HAL_MspInit+0x5c>)
 8000a0c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000a10:	61d3      	str	r3, [r2, #28]
 8000a12:	4b0c      	ldr	r3, [pc, #48]	@ (8000a44 <HAL_MspInit+0x5c>)
 8000a14:	69db      	ldr	r3, [r3, #28]
 8000a16:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000a1a:	607b      	str	r3, [r7, #4]
 8000a1c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8000a1e:	4b0a      	ldr	r3, [pc, #40]	@ (8000a48 <HAL_MspInit+0x60>)
 8000a20:	685b      	ldr	r3, [r3, #4]
 8000a22:	60fb      	str	r3, [r7, #12]
 8000a24:	68fb      	ldr	r3, [r7, #12]
 8000a26:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8000a2a:	60fb      	str	r3, [r7, #12]
 8000a2c:	68fb      	ldr	r3, [r7, #12]
 8000a2e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000a32:	60fb      	str	r3, [r7, #12]
 8000a34:	4a04      	ldr	r2, [pc, #16]	@ (8000a48 <HAL_MspInit+0x60>)
 8000a36:	68fb      	ldr	r3, [r7, #12]
 8000a38:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a3a:	bf00      	nop
 8000a3c:	3714      	adds	r7, #20
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	bc80      	pop	{r7}
 8000a42:	4770      	bx	lr
 8000a44:	40021000 	.word	0x40021000
 8000a48:	40010000 	.word	0x40010000

08000a4c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a4c:	b480      	push	{r7}
 8000a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000a50:	bf00      	nop
 8000a52:	e7fd      	b.n	8000a50 <NMI_Handler+0x4>

08000a54 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a54:	b480      	push	{r7}
 8000a56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a58:	bf00      	nop
 8000a5a:	e7fd      	b.n	8000a58 <HardFault_Handler+0x4>

08000a5c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a5c:	b480      	push	{r7}
 8000a5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a60:	bf00      	nop
 8000a62:	e7fd      	b.n	8000a60 <MemManage_Handler+0x4>

08000a64 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a64:	b480      	push	{r7}
 8000a66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a68:	bf00      	nop
 8000a6a:	e7fd      	b.n	8000a68 <BusFault_Handler+0x4>

08000a6c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a6c:	b480      	push	{r7}
 8000a6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a70:	bf00      	nop
 8000a72:	e7fd      	b.n	8000a70 <UsageFault_Handler+0x4>

08000a74 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000a74:	b480      	push	{r7}
 8000a76:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000a78:	bf00      	nop
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	bc80      	pop	{r7}
 8000a7e:	4770      	bx	lr

08000a80 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a80:	b480      	push	{r7}
 8000a82:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000a84:	bf00      	nop
 8000a86:	46bd      	mov	sp, r7
 8000a88:	bc80      	pop	{r7}
 8000a8a:	4770      	bx	lr

08000a8c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000a8c:	b480      	push	{r7}
 8000a8e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000a90:	bf00      	nop
 8000a92:	46bd      	mov	sp, r7
 8000a94:	bc80      	pop	{r7}
 8000a96:	4770      	bx	lr

08000a98 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a9c:	f000 fac2 	bl	8001024 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000aa0:	bf00      	nop
 8000aa2:	bd80      	pop	{r7, pc}

08000aa4 <USB_HP_CAN1_TX_IRQHandler>:

/**
  * @brief This function handles USB high priority or CAN TX interrupts.
  */
void USB_HP_CAN1_TX_IRQHandler(void)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HP_CAN1_TX_IRQn 0 */

  /* USER CODE END USB_HP_CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8000aa8:	4802      	ldr	r0, [pc, #8]	@ (8000ab4 <USB_HP_CAN1_TX_IRQHandler+0x10>)
 8000aaa:	f000 ff28 	bl	80018fe <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_HP_CAN1_TX_IRQn 1 */

  /* USER CODE END USB_HP_CAN1_TX_IRQn 1 */
}
 8000aae:	bf00      	nop
 8000ab0:	bd80      	pop	{r7, pc}
 8000ab2:	bf00      	nop
 8000ab4:	2000013c 	.word	0x2000013c

08000ab8 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8000ab8:	b580      	push	{r7, lr}
 8000aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8000abc:	4802      	ldr	r0, [pc, #8]	@ (8000ac8 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8000abe:	f000 ff1e 	bl	80018fe <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8000ac2:	bf00      	nop
 8000ac4:	bd80      	pop	{r7, pc}
 8000ac6:	bf00      	nop
 8000ac8:	2000013c 	.word	0x2000013c

08000acc <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8000acc:	b580      	push	{r7, lr}
 8000ace:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8000ad0:	4802      	ldr	r0, [pc, #8]	@ (8000adc <CAN1_RX1_IRQHandler+0x10>)
 8000ad2:	f000 ff14 	bl	80018fe <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 8000ad6:	bf00      	nop
 8000ad8:	bd80      	pop	{r7, pc}
 8000ada:	bf00      	nop
 8000adc:	2000013c 	.word	0x2000013c

08000ae0 <CAN1_SCE_IRQHandler>:

/**
  * @brief This function handles CAN SCE interrupt.
  */
void CAN1_SCE_IRQHandler(void)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_SCE_IRQn 0 */

  /* USER CODE END CAN1_SCE_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 8000ae4:	4802      	ldr	r0, [pc, #8]	@ (8000af0 <CAN1_SCE_IRQHandler+0x10>)
 8000ae6:	f000 ff0a 	bl	80018fe <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_SCE_IRQn 1 */

  /* USER CODE END CAN1_SCE_IRQn 1 */
}
 8000aea:	bf00      	nop
 8000aec:	bd80      	pop	{r7, pc}
 8000aee:	bf00      	nop
 8000af0:	2000013c 	.word	0x2000013c

08000af4 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000af8:	4802      	ldr	r0, [pc, #8]	@ (8000b04 <TIM1_UP_IRQHandler+0x10>)
 8000afa:	f002 f9af 	bl	8002e5c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8000afe:	bf00      	nop
 8000b00:	bd80      	pop	{r7, pc}
 8000b02:	bf00      	nop
 8000b04:	20000174 	.word	0x20000174

08000b08 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000b0c:	4802      	ldr	r0, [pc, #8]	@ (8000b18 <TIM2_IRQHandler+0x10>)
 8000b0e:	f002 f9a5 	bl	8002e5c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000b12:	bf00      	nop
 8000b14:	bd80      	pop	{r7, pc}
 8000b16:	bf00      	nop
 8000b18:	200001bc 	.word	0x200001bc

08000b1c <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8000b20:	4802      	ldr	r0, [pc, #8]	@ (8000b2c <TIM3_IRQHandler+0x10>)
 8000b22:	f002 f99b 	bl	8002e5c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8000b26:	bf00      	nop
 8000b28:	bd80      	pop	{r7, pc}
 8000b2a:	bf00      	nop
 8000b2c:	20000204 	.word	0x20000204

08000b30 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000b34:	4802      	ldr	r0, [pc, #8]	@ (8000b40 <USART1_IRQHandler+0x10>)
 8000b36:	f002 fde5 	bl	8003704 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000b3a:	bf00      	nop
 8000b3c:	bd80      	pop	{r7, pc}
 8000b3e:	bf00      	nop
 8000b40:	2000024c 	.word	0x2000024c

08000b44 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	b086      	sub	sp, #24
 8000b48:	af00      	add	r7, sp, #0
 8000b4a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b4c:	4a14      	ldr	r2, [pc, #80]	@ (8000ba0 <_sbrk+0x5c>)
 8000b4e:	4b15      	ldr	r3, [pc, #84]	@ (8000ba4 <_sbrk+0x60>)
 8000b50:	1ad3      	subs	r3, r2, r3
 8000b52:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b54:	697b      	ldr	r3, [r7, #20]
 8000b56:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b58:	4b13      	ldr	r3, [pc, #76]	@ (8000ba8 <_sbrk+0x64>)
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d102      	bne.n	8000b66 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b60:	4b11      	ldr	r3, [pc, #68]	@ (8000ba8 <_sbrk+0x64>)
 8000b62:	4a12      	ldr	r2, [pc, #72]	@ (8000bac <_sbrk+0x68>)
 8000b64:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b66:	4b10      	ldr	r3, [pc, #64]	@ (8000ba8 <_sbrk+0x64>)
 8000b68:	681a      	ldr	r2, [r3, #0]
 8000b6a:	687b      	ldr	r3, [r7, #4]
 8000b6c:	4413      	add	r3, r2
 8000b6e:	693a      	ldr	r2, [r7, #16]
 8000b70:	429a      	cmp	r2, r3
 8000b72:	d207      	bcs.n	8000b84 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b74:	f004 f8d8 	bl	8004d28 <__errno>
 8000b78:	4603      	mov	r3, r0
 8000b7a:	220c      	movs	r2, #12
 8000b7c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000b7e:	f04f 33ff 	mov.w	r3, #4294967295
 8000b82:	e009      	b.n	8000b98 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000b84:	4b08      	ldr	r3, [pc, #32]	@ (8000ba8 <_sbrk+0x64>)
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b8a:	4b07      	ldr	r3, [pc, #28]	@ (8000ba8 <_sbrk+0x64>)
 8000b8c:	681a      	ldr	r2, [r3, #0]
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	4413      	add	r3, r2
 8000b92:	4a05      	ldr	r2, [pc, #20]	@ (8000ba8 <_sbrk+0x64>)
 8000b94:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b96:	68fb      	ldr	r3, [r7, #12]
}
 8000b98:	4618      	mov	r0, r3
 8000b9a:	3718      	adds	r7, #24
 8000b9c:	46bd      	mov	sp, r7
 8000b9e:	bd80      	pop	{r7, pc}
 8000ba0:	20005000 	.word	0x20005000
 8000ba4:	00000400 	.word	0x00000400
 8000ba8:	20000170 	.word	0x20000170
 8000bac:	20000580 	.word	0x20000580

08000bb0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000bb0:	b480      	push	{r7}
 8000bb2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000bb4:	bf00      	nop
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	bc80      	pop	{r7}
 8000bba:	4770      	bx	lr

08000bbc <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	b086      	sub	sp, #24
 8000bc0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000bc2:	f107 0308 	add.w	r3, r7, #8
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	601a      	str	r2, [r3, #0]
 8000bca:	605a      	str	r2, [r3, #4]
 8000bcc:	609a      	str	r2, [r3, #8]
 8000bce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000bd0:	463b      	mov	r3, r7
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	601a      	str	r2, [r3, #0]
 8000bd6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000bd8:	4b1f      	ldr	r3, [pc, #124]	@ (8000c58 <MX_TIM1_Init+0x9c>)
 8000bda:	4a20      	ldr	r2, [pc, #128]	@ (8000c5c <MX_TIM1_Init+0xa0>)
 8000bdc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 6400;
 8000bde:	4b1e      	ldr	r3, [pc, #120]	@ (8000c58 <MX_TIM1_Init+0x9c>)
 8000be0:	f44f 52c8 	mov.w	r2, #6400	@ 0x1900
 8000be4:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000be6:	4b1c      	ldr	r3, [pc, #112]	@ (8000c58 <MX_TIM1_Init+0x9c>)
 8000be8:	2200      	movs	r2, #0
 8000bea:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 5000;
 8000bec:	4b1a      	ldr	r3, [pc, #104]	@ (8000c58 <MX_TIM1_Init+0x9c>)
 8000bee:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000bf2:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000bf4:	4b18      	ldr	r3, [pc, #96]	@ (8000c58 <MX_TIM1_Init+0x9c>)
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000bfa:	4b17      	ldr	r3, [pc, #92]	@ (8000c58 <MX_TIM1_Init+0x9c>)
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c00:	4b15      	ldr	r3, [pc, #84]	@ (8000c58 <MX_TIM1_Init+0x9c>)
 8000c02:	2200      	movs	r2, #0
 8000c04:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000c06:	4814      	ldr	r0, [pc, #80]	@ (8000c58 <MX_TIM1_Init+0x9c>)
 8000c08:	f002 f858 	bl	8002cbc <HAL_TIM_Base_Init>
 8000c0c:	4603      	mov	r3, r0
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d001      	beq.n	8000c16 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8000c12:	f7ff fee2 	bl	80009da <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000c16:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000c1a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000c1c:	f107 0308 	add.w	r3, r7, #8
 8000c20:	4619      	mov	r1, r3
 8000c22:	480d      	ldr	r0, [pc, #52]	@ (8000c58 <MX_TIM1_Init+0x9c>)
 8000c24:	f002 fa22 	bl	800306c <HAL_TIM_ConfigClockSource>
 8000c28:	4603      	mov	r3, r0
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d001      	beq.n	8000c32 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8000c2e:	f7ff fed4 	bl	80009da <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000c32:	2300      	movs	r3, #0
 8000c34:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c36:	2300      	movs	r3, #0
 8000c38:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000c3a:	463b      	mov	r3, r7
 8000c3c:	4619      	mov	r1, r3
 8000c3e:	4806      	ldr	r0, [pc, #24]	@ (8000c58 <MX_TIM1_Init+0x9c>)
 8000c40:	f002 fbf8 	bl	8003434 <HAL_TIMEx_MasterConfigSynchronization>
 8000c44:	4603      	mov	r3, r0
 8000c46:	2b00      	cmp	r3, #0
 8000c48:	d001      	beq.n	8000c4e <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 8000c4a:	f7ff fec6 	bl	80009da <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000c4e:	bf00      	nop
 8000c50:	3718      	adds	r7, #24
 8000c52:	46bd      	mov	sp, r7
 8000c54:	bd80      	pop	{r7, pc}
 8000c56:	bf00      	nop
 8000c58:	20000174 	.word	0x20000174
 8000c5c:	40012c00 	.word	0x40012c00

08000c60 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b086      	sub	sp, #24
 8000c64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000c66:	f107 0308 	add.w	r3, r7, #8
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	601a      	str	r2, [r3, #0]
 8000c6e:	605a      	str	r2, [r3, #4]
 8000c70:	609a      	str	r2, [r3, #8]
 8000c72:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c74:	463b      	mov	r3, r7
 8000c76:	2200      	movs	r2, #0
 8000c78:	601a      	str	r2, [r3, #0]
 8000c7a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000c7c:	4b1e      	ldr	r3, [pc, #120]	@ (8000cf8 <MX_TIM2_Init+0x98>)
 8000c7e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000c82:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 64000;
 8000c84:	4b1c      	ldr	r3, [pc, #112]	@ (8000cf8 <MX_TIM2_Init+0x98>)
 8000c86:	f44f 427a 	mov.w	r2, #64000	@ 0xfa00
 8000c8a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c8c:	4b1a      	ldr	r3, [pc, #104]	@ (8000cf8 <MX_TIM2_Init+0x98>)
 8000c8e:	2200      	movs	r2, #0
 8000c90:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 5000;
 8000c92:	4b19      	ldr	r3, [pc, #100]	@ (8000cf8 <MX_TIM2_Init+0x98>)
 8000c94:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000c98:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c9a:	4b17      	ldr	r3, [pc, #92]	@ (8000cf8 <MX_TIM2_Init+0x98>)
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ca0:	4b15      	ldr	r3, [pc, #84]	@ (8000cf8 <MX_TIM2_Init+0x98>)
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000ca6:	4814      	ldr	r0, [pc, #80]	@ (8000cf8 <MX_TIM2_Init+0x98>)
 8000ca8:	f002 f808 	bl	8002cbc <HAL_TIM_Base_Init>
 8000cac:	4603      	mov	r3, r0
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	d001      	beq.n	8000cb6 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8000cb2:	f7ff fe92 	bl	80009da <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000cb6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000cba:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000cbc:	f107 0308 	add.w	r3, r7, #8
 8000cc0:	4619      	mov	r1, r3
 8000cc2:	480d      	ldr	r0, [pc, #52]	@ (8000cf8 <MX_TIM2_Init+0x98>)
 8000cc4:	f002 f9d2 	bl	800306c <HAL_TIM_ConfigClockSource>
 8000cc8:	4603      	mov	r3, r0
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d001      	beq.n	8000cd2 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8000cce:	f7ff fe84 	bl	80009da <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000cda:	463b      	mov	r3, r7
 8000cdc:	4619      	mov	r1, r3
 8000cde:	4806      	ldr	r0, [pc, #24]	@ (8000cf8 <MX_TIM2_Init+0x98>)
 8000ce0:	f002 fba8 	bl	8003434 <HAL_TIMEx_MasterConfigSynchronization>
 8000ce4:	4603      	mov	r3, r0
 8000ce6:	2b00      	cmp	r3, #0
 8000ce8:	d001      	beq.n	8000cee <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8000cea:	f7ff fe76 	bl	80009da <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000cee:	bf00      	nop
 8000cf0:	3718      	adds	r7, #24
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	bd80      	pop	{r7, pc}
 8000cf6:	bf00      	nop
 8000cf8:	200001bc 	.word	0x200001bc

08000cfc <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	b086      	sub	sp, #24
 8000d00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d02:	f107 0308 	add.w	r3, r7, #8
 8000d06:	2200      	movs	r2, #0
 8000d08:	601a      	str	r2, [r3, #0]
 8000d0a:	605a      	str	r2, [r3, #4]
 8000d0c:	609a      	str	r2, [r3, #8]
 8000d0e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d10:	463b      	mov	r3, r7
 8000d12:	2200      	movs	r2, #0
 8000d14:	601a      	str	r2, [r3, #0]
 8000d16:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000d18:	4b1d      	ldr	r3, [pc, #116]	@ (8000d90 <MX_TIM3_Init+0x94>)
 8000d1a:	4a1e      	ldr	r2, [pc, #120]	@ (8000d94 <MX_TIM3_Init+0x98>)
 8000d1c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 64000;
 8000d1e:	4b1c      	ldr	r3, [pc, #112]	@ (8000d90 <MX_TIM3_Init+0x94>)
 8000d20:	f44f 427a 	mov.w	r2, #64000	@ 0xfa00
 8000d24:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d26:	4b1a      	ldr	r3, [pc, #104]	@ (8000d90 <MX_TIM3_Init+0x94>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 2000;
 8000d2c:	4b18      	ldr	r3, [pc, #96]	@ (8000d90 <MX_TIM3_Init+0x94>)
 8000d2e:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8000d32:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d34:	4b16      	ldr	r3, [pc, #88]	@ (8000d90 <MX_TIM3_Init+0x94>)
 8000d36:	2200      	movs	r2, #0
 8000d38:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d3a:	4b15      	ldr	r3, [pc, #84]	@ (8000d90 <MX_TIM3_Init+0x94>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000d40:	4813      	ldr	r0, [pc, #76]	@ (8000d90 <MX_TIM3_Init+0x94>)
 8000d42:	f001 ffbb 	bl	8002cbc <HAL_TIM_Base_Init>
 8000d46:	4603      	mov	r3, r0
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d001      	beq.n	8000d50 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8000d4c:	f7ff fe45 	bl	80009da <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d50:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d54:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000d56:	f107 0308 	add.w	r3, r7, #8
 8000d5a:	4619      	mov	r1, r3
 8000d5c:	480c      	ldr	r0, [pc, #48]	@ (8000d90 <MX_TIM3_Init+0x94>)
 8000d5e:	f002 f985 	bl	800306c <HAL_TIM_ConfigClockSource>
 8000d62:	4603      	mov	r3, r0
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d001      	beq.n	8000d6c <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8000d68:	f7ff fe37 	bl	80009da <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d70:	2300      	movs	r3, #0
 8000d72:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000d74:	463b      	mov	r3, r7
 8000d76:	4619      	mov	r1, r3
 8000d78:	4805      	ldr	r0, [pc, #20]	@ (8000d90 <MX_TIM3_Init+0x94>)
 8000d7a:	f002 fb5b 	bl	8003434 <HAL_TIMEx_MasterConfigSynchronization>
 8000d7e:	4603      	mov	r3, r0
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d001      	beq.n	8000d88 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8000d84:	f7ff fe29 	bl	80009da <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000d88:	bf00      	nop
 8000d8a:	3718      	adds	r7, #24
 8000d8c:	46bd      	mov	sp, r7
 8000d8e:	bd80      	pop	{r7, pc}
 8000d90:	20000204 	.word	0x20000204
 8000d94:	40000400 	.word	0x40000400

08000d98 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	b086      	sub	sp, #24
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	4a27      	ldr	r2, [pc, #156]	@ (8000e44 <HAL_TIM_Base_MspInit+0xac>)
 8000da6:	4293      	cmp	r3, r2
 8000da8:	d114      	bne.n	8000dd4 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000daa:	4b27      	ldr	r3, [pc, #156]	@ (8000e48 <HAL_TIM_Base_MspInit+0xb0>)
 8000dac:	699b      	ldr	r3, [r3, #24]
 8000dae:	4a26      	ldr	r2, [pc, #152]	@ (8000e48 <HAL_TIM_Base_MspInit+0xb0>)
 8000db0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000db4:	6193      	str	r3, [r2, #24]
 8000db6:	4b24      	ldr	r3, [pc, #144]	@ (8000e48 <HAL_TIM_Base_MspInit+0xb0>)
 8000db8:	699b      	ldr	r3, [r3, #24]
 8000dba:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000dbe:	617b      	str	r3, [r7, #20]
 8000dc0:	697b      	ldr	r3, [r7, #20]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	2100      	movs	r1, #0
 8000dc6:	2019      	movs	r0, #25
 8000dc8:	f001 f879 	bl	8001ebe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8000dcc:	2019      	movs	r0, #25
 8000dce:	f001 f892 	bl	8001ef6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8000dd2:	e032      	b.n	8000e3a <HAL_TIM_Base_MspInit+0xa2>
  else if(tim_baseHandle->Instance==TIM2)
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000ddc:	d114      	bne.n	8000e08 <HAL_TIM_Base_MspInit+0x70>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000dde:	4b1a      	ldr	r3, [pc, #104]	@ (8000e48 <HAL_TIM_Base_MspInit+0xb0>)
 8000de0:	69db      	ldr	r3, [r3, #28]
 8000de2:	4a19      	ldr	r2, [pc, #100]	@ (8000e48 <HAL_TIM_Base_MspInit+0xb0>)
 8000de4:	f043 0301 	orr.w	r3, r3, #1
 8000de8:	61d3      	str	r3, [r2, #28]
 8000dea:	4b17      	ldr	r3, [pc, #92]	@ (8000e48 <HAL_TIM_Base_MspInit+0xb0>)
 8000dec:	69db      	ldr	r3, [r3, #28]
 8000dee:	f003 0301 	and.w	r3, r3, #1
 8000df2:	613b      	str	r3, [r7, #16]
 8000df4:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000df6:	2200      	movs	r2, #0
 8000df8:	2100      	movs	r1, #0
 8000dfa:	201c      	movs	r0, #28
 8000dfc:	f001 f85f 	bl	8001ebe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000e00:	201c      	movs	r0, #28
 8000e02:	f001 f878 	bl	8001ef6 <HAL_NVIC_EnableIRQ>
}
 8000e06:	e018      	b.n	8000e3a <HAL_TIM_Base_MspInit+0xa2>
  else if(tim_baseHandle->Instance==TIM3)
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	4a0f      	ldr	r2, [pc, #60]	@ (8000e4c <HAL_TIM_Base_MspInit+0xb4>)
 8000e0e:	4293      	cmp	r3, r2
 8000e10:	d113      	bne.n	8000e3a <HAL_TIM_Base_MspInit+0xa2>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000e12:	4b0d      	ldr	r3, [pc, #52]	@ (8000e48 <HAL_TIM_Base_MspInit+0xb0>)
 8000e14:	69db      	ldr	r3, [r3, #28]
 8000e16:	4a0c      	ldr	r2, [pc, #48]	@ (8000e48 <HAL_TIM_Base_MspInit+0xb0>)
 8000e18:	f043 0302 	orr.w	r3, r3, #2
 8000e1c:	61d3      	str	r3, [r2, #28]
 8000e1e:	4b0a      	ldr	r3, [pc, #40]	@ (8000e48 <HAL_TIM_Base_MspInit+0xb0>)
 8000e20:	69db      	ldr	r3, [r3, #28]
 8000e22:	f003 0302 	and.w	r3, r3, #2
 8000e26:	60fb      	str	r3, [r7, #12]
 8000e28:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	2100      	movs	r1, #0
 8000e2e:	201d      	movs	r0, #29
 8000e30:	f001 f845 	bl	8001ebe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8000e34:	201d      	movs	r0, #29
 8000e36:	f001 f85e 	bl	8001ef6 <HAL_NVIC_EnableIRQ>
}
 8000e3a:	bf00      	nop
 8000e3c:	3718      	adds	r7, #24
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	bd80      	pop	{r7, pc}
 8000e42:	bf00      	nop
 8000e44:	40012c00 	.word	0x40012c00
 8000e48:	40021000 	.word	0x40021000
 8000e4c:	40000400 	.word	0x40000400

08000e50 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000e54:	4b11      	ldr	r3, [pc, #68]	@ (8000e9c <MX_USART1_UART_Init+0x4c>)
 8000e56:	4a12      	ldr	r2, [pc, #72]	@ (8000ea0 <MX_USART1_UART_Init+0x50>)
 8000e58:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8000e5a:	4b10      	ldr	r3, [pc, #64]	@ (8000e9c <MX_USART1_UART_Init+0x4c>)
 8000e5c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000e60:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000e62:	4b0e      	ldr	r3, [pc, #56]	@ (8000e9c <MX_USART1_UART_Init+0x4c>)
 8000e64:	2200      	movs	r2, #0
 8000e66:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000e68:	4b0c      	ldr	r3, [pc, #48]	@ (8000e9c <MX_USART1_UART_Init+0x4c>)
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000e6e:	4b0b      	ldr	r3, [pc, #44]	@ (8000e9c <MX_USART1_UART_Init+0x4c>)
 8000e70:	2200      	movs	r2, #0
 8000e72:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000e74:	4b09      	ldr	r3, [pc, #36]	@ (8000e9c <MX_USART1_UART_Init+0x4c>)
 8000e76:	220c      	movs	r2, #12
 8000e78:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e7a:	4b08      	ldr	r3, [pc, #32]	@ (8000e9c <MX_USART1_UART_Init+0x4c>)
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e80:	4b06      	ldr	r3, [pc, #24]	@ (8000e9c <MX_USART1_UART_Init+0x4c>)
 8000e82:	2200      	movs	r2, #0
 8000e84:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000e86:	4805      	ldr	r0, [pc, #20]	@ (8000e9c <MX_USART1_UART_Init+0x4c>)
 8000e88:	f002 fb44 	bl	8003514 <HAL_UART_Init>
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d001      	beq.n	8000e96 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000e92:	f7ff fda2 	bl	80009da <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000e96:	bf00      	nop
 8000e98:	bd80      	pop	{r7, pc}
 8000e9a:	bf00      	nop
 8000e9c:	2000024c 	.word	0x2000024c
 8000ea0:	40013800 	.word	0x40013800

08000ea4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b088      	sub	sp, #32
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eac:	f107 0310 	add.w	r3, r7, #16
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	601a      	str	r2, [r3, #0]
 8000eb4:	605a      	str	r2, [r3, #4]
 8000eb6:	609a      	str	r2, [r3, #8]
 8000eb8:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	4a20      	ldr	r2, [pc, #128]	@ (8000f40 <HAL_UART_MspInit+0x9c>)
 8000ec0:	4293      	cmp	r3, r2
 8000ec2:	d139      	bne.n	8000f38 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000ec4:	4b1f      	ldr	r3, [pc, #124]	@ (8000f44 <HAL_UART_MspInit+0xa0>)
 8000ec6:	699b      	ldr	r3, [r3, #24]
 8000ec8:	4a1e      	ldr	r2, [pc, #120]	@ (8000f44 <HAL_UART_MspInit+0xa0>)
 8000eca:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ece:	6193      	str	r3, [r2, #24]
 8000ed0:	4b1c      	ldr	r3, [pc, #112]	@ (8000f44 <HAL_UART_MspInit+0xa0>)
 8000ed2:	699b      	ldr	r3, [r3, #24]
 8000ed4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000ed8:	60fb      	str	r3, [r7, #12]
 8000eda:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000edc:	4b19      	ldr	r3, [pc, #100]	@ (8000f44 <HAL_UART_MspInit+0xa0>)
 8000ede:	699b      	ldr	r3, [r3, #24]
 8000ee0:	4a18      	ldr	r2, [pc, #96]	@ (8000f44 <HAL_UART_MspInit+0xa0>)
 8000ee2:	f043 0304 	orr.w	r3, r3, #4
 8000ee6:	6193      	str	r3, [r2, #24]
 8000ee8:	4b16      	ldr	r3, [pc, #88]	@ (8000f44 <HAL_UART_MspInit+0xa0>)
 8000eea:	699b      	ldr	r3, [r3, #24]
 8000eec:	f003 0304 	and.w	r3, r3, #4
 8000ef0:	60bb      	str	r3, [r7, #8]
 8000ef2:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000ef4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000ef8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000efa:	2302      	movs	r3, #2
 8000efc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000efe:	2303      	movs	r3, #3
 8000f00:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f02:	f107 0310 	add.w	r3, r7, #16
 8000f06:	4619      	mov	r1, r3
 8000f08:	480f      	ldr	r0, [pc, #60]	@ (8000f48 <HAL_UART_MspInit+0xa4>)
 8000f0a:	f001 f8c1 	bl	8002090 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000f0e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000f12:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f14:	2300      	movs	r3, #0
 8000f16:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f18:	2300      	movs	r3, #0
 8000f1a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f1c:	f107 0310 	add.w	r3, r7, #16
 8000f20:	4619      	mov	r1, r3
 8000f22:	4809      	ldr	r0, [pc, #36]	@ (8000f48 <HAL_UART_MspInit+0xa4>)
 8000f24:	f001 f8b4 	bl	8002090 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000f28:	2200      	movs	r2, #0
 8000f2a:	2100      	movs	r1, #0
 8000f2c:	2025      	movs	r0, #37	@ 0x25
 8000f2e:	f000 ffc6 	bl	8001ebe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000f32:	2025      	movs	r0, #37	@ 0x25
 8000f34:	f000 ffdf 	bl	8001ef6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000f38:	bf00      	nop
 8000f3a:	3720      	adds	r7, #32
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	bd80      	pop	{r7, pc}
 8000f40:	40013800 	.word	0x40013800
 8000f44:	40021000 	.word	0x40021000
 8000f48:	40010800 	.word	0x40010800

08000f4c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000f4c:	f7ff fe30 	bl	8000bb0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000f50:	480b      	ldr	r0, [pc, #44]	@ (8000f80 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000f52:	490c      	ldr	r1, [pc, #48]	@ (8000f84 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000f54:	4a0c      	ldr	r2, [pc, #48]	@ (8000f88 <LoopFillZerobss+0x16>)
  movs r3, #0
 8000f56:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000f58:	e002      	b.n	8000f60 <LoopCopyDataInit>

08000f5a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000f5a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000f5c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000f5e:	3304      	adds	r3, #4

08000f60 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000f60:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000f62:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000f64:	d3f9      	bcc.n	8000f5a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000f66:	4a09      	ldr	r2, [pc, #36]	@ (8000f8c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000f68:	4c09      	ldr	r4, [pc, #36]	@ (8000f90 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000f6a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000f6c:	e001      	b.n	8000f72 <LoopFillZerobss>

08000f6e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000f6e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000f70:	3204      	adds	r2, #4

08000f72 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000f72:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000f74:	d3fb      	bcc.n	8000f6e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000f76:	f003 fedd 	bl	8004d34 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000f7a:	f7ff fccd 	bl	8000918 <main>
  bx lr
 8000f7e:	4770      	bx	lr
  ldr r0, =_sdata
 8000f80:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000f84:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000f88:	08005694 	.word	0x08005694
  ldr r2, =_sbss
 8000f8c:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000f90:	20000580 	.word	0x20000580

08000f94 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000f94:	e7fe      	b.n	8000f94 <ADC1_2_IRQHandler>
	...

08000f98 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f9c:	4b08      	ldr	r3, [pc, #32]	@ (8000fc0 <HAL_Init+0x28>)
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	4a07      	ldr	r2, [pc, #28]	@ (8000fc0 <HAL_Init+0x28>)
 8000fa2:	f043 0310 	orr.w	r3, r3, #16
 8000fa6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000fa8:	2003      	movs	r0, #3
 8000faa:	f000 ff7d 	bl	8001ea8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000fae:	200f      	movs	r0, #15
 8000fb0:	f000 f808 	bl	8000fc4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000fb4:	f7ff fd18 	bl	80009e8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000fb8:	2300      	movs	r3, #0
}
 8000fba:	4618      	mov	r0, r3
 8000fbc:	bd80      	pop	{r7, pc}
 8000fbe:	bf00      	nop
 8000fc0:	40022000 	.word	0x40022000

08000fc4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b082      	sub	sp, #8
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000fcc:	4b12      	ldr	r3, [pc, #72]	@ (8001018 <HAL_InitTick+0x54>)
 8000fce:	681a      	ldr	r2, [r3, #0]
 8000fd0:	4b12      	ldr	r3, [pc, #72]	@ (800101c <HAL_InitTick+0x58>)
 8000fd2:	781b      	ldrb	r3, [r3, #0]
 8000fd4:	4619      	mov	r1, r3
 8000fd6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000fda:	fbb3 f3f1 	udiv	r3, r3, r1
 8000fde:	fbb2 f3f3 	udiv	r3, r2, r3
 8000fe2:	4618      	mov	r0, r3
 8000fe4:	f000 ff95 	bl	8001f12 <HAL_SYSTICK_Config>
 8000fe8:	4603      	mov	r3, r0
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d001      	beq.n	8000ff2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000fee:	2301      	movs	r3, #1
 8000ff0:	e00e      	b.n	8001010 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	2b0f      	cmp	r3, #15
 8000ff6:	d80a      	bhi.n	800100e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	6879      	ldr	r1, [r7, #4]
 8000ffc:	f04f 30ff 	mov.w	r0, #4294967295
 8001000:	f000 ff5d 	bl	8001ebe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001004:	4a06      	ldr	r2, [pc, #24]	@ (8001020 <HAL_InitTick+0x5c>)
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800100a:	2300      	movs	r3, #0
 800100c:	e000      	b.n	8001010 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800100e:	2301      	movs	r3, #1
}
 8001010:	4618      	mov	r0, r3
 8001012:	3708      	adds	r7, #8
 8001014:	46bd      	mov	sp, r7
 8001016:	bd80      	pop	{r7, pc}
 8001018:	20000000 	.word	0x20000000
 800101c:	20000008 	.word	0x20000008
 8001020:	20000004 	.word	0x20000004

08001024 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001024:	b480      	push	{r7}
 8001026:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001028:	4b05      	ldr	r3, [pc, #20]	@ (8001040 <HAL_IncTick+0x1c>)
 800102a:	781b      	ldrb	r3, [r3, #0]
 800102c:	461a      	mov	r2, r3
 800102e:	4b05      	ldr	r3, [pc, #20]	@ (8001044 <HAL_IncTick+0x20>)
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	4413      	add	r3, r2
 8001034:	4a03      	ldr	r2, [pc, #12]	@ (8001044 <HAL_IncTick+0x20>)
 8001036:	6013      	str	r3, [r2, #0]
}
 8001038:	bf00      	nop
 800103a:	46bd      	mov	sp, r7
 800103c:	bc80      	pop	{r7}
 800103e:	4770      	bx	lr
 8001040:	20000008 	.word	0x20000008
 8001044:	20000294 	.word	0x20000294

08001048 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001048:	b480      	push	{r7}
 800104a:	af00      	add	r7, sp, #0
  return uwTick;
 800104c:	4b02      	ldr	r3, [pc, #8]	@ (8001058 <HAL_GetTick+0x10>)
 800104e:	681b      	ldr	r3, [r3, #0]
}
 8001050:	4618      	mov	r0, r3
 8001052:	46bd      	mov	sp, r7
 8001054:	bc80      	pop	{r7}
 8001056:	4770      	bx	lr
 8001058:	20000294 	.word	0x20000294

0800105c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b084      	sub	sp, #16
 8001060:	af00      	add	r7, sp, #0
 8001062:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	2b00      	cmp	r3, #0
 8001068:	d101      	bne.n	800106e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800106a:	2301      	movs	r3, #1
 800106c:	e0ed      	b.n	800124a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001074:	b2db      	uxtb	r3, r3
 8001076:	2b00      	cmp	r3, #0
 8001078:	d102      	bne.n	8001080 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800107a:	6878      	ldr	r0, [r7, #4]
 800107c:	f7ff fb7c 	bl	8000778 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	681a      	ldr	r2, [r3, #0]
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	f042 0201 	orr.w	r2, r2, #1
 800108e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001090:	f7ff ffda 	bl	8001048 <HAL_GetTick>
 8001094:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001096:	e012      	b.n	80010be <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001098:	f7ff ffd6 	bl	8001048 <HAL_GetTick>
 800109c:	4602      	mov	r2, r0
 800109e:	68fb      	ldr	r3, [r7, #12]
 80010a0:	1ad3      	subs	r3, r2, r3
 80010a2:	2b0a      	cmp	r3, #10
 80010a4:	d90b      	bls.n	80010be <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010aa:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	2205      	movs	r2, #5
 80010b6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80010ba:	2301      	movs	r3, #1
 80010bc:	e0c5      	b.n	800124a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	685b      	ldr	r3, [r3, #4]
 80010c4:	f003 0301 	and.w	r3, r3, #1
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d0e5      	beq.n	8001098 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	681a      	ldr	r2, [r3, #0]
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	f022 0202 	bic.w	r2, r2, #2
 80010da:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80010dc:	f7ff ffb4 	bl	8001048 <HAL_GetTick>
 80010e0:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80010e2:	e012      	b.n	800110a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80010e4:	f7ff ffb0 	bl	8001048 <HAL_GetTick>
 80010e8:	4602      	mov	r2, r0
 80010ea:	68fb      	ldr	r3, [r7, #12]
 80010ec:	1ad3      	subs	r3, r2, r3
 80010ee:	2b0a      	cmp	r3, #10
 80010f0:	d90b      	bls.n	800110a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010f6:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	2205      	movs	r2, #5
 8001102:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001106:	2301      	movs	r3, #1
 8001108:	e09f      	b.n	800124a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	685b      	ldr	r3, [r3, #4]
 8001110:	f003 0302 	and.w	r3, r3, #2
 8001114:	2b00      	cmp	r3, #0
 8001116:	d1e5      	bne.n	80010e4 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	7e1b      	ldrb	r3, [r3, #24]
 800111c:	2b01      	cmp	r3, #1
 800111e:	d108      	bne.n	8001132 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	681a      	ldr	r2, [r3, #0]
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800112e:	601a      	str	r2, [r3, #0]
 8001130:	e007      	b.n	8001142 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	681a      	ldr	r2, [r3, #0]
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001140:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	7e5b      	ldrb	r3, [r3, #25]
 8001146:	2b01      	cmp	r3, #1
 8001148:	d108      	bne.n	800115c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	681a      	ldr	r2, [r3, #0]
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001158:	601a      	str	r2, [r3, #0]
 800115a:	e007      	b.n	800116c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	681a      	ldr	r2, [r3, #0]
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800116a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	7e9b      	ldrb	r3, [r3, #26]
 8001170:	2b01      	cmp	r3, #1
 8001172:	d108      	bne.n	8001186 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	681a      	ldr	r2, [r3, #0]
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	f042 0220 	orr.w	r2, r2, #32
 8001182:	601a      	str	r2, [r3, #0]
 8001184:	e007      	b.n	8001196 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	681a      	ldr	r2, [r3, #0]
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	f022 0220 	bic.w	r2, r2, #32
 8001194:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	7edb      	ldrb	r3, [r3, #27]
 800119a:	2b01      	cmp	r3, #1
 800119c:	d108      	bne.n	80011b0 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	681a      	ldr	r2, [r3, #0]
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	f022 0210 	bic.w	r2, r2, #16
 80011ac:	601a      	str	r2, [r3, #0]
 80011ae:	e007      	b.n	80011c0 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	681a      	ldr	r2, [r3, #0]
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	681b      	ldr	r3, [r3, #0]
 80011ba:	f042 0210 	orr.w	r2, r2, #16
 80011be:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	7f1b      	ldrb	r3, [r3, #28]
 80011c4:	2b01      	cmp	r3, #1
 80011c6:	d108      	bne.n	80011da <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	681a      	ldr	r2, [r3, #0]
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	f042 0208 	orr.w	r2, r2, #8
 80011d6:	601a      	str	r2, [r3, #0]
 80011d8:	e007      	b.n	80011ea <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	681a      	ldr	r2, [r3, #0]
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	f022 0208 	bic.w	r2, r2, #8
 80011e8:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	7f5b      	ldrb	r3, [r3, #29]
 80011ee:	2b01      	cmp	r3, #1
 80011f0:	d108      	bne.n	8001204 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	681a      	ldr	r2, [r3, #0]
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	681b      	ldr	r3, [r3, #0]
 80011fc:	f042 0204 	orr.w	r2, r2, #4
 8001200:	601a      	str	r2, [r3, #0]
 8001202:	e007      	b.n	8001214 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	681a      	ldr	r2, [r3, #0]
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	f022 0204 	bic.w	r2, r2, #4
 8001212:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	689a      	ldr	r2, [r3, #8]
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	68db      	ldr	r3, [r3, #12]
 800121c:	431a      	orrs	r2, r3
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	691b      	ldr	r3, [r3, #16]
 8001222:	431a      	orrs	r2, r3
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	695b      	ldr	r3, [r3, #20]
 8001228:	ea42 0103 	orr.w	r1, r2, r3
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	685b      	ldr	r3, [r3, #4]
 8001230:	1e5a      	subs	r2, r3, #1
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	430a      	orrs	r2, r1
 8001238:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	2200      	movs	r2, #0
 800123e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	2201      	movs	r2, #1
 8001244:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001248:	2300      	movs	r3, #0
}
 800124a:	4618      	mov	r0, r3
 800124c:	3710      	adds	r7, #16
 800124e:	46bd      	mov	sp, r7
 8001250:	bd80      	pop	{r7, pc}

08001252 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 8001252:	b480      	push	{r7}
 8001254:	b087      	sub	sp, #28
 8001256:	af00      	add	r7, sp, #0
 8001258:	6078      	str	r0, [r7, #4]
 800125a:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	681b      	ldr	r3, [r3, #0]
 8001260:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001268:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 800126a:	7cfb      	ldrb	r3, [r7, #19]
 800126c:	2b01      	cmp	r3, #1
 800126e:	d003      	beq.n	8001278 <HAL_CAN_ConfigFilter+0x26>
 8001270:	7cfb      	ldrb	r3, [r7, #19]
 8001272:	2b02      	cmp	r3, #2
 8001274:	f040 80aa 	bne.w	80013cc <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001278:	697b      	ldr	r3, [r7, #20]
 800127a:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800127e:	f043 0201 	orr.w	r2, r3, #1
 8001282:	697b      	ldr	r3, [r7, #20]
 8001284:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001288:	683b      	ldr	r3, [r7, #0]
 800128a:	695b      	ldr	r3, [r3, #20]
 800128c:	f003 031f 	and.w	r3, r3, #31
 8001290:	2201      	movs	r2, #1
 8001292:	fa02 f303 	lsl.w	r3, r2, r3
 8001296:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001298:	697b      	ldr	r3, [r7, #20]
 800129a:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 800129e:	68fb      	ldr	r3, [r7, #12]
 80012a0:	43db      	mvns	r3, r3
 80012a2:	401a      	ands	r2, r3
 80012a4:	697b      	ldr	r3, [r7, #20]
 80012a6:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80012aa:	683b      	ldr	r3, [r7, #0]
 80012ac:	69db      	ldr	r3, [r3, #28]
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d123      	bne.n	80012fa <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80012b2:	697b      	ldr	r3, [r7, #20]
 80012b4:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	43db      	mvns	r3, r3
 80012bc:	401a      	ands	r2, r3
 80012be:	697b      	ldr	r3, [r7, #20]
 80012c0:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80012c4:	683b      	ldr	r3, [r7, #0]
 80012c6:	68db      	ldr	r3, [r3, #12]
 80012c8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80012ca:	683b      	ldr	r3, [r7, #0]
 80012cc:	685b      	ldr	r3, [r3, #4]
 80012ce:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80012d0:	683a      	ldr	r2, [r7, #0]
 80012d2:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80012d4:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80012d6:	697b      	ldr	r3, [r7, #20]
 80012d8:	3248      	adds	r2, #72	@ 0x48
 80012da:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80012de:	683b      	ldr	r3, [r7, #0]
 80012e0:	689b      	ldr	r3, [r3, #8]
 80012e2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80012e4:	683b      	ldr	r3, [r7, #0]
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80012ea:	683b      	ldr	r3, [r7, #0]
 80012ec:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80012ee:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80012f0:	6979      	ldr	r1, [r7, #20]
 80012f2:	3348      	adds	r3, #72	@ 0x48
 80012f4:	00db      	lsls	r3, r3, #3
 80012f6:	440b      	add	r3, r1
 80012f8:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80012fa:	683b      	ldr	r3, [r7, #0]
 80012fc:	69db      	ldr	r3, [r3, #28]
 80012fe:	2b01      	cmp	r3, #1
 8001300:	d122      	bne.n	8001348 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001302:	697b      	ldr	r3, [r7, #20]
 8001304:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8001308:	68fb      	ldr	r3, [r7, #12]
 800130a:	431a      	orrs	r2, r3
 800130c:	697b      	ldr	r3, [r7, #20]
 800130e:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001312:	683b      	ldr	r3, [r7, #0]
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001318:	683b      	ldr	r3, [r7, #0]
 800131a:	685b      	ldr	r3, [r3, #4]
 800131c:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800131e:	683a      	ldr	r2, [r7, #0]
 8001320:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8001322:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001324:	697b      	ldr	r3, [r7, #20]
 8001326:	3248      	adds	r2, #72	@ 0x48
 8001328:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800132c:	683b      	ldr	r3, [r7, #0]
 800132e:	689b      	ldr	r3, [r3, #8]
 8001330:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8001332:	683b      	ldr	r3, [r7, #0]
 8001334:	68db      	ldr	r3, [r3, #12]
 8001336:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001338:	683b      	ldr	r3, [r7, #0]
 800133a:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800133c:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800133e:	6979      	ldr	r1, [r7, #20]
 8001340:	3348      	adds	r3, #72	@ 0x48
 8001342:	00db      	lsls	r3, r3, #3
 8001344:	440b      	add	r3, r1
 8001346:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001348:	683b      	ldr	r3, [r7, #0]
 800134a:	699b      	ldr	r3, [r3, #24]
 800134c:	2b00      	cmp	r3, #0
 800134e:	d109      	bne.n	8001364 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8001350:	697b      	ldr	r3, [r7, #20]
 8001352:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8001356:	68fb      	ldr	r3, [r7, #12]
 8001358:	43db      	mvns	r3, r3
 800135a:	401a      	ands	r2, r3
 800135c:	697b      	ldr	r3, [r7, #20]
 800135e:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 8001362:	e007      	b.n	8001374 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8001364:	697b      	ldr	r3, [r7, #20]
 8001366:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800136a:	68fb      	ldr	r3, [r7, #12]
 800136c:	431a      	orrs	r2, r3
 800136e:	697b      	ldr	r3, [r7, #20]
 8001370:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8001374:	683b      	ldr	r3, [r7, #0]
 8001376:	691b      	ldr	r3, [r3, #16]
 8001378:	2b00      	cmp	r3, #0
 800137a:	d109      	bne.n	8001390 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800137c:	697b      	ldr	r3, [r7, #20]
 800137e:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8001382:	68fb      	ldr	r3, [r7, #12]
 8001384:	43db      	mvns	r3, r3
 8001386:	401a      	ands	r2, r3
 8001388:	697b      	ldr	r3, [r7, #20]
 800138a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 800138e:	e007      	b.n	80013a0 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8001390:	697b      	ldr	r3, [r7, #20]
 8001392:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8001396:	68fb      	ldr	r3, [r7, #12]
 8001398:	431a      	orrs	r2, r3
 800139a:	697b      	ldr	r3, [r7, #20]
 800139c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80013a0:	683b      	ldr	r3, [r7, #0]
 80013a2:	6a1b      	ldr	r3, [r3, #32]
 80013a4:	2b01      	cmp	r3, #1
 80013a6:	d107      	bne.n	80013b8 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80013a8:	697b      	ldr	r3, [r7, #20]
 80013aa:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 80013ae:	68fb      	ldr	r3, [r7, #12]
 80013b0:	431a      	orrs	r2, r3
 80013b2:	697b      	ldr	r3, [r7, #20]
 80013b4:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80013b8:	697b      	ldr	r3, [r7, #20]
 80013ba:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80013be:	f023 0201 	bic.w	r2, r3, #1
 80013c2:	697b      	ldr	r3, [r7, #20]
 80013c4:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 80013c8:	2300      	movs	r3, #0
 80013ca:	e006      	b.n	80013da <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80013d0:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80013d8:	2301      	movs	r3, #1
  }
}
 80013da:	4618      	mov	r0, r3
 80013dc:	371c      	adds	r7, #28
 80013de:	46bd      	mov	sp, r7
 80013e0:	bc80      	pop	{r7}
 80013e2:	4770      	bx	lr

080013e4 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b084      	sub	sp, #16
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	f893 3020 	ldrb.w	r3, [r3, #32]
 80013f2:	b2db      	uxtb	r3, r3
 80013f4:	2b01      	cmp	r3, #1
 80013f6:	d12e      	bne.n	8001456 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	2202      	movs	r2, #2
 80013fc:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	681a      	ldr	r2, [r3, #0]
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	f022 0201 	bic.w	r2, r2, #1
 800140e:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001410:	f7ff fe1a 	bl	8001048 <HAL_GetTick>
 8001414:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001416:	e012      	b.n	800143e <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001418:	f7ff fe16 	bl	8001048 <HAL_GetTick>
 800141c:	4602      	mov	r2, r0
 800141e:	68fb      	ldr	r3, [r7, #12]
 8001420:	1ad3      	subs	r3, r2, r3
 8001422:	2b0a      	cmp	r3, #10
 8001424:	d90b      	bls.n	800143e <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800142a:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	2205      	movs	r2, #5
 8001436:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 800143a:	2301      	movs	r3, #1
 800143c:	e012      	b.n	8001464 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	685b      	ldr	r3, [r3, #4]
 8001444:	f003 0301 	and.w	r3, r3, #1
 8001448:	2b00      	cmp	r3, #0
 800144a:	d1e5      	bne.n	8001418 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	2200      	movs	r2, #0
 8001450:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 8001452:	2300      	movs	r3, #0
 8001454:	e006      	b.n	8001464 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800145a:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8001462:	2301      	movs	r3, #1
  }
}
 8001464:	4618      	mov	r0, r3
 8001466:	3710      	adds	r7, #16
 8001468:	46bd      	mov	sp, r7
 800146a:	bd80      	pop	{r7, pc}

0800146c <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 800146c:	b480      	push	{r7}
 800146e:	b089      	sub	sp, #36	@ 0x24
 8001470:	af00      	add	r7, sp, #0
 8001472:	60f8      	str	r0, [r7, #12]
 8001474:	60b9      	str	r1, [r7, #8]
 8001476:	607a      	str	r2, [r7, #4]
 8001478:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001480:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8001482:	68fb      	ldr	r3, [r7, #12]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	689b      	ldr	r3, [r3, #8]
 8001488:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 800148a:	7ffb      	ldrb	r3, [r7, #31]
 800148c:	2b01      	cmp	r3, #1
 800148e:	d003      	beq.n	8001498 <HAL_CAN_AddTxMessage+0x2c>
 8001490:	7ffb      	ldrb	r3, [r7, #31]
 8001492:	2b02      	cmp	r3, #2
 8001494:	f040 80ad 	bne.w	80015f2 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001498:	69bb      	ldr	r3, [r7, #24]
 800149a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d10a      	bne.n	80014b8 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80014a2:	69bb      	ldr	r3, [r7, #24]
 80014a4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d105      	bne.n	80014b8 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80014ac:	69bb      	ldr	r3, [r7, #24]
 80014ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	f000 8095 	beq.w	80015e2 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80014b8:	69bb      	ldr	r3, [r7, #24]
 80014ba:	0e1b      	lsrs	r3, r3, #24
 80014bc:	f003 0303 	and.w	r3, r3, #3
 80014c0:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80014c2:	2201      	movs	r2, #1
 80014c4:	697b      	ldr	r3, [r7, #20]
 80014c6:	409a      	lsls	r2, r3
 80014c8:	683b      	ldr	r3, [r7, #0]
 80014ca:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80014cc:	68bb      	ldr	r3, [r7, #8]
 80014ce:	689b      	ldr	r3, [r3, #8]
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d10d      	bne.n	80014f0 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80014d4:	68bb      	ldr	r3, [r7, #8]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80014da:	68bb      	ldr	r3, [r7, #8]
 80014dc:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80014de:	68f9      	ldr	r1, [r7, #12]
 80014e0:	6809      	ldr	r1, [r1, #0]
 80014e2:	431a      	orrs	r2, r3
 80014e4:	697b      	ldr	r3, [r7, #20]
 80014e6:	3318      	adds	r3, #24
 80014e8:	011b      	lsls	r3, r3, #4
 80014ea:	440b      	add	r3, r1
 80014ec:	601a      	str	r2, [r3, #0]
 80014ee:	e00f      	b.n	8001510 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80014f0:	68bb      	ldr	r3, [r7, #8]
 80014f2:	685b      	ldr	r3, [r3, #4]
 80014f4:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80014f6:	68bb      	ldr	r3, [r7, #8]
 80014f8:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80014fa:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 80014fc:	68bb      	ldr	r3, [r7, #8]
 80014fe:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001500:	68f9      	ldr	r1, [r7, #12]
 8001502:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8001504:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001506:	697b      	ldr	r3, [r7, #20]
 8001508:	3318      	adds	r3, #24
 800150a:	011b      	lsls	r3, r3, #4
 800150c:	440b      	add	r3, r1
 800150e:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	6819      	ldr	r1, [r3, #0]
 8001514:	68bb      	ldr	r3, [r7, #8]
 8001516:	691a      	ldr	r2, [r3, #16]
 8001518:	697b      	ldr	r3, [r7, #20]
 800151a:	3318      	adds	r3, #24
 800151c:	011b      	lsls	r3, r3, #4
 800151e:	440b      	add	r3, r1
 8001520:	3304      	adds	r3, #4
 8001522:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8001524:	68bb      	ldr	r3, [r7, #8]
 8001526:	7d1b      	ldrb	r3, [r3, #20]
 8001528:	2b01      	cmp	r3, #1
 800152a:	d111      	bne.n	8001550 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	681a      	ldr	r2, [r3, #0]
 8001530:	697b      	ldr	r3, [r7, #20]
 8001532:	3318      	adds	r3, #24
 8001534:	011b      	lsls	r3, r3, #4
 8001536:	4413      	add	r3, r2
 8001538:	3304      	adds	r3, #4
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	68fa      	ldr	r2, [r7, #12]
 800153e:	6811      	ldr	r1, [r2, #0]
 8001540:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001544:	697b      	ldr	r3, [r7, #20]
 8001546:	3318      	adds	r3, #24
 8001548:	011b      	lsls	r3, r3, #4
 800154a:	440b      	add	r3, r1
 800154c:	3304      	adds	r3, #4
 800154e:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	3307      	adds	r3, #7
 8001554:	781b      	ldrb	r3, [r3, #0]
 8001556:	061a      	lsls	r2, r3, #24
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	3306      	adds	r3, #6
 800155c:	781b      	ldrb	r3, [r3, #0]
 800155e:	041b      	lsls	r3, r3, #16
 8001560:	431a      	orrs	r2, r3
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	3305      	adds	r3, #5
 8001566:	781b      	ldrb	r3, [r3, #0]
 8001568:	021b      	lsls	r3, r3, #8
 800156a:	4313      	orrs	r3, r2
 800156c:	687a      	ldr	r2, [r7, #4]
 800156e:	3204      	adds	r2, #4
 8001570:	7812      	ldrb	r2, [r2, #0]
 8001572:	4610      	mov	r0, r2
 8001574:	68fa      	ldr	r2, [r7, #12]
 8001576:	6811      	ldr	r1, [r2, #0]
 8001578:	ea43 0200 	orr.w	r2, r3, r0
 800157c:	697b      	ldr	r3, [r7, #20]
 800157e:	011b      	lsls	r3, r3, #4
 8001580:	440b      	add	r3, r1
 8001582:	f503 73c6 	add.w	r3, r3, #396	@ 0x18c
 8001586:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	3303      	adds	r3, #3
 800158c:	781b      	ldrb	r3, [r3, #0]
 800158e:	061a      	lsls	r2, r3, #24
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	3302      	adds	r3, #2
 8001594:	781b      	ldrb	r3, [r3, #0]
 8001596:	041b      	lsls	r3, r3, #16
 8001598:	431a      	orrs	r2, r3
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	3301      	adds	r3, #1
 800159e:	781b      	ldrb	r3, [r3, #0]
 80015a0:	021b      	lsls	r3, r3, #8
 80015a2:	4313      	orrs	r3, r2
 80015a4:	687a      	ldr	r2, [r7, #4]
 80015a6:	7812      	ldrb	r2, [r2, #0]
 80015a8:	4610      	mov	r0, r2
 80015aa:	68fa      	ldr	r2, [r7, #12]
 80015ac:	6811      	ldr	r1, [r2, #0]
 80015ae:	ea43 0200 	orr.w	r2, r3, r0
 80015b2:	697b      	ldr	r3, [r7, #20]
 80015b4:	011b      	lsls	r3, r3, #4
 80015b6:	440b      	add	r3, r1
 80015b8:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 80015bc:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80015be:	68fb      	ldr	r3, [r7, #12]
 80015c0:	681a      	ldr	r2, [r3, #0]
 80015c2:	697b      	ldr	r3, [r7, #20]
 80015c4:	3318      	adds	r3, #24
 80015c6:	011b      	lsls	r3, r3, #4
 80015c8:	4413      	add	r3, r2
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	68fa      	ldr	r2, [r7, #12]
 80015ce:	6811      	ldr	r1, [r2, #0]
 80015d0:	f043 0201 	orr.w	r2, r3, #1
 80015d4:	697b      	ldr	r3, [r7, #20]
 80015d6:	3318      	adds	r3, #24
 80015d8:	011b      	lsls	r3, r3, #4
 80015da:	440b      	add	r3, r1
 80015dc:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80015de:	2300      	movs	r3, #0
 80015e0:	e00e      	b.n	8001600 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80015e2:	68fb      	ldr	r3, [r7, #12]
 80015e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015e6:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80015ea:	68fb      	ldr	r3, [r7, #12]
 80015ec:	625a      	str	r2, [r3, #36]	@ 0x24

      return HAL_ERROR;
 80015ee:	2301      	movs	r3, #1
 80015f0:	e006      	b.n	8001600 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015f6:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80015fa:	68fb      	ldr	r3, [r7, #12]
 80015fc:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80015fe:	2301      	movs	r3, #1
  }
}
 8001600:	4618      	mov	r0, r3
 8001602:	3724      	adds	r7, #36	@ 0x24
 8001604:	46bd      	mov	sp, r7
 8001606:	bc80      	pop	{r7}
 8001608:	4770      	bx	lr

0800160a <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(const CAN_HandleTypeDef *hcan)
{
 800160a:	b480      	push	{r7}
 800160c:	b085      	sub	sp, #20
 800160e:	af00      	add	r7, sp, #0
 8001610:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 8001612:	2300      	movs	r3, #0
 8001614:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	f893 3020 	ldrb.w	r3, [r3, #32]
 800161c:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 800161e:	7afb      	ldrb	r3, [r7, #11]
 8001620:	2b01      	cmp	r3, #1
 8001622:	d002      	beq.n	800162a <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 8001624:	7afb      	ldrb	r3, [r7, #11]
 8001626:	2b02      	cmp	r3, #2
 8001628:	d11d      	bne.n	8001666 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	689b      	ldr	r3, [r3, #8]
 8001630:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001634:	2b00      	cmp	r3, #0
 8001636:	d002      	beq.n	800163e <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	3301      	adds	r3, #1
 800163c:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	689b      	ldr	r3, [r3, #8]
 8001644:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001648:	2b00      	cmp	r3, #0
 800164a:	d002      	beq.n	8001652 <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	3301      	adds	r3, #1
 8001650:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	689b      	ldr	r3, [r3, #8]
 8001658:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800165c:	2b00      	cmp	r3, #0
 800165e:	d002      	beq.n	8001666 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	3301      	adds	r3, #1
 8001664:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 8001666:	68fb      	ldr	r3, [r7, #12]
}
 8001668:	4618      	mov	r0, r3
 800166a:	3714      	adds	r7, #20
 800166c:	46bd      	mov	sp, r7
 800166e:	bc80      	pop	{r7}
 8001670:	4770      	bx	lr

08001672 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8001672:	b480      	push	{r7}
 8001674:	b087      	sub	sp, #28
 8001676:	af00      	add	r7, sp, #0
 8001678:	60f8      	str	r0, [r7, #12]
 800167a:	60b9      	str	r1, [r7, #8]
 800167c:	607a      	str	r2, [r7, #4]
 800167e:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001686:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8001688:	7dfb      	ldrb	r3, [r7, #23]
 800168a:	2b01      	cmp	r3, #1
 800168c:	d003      	beq.n	8001696 <HAL_CAN_GetRxMessage+0x24>
 800168e:	7dfb      	ldrb	r3, [r7, #23]
 8001690:	2b02      	cmp	r3, #2
 8001692:	f040 8103 	bne.w	800189c <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001696:	68bb      	ldr	r3, [r7, #8]
 8001698:	2b00      	cmp	r3, #0
 800169a:	d10e      	bne.n	80016ba <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	68db      	ldr	r3, [r3, #12]
 80016a2:	f003 0303 	and.w	r3, r3, #3
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d116      	bne.n	80016d8 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80016aa:	68fb      	ldr	r3, [r7, #12]
 80016ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016ae:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 80016b6:	2301      	movs	r3, #1
 80016b8:	e0f7      	b.n	80018aa <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80016ba:	68fb      	ldr	r3, [r7, #12]
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	691b      	ldr	r3, [r3, #16]
 80016c0:	f003 0303 	and.w	r3, r3, #3
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d107      	bne.n	80016d8 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016cc:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 80016d0:	68fb      	ldr	r3, [r7, #12]
 80016d2:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 80016d4:	2301      	movs	r3, #1
 80016d6:	e0e8      	b.n	80018aa <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	681a      	ldr	r2, [r3, #0]
 80016dc:	68bb      	ldr	r3, [r7, #8]
 80016de:	331b      	adds	r3, #27
 80016e0:	011b      	lsls	r3, r3, #4
 80016e2:	4413      	add	r3, r2
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	f003 0204 	and.w	r2, r3, #4
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	689b      	ldr	r3, [r3, #8]
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d10c      	bne.n	8001710 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	681a      	ldr	r2, [r3, #0]
 80016fa:	68bb      	ldr	r3, [r7, #8]
 80016fc:	331b      	adds	r3, #27
 80016fe:	011b      	lsls	r3, r3, #4
 8001700:	4413      	add	r3, r2
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	0d5b      	lsrs	r3, r3, #21
 8001706:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	601a      	str	r2, [r3, #0]
 800170e:	e00b      	b.n	8001728 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	681a      	ldr	r2, [r3, #0]
 8001714:	68bb      	ldr	r3, [r7, #8]
 8001716:	331b      	adds	r3, #27
 8001718:	011b      	lsls	r3, r3, #4
 800171a:	4413      	add	r3, r2
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	08db      	lsrs	r3, r3, #3
 8001720:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	681a      	ldr	r2, [r3, #0]
 800172c:	68bb      	ldr	r3, [r7, #8]
 800172e:	331b      	adds	r3, #27
 8001730:	011b      	lsls	r3, r3, #4
 8001732:	4413      	add	r3, r2
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	f003 0202 	and.w	r2, r3, #2
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	681a      	ldr	r2, [r3, #0]
 8001742:	68bb      	ldr	r3, [r7, #8]
 8001744:	331b      	adds	r3, #27
 8001746:	011b      	lsls	r3, r3, #4
 8001748:	4413      	add	r3, r2
 800174a:	3304      	adds	r3, #4
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	f003 0308 	and.w	r3, r3, #8
 8001752:	2b00      	cmp	r3, #0
 8001754:	d003      	beq.n	800175e <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	2208      	movs	r2, #8
 800175a:	611a      	str	r2, [r3, #16]
 800175c:	e00b      	b.n	8001776 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 800175e:	68fb      	ldr	r3, [r7, #12]
 8001760:	681a      	ldr	r2, [r3, #0]
 8001762:	68bb      	ldr	r3, [r7, #8]
 8001764:	331b      	adds	r3, #27
 8001766:	011b      	lsls	r3, r3, #4
 8001768:	4413      	add	r3, r2
 800176a:	3304      	adds	r3, #4
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	f003 020f 	and.w	r2, r3, #15
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	681a      	ldr	r2, [r3, #0]
 800177a:	68bb      	ldr	r3, [r7, #8]
 800177c:	331b      	adds	r3, #27
 800177e:	011b      	lsls	r3, r3, #4
 8001780:	4413      	add	r3, r2
 8001782:	3304      	adds	r3, #4
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	0a1b      	lsrs	r3, r3, #8
 8001788:	b2da      	uxtb	r2, r3
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	681a      	ldr	r2, [r3, #0]
 8001792:	68bb      	ldr	r3, [r7, #8]
 8001794:	331b      	adds	r3, #27
 8001796:	011b      	lsls	r3, r3, #4
 8001798:	4413      	add	r3, r2
 800179a:	3304      	adds	r3, #4
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	0c1b      	lsrs	r3, r3, #16
 80017a0:	b29a      	uxth	r2, r3
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	681a      	ldr	r2, [r3, #0]
 80017aa:	68bb      	ldr	r3, [r7, #8]
 80017ac:	011b      	lsls	r3, r3, #4
 80017ae:	4413      	add	r3, r2
 80017b0:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	b2da      	uxtb	r2, r3
 80017b8:	683b      	ldr	r3, [r7, #0]
 80017ba:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	681a      	ldr	r2, [r3, #0]
 80017c0:	68bb      	ldr	r3, [r7, #8]
 80017c2:	011b      	lsls	r3, r3, #4
 80017c4:	4413      	add	r3, r2
 80017c6:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	0a1a      	lsrs	r2, r3, #8
 80017ce:	683b      	ldr	r3, [r7, #0]
 80017d0:	3301      	adds	r3, #1
 80017d2:	b2d2      	uxtb	r2, r2
 80017d4:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80017d6:	68fb      	ldr	r3, [r7, #12]
 80017d8:	681a      	ldr	r2, [r3, #0]
 80017da:	68bb      	ldr	r3, [r7, #8]
 80017dc:	011b      	lsls	r3, r3, #4
 80017de:	4413      	add	r3, r2
 80017e0:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	0c1a      	lsrs	r2, r3, #16
 80017e8:	683b      	ldr	r3, [r7, #0]
 80017ea:	3302      	adds	r3, #2
 80017ec:	b2d2      	uxtb	r2, r2
 80017ee:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80017f0:	68fb      	ldr	r3, [r7, #12]
 80017f2:	681a      	ldr	r2, [r3, #0]
 80017f4:	68bb      	ldr	r3, [r7, #8]
 80017f6:	011b      	lsls	r3, r3, #4
 80017f8:	4413      	add	r3, r2
 80017fa:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	0e1a      	lsrs	r2, r3, #24
 8001802:	683b      	ldr	r3, [r7, #0]
 8001804:	3303      	adds	r3, #3
 8001806:	b2d2      	uxtb	r2, r2
 8001808:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800180a:	68fb      	ldr	r3, [r7, #12]
 800180c:	681a      	ldr	r2, [r3, #0]
 800180e:	68bb      	ldr	r3, [r7, #8]
 8001810:	011b      	lsls	r3, r3, #4
 8001812:	4413      	add	r3, r2
 8001814:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001818:	681a      	ldr	r2, [r3, #0]
 800181a:	683b      	ldr	r3, [r7, #0]
 800181c:	3304      	adds	r3, #4
 800181e:	b2d2      	uxtb	r2, r2
 8001820:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	681a      	ldr	r2, [r3, #0]
 8001826:	68bb      	ldr	r3, [r7, #8]
 8001828:	011b      	lsls	r3, r3, #4
 800182a:	4413      	add	r3, r2
 800182c:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	0a1a      	lsrs	r2, r3, #8
 8001834:	683b      	ldr	r3, [r7, #0]
 8001836:	3305      	adds	r3, #5
 8001838:	b2d2      	uxtb	r2, r2
 800183a:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 800183c:	68fb      	ldr	r3, [r7, #12]
 800183e:	681a      	ldr	r2, [r3, #0]
 8001840:	68bb      	ldr	r3, [r7, #8]
 8001842:	011b      	lsls	r3, r3, #4
 8001844:	4413      	add	r3, r2
 8001846:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	0c1a      	lsrs	r2, r3, #16
 800184e:	683b      	ldr	r3, [r7, #0]
 8001850:	3306      	adds	r3, #6
 8001852:	b2d2      	uxtb	r2, r2
 8001854:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	681a      	ldr	r2, [r3, #0]
 800185a:	68bb      	ldr	r3, [r7, #8]
 800185c:	011b      	lsls	r3, r3, #4
 800185e:	4413      	add	r3, r2
 8001860:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	0e1a      	lsrs	r2, r3, #24
 8001868:	683b      	ldr	r3, [r7, #0]
 800186a:	3307      	adds	r3, #7
 800186c:	b2d2      	uxtb	r2, r2
 800186e:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001870:	68bb      	ldr	r3, [r7, #8]
 8001872:	2b00      	cmp	r3, #0
 8001874:	d108      	bne.n	8001888 <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	68da      	ldr	r2, [r3, #12]
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	f042 0220 	orr.w	r2, r2, #32
 8001884:	60da      	str	r2, [r3, #12]
 8001886:	e007      	b.n	8001898 <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	691a      	ldr	r2, [r3, #16]
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	f042 0220 	orr.w	r2, r2, #32
 8001896:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8001898:	2300      	movs	r3, #0
 800189a:	e006      	b.n	80018aa <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018a0:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80018a8:	2301      	movs	r3, #1
  }
}
 80018aa:	4618      	mov	r0, r3
 80018ac:	371c      	adds	r7, #28
 80018ae:	46bd      	mov	sp, r7
 80018b0:	bc80      	pop	{r7}
 80018b2:	4770      	bx	lr

080018b4 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 80018b4:	b480      	push	{r7}
 80018b6:	b085      	sub	sp, #20
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
 80018bc:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80018c4:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80018c6:	7bfb      	ldrb	r3, [r7, #15]
 80018c8:	2b01      	cmp	r3, #1
 80018ca:	d002      	beq.n	80018d2 <HAL_CAN_ActivateNotification+0x1e>
 80018cc:	7bfb      	ldrb	r3, [r7, #15]
 80018ce:	2b02      	cmp	r3, #2
 80018d0:	d109      	bne.n	80018e6 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	6959      	ldr	r1, [r3, #20]
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	683a      	ldr	r2, [r7, #0]
 80018de:	430a      	orrs	r2, r1
 80018e0:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80018e2:	2300      	movs	r3, #0
 80018e4:	e006      	b.n	80018f4 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018ea:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80018f2:	2301      	movs	r3, #1
  }
}
 80018f4:	4618      	mov	r0, r3
 80018f6:	3714      	adds	r7, #20
 80018f8:	46bd      	mov	sp, r7
 80018fa:	bc80      	pop	{r7}
 80018fc:	4770      	bx	lr

080018fe <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80018fe:	b580      	push	{r7, lr}
 8001900:	b08a      	sub	sp, #40	@ 0x28
 8001902:	af00      	add	r7, sp, #0
 8001904:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8001906:	2300      	movs	r3, #0
 8001908:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	695b      	ldr	r3, [r3, #20]
 8001910:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	685b      	ldr	r3, [r3, #4]
 8001918:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	689b      	ldr	r3, [r3, #8]
 8001920:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	68db      	ldr	r3, [r3, #12]
 8001928:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	691b      	ldr	r3, [r3, #16]
 8001930:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	699b      	ldr	r3, [r3, #24]
 8001938:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 800193a:	6a3b      	ldr	r3, [r7, #32]
 800193c:	f003 0301 	and.w	r3, r3, #1
 8001940:	2b00      	cmp	r3, #0
 8001942:	d07c      	beq.n	8001a3e <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8001944:	69bb      	ldr	r3, [r7, #24]
 8001946:	f003 0301 	and.w	r3, r3, #1
 800194a:	2b00      	cmp	r3, #0
 800194c:	d023      	beq.n	8001996 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	2201      	movs	r2, #1
 8001954:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8001956:	69bb      	ldr	r3, [r7, #24]
 8001958:	f003 0302 	and.w	r3, r3, #2
 800195c:	2b00      	cmp	r3, #0
 800195e:	d003      	beq.n	8001968 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8001960:	6878      	ldr	r0, [r7, #4]
 8001962:	f7fe fda1 	bl	80004a8 <HAL_CAN_TxMailbox0CompleteCallback>
 8001966:	e016      	b.n	8001996 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8001968:	69bb      	ldr	r3, [r7, #24]
 800196a:	f003 0304 	and.w	r3, r3, #4
 800196e:	2b00      	cmp	r3, #0
 8001970:	d004      	beq.n	800197c <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8001972:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001974:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001978:	627b      	str	r3, [r7, #36]	@ 0x24
 800197a:	e00c      	b.n	8001996 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800197c:	69bb      	ldr	r3, [r7, #24]
 800197e:	f003 0308 	and.w	r3, r3, #8
 8001982:	2b00      	cmp	r3, #0
 8001984:	d004      	beq.n	8001990 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8001986:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001988:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800198c:	627b      	str	r3, [r7, #36]	@ 0x24
 800198e:	e002      	b.n	8001996 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8001990:	6878      	ldr	r0, [r7, #4]
 8001992:	f000 f96b 	bl	8001c6c <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8001996:	69bb      	ldr	r3, [r7, #24]
 8001998:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800199c:	2b00      	cmp	r3, #0
 800199e:	d024      	beq.n	80019ea <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80019a8:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80019aa:	69bb      	ldr	r3, [r7, #24]
 80019ac:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d003      	beq.n	80019bc <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80019b4:	6878      	ldr	r0, [r7, #4]
 80019b6:	f7fe fd89 	bl	80004cc <HAL_CAN_TxMailbox1CompleteCallback>
 80019ba:	e016      	b.n	80019ea <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80019bc:	69bb      	ldr	r3, [r7, #24]
 80019be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d004      	beq.n	80019d0 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80019c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019c8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80019cc:	627b      	str	r3, [r7, #36]	@ 0x24
 80019ce:	e00c      	b.n	80019ea <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80019d0:	69bb      	ldr	r3, [r7, #24]
 80019d2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d004      	beq.n	80019e4 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80019da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80019dc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80019e0:	627b      	str	r3, [r7, #36]	@ 0x24
 80019e2:	e002      	b.n	80019ea <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80019e4:	6878      	ldr	r0, [r7, #4]
 80019e6:	f000 f94a 	bl	8001c7e <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80019ea:	69bb      	ldr	r3, [r7, #24]
 80019ec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d024      	beq.n	8001a3e <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80019fc:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80019fe:	69bb      	ldr	r3, [r7, #24]
 8001a00:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d003      	beq.n	8001a10 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8001a08:	6878      	ldr	r0, [r7, #4]
 8001a0a:	f7fe fd71 	bl	80004f0 <HAL_CAN_TxMailbox2CompleteCallback>
 8001a0e:	e016      	b.n	8001a3e <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8001a10:	69bb      	ldr	r3, [r7, #24]
 8001a12:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d004      	beq.n	8001a24 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8001a1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a1c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001a20:	627b      	str	r3, [r7, #36]	@ 0x24
 8001a22:	e00c      	b.n	8001a3e <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8001a24:	69bb      	ldr	r3, [r7, #24]
 8001a26:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d004      	beq.n	8001a38 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8001a2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a30:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001a34:	627b      	str	r3, [r7, #36]	@ 0x24
 8001a36:	e002      	b.n	8001a3e <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8001a38:	6878      	ldr	r0, [r7, #4]
 8001a3a:	f000 f929 	bl	8001c90 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8001a3e:	6a3b      	ldr	r3, [r7, #32]
 8001a40:	f003 0308 	and.w	r3, r3, #8
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d00c      	beq.n	8001a62 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8001a48:	697b      	ldr	r3, [r7, #20]
 8001a4a:	f003 0310 	and.w	r3, r3, #16
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d007      	beq.n	8001a62 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8001a52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a54:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001a58:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	2210      	movs	r2, #16
 8001a60:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8001a62:	6a3b      	ldr	r3, [r7, #32]
 8001a64:	f003 0304 	and.w	r3, r3, #4
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d00b      	beq.n	8001a84 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8001a6c:	697b      	ldr	r3, [r7, #20]
 8001a6e:	f003 0308 	and.w	r3, r3, #8
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d006      	beq.n	8001a84 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	2208      	movs	r2, #8
 8001a7c:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8001a7e:	6878      	ldr	r0, [r7, #4]
 8001a80:	f000 f90f 	bl	8001ca2 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8001a84:	6a3b      	ldr	r3, [r7, #32]
 8001a86:	f003 0302 	and.w	r3, r3, #2
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d009      	beq.n	8001aa2 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	68db      	ldr	r3, [r3, #12]
 8001a94:	f003 0303 	and.w	r3, r3, #3
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d002      	beq.n	8001aa2 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8001a9c:	6878      	ldr	r0, [r7, #4]
 8001a9e:	f7fe fd39 	bl	8000514 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8001aa2:	6a3b      	ldr	r3, [r7, #32]
 8001aa4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d00c      	beq.n	8001ac6 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8001aac:	693b      	ldr	r3, [r7, #16]
 8001aae:	f003 0310 	and.w	r3, r3, #16
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d007      	beq.n	8001ac6 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8001ab6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ab8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001abc:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	2210      	movs	r2, #16
 8001ac4:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8001ac6:	6a3b      	ldr	r3, [r7, #32]
 8001ac8:	f003 0320 	and.w	r3, r3, #32
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d00b      	beq.n	8001ae8 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8001ad0:	693b      	ldr	r3, [r7, #16]
 8001ad2:	f003 0308 	and.w	r3, r3, #8
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d006      	beq.n	8001ae8 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	2208      	movs	r2, #8
 8001ae0:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8001ae2:	6878      	ldr	r0, [r7, #4]
 8001ae4:	f000 f8ef 	bl	8001cc6 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8001ae8:	6a3b      	ldr	r3, [r7, #32]
 8001aea:	f003 0310 	and.w	r3, r3, #16
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d009      	beq.n	8001b06 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	691b      	ldr	r3, [r3, #16]
 8001af8:	f003 0303 	and.w	r3, r3, #3
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d002      	beq.n	8001b06 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8001b00:	6878      	ldr	r0, [r7, #4]
 8001b02:	f000 f8d7 	bl	8001cb4 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8001b06:	6a3b      	ldr	r3, [r7, #32]
 8001b08:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d00b      	beq.n	8001b28 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8001b10:	69fb      	ldr	r3, [r7, #28]
 8001b12:	f003 0310 	and.w	r3, r3, #16
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d006      	beq.n	8001b28 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	2210      	movs	r2, #16
 8001b20:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8001b22:	6878      	ldr	r0, [r7, #4]
 8001b24:	f000 f8d8 	bl	8001cd8 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8001b28:	6a3b      	ldr	r3, [r7, #32]
 8001b2a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d00b      	beq.n	8001b4a <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8001b32:	69fb      	ldr	r3, [r7, #28]
 8001b34:	f003 0308 	and.w	r3, r3, #8
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d006      	beq.n	8001b4a <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	2208      	movs	r2, #8
 8001b42:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8001b44:	6878      	ldr	r0, [r7, #4]
 8001b46:	f000 f8d0 	bl	8001cea <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8001b4a:	6a3b      	ldr	r3, [r7, #32]
 8001b4c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d07b      	beq.n	8001c4c <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8001b54:	69fb      	ldr	r3, [r7, #28]
 8001b56:	f003 0304 	and.w	r3, r3, #4
 8001b5a:	2b00      	cmp	r3, #0
 8001b5c:	d072      	beq.n	8001c44 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001b5e:	6a3b      	ldr	r3, [r7, #32]
 8001b60:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d008      	beq.n	8001b7a <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d003      	beq.n	8001b7a <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8001b72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b74:	f043 0301 	orr.w	r3, r3, #1
 8001b78:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001b7a:	6a3b      	ldr	r3, [r7, #32]
 8001b7c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d008      	beq.n	8001b96 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d003      	beq.n	8001b96 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8001b8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b90:	f043 0302 	orr.w	r3, r3, #2
 8001b94:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001b96:	6a3b      	ldr	r3, [r7, #32]
 8001b98:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d008      	beq.n	8001bb2 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d003      	beq.n	8001bb2 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8001baa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bac:	f043 0304 	orr.w	r3, r3, #4
 8001bb0:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001bb2:	6a3b      	ldr	r3, [r7, #32]
 8001bb4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d043      	beq.n	8001c44 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d03e      	beq.n	8001c44 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8001bcc:	2b60      	cmp	r3, #96	@ 0x60
 8001bce:	d02b      	beq.n	8001c28 <HAL_CAN_IRQHandler+0x32a>
 8001bd0:	2b60      	cmp	r3, #96	@ 0x60
 8001bd2:	d82e      	bhi.n	8001c32 <HAL_CAN_IRQHandler+0x334>
 8001bd4:	2b50      	cmp	r3, #80	@ 0x50
 8001bd6:	d022      	beq.n	8001c1e <HAL_CAN_IRQHandler+0x320>
 8001bd8:	2b50      	cmp	r3, #80	@ 0x50
 8001bda:	d82a      	bhi.n	8001c32 <HAL_CAN_IRQHandler+0x334>
 8001bdc:	2b40      	cmp	r3, #64	@ 0x40
 8001bde:	d019      	beq.n	8001c14 <HAL_CAN_IRQHandler+0x316>
 8001be0:	2b40      	cmp	r3, #64	@ 0x40
 8001be2:	d826      	bhi.n	8001c32 <HAL_CAN_IRQHandler+0x334>
 8001be4:	2b30      	cmp	r3, #48	@ 0x30
 8001be6:	d010      	beq.n	8001c0a <HAL_CAN_IRQHandler+0x30c>
 8001be8:	2b30      	cmp	r3, #48	@ 0x30
 8001bea:	d822      	bhi.n	8001c32 <HAL_CAN_IRQHandler+0x334>
 8001bec:	2b10      	cmp	r3, #16
 8001bee:	d002      	beq.n	8001bf6 <HAL_CAN_IRQHandler+0x2f8>
 8001bf0:	2b20      	cmp	r3, #32
 8001bf2:	d005      	beq.n	8001c00 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8001bf4:	e01d      	b.n	8001c32 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8001bf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bf8:	f043 0308 	orr.w	r3, r3, #8
 8001bfc:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001bfe:	e019      	b.n	8001c34 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8001c00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c02:	f043 0310 	orr.w	r3, r3, #16
 8001c06:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001c08:	e014      	b.n	8001c34 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8001c0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c0c:	f043 0320 	orr.w	r3, r3, #32
 8001c10:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001c12:	e00f      	b.n	8001c34 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8001c14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c16:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001c1a:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001c1c:	e00a      	b.n	8001c34 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8001c1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c20:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001c24:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001c26:	e005      	b.n	8001c34 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8001c28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c2a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c2e:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8001c30:	e000      	b.n	8001c34 <HAL_CAN_IRQHandler+0x336>
            break;
 8001c32:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	699a      	ldr	r2, [r3, #24]
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8001c42:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	2204      	movs	r2, #4
 8001c4a:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8001c4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d008      	beq.n	8001c64 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001c56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c58:	431a      	orrs	r2, r3
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8001c5e:	6878      	ldr	r0, [r7, #4]
 8001c60:	f000 f84c 	bl	8001cfc <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8001c64:	bf00      	nop
 8001c66:	3728      	adds	r7, #40	@ 0x28
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	bd80      	pop	{r7, pc}

08001c6c <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	b083      	sub	sp, #12
 8001c70:	af00      	add	r7, sp, #0
 8001c72:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8001c74:	bf00      	nop
 8001c76:	370c      	adds	r7, #12
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	bc80      	pop	{r7}
 8001c7c:	4770      	bx	lr

08001c7e <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001c7e:	b480      	push	{r7}
 8001c80:	b083      	sub	sp, #12
 8001c82:	af00      	add	r7, sp, #0
 8001c84:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8001c86:	bf00      	nop
 8001c88:	370c      	adds	r7, #12
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	bc80      	pop	{r7}
 8001c8e:	4770      	bx	lr

08001c90 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001c90:	b480      	push	{r7}
 8001c92:	b083      	sub	sp, #12
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8001c98:	bf00      	nop
 8001c9a:	370c      	adds	r7, #12
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	bc80      	pop	{r7}
 8001ca0:	4770      	bx	lr

08001ca2 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8001ca2:	b480      	push	{r7}
 8001ca4:	b083      	sub	sp, #12
 8001ca6:	af00      	add	r7, sp, #0
 8001ca8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8001caa:	bf00      	nop
 8001cac:	370c      	adds	r7, #12
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bc80      	pop	{r7}
 8001cb2:	4770      	bx	lr

08001cb4 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	b083      	sub	sp, #12
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8001cbc:	bf00      	nop
 8001cbe:	370c      	adds	r7, #12
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	bc80      	pop	{r7}
 8001cc4:	4770      	bx	lr

08001cc6 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8001cc6:	b480      	push	{r7}
 8001cc8:	b083      	sub	sp, #12
 8001cca:	af00      	add	r7, sp, #0
 8001ccc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8001cce:	bf00      	nop
 8001cd0:	370c      	adds	r7, #12
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	bc80      	pop	{r7}
 8001cd6:	4770      	bx	lr

08001cd8 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	b083      	sub	sp, #12
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8001ce0:	bf00      	nop
 8001ce2:	370c      	adds	r7, #12
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	bc80      	pop	{r7}
 8001ce8:	4770      	bx	lr

08001cea <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8001cea:	b480      	push	{r7}
 8001cec:	b083      	sub	sp, #12
 8001cee:	af00      	add	r7, sp, #0
 8001cf0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8001cf2:	bf00      	nop
 8001cf4:	370c      	adds	r7, #12
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bc80      	pop	{r7}
 8001cfa:	4770      	bx	lr

08001cfc <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	b083      	sub	sp, #12
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8001d04:	bf00      	nop
 8001d06:	370c      	adds	r7, #12
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	bc80      	pop	{r7}
 8001d0c:	4770      	bx	lr
	...

08001d10 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d10:	b480      	push	{r7}
 8001d12:	b085      	sub	sp, #20
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	f003 0307 	and.w	r3, r3, #7
 8001d1e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d20:	4b0c      	ldr	r3, [pc, #48]	@ (8001d54 <__NVIC_SetPriorityGrouping+0x44>)
 8001d22:	68db      	ldr	r3, [r3, #12]
 8001d24:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d26:	68ba      	ldr	r2, [r7, #8]
 8001d28:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001d2c:	4013      	ands	r3, r2
 8001d2e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d34:	68bb      	ldr	r3, [r7, #8]
 8001d36:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d38:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001d3c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d40:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d42:	4a04      	ldr	r2, [pc, #16]	@ (8001d54 <__NVIC_SetPriorityGrouping+0x44>)
 8001d44:	68bb      	ldr	r3, [r7, #8]
 8001d46:	60d3      	str	r3, [r2, #12]
}
 8001d48:	bf00      	nop
 8001d4a:	3714      	adds	r7, #20
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	bc80      	pop	{r7}
 8001d50:	4770      	bx	lr
 8001d52:	bf00      	nop
 8001d54:	e000ed00 	.word	0xe000ed00

08001d58 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d5c:	4b04      	ldr	r3, [pc, #16]	@ (8001d70 <__NVIC_GetPriorityGrouping+0x18>)
 8001d5e:	68db      	ldr	r3, [r3, #12]
 8001d60:	0a1b      	lsrs	r3, r3, #8
 8001d62:	f003 0307 	and.w	r3, r3, #7
}
 8001d66:	4618      	mov	r0, r3
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	bc80      	pop	{r7}
 8001d6c:	4770      	bx	lr
 8001d6e:	bf00      	nop
 8001d70:	e000ed00 	.word	0xe000ed00

08001d74 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d74:	b480      	push	{r7}
 8001d76:	b083      	sub	sp, #12
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	db0b      	blt.n	8001d9e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d86:	79fb      	ldrb	r3, [r7, #7]
 8001d88:	f003 021f 	and.w	r2, r3, #31
 8001d8c:	4906      	ldr	r1, [pc, #24]	@ (8001da8 <__NVIC_EnableIRQ+0x34>)
 8001d8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d92:	095b      	lsrs	r3, r3, #5
 8001d94:	2001      	movs	r0, #1
 8001d96:	fa00 f202 	lsl.w	r2, r0, r2
 8001d9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001d9e:	bf00      	nop
 8001da0:	370c      	adds	r7, #12
 8001da2:	46bd      	mov	sp, r7
 8001da4:	bc80      	pop	{r7}
 8001da6:	4770      	bx	lr
 8001da8:	e000e100 	.word	0xe000e100

08001dac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001dac:	b480      	push	{r7}
 8001dae:	b083      	sub	sp, #12
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	4603      	mov	r3, r0
 8001db4:	6039      	str	r1, [r7, #0]
 8001db6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001db8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	db0a      	blt.n	8001dd6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dc0:	683b      	ldr	r3, [r7, #0]
 8001dc2:	b2da      	uxtb	r2, r3
 8001dc4:	490c      	ldr	r1, [pc, #48]	@ (8001df8 <__NVIC_SetPriority+0x4c>)
 8001dc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dca:	0112      	lsls	r2, r2, #4
 8001dcc:	b2d2      	uxtb	r2, r2
 8001dce:	440b      	add	r3, r1
 8001dd0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001dd4:	e00a      	b.n	8001dec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dd6:	683b      	ldr	r3, [r7, #0]
 8001dd8:	b2da      	uxtb	r2, r3
 8001dda:	4908      	ldr	r1, [pc, #32]	@ (8001dfc <__NVIC_SetPriority+0x50>)
 8001ddc:	79fb      	ldrb	r3, [r7, #7]
 8001dde:	f003 030f 	and.w	r3, r3, #15
 8001de2:	3b04      	subs	r3, #4
 8001de4:	0112      	lsls	r2, r2, #4
 8001de6:	b2d2      	uxtb	r2, r2
 8001de8:	440b      	add	r3, r1
 8001dea:	761a      	strb	r2, [r3, #24]
}
 8001dec:	bf00      	nop
 8001dee:	370c      	adds	r7, #12
 8001df0:	46bd      	mov	sp, r7
 8001df2:	bc80      	pop	{r7}
 8001df4:	4770      	bx	lr
 8001df6:	bf00      	nop
 8001df8:	e000e100 	.word	0xe000e100
 8001dfc:	e000ed00 	.word	0xe000ed00

08001e00 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e00:	b480      	push	{r7}
 8001e02:	b089      	sub	sp, #36	@ 0x24
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	60f8      	str	r0, [r7, #12]
 8001e08:	60b9      	str	r1, [r7, #8]
 8001e0a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	f003 0307 	and.w	r3, r3, #7
 8001e12:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e14:	69fb      	ldr	r3, [r7, #28]
 8001e16:	f1c3 0307 	rsb	r3, r3, #7
 8001e1a:	2b04      	cmp	r3, #4
 8001e1c:	bf28      	it	cs
 8001e1e:	2304      	movcs	r3, #4
 8001e20:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e22:	69fb      	ldr	r3, [r7, #28]
 8001e24:	3304      	adds	r3, #4
 8001e26:	2b06      	cmp	r3, #6
 8001e28:	d902      	bls.n	8001e30 <NVIC_EncodePriority+0x30>
 8001e2a:	69fb      	ldr	r3, [r7, #28]
 8001e2c:	3b03      	subs	r3, #3
 8001e2e:	e000      	b.n	8001e32 <NVIC_EncodePriority+0x32>
 8001e30:	2300      	movs	r3, #0
 8001e32:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e34:	f04f 32ff 	mov.w	r2, #4294967295
 8001e38:	69bb      	ldr	r3, [r7, #24]
 8001e3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e3e:	43da      	mvns	r2, r3
 8001e40:	68bb      	ldr	r3, [r7, #8]
 8001e42:	401a      	ands	r2, r3
 8001e44:	697b      	ldr	r3, [r7, #20]
 8001e46:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e48:	f04f 31ff 	mov.w	r1, #4294967295
 8001e4c:	697b      	ldr	r3, [r7, #20]
 8001e4e:	fa01 f303 	lsl.w	r3, r1, r3
 8001e52:	43d9      	mvns	r1, r3
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e58:	4313      	orrs	r3, r2
         );
}
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	3724      	adds	r7, #36	@ 0x24
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bc80      	pop	{r7}
 8001e62:	4770      	bx	lr

08001e64 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b082      	sub	sp, #8
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	3b01      	subs	r3, #1
 8001e70:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001e74:	d301      	bcc.n	8001e7a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e76:	2301      	movs	r3, #1
 8001e78:	e00f      	b.n	8001e9a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e7a:	4a0a      	ldr	r2, [pc, #40]	@ (8001ea4 <SysTick_Config+0x40>)
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	3b01      	subs	r3, #1
 8001e80:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e82:	210f      	movs	r1, #15
 8001e84:	f04f 30ff 	mov.w	r0, #4294967295
 8001e88:	f7ff ff90 	bl	8001dac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e8c:	4b05      	ldr	r3, [pc, #20]	@ (8001ea4 <SysTick_Config+0x40>)
 8001e8e:	2200      	movs	r2, #0
 8001e90:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e92:	4b04      	ldr	r3, [pc, #16]	@ (8001ea4 <SysTick_Config+0x40>)
 8001e94:	2207      	movs	r2, #7
 8001e96:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001e98:	2300      	movs	r3, #0
}
 8001e9a:	4618      	mov	r0, r3
 8001e9c:	3708      	adds	r7, #8
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	bd80      	pop	{r7, pc}
 8001ea2:	bf00      	nop
 8001ea4:	e000e010 	.word	0xe000e010

08001ea8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ea8:	b580      	push	{r7, lr}
 8001eaa:	b082      	sub	sp, #8
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001eb0:	6878      	ldr	r0, [r7, #4]
 8001eb2:	f7ff ff2d 	bl	8001d10 <__NVIC_SetPriorityGrouping>
}
 8001eb6:	bf00      	nop
 8001eb8:	3708      	adds	r7, #8
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	bd80      	pop	{r7, pc}

08001ebe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001ebe:	b580      	push	{r7, lr}
 8001ec0:	b086      	sub	sp, #24
 8001ec2:	af00      	add	r7, sp, #0
 8001ec4:	4603      	mov	r3, r0
 8001ec6:	60b9      	str	r1, [r7, #8]
 8001ec8:	607a      	str	r2, [r7, #4]
 8001eca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ecc:	2300      	movs	r3, #0
 8001ece:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001ed0:	f7ff ff42 	bl	8001d58 <__NVIC_GetPriorityGrouping>
 8001ed4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ed6:	687a      	ldr	r2, [r7, #4]
 8001ed8:	68b9      	ldr	r1, [r7, #8]
 8001eda:	6978      	ldr	r0, [r7, #20]
 8001edc:	f7ff ff90 	bl	8001e00 <NVIC_EncodePriority>
 8001ee0:	4602      	mov	r2, r0
 8001ee2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ee6:	4611      	mov	r1, r2
 8001ee8:	4618      	mov	r0, r3
 8001eea:	f7ff ff5f 	bl	8001dac <__NVIC_SetPriority>
}
 8001eee:	bf00      	nop
 8001ef0:	3718      	adds	r7, #24
 8001ef2:	46bd      	mov	sp, r7
 8001ef4:	bd80      	pop	{r7, pc}

08001ef6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ef6:	b580      	push	{r7, lr}
 8001ef8:	b082      	sub	sp, #8
 8001efa:	af00      	add	r7, sp, #0
 8001efc:	4603      	mov	r3, r0
 8001efe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f04:	4618      	mov	r0, r3
 8001f06:	f7ff ff35 	bl	8001d74 <__NVIC_EnableIRQ>
}
 8001f0a:	bf00      	nop
 8001f0c:	3708      	adds	r7, #8
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	bd80      	pop	{r7, pc}

08001f12 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f12:	b580      	push	{r7, lr}
 8001f14:	b082      	sub	sp, #8
 8001f16:	af00      	add	r7, sp, #0
 8001f18:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001f1a:	6878      	ldr	r0, [r7, #4]
 8001f1c:	f7ff ffa2 	bl	8001e64 <SysTick_Config>
 8001f20:	4603      	mov	r3, r0
}
 8001f22:	4618      	mov	r0, r3
 8001f24:	3708      	adds	r7, #8
 8001f26:	46bd      	mov	sp, r7
 8001f28:	bd80      	pop	{r7, pc}

08001f2a <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001f2a:	b480      	push	{r7}
 8001f2c:	b085      	sub	sp, #20
 8001f2e:	af00      	add	r7, sp, #0
 8001f30:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001f32:	2300      	movs	r3, #0
 8001f34:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001f3c:	b2db      	uxtb	r3, r3
 8001f3e:	2b02      	cmp	r3, #2
 8001f40:	d008      	beq.n	8001f54 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	2204      	movs	r2, #4
 8001f46:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001f50:	2301      	movs	r3, #1
 8001f52:	e020      	b.n	8001f96 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	681a      	ldr	r2, [r3, #0]
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	f022 020e 	bic.w	r2, r2, #14
 8001f62:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	681a      	ldr	r2, [r3, #0]
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	f022 0201 	bic.w	r2, r2, #1
 8001f72:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f7c:	2101      	movs	r1, #1
 8001f7e:	fa01 f202 	lsl.w	r2, r1, r2
 8001f82:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	2201      	movs	r2, #1
 8001f88:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	2200      	movs	r2, #0
 8001f90:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001f94:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f96:	4618      	mov	r0, r3
 8001f98:	3714      	adds	r7, #20
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	bc80      	pop	{r7}
 8001f9e:	4770      	bx	lr

08001fa0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b084      	sub	sp, #16
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001fa8:	2300      	movs	r3, #0
 8001faa:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001fb2:	b2db      	uxtb	r3, r3
 8001fb4:	2b02      	cmp	r3, #2
 8001fb6:	d005      	beq.n	8001fc4 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	2204      	movs	r2, #4
 8001fbc:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8001fbe:	2301      	movs	r3, #1
 8001fc0:	73fb      	strb	r3, [r7, #15]
 8001fc2:	e051      	b.n	8002068 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	681a      	ldr	r2, [r3, #0]
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	f022 020e 	bic.w	r2, r2, #14
 8001fd2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	681a      	ldr	r2, [r3, #0]
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	f022 0201 	bic.w	r2, r2, #1
 8001fe2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	4a22      	ldr	r2, [pc, #136]	@ (8002074 <HAL_DMA_Abort_IT+0xd4>)
 8001fea:	4293      	cmp	r3, r2
 8001fec:	d029      	beq.n	8002042 <HAL_DMA_Abort_IT+0xa2>
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	4a21      	ldr	r2, [pc, #132]	@ (8002078 <HAL_DMA_Abort_IT+0xd8>)
 8001ff4:	4293      	cmp	r3, r2
 8001ff6:	d022      	beq.n	800203e <HAL_DMA_Abort_IT+0x9e>
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	4a1f      	ldr	r2, [pc, #124]	@ (800207c <HAL_DMA_Abort_IT+0xdc>)
 8001ffe:	4293      	cmp	r3, r2
 8002000:	d01a      	beq.n	8002038 <HAL_DMA_Abort_IT+0x98>
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	4a1e      	ldr	r2, [pc, #120]	@ (8002080 <HAL_DMA_Abort_IT+0xe0>)
 8002008:	4293      	cmp	r3, r2
 800200a:	d012      	beq.n	8002032 <HAL_DMA_Abort_IT+0x92>
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	4a1c      	ldr	r2, [pc, #112]	@ (8002084 <HAL_DMA_Abort_IT+0xe4>)
 8002012:	4293      	cmp	r3, r2
 8002014:	d00a      	beq.n	800202c <HAL_DMA_Abort_IT+0x8c>
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	4a1b      	ldr	r2, [pc, #108]	@ (8002088 <HAL_DMA_Abort_IT+0xe8>)
 800201c:	4293      	cmp	r3, r2
 800201e:	d102      	bne.n	8002026 <HAL_DMA_Abort_IT+0x86>
 8002020:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002024:	e00e      	b.n	8002044 <HAL_DMA_Abort_IT+0xa4>
 8002026:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800202a:	e00b      	b.n	8002044 <HAL_DMA_Abort_IT+0xa4>
 800202c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002030:	e008      	b.n	8002044 <HAL_DMA_Abort_IT+0xa4>
 8002032:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002036:	e005      	b.n	8002044 <HAL_DMA_Abort_IT+0xa4>
 8002038:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800203c:	e002      	b.n	8002044 <HAL_DMA_Abort_IT+0xa4>
 800203e:	2310      	movs	r3, #16
 8002040:	e000      	b.n	8002044 <HAL_DMA_Abort_IT+0xa4>
 8002042:	2301      	movs	r3, #1
 8002044:	4a11      	ldr	r2, [pc, #68]	@ (800208c <HAL_DMA_Abort_IT+0xec>)
 8002046:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	2201      	movs	r2, #1
 800204c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	2200      	movs	r2, #0
 8002054:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800205c:	2b00      	cmp	r3, #0
 800205e:	d003      	beq.n	8002068 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002064:	6878      	ldr	r0, [r7, #4]
 8002066:	4798      	blx	r3
    } 
  }
  return status;
 8002068:	7bfb      	ldrb	r3, [r7, #15]
}
 800206a:	4618      	mov	r0, r3
 800206c:	3710      	adds	r7, #16
 800206e:	46bd      	mov	sp, r7
 8002070:	bd80      	pop	{r7, pc}
 8002072:	bf00      	nop
 8002074:	40020008 	.word	0x40020008
 8002078:	4002001c 	.word	0x4002001c
 800207c:	40020030 	.word	0x40020030
 8002080:	40020044 	.word	0x40020044
 8002084:	40020058 	.word	0x40020058
 8002088:	4002006c 	.word	0x4002006c
 800208c:	40020000 	.word	0x40020000

08002090 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002090:	b480      	push	{r7}
 8002092:	b08b      	sub	sp, #44	@ 0x2c
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
 8002098:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800209a:	2300      	movs	r3, #0
 800209c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800209e:	2300      	movs	r3, #0
 80020a0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80020a2:	e169      	b.n	8002378 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80020a4:	2201      	movs	r2, #1
 80020a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020a8:	fa02 f303 	lsl.w	r3, r2, r3
 80020ac:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	69fa      	ldr	r2, [r7, #28]
 80020b4:	4013      	ands	r3, r2
 80020b6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80020b8:	69ba      	ldr	r2, [r7, #24]
 80020ba:	69fb      	ldr	r3, [r7, #28]
 80020bc:	429a      	cmp	r2, r3
 80020be:	f040 8158 	bne.w	8002372 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80020c2:	683b      	ldr	r3, [r7, #0]
 80020c4:	685b      	ldr	r3, [r3, #4]
 80020c6:	4a9a      	ldr	r2, [pc, #616]	@ (8002330 <HAL_GPIO_Init+0x2a0>)
 80020c8:	4293      	cmp	r3, r2
 80020ca:	d05e      	beq.n	800218a <HAL_GPIO_Init+0xfa>
 80020cc:	4a98      	ldr	r2, [pc, #608]	@ (8002330 <HAL_GPIO_Init+0x2a0>)
 80020ce:	4293      	cmp	r3, r2
 80020d0:	d875      	bhi.n	80021be <HAL_GPIO_Init+0x12e>
 80020d2:	4a98      	ldr	r2, [pc, #608]	@ (8002334 <HAL_GPIO_Init+0x2a4>)
 80020d4:	4293      	cmp	r3, r2
 80020d6:	d058      	beq.n	800218a <HAL_GPIO_Init+0xfa>
 80020d8:	4a96      	ldr	r2, [pc, #600]	@ (8002334 <HAL_GPIO_Init+0x2a4>)
 80020da:	4293      	cmp	r3, r2
 80020dc:	d86f      	bhi.n	80021be <HAL_GPIO_Init+0x12e>
 80020de:	4a96      	ldr	r2, [pc, #600]	@ (8002338 <HAL_GPIO_Init+0x2a8>)
 80020e0:	4293      	cmp	r3, r2
 80020e2:	d052      	beq.n	800218a <HAL_GPIO_Init+0xfa>
 80020e4:	4a94      	ldr	r2, [pc, #592]	@ (8002338 <HAL_GPIO_Init+0x2a8>)
 80020e6:	4293      	cmp	r3, r2
 80020e8:	d869      	bhi.n	80021be <HAL_GPIO_Init+0x12e>
 80020ea:	4a94      	ldr	r2, [pc, #592]	@ (800233c <HAL_GPIO_Init+0x2ac>)
 80020ec:	4293      	cmp	r3, r2
 80020ee:	d04c      	beq.n	800218a <HAL_GPIO_Init+0xfa>
 80020f0:	4a92      	ldr	r2, [pc, #584]	@ (800233c <HAL_GPIO_Init+0x2ac>)
 80020f2:	4293      	cmp	r3, r2
 80020f4:	d863      	bhi.n	80021be <HAL_GPIO_Init+0x12e>
 80020f6:	4a92      	ldr	r2, [pc, #584]	@ (8002340 <HAL_GPIO_Init+0x2b0>)
 80020f8:	4293      	cmp	r3, r2
 80020fa:	d046      	beq.n	800218a <HAL_GPIO_Init+0xfa>
 80020fc:	4a90      	ldr	r2, [pc, #576]	@ (8002340 <HAL_GPIO_Init+0x2b0>)
 80020fe:	4293      	cmp	r3, r2
 8002100:	d85d      	bhi.n	80021be <HAL_GPIO_Init+0x12e>
 8002102:	2b12      	cmp	r3, #18
 8002104:	d82a      	bhi.n	800215c <HAL_GPIO_Init+0xcc>
 8002106:	2b12      	cmp	r3, #18
 8002108:	d859      	bhi.n	80021be <HAL_GPIO_Init+0x12e>
 800210a:	a201      	add	r2, pc, #4	@ (adr r2, 8002110 <HAL_GPIO_Init+0x80>)
 800210c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002110:	0800218b 	.word	0x0800218b
 8002114:	08002165 	.word	0x08002165
 8002118:	08002177 	.word	0x08002177
 800211c:	080021b9 	.word	0x080021b9
 8002120:	080021bf 	.word	0x080021bf
 8002124:	080021bf 	.word	0x080021bf
 8002128:	080021bf 	.word	0x080021bf
 800212c:	080021bf 	.word	0x080021bf
 8002130:	080021bf 	.word	0x080021bf
 8002134:	080021bf 	.word	0x080021bf
 8002138:	080021bf 	.word	0x080021bf
 800213c:	080021bf 	.word	0x080021bf
 8002140:	080021bf 	.word	0x080021bf
 8002144:	080021bf 	.word	0x080021bf
 8002148:	080021bf 	.word	0x080021bf
 800214c:	080021bf 	.word	0x080021bf
 8002150:	080021bf 	.word	0x080021bf
 8002154:	0800216d 	.word	0x0800216d
 8002158:	08002181 	.word	0x08002181
 800215c:	4a79      	ldr	r2, [pc, #484]	@ (8002344 <HAL_GPIO_Init+0x2b4>)
 800215e:	4293      	cmp	r3, r2
 8002160:	d013      	beq.n	800218a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002162:	e02c      	b.n	80021be <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002164:	683b      	ldr	r3, [r7, #0]
 8002166:	68db      	ldr	r3, [r3, #12]
 8002168:	623b      	str	r3, [r7, #32]
          break;
 800216a:	e029      	b.n	80021c0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800216c:	683b      	ldr	r3, [r7, #0]
 800216e:	68db      	ldr	r3, [r3, #12]
 8002170:	3304      	adds	r3, #4
 8002172:	623b      	str	r3, [r7, #32]
          break;
 8002174:	e024      	b.n	80021c0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002176:	683b      	ldr	r3, [r7, #0]
 8002178:	68db      	ldr	r3, [r3, #12]
 800217a:	3308      	adds	r3, #8
 800217c:	623b      	str	r3, [r7, #32]
          break;
 800217e:	e01f      	b.n	80021c0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	68db      	ldr	r3, [r3, #12]
 8002184:	330c      	adds	r3, #12
 8002186:	623b      	str	r3, [r7, #32]
          break;
 8002188:	e01a      	b.n	80021c0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800218a:	683b      	ldr	r3, [r7, #0]
 800218c:	689b      	ldr	r3, [r3, #8]
 800218e:	2b00      	cmp	r3, #0
 8002190:	d102      	bne.n	8002198 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002192:	2304      	movs	r3, #4
 8002194:	623b      	str	r3, [r7, #32]
          break;
 8002196:	e013      	b.n	80021c0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002198:	683b      	ldr	r3, [r7, #0]
 800219a:	689b      	ldr	r3, [r3, #8]
 800219c:	2b01      	cmp	r3, #1
 800219e:	d105      	bne.n	80021ac <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80021a0:	2308      	movs	r3, #8
 80021a2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	69fa      	ldr	r2, [r7, #28]
 80021a8:	611a      	str	r2, [r3, #16]
          break;
 80021aa:	e009      	b.n	80021c0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80021ac:	2308      	movs	r3, #8
 80021ae:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	69fa      	ldr	r2, [r7, #28]
 80021b4:	615a      	str	r2, [r3, #20]
          break;
 80021b6:	e003      	b.n	80021c0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80021b8:	2300      	movs	r3, #0
 80021ba:	623b      	str	r3, [r7, #32]
          break;
 80021bc:	e000      	b.n	80021c0 <HAL_GPIO_Init+0x130>
          break;
 80021be:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80021c0:	69bb      	ldr	r3, [r7, #24]
 80021c2:	2bff      	cmp	r3, #255	@ 0xff
 80021c4:	d801      	bhi.n	80021ca <HAL_GPIO_Init+0x13a>
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	e001      	b.n	80021ce <HAL_GPIO_Init+0x13e>
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	3304      	adds	r3, #4
 80021ce:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80021d0:	69bb      	ldr	r3, [r7, #24]
 80021d2:	2bff      	cmp	r3, #255	@ 0xff
 80021d4:	d802      	bhi.n	80021dc <HAL_GPIO_Init+0x14c>
 80021d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021d8:	009b      	lsls	r3, r3, #2
 80021da:	e002      	b.n	80021e2 <HAL_GPIO_Init+0x152>
 80021dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021de:	3b08      	subs	r3, #8
 80021e0:	009b      	lsls	r3, r3, #2
 80021e2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80021e4:	697b      	ldr	r3, [r7, #20]
 80021e6:	681a      	ldr	r2, [r3, #0]
 80021e8:	210f      	movs	r1, #15
 80021ea:	693b      	ldr	r3, [r7, #16]
 80021ec:	fa01 f303 	lsl.w	r3, r1, r3
 80021f0:	43db      	mvns	r3, r3
 80021f2:	401a      	ands	r2, r3
 80021f4:	6a39      	ldr	r1, [r7, #32]
 80021f6:	693b      	ldr	r3, [r7, #16]
 80021f8:	fa01 f303 	lsl.w	r3, r1, r3
 80021fc:	431a      	orrs	r2, r3
 80021fe:	697b      	ldr	r3, [r7, #20]
 8002200:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002202:	683b      	ldr	r3, [r7, #0]
 8002204:	685b      	ldr	r3, [r3, #4]
 8002206:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800220a:	2b00      	cmp	r3, #0
 800220c:	f000 80b1 	beq.w	8002372 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002210:	4b4d      	ldr	r3, [pc, #308]	@ (8002348 <HAL_GPIO_Init+0x2b8>)
 8002212:	699b      	ldr	r3, [r3, #24]
 8002214:	4a4c      	ldr	r2, [pc, #304]	@ (8002348 <HAL_GPIO_Init+0x2b8>)
 8002216:	f043 0301 	orr.w	r3, r3, #1
 800221a:	6193      	str	r3, [r2, #24]
 800221c:	4b4a      	ldr	r3, [pc, #296]	@ (8002348 <HAL_GPIO_Init+0x2b8>)
 800221e:	699b      	ldr	r3, [r3, #24]
 8002220:	f003 0301 	and.w	r3, r3, #1
 8002224:	60bb      	str	r3, [r7, #8]
 8002226:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002228:	4a48      	ldr	r2, [pc, #288]	@ (800234c <HAL_GPIO_Init+0x2bc>)
 800222a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800222c:	089b      	lsrs	r3, r3, #2
 800222e:	3302      	adds	r3, #2
 8002230:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002234:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002236:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002238:	f003 0303 	and.w	r3, r3, #3
 800223c:	009b      	lsls	r3, r3, #2
 800223e:	220f      	movs	r2, #15
 8002240:	fa02 f303 	lsl.w	r3, r2, r3
 8002244:	43db      	mvns	r3, r3
 8002246:	68fa      	ldr	r2, [r7, #12]
 8002248:	4013      	ands	r3, r2
 800224a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	4a40      	ldr	r2, [pc, #256]	@ (8002350 <HAL_GPIO_Init+0x2c0>)
 8002250:	4293      	cmp	r3, r2
 8002252:	d013      	beq.n	800227c <HAL_GPIO_Init+0x1ec>
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	4a3f      	ldr	r2, [pc, #252]	@ (8002354 <HAL_GPIO_Init+0x2c4>)
 8002258:	4293      	cmp	r3, r2
 800225a:	d00d      	beq.n	8002278 <HAL_GPIO_Init+0x1e8>
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	4a3e      	ldr	r2, [pc, #248]	@ (8002358 <HAL_GPIO_Init+0x2c8>)
 8002260:	4293      	cmp	r3, r2
 8002262:	d007      	beq.n	8002274 <HAL_GPIO_Init+0x1e4>
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	4a3d      	ldr	r2, [pc, #244]	@ (800235c <HAL_GPIO_Init+0x2cc>)
 8002268:	4293      	cmp	r3, r2
 800226a:	d101      	bne.n	8002270 <HAL_GPIO_Init+0x1e0>
 800226c:	2303      	movs	r3, #3
 800226e:	e006      	b.n	800227e <HAL_GPIO_Init+0x1ee>
 8002270:	2304      	movs	r3, #4
 8002272:	e004      	b.n	800227e <HAL_GPIO_Init+0x1ee>
 8002274:	2302      	movs	r3, #2
 8002276:	e002      	b.n	800227e <HAL_GPIO_Init+0x1ee>
 8002278:	2301      	movs	r3, #1
 800227a:	e000      	b.n	800227e <HAL_GPIO_Init+0x1ee>
 800227c:	2300      	movs	r3, #0
 800227e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002280:	f002 0203 	and.w	r2, r2, #3
 8002284:	0092      	lsls	r2, r2, #2
 8002286:	4093      	lsls	r3, r2
 8002288:	68fa      	ldr	r2, [r7, #12]
 800228a:	4313      	orrs	r3, r2
 800228c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800228e:	492f      	ldr	r1, [pc, #188]	@ (800234c <HAL_GPIO_Init+0x2bc>)
 8002290:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002292:	089b      	lsrs	r3, r3, #2
 8002294:	3302      	adds	r3, #2
 8002296:	68fa      	ldr	r2, [r7, #12]
 8002298:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800229c:	683b      	ldr	r3, [r7, #0]
 800229e:	685b      	ldr	r3, [r3, #4]
 80022a0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d006      	beq.n	80022b6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80022a8:	4b2d      	ldr	r3, [pc, #180]	@ (8002360 <HAL_GPIO_Init+0x2d0>)
 80022aa:	689a      	ldr	r2, [r3, #8]
 80022ac:	492c      	ldr	r1, [pc, #176]	@ (8002360 <HAL_GPIO_Init+0x2d0>)
 80022ae:	69bb      	ldr	r3, [r7, #24]
 80022b0:	4313      	orrs	r3, r2
 80022b2:	608b      	str	r3, [r1, #8]
 80022b4:	e006      	b.n	80022c4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80022b6:	4b2a      	ldr	r3, [pc, #168]	@ (8002360 <HAL_GPIO_Init+0x2d0>)
 80022b8:	689a      	ldr	r2, [r3, #8]
 80022ba:	69bb      	ldr	r3, [r7, #24]
 80022bc:	43db      	mvns	r3, r3
 80022be:	4928      	ldr	r1, [pc, #160]	@ (8002360 <HAL_GPIO_Init+0x2d0>)
 80022c0:	4013      	ands	r3, r2
 80022c2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	685b      	ldr	r3, [r3, #4]
 80022c8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d006      	beq.n	80022de <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80022d0:	4b23      	ldr	r3, [pc, #140]	@ (8002360 <HAL_GPIO_Init+0x2d0>)
 80022d2:	68da      	ldr	r2, [r3, #12]
 80022d4:	4922      	ldr	r1, [pc, #136]	@ (8002360 <HAL_GPIO_Init+0x2d0>)
 80022d6:	69bb      	ldr	r3, [r7, #24]
 80022d8:	4313      	orrs	r3, r2
 80022da:	60cb      	str	r3, [r1, #12]
 80022dc:	e006      	b.n	80022ec <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80022de:	4b20      	ldr	r3, [pc, #128]	@ (8002360 <HAL_GPIO_Init+0x2d0>)
 80022e0:	68da      	ldr	r2, [r3, #12]
 80022e2:	69bb      	ldr	r3, [r7, #24]
 80022e4:	43db      	mvns	r3, r3
 80022e6:	491e      	ldr	r1, [pc, #120]	@ (8002360 <HAL_GPIO_Init+0x2d0>)
 80022e8:	4013      	ands	r3, r2
 80022ea:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80022ec:	683b      	ldr	r3, [r7, #0]
 80022ee:	685b      	ldr	r3, [r3, #4]
 80022f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	d006      	beq.n	8002306 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80022f8:	4b19      	ldr	r3, [pc, #100]	@ (8002360 <HAL_GPIO_Init+0x2d0>)
 80022fa:	685a      	ldr	r2, [r3, #4]
 80022fc:	4918      	ldr	r1, [pc, #96]	@ (8002360 <HAL_GPIO_Init+0x2d0>)
 80022fe:	69bb      	ldr	r3, [r7, #24]
 8002300:	4313      	orrs	r3, r2
 8002302:	604b      	str	r3, [r1, #4]
 8002304:	e006      	b.n	8002314 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002306:	4b16      	ldr	r3, [pc, #88]	@ (8002360 <HAL_GPIO_Init+0x2d0>)
 8002308:	685a      	ldr	r2, [r3, #4]
 800230a:	69bb      	ldr	r3, [r7, #24]
 800230c:	43db      	mvns	r3, r3
 800230e:	4914      	ldr	r1, [pc, #80]	@ (8002360 <HAL_GPIO_Init+0x2d0>)
 8002310:	4013      	ands	r3, r2
 8002312:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002314:	683b      	ldr	r3, [r7, #0]
 8002316:	685b      	ldr	r3, [r3, #4]
 8002318:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800231c:	2b00      	cmp	r3, #0
 800231e:	d021      	beq.n	8002364 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002320:	4b0f      	ldr	r3, [pc, #60]	@ (8002360 <HAL_GPIO_Init+0x2d0>)
 8002322:	681a      	ldr	r2, [r3, #0]
 8002324:	490e      	ldr	r1, [pc, #56]	@ (8002360 <HAL_GPIO_Init+0x2d0>)
 8002326:	69bb      	ldr	r3, [r7, #24]
 8002328:	4313      	orrs	r3, r2
 800232a:	600b      	str	r3, [r1, #0]
 800232c:	e021      	b.n	8002372 <HAL_GPIO_Init+0x2e2>
 800232e:	bf00      	nop
 8002330:	10320000 	.word	0x10320000
 8002334:	10310000 	.word	0x10310000
 8002338:	10220000 	.word	0x10220000
 800233c:	10210000 	.word	0x10210000
 8002340:	10120000 	.word	0x10120000
 8002344:	10110000 	.word	0x10110000
 8002348:	40021000 	.word	0x40021000
 800234c:	40010000 	.word	0x40010000
 8002350:	40010800 	.word	0x40010800
 8002354:	40010c00 	.word	0x40010c00
 8002358:	40011000 	.word	0x40011000
 800235c:	40011400 	.word	0x40011400
 8002360:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002364:	4b0b      	ldr	r3, [pc, #44]	@ (8002394 <HAL_GPIO_Init+0x304>)
 8002366:	681a      	ldr	r2, [r3, #0]
 8002368:	69bb      	ldr	r3, [r7, #24]
 800236a:	43db      	mvns	r3, r3
 800236c:	4909      	ldr	r1, [pc, #36]	@ (8002394 <HAL_GPIO_Init+0x304>)
 800236e:	4013      	ands	r3, r2
 8002370:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002372:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002374:	3301      	adds	r3, #1
 8002376:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002378:	683b      	ldr	r3, [r7, #0]
 800237a:	681a      	ldr	r2, [r3, #0]
 800237c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800237e:	fa22 f303 	lsr.w	r3, r2, r3
 8002382:	2b00      	cmp	r3, #0
 8002384:	f47f ae8e 	bne.w	80020a4 <HAL_GPIO_Init+0x14>
  }
}
 8002388:	bf00      	nop
 800238a:	bf00      	nop
 800238c:	372c      	adds	r7, #44	@ 0x2c
 800238e:	46bd      	mov	sp, r7
 8002390:	bc80      	pop	{r7}
 8002392:	4770      	bx	lr
 8002394:	40010400 	.word	0x40010400

08002398 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002398:	b480      	push	{r7}
 800239a:	b083      	sub	sp, #12
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
 80023a0:	460b      	mov	r3, r1
 80023a2:	807b      	strh	r3, [r7, #2]
 80023a4:	4613      	mov	r3, r2
 80023a6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80023a8:	787b      	ldrb	r3, [r7, #1]
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d003      	beq.n	80023b6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80023ae:	887a      	ldrh	r2, [r7, #2]
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80023b4:	e003      	b.n	80023be <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80023b6:	887b      	ldrh	r3, [r7, #2]
 80023b8:	041a      	lsls	r2, r3, #16
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	611a      	str	r2, [r3, #16]
}
 80023be:	bf00      	nop
 80023c0:	370c      	adds	r7, #12
 80023c2:	46bd      	mov	sp, r7
 80023c4:	bc80      	pop	{r7}
 80023c6:	4770      	bx	lr

080023c8 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80023c8:	b480      	push	{r7}
 80023ca:	b085      	sub	sp, #20
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
 80023d0:	460b      	mov	r3, r1
 80023d2:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	68db      	ldr	r3, [r3, #12]
 80023d8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80023da:	887a      	ldrh	r2, [r7, #2]
 80023dc:	68fb      	ldr	r3, [r7, #12]
 80023de:	4013      	ands	r3, r2
 80023e0:	041a      	lsls	r2, r3, #16
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	43d9      	mvns	r1, r3
 80023e6:	887b      	ldrh	r3, [r7, #2]
 80023e8:	400b      	ands	r3, r1
 80023ea:	431a      	orrs	r2, r3
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	611a      	str	r2, [r3, #16]
}
 80023f0:	bf00      	nop
 80023f2:	3714      	adds	r7, #20
 80023f4:	46bd      	mov	sp, r7
 80023f6:	bc80      	pop	{r7}
 80023f8:	4770      	bx	lr

080023fa <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 80023fa:	b580      	push	{r7, lr}
 80023fc:	b084      	sub	sp, #16
 80023fe:	af00      	add	r7, sp, #0
 8002400:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	2b00      	cmp	r3, #0
 8002406:	d101      	bne.n	800240c <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8002408:	2301      	movs	r3, #1
 800240a:	e034      	b.n	8002476 <HAL_IWDG_Init+0x7c>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 8002414:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f245 5255 	movw	r2, #21845	@ 0x5555
 800241e:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	687a      	ldr	r2, [r7, #4]
 8002426:	6852      	ldr	r2, [r2, #4]
 8002428:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	687a      	ldr	r2, [r7, #4]
 8002430:	6892      	ldr	r2, [r2, #8]
 8002432:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8002434:	f7fe fe08 	bl	8001048 <HAL_GetTick>
 8002438:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800243a:	e00f      	b.n	800245c <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 800243c:	f7fe fe04 	bl	8001048 <HAL_GetTick>
 8002440:	4602      	mov	r2, r0
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	1ad3      	subs	r3, r2, r3
 8002446:	2b27      	cmp	r3, #39	@ 0x27
 8002448:	d908      	bls.n	800245c <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	68db      	ldr	r3, [r3, #12]
 8002450:	f003 0303 	and.w	r3, r3, #3
 8002454:	2b00      	cmp	r3, #0
 8002456:	d001      	beq.n	800245c <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 8002458:	2303      	movs	r3, #3
 800245a:	e00c      	b.n	8002476 <HAL_IWDG_Init+0x7c>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	68db      	ldr	r3, [r3, #12]
 8002462:	f003 0303 	and.w	r3, r3, #3
 8002466:	2b00      	cmp	r3, #0
 8002468:	d1e8      	bne.n	800243c <HAL_IWDG_Init+0x42>
      }
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8002472:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8002474:	2300      	movs	r3, #0
}
 8002476:	4618      	mov	r0, r3
 8002478:	3710      	adds	r7, #16
 800247a:	46bd      	mov	sp, r7
 800247c:	bd80      	pop	{r7, pc}

0800247e <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 800247e:	b480      	push	{r7}
 8002480:	b083      	sub	sp, #12
 8002482:	af00      	add	r7, sp, #0
 8002484:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 800248e:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8002490:	2300      	movs	r3, #0
}
 8002492:	4618      	mov	r0, r3
 8002494:	370c      	adds	r7, #12
 8002496:	46bd      	mov	sp, r7
 8002498:	bc80      	pop	{r7}
 800249a:	4770      	bx	lr

0800249c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b086      	sub	sp, #24
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d101      	bne.n	80024ae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80024aa:	2301      	movs	r3, #1
 80024ac:	e272      	b.n	8002994 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f003 0301 	and.w	r3, r3, #1
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	f000 8087 	beq.w	80025ca <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80024bc:	4b92      	ldr	r3, [pc, #584]	@ (8002708 <HAL_RCC_OscConfig+0x26c>)
 80024be:	685b      	ldr	r3, [r3, #4]
 80024c0:	f003 030c 	and.w	r3, r3, #12
 80024c4:	2b04      	cmp	r3, #4
 80024c6:	d00c      	beq.n	80024e2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80024c8:	4b8f      	ldr	r3, [pc, #572]	@ (8002708 <HAL_RCC_OscConfig+0x26c>)
 80024ca:	685b      	ldr	r3, [r3, #4]
 80024cc:	f003 030c 	and.w	r3, r3, #12
 80024d0:	2b08      	cmp	r3, #8
 80024d2:	d112      	bne.n	80024fa <HAL_RCC_OscConfig+0x5e>
 80024d4:	4b8c      	ldr	r3, [pc, #560]	@ (8002708 <HAL_RCC_OscConfig+0x26c>)
 80024d6:	685b      	ldr	r3, [r3, #4]
 80024d8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80024dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80024e0:	d10b      	bne.n	80024fa <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024e2:	4b89      	ldr	r3, [pc, #548]	@ (8002708 <HAL_RCC_OscConfig+0x26c>)
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d06c      	beq.n	80025c8 <HAL_RCC_OscConfig+0x12c>
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	685b      	ldr	r3, [r3, #4]
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d168      	bne.n	80025c8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80024f6:	2301      	movs	r3, #1
 80024f8:	e24c      	b.n	8002994 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	685b      	ldr	r3, [r3, #4]
 80024fe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002502:	d106      	bne.n	8002512 <HAL_RCC_OscConfig+0x76>
 8002504:	4b80      	ldr	r3, [pc, #512]	@ (8002708 <HAL_RCC_OscConfig+0x26c>)
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	4a7f      	ldr	r2, [pc, #508]	@ (8002708 <HAL_RCC_OscConfig+0x26c>)
 800250a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800250e:	6013      	str	r3, [r2, #0]
 8002510:	e02e      	b.n	8002570 <HAL_RCC_OscConfig+0xd4>
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	685b      	ldr	r3, [r3, #4]
 8002516:	2b00      	cmp	r3, #0
 8002518:	d10c      	bne.n	8002534 <HAL_RCC_OscConfig+0x98>
 800251a:	4b7b      	ldr	r3, [pc, #492]	@ (8002708 <HAL_RCC_OscConfig+0x26c>)
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	4a7a      	ldr	r2, [pc, #488]	@ (8002708 <HAL_RCC_OscConfig+0x26c>)
 8002520:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002524:	6013      	str	r3, [r2, #0]
 8002526:	4b78      	ldr	r3, [pc, #480]	@ (8002708 <HAL_RCC_OscConfig+0x26c>)
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	4a77      	ldr	r2, [pc, #476]	@ (8002708 <HAL_RCC_OscConfig+0x26c>)
 800252c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002530:	6013      	str	r3, [r2, #0]
 8002532:	e01d      	b.n	8002570 <HAL_RCC_OscConfig+0xd4>
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	685b      	ldr	r3, [r3, #4]
 8002538:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800253c:	d10c      	bne.n	8002558 <HAL_RCC_OscConfig+0xbc>
 800253e:	4b72      	ldr	r3, [pc, #456]	@ (8002708 <HAL_RCC_OscConfig+0x26c>)
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	4a71      	ldr	r2, [pc, #452]	@ (8002708 <HAL_RCC_OscConfig+0x26c>)
 8002544:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002548:	6013      	str	r3, [r2, #0]
 800254a:	4b6f      	ldr	r3, [pc, #444]	@ (8002708 <HAL_RCC_OscConfig+0x26c>)
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	4a6e      	ldr	r2, [pc, #440]	@ (8002708 <HAL_RCC_OscConfig+0x26c>)
 8002550:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002554:	6013      	str	r3, [r2, #0]
 8002556:	e00b      	b.n	8002570 <HAL_RCC_OscConfig+0xd4>
 8002558:	4b6b      	ldr	r3, [pc, #428]	@ (8002708 <HAL_RCC_OscConfig+0x26c>)
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	4a6a      	ldr	r2, [pc, #424]	@ (8002708 <HAL_RCC_OscConfig+0x26c>)
 800255e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002562:	6013      	str	r3, [r2, #0]
 8002564:	4b68      	ldr	r3, [pc, #416]	@ (8002708 <HAL_RCC_OscConfig+0x26c>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	4a67      	ldr	r2, [pc, #412]	@ (8002708 <HAL_RCC_OscConfig+0x26c>)
 800256a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800256e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	685b      	ldr	r3, [r3, #4]
 8002574:	2b00      	cmp	r3, #0
 8002576:	d013      	beq.n	80025a0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002578:	f7fe fd66 	bl	8001048 <HAL_GetTick>
 800257c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800257e:	e008      	b.n	8002592 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002580:	f7fe fd62 	bl	8001048 <HAL_GetTick>
 8002584:	4602      	mov	r2, r0
 8002586:	693b      	ldr	r3, [r7, #16]
 8002588:	1ad3      	subs	r3, r2, r3
 800258a:	2b64      	cmp	r3, #100	@ 0x64
 800258c:	d901      	bls.n	8002592 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800258e:	2303      	movs	r3, #3
 8002590:	e200      	b.n	8002994 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002592:	4b5d      	ldr	r3, [pc, #372]	@ (8002708 <HAL_RCC_OscConfig+0x26c>)
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800259a:	2b00      	cmp	r3, #0
 800259c:	d0f0      	beq.n	8002580 <HAL_RCC_OscConfig+0xe4>
 800259e:	e014      	b.n	80025ca <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025a0:	f7fe fd52 	bl	8001048 <HAL_GetTick>
 80025a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80025a6:	e008      	b.n	80025ba <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80025a8:	f7fe fd4e 	bl	8001048 <HAL_GetTick>
 80025ac:	4602      	mov	r2, r0
 80025ae:	693b      	ldr	r3, [r7, #16]
 80025b0:	1ad3      	subs	r3, r2, r3
 80025b2:	2b64      	cmp	r3, #100	@ 0x64
 80025b4:	d901      	bls.n	80025ba <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80025b6:	2303      	movs	r3, #3
 80025b8:	e1ec      	b.n	8002994 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80025ba:	4b53      	ldr	r3, [pc, #332]	@ (8002708 <HAL_RCC_OscConfig+0x26c>)
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d1f0      	bne.n	80025a8 <HAL_RCC_OscConfig+0x10c>
 80025c6:	e000      	b.n	80025ca <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025c8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f003 0302 	and.w	r3, r3, #2
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d063      	beq.n	800269e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80025d6:	4b4c      	ldr	r3, [pc, #304]	@ (8002708 <HAL_RCC_OscConfig+0x26c>)
 80025d8:	685b      	ldr	r3, [r3, #4]
 80025da:	f003 030c 	and.w	r3, r3, #12
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d00b      	beq.n	80025fa <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80025e2:	4b49      	ldr	r3, [pc, #292]	@ (8002708 <HAL_RCC_OscConfig+0x26c>)
 80025e4:	685b      	ldr	r3, [r3, #4]
 80025e6:	f003 030c 	and.w	r3, r3, #12
 80025ea:	2b08      	cmp	r3, #8
 80025ec:	d11c      	bne.n	8002628 <HAL_RCC_OscConfig+0x18c>
 80025ee:	4b46      	ldr	r3, [pc, #280]	@ (8002708 <HAL_RCC_OscConfig+0x26c>)
 80025f0:	685b      	ldr	r3, [r3, #4]
 80025f2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d116      	bne.n	8002628 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80025fa:	4b43      	ldr	r3, [pc, #268]	@ (8002708 <HAL_RCC_OscConfig+0x26c>)
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f003 0302 	and.w	r3, r3, #2
 8002602:	2b00      	cmp	r3, #0
 8002604:	d005      	beq.n	8002612 <HAL_RCC_OscConfig+0x176>
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	691b      	ldr	r3, [r3, #16]
 800260a:	2b01      	cmp	r3, #1
 800260c:	d001      	beq.n	8002612 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800260e:	2301      	movs	r3, #1
 8002610:	e1c0      	b.n	8002994 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002612:	4b3d      	ldr	r3, [pc, #244]	@ (8002708 <HAL_RCC_OscConfig+0x26c>)
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	695b      	ldr	r3, [r3, #20]
 800261e:	00db      	lsls	r3, r3, #3
 8002620:	4939      	ldr	r1, [pc, #228]	@ (8002708 <HAL_RCC_OscConfig+0x26c>)
 8002622:	4313      	orrs	r3, r2
 8002624:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002626:	e03a      	b.n	800269e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	691b      	ldr	r3, [r3, #16]
 800262c:	2b00      	cmp	r3, #0
 800262e:	d020      	beq.n	8002672 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002630:	4b36      	ldr	r3, [pc, #216]	@ (800270c <HAL_RCC_OscConfig+0x270>)
 8002632:	2201      	movs	r2, #1
 8002634:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002636:	f7fe fd07 	bl	8001048 <HAL_GetTick>
 800263a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800263c:	e008      	b.n	8002650 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800263e:	f7fe fd03 	bl	8001048 <HAL_GetTick>
 8002642:	4602      	mov	r2, r0
 8002644:	693b      	ldr	r3, [r7, #16]
 8002646:	1ad3      	subs	r3, r2, r3
 8002648:	2b02      	cmp	r3, #2
 800264a:	d901      	bls.n	8002650 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800264c:	2303      	movs	r3, #3
 800264e:	e1a1      	b.n	8002994 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002650:	4b2d      	ldr	r3, [pc, #180]	@ (8002708 <HAL_RCC_OscConfig+0x26c>)
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f003 0302 	and.w	r3, r3, #2
 8002658:	2b00      	cmp	r3, #0
 800265a:	d0f0      	beq.n	800263e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800265c:	4b2a      	ldr	r3, [pc, #168]	@ (8002708 <HAL_RCC_OscConfig+0x26c>)
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	695b      	ldr	r3, [r3, #20]
 8002668:	00db      	lsls	r3, r3, #3
 800266a:	4927      	ldr	r1, [pc, #156]	@ (8002708 <HAL_RCC_OscConfig+0x26c>)
 800266c:	4313      	orrs	r3, r2
 800266e:	600b      	str	r3, [r1, #0]
 8002670:	e015      	b.n	800269e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002672:	4b26      	ldr	r3, [pc, #152]	@ (800270c <HAL_RCC_OscConfig+0x270>)
 8002674:	2200      	movs	r2, #0
 8002676:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002678:	f7fe fce6 	bl	8001048 <HAL_GetTick>
 800267c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800267e:	e008      	b.n	8002692 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002680:	f7fe fce2 	bl	8001048 <HAL_GetTick>
 8002684:	4602      	mov	r2, r0
 8002686:	693b      	ldr	r3, [r7, #16]
 8002688:	1ad3      	subs	r3, r2, r3
 800268a:	2b02      	cmp	r3, #2
 800268c:	d901      	bls.n	8002692 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800268e:	2303      	movs	r3, #3
 8002690:	e180      	b.n	8002994 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002692:	4b1d      	ldr	r3, [pc, #116]	@ (8002708 <HAL_RCC_OscConfig+0x26c>)
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f003 0302 	and.w	r3, r3, #2
 800269a:	2b00      	cmp	r3, #0
 800269c:	d1f0      	bne.n	8002680 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f003 0308 	and.w	r3, r3, #8
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d03a      	beq.n	8002720 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	699b      	ldr	r3, [r3, #24]
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d019      	beq.n	80026e6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80026b2:	4b17      	ldr	r3, [pc, #92]	@ (8002710 <HAL_RCC_OscConfig+0x274>)
 80026b4:	2201      	movs	r2, #1
 80026b6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026b8:	f7fe fcc6 	bl	8001048 <HAL_GetTick>
 80026bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026be:	e008      	b.n	80026d2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80026c0:	f7fe fcc2 	bl	8001048 <HAL_GetTick>
 80026c4:	4602      	mov	r2, r0
 80026c6:	693b      	ldr	r3, [r7, #16]
 80026c8:	1ad3      	subs	r3, r2, r3
 80026ca:	2b02      	cmp	r3, #2
 80026cc:	d901      	bls.n	80026d2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80026ce:	2303      	movs	r3, #3
 80026d0:	e160      	b.n	8002994 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026d2:	4b0d      	ldr	r3, [pc, #52]	@ (8002708 <HAL_RCC_OscConfig+0x26c>)
 80026d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026d6:	f003 0302 	and.w	r3, r3, #2
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d0f0      	beq.n	80026c0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80026de:	2001      	movs	r0, #1
 80026e0:	f000 face 	bl	8002c80 <RCC_Delay>
 80026e4:	e01c      	b.n	8002720 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80026e6:	4b0a      	ldr	r3, [pc, #40]	@ (8002710 <HAL_RCC_OscConfig+0x274>)
 80026e8:	2200      	movs	r2, #0
 80026ea:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026ec:	f7fe fcac 	bl	8001048 <HAL_GetTick>
 80026f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80026f2:	e00f      	b.n	8002714 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80026f4:	f7fe fca8 	bl	8001048 <HAL_GetTick>
 80026f8:	4602      	mov	r2, r0
 80026fa:	693b      	ldr	r3, [r7, #16]
 80026fc:	1ad3      	subs	r3, r2, r3
 80026fe:	2b02      	cmp	r3, #2
 8002700:	d908      	bls.n	8002714 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002702:	2303      	movs	r3, #3
 8002704:	e146      	b.n	8002994 <HAL_RCC_OscConfig+0x4f8>
 8002706:	bf00      	nop
 8002708:	40021000 	.word	0x40021000
 800270c:	42420000 	.word	0x42420000
 8002710:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002714:	4b92      	ldr	r3, [pc, #584]	@ (8002960 <HAL_RCC_OscConfig+0x4c4>)
 8002716:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002718:	f003 0302 	and.w	r3, r3, #2
 800271c:	2b00      	cmp	r3, #0
 800271e:	d1e9      	bne.n	80026f4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f003 0304 	and.w	r3, r3, #4
 8002728:	2b00      	cmp	r3, #0
 800272a:	f000 80a6 	beq.w	800287a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800272e:	2300      	movs	r3, #0
 8002730:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002732:	4b8b      	ldr	r3, [pc, #556]	@ (8002960 <HAL_RCC_OscConfig+0x4c4>)
 8002734:	69db      	ldr	r3, [r3, #28]
 8002736:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800273a:	2b00      	cmp	r3, #0
 800273c:	d10d      	bne.n	800275a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800273e:	4b88      	ldr	r3, [pc, #544]	@ (8002960 <HAL_RCC_OscConfig+0x4c4>)
 8002740:	69db      	ldr	r3, [r3, #28]
 8002742:	4a87      	ldr	r2, [pc, #540]	@ (8002960 <HAL_RCC_OscConfig+0x4c4>)
 8002744:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002748:	61d3      	str	r3, [r2, #28]
 800274a:	4b85      	ldr	r3, [pc, #532]	@ (8002960 <HAL_RCC_OscConfig+0x4c4>)
 800274c:	69db      	ldr	r3, [r3, #28]
 800274e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002752:	60bb      	str	r3, [r7, #8]
 8002754:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002756:	2301      	movs	r3, #1
 8002758:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800275a:	4b82      	ldr	r3, [pc, #520]	@ (8002964 <HAL_RCC_OscConfig+0x4c8>)
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002762:	2b00      	cmp	r3, #0
 8002764:	d118      	bne.n	8002798 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002766:	4b7f      	ldr	r3, [pc, #508]	@ (8002964 <HAL_RCC_OscConfig+0x4c8>)
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	4a7e      	ldr	r2, [pc, #504]	@ (8002964 <HAL_RCC_OscConfig+0x4c8>)
 800276c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002770:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002772:	f7fe fc69 	bl	8001048 <HAL_GetTick>
 8002776:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002778:	e008      	b.n	800278c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800277a:	f7fe fc65 	bl	8001048 <HAL_GetTick>
 800277e:	4602      	mov	r2, r0
 8002780:	693b      	ldr	r3, [r7, #16]
 8002782:	1ad3      	subs	r3, r2, r3
 8002784:	2b64      	cmp	r3, #100	@ 0x64
 8002786:	d901      	bls.n	800278c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002788:	2303      	movs	r3, #3
 800278a:	e103      	b.n	8002994 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800278c:	4b75      	ldr	r3, [pc, #468]	@ (8002964 <HAL_RCC_OscConfig+0x4c8>)
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002794:	2b00      	cmp	r3, #0
 8002796:	d0f0      	beq.n	800277a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	68db      	ldr	r3, [r3, #12]
 800279c:	2b01      	cmp	r3, #1
 800279e:	d106      	bne.n	80027ae <HAL_RCC_OscConfig+0x312>
 80027a0:	4b6f      	ldr	r3, [pc, #444]	@ (8002960 <HAL_RCC_OscConfig+0x4c4>)
 80027a2:	6a1b      	ldr	r3, [r3, #32]
 80027a4:	4a6e      	ldr	r2, [pc, #440]	@ (8002960 <HAL_RCC_OscConfig+0x4c4>)
 80027a6:	f043 0301 	orr.w	r3, r3, #1
 80027aa:	6213      	str	r3, [r2, #32]
 80027ac:	e02d      	b.n	800280a <HAL_RCC_OscConfig+0x36e>
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	68db      	ldr	r3, [r3, #12]
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d10c      	bne.n	80027d0 <HAL_RCC_OscConfig+0x334>
 80027b6:	4b6a      	ldr	r3, [pc, #424]	@ (8002960 <HAL_RCC_OscConfig+0x4c4>)
 80027b8:	6a1b      	ldr	r3, [r3, #32]
 80027ba:	4a69      	ldr	r2, [pc, #420]	@ (8002960 <HAL_RCC_OscConfig+0x4c4>)
 80027bc:	f023 0301 	bic.w	r3, r3, #1
 80027c0:	6213      	str	r3, [r2, #32]
 80027c2:	4b67      	ldr	r3, [pc, #412]	@ (8002960 <HAL_RCC_OscConfig+0x4c4>)
 80027c4:	6a1b      	ldr	r3, [r3, #32]
 80027c6:	4a66      	ldr	r2, [pc, #408]	@ (8002960 <HAL_RCC_OscConfig+0x4c4>)
 80027c8:	f023 0304 	bic.w	r3, r3, #4
 80027cc:	6213      	str	r3, [r2, #32]
 80027ce:	e01c      	b.n	800280a <HAL_RCC_OscConfig+0x36e>
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	68db      	ldr	r3, [r3, #12]
 80027d4:	2b05      	cmp	r3, #5
 80027d6:	d10c      	bne.n	80027f2 <HAL_RCC_OscConfig+0x356>
 80027d8:	4b61      	ldr	r3, [pc, #388]	@ (8002960 <HAL_RCC_OscConfig+0x4c4>)
 80027da:	6a1b      	ldr	r3, [r3, #32]
 80027dc:	4a60      	ldr	r2, [pc, #384]	@ (8002960 <HAL_RCC_OscConfig+0x4c4>)
 80027de:	f043 0304 	orr.w	r3, r3, #4
 80027e2:	6213      	str	r3, [r2, #32]
 80027e4:	4b5e      	ldr	r3, [pc, #376]	@ (8002960 <HAL_RCC_OscConfig+0x4c4>)
 80027e6:	6a1b      	ldr	r3, [r3, #32]
 80027e8:	4a5d      	ldr	r2, [pc, #372]	@ (8002960 <HAL_RCC_OscConfig+0x4c4>)
 80027ea:	f043 0301 	orr.w	r3, r3, #1
 80027ee:	6213      	str	r3, [r2, #32]
 80027f0:	e00b      	b.n	800280a <HAL_RCC_OscConfig+0x36e>
 80027f2:	4b5b      	ldr	r3, [pc, #364]	@ (8002960 <HAL_RCC_OscConfig+0x4c4>)
 80027f4:	6a1b      	ldr	r3, [r3, #32]
 80027f6:	4a5a      	ldr	r2, [pc, #360]	@ (8002960 <HAL_RCC_OscConfig+0x4c4>)
 80027f8:	f023 0301 	bic.w	r3, r3, #1
 80027fc:	6213      	str	r3, [r2, #32]
 80027fe:	4b58      	ldr	r3, [pc, #352]	@ (8002960 <HAL_RCC_OscConfig+0x4c4>)
 8002800:	6a1b      	ldr	r3, [r3, #32]
 8002802:	4a57      	ldr	r2, [pc, #348]	@ (8002960 <HAL_RCC_OscConfig+0x4c4>)
 8002804:	f023 0304 	bic.w	r3, r3, #4
 8002808:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	68db      	ldr	r3, [r3, #12]
 800280e:	2b00      	cmp	r3, #0
 8002810:	d015      	beq.n	800283e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002812:	f7fe fc19 	bl	8001048 <HAL_GetTick>
 8002816:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002818:	e00a      	b.n	8002830 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800281a:	f7fe fc15 	bl	8001048 <HAL_GetTick>
 800281e:	4602      	mov	r2, r0
 8002820:	693b      	ldr	r3, [r7, #16]
 8002822:	1ad3      	subs	r3, r2, r3
 8002824:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002828:	4293      	cmp	r3, r2
 800282a:	d901      	bls.n	8002830 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800282c:	2303      	movs	r3, #3
 800282e:	e0b1      	b.n	8002994 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002830:	4b4b      	ldr	r3, [pc, #300]	@ (8002960 <HAL_RCC_OscConfig+0x4c4>)
 8002832:	6a1b      	ldr	r3, [r3, #32]
 8002834:	f003 0302 	and.w	r3, r3, #2
 8002838:	2b00      	cmp	r3, #0
 800283a:	d0ee      	beq.n	800281a <HAL_RCC_OscConfig+0x37e>
 800283c:	e014      	b.n	8002868 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800283e:	f7fe fc03 	bl	8001048 <HAL_GetTick>
 8002842:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002844:	e00a      	b.n	800285c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002846:	f7fe fbff 	bl	8001048 <HAL_GetTick>
 800284a:	4602      	mov	r2, r0
 800284c:	693b      	ldr	r3, [r7, #16]
 800284e:	1ad3      	subs	r3, r2, r3
 8002850:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002854:	4293      	cmp	r3, r2
 8002856:	d901      	bls.n	800285c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002858:	2303      	movs	r3, #3
 800285a:	e09b      	b.n	8002994 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800285c:	4b40      	ldr	r3, [pc, #256]	@ (8002960 <HAL_RCC_OscConfig+0x4c4>)
 800285e:	6a1b      	ldr	r3, [r3, #32]
 8002860:	f003 0302 	and.w	r3, r3, #2
 8002864:	2b00      	cmp	r3, #0
 8002866:	d1ee      	bne.n	8002846 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002868:	7dfb      	ldrb	r3, [r7, #23]
 800286a:	2b01      	cmp	r3, #1
 800286c:	d105      	bne.n	800287a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800286e:	4b3c      	ldr	r3, [pc, #240]	@ (8002960 <HAL_RCC_OscConfig+0x4c4>)
 8002870:	69db      	ldr	r3, [r3, #28]
 8002872:	4a3b      	ldr	r2, [pc, #236]	@ (8002960 <HAL_RCC_OscConfig+0x4c4>)
 8002874:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002878:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	69db      	ldr	r3, [r3, #28]
 800287e:	2b00      	cmp	r3, #0
 8002880:	f000 8087 	beq.w	8002992 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002884:	4b36      	ldr	r3, [pc, #216]	@ (8002960 <HAL_RCC_OscConfig+0x4c4>)
 8002886:	685b      	ldr	r3, [r3, #4]
 8002888:	f003 030c 	and.w	r3, r3, #12
 800288c:	2b08      	cmp	r3, #8
 800288e:	d061      	beq.n	8002954 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	69db      	ldr	r3, [r3, #28]
 8002894:	2b02      	cmp	r3, #2
 8002896:	d146      	bne.n	8002926 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002898:	4b33      	ldr	r3, [pc, #204]	@ (8002968 <HAL_RCC_OscConfig+0x4cc>)
 800289a:	2200      	movs	r2, #0
 800289c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800289e:	f7fe fbd3 	bl	8001048 <HAL_GetTick>
 80028a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80028a4:	e008      	b.n	80028b8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80028a6:	f7fe fbcf 	bl	8001048 <HAL_GetTick>
 80028aa:	4602      	mov	r2, r0
 80028ac:	693b      	ldr	r3, [r7, #16]
 80028ae:	1ad3      	subs	r3, r2, r3
 80028b0:	2b02      	cmp	r3, #2
 80028b2:	d901      	bls.n	80028b8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80028b4:	2303      	movs	r3, #3
 80028b6:	e06d      	b.n	8002994 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80028b8:	4b29      	ldr	r3, [pc, #164]	@ (8002960 <HAL_RCC_OscConfig+0x4c4>)
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d1f0      	bne.n	80028a6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	6a1b      	ldr	r3, [r3, #32]
 80028c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80028cc:	d108      	bne.n	80028e0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80028ce:	4b24      	ldr	r3, [pc, #144]	@ (8002960 <HAL_RCC_OscConfig+0x4c4>)
 80028d0:	685b      	ldr	r3, [r3, #4]
 80028d2:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	689b      	ldr	r3, [r3, #8]
 80028da:	4921      	ldr	r1, [pc, #132]	@ (8002960 <HAL_RCC_OscConfig+0x4c4>)
 80028dc:	4313      	orrs	r3, r2
 80028de:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80028e0:	4b1f      	ldr	r3, [pc, #124]	@ (8002960 <HAL_RCC_OscConfig+0x4c4>)
 80028e2:	685b      	ldr	r3, [r3, #4]
 80028e4:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	6a19      	ldr	r1, [r3, #32]
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028f0:	430b      	orrs	r3, r1
 80028f2:	491b      	ldr	r1, [pc, #108]	@ (8002960 <HAL_RCC_OscConfig+0x4c4>)
 80028f4:	4313      	orrs	r3, r2
 80028f6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80028f8:	4b1b      	ldr	r3, [pc, #108]	@ (8002968 <HAL_RCC_OscConfig+0x4cc>)
 80028fa:	2201      	movs	r2, #1
 80028fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028fe:	f7fe fba3 	bl	8001048 <HAL_GetTick>
 8002902:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002904:	e008      	b.n	8002918 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002906:	f7fe fb9f 	bl	8001048 <HAL_GetTick>
 800290a:	4602      	mov	r2, r0
 800290c:	693b      	ldr	r3, [r7, #16]
 800290e:	1ad3      	subs	r3, r2, r3
 8002910:	2b02      	cmp	r3, #2
 8002912:	d901      	bls.n	8002918 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002914:	2303      	movs	r3, #3
 8002916:	e03d      	b.n	8002994 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002918:	4b11      	ldr	r3, [pc, #68]	@ (8002960 <HAL_RCC_OscConfig+0x4c4>)
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002920:	2b00      	cmp	r3, #0
 8002922:	d0f0      	beq.n	8002906 <HAL_RCC_OscConfig+0x46a>
 8002924:	e035      	b.n	8002992 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002926:	4b10      	ldr	r3, [pc, #64]	@ (8002968 <HAL_RCC_OscConfig+0x4cc>)
 8002928:	2200      	movs	r2, #0
 800292a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800292c:	f7fe fb8c 	bl	8001048 <HAL_GetTick>
 8002930:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002932:	e008      	b.n	8002946 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002934:	f7fe fb88 	bl	8001048 <HAL_GetTick>
 8002938:	4602      	mov	r2, r0
 800293a:	693b      	ldr	r3, [r7, #16]
 800293c:	1ad3      	subs	r3, r2, r3
 800293e:	2b02      	cmp	r3, #2
 8002940:	d901      	bls.n	8002946 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002942:	2303      	movs	r3, #3
 8002944:	e026      	b.n	8002994 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002946:	4b06      	ldr	r3, [pc, #24]	@ (8002960 <HAL_RCC_OscConfig+0x4c4>)
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800294e:	2b00      	cmp	r3, #0
 8002950:	d1f0      	bne.n	8002934 <HAL_RCC_OscConfig+0x498>
 8002952:	e01e      	b.n	8002992 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	69db      	ldr	r3, [r3, #28]
 8002958:	2b01      	cmp	r3, #1
 800295a:	d107      	bne.n	800296c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800295c:	2301      	movs	r3, #1
 800295e:	e019      	b.n	8002994 <HAL_RCC_OscConfig+0x4f8>
 8002960:	40021000 	.word	0x40021000
 8002964:	40007000 	.word	0x40007000
 8002968:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800296c:	4b0b      	ldr	r3, [pc, #44]	@ (800299c <HAL_RCC_OscConfig+0x500>)
 800296e:	685b      	ldr	r3, [r3, #4]
 8002970:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	6a1b      	ldr	r3, [r3, #32]
 800297c:	429a      	cmp	r2, r3
 800297e:	d106      	bne.n	800298e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800298a:	429a      	cmp	r2, r3
 800298c:	d001      	beq.n	8002992 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800298e:	2301      	movs	r3, #1
 8002990:	e000      	b.n	8002994 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8002992:	2300      	movs	r3, #0
}
 8002994:	4618      	mov	r0, r3
 8002996:	3718      	adds	r7, #24
 8002998:	46bd      	mov	sp, r7
 800299a:	bd80      	pop	{r7, pc}
 800299c:	40021000 	.word	0x40021000

080029a0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80029a0:	b580      	push	{r7, lr}
 80029a2:	b084      	sub	sp, #16
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
 80029a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d101      	bne.n	80029b4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80029b0:	2301      	movs	r3, #1
 80029b2:	e0d0      	b.n	8002b56 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80029b4:	4b6a      	ldr	r3, [pc, #424]	@ (8002b60 <HAL_RCC_ClockConfig+0x1c0>)
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	f003 0307 	and.w	r3, r3, #7
 80029bc:	683a      	ldr	r2, [r7, #0]
 80029be:	429a      	cmp	r2, r3
 80029c0:	d910      	bls.n	80029e4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029c2:	4b67      	ldr	r3, [pc, #412]	@ (8002b60 <HAL_RCC_ClockConfig+0x1c0>)
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f023 0207 	bic.w	r2, r3, #7
 80029ca:	4965      	ldr	r1, [pc, #404]	@ (8002b60 <HAL_RCC_ClockConfig+0x1c0>)
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	4313      	orrs	r3, r2
 80029d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80029d2:	4b63      	ldr	r3, [pc, #396]	@ (8002b60 <HAL_RCC_ClockConfig+0x1c0>)
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f003 0307 	and.w	r3, r3, #7
 80029da:	683a      	ldr	r2, [r7, #0]
 80029dc:	429a      	cmp	r2, r3
 80029de:	d001      	beq.n	80029e4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80029e0:	2301      	movs	r3, #1
 80029e2:	e0b8      	b.n	8002b56 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f003 0302 	and.w	r3, r3, #2
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d020      	beq.n	8002a32 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	f003 0304 	and.w	r3, r3, #4
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d005      	beq.n	8002a08 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80029fc:	4b59      	ldr	r3, [pc, #356]	@ (8002b64 <HAL_RCC_ClockConfig+0x1c4>)
 80029fe:	685b      	ldr	r3, [r3, #4]
 8002a00:	4a58      	ldr	r2, [pc, #352]	@ (8002b64 <HAL_RCC_ClockConfig+0x1c4>)
 8002a02:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002a06:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f003 0308 	and.w	r3, r3, #8
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d005      	beq.n	8002a20 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002a14:	4b53      	ldr	r3, [pc, #332]	@ (8002b64 <HAL_RCC_ClockConfig+0x1c4>)
 8002a16:	685b      	ldr	r3, [r3, #4]
 8002a18:	4a52      	ldr	r2, [pc, #328]	@ (8002b64 <HAL_RCC_ClockConfig+0x1c4>)
 8002a1a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002a1e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a20:	4b50      	ldr	r3, [pc, #320]	@ (8002b64 <HAL_RCC_ClockConfig+0x1c4>)
 8002a22:	685b      	ldr	r3, [r3, #4]
 8002a24:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	689b      	ldr	r3, [r3, #8]
 8002a2c:	494d      	ldr	r1, [pc, #308]	@ (8002b64 <HAL_RCC_ClockConfig+0x1c4>)
 8002a2e:	4313      	orrs	r3, r2
 8002a30:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f003 0301 	and.w	r3, r3, #1
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d040      	beq.n	8002ac0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	685b      	ldr	r3, [r3, #4]
 8002a42:	2b01      	cmp	r3, #1
 8002a44:	d107      	bne.n	8002a56 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a46:	4b47      	ldr	r3, [pc, #284]	@ (8002b64 <HAL_RCC_ClockConfig+0x1c4>)
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d115      	bne.n	8002a7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a52:	2301      	movs	r3, #1
 8002a54:	e07f      	b.n	8002b56 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	685b      	ldr	r3, [r3, #4]
 8002a5a:	2b02      	cmp	r3, #2
 8002a5c:	d107      	bne.n	8002a6e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a5e:	4b41      	ldr	r3, [pc, #260]	@ (8002b64 <HAL_RCC_ClockConfig+0x1c4>)
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d109      	bne.n	8002a7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a6a:	2301      	movs	r3, #1
 8002a6c:	e073      	b.n	8002b56 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a6e:	4b3d      	ldr	r3, [pc, #244]	@ (8002b64 <HAL_RCC_ClockConfig+0x1c4>)
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f003 0302 	and.w	r3, r3, #2
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d101      	bne.n	8002a7e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002a7a:	2301      	movs	r3, #1
 8002a7c:	e06b      	b.n	8002b56 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002a7e:	4b39      	ldr	r3, [pc, #228]	@ (8002b64 <HAL_RCC_ClockConfig+0x1c4>)
 8002a80:	685b      	ldr	r3, [r3, #4]
 8002a82:	f023 0203 	bic.w	r2, r3, #3
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	685b      	ldr	r3, [r3, #4]
 8002a8a:	4936      	ldr	r1, [pc, #216]	@ (8002b64 <HAL_RCC_ClockConfig+0x1c4>)
 8002a8c:	4313      	orrs	r3, r2
 8002a8e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002a90:	f7fe fada 	bl	8001048 <HAL_GetTick>
 8002a94:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002a96:	e00a      	b.n	8002aae <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a98:	f7fe fad6 	bl	8001048 <HAL_GetTick>
 8002a9c:	4602      	mov	r2, r0
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	1ad3      	subs	r3, r2, r3
 8002aa2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002aa6:	4293      	cmp	r3, r2
 8002aa8:	d901      	bls.n	8002aae <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002aaa:	2303      	movs	r3, #3
 8002aac:	e053      	b.n	8002b56 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002aae:	4b2d      	ldr	r3, [pc, #180]	@ (8002b64 <HAL_RCC_ClockConfig+0x1c4>)
 8002ab0:	685b      	ldr	r3, [r3, #4]
 8002ab2:	f003 020c 	and.w	r2, r3, #12
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	685b      	ldr	r3, [r3, #4]
 8002aba:	009b      	lsls	r3, r3, #2
 8002abc:	429a      	cmp	r2, r3
 8002abe:	d1eb      	bne.n	8002a98 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002ac0:	4b27      	ldr	r3, [pc, #156]	@ (8002b60 <HAL_RCC_ClockConfig+0x1c0>)
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f003 0307 	and.w	r3, r3, #7
 8002ac8:	683a      	ldr	r2, [r7, #0]
 8002aca:	429a      	cmp	r2, r3
 8002acc:	d210      	bcs.n	8002af0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ace:	4b24      	ldr	r3, [pc, #144]	@ (8002b60 <HAL_RCC_ClockConfig+0x1c0>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f023 0207 	bic.w	r2, r3, #7
 8002ad6:	4922      	ldr	r1, [pc, #136]	@ (8002b60 <HAL_RCC_ClockConfig+0x1c0>)
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	4313      	orrs	r3, r2
 8002adc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002ade:	4b20      	ldr	r3, [pc, #128]	@ (8002b60 <HAL_RCC_ClockConfig+0x1c0>)
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f003 0307 	and.w	r3, r3, #7
 8002ae6:	683a      	ldr	r2, [r7, #0]
 8002ae8:	429a      	cmp	r2, r3
 8002aea:	d001      	beq.n	8002af0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002aec:	2301      	movs	r3, #1
 8002aee:	e032      	b.n	8002b56 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	f003 0304 	and.w	r3, r3, #4
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d008      	beq.n	8002b0e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002afc:	4b19      	ldr	r3, [pc, #100]	@ (8002b64 <HAL_RCC_ClockConfig+0x1c4>)
 8002afe:	685b      	ldr	r3, [r3, #4]
 8002b00:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	68db      	ldr	r3, [r3, #12]
 8002b08:	4916      	ldr	r1, [pc, #88]	@ (8002b64 <HAL_RCC_ClockConfig+0x1c4>)
 8002b0a:	4313      	orrs	r3, r2
 8002b0c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f003 0308 	and.w	r3, r3, #8
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d009      	beq.n	8002b2e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002b1a:	4b12      	ldr	r3, [pc, #72]	@ (8002b64 <HAL_RCC_ClockConfig+0x1c4>)
 8002b1c:	685b      	ldr	r3, [r3, #4]
 8002b1e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	691b      	ldr	r3, [r3, #16]
 8002b26:	00db      	lsls	r3, r3, #3
 8002b28:	490e      	ldr	r1, [pc, #56]	@ (8002b64 <HAL_RCC_ClockConfig+0x1c4>)
 8002b2a:	4313      	orrs	r3, r2
 8002b2c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002b2e:	f000 f821 	bl	8002b74 <HAL_RCC_GetSysClockFreq>
 8002b32:	4602      	mov	r2, r0
 8002b34:	4b0b      	ldr	r3, [pc, #44]	@ (8002b64 <HAL_RCC_ClockConfig+0x1c4>)
 8002b36:	685b      	ldr	r3, [r3, #4]
 8002b38:	091b      	lsrs	r3, r3, #4
 8002b3a:	f003 030f 	and.w	r3, r3, #15
 8002b3e:	490a      	ldr	r1, [pc, #40]	@ (8002b68 <HAL_RCC_ClockConfig+0x1c8>)
 8002b40:	5ccb      	ldrb	r3, [r1, r3]
 8002b42:	fa22 f303 	lsr.w	r3, r2, r3
 8002b46:	4a09      	ldr	r2, [pc, #36]	@ (8002b6c <HAL_RCC_ClockConfig+0x1cc>)
 8002b48:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002b4a:	4b09      	ldr	r3, [pc, #36]	@ (8002b70 <HAL_RCC_ClockConfig+0x1d0>)
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	4618      	mov	r0, r3
 8002b50:	f7fe fa38 	bl	8000fc4 <HAL_InitTick>

  return HAL_OK;
 8002b54:	2300      	movs	r3, #0
}
 8002b56:	4618      	mov	r0, r3
 8002b58:	3710      	adds	r7, #16
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	bd80      	pop	{r7, pc}
 8002b5e:	bf00      	nop
 8002b60:	40022000 	.word	0x40022000
 8002b64:	40021000 	.word	0x40021000
 8002b68:	08005624 	.word	0x08005624
 8002b6c:	20000000 	.word	0x20000000
 8002b70:	20000004 	.word	0x20000004

08002b74 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002b74:	b480      	push	{r7}
 8002b76:	b087      	sub	sp, #28
 8002b78:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002b7a:	2300      	movs	r3, #0
 8002b7c:	60fb      	str	r3, [r7, #12]
 8002b7e:	2300      	movs	r3, #0
 8002b80:	60bb      	str	r3, [r7, #8]
 8002b82:	2300      	movs	r3, #0
 8002b84:	617b      	str	r3, [r7, #20]
 8002b86:	2300      	movs	r3, #0
 8002b88:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002b8a:	2300      	movs	r3, #0
 8002b8c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002b8e:	4b1e      	ldr	r3, [pc, #120]	@ (8002c08 <HAL_RCC_GetSysClockFreq+0x94>)
 8002b90:	685b      	ldr	r3, [r3, #4]
 8002b92:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	f003 030c 	and.w	r3, r3, #12
 8002b9a:	2b04      	cmp	r3, #4
 8002b9c:	d002      	beq.n	8002ba4 <HAL_RCC_GetSysClockFreq+0x30>
 8002b9e:	2b08      	cmp	r3, #8
 8002ba0:	d003      	beq.n	8002baa <HAL_RCC_GetSysClockFreq+0x36>
 8002ba2:	e027      	b.n	8002bf4 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002ba4:	4b19      	ldr	r3, [pc, #100]	@ (8002c0c <HAL_RCC_GetSysClockFreq+0x98>)
 8002ba6:	613b      	str	r3, [r7, #16]
      break;
 8002ba8:	e027      	b.n	8002bfa <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	0c9b      	lsrs	r3, r3, #18
 8002bae:	f003 030f 	and.w	r3, r3, #15
 8002bb2:	4a17      	ldr	r2, [pc, #92]	@ (8002c10 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002bb4:	5cd3      	ldrb	r3, [r2, r3]
 8002bb6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d010      	beq.n	8002be4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002bc2:	4b11      	ldr	r3, [pc, #68]	@ (8002c08 <HAL_RCC_GetSysClockFreq+0x94>)
 8002bc4:	685b      	ldr	r3, [r3, #4]
 8002bc6:	0c5b      	lsrs	r3, r3, #17
 8002bc8:	f003 0301 	and.w	r3, r3, #1
 8002bcc:	4a11      	ldr	r2, [pc, #68]	@ (8002c14 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002bce:	5cd3      	ldrb	r3, [r2, r3]
 8002bd0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	4a0d      	ldr	r2, [pc, #52]	@ (8002c0c <HAL_RCC_GetSysClockFreq+0x98>)
 8002bd6:	fb03 f202 	mul.w	r2, r3, r2
 8002bda:	68bb      	ldr	r3, [r7, #8]
 8002bdc:	fbb2 f3f3 	udiv	r3, r2, r3
 8002be0:	617b      	str	r3, [r7, #20]
 8002be2:	e004      	b.n	8002bee <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	4a0c      	ldr	r2, [pc, #48]	@ (8002c18 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002be8:	fb02 f303 	mul.w	r3, r2, r3
 8002bec:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002bee:	697b      	ldr	r3, [r7, #20]
 8002bf0:	613b      	str	r3, [r7, #16]
      break;
 8002bf2:	e002      	b.n	8002bfa <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002bf4:	4b05      	ldr	r3, [pc, #20]	@ (8002c0c <HAL_RCC_GetSysClockFreq+0x98>)
 8002bf6:	613b      	str	r3, [r7, #16]
      break;
 8002bf8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002bfa:	693b      	ldr	r3, [r7, #16]
}
 8002bfc:	4618      	mov	r0, r3
 8002bfe:	371c      	adds	r7, #28
 8002c00:	46bd      	mov	sp, r7
 8002c02:	bc80      	pop	{r7}
 8002c04:	4770      	bx	lr
 8002c06:	bf00      	nop
 8002c08:	40021000 	.word	0x40021000
 8002c0c:	007a1200 	.word	0x007a1200
 8002c10:	0800563c 	.word	0x0800563c
 8002c14:	0800564c 	.word	0x0800564c
 8002c18:	003d0900 	.word	0x003d0900

08002c1c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002c1c:	b480      	push	{r7}
 8002c1e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002c20:	4b02      	ldr	r3, [pc, #8]	@ (8002c2c <HAL_RCC_GetHCLKFreq+0x10>)
 8002c22:	681b      	ldr	r3, [r3, #0]
}
 8002c24:	4618      	mov	r0, r3
 8002c26:	46bd      	mov	sp, r7
 8002c28:	bc80      	pop	{r7}
 8002c2a:	4770      	bx	lr
 8002c2c:	20000000 	.word	0x20000000

08002c30 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002c30:	b580      	push	{r7, lr}
 8002c32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002c34:	f7ff fff2 	bl	8002c1c <HAL_RCC_GetHCLKFreq>
 8002c38:	4602      	mov	r2, r0
 8002c3a:	4b05      	ldr	r3, [pc, #20]	@ (8002c50 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002c3c:	685b      	ldr	r3, [r3, #4]
 8002c3e:	0a1b      	lsrs	r3, r3, #8
 8002c40:	f003 0307 	and.w	r3, r3, #7
 8002c44:	4903      	ldr	r1, [pc, #12]	@ (8002c54 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002c46:	5ccb      	ldrb	r3, [r1, r3]
 8002c48:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	bd80      	pop	{r7, pc}
 8002c50:	40021000 	.word	0x40021000
 8002c54:	08005634 	.word	0x08005634

08002c58 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002c5c:	f7ff ffde 	bl	8002c1c <HAL_RCC_GetHCLKFreq>
 8002c60:	4602      	mov	r2, r0
 8002c62:	4b05      	ldr	r3, [pc, #20]	@ (8002c78 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002c64:	685b      	ldr	r3, [r3, #4]
 8002c66:	0adb      	lsrs	r3, r3, #11
 8002c68:	f003 0307 	and.w	r3, r3, #7
 8002c6c:	4903      	ldr	r1, [pc, #12]	@ (8002c7c <HAL_RCC_GetPCLK2Freq+0x24>)
 8002c6e:	5ccb      	ldrb	r3, [r1, r3]
 8002c70:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002c74:	4618      	mov	r0, r3
 8002c76:	bd80      	pop	{r7, pc}
 8002c78:	40021000 	.word	0x40021000
 8002c7c:	08005634 	.word	0x08005634

08002c80 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002c80:	b480      	push	{r7}
 8002c82:	b085      	sub	sp, #20
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002c88:	4b0a      	ldr	r3, [pc, #40]	@ (8002cb4 <RCC_Delay+0x34>)
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	4a0a      	ldr	r2, [pc, #40]	@ (8002cb8 <RCC_Delay+0x38>)
 8002c8e:	fba2 2303 	umull	r2, r3, r2, r3
 8002c92:	0a5b      	lsrs	r3, r3, #9
 8002c94:	687a      	ldr	r2, [r7, #4]
 8002c96:	fb02 f303 	mul.w	r3, r2, r3
 8002c9a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002c9c:	bf00      	nop
  }
  while (Delay --);
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	1e5a      	subs	r2, r3, #1
 8002ca2:	60fa      	str	r2, [r7, #12]
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d1f9      	bne.n	8002c9c <RCC_Delay+0x1c>
}
 8002ca8:	bf00      	nop
 8002caa:	bf00      	nop
 8002cac:	3714      	adds	r7, #20
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	bc80      	pop	{r7}
 8002cb2:	4770      	bx	lr
 8002cb4:	20000000 	.word	0x20000000
 8002cb8:	10624dd3 	.word	0x10624dd3

08002cbc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	b082      	sub	sp, #8
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d101      	bne.n	8002cce <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002cca:	2301      	movs	r3, #1
 8002ccc:	e041      	b.n	8002d52 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002cd4:	b2db      	uxtb	r3, r3
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d106      	bne.n	8002ce8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	2200      	movs	r2, #0
 8002cde:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002ce2:	6878      	ldr	r0, [r7, #4]
 8002ce4:	f7fe f858 	bl	8000d98 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	2202      	movs	r2, #2
 8002cec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681a      	ldr	r2, [r3, #0]
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	3304      	adds	r3, #4
 8002cf8:	4619      	mov	r1, r3
 8002cfa:	4610      	mov	r0, r2
 8002cfc:	f000 faa2 	bl	8003244 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	2201      	movs	r2, #1
 8002d04:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	2201      	movs	r2, #1
 8002d0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	2201      	movs	r2, #1
 8002d14:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	2201      	movs	r2, #1
 8002d1c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	2201      	movs	r2, #1
 8002d24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	2201      	movs	r2, #1
 8002d2c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	2201      	movs	r2, #1
 8002d34:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	2201      	movs	r2, #1
 8002d3c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	2201      	movs	r2, #1
 8002d44:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	2201      	movs	r2, #1
 8002d4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002d50:	2300      	movs	r3, #0
}
 8002d52:	4618      	mov	r0, r3
 8002d54:	3708      	adds	r7, #8
 8002d56:	46bd      	mov	sp, r7
 8002d58:	bd80      	pop	{r7, pc}
	...

08002d5c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002d5c:	b480      	push	{r7}
 8002d5e:	b085      	sub	sp, #20
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002d6a:	b2db      	uxtb	r3, r3
 8002d6c:	2b01      	cmp	r3, #1
 8002d6e:	d001      	beq.n	8002d74 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002d70:	2301      	movs	r3, #1
 8002d72:	e03a      	b.n	8002dea <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	2202      	movs	r2, #2
 8002d78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	68da      	ldr	r2, [r3, #12]
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f042 0201 	orr.w	r2, r2, #1
 8002d8a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	4a18      	ldr	r2, [pc, #96]	@ (8002df4 <HAL_TIM_Base_Start_IT+0x98>)
 8002d92:	4293      	cmp	r3, r2
 8002d94:	d00e      	beq.n	8002db4 <HAL_TIM_Base_Start_IT+0x58>
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002d9e:	d009      	beq.n	8002db4 <HAL_TIM_Base_Start_IT+0x58>
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	4a14      	ldr	r2, [pc, #80]	@ (8002df8 <HAL_TIM_Base_Start_IT+0x9c>)
 8002da6:	4293      	cmp	r3, r2
 8002da8:	d004      	beq.n	8002db4 <HAL_TIM_Base_Start_IT+0x58>
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	4a13      	ldr	r2, [pc, #76]	@ (8002dfc <HAL_TIM_Base_Start_IT+0xa0>)
 8002db0:	4293      	cmp	r3, r2
 8002db2:	d111      	bne.n	8002dd8 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	689b      	ldr	r3, [r3, #8]
 8002dba:	f003 0307 	and.w	r3, r3, #7
 8002dbe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	2b06      	cmp	r3, #6
 8002dc4:	d010      	beq.n	8002de8 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	681a      	ldr	r2, [r3, #0]
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f042 0201 	orr.w	r2, r2, #1
 8002dd4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002dd6:	e007      	b.n	8002de8 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	681a      	ldr	r2, [r3, #0]
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f042 0201 	orr.w	r2, r2, #1
 8002de6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002de8:	2300      	movs	r3, #0
}
 8002dea:	4618      	mov	r0, r3
 8002dec:	3714      	adds	r7, #20
 8002dee:	46bd      	mov	sp, r7
 8002df0:	bc80      	pop	{r7}
 8002df2:	4770      	bx	lr
 8002df4:	40012c00 	.word	0x40012c00
 8002df8:	40000400 	.word	0x40000400
 8002dfc:	40000800 	.word	0x40000800

08002e00 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8002e00:	b480      	push	{r7}
 8002e02:	b083      	sub	sp, #12
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	68da      	ldr	r2, [r3, #12]
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f022 0201 	bic.w	r2, r2, #1
 8002e16:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	6a1a      	ldr	r2, [r3, #32]
 8002e1e:	f241 1311 	movw	r3, #4369	@ 0x1111
 8002e22:	4013      	ands	r3, r2
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d10f      	bne.n	8002e48 <HAL_TIM_Base_Stop_IT+0x48>
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	6a1a      	ldr	r2, [r3, #32]
 8002e2e:	f240 4344 	movw	r3, #1092	@ 0x444
 8002e32:	4013      	ands	r3, r2
 8002e34:	2b00      	cmp	r3, #0
 8002e36:	d107      	bne.n	8002e48 <HAL_TIM_Base_Stop_IT+0x48>
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	681a      	ldr	r2, [r3, #0]
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	f022 0201 	bic.w	r2, r2, #1
 8002e46:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	2201      	movs	r2, #1
 8002e4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8002e50:	2300      	movs	r3, #0
}
 8002e52:	4618      	mov	r0, r3
 8002e54:	370c      	adds	r7, #12
 8002e56:	46bd      	mov	sp, r7
 8002e58:	bc80      	pop	{r7}
 8002e5a:	4770      	bx	lr

08002e5c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	b082      	sub	sp, #8
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	691b      	ldr	r3, [r3, #16]
 8002e6a:	f003 0302 	and.w	r3, r3, #2
 8002e6e:	2b02      	cmp	r3, #2
 8002e70:	d122      	bne.n	8002eb8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	68db      	ldr	r3, [r3, #12]
 8002e78:	f003 0302 	and.w	r3, r3, #2
 8002e7c:	2b02      	cmp	r3, #2
 8002e7e:	d11b      	bne.n	8002eb8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	f06f 0202 	mvn.w	r2, #2
 8002e88:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	2201      	movs	r2, #1
 8002e8e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	699b      	ldr	r3, [r3, #24]
 8002e96:	f003 0303 	and.w	r3, r3, #3
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d003      	beq.n	8002ea6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002e9e:	6878      	ldr	r0, [r7, #4]
 8002ea0:	f000 f9b4 	bl	800320c <HAL_TIM_IC_CaptureCallback>
 8002ea4:	e005      	b.n	8002eb2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ea6:	6878      	ldr	r0, [r7, #4]
 8002ea8:	f000 f9a7 	bl	80031fa <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002eac:	6878      	ldr	r0, [r7, #4]
 8002eae:	f000 f9b6 	bl	800321e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	691b      	ldr	r3, [r3, #16]
 8002ebe:	f003 0304 	and.w	r3, r3, #4
 8002ec2:	2b04      	cmp	r3, #4
 8002ec4:	d122      	bne.n	8002f0c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	68db      	ldr	r3, [r3, #12]
 8002ecc:	f003 0304 	and.w	r3, r3, #4
 8002ed0:	2b04      	cmp	r3, #4
 8002ed2:	d11b      	bne.n	8002f0c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f06f 0204 	mvn.w	r2, #4
 8002edc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	2202      	movs	r2, #2
 8002ee2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	699b      	ldr	r3, [r3, #24]
 8002eea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002eee:	2b00      	cmp	r3, #0
 8002ef0:	d003      	beq.n	8002efa <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002ef2:	6878      	ldr	r0, [r7, #4]
 8002ef4:	f000 f98a 	bl	800320c <HAL_TIM_IC_CaptureCallback>
 8002ef8:	e005      	b.n	8002f06 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002efa:	6878      	ldr	r0, [r7, #4]
 8002efc:	f000 f97d 	bl	80031fa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f00:	6878      	ldr	r0, [r7, #4]
 8002f02:	f000 f98c 	bl	800321e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	2200      	movs	r2, #0
 8002f0a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	691b      	ldr	r3, [r3, #16]
 8002f12:	f003 0308 	and.w	r3, r3, #8
 8002f16:	2b08      	cmp	r3, #8
 8002f18:	d122      	bne.n	8002f60 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	68db      	ldr	r3, [r3, #12]
 8002f20:	f003 0308 	and.w	r3, r3, #8
 8002f24:	2b08      	cmp	r3, #8
 8002f26:	d11b      	bne.n	8002f60 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f06f 0208 	mvn.w	r2, #8
 8002f30:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	2204      	movs	r2, #4
 8002f36:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	69db      	ldr	r3, [r3, #28]
 8002f3e:	f003 0303 	and.w	r3, r3, #3
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d003      	beq.n	8002f4e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f46:	6878      	ldr	r0, [r7, #4]
 8002f48:	f000 f960 	bl	800320c <HAL_TIM_IC_CaptureCallback>
 8002f4c:	e005      	b.n	8002f5a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f4e:	6878      	ldr	r0, [r7, #4]
 8002f50:	f000 f953 	bl	80031fa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f54:	6878      	ldr	r0, [r7, #4]
 8002f56:	f000 f962 	bl	800321e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	691b      	ldr	r3, [r3, #16]
 8002f66:	f003 0310 	and.w	r3, r3, #16
 8002f6a:	2b10      	cmp	r3, #16
 8002f6c:	d122      	bne.n	8002fb4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	68db      	ldr	r3, [r3, #12]
 8002f74:	f003 0310 	and.w	r3, r3, #16
 8002f78:	2b10      	cmp	r3, #16
 8002f7a:	d11b      	bne.n	8002fb4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f06f 0210 	mvn.w	r2, #16
 8002f84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	2208      	movs	r2, #8
 8002f8a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	69db      	ldr	r3, [r3, #28]
 8002f92:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d003      	beq.n	8002fa2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f9a:	6878      	ldr	r0, [r7, #4]
 8002f9c:	f000 f936 	bl	800320c <HAL_TIM_IC_CaptureCallback>
 8002fa0:	e005      	b.n	8002fae <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002fa2:	6878      	ldr	r0, [r7, #4]
 8002fa4:	f000 f929 	bl	80031fa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002fa8:	6878      	ldr	r0, [r7, #4]
 8002faa:	f000 f938 	bl	800321e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	691b      	ldr	r3, [r3, #16]
 8002fba:	f003 0301 	and.w	r3, r3, #1
 8002fbe:	2b01      	cmp	r3, #1
 8002fc0:	d10e      	bne.n	8002fe0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	68db      	ldr	r3, [r3, #12]
 8002fc8:	f003 0301 	and.w	r3, r3, #1
 8002fcc:	2b01      	cmp	r3, #1
 8002fce:	d107      	bne.n	8002fe0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f06f 0201 	mvn.w	r2, #1
 8002fd8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002fda:	6878      	ldr	r0, [r7, #4]
 8002fdc:	f7fd fa22 	bl	8000424 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	691b      	ldr	r3, [r3, #16]
 8002fe6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002fea:	2b80      	cmp	r3, #128	@ 0x80
 8002fec:	d10e      	bne.n	800300c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	68db      	ldr	r3, [r3, #12]
 8002ff4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002ff8:	2b80      	cmp	r3, #128	@ 0x80
 8002ffa:	d107      	bne.n	800300c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003004:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003006:	6878      	ldr	r0, [r7, #4]
 8003008:	f000 fa7b 	bl	8003502 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	691b      	ldr	r3, [r3, #16]
 8003012:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003016:	2b40      	cmp	r3, #64	@ 0x40
 8003018:	d10e      	bne.n	8003038 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	68db      	ldr	r3, [r3, #12]
 8003020:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003024:	2b40      	cmp	r3, #64	@ 0x40
 8003026:	d107      	bne.n	8003038 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003030:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003032:	6878      	ldr	r0, [r7, #4]
 8003034:	f000 f8fc 	bl	8003230 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	691b      	ldr	r3, [r3, #16]
 800303e:	f003 0320 	and.w	r3, r3, #32
 8003042:	2b20      	cmp	r3, #32
 8003044:	d10e      	bne.n	8003064 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	68db      	ldr	r3, [r3, #12]
 800304c:	f003 0320 	and.w	r3, r3, #32
 8003050:	2b20      	cmp	r3, #32
 8003052:	d107      	bne.n	8003064 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f06f 0220 	mvn.w	r2, #32
 800305c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800305e:	6878      	ldr	r0, [r7, #4]
 8003060:	f000 fa46 	bl	80034f0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003064:	bf00      	nop
 8003066:	3708      	adds	r7, #8
 8003068:	46bd      	mov	sp, r7
 800306a:	bd80      	pop	{r7, pc}

0800306c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800306c:	b580      	push	{r7, lr}
 800306e:	b084      	sub	sp, #16
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
 8003074:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003076:	2300      	movs	r3, #0
 8003078:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003080:	2b01      	cmp	r3, #1
 8003082:	d101      	bne.n	8003088 <HAL_TIM_ConfigClockSource+0x1c>
 8003084:	2302      	movs	r3, #2
 8003086:	e0b4      	b.n	80031f2 <HAL_TIM_ConfigClockSource+0x186>
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	2201      	movs	r2, #1
 800308c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	2202      	movs	r2, #2
 8003094:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	689b      	ldr	r3, [r3, #8]
 800309e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80030a0:	68bb      	ldr	r3, [r7, #8]
 80030a2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80030a6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80030a8:	68bb      	ldr	r3, [r7, #8]
 80030aa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80030ae:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	68ba      	ldr	r2, [r7, #8]
 80030b6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80030b8:	683b      	ldr	r3, [r7, #0]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80030c0:	d03e      	beq.n	8003140 <HAL_TIM_ConfigClockSource+0xd4>
 80030c2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80030c6:	f200 8087 	bhi.w	80031d8 <HAL_TIM_ConfigClockSource+0x16c>
 80030ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80030ce:	f000 8086 	beq.w	80031de <HAL_TIM_ConfigClockSource+0x172>
 80030d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80030d6:	d87f      	bhi.n	80031d8 <HAL_TIM_ConfigClockSource+0x16c>
 80030d8:	2b70      	cmp	r3, #112	@ 0x70
 80030da:	d01a      	beq.n	8003112 <HAL_TIM_ConfigClockSource+0xa6>
 80030dc:	2b70      	cmp	r3, #112	@ 0x70
 80030de:	d87b      	bhi.n	80031d8 <HAL_TIM_ConfigClockSource+0x16c>
 80030e0:	2b60      	cmp	r3, #96	@ 0x60
 80030e2:	d050      	beq.n	8003186 <HAL_TIM_ConfigClockSource+0x11a>
 80030e4:	2b60      	cmp	r3, #96	@ 0x60
 80030e6:	d877      	bhi.n	80031d8 <HAL_TIM_ConfigClockSource+0x16c>
 80030e8:	2b50      	cmp	r3, #80	@ 0x50
 80030ea:	d03c      	beq.n	8003166 <HAL_TIM_ConfigClockSource+0xfa>
 80030ec:	2b50      	cmp	r3, #80	@ 0x50
 80030ee:	d873      	bhi.n	80031d8 <HAL_TIM_ConfigClockSource+0x16c>
 80030f0:	2b40      	cmp	r3, #64	@ 0x40
 80030f2:	d058      	beq.n	80031a6 <HAL_TIM_ConfigClockSource+0x13a>
 80030f4:	2b40      	cmp	r3, #64	@ 0x40
 80030f6:	d86f      	bhi.n	80031d8 <HAL_TIM_ConfigClockSource+0x16c>
 80030f8:	2b30      	cmp	r3, #48	@ 0x30
 80030fa:	d064      	beq.n	80031c6 <HAL_TIM_ConfigClockSource+0x15a>
 80030fc:	2b30      	cmp	r3, #48	@ 0x30
 80030fe:	d86b      	bhi.n	80031d8 <HAL_TIM_ConfigClockSource+0x16c>
 8003100:	2b20      	cmp	r3, #32
 8003102:	d060      	beq.n	80031c6 <HAL_TIM_ConfigClockSource+0x15a>
 8003104:	2b20      	cmp	r3, #32
 8003106:	d867      	bhi.n	80031d8 <HAL_TIM_ConfigClockSource+0x16c>
 8003108:	2b00      	cmp	r3, #0
 800310a:	d05c      	beq.n	80031c6 <HAL_TIM_ConfigClockSource+0x15a>
 800310c:	2b10      	cmp	r3, #16
 800310e:	d05a      	beq.n	80031c6 <HAL_TIM_ConfigClockSource+0x15a>
 8003110:	e062      	b.n	80031d8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003116:	683b      	ldr	r3, [r7, #0]
 8003118:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800311a:	683b      	ldr	r3, [r7, #0]
 800311c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800311e:	683b      	ldr	r3, [r7, #0]
 8003120:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003122:	f000 f968 	bl	80033f6 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	689b      	ldr	r3, [r3, #8]
 800312c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800312e:	68bb      	ldr	r3, [r7, #8]
 8003130:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003134:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	68ba      	ldr	r2, [r7, #8]
 800313c:	609a      	str	r2, [r3, #8]
      break;
 800313e:	e04f      	b.n	80031e0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003148:	683b      	ldr	r3, [r7, #0]
 800314a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800314c:	683b      	ldr	r3, [r7, #0]
 800314e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003150:	f000 f951 	bl	80033f6 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	689a      	ldr	r2, [r3, #8]
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003162:	609a      	str	r2, [r3, #8]
      break;
 8003164:	e03c      	b.n	80031e0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800316a:	683b      	ldr	r3, [r7, #0]
 800316c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800316e:	683b      	ldr	r3, [r7, #0]
 8003170:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003172:	461a      	mov	r2, r3
 8003174:	f000 f8c8 	bl	8003308 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	2150      	movs	r1, #80	@ 0x50
 800317e:	4618      	mov	r0, r3
 8003180:	f000 f91f 	bl	80033c2 <TIM_ITRx_SetConfig>
      break;
 8003184:	e02c      	b.n	80031e0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800318a:	683b      	ldr	r3, [r7, #0]
 800318c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800318e:	683b      	ldr	r3, [r7, #0]
 8003190:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003192:	461a      	mov	r2, r3
 8003194:	f000 f8e6 	bl	8003364 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	2160      	movs	r1, #96	@ 0x60
 800319e:	4618      	mov	r0, r3
 80031a0:	f000 f90f 	bl	80033c2 <TIM_ITRx_SetConfig>
      break;
 80031a4:	e01c      	b.n	80031e0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80031aa:	683b      	ldr	r3, [r7, #0]
 80031ac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80031ae:	683b      	ldr	r3, [r7, #0]
 80031b0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80031b2:	461a      	mov	r2, r3
 80031b4:	f000 f8a8 	bl	8003308 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	2140      	movs	r1, #64	@ 0x40
 80031be:	4618      	mov	r0, r3
 80031c0:	f000 f8ff 	bl	80033c2 <TIM_ITRx_SetConfig>
      break;
 80031c4:	e00c      	b.n	80031e0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681a      	ldr	r2, [r3, #0]
 80031ca:	683b      	ldr	r3, [r7, #0]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	4619      	mov	r1, r3
 80031d0:	4610      	mov	r0, r2
 80031d2:	f000 f8f6 	bl	80033c2 <TIM_ITRx_SetConfig>
      break;
 80031d6:	e003      	b.n	80031e0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80031d8:	2301      	movs	r3, #1
 80031da:	73fb      	strb	r3, [r7, #15]
      break;
 80031dc:	e000      	b.n	80031e0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80031de:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	2201      	movs	r2, #1
 80031e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	2200      	movs	r2, #0
 80031ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80031f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80031f2:	4618      	mov	r0, r3
 80031f4:	3710      	adds	r7, #16
 80031f6:	46bd      	mov	sp, r7
 80031f8:	bd80      	pop	{r7, pc}

080031fa <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80031fa:	b480      	push	{r7}
 80031fc:	b083      	sub	sp, #12
 80031fe:	af00      	add	r7, sp, #0
 8003200:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003202:	bf00      	nop
 8003204:	370c      	adds	r7, #12
 8003206:	46bd      	mov	sp, r7
 8003208:	bc80      	pop	{r7}
 800320a:	4770      	bx	lr

0800320c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800320c:	b480      	push	{r7}
 800320e:	b083      	sub	sp, #12
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003214:	bf00      	nop
 8003216:	370c      	adds	r7, #12
 8003218:	46bd      	mov	sp, r7
 800321a:	bc80      	pop	{r7}
 800321c:	4770      	bx	lr

0800321e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800321e:	b480      	push	{r7}
 8003220:	b083      	sub	sp, #12
 8003222:	af00      	add	r7, sp, #0
 8003224:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003226:	bf00      	nop
 8003228:	370c      	adds	r7, #12
 800322a:	46bd      	mov	sp, r7
 800322c:	bc80      	pop	{r7}
 800322e:	4770      	bx	lr

08003230 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003230:	b480      	push	{r7}
 8003232:	b083      	sub	sp, #12
 8003234:	af00      	add	r7, sp, #0
 8003236:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003238:	bf00      	nop
 800323a:	370c      	adds	r7, #12
 800323c:	46bd      	mov	sp, r7
 800323e:	bc80      	pop	{r7}
 8003240:	4770      	bx	lr
	...

08003244 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003244:	b480      	push	{r7}
 8003246:	b085      	sub	sp, #20
 8003248:	af00      	add	r7, sp, #0
 800324a:	6078      	str	r0, [r7, #4]
 800324c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	4a29      	ldr	r2, [pc, #164]	@ (80032fc <TIM_Base_SetConfig+0xb8>)
 8003258:	4293      	cmp	r3, r2
 800325a:	d00b      	beq.n	8003274 <TIM_Base_SetConfig+0x30>
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003262:	d007      	beq.n	8003274 <TIM_Base_SetConfig+0x30>
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	4a26      	ldr	r2, [pc, #152]	@ (8003300 <TIM_Base_SetConfig+0xbc>)
 8003268:	4293      	cmp	r3, r2
 800326a:	d003      	beq.n	8003274 <TIM_Base_SetConfig+0x30>
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	4a25      	ldr	r2, [pc, #148]	@ (8003304 <TIM_Base_SetConfig+0xc0>)
 8003270:	4293      	cmp	r3, r2
 8003272:	d108      	bne.n	8003286 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800327a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800327c:	683b      	ldr	r3, [r7, #0]
 800327e:	685b      	ldr	r3, [r3, #4]
 8003280:	68fa      	ldr	r2, [r7, #12]
 8003282:	4313      	orrs	r3, r2
 8003284:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	4a1c      	ldr	r2, [pc, #112]	@ (80032fc <TIM_Base_SetConfig+0xb8>)
 800328a:	4293      	cmp	r3, r2
 800328c:	d00b      	beq.n	80032a6 <TIM_Base_SetConfig+0x62>
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003294:	d007      	beq.n	80032a6 <TIM_Base_SetConfig+0x62>
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	4a19      	ldr	r2, [pc, #100]	@ (8003300 <TIM_Base_SetConfig+0xbc>)
 800329a:	4293      	cmp	r3, r2
 800329c:	d003      	beq.n	80032a6 <TIM_Base_SetConfig+0x62>
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	4a18      	ldr	r2, [pc, #96]	@ (8003304 <TIM_Base_SetConfig+0xc0>)
 80032a2:	4293      	cmp	r3, r2
 80032a4:	d108      	bne.n	80032b8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80032ac:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	68db      	ldr	r3, [r3, #12]
 80032b2:	68fa      	ldr	r2, [r7, #12]
 80032b4:	4313      	orrs	r3, r2
 80032b6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80032be:	683b      	ldr	r3, [r7, #0]
 80032c0:	695b      	ldr	r3, [r3, #20]
 80032c2:	4313      	orrs	r3, r2
 80032c4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	68fa      	ldr	r2, [r7, #12]
 80032ca:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	689a      	ldr	r2, [r3, #8]
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80032d4:	683b      	ldr	r3, [r7, #0]
 80032d6:	681a      	ldr	r2, [r3, #0]
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	4a07      	ldr	r2, [pc, #28]	@ (80032fc <TIM_Base_SetConfig+0xb8>)
 80032e0:	4293      	cmp	r3, r2
 80032e2:	d103      	bne.n	80032ec <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80032e4:	683b      	ldr	r3, [r7, #0]
 80032e6:	691a      	ldr	r2, [r3, #16]
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	2201      	movs	r2, #1
 80032f0:	615a      	str	r2, [r3, #20]
}
 80032f2:	bf00      	nop
 80032f4:	3714      	adds	r7, #20
 80032f6:	46bd      	mov	sp, r7
 80032f8:	bc80      	pop	{r7}
 80032fa:	4770      	bx	lr
 80032fc:	40012c00 	.word	0x40012c00
 8003300:	40000400 	.word	0x40000400
 8003304:	40000800 	.word	0x40000800

08003308 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003308:	b480      	push	{r7}
 800330a:	b087      	sub	sp, #28
 800330c:	af00      	add	r7, sp, #0
 800330e:	60f8      	str	r0, [r7, #12]
 8003310:	60b9      	str	r1, [r7, #8]
 8003312:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	6a1b      	ldr	r3, [r3, #32]
 8003318:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	6a1b      	ldr	r3, [r3, #32]
 800331e:	f023 0201 	bic.w	r2, r3, #1
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	699b      	ldr	r3, [r3, #24]
 800332a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800332c:	693b      	ldr	r3, [r7, #16]
 800332e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003332:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	011b      	lsls	r3, r3, #4
 8003338:	693a      	ldr	r2, [r7, #16]
 800333a:	4313      	orrs	r3, r2
 800333c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800333e:	697b      	ldr	r3, [r7, #20]
 8003340:	f023 030a 	bic.w	r3, r3, #10
 8003344:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003346:	697a      	ldr	r2, [r7, #20]
 8003348:	68bb      	ldr	r3, [r7, #8]
 800334a:	4313      	orrs	r3, r2
 800334c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	693a      	ldr	r2, [r7, #16]
 8003352:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	697a      	ldr	r2, [r7, #20]
 8003358:	621a      	str	r2, [r3, #32]
}
 800335a:	bf00      	nop
 800335c:	371c      	adds	r7, #28
 800335e:	46bd      	mov	sp, r7
 8003360:	bc80      	pop	{r7}
 8003362:	4770      	bx	lr

08003364 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003364:	b480      	push	{r7}
 8003366:	b087      	sub	sp, #28
 8003368:	af00      	add	r7, sp, #0
 800336a:	60f8      	str	r0, [r7, #12]
 800336c:	60b9      	str	r1, [r7, #8]
 800336e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	6a1b      	ldr	r3, [r3, #32]
 8003374:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	6a1b      	ldr	r3, [r3, #32]
 800337a:	f023 0210 	bic.w	r2, r3, #16
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	699b      	ldr	r3, [r3, #24]
 8003386:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003388:	693b      	ldr	r3, [r7, #16]
 800338a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800338e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	031b      	lsls	r3, r3, #12
 8003394:	693a      	ldr	r2, [r7, #16]
 8003396:	4313      	orrs	r3, r2
 8003398:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800339a:	697b      	ldr	r3, [r7, #20]
 800339c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80033a0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80033a2:	68bb      	ldr	r3, [r7, #8]
 80033a4:	011b      	lsls	r3, r3, #4
 80033a6:	697a      	ldr	r2, [r7, #20]
 80033a8:	4313      	orrs	r3, r2
 80033aa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	693a      	ldr	r2, [r7, #16]
 80033b0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	697a      	ldr	r2, [r7, #20]
 80033b6:	621a      	str	r2, [r3, #32]
}
 80033b8:	bf00      	nop
 80033ba:	371c      	adds	r7, #28
 80033bc:	46bd      	mov	sp, r7
 80033be:	bc80      	pop	{r7}
 80033c0:	4770      	bx	lr

080033c2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80033c2:	b480      	push	{r7}
 80033c4:	b085      	sub	sp, #20
 80033c6:	af00      	add	r7, sp, #0
 80033c8:	6078      	str	r0, [r7, #4]
 80033ca:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	689b      	ldr	r3, [r3, #8]
 80033d0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80033d8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80033da:	683a      	ldr	r2, [r7, #0]
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	4313      	orrs	r3, r2
 80033e0:	f043 0307 	orr.w	r3, r3, #7
 80033e4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	68fa      	ldr	r2, [r7, #12]
 80033ea:	609a      	str	r2, [r3, #8]
}
 80033ec:	bf00      	nop
 80033ee:	3714      	adds	r7, #20
 80033f0:	46bd      	mov	sp, r7
 80033f2:	bc80      	pop	{r7}
 80033f4:	4770      	bx	lr

080033f6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80033f6:	b480      	push	{r7}
 80033f8:	b087      	sub	sp, #28
 80033fa:	af00      	add	r7, sp, #0
 80033fc:	60f8      	str	r0, [r7, #12]
 80033fe:	60b9      	str	r1, [r7, #8]
 8003400:	607a      	str	r2, [r7, #4]
 8003402:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	689b      	ldr	r3, [r3, #8]
 8003408:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800340a:	697b      	ldr	r3, [r7, #20]
 800340c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003410:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003412:	683b      	ldr	r3, [r7, #0]
 8003414:	021a      	lsls	r2, r3, #8
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	431a      	orrs	r2, r3
 800341a:	68bb      	ldr	r3, [r7, #8]
 800341c:	4313      	orrs	r3, r2
 800341e:	697a      	ldr	r2, [r7, #20]
 8003420:	4313      	orrs	r3, r2
 8003422:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	697a      	ldr	r2, [r7, #20]
 8003428:	609a      	str	r2, [r3, #8]
}
 800342a:	bf00      	nop
 800342c:	371c      	adds	r7, #28
 800342e:	46bd      	mov	sp, r7
 8003430:	bc80      	pop	{r7}
 8003432:	4770      	bx	lr

08003434 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003434:	b480      	push	{r7}
 8003436:	b085      	sub	sp, #20
 8003438:	af00      	add	r7, sp, #0
 800343a:	6078      	str	r0, [r7, #4]
 800343c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003444:	2b01      	cmp	r3, #1
 8003446:	d101      	bne.n	800344c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003448:	2302      	movs	r3, #2
 800344a:	e046      	b.n	80034da <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	2201      	movs	r2, #1
 8003450:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	2202      	movs	r2, #2
 8003458:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	685b      	ldr	r3, [r3, #4]
 8003462:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003464:	687b      	ldr	r3, [r7, #4]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	689b      	ldr	r3, [r3, #8]
 800346a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003472:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003474:	683b      	ldr	r3, [r7, #0]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	68fa      	ldr	r2, [r7, #12]
 800347a:	4313      	orrs	r3, r2
 800347c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	68fa      	ldr	r2, [r7, #12]
 8003484:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	681b      	ldr	r3, [r3, #0]
 800348a:	4a16      	ldr	r2, [pc, #88]	@ (80034e4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800348c:	4293      	cmp	r3, r2
 800348e:	d00e      	beq.n	80034ae <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003498:	d009      	beq.n	80034ae <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	4a12      	ldr	r2, [pc, #72]	@ (80034e8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80034a0:	4293      	cmp	r3, r2
 80034a2:	d004      	beq.n	80034ae <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	4a10      	ldr	r2, [pc, #64]	@ (80034ec <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80034aa:	4293      	cmp	r3, r2
 80034ac:	d10c      	bne.n	80034c8 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80034ae:	68bb      	ldr	r3, [r7, #8]
 80034b0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80034b4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80034b6:	683b      	ldr	r3, [r7, #0]
 80034b8:	685b      	ldr	r3, [r3, #4]
 80034ba:	68ba      	ldr	r2, [r7, #8]
 80034bc:	4313      	orrs	r3, r2
 80034be:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	68ba      	ldr	r2, [r7, #8]
 80034c6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2201      	movs	r2, #1
 80034cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	2200      	movs	r2, #0
 80034d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80034d8:	2300      	movs	r3, #0
}
 80034da:	4618      	mov	r0, r3
 80034dc:	3714      	adds	r7, #20
 80034de:	46bd      	mov	sp, r7
 80034e0:	bc80      	pop	{r7}
 80034e2:	4770      	bx	lr
 80034e4:	40012c00 	.word	0x40012c00
 80034e8:	40000400 	.word	0x40000400
 80034ec:	40000800 	.word	0x40000800

080034f0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80034f0:	b480      	push	{r7}
 80034f2:	b083      	sub	sp, #12
 80034f4:	af00      	add	r7, sp, #0
 80034f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80034f8:	bf00      	nop
 80034fa:	370c      	adds	r7, #12
 80034fc:	46bd      	mov	sp, r7
 80034fe:	bc80      	pop	{r7}
 8003500:	4770      	bx	lr

08003502 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003502:	b480      	push	{r7}
 8003504:	b083      	sub	sp, #12
 8003506:	af00      	add	r7, sp, #0
 8003508:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800350a:	bf00      	nop
 800350c:	370c      	adds	r7, #12
 800350e:	46bd      	mov	sp, r7
 8003510:	bc80      	pop	{r7}
 8003512:	4770      	bx	lr

08003514 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003514:	b580      	push	{r7, lr}
 8003516:	b082      	sub	sp, #8
 8003518:	af00      	add	r7, sp, #0
 800351a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	2b00      	cmp	r3, #0
 8003520:	d101      	bne.n	8003526 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003522:	2301      	movs	r3, #1
 8003524:	e042      	b.n	80035ac <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800352c:	b2db      	uxtb	r3, r3
 800352e:	2b00      	cmp	r3, #0
 8003530:	d106      	bne.n	8003540 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	2200      	movs	r2, #0
 8003536:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800353a:	6878      	ldr	r0, [r7, #4]
 800353c:	f7fd fcb2 	bl	8000ea4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	2224      	movs	r2, #36	@ 0x24
 8003544:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	68da      	ldr	r2, [r3, #12]
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003556:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003558:	6878      	ldr	r0, [r7, #4]
 800355a:	f000 fdc5 	bl	80040e8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	691a      	ldr	r2, [r3, #16]
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800356c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	695a      	ldr	r2, [r3, #20]
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800357c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	68da      	ldr	r2, [r3, #12]
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800358c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	2200      	movs	r2, #0
 8003592:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	2220      	movs	r2, #32
 8003598:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	2220      	movs	r2, #32
 80035a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	2200      	movs	r2, #0
 80035a8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80035aa:	2300      	movs	r3, #0
}
 80035ac:	4618      	mov	r0, r3
 80035ae:	3708      	adds	r7, #8
 80035b0:	46bd      	mov	sp, r7
 80035b2:	bd80      	pop	{r7, pc}

080035b4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b08a      	sub	sp, #40	@ 0x28
 80035b8:	af02      	add	r7, sp, #8
 80035ba:	60f8      	str	r0, [r7, #12]
 80035bc:	60b9      	str	r1, [r7, #8]
 80035be:	603b      	str	r3, [r7, #0]
 80035c0:	4613      	mov	r3, r2
 80035c2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80035c4:	2300      	movs	r3, #0
 80035c6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80035ce:	b2db      	uxtb	r3, r3
 80035d0:	2b20      	cmp	r3, #32
 80035d2:	d16d      	bne.n	80036b0 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 80035d4:	68bb      	ldr	r3, [r7, #8]
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d002      	beq.n	80035e0 <HAL_UART_Transmit+0x2c>
 80035da:	88fb      	ldrh	r3, [r7, #6]
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d101      	bne.n	80035e4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80035e0:	2301      	movs	r3, #1
 80035e2:	e066      	b.n	80036b2 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	2200      	movs	r2, #0
 80035e8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	2221      	movs	r2, #33	@ 0x21
 80035ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80035f2:	f7fd fd29 	bl	8001048 <HAL_GetTick>
 80035f6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	88fa      	ldrh	r2, [r7, #6]
 80035fc:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	88fa      	ldrh	r2, [r7, #6]
 8003602:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	689b      	ldr	r3, [r3, #8]
 8003608:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800360c:	d108      	bne.n	8003620 <HAL_UART_Transmit+0x6c>
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	691b      	ldr	r3, [r3, #16]
 8003612:	2b00      	cmp	r3, #0
 8003614:	d104      	bne.n	8003620 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003616:	2300      	movs	r3, #0
 8003618:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800361a:	68bb      	ldr	r3, [r7, #8]
 800361c:	61bb      	str	r3, [r7, #24]
 800361e:	e003      	b.n	8003628 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003620:	68bb      	ldr	r3, [r7, #8]
 8003622:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003624:	2300      	movs	r3, #0
 8003626:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003628:	e02a      	b.n	8003680 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800362a:	683b      	ldr	r3, [r7, #0]
 800362c:	9300      	str	r3, [sp, #0]
 800362e:	697b      	ldr	r3, [r7, #20]
 8003630:	2200      	movs	r2, #0
 8003632:	2180      	movs	r1, #128	@ 0x80
 8003634:	68f8      	ldr	r0, [r7, #12]
 8003636:	f000 fb14 	bl	8003c62 <UART_WaitOnFlagUntilTimeout>
 800363a:	4603      	mov	r3, r0
 800363c:	2b00      	cmp	r3, #0
 800363e:	d001      	beq.n	8003644 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8003640:	2303      	movs	r3, #3
 8003642:	e036      	b.n	80036b2 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8003644:	69fb      	ldr	r3, [r7, #28]
 8003646:	2b00      	cmp	r3, #0
 8003648:	d10b      	bne.n	8003662 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800364a:	69bb      	ldr	r3, [r7, #24]
 800364c:	881b      	ldrh	r3, [r3, #0]
 800364e:	461a      	mov	r2, r3
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003658:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800365a:	69bb      	ldr	r3, [r7, #24]
 800365c:	3302      	adds	r3, #2
 800365e:	61bb      	str	r3, [r7, #24]
 8003660:	e007      	b.n	8003672 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003662:	69fb      	ldr	r3, [r7, #28]
 8003664:	781a      	ldrb	r2, [r3, #0]
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800366c:	69fb      	ldr	r3, [r7, #28]
 800366e:	3301      	adds	r3, #1
 8003670:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003676:	b29b      	uxth	r3, r3
 8003678:	3b01      	subs	r3, #1
 800367a:	b29a      	uxth	r2, r3
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003684:	b29b      	uxth	r3, r3
 8003686:	2b00      	cmp	r3, #0
 8003688:	d1cf      	bne.n	800362a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800368a:	683b      	ldr	r3, [r7, #0]
 800368c:	9300      	str	r3, [sp, #0]
 800368e:	697b      	ldr	r3, [r7, #20]
 8003690:	2200      	movs	r2, #0
 8003692:	2140      	movs	r1, #64	@ 0x40
 8003694:	68f8      	ldr	r0, [r7, #12]
 8003696:	f000 fae4 	bl	8003c62 <UART_WaitOnFlagUntilTimeout>
 800369a:	4603      	mov	r3, r0
 800369c:	2b00      	cmp	r3, #0
 800369e:	d001      	beq.n	80036a4 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 80036a0:	2303      	movs	r3, #3
 80036a2:	e006      	b.n	80036b2 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	2220      	movs	r2, #32
 80036a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80036ac:	2300      	movs	r3, #0
 80036ae:	e000      	b.n	80036b2 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 80036b0:	2302      	movs	r3, #2
  }
}
 80036b2:	4618      	mov	r0, r3
 80036b4:	3720      	adds	r7, #32
 80036b6:	46bd      	mov	sp, r7
 80036b8:	bd80      	pop	{r7, pc}

080036ba <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80036ba:	b580      	push	{r7, lr}
 80036bc:	b084      	sub	sp, #16
 80036be:	af00      	add	r7, sp, #0
 80036c0:	60f8      	str	r0, [r7, #12]
 80036c2:	60b9      	str	r1, [r7, #8]
 80036c4:	4613      	mov	r3, r2
 80036c6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80036ce:	b2db      	uxtb	r3, r3
 80036d0:	2b20      	cmp	r3, #32
 80036d2:	d112      	bne.n	80036fa <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80036d4:	68bb      	ldr	r3, [r7, #8]
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d002      	beq.n	80036e0 <HAL_UART_Receive_IT+0x26>
 80036da:	88fb      	ldrh	r3, [r7, #6]
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d101      	bne.n	80036e4 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80036e0:	2301      	movs	r3, #1
 80036e2:	e00b      	b.n	80036fc <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	2200      	movs	r2, #0
 80036e8:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80036ea:	88fb      	ldrh	r3, [r7, #6]
 80036ec:	461a      	mov	r2, r3
 80036ee:	68b9      	ldr	r1, [r7, #8]
 80036f0:	68f8      	ldr	r0, [r7, #12]
 80036f2:	f000 fb24 	bl	8003d3e <UART_Start_Receive_IT>
 80036f6:	4603      	mov	r3, r0
 80036f8:	e000      	b.n	80036fc <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80036fa:	2302      	movs	r3, #2
  }
}
 80036fc:	4618      	mov	r0, r3
 80036fe:	3710      	adds	r7, #16
 8003700:	46bd      	mov	sp, r7
 8003702:	bd80      	pop	{r7, pc}

08003704 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003704:	b580      	push	{r7, lr}
 8003706:	b0ba      	sub	sp, #232	@ 0xe8
 8003708:	af00      	add	r7, sp, #0
 800370a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	68db      	ldr	r3, [r3, #12]
 800371c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	695b      	ldr	r3, [r3, #20]
 8003726:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800372a:	2300      	movs	r3, #0
 800372c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8003730:	2300      	movs	r3, #0
 8003732:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003736:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800373a:	f003 030f 	and.w	r3, r3, #15
 800373e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8003742:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003746:	2b00      	cmp	r3, #0
 8003748:	d10f      	bne.n	800376a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800374a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800374e:	f003 0320 	and.w	r3, r3, #32
 8003752:	2b00      	cmp	r3, #0
 8003754:	d009      	beq.n	800376a <HAL_UART_IRQHandler+0x66>
 8003756:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800375a:	f003 0320 	and.w	r3, r3, #32
 800375e:	2b00      	cmp	r3, #0
 8003760:	d003      	beq.n	800376a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003762:	6878      	ldr	r0, [r7, #4]
 8003764:	f000 fc01 	bl	8003f6a <UART_Receive_IT>
      return;
 8003768:	e25b      	b.n	8003c22 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800376a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800376e:	2b00      	cmp	r3, #0
 8003770:	f000 80de 	beq.w	8003930 <HAL_UART_IRQHandler+0x22c>
 8003774:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003778:	f003 0301 	and.w	r3, r3, #1
 800377c:	2b00      	cmp	r3, #0
 800377e:	d106      	bne.n	800378e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003780:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003784:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8003788:	2b00      	cmp	r3, #0
 800378a:	f000 80d1 	beq.w	8003930 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800378e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003792:	f003 0301 	and.w	r3, r3, #1
 8003796:	2b00      	cmp	r3, #0
 8003798:	d00b      	beq.n	80037b2 <HAL_UART_IRQHandler+0xae>
 800379a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800379e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d005      	beq.n	80037b2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037aa:	f043 0201 	orr.w	r2, r3, #1
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80037b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80037b6:	f003 0304 	and.w	r3, r3, #4
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d00b      	beq.n	80037d6 <HAL_UART_IRQHandler+0xd2>
 80037be:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80037c2:	f003 0301 	and.w	r3, r3, #1
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d005      	beq.n	80037d6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037ce:	f043 0202 	orr.w	r2, r3, #2
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80037d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80037da:	f003 0302 	and.w	r3, r3, #2
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d00b      	beq.n	80037fa <HAL_UART_IRQHandler+0xf6>
 80037e2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80037e6:	f003 0301 	and.w	r3, r3, #1
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d005      	beq.n	80037fa <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037f2:	f043 0204 	orr.w	r2, r3, #4
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80037fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80037fe:	f003 0308 	and.w	r3, r3, #8
 8003802:	2b00      	cmp	r3, #0
 8003804:	d011      	beq.n	800382a <HAL_UART_IRQHandler+0x126>
 8003806:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800380a:	f003 0320 	and.w	r3, r3, #32
 800380e:	2b00      	cmp	r3, #0
 8003810:	d105      	bne.n	800381e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003812:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003816:	f003 0301 	and.w	r3, r3, #1
 800381a:	2b00      	cmp	r3, #0
 800381c:	d005      	beq.n	800382a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003822:	f043 0208 	orr.w	r2, r3, #8
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800382e:	2b00      	cmp	r3, #0
 8003830:	f000 81f2 	beq.w	8003c18 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003834:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003838:	f003 0320 	and.w	r3, r3, #32
 800383c:	2b00      	cmp	r3, #0
 800383e:	d008      	beq.n	8003852 <HAL_UART_IRQHandler+0x14e>
 8003840:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003844:	f003 0320 	and.w	r3, r3, #32
 8003848:	2b00      	cmp	r3, #0
 800384a:	d002      	beq.n	8003852 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800384c:	6878      	ldr	r0, [r7, #4]
 800384e:	f000 fb8c 	bl	8003f6a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	695b      	ldr	r3, [r3, #20]
 8003858:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800385c:	2b00      	cmp	r3, #0
 800385e:	bf14      	ite	ne
 8003860:	2301      	movne	r3, #1
 8003862:	2300      	moveq	r3, #0
 8003864:	b2db      	uxtb	r3, r3
 8003866:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800386e:	f003 0308 	and.w	r3, r3, #8
 8003872:	2b00      	cmp	r3, #0
 8003874:	d103      	bne.n	800387e <HAL_UART_IRQHandler+0x17a>
 8003876:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800387a:	2b00      	cmp	r3, #0
 800387c:	d04f      	beq.n	800391e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800387e:	6878      	ldr	r0, [r7, #4]
 8003880:	f000 fa96 	bl	8003db0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	695b      	ldr	r3, [r3, #20]
 800388a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800388e:	2b00      	cmp	r3, #0
 8003890:	d041      	beq.n	8003916 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	3314      	adds	r3, #20
 8003898:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800389c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80038a0:	e853 3f00 	ldrex	r3, [r3]
 80038a4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80038a8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80038ac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80038b0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	3314      	adds	r3, #20
 80038ba:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80038be:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80038c2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038c6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80038ca:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80038ce:	e841 2300 	strex	r3, r2, [r1]
 80038d2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80038d6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d1d9      	bne.n	8003892 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d013      	beq.n	800390e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038ea:	4a7e      	ldr	r2, [pc, #504]	@ (8003ae4 <HAL_UART_IRQHandler+0x3e0>)
 80038ec:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038f2:	4618      	mov	r0, r3
 80038f4:	f7fe fb54 	bl	8001fa0 <HAL_DMA_Abort_IT>
 80038f8:	4603      	mov	r3, r0
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d016      	beq.n	800392c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003902:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003904:	687a      	ldr	r2, [r7, #4]
 8003906:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003908:	4610      	mov	r0, r2
 800390a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800390c:	e00e      	b.n	800392c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800390e:	6878      	ldr	r0, [r7, #4]
 8003910:	f000 f993 	bl	8003c3a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003914:	e00a      	b.n	800392c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003916:	6878      	ldr	r0, [r7, #4]
 8003918:	f000 f98f 	bl	8003c3a <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800391c:	e006      	b.n	800392c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800391e:	6878      	ldr	r0, [r7, #4]
 8003920:	f000 f98b 	bl	8003c3a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	2200      	movs	r2, #0
 8003928:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800392a:	e175      	b.n	8003c18 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800392c:	bf00      	nop
    return;
 800392e:	e173      	b.n	8003c18 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003934:	2b01      	cmp	r3, #1
 8003936:	f040 814f 	bne.w	8003bd8 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800393a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800393e:	f003 0310 	and.w	r3, r3, #16
 8003942:	2b00      	cmp	r3, #0
 8003944:	f000 8148 	beq.w	8003bd8 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003948:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800394c:	f003 0310 	and.w	r3, r3, #16
 8003950:	2b00      	cmp	r3, #0
 8003952:	f000 8141 	beq.w	8003bd8 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003956:	2300      	movs	r3, #0
 8003958:	60bb      	str	r3, [r7, #8]
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	60bb      	str	r3, [r7, #8]
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	685b      	ldr	r3, [r3, #4]
 8003968:	60bb      	str	r3, [r7, #8]
 800396a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	695b      	ldr	r3, [r3, #20]
 8003972:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003976:	2b00      	cmp	r3, #0
 8003978:	f000 80b6 	beq.w	8003ae8 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	685b      	ldr	r3, [r3, #4]
 8003984:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003988:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800398c:	2b00      	cmp	r3, #0
 800398e:	f000 8145 	beq.w	8003c1c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003996:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800399a:	429a      	cmp	r2, r3
 800399c:	f080 813e 	bcs.w	8003c1c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80039a6:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039ac:	699b      	ldr	r3, [r3, #24]
 80039ae:	2b20      	cmp	r3, #32
 80039b0:	f000 8088 	beq.w	8003ac4 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	330c      	adds	r3, #12
 80039ba:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039be:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80039c2:	e853 3f00 	ldrex	r3, [r3]
 80039c6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80039ca:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80039ce:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80039d2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	330c      	adds	r3, #12
 80039dc:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 80039e0:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80039e4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039e8:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80039ec:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80039f0:	e841 2300 	strex	r3, r2, [r1]
 80039f4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80039f8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d1d9      	bne.n	80039b4 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	3314      	adds	r3, #20
 8003a06:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a08:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003a0a:	e853 3f00 	ldrex	r3, [r3]
 8003a0e:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003a10:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003a12:	f023 0301 	bic.w	r3, r3, #1
 8003a16:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	3314      	adds	r3, #20
 8003a20:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003a24:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003a28:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a2a:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003a2c:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003a30:	e841 2300 	strex	r3, r2, [r1]
 8003a34:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003a36:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d1e1      	bne.n	8003a00 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	3314      	adds	r3, #20
 8003a42:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a44:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003a46:	e853 3f00 	ldrex	r3, [r3]
 8003a4a:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003a4c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003a4e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003a52:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	3314      	adds	r3, #20
 8003a5c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003a60:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003a62:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a64:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003a66:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003a68:	e841 2300 	strex	r3, r2, [r1]
 8003a6c:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003a6e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d1e3      	bne.n	8003a3c <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	2220      	movs	r2, #32
 8003a78:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	2200      	movs	r2, #0
 8003a80:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	330c      	adds	r3, #12
 8003a88:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a8a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003a8c:	e853 3f00 	ldrex	r3, [r3]
 8003a90:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003a92:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003a94:	f023 0310 	bic.w	r3, r3, #16
 8003a98:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	330c      	adds	r3, #12
 8003aa2:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8003aa6:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003aa8:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003aaa:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003aac:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003aae:	e841 2300 	strex	r3, r2, [r1]
 8003ab2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003ab4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d1e3      	bne.n	8003a82 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003abe:	4618      	mov	r0, r3
 8003ac0:	f7fe fa33 	bl	8001f2a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	2202      	movs	r2, #2
 8003ac8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003ad2:	b29b      	uxth	r3, r3
 8003ad4:	1ad3      	subs	r3, r2, r3
 8003ad6:	b29b      	uxth	r3, r3
 8003ad8:	4619      	mov	r1, r3
 8003ada:	6878      	ldr	r0, [r7, #4]
 8003adc:	f000 f8b6 	bl	8003c4c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003ae0:	e09c      	b.n	8003c1c <HAL_UART_IRQHandler+0x518>
 8003ae2:	bf00      	nop
 8003ae4:	08003e75 	.word	0x08003e75
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003af0:	b29b      	uxth	r3, r3
 8003af2:	1ad3      	subs	r3, r2, r3
 8003af4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003afc:	b29b      	uxth	r3, r3
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	f000 808e 	beq.w	8003c20 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8003b04:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	f000 8089 	beq.w	8003c20 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	330c      	adds	r3, #12
 8003b14:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b18:	e853 3f00 	ldrex	r3, [r3]
 8003b1c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003b1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b20:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003b24:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	330c      	adds	r3, #12
 8003b2e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8003b32:	647a      	str	r2, [r7, #68]	@ 0x44
 8003b34:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b36:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003b38:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003b3a:	e841 2300 	strex	r3, r2, [r1]
 8003b3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003b40:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d1e3      	bne.n	8003b0e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	3314      	adds	r3, #20
 8003b4c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b50:	e853 3f00 	ldrex	r3, [r3]
 8003b54:	623b      	str	r3, [r7, #32]
   return(result);
 8003b56:	6a3b      	ldr	r3, [r7, #32]
 8003b58:	f023 0301 	bic.w	r3, r3, #1
 8003b5c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	3314      	adds	r3, #20
 8003b66:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003b6a:	633a      	str	r2, [r7, #48]	@ 0x30
 8003b6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b6e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003b70:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003b72:	e841 2300 	strex	r3, r2, [r1]
 8003b76:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003b78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d1e3      	bne.n	8003b46 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	2220      	movs	r2, #32
 8003b82:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	2200      	movs	r2, #0
 8003b8a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	330c      	adds	r3, #12
 8003b92:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b94:	693b      	ldr	r3, [r7, #16]
 8003b96:	e853 3f00 	ldrex	r3, [r3]
 8003b9a:	60fb      	str	r3, [r7, #12]
   return(result);
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	f023 0310 	bic.w	r3, r3, #16
 8003ba2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	330c      	adds	r3, #12
 8003bac:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8003bb0:	61fa      	str	r2, [r7, #28]
 8003bb2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bb4:	69b9      	ldr	r1, [r7, #24]
 8003bb6:	69fa      	ldr	r2, [r7, #28]
 8003bb8:	e841 2300 	strex	r3, r2, [r1]
 8003bbc:	617b      	str	r3, [r7, #20]
   return(result);
 8003bbe:	697b      	ldr	r3, [r7, #20]
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d1e3      	bne.n	8003b8c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	2202      	movs	r2, #2
 8003bc8:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003bca:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003bce:	4619      	mov	r1, r3
 8003bd0:	6878      	ldr	r0, [r7, #4]
 8003bd2:	f000 f83b 	bl	8003c4c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003bd6:	e023      	b.n	8003c20 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003bd8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003bdc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d009      	beq.n	8003bf8 <HAL_UART_IRQHandler+0x4f4>
 8003be4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003be8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d003      	beq.n	8003bf8 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8003bf0:	6878      	ldr	r0, [r7, #4]
 8003bf2:	f000 f953 	bl	8003e9c <UART_Transmit_IT>
    return;
 8003bf6:	e014      	b.n	8003c22 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003bf8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003bfc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d00e      	beq.n	8003c22 <HAL_UART_IRQHandler+0x51e>
 8003c04:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003c08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d008      	beq.n	8003c22 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8003c10:	6878      	ldr	r0, [r7, #4]
 8003c12:	f000 f992 	bl	8003f3a <UART_EndTransmit_IT>
    return;
 8003c16:	e004      	b.n	8003c22 <HAL_UART_IRQHandler+0x51e>
    return;
 8003c18:	bf00      	nop
 8003c1a:	e002      	b.n	8003c22 <HAL_UART_IRQHandler+0x51e>
      return;
 8003c1c:	bf00      	nop
 8003c1e:	e000      	b.n	8003c22 <HAL_UART_IRQHandler+0x51e>
      return;
 8003c20:	bf00      	nop
  }
}
 8003c22:	37e8      	adds	r7, #232	@ 0xe8
 8003c24:	46bd      	mov	sp, r7
 8003c26:	bd80      	pop	{r7, pc}

08003c28 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003c28:	b480      	push	{r7}
 8003c2a:	b083      	sub	sp, #12
 8003c2c:	af00      	add	r7, sp, #0
 8003c2e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003c30:	bf00      	nop
 8003c32:	370c      	adds	r7, #12
 8003c34:	46bd      	mov	sp, r7
 8003c36:	bc80      	pop	{r7}
 8003c38:	4770      	bx	lr

08003c3a <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003c3a:	b480      	push	{r7}
 8003c3c:	b083      	sub	sp, #12
 8003c3e:	af00      	add	r7, sp, #0
 8003c40:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003c42:	bf00      	nop
 8003c44:	370c      	adds	r7, #12
 8003c46:	46bd      	mov	sp, r7
 8003c48:	bc80      	pop	{r7}
 8003c4a:	4770      	bx	lr

08003c4c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003c4c:	b480      	push	{r7}
 8003c4e:	b083      	sub	sp, #12
 8003c50:	af00      	add	r7, sp, #0
 8003c52:	6078      	str	r0, [r7, #4]
 8003c54:	460b      	mov	r3, r1
 8003c56:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003c58:	bf00      	nop
 8003c5a:	370c      	adds	r7, #12
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	bc80      	pop	{r7}
 8003c60:	4770      	bx	lr

08003c62 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003c62:	b580      	push	{r7, lr}
 8003c64:	b090      	sub	sp, #64	@ 0x40
 8003c66:	af00      	add	r7, sp, #0
 8003c68:	60f8      	str	r0, [r7, #12]
 8003c6a:	60b9      	str	r1, [r7, #8]
 8003c6c:	603b      	str	r3, [r7, #0]
 8003c6e:	4613      	mov	r3, r2
 8003c70:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003c72:	e050      	b.n	8003d16 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c74:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003c76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c7a:	d04c      	beq.n	8003d16 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003c7c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d007      	beq.n	8003c92 <UART_WaitOnFlagUntilTimeout+0x30>
 8003c82:	f7fd f9e1 	bl	8001048 <HAL_GetTick>
 8003c86:	4602      	mov	r2, r0
 8003c88:	683b      	ldr	r3, [r7, #0]
 8003c8a:	1ad3      	subs	r3, r2, r3
 8003c8c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003c8e:	429a      	cmp	r2, r3
 8003c90:	d241      	bcs.n	8003d16 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	330c      	adds	r3, #12
 8003c98:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c9c:	e853 3f00 	ldrex	r3, [r3]
 8003ca0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003ca2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ca4:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8003ca8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	330c      	adds	r3, #12
 8003cb0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003cb2:	637a      	str	r2, [r7, #52]	@ 0x34
 8003cb4:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cb6:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003cb8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003cba:	e841 2300 	strex	r3, r2, [r1]
 8003cbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8003cc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d1e5      	bne.n	8003c92 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	3314      	adds	r3, #20
 8003ccc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cce:	697b      	ldr	r3, [r7, #20]
 8003cd0:	e853 3f00 	ldrex	r3, [r3]
 8003cd4:	613b      	str	r3, [r7, #16]
   return(result);
 8003cd6:	693b      	ldr	r3, [r7, #16]
 8003cd8:	f023 0301 	bic.w	r3, r3, #1
 8003cdc:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	3314      	adds	r3, #20
 8003ce4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003ce6:	623a      	str	r2, [r7, #32]
 8003ce8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cea:	69f9      	ldr	r1, [r7, #28]
 8003cec:	6a3a      	ldr	r2, [r7, #32]
 8003cee:	e841 2300 	strex	r3, r2, [r1]
 8003cf2:	61bb      	str	r3, [r7, #24]
   return(result);
 8003cf4:	69bb      	ldr	r3, [r7, #24]
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d1e5      	bne.n	8003cc6 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	2220      	movs	r2, #32
 8003cfe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	2220      	movs	r2, #32
 8003d06:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	2200      	movs	r2, #0
 8003d0e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_TIMEOUT;
 8003d12:	2303      	movs	r3, #3
 8003d14:	e00f      	b.n	8003d36 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	681a      	ldr	r2, [r3, #0]
 8003d1c:	68bb      	ldr	r3, [r7, #8]
 8003d1e:	4013      	ands	r3, r2
 8003d20:	68ba      	ldr	r2, [r7, #8]
 8003d22:	429a      	cmp	r2, r3
 8003d24:	bf0c      	ite	eq
 8003d26:	2301      	moveq	r3, #1
 8003d28:	2300      	movne	r3, #0
 8003d2a:	b2db      	uxtb	r3, r3
 8003d2c:	461a      	mov	r2, r3
 8003d2e:	79fb      	ldrb	r3, [r7, #7]
 8003d30:	429a      	cmp	r2, r3
 8003d32:	d09f      	beq.n	8003c74 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003d34:	2300      	movs	r3, #0
}
 8003d36:	4618      	mov	r0, r3
 8003d38:	3740      	adds	r7, #64	@ 0x40
 8003d3a:	46bd      	mov	sp, r7
 8003d3c:	bd80      	pop	{r7, pc}

08003d3e <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003d3e:	b480      	push	{r7}
 8003d40:	b085      	sub	sp, #20
 8003d42:	af00      	add	r7, sp, #0
 8003d44:	60f8      	str	r0, [r7, #12]
 8003d46:	60b9      	str	r1, [r7, #8]
 8003d48:	4613      	mov	r3, r2
 8003d4a:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	68ba      	ldr	r2, [r7, #8]
 8003d50:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	88fa      	ldrh	r2, [r7, #6]
 8003d56:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	88fa      	ldrh	r2, [r7, #6]
 8003d5c:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	2200      	movs	r2, #0
 8003d62:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	2222      	movs	r2, #34	@ 0x22
 8003d68:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	691b      	ldr	r3, [r3, #16]
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d007      	beq.n	8003d84 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	68da      	ldr	r2, [r3, #12]
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003d82:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	695a      	ldr	r2, [r3, #20]
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f042 0201 	orr.w	r2, r2, #1
 8003d92:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	68da      	ldr	r2, [r3, #12]
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f042 0220 	orr.w	r2, r2, #32
 8003da2:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003da4:	2300      	movs	r3, #0
}
 8003da6:	4618      	mov	r0, r3
 8003da8:	3714      	adds	r7, #20
 8003daa:	46bd      	mov	sp, r7
 8003dac:	bc80      	pop	{r7}
 8003dae:	4770      	bx	lr

08003db0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003db0:	b480      	push	{r7}
 8003db2:	b095      	sub	sp, #84	@ 0x54
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	330c      	adds	r3, #12
 8003dbe:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dc0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003dc2:	e853 3f00 	ldrex	r3, [r3]
 8003dc6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003dc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003dca:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003dce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	330c      	adds	r3, #12
 8003dd6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003dd8:	643a      	str	r2, [r7, #64]	@ 0x40
 8003dda:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ddc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003dde:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003de0:	e841 2300 	strex	r3, r2, [r1]
 8003de4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003de6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d1e5      	bne.n	8003db8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	3314      	adds	r3, #20
 8003df2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003df4:	6a3b      	ldr	r3, [r7, #32]
 8003df6:	e853 3f00 	ldrex	r3, [r3]
 8003dfa:	61fb      	str	r3, [r7, #28]
   return(result);
 8003dfc:	69fb      	ldr	r3, [r7, #28]
 8003dfe:	f023 0301 	bic.w	r3, r3, #1
 8003e02:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	3314      	adds	r3, #20
 8003e0a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003e0c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003e0e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e10:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003e12:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003e14:	e841 2300 	strex	r3, r2, [r1]
 8003e18:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003e1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d1e5      	bne.n	8003dec <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e24:	2b01      	cmp	r3, #1
 8003e26:	d119      	bne.n	8003e5c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	330c      	adds	r3, #12
 8003e2e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	e853 3f00 	ldrex	r3, [r3]
 8003e36:	60bb      	str	r3, [r7, #8]
   return(result);
 8003e38:	68bb      	ldr	r3, [r7, #8]
 8003e3a:	f023 0310 	bic.w	r3, r3, #16
 8003e3e:	647b      	str	r3, [r7, #68]	@ 0x44
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	330c      	adds	r3, #12
 8003e46:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003e48:	61ba      	str	r2, [r7, #24]
 8003e4a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e4c:	6979      	ldr	r1, [r7, #20]
 8003e4e:	69ba      	ldr	r2, [r7, #24]
 8003e50:	e841 2300 	strex	r3, r2, [r1]
 8003e54:	613b      	str	r3, [r7, #16]
   return(result);
 8003e56:	693b      	ldr	r3, [r7, #16]
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d1e5      	bne.n	8003e28 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	2220      	movs	r2, #32
 8003e60:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	2200      	movs	r2, #0
 8003e68:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003e6a:	bf00      	nop
 8003e6c:	3754      	adds	r7, #84	@ 0x54
 8003e6e:	46bd      	mov	sp, r7
 8003e70:	bc80      	pop	{r7}
 8003e72:	4770      	bx	lr

08003e74 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003e74:	b580      	push	{r7, lr}
 8003e76:	b084      	sub	sp, #16
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e80:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	2200      	movs	r2, #0
 8003e86:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	2200      	movs	r2, #0
 8003e8c:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003e8e:	68f8      	ldr	r0, [r7, #12]
 8003e90:	f7ff fed3 	bl	8003c3a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003e94:	bf00      	nop
 8003e96:	3710      	adds	r7, #16
 8003e98:	46bd      	mov	sp, r7
 8003e9a:	bd80      	pop	{r7, pc}

08003e9c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003e9c:	b480      	push	{r7}
 8003e9e:	b085      	sub	sp, #20
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003eaa:	b2db      	uxtb	r3, r3
 8003eac:	2b21      	cmp	r3, #33	@ 0x21
 8003eae:	d13e      	bne.n	8003f2e <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	689b      	ldr	r3, [r3, #8]
 8003eb4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003eb8:	d114      	bne.n	8003ee4 <UART_Transmit_IT+0x48>
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	691b      	ldr	r3, [r3, #16]
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d110      	bne.n	8003ee4 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	6a1b      	ldr	r3, [r3, #32]
 8003ec6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	881b      	ldrh	r3, [r3, #0]
 8003ecc:	461a      	mov	r2, r3
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003ed6:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	6a1b      	ldr	r3, [r3, #32]
 8003edc:	1c9a      	adds	r2, r3, #2
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	621a      	str	r2, [r3, #32]
 8003ee2:	e008      	b.n	8003ef6 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	6a1b      	ldr	r3, [r3, #32]
 8003ee8:	1c59      	adds	r1, r3, #1
 8003eea:	687a      	ldr	r2, [r7, #4]
 8003eec:	6211      	str	r1, [r2, #32]
 8003eee:	781a      	ldrb	r2, [r3, #0]
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003efa:	b29b      	uxth	r3, r3
 8003efc:	3b01      	subs	r3, #1
 8003efe:	b29b      	uxth	r3, r3
 8003f00:	687a      	ldr	r2, [r7, #4]
 8003f02:	4619      	mov	r1, r3
 8003f04:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d10f      	bne.n	8003f2a <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	68da      	ldr	r2, [r3, #12]
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003f18:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	68da      	ldr	r2, [r3, #12]
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003f28:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003f2a:	2300      	movs	r3, #0
 8003f2c:	e000      	b.n	8003f30 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003f2e:	2302      	movs	r3, #2
  }
}
 8003f30:	4618      	mov	r0, r3
 8003f32:	3714      	adds	r7, #20
 8003f34:	46bd      	mov	sp, r7
 8003f36:	bc80      	pop	{r7}
 8003f38:	4770      	bx	lr

08003f3a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003f3a:	b580      	push	{r7, lr}
 8003f3c:	b082      	sub	sp, #8
 8003f3e:	af00      	add	r7, sp, #0
 8003f40:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	68da      	ldr	r2, [r3, #12]
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003f50:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	2220      	movs	r2, #32
 8003f56:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003f5a:	6878      	ldr	r0, [r7, #4]
 8003f5c:	f7ff fe64 	bl	8003c28 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003f60:	2300      	movs	r3, #0
}
 8003f62:	4618      	mov	r0, r3
 8003f64:	3708      	adds	r7, #8
 8003f66:	46bd      	mov	sp, r7
 8003f68:	bd80      	pop	{r7, pc}

08003f6a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003f6a:	b580      	push	{r7, lr}
 8003f6c:	b08c      	sub	sp, #48	@ 0x30
 8003f6e:	af00      	add	r7, sp, #0
 8003f70:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003f78:	b2db      	uxtb	r3, r3
 8003f7a:	2b22      	cmp	r3, #34	@ 0x22
 8003f7c:	f040 80ae 	bne.w	80040dc <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	689b      	ldr	r3, [r3, #8]
 8003f84:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003f88:	d117      	bne.n	8003fba <UART_Receive_IT+0x50>
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	691b      	ldr	r3, [r3, #16]
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d113      	bne.n	8003fba <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8003f92:	2300      	movs	r3, #0
 8003f94:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f9a:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	685b      	ldr	r3, [r3, #4]
 8003fa2:	b29b      	uxth	r3, r3
 8003fa4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003fa8:	b29a      	uxth	r2, r3
 8003faa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fac:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fb2:	1c9a      	adds	r2, r3, #2
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	629a      	str	r2, [r3, #40]	@ 0x28
 8003fb8:	e026      	b.n	8004008 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8003fc0:	2300      	movs	r3, #0
 8003fc2:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	689b      	ldr	r3, [r3, #8]
 8003fc8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003fcc:	d007      	beq.n	8003fde <UART_Receive_IT+0x74>
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	689b      	ldr	r3, [r3, #8]
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d10a      	bne.n	8003fec <UART_Receive_IT+0x82>
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	691b      	ldr	r3, [r3, #16]
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d106      	bne.n	8003fec <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	685b      	ldr	r3, [r3, #4]
 8003fe4:	b2da      	uxtb	r2, r3
 8003fe6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003fe8:	701a      	strb	r2, [r3, #0]
 8003fea:	e008      	b.n	8003ffe <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	685b      	ldr	r3, [r3, #4]
 8003ff2:	b2db      	uxtb	r3, r3
 8003ff4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003ff8:	b2da      	uxtb	r2, r3
 8003ffa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ffc:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004002:	1c5a      	adds	r2, r3, #1
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800400c:	b29b      	uxth	r3, r3
 800400e:	3b01      	subs	r3, #1
 8004010:	b29b      	uxth	r3, r3
 8004012:	687a      	ldr	r2, [r7, #4]
 8004014:	4619      	mov	r1, r3
 8004016:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8004018:	2b00      	cmp	r3, #0
 800401a:	d15d      	bne.n	80040d8 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	68da      	ldr	r2, [r3, #12]
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	f022 0220 	bic.w	r2, r2, #32
 800402a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	68da      	ldr	r2, [r3, #12]
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800403a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	695a      	ldr	r2, [r3, #20]
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f022 0201 	bic.w	r2, r2, #1
 800404a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	2220      	movs	r2, #32
 8004050:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	2200      	movs	r2, #0
 8004058:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800405e:	2b01      	cmp	r3, #1
 8004060:	d135      	bne.n	80040ce <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	2200      	movs	r2, #0
 8004066:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	330c      	adds	r3, #12
 800406e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004070:	697b      	ldr	r3, [r7, #20]
 8004072:	e853 3f00 	ldrex	r3, [r3]
 8004076:	613b      	str	r3, [r7, #16]
   return(result);
 8004078:	693b      	ldr	r3, [r7, #16]
 800407a:	f023 0310 	bic.w	r3, r3, #16
 800407e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	330c      	adds	r3, #12
 8004086:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004088:	623a      	str	r2, [r7, #32]
 800408a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800408c:	69f9      	ldr	r1, [r7, #28]
 800408e:	6a3a      	ldr	r2, [r7, #32]
 8004090:	e841 2300 	strex	r3, r2, [r1]
 8004094:	61bb      	str	r3, [r7, #24]
   return(result);
 8004096:	69bb      	ldr	r3, [r7, #24]
 8004098:	2b00      	cmp	r3, #0
 800409a:	d1e5      	bne.n	8004068 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f003 0310 	and.w	r3, r3, #16
 80040a6:	2b10      	cmp	r3, #16
 80040a8:	d10a      	bne.n	80040c0 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80040aa:	2300      	movs	r3, #0
 80040ac:	60fb      	str	r3, [r7, #12]
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	60fb      	str	r3, [r7, #12]
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	685b      	ldr	r3, [r3, #4]
 80040bc:	60fb      	str	r3, [r7, #12]
 80040be:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80040c4:	4619      	mov	r1, r3
 80040c6:	6878      	ldr	r0, [r7, #4]
 80040c8:	f7ff fdc0 	bl	8003c4c <HAL_UARTEx_RxEventCallback>
 80040cc:	e002      	b.n	80040d4 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80040ce:	6878      	ldr	r0, [r7, #4]
 80040d0:	f000 fa74 	bl	80045bc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80040d4:	2300      	movs	r3, #0
 80040d6:	e002      	b.n	80040de <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80040d8:	2300      	movs	r3, #0
 80040da:	e000      	b.n	80040de <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80040dc:	2302      	movs	r3, #2
  }
}
 80040de:	4618      	mov	r0, r3
 80040e0:	3730      	adds	r7, #48	@ 0x30
 80040e2:	46bd      	mov	sp, r7
 80040e4:	bd80      	pop	{r7, pc}
	...

080040e8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80040e8:	b580      	push	{r7, lr}
 80040ea:	b084      	sub	sp, #16
 80040ec:	af00      	add	r7, sp, #0
 80040ee:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	691b      	ldr	r3, [r3, #16]
 80040f6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	68da      	ldr	r2, [r3, #12]
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	430a      	orrs	r2, r1
 8004104:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	689a      	ldr	r2, [r3, #8]
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	691b      	ldr	r3, [r3, #16]
 800410e:	431a      	orrs	r2, r3
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	695b      	ldr	r3, [r3, #20]
 8004114:	4313      	orrs	r3, r2
 8004116:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	68db      	ldr	r3, [r3, #12]
 800411e:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8004122:	f023 030c 	bic.w	r3, r3, #12
 8004126:	687a      	ldr	r2, [r7, #4]
 8004128:	6812      	ldr	r2, [r2, #0]
 800412a:	68b9      	ldr	r1, [r7, #8]
 800412c:	430b      	orrs	r3, r1
 800412e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	695b      	ldr	r3, [r3, #20]
 8004136:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	699a      	ldr	r2, [r3, #24]
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	430a      	orrs	r2, r1
 8004144:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	4a2c      	ldr	r2, [pc, #176]	@ (80041fc <UART_SetConfig+0x114>)
 800414c:	4293      	cmp	r3, r2
 800414e:	d103      	bne.n	8004158 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004150:	f7fe fd82 	bl	8002c58 <HAL_RCC_GetPCLK2Freq>
 8004154:	60f8      	str	r0, [r7, #12]
 8004156:	e002      	b.n	800415e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004158:	f7fe fd6a 	bl	8002c30 <HAL_RCC_GetPCLK1Freq>
 800415c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800415e:	68fa      	ldr	r2, [r7, #12]
 8004160:	4613      	mov	r3, r2
 8004162:	009b      	lsls	r3, r3, #2
 8004164:	4413      	add	r3, r2
 8004166:	009a      	lsls	r2, r3, #2
 8004168:	441a      	add	r2, r3
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	685b      	ldr	r3, [r3, #4]
 800416e:	009b      	lsls	r3, r3, #2
 8004170:	fbb2 f3f3 	udiv	r3, r2, r3
 8004174:	4a22      	ldr	r2, [pc, #136]	@ (8004200 <UART_SetConfig+0x118>)
 8004176:	fba2 2303 	umull	r2, r3, r2, r3
 800417a:	095b      	lsrs	r3, r3, #5
 800417c:	0119      	lsls	r1, r3, #4
 800417e:	68fa      	ldr	r2, [r7, #12]
 8004180:	4613      	mov	r3, r2
 8004182:	009b      	lsls	r3, r3, #2
 8004184:	4413      	add	r3, r2
 8004186:	009a      	lsls	r2, r3, #2
 8004188:	441a      	add	r2, r3
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	685b      	ldr	r3, [r3, #4]
 800418e:	009b      	lsls	r3, r3, #2
 8004190:	fbb2 f2f3 	udiv	r2, r2, r3
 8004194:	4b1a      	ldr	r3, [pc, #104]	@ (8004200 <UART_SetConfig+0x118>)
 8004196:	fba3 0302 	umull	r0, r3, r3, r2
 800419a:	095b      	lsrs	r3, r3, #5
 800419c:	2064      	movs	r0, #100	@ 0x64
 800419e:	fb00 f303 	mul.w	r3, r0, r3
 80041a2:	1ad3      	subs	r3, r2, r3
 80041a4:	011b      	lsls	r3, r3, #4
 80041a6:	3332      	adds	r3, #50	@ 0x32
 80041a8:	4a15      	ldr	r2, [pc, #84]	@ (8004200 <UART_SetConfig+0x118>)
 80041aa:	fba2 2303 	umull	r2, r3, r2, r3
 80041ae:	095b      	lsrs	r3, r3, #5
 80041b0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80041b4:	4419      	add	r1, r3
 80041b6:	68fa      	ldr	r2, [r7, #12]
 80041b8:	4613      	mov	r3, r2
 80041ba:	009b      	lsls	r3, r3, #2
 80041bc:	4413      	add	r3, r2
 80041be:	009a      	lsls	r2, r3, #2
 80041c0:	441a      	add	r2, r3
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	685b      	ldr	r3, [r3, #4]
 80041c6:	009b      	lsls	r3, r3, #2
 80041c8:	fbb2 f2f3 	udiv	r2, r2, r3
 80041cc:	4b0c      	ldr	r3, [pc, #48]	@ (8004200 <UART_SetConfig+0x118>)
 80041ce:	fba3 0302 	umull	r0, r3, r3, r2
 80041d2:	095b      	lsrs	r3, r3, #5
 80041d4:	2064      	movs	r0, #100	@ 0x64
 80041d6:	fb00 f303 	mul.w	r3, r0, r3
 80041da:	1ad3      	subs	r3, r2, r3
 80041dc:	011b      	lsls	r3, r3, #4
 80041de:	3332      	adds	r3, #50	@ 0x32
 80041e0:	4a07      	ldr	r2, [pc, #28]	@ (8004200 <UART_SetConfig+0x118>)
 80041e2:	fba2 2303 	umull	r2, r3, r2, r3
 80041e6:	095b      	lsrs	r3, r3, #5
 80041e8:	f003 020f 	and.w	r2, r3, #15
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	440a      	add	r2, r1
 80041f2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80041f4:	bf00      	nop
 80041f6:	3710      	adds	r7, #16
 80041f8:	46bd      	mov	sp, r7
 80041fa:	bd80      	pop	{r7, pc}
 80041fc:	40013800 	.word	0x40013800
 8004200:	51eb851f 	.word	0x51eb851f

08004204 <NextionAddComp>:
 */

#include "Nextion.h"

uint8_t NextionAddComp(Nextion* nex, NexComp* _nexcomp, char* objectname, uint8_t __page, uint8_t __id, void (*callbackFuncOnPress)(), void (*callbackFuncOnRelease)())
{
 8004204:	b580      	push	{r7, lr}
 8004206:	b084      	sub	sp, #16
 8004208:	af00      	add	r7, sp, #0
 800420a:	60f8      	str	r0, [r7, #12]
 800420c:	60b9      	str	r1, [r7, #8]
 800420e:	607a      	str	r2, [r7, #4]
 8004210:	70fb      	strb	r3, [r7, #3]
	//Make space before passing the object name to the nexcomp struct
	_nexcomp->objname = (char *) malloc((strlen(objectname)*sizeof(char)) + 1);
 8004212:	6878      	ldr	r0, [r7, #4]
 8004214:	f7fb ff9a 	bl	800014c <strlen>
 8004218:	4603      	mov	r3, r0
 800421a:	3301      	adds	r3, #1
 800421c:	4618      	mov	r0, r3
 800421e:	f000 fc95 	bl	8004b4c <malloc>
 8004222:	4603      	mov	r3, r0
 8004224:	461a      	mov	r2, r3
 8004226:	68bb      	ldr	r3, [r7, #8]
 8004228:	60da      	str	r2, [r3, #12]
	//Pass the object name to the struct
	strcpy(_nexcomp->objname, objectname);
 800422a:	68bb      	ldr	r3, [r7, #8]
 800422c:	68db      	ldr	r3, [r3, #12]
 800422e:	6879      	ldr	r1, [r7, #4]
 8004230:	4618      	mov	r0, r3
 8004232:	f000 fda5 	bl	8004d80 <strcpy>

	//Pass the corresponding data from component to component struct
	_nexcomp->_id = __id;
 8004236:	68bb      	ldr	r3, [r7, #8]
 8004238:	7e3a      	ldrb	r2, [r7, #24]
 800423a:	705a      	strb	r2, [r3, #1]
	_nexcomp->_page = __page;
 800423c:	68bb      	ldr	r3, [r7, #8]
 800423e:	78fa      	ldrb	r2, [r7, #3]
 8004240:	701a      	strb	r2, [r3, #0]

	//Add the component struct to the list on the Nextion Struct
	nex->_NexCompArr[nex->_NexCompCount] = _nexcomp;
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8004248:	461a      	mov	r2, r3
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	321a      	adds	r2, #26
 800424e:	68b9      	ldr	r1, [r7, #8]
 8004250:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	nex->_NexCompCount++;
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800425a:	3301      	adds	r3, #1
 800425c:	b2da      	uxtb	r2, r3
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

	//Bind the correct callback functions together
	_nexcomp->callbackOnPress = callbackFuncOnPress;
 8004264:	68bb      	ldr	r3, [r7, #8]
 8004266:	69fa      	ldr	r2, [r7, #28]
 8004268:	605a      	str	r2, [r3, #4]
	_nexcomp->callbackOnRelease = callbackFuncOnRelease;
 800426a:	68bb      	ldr	r3, [r7, #8]
 800426c:	6a3a      	ldr	r2, [r7, #32]
 800426e:	609a      	str	r2, [r3, #8]

	//Return OK
	return 0;
 8004270:	2300      	movs	r3, #0
}
 8004272:	4618      	mov	r0, r3
 8004274:	3710      	adds	r7, #16
 8004276:	46bd      	mov	sp, r7
 8004278:	bd80      	pop	{r7, pc}

0800427a <NextionInit>:

uint8_t NextionInit(Nextion *nex, UART_HandleTypeDef *nextionUARTHandle)
{
 800427a:	b580      	push	{r7, lr}
 800427c:	b082      	sub	sp, #8
 800427e:	af00      	add	r7, sp, #0
 8004280:	6078      	str	r0, [r7, #4]
 8004282:	6039      	str	r1, [r7, #0]
	//Pass the used UART handle to the struct
	nex->nextionUARTHandle = nextionUARTHandle;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	683a      	ldr	r2, [r7, #0]
 8004288:	601a      	str	r2, [r3, #0]

	//Start the parsing counters from zero
	nex->_arrCount = 0;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	2200      	movs	r2, #0
 800428e:	f883 2065 	strb.w	r2, [r3, #101]	@ 0x65
	nex->_pkgCount = 0;
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	2200      	movs	r2, #0
 8004296:	f883 2066 	strb.w	r2, [r3, #102]	@ 0x66

	//Start UART transaction using DMA
	HAL_UART_Receive_IT(nex->nextionUARTHandle, (uint8_t *)&nex->_RxData, 1);
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	6818      	ldr	r0, [r3, #0]
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	3364      	adds	r3, #100	@ 0x64
 80042a2:	2201      	movs	r2, #1
 80042a4:	4619      	mov	r1, r3
 80042a6:	f7ff fa08 	bl	80036ba <HAL_UART_Receive_IT>

	//Start the component count variable from zero
	nex->_NexCompCount  = 0;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	2200      	movs	r2, #0
 80042ae:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

	//Return OK
	return 0;
 80042b2:	2300      	movs	r3, #0
}
 80042b4:	4618      	mov	r0, r3
 80042b6:	3708      	adds	r7, #8
 80042b8:	46bd      	mov	sp, r7
 80042ba:	bd80      	pop	{r7, pc}

080042bc <NextionUpdate>:

uint8_t NextionUpdate(UART_HandleTypeDef *huart, Nextion *nex)
{
 80042bc:	b580      	push	{r7, lr}
 80042be:	b084      	sub	sp, #16
 80042c0:	af00      	add	r7, sp, #0
 80042c2:	6078      	str	r0, [r7, #4]
 80042c4:	6039      	str	r1, [r7, #0]
	if(huart->Instance == (nex->nextionUARTHandle->Instance))
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	681a      	ldr	r2, [r3, #0]
 80042ca:	683b      	ldr	r3, [r7, #0]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	429a      	cmp	r2, r3
 80042d2:	f040 80d9 	bne.w	8004488 <NextionUpdate+0x1cc>
	{
		//Add the received byte to the array and increment the counter afterwards
		nex->_RxDataArr[nex->_arrCount] = nex->_RxData;
 80042d6:	683b      	ldr	r3, [r7, #0]
 80042d8:	f893 3065 	ldrb.w	r3, [r3, #101]	@ 0x65
 80042dc:	4619      	mov	r1, r3
 80042de:	683b      	ldr	r3, [r7, #0]
 80042e0:	f893 2064 	ldrb.w	r2, [r3, #100]	@ 0x64
 80042e4:	683b      	ldr	r3, [r7, #0]
 80042e6:	440b      	add	r3, r1
 80042e8:	711a      	strb	r2, [r3, #4]
		nex->_arrCount++;
 80042ea:	683b      	ldr	r3, [r7, #0]
 80042ec:	f893 3065 	ldrb.w	r3, [r3, #101]	@ 0x65
 80042f0:	3301      	adds	r3, #1
 80042f2:	b2da      	uxtb	r2, r3
 80042f4:	683b      	ldr	r3, [r7, #0]
 80042f6:	f883 2065 	strb.w	r2, [r3, #101]	@ 0x65

		//Count 0xFF
		if(nex->_RxData == 0xFF)
 80042fa:	683b      	ldr	r3, [r7, #0]
 80042fc:	f893 3064 	ldrb.w	r3, [r3, #100]	@ 0x64
 8004300:	2bff      	cmp	r3, #255	@ 0xff
 8004302:	d108      	bne.n	8004316 <NextionUpdate+0x5a>
			nex->_pkgCount++;
 8004304:	683b      	ldr	r3, [r7, #0]
 8004306:	f893 3066 	ldrb.w	r3, [r3, #102]	@ 0x66
 800430a:	3301      	adds	r3, #1
 800430c:	b2da      	uxtb	r2, r3
 800430e:	683b      	ldr	r3, [r7, #0]
 8004310:	f883 2066 	strb.w	r2, [r3, #102]	@ 0x66
 8004314:	e003      	b.n	800431e <NextionUpdate+0x62>
		else
			nex->_pkgCount = 0;
 8004316:	683b      	ldr	r3, [r7, #0]
 8004318:	2200      	movs	r2, #0
 800431a:	f883 2066 	strb.w	r2, [r3, #102]	@ 0x66

		//Assume a package is received after three 0xFF commands,
		//and start processing the data
		if(nex->_pkgCount == 3)
 800431e:	683b      	ldr	r3, [r7, #0]
 8004320:	f893 3066 	ldrb.w	r3, [r3, #102]	@ 0x66
 8004324:	2b03      	cmp	r3, #3
 8004326:	f040 80a7 	bne.w	8004478 <NextionUpdate+0x1bc>
		{
			//Determine the length (count) of the data
			uint8_t count = 0, FFCount = 0;
 800432a:	2300      	movs	r3, #0
 800432c:	73fb      	strb	r3, [r7, #15]
 800432e:	2300      	movs	r3, #0
 8004330:	73bb      	strb	r3, [r7, #14]
			for(uint8_t i = 0; FFCount < 3; i++)
 8004332:	2300      	movs	r3, #0
 8004334:	737b      	strb	r3, [r7, #13]
 8004336:	e00e      	b.n	8004356 <NextionUpdate+0x9a>
			{
				count++;
 8004338:	7bfb      	ldrb	r3, [r7, #15]
 800433a:	3301      	adds	r3, #1
 800433c:	73fb      	strb	r3, [r7, #15]
				if(nex->_RxDataArr[i] == 0xFF) FFCount++;
 800433e:	7b7b      	ldrb	r3, [r7, #13]
 8004340:	683a      	ldr	r2, [r7, #0]
 8004342:	4413      	add	r3, r2
 8004344:	791b      	ldrb	r3, [r3, #4]
 8004346:	2bff      	cmp	r3, #255	@ 0xff
 8004348:	d102      	bne.n	8004350 <NextionUpdate+0x94>
 800434a:	7bbb      	ldrb	r3, [r7, #14]
 800434c:	3301      	adds	r3, #1
 800434e:	73bb      	strb	r3, [r7, #14]
			for(uint8_t i = 0; FFCount < 3; i++)
 8004350:	7b7b      	ldrb	r3, [r7, #13]
 8004352:	3301      	adds	r3, #1
 8004354:	737b      	strb	r3, [r7, #13]
 8004356:	7bbb      	ldrb	r3, [r7, #14]
 8004358:	2b02      	cmp	r3, #2
 800435a:	d9ed      	bls.n	8004338 <NextionUpdate+0x7c>
			}

			//In case of a touch event call the callback function accordingly,
			if(nex->_RxDataArr[0] == NEX_RET_EVENT_TOUCH_HEAD)
 800435c:	683b      	ldr	r3, [r7, #0]
 800435e:	791b      	ldrb	r3, [r3, #4]
 8004360:	2b65      	cmp	r3, #101	@ 0x65
 8004362:	d145      	bne.n	80043f0 <NextionUpdate+0x134>
			{
				//Loop through the component struct array,
				for(uint8_t i = 0; i < nex->_NexCompCount; i++)
 8004364:	2300      	movs	r3, #0
 8004366:	733b      	strb	r3, [r7, #12]
 8004368:	e03c      	b.n	80043e4 <NextionUpdate+0x128>
				{
					//Detect the affected component by its Page and ID
					if( (nex->_RxDataArr[2] == (nex->_NexCompArr[i]->_id)) && (nex->_RxDataArr[1] == (nex->_NexCompArr[i]->_page)) )
 800436a:	683b      	ldr	r3, [r7, #0]
 800436c:	799a      	ldrb	r2, [r3, #6]
 800436e:	7b39      	ldrb	r1, [r7, #12]
 8004370:	683b      	ldr	r3, [r7, #0]
 8004372:	311a      	adds	r1, #26
 8004374:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8004378:	785b      	ldrb	r3, [r3, #1]
 800437a:	429a      	cmp	r2, r3
 800437c:	d12f      	bne.n	80043de <NextionUpdate+0x122>
 800437e:	683b      	ldr	r3, [r7, #0]
 8004380:	795a      	ldrb	r2, [r3, #5]
 8004382:	7b39      	ldrb	r1, [r7, #12]
 8004384:	683b      	ldr	r3, [r7, #0]
 8004386:	311a      	adds	r1, #26
 8004388:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800438c:	781b      	ldrb	r3, [r3, #0]
 800438e:	429a      	cmp	r2, r3
 8004390:	d125      	bne.n	80043de <NextionUpdate+0x122>
					{
						//Call the desired On Press or On Release callback function,
						if((nex->_RxDataArr[3] == NEX_EVENT_ON_PRESS) && (nex->_NexCompArr[i]->callbackOnPress != NULL))
 8004392:	683b      	ldr	r3, [r7, #0]
 8004394:	79db      	ldrb	r3, [r3, #7]
 8004396:	2b01      	cmp	r3, #1
 8004398:	d10e      	bne.n	80043b8 <NextionUpdate+0xfc>
 800439a:	7b3a      	ldrb	r2, [r7, #12]
 800439c:	683b      	ldr	r3, [r7, #0]
 800439e:	321a      	adds	r2, #26
 80043a0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80043a4:	685b      	ldr	r3, [r3, #4]
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d006      	beq.n	80043b8 <NextionUpdate+0xfc>
							nex->_NexCompArr[i]->callbackOnPress();
 80043aa:	7b3a      	ldrb	r2, [r7, #12]
 80043ac:	683b      	ldr	r3, [r7, #0]
 80043ae:	321a      	adds	r2, #26
 80043b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80043b4:	685b      	ldr	r3, [r3, #4]
 80043b6:	4798      	blx	r3
						if((nex->_RxDataArr[3] == NEX_EVENT_ON_RELEASE) && (nex->_NexCompArr[i]->callbackOnRelease != NULL))
 80043b8:	683b      	ldr	r3, [r7, #0]
 80043ba:	79db      	ldrb	r3, [r3, #7]
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d10e      	bne.n	80043de <NextionUpdate+0x122>
 80043c0:	7b3a      	ldrb	r2, [r7, #12]
 80043c2:	683b      	ldr	r3, [r7, #0]
 80043c4:	321a      	adds	r2, #26
 80043c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80043ca:	689b      	ldr	r3, [r3, #8]
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d006      	beq.n	80043de <NextionUpdate+0x122>
							nex->_NexCompArr[i]->callbackOnRelease();
 80043d0:	7b3a      	ldrb	r2, [r7, #12]
 80043d2:	683b      	ldr	r3, [r7, #0]
 80043d4:	321a      	adds	r2, #26
 80043d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80043da:	689b      	ldr	r3, [r3, #8]
 80043dc:	4798      	blx	r3
				for(uint8_t i = 0; i < nex->_NexCompCount; i++)
 80043de:	7b3b      	ldrb	r3, [r7, #12]
 80043e0:	3301      	adds	r3, #1
 80043e2:	733b      	strb	r3, [r7, #12]
 80043e4:	683b      	ldr	r3, [r7, #0]
 80043e6:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80043ea:	7b3a      	ldrb	r2, [r7, #12]
 80043ec:	429a      	cmp	r2, r3
 80043ee:	d3bc      	bcc.n	800436a <NextionUpdate+0xae>
					}
				}
			}

			//If the received package contains string data
			if(nex->_RxDataArr[0] == NEX_RET_STRING_HEAD)
 80043f0:	683b      	ldr	r3, [r7, #0]
 80043f2:	791b      	ldrb	r3, [r3, #4]
 80043f4:	2b70      	cmp	r3, #112	@ 0x70
 80043f6:	d121      	bne.n	800443c <NextionUpdate+0x180>
			{
				nex->NextTextLen = 0;
 80043f8:	683b      	ldr	r3, [r7, #0]
 80043fa:	2200      	movs	r2, #0
 80043fc:	f883 20d9 	strb.w	r2, [r3, #217]	@ 0xd9
				for(int i = 0; i < (count - 4); i++)
 8004400:	2300      	movs	r3, #0
 8004402:	60bb      	str	r3, [r7, #8]
 8004404:	e015      	b.n	8004432 <NextionUpdate+0x176>
				{
					nex->NexTextBuff[i] = nex->_RxDataArr[i+1];
 8004406:	68bb      	ldr	r3, [r7, #8]
 8004408:	3301      	adds	r3, #1
 800440a:	683a      	ldr	r2, [r7, #0]
 800440c:	4413      	add	r3, r2
 800440e:	7919      	ldrb	r1, [r3, #4]
 8004410:	683a      	ldr	r2, [r7, #0]
 8004412:	68bb      	ldr	r3, [r7, #8]
 8004414:	4413      	add	r3, r2
 8004416:	3399      	adds	r3, #153	@ 0x99
 8004418:	460a      	mov	r2, r1
 800441a:	701a      	strb	r2, [r3, #0]
					nex->NextTextLen++;
 800441c:	683b      	ldr	r3, [r7, #0]
 800441e:	f893 30d9 	ldrb.w	r3, [r3, #217]	@ 0xd9
 8004422:	3301      	adds	r3, #1
 8004424:	b2da      	uxtb	r2, r3
 8004426:	683b      	ldr	r3, [r7, #0]
 8004428:	f883 20d9 	strb.w	r2, [r3, #217]	@ 0xd9
				for(int i = 0; i < (count - 4); i++)
 800442c:	68bb      	ldr	r3, [r7, #8]
 800442e:	3301      	adds	r3, #1
 8004430:	60bb      	str	r3, [r7, #8]
 8004432:	7bfb      	ldrb	r3, [r7, #15]
 8004434:	3b04      	subs	r3, #4
 8004436:	68ba      	ldr	r2, [r7, #8]
 8004438:	429a      	cmp	r2, r3
 800443a:	dbe4      	blt.n	8004406 <NextionUpdate+0x14a>
				}
			}

			//If the received package contains integer data
			if(nex->_RxDataArr[0] == NEX_RET_NUMBER_HEAD)
 800443c:	683b      	ldr	r3, [r7, #0]
 800443e:	791b      	ldrb	r3, [r3, #4]
 8004440:	2b71      	cmp	r3, #113	@ 0x71
 8004442:	d111      	bne.n	8004468 <NextionUpdate+0x1ac>
			{
				nex->NextNumBuff = ((uint32_t)nex->_RxDataArr[4]<<24)|((uint32_t)nex->_RxDataArr[3]<<16)|(nex->_RxDataArr[2]<<8)|(nex->_RxDataArr[1]);
 8004444:	683b      	ldr	r3, [r7, #0]
 8004446:	7a1b      	ldrb	r3, [r3, #8]
 8004448:	061a      	lsls	r2, r3, #24
 800444a:	683b      	ldr	r3, [r7, #0]
 800444c:	79db      	ldrb	r3, [r3, #7]
 800444e:	041b      	lsls	r3, r3, #16
 8004450:	431a      	orrs	r2, r3
 8004452:	683b      	ldr	r3, [r7, #0]
 8004454:	799b      	ldrb	r3, [r3, #6]
 8004456:	021b      	lsls	r3, r3, #8
 8004458:	4313      	orrs	r3, r2
 800445a:	683a      	ldr	r2, [r7, #0]
 800445c:	7952      	ldrb	r2, [r2, #5]
 800445e:	4313      	orrs	r3, r2
 8004460:	461a      	mov	r2, r3
 8004462:	683b      	ldr	r3, [r7, #0]
 8004464:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
			}

			//Reset the buffer counters
			nex->_pkgCount = 0;
 8004468:	683b      	ldr	r3, [r7, #0]
 800446a:	2200      	movs	r2, #0
 800446c:	f883 2066 	strb.w	r2, [r3, #102]	@ 0x66
			nex->_arrCount = 0;
 8004470:	683b      	ldr	r3, [r7, #0]
 8004472:	2200      	movs	r2, #0
 8004474:	f883 2065 	strb.w	r2, [r3, #101]	@ 0x65
		}

		HAL_UART_Receive_IT(nex->nextionUARTHandle, (uint8_t *)&nex->_RxData, 1);
 8004478:	683b      	ldr	r3, [r7, #0]
 800447a:	6818      	ldr	r0, [r3, #0]
 800447c:	683b      	ldr	r3, [r7, #0]
 800447e:	3364      	adds	r3, #100	@ 0x64
 8004480:	2201      	movs	r2, #1
 8004482:	4619      	mov	r1, r3
 8004484:	f7ff f919 	bl	80036ba <HAL_UART_Receive_IT>
	}

	//Return OK
	return 0;
 8004488:	2300      	movs	r3, #0
}
 800448a:	4618      	mov	r0, r3
 800448c:	3710      	adds	r7, #16
 800448e:	46bd      	mov	sp, r7
 8004490:	bd80      	pop	{r7, pc}
	...

08004494 <NextionSetText>:
	//Return OK
	return 0;
}

uint8_t NextionSetText(Nextion *nex, NexComp *comp, char *usertext)
{
 8004494:	b580      	push	{r7, lr}
 8004496:	b094      	sub	sp, #80	@ 0x50
 8004498:	af00      	add	r7, sp, #0
 800449a:	60f8      	str	r0, [r7, #12]
 800449c:	60b9      	str	r1, [r7, #8]
 800449e:	607a      	str	r2, [r7, #4]
	//Allocate a static buffer for combining the transfer command string
	char transmitBuff[NEXTION_TEXT_BUFF_LEN] = {0};
 80044a0:	2300      	movs	r3, #0
 80044a2:	613b      	str	r3, [r7, #16]
 80044a4:	f107 0314 	add.w	r3, r7, #20
 80044a8:	223c      	movs	r2, #60	@ 0x3c
 80044aa:	2100      	movs	r1, #0
 80044ac:	4618      	mov	r0, r3
 80044ae:	f000 fc23 	bl	8004cf8 <memset>

	//Combine required commands in a single string
	sprintf(transmitBuff, "%s.txt=\"%s\"", comp->objname, usertext);
 80044b2:	68bb      	ldr	r3, [r7, #8]
 80044b4:	68da      	ldr	r2, [r3, #12]
 80044b6:	f107 0010 	add.w	r0, r7, #16
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	4906      	ldr	r1, [pc, #24]	@ (80044d8 <NextionSetText+0x44>)
 80044be:	f000 fbfb 	bl	8004cb8 <siprintf>

	//Send the combined command to Nextion and wait for the received answer
	NextionSendCommand(nex, transmitBuff);
 80044c2:	f107 0310 	add.w	r3, r7, #16
 80044c6:	4619      	mov	r1, r3
 80044c8:	68f8      	ldr	r0, [r7, #12]
 80044ca:	f000 f82b 	bl	8004524 <NextionSendCommand>

	//Return OK
	return 0;
 80044ce:	2300      	movs	r3, #0
}
 80044d0:	4618      	mov	r0, r3
 80044d2:	3750      	adds	r7, #80	@ 0x50
 80044d4:	46bd      	mov	sp, r7
 80044d6:	bd80      	pop	{r7, pc}
 80044d8:	08005524 	.word	0x08005524

080044dc <NextionSetVal>:
	//Return OK
	return 0;
}

uint8_t NextionSetVal(Nextion *nex, NexComp *comp, int userval)
{
 80044dc:	b580      	push	{r7, lr}
 80044de:	b094      	sub	sp, #80	@ 0x50
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	60f8      	str	r0, [r7, #12]
 80044e4:	60b9      	str	r1, [r7, #8]
 80044e6:	607a      	str	r2, [r7, #4]
	//Allocate a static buffer for combining the transfer command string
	char transmitBuff[NEXTION_TEXT_BUFF_LEN] = {0};
 80044e8:	2300      	movs	r3, #0
 80044ea:	613b      	str	r3, [r7, #16]
 80044ec:	f107 0314 	add.w	r3, r7, #20
 80044f0:	223c      	movs	r2, #60	@ 0x3c
 80044f2:	2100      	movs	r1, #0
 80044f4:	4618      	mov	r0, r3
 80044f6:	f000 fbff 	bl	8004cf8 <memset>

	//Combine required commands in a single string
	sprintf(transmitBuff, "%s.val=%d", comp->objname, userval);
 80044fa:	68bb      	ldr	r3, [r7, #8]
 80044fc:	68da      	ldr	r2, [r3, #12]
 80044fe:	f107 0010 	add.w	r0, r7, #16
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	4906      	ldr	r1, [pc, #24]	@ (8004520 <NextionSetVal+0x44>)
 8004506:	f000 fbd7 	bl	8004cb8 <siprintf>

	//Send the combined command to Nextion and wait for the received answer
	NextionSendCommand(nex, transmitBuff);
 800450a:	f107 0310 	add.w	r3, r7, #16
 800450e:	4619      	mov	r1, r3
 8004510:	68f8      	ldr	r0, [r7, #12]
 8004512:	f000 f807 	bl	8004524 <NextionSendCommand>

	//Return OK
	return 0;
 8004516:	2300      	movs	r3, #0
}
 8004518:	4618      	mov	r0, r3
 800451a:	3750      	adds	r7, #80	@ 0x50
 800451c:	46bd      	mov	sp, r7
 800451e:	bd80      	pop	{r7, pc}
 8004520:	0800553c 	.word	0x0800553c

08004524 <NextionSendCommand>:

char ENDTERMS[]={255,255,255};
uint8_t NextionSendCommand(Nextion *nex, char *_command)
{
 8004524:	b590      	push	{r4, r7, lr}
 8004526:	b083      	sub	sp, #12
 8004528:	af00      	add	r7, sp, #0
 800452a:	6078      	str	r0, [r7, #4]
 800452c:	6039      	str	r1, [r7, #0]
	HAL_UART_Transmit(nex->nextionUARTHandle, (uint8_t *)_command, strlen((const char*)_command), NEXTION_TIMEOUT);
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681c      	ldr	r4, [r3, #0]
 8004532:	6838      	ldr	r0, [r7, #0]
 8004534:	f7fb fe0a 	bl	800014c <strlen>
 8004538:	4603      	mov	r3, r0
 800453a:	b29a      	uxth	r2, r3
 800453c:	23fa      	movs	r3, #250	@ 0xfa
 800453e:	6839      	ldr	r1, [r7, #0]
 8004540:	4620      	mov	r0, r4
 8004542:	f7ff f837 	bl	80035b4 <HAL_UART_Transmit>
	NextionEndCommand(nex);
 8004546:	6878      	ldr	r0, [r7, #4]
 8004548:	f000 f806 	bl	8004558 <NextionEndCommand>

	//Return OK
	return 0;
 800454c:	2300      	movs	r3, #0
}
 800454e:	4618      	mov	r0, r3
 8004550:	370c      	adds	r7, #12
 8004552:	46bd      	mov	sp, r7
 8004554:	bd90      	pop	{r4, r7, pc}
	...

08004558 <NextionEndCommand>:

uint8_t NextionEndCommand(Nextion *nex)
{
 8004558:	b580      	push	{r7, lr}
 800455a:	b084      	sub	sp, #16
 800455c:	af00      	add	r7, sp, #0
 800455e:	6078      	str	r0, [r7, #4]
	uint8_t EndCommand[3] = {255, 255, 255};
 8004560:	4a0c      	ldr	r2, [pc, #48]	@ (8004594 <NextionEndCommand+0x3c>)
 8004562:	f107 030c 	add.w	r3, r7, #12
 8004566:	6812      	ldr	r2, [r2, #0]
 8004568:	4611      	mov	r1, r2
 800456a:	8019      	strh	r1, [r3, #0]
 800456c:	3302      	adds	r3, #2
 800456e:	0c12      	lsrs	r2, r2, #16
 8004570:	701a      	strb	r2, [r3, #0]
	HAL_UART_Transmit(nex->nextionUARTHandle, EndCommand, 3, NEXTION_TIMEOUT);
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	6818      	ldr	r0, [r3, #0]
 8004576:	f107 010c 	add.w	r1, r7, #12
 800457a:	23fa      	movs	r3, #250	@ 0xfa
 800457c:	2203      	movs	r2, #3
 800457e:	f7ff f819 	bl	80035b4 <HAL_UART_Transmit>
	NextionRestartIT(nex);
 8004582:	6878      	ldr	r0, [r7, #4]
 8004584:	f000 f808 	bl	8004598 <NextionRestartIT>

	//Return OK
	return 0;
 8004588:	2300      	movs	r3, #0
}
 800458a:	4618      	mov	r0, r3
 800458c:	3710      	adds	r7, #16
 800458e:	46bd      	mov	sp, r7
 8004590:	bd80      	pop	{r7, pc}
 8004592:	bf00      	nop
 8004594:	08005548 	.word	0x08005548

08004598 <NextionRestartIT>:

//Following two functions are not needed anymore and will be removed in the future,
uint8_t NextionRestartIT(Nextion *nex)
{
 8004598:	b580      	push	{r7, lr}
 800459a:	b082      	sub	sp, #8
 800459c:	af00      	add	r7, sp, #0
 800459e:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_IT(nex->nextionUARTHandle, (uint8_t *)&nex->_RxData, 1);
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	6818      	ldr	r0, [r3, #0]
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	3364      	adds	r3, #100	@ 0x64
 80045a8:	2201      	movs	r2, #1
 80045aa:	4619      	mov	r1, r3
 80045ac:	f7ff f885 	bl	80036ba <HAL_UART_Receive_IT>

	//Return OK
	return 0;
 80045b0:	2300      	movs	r3, #0
}
 80045b2:	4618      	mov	r0, r3
 80045b4:	3708      	adds	r7, #8
 80045b6:	46bd      	mov	sp, r7
 80045b8:	bd80      	pop	{r7, pc}
	...

080045bc <HAL_UART_RxCpltCallback>:
static NexComp min_cellt_label;
static NexComp min_cellt_id_label;

static NexComp comm_status_label;

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80045bc:	b580      	push	{r7, lr}
 80045be:	b082      	sub	sp, #8
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	6078      	str	r0, [r7, #4]

	NextionUpdate(huart, &nextion_instance);
 80045c4:	4903      	ldr	r1, [pc, #12]	@ (80045d4 <HAL_UART_RxCpltCallback+0x18>)
 80045c6:	6878      	ldr	r0, [r7, #4]
 80045c8:	f7ff fe78 	bl	80042bc <NextionUpdate>
}
 80045cc:	bf00      	nop
 80045ce:	3708      	adds	r7, #8
 80045d0:	46bd      	mov	sp, r7
 80045d2:	bd80      	pop	{r7, pc}
 80045d4:	20000298 	.word	0x20000298

080045d8 <nextion_disp_init>:

void nextion_disp_init(void) {
 80045d8:	b580      	push	{r7, lr}
 80045da:	b084      	sub	sp, #16
 80045dc:	af04      	add	r7, sp, #16
	NextionInit(&nextion_instance, &huart1);
 80045de:	494b      	ldr	r1, [pc, #300]	@ (800470c <nextion_disp_init+0x134>)
 80045e0:	484b      	ldr	r0, [pc, #300]	@ (8004710 <nextion_disp_init+0x138>)
 80045e2:	f7ff fe4a 	bl	800427a <NextionInit>

	NextionAddComp(&nextion_instance, &batt_volt_label, "home.batt_volt", 1, 15,
 80045e6:	2300      	movs	r3, #0
 80045e8:	9302      	str	r3, [sp, #8]
 80045ea:	2300      	movs	r3, #0
 80045ec:	9301      	str	r3, [sp, #4]
 80045ee:	230f      	movs	r3, #15
 80045f0:	9300      	str	r3, [sp, #0]
 80045f2:	2301      	movs	r3, #1
 80045f4:	4a47      	ldr	r2, [pc, #284]	@ (8004714 <nextion_disp_init+0x13c>)
 80045f6:	4948      	ldr	r1, [pc, #288]	@ (8004718 <nextion_disp_init+0x140>)
 80045f8:	4845      	ldr	r0, [pc, #276]	@ (8004710 <nextion_disp_init+0x138>)
 80045fa:	f7ff fe03 	bl	8004204 <NextionAddComp>
	NULL, NULL);
	NextionAddComp(&nextion_instance, &batt_curr_label, "home.batt_curr", 1, 17, NULL,
 80045fe:	2300      	movs	r3, #0
 8004600:	9302      	str	r3, [sp, #8]
 8004602:	2300      	movs	r3, #0
 8004604:	9301      	str	r3, [sp, #4]
 8004606:	2311      	movs	r3, #17
 8004608:	9300      	str	r3, [sp, #0]
 800460a:	2301      	movs	r3, #1
 800460c:	4a43      	ldr	r2, [pc, #268]	@ (800471c <nextion_disp_init+0x144>)
 800460e:	4944      	ldr	r1, [pc, #272]	@ (8004720 <nextion_disp_init+0x148>)
 8004610:	483f      	ldr	r0, [pc, #252]	@ (8004710 <nextion_disp_init+0x138>)
 8004612:	f7ff fdf7 	bl	8004204 <NextionAddComp>
	NULL);
	NextionAddComp(&nextion_instance, &batt_soc_label, "home.batt_soc", 1, 18, NULL, NULL);
 8004616:	2300      	movs	r3, #0
 8004618:	9302      	str	r3, [sp, #8]
 800461a:	2300      	movs	r3, #0
 800461c:	9301      	str	r3, [sp, #4]
 800461e:	2312      	movs	r3, #18
 8004620:	9300      	str	r3, [sp, #0]
 8004622:	2301      	movs	r3, #1
 8004624:	4a3f      	ldr	r2, [pc, #252]	@ (8004724 <nextion_disp_init+0x14c>)
 8004626:	4940      	ldr	r1, [pc, #256]	@ (8004728 <nextion_disp_init+0x150>)
 8004628:	4839      	ldr	r0, [pc, #228]	@ (8004710 <nextion_disp_init+0x138>)
 800462a:	f7ff fdeb 	bl	8004204 <NextionAddComp>

	NextionAddComp(&nextion_instance, &soc_bar_label, "home.soc_bar", 1, 4, NULL,
 800462e:	2300      	movs	r3, #0
 8004630:	9302      	str	r3, [sp, #8]
 8004632:	2300      	movs	r3, #0
 8004634:	9301      	str	r3, [sp, #4]
 8004636:	2304      	movs	r3, #4
 8004638:	9300      	str	r3, [sp, #0]
 800463a:	2301      	movs	r3, #1
 800463c:	4a3b      	ldr	r2, [pc, #236]	@ (800472c <nextion_disp_init+0x154>)
 800463e:	493c      	ldr	r1, [pc, #240]	@ (8004730 <nextion_disp_init+0x158>)
 8004640:	4833      	ldr	r0, [pc, #204]	@ (8004710 <nextion_disp_init+0x138>)
 8004642:	f7ff fddf 	bl	8004204 <NextionAddComp>
	NULL);
	NextionAddComp(&nextion_instance, &batt_status_label, "home.batt_status", 1, 19, NULL,
 8004646:	2300      	movs	r3, #0
 8004648:	9302      	str	r3, [sp, #8]
 800464a:	2300      	movs	r3, #0
 800464c:	9301      	str	r3, [sp, #4]
 800464e:	2313      	movs	r3, #19
 8004650:	9300      	str	r3, [sp, #0]
 8004652:	2301      	movs	r3, #1
 8004654:	4a37      	ldr	r2, [pc, #220]	@ (8004734 <nextion_disp_init+0x15c>)
 8004656:	4938      	ldr	r1, [pc, #224]	@ (8004738 <nextion_disp_init+0x160>)
 8004658:	482d      	ldr	r0, [pc, #180]	@ (8004710 <nextion_disp_init+0x138>)
 800465a:	f7ff fdd3 	bl	8004204 <NextionAddComp>
	NULL);



	NextionAddComp(&nextion_instance, &comm_status_label, "home.comm_status", 3, 4, NULL,
 800465e:	2300      	movs	r3, #0
 8004660:	9302      	str	r3, [sp, #8]
 8004662:	2300      	movs	r3, #0
 8004664:	9301      	str	r3, [sp, #4]
 8004666:	2304      	movs	r3, #4
 8004668:	9300      	str	r3, [sp, #0]
 800466a:	2303      	movs	r3, #3
 800466c:	4a33      	ldr	r2, [pc, #204]	@ (800473c <nextion_disp_init+0x164>)
 800466e:	4934      	ldr	r1, [pc, #208]	@ (8004740 <nextion_disp_init+0x168>)
 8004670:	4827      	ldr	r0, [pc, #156]	@ (8004710 <nextion_disp_init+0x138>)
 8004672:	f7ff fdc7 	bl	8004204 <NextionAddComp>
	NULL);
	NextionAddComp(&nextion_instance, &min_cellv_label, "page1.min_cellv", 5, 9, NULL,
 8004676:	2300      	movs	r3, #0
 8004678:	9302      	str	r3, [sp, #8]
 800467a:	2300      	movs	r3, #0
 800467c:	9301      	str	r3, [sp, #4]
 800467e:	2309      	movs	r3, #9
 8004680:	9300      	str	r3, [sp, #0]
 8004682:	2305      	movs	r3, #5
 8004684:	4a2f      	ldr	r2, [pc, #188]	@ (8004744 <nextion_disp_init+0x16c>)
 8004686:	4930      	ldr	r1, [pc, #192]	@ (8004748 <nextion_disp_init+0x170>)
 8004688:	4821      	ldr	r0, [pc, #132]	@ (8004710 <nextion_disp_init+0x138>)
 800468a:	f7ff fdbb 	bl	8004204 <NextionAddComp>
	NULL);
	NextionAddComp(&nextion_instance, &min_cellv_id_label, "page1.min_cellv_id", 5, 10, NULL,
 800468e:	2300      	movs	r3, #0
 8004690:	9302      	str	r3, [sp, #8]
 8004692:	2300      	movs	r3, #0
 8004694:	9301      	str	r3, [sp, #4]
 8004696:	230a      	movs	r3, #10
 8004698:	9300      	str	r3, [sp, #0]
 800469a:	2305      	movs	r3, #5
 800469c:	4a2b      	ldr	r2, [pc, #172]	@ (800474c <nextion_disp_init+0x174>)
 800469e:	492c      	ldr	r1, [pc, #176]	@ (8004750 <nextion_disp_init+0x178>)
 80046a0:	481b      	ldr	r0, [pc, #108]	@ (8004710 <nextion_disp_init+0x138>)
 80046a2:	f7ff fdaf 	bl	8004204 <NextionAddComp>
	NULL);

	NextionAddComp(&nextion_instance, &max_cellt_label, "page2.max_cellt", 6, 7, NULL,
 80046a6:	2300      	movs	r3, #0
 80046a8:	9302      	str	r3, [sp, #8]
 80046aa:	2300      	movs	r3, #0
 80046ac:	9301      	str	r3, [sp, #4]
 80046ae:	2307      	movs	r3, #7
 80046b0:	9300      	str	r3, [sp, #0]
 80046b2:	2306      	movs	r3, #6
 80046b4:	4a27      	ldr	r2, [pc, #156]	@ (8004754 <nextion_disp_init+0x17c>)
 80046b6:	4928      	ldr	r1, [pc, #160]	@ (8004758 <nextion_disp_init+0x180>)
 80046b8:	4815      	ldr	r0, [pc, #84]	@ (8004710 <nextion_disp_init+0x138>)
 80046ba:	f7ff fda3 	bl	8004204 <NextionAddComp>
	NULL);
	NextionAddComp(&nextion_instance, &max_cellt_id_label, "page2.max_cellt_id", 6, 8, NULL,
 80046be:	2300      	movs	r3, #0
 80046c0:	9302      	str	r3, [sp, #8]
 80046c2:	2300      	movs	r3, #0
 80046c4:	9301      	str	r3, [sp, #4]
 80046c6:	2308      	movs	r3, #8
 80046c8:	9300      	str	r3, [sp, #0]
 80046ca:	2306      	movs	r3, #6
 80046cc:	4a23      	ldr	r2, [pc, #140]	@ (800475c <nextion_disp_init+0x184>)
 80046ce:	4924      	ldr	r1, [pc, #144]	@ (8004760 <nextion_disp_init+0x188>)
 80046d0:	480f      	ldr	r0, [pc, #60]	@ (8004710 <nextion_disp_init+0x138>)
 80046d2:	f7ff fd97 	bl	8004204 <NextionAddComp>
	NULL);
	NextionAddComp(&nextion_instance, &min_cellt_label, "page2.min_cellt", 6, 9, NULL,
 80046d6:	2300      	movs	r3, #0
 80046d8:	9302      	str	r3, [sp, #8]
 80046da:	2300      	movs	r3, #0
 80046dc:	9301      	str	r3, [sp, #4]
 80046de:	2309      	movs	r3, #9
 80046e0:	9300      	str	r3, [sp, #0]
 80046e2:	2306      	movs	r3, #6
 80046e4:	4a1f      	ldr	r2, [pc, #124]	@ (8004764 <nextion_disp_init+0x18c>)
 80046e6:	4920      	ldr	r1, [pc, #128]	@ (8004768 <nextion_disp_init+0x190>)
 80046e8:	4809      	ldr	r0, [pc, #36]	@ (8004710 <nextion_disp_init+0x138>)
 80046ea:	f7ff fd8b 	bl	8004204 <NextionAddComp>
	NULL);
	NextionAddComp(&nextion_instance, &min_cellt_id_label, "page2.min_cellt_id", 6, 10, NULL,
 80046ee:	2300      	movs	r3, #0
 80046f0:	9302      	str	r3, [sp, #8]
 80046f2:	2300      	movs	r3, #0
 80046f4:	9301      	str	r3, [sp, #4]
 80046f6:	230a      	movs	r3, #10
 80046f8:	9300      	str	r3, [sp, #0]
 80046fa:	2306      	movs	r3, #6
 80046fc:	4a1b      	ldr	r2, [pc, #108]	@ (800476c <nextion_disp_init+0x194>)
 80046fe:	491c      	ldr	r1, [pc, #112]	@ (8004770 <nextion_disp_init+0x198>)
 8004700:	4803      	ldr	r0, [pc, #12]	@ (8004710 <nextion_disp_init+0x138>)
 8004702:	f7ff fd7f 	bl	8004204 <NextionAddComp>
	NULL);

}
 8004706:	bf00      	nop
 8004708:	46bd      	mov	sp, r7
 800470a:	bd80      	pop	{r7, pc}
 800470c:	2000024c 	.word	0x2000024c
 8004710:	20000298 	.word	0x20000298
 8004714:	0800554c 	.word	0x0800554c
 8004718:	20000378 	.word	0x20000378
 800471c:	0800555c 	.word	0x0800555c
 8004720:	20000388 	.word	0x20000388
 8004724:	0800556c 	.word	0x0800556c
 8004728:	20000398 	.word	0x20000398
 800472c:	0800557c 	.word	0x0800557c
 8004730:	200003a8 	.word	0x200003a8
 8004734:	0800558c 	.word	0x0800558c
 8004738:	200003b8 	.word	0x200003b8
 800473c:	080055a0 	.word	0x080055a0
 8004740:	20000428 	.word	0x20000428
 8004744:	080055b4 	.word	0x080055b4
 8004748:	200003c8 	.word	0x200003c8
 800474c:	080055c4 	.word	0x080055c4
 8004750:	200003d8 	.word	0x200003d8
 8004754:	080055d8 	.word	0x080055d8
 8004758:	200003e8 	.word	0x200003e8
 800475c:	080055e8 	.word	0x080055e8
 8004760:	200003f8 	.word	0x200003f8
 8004764:	080055fc 	.word	0x080055fc
 8004768:	20000408 	.word	0x20000408
 800476c:	0800560c 	.word	0x0800560c
 8004770:	20000418 	.word	0x20000418

08004774 <update_batt_volt_label>:

void update_batt_volt_label(int val){
 8004774:	b580      	push	{r7, lr}
 8004776:	b082      	sub	sp, #8
 8004778:	af00      	add	r7, sp, #0
 800477a:	6078      	str	r0, [r7, #4]
	NextionSetVal(&nextion_instance, &batt_volt_label, val);
 800477c:	687a      	ldr	r2, [r7, #4]
 800477e:	4904      	ldr	r1, [pc, #16]	@ (8004790 <update_batt_volt_label+0x1c>)
 8004780:	4804      	ldr	r0, [pc, #16]	@ (8004794 <update_batt_volt_label+0x20>)
 8004782:	f7ff feab 	bl	80044dc <NextionSetVal>
}
 8004786:	bf00      	nop
 8004788:	3708      	adds	r7, #8
 800478a:	46bd      	mov	sp, r7
 800478c:	bd80      	pop	{r7, pc}
 800478e:	bf00      	nop
 8004790:	20000378 	.word	0x20000378
 8004794:	20000298 	.word	0x20000298

08004798 <update_batt_curr_label>:

void update_batt_curr_label(int val){
 8004798:	b580      	push	{r7, lr}
 800479a:	b082      	sub	sp, #8
 800479c:	af00      	add	r7, sp, #0
 800479e:	6078      	str	r0, [r7, #4]
	NextionSetVal(&nextion_instance, &batt_curr_label, val);
 80047a0:	687a      	ldr	r2, [r7, #4]
 80047a2:	4904      	ldr	r1, [pc, #16]	@ (80047b4 <update_batt_curr_label+0x1c>)
 80047a4:	4804      	ldr	r0, [pc, #16]	@ (80047b8 <update_batt_curr_label+0x20>)
 80047a6:	f7ff fe99 	bl	80044dc <NextionSetVal>
}
 80047aa:	bf00      	nop
 80047ac:	3708      	adds	r7, #8
 80047ae:	46bd      	mov	sp, r7
 80047b0:	bd80      	pop	{r7, pc}
 80047b2:	bf00      	nop
 80047b4:	20000388 	.word	0x20000388
 80047b8:	20000298 	.word	0x20000298

080047bc <update_batt_soc_label>:

void update_batt_soc_label(int val){
 80047bc:	b580      	push	{r7, lr}
 80047be:	b082      	sub	sp, #8
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	6078      	str	r0, [r7, #4]
	NextionSetVal(&nextion_instance, &batt_soc_label, val);
 80047c4:	687a      	ldr	r2, [r7, #4]
 80047c6:	4904      	ldr	r1, [pc, #16]	@ (80047d8 <update_batt_soc_label+0x1c>)
 80047c8:	4804      	ldr	r0, [pc, #16]	@ (80047dc <update_batt_soc_label+0x20>)
 80047ca:	f7ff fe87 	bl	80044dc <NextionSetVal>
}
 80047ce:	bf00      	nop
 80047d0:	3708      	adds	r7, #8
 80047d2:	46bd      	mov	sp, r7
 80047d4:	bd80      	pop	{r7, pc}
 80047d6:	bf00      	nop
 80047d8:	20000398 	.word	0x20000398
 80047dc:	20000298 	.word	0x20000298

080047e0 <update_soc_bar_label>:

void update_soc_bar_label(int val) {
 80047e0:	b580      	push	{r7, lr}
 80047e2:	b082      	sub	sp, #8
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	6078      	str	r0, [r7, #4]
	NextionSetVal(&nextion_instance, &soc_bar_label, val);
 80047e8:	687a      	ldr	r2, [r7, #4]
 80047ea:	4904      	ldr	r1, [pc, #16]	@ (80047fc <update_soc_bar_label+0x1c>)
 80047ec:	4804      	ldr	r0, [pc, #16]	@ (8004800 <update_soc_bar_label+0x20>)
 80047ee:	f7ff fe75 	bl	80044dc <NextionSetVal>
}
 80047f2:	bf00      	nop
 80047f4:	3708      	adds	r7, #8
 80047f6:	46bd      	mov	sp, r7
 80047f8:	bd80      	pop	{r7, pc}
 80047fa:	bf00      	nop
 80047fc:	200003a8 	.word	0x200003a8
 8004800:	20000298 	.word	0x20000298

08004804 <update_comm_status_label>:

void update_comm_status_label(char *str) {
 8004804:	b580      	push	{r7, lr}
 8004806:	b082      	sub	sp, #8
 8004808:	af00      	add	r7, sp, #0
 800480a:	6078      	str	r0, [r7, #4]
	NextionSetText(&nextion_instance, &comm_status_label, str);
 800480c:	687a      	ldr	r2, [r7, #4]
 800480e:	4904      	ldr	r1, [pc, #16]	@ (8004820 <update_comm_status_label+0x1c>)
 8004810:	4804      	ldr	r0, [pc, #16]	@ (8004824 <update_comm_status_label+0x20>)
 8004812:	f7ff fe3f 	bl	8004494 <NextionSetText>
}
 8004816:	bf00      	nop
 8004818:	3708      	adds	r7, #8
 800481a:	46bd      	mov	sp, r7
 800481c:	bd80      	pop	{r7, pc}
 800481e:	bf00      	nop
 8004820:	20000428 	.word	0x20000428
 8004824:	20000298 	.word	0x20000298

08004828 <update_batt_status_label>:
void update_batt_status_label(char *str) {
 8004828:	b580      	push	{r7, lr}
 800482a:	b082      	sub	sp, #8
 800482c:	af00      	add	r7, sp, #0
 800482e:	6078      	str	r0, [r7, #4]
	NextionSetText(&nextion_instance, &batt_status_label, str);
 8004830:	687a      	ldr	r2, [r7, #4]
 8004832:	4904      	ldr	r1, [pc, #16]	@ (8004844 <update_batt_status_label+0x1c>)
 8004834:	4804      	ldr	r0, [pc, #16]	@ (8004848 <update_batt_status_label+0x20>)
 8004836:	f7ff fe2d 	bl	8004494 <NextionSetText>
}
 800483a:	bf00      	nop
 800483c:	3708      	adds	r7, #8
 800483e:	46bd      	mov	sp, r7
 8004840:	bd80      	pop	{r7, pc}
 8004842:	bf00      	nop
 8004844:	200003b8 	.word	0x200003b8
 8004848:	20000298 	.word	0x20000298

0800484c <update_min_cellv_label>:





void update_min_cellv_label(int val) {
 800484c:	b580      	push	{r7, lr}
 800484e:	b082      	sub	sp, #8
 8004850:	af00      	add	r7, sp, #0
 8004852:	6078      	str	r0, [r7, #4]
	NextionSetVal(&nextion_instance, &min_cellv_label, val);
 8004854:	687a      	ldr	r2, [r7, #4]
 8004856:	4904      	ldr	r1, [pc, #16]	@ (8004868 <update_min_cellv_label+0x1c>)
 8004858:	4804      	ldr	r0, [pc, #16]	@ (800486c <update_min_cellv_label+0x20>)
 800485a:	f7ff fe3f 	bl	80044dc <NextionSetVal>
}
 800485e:	bf00      	nop
 8004860:	3708      	adds	r7, #8
 8004862:	46bd      	mov	sp, r7
 8004864:	bd80      	pop	{r7, pc}
 8004866:	bf00      	nop
 8004868:	200003c8 	.word	0x200003c8
 800486c:	20000298 	.word	0x20000298

08004870 <update_min_cellv_id_label>:

void update_min_cellv_id_label(int val) {
 8004870:	b580      	push	{r7, lr}
 8004872:	b082      	sub	sp, #8
 8004874:	af00      	add	r7, sp, #0
 8004876:	6078      	str	r0, [r7, #4]
	NextionSetVal(&nextion_instance, &min_cellv_id_label, val);
 8004878:	687a      	ldr	r2, [r7, #4]
 800487a:	4904      	ldr	r1, [pc, #16]	@ (800488c <update_min_cellv_id_label+0x1c>)
 800487c:	4804      	ldr	r0, [pc, #16]	@ (8004890 <update_min_cellv_id_label+0x20>)
 800487e:	f7ff fe2d 	bl	80044dc <NextionSetVal>
}
 8004882:	bf00      	nop
 8004884:	3708      	adds	r7, #8
 8004886:	46bd      	mov	sp, r7
 8004888:	bd80      	pop	{r7, pc}
 800488a:	bf00      	nop
 800488c:	200003d8 	.word	0x200003d8
 8004890:	20000298 	.word	0x20000298

08004894 <update_max_cellt_label>:


void update_max_cellt_label(int val) {
 8004894:	b580      	push	{r7, lr}
 8004896:	b082      	sub	sp, #8
 8004898:	af00      	add	r7, sp, #0
 800489a:	6078      	str	r0, [r7, #4]
	NextionSetVal(&nextion_instance, &max_cellt_label, val);
 800489c:	687a      	ldr	r2, [r7, #4]
 800489e:	4904      	ldr	r1, [pc, #16]	@ (80048b0 <update_max_cellt_label+0x1c>)
 80048a0:	4804      	ldr	r0, [pc, #16]	@ (80048b4 <update_max_cellt_label+0x20>)
 80048a2:	f7ff fe1b 	bl	80044dc <NextionSetVal>
}
 80048a6:	bf00      	nop
 80048a8:	3708      	adds	r7, #8
 80048aa:	46bd      	mov	sp, r7
 80048ac:	bd80      	pop	{r7, pc}
 80048ae:	bf00      	nop
 80048b0:	200003e8 	.word	0x200003e8
 80048b4:	20000298 	.word	0x20000298

080048b8 <update_max_cellt_id_label>:

void update_max_cellt_id_label(int val) {
 80048b8:	b580      	push	{r7, lr}
 80048ba:	b082      	sub	sp, #8
 80048bc:	af00      	add	r7, sp, #0
 80048be:	6078      	str	r0, [r7, #4]
	NextionSetVal(&nextion_instance, &max_cellt_id_label, val);
 80048c0:	687a      	ldr	r2, [r7, #4]
 80048c2:	4904      	ldr	r1, [pc, #16]	@ (80048d4 <update_max_cellt_id_label+0x1c>)
 80048c4:	4804      	ldr	r0, [pc, #16]	@ (80048d8 <update_max_cellt_id_label+0x20>)
 80048c6:	f7ff fe09 	bl	80044dc <NextionSetVal>
}
 80048ca:	bf00      	nop
 80048cc:	3708      	adds	r7, #8
 80048ce:	46bd      	mov	sp, r7
 80048d0:	bd80      	pop	{r7, pc}
 80048d2:	bf00      	nop
 80048d4:	200003f8 	.word	0x200003f8
 80048d8:	20000298 	.word	0x20000298

080048dc <update_min_cellt_label>:

void update_min_cellt_label(int val) {
 80048dc:	b580      	push	{r7, lr}
 80048de:	b082      	sub	sp, #8
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	6078      	str	r0, [r7, #4]
	NextionSetVal(&nextion_instance, &min_cellt_label, val);
 80048e4:	687a      	ldr	r2, [r7, #4]
 80048e6:	4904      	ldr	r1, [pc, #16]	@ (80048f8 <update_min_cellt_label+0x1c>)
 80048e8:	4804      	ldr	r0, [pc, #16]	@ (80048fc <update_min_cellt_label+0x20>)
 80048ea:	f7ff fdf7 	bl	80044dc <NextionSetVal>
}
 80048ee:	bf00      	nop
 80048f0:	3708      	adds	r7, #8
 80048f2:	46bd      	mov	sp, r7
 80048f4:	bd80      	pop	{r7, pc}
 80048f6:	bf00      	nop
 80048f8:	20000408 	.word	0x20000408
 80048fc:	20000298 	.word	0x20000298

08004900 <update_min_cellt_id_label>:

void update_min_cellt_id_label(int val) {
 8004900:	b580      	push	{r7, lr}
 8004902:	b082      	sub	sp, #8
 8004904:	af00      	add	r7, sp, #0
 8004906:	6078      	str	r0, [r7, #4]
	NextionSetVal(&nextion_instance, &min_cellt_id_label, val);
 8004908:	687a      	ldr	r2, [r7, #4]
 800490a:	4904      	ldr	r1, [pc, #16]	@ (800491c <update_min_cellt_id_label+0x1c>)
 800490c:	4804      	ldr	r0, [pc, #16]	@ (8004920 <update_min_cellt_id_label+0x20>)
 800490e:	f7ff fde5 	bl	80044dc <NextionSetVal>
}
 8004912:	bf00      	nop
 8004914:	3708      	adds	r7, #8
 8004916:	46bd      	mov	sp, r7
 8004918:	bd80      	pop	{r7, pc}
 800491a:	bf00      	nop
 800491c:	20000418 	.word	0x20000418
 8004920:	20000298 	.word	0x20000298

08004924 <reset_display>:



void reset_display(void) {
 8004924:	b580      	push	{r7, lr}
 8004926:	af00      	add	r7, sp, #0
	update_batt_volt_label(0);
 8004928:	2000      	movs	r0, #0
 800492a:	f7ff ff23 	bl	8004774 <update_batt_volt_label>
	update_batt_curr_label(0);
 800492e:	2000      	movs	r0, #0
 8004930:	f7ff ff32 	bl	8004798 <update_batt_curr_label>
	update_batt_soc_label(0);
 8004934:	2000      	movs	r0, #0
 8004936:	f7ff ff41 	bl	80047bc <update_batt_soc_label>
	update_soc_bar_label(0);
 800493a:	2000      	movs	r0, #0
 800493c:	f7ff ff50 	bl	80047e0 <update_soc_bar_label>
	update_batt_status_label("");
 8004940:	480b      	ldr	r0, [pc, #44]	@ (8004970 <reset_display+0x4c>)
 8004942:	f7ff ff71 	bl	8004828 <update_batt_status_label>

	update_min_cellv_label(0);
 8004946:	2000      	movs	r0, #0
 8004948:	f7ff ff80 	bl	800484c <update_min_cellv_label>
	update_min_cellv_id_label(0);
 800494c:	2000      	movs	r0, #0
 800494e:	f7ff ff8f 	bl	8004870 <update_min_cellv_id_label>
	update_max_cellt_label(0);
 8004952:	2000      	movs	r0, #0
 8004954:	f7ff ff9e 	bl	8004894 <update_max_cellt_label>
	update_max_cellt_id_label(0);
 8004958:	2000      	movs	r0, #0
 800495a:	f7ff ffad 	bl	80048b8 <update_max_cellt_id_label>
	update_min_cellt_label(0);
 800495e:	2000      	movs	r0, #0
 8004960:	f7ff ffbc 	bl	80048dc <update_min_cellt_label>
	update_min_cellt_id_label(0);
 8004964:	2000      	movs	r0, #0
 8004966:	f7ff ffcb 	bl	8004900 <update_min_cellt_id_label>
}
 800496a:	bf00      	nop
 800496c:	bd80      	pop	{r7, pc}
 800496e:	bf00      	nop
 8004970:	08005620 	.word	0x08005620

08004974 <reset_page1_display>:

void reset_page1_display(void){
 8004974:	b580      	push	{r7, lr}
 8004976:	af00      	add	r7, sp, #0
	update_batt_volt_label(0);
 8004978:	2000      	movs	r0, #0
 800497a:	f7ff fefb 	bl	8004774 <update_batt_volt_label>
	update_batt_curr_label(0);
 800497e:	2000      	movs	r0, #0
 8004980:	f7ff ff0a 	bl	8004798 <update_batt_curr_label>
	update_batt_soc_label(0);
 8004984:	2000      	movs	r0, #0
 8004986:	f7ff ff19 	bl	80047bc <update_batt_soc_label>
	update_soc_bar_label(0);
 800498a:	2000      	movs	r0, #0
 800498c:	f7ff ff28 	bl	80047e0 <update_soc_bar_label>
}
 8004990:	bf00      	nop
 8004992:	bd80      	pop	{r7, pc}

08004994 <reset_page2_display>:

void reset_page2_display(void){
 8004994:	b580      	push	{r7, lr}
 8004996:	af00      	add	r7, sp, #0

	update_min_cellv_label(0);
 8004998:	2000      	movs	r0, #0
 800499a:	f7ff ff57 	bl	800484c <update_min_cellv_label>
	update_min_cellv_id_label(0);
 800499e:	2000      	movs	r0, #0
 80049a0:	f7ff ff66 	bl	8004870 <update_min_cellv_id_label>
}
 80049a4:	bf00      	nop
 80049a6:	bd80      	pop	{r7, pc}

080049a8 <reset_page3_display>:


void reset_page3_display(void){
 80049a8:	b580      	push	{r7, lr}
 80049aa:	af00      	add	r7, sp, #0
	update_max_cellt_label(0);
 80049ac:	2000      	movs	r0, #0
 80049ae:	f7ff ff71 	bl	8004894 <update_max_cellt_label>
	update_max_cellt_id_label(0);
 80049b2:	2000      	movs	r0, #0
 80049b4:	f7ff ff80 	bl	80048b8 <update_max_cellt_id_label>
	update_min_cellt_label(0);
 80049b8:	2000      	movs	r0, #0
 80049ba:	f7ff ff8f 	bl	80048dc <update_min_cellt_label>
	update_min_cellt_id_label(0);
 80049be:	2000      	movs	r0, #0
 80049c0:	f7ff ff9e 	bl	8004900 <update_min_cellt_id_label>
}
 80049c4:	bf00      	nop
 80049c6:	bd80      	pop	{r7, pc}

080049c8 <queue_init>:
 *      Author: Hetesh S T
 */

#include "queue.h"

void queue_init(queue_t *q_instance, q_member_t queue_arr[], uint8_t max_len) {
 80049c8:	b480      	push	{r7}
 80049ca:	b085      	sub	sp, #20
 80049cc:	af00      	add	r7, sp, #0
 80049ce:	60f8      	str	r0, [r7, #12]
 80049d0:	60b9      	str	r1, [r7, #8]
 80049d2:	4613      	mov	r3, r2
 80049d4:	71fb      	strb	r3, [r7, #7]
	q_instance->front_idx = 0;
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	2200      	movs	r2, #0
 80049da:	701a      	strb	r2, [r3, #0]
	q_instance->rear_idx = 0;
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	2200      	movs	r2, #0
 80049e0:	705a      	strb	r2, [r3, #1]
	q_instance->q_len = 0;
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	2200      	movs	r2, #0
 80049e6:	709a      	strb	r2, [r3, #2]
	q_instance->q_max_len = max_len;
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	79fa      	ldrb	r2, [r7, #7]
 80049ec:	70da      	strb	r2, [r3, #3]
	q_instance->q_member_ptr = queue_arr;
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	68ba      	ldr	r2, [r7, #8]
 80049f2:	605a      	str	r2, [r3, #4]
}
 80049f4:	bf00      	nop
 80049f6:	3714      	adds	r7, #20
 80049f8:	46bd      	mov	sp, r7
 80049fa:	bc80      	pop	{r7}
 80049fc:	4770      	bx	lr

080049fe <is_empty>:

bool is_empty(queue_t *q_instance) {
 80049fe:	b480      	push	{r7}
 8004a00:	b083      	sub	sp, #12
 8004a02:	af00      	add	r7, sp, #0
 8004a04:	6078      	str	r0, [r7, #4]
	return (q_instance->q_len == 0u);
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	789b      	ldrb	r3, [r3, #2]
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	bf0c      	ite	eq
 8004a0e:	2301      	moveq	r3, #1
 8004a10:	2300      	movne	r3, #0
 8004a12:	b2db      	uxtb	r3, r3

}
 8004a14:	4618      	mov	r0, r3
 8004a16:	370c      	adds	r7, #12
 8004a18:	46bd      	mov	sp, r7
 8004a1a:	bc80      	pop	{r7}
 8004a1c:	4770      	bx	lr

08004a1e <is_full>:

bool is_full(queue_t *q_instance) {
 8004a1e:	b480      	push	{r7}
 8004a20:	b083      	sub	sp, #12
 8004a22:	af00      	add	r7, sp, #0
 8004a24:	6078      	str	r0, [r7, #4]
	return (q_instance->q_len == q_instance->q_max_len);
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	789a      	ldrb	r2, [r3, #2]
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	78db      	ldrb	r3, [r3, #3]
 8004a2e:	429a      	cmp	r2, r3
 8004a30:	bf0c      	ite	eq
 8004a32:	2301      	moveq	r3, #1
 8004a34:	2300      	movne	r3, #0
 8004a36:	b2db      	uxtb	r3, r3
}
 8004a38:	4618      	mov	r0, r3
 8004a3a:	370c      	adds	r7, #12
 8004a3c:	46bd      	mov	sp, r7
 8004a3e:	bc80      	pop	{r7}
 8004a40:	4770      	bx	lr

08004a42 <enqueue>:

void enqueue(queue_t *q_instance, uint32_t rx_can_id, uint8_t rx_data[]) {
 8004a42:	b580      	push	{r7, lr}
 8004a44:	b086      	sub	sp, #24
 8004a46:	af00      	add	r7, sp, #0
 8004a48:	60f8      	str	r0, [r7, #12]
 8004a4a:	60b9      	str	r1, [r7, #8]
 8004a4c:	607a      	str	r2, [r7, #4]

	if (is_full(q_instance)) {
 8004a4e:	68f8      	ldr	r0, [r7, #12]
 8004a50:	f7ff ffe5 	bl	8004a1e <is_full>
 8004a54:	4603      	mov	r3, r0
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d128      	bne.n	8004aac <enqueue+0x6a>
		return;
	}

	q_member_t *temp_member = q_instance->q_member_ptr + q_instance->rear_idx;
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	685a      	ldr	r2, [r3, #4]
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	785b      	ldrb	r3, [r3, #1]
 8004a62:	4619      	mov	r1, r3
 8004a64:	460b      	mov	r3, r1
 8004a66:	005b      	lsls	r3, r3, #1
 8004a68:	440b      	add	r3, r1
 8004a6a:	009b      	lsls	r3, r3, #2
 8004a6c:	4413      	add	r3, r2
 8004a6e:	617b      	str	r3, [r7, #20]
	temp_member->can_id = rx_can_id;
 8004a70:	697b      	ldr	r3, [r7, #20]
 8004a72:	68ba      	ldr	r2, [r7, #8]
 8004a74:	601a      	str	r2, [r3, #0]
	(void) memcpy(temp_member->data, rx_data, 8);
 8004a76:	697b      	ldr	r3, [r7, #20]
 8004a78:	3304      	adds	r3, #4
 8004a7a:	2208      	movs	r2, #8
 8004a7c:	6879      	ldr	r1, [r7, #4]
 8004a7e:	4618      	mov	r0, r3
 8004a80:	f000 f986 	bl	8004d90 <memcpy>

	q_instance->rear_idx = (q_instance->rear_idx + 1) % q_instance->q_max_len;
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	785b      	ldrb	r3, [r3, #1]
 8004a88:	3301      	adds	r3, #1
 8004a8a:	68fa      	ldr	r2, [r7, #12]
 8004a8c:	78d2      	ldrb	r2, [r2, #3]
 8004a8e:	fb93 f1f2 	sdiv	r1, r3, r2
 8004a92:	fb01 f202 	mul.w	r2, r1, r2
 8004a96:	1a9b      	subs	r3, r3, r2
 8004a98:	b2da      	uxtb	r2, r3
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	705a      	strb	r2, [r3, #1]
	q_instance->q_len++;
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	789b      	ldrb	r3, [r3, #2]
 8004aa2:	3301      	adds	r3, #1
 8004aa4:	b2da      	uxtb	r2, r3
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	709a      	strb	r2, [r3, #2]
 8004aaa:	e000      	b.n	8004aae <enqueue+0x6c>
		return;
 8004aac:	bf00      	nop

}
 8004aae:	3718      	adds	r7, #24
 8004ab0:	46bd      	mov	sp, r7
 8004ab2:	bd80      	pop	{r7, pc}

08004ab4 <dequeue>:

void dequeue(queue_t *q_instance) {
 8004ab4:	b580      	push	{r7, lr}
 8004ab6:	b082      	sub	sp, #8
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	6078      	str	r0, [r7, #4]
	if (is_empty(q_instance)) {
 8004abc:	6878      	ldr	r0, [r7, #4]
 8004abe:	f7ff ff9e 	bl	80049fe <is_empty>
 8004ac2:	4603      	mov	r3, r0
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d122      	bne.n	8004b0e <dequeue+0x5a>
		return;
	}

	(void) memset((q_instance->q_member_ptr + q_instance->front_idx), 0,
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	685a      	ldr	r2, [r3, #4]
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	781b      	ldrb	r3, [r3, #0]
 8004ad0:	4619      	mov	r1, r3
 8004ad2:	460b      	mov	r3, r1
 8004ad4:	005b      	lsls	r3, r3, #1
 8004ad6:	440b      	add	r3, r1
 8004ad8:	009b      	lsls	r3, r3, #2
 8004ada:	4413      	add	r3, r2
 8004adc:	220c      	movs	r2, #12
 8004ade:	2100      	movs	r1, #0
 8004ae0:	4618      	mov	r0, r3
 8004ae2:	f000 f909 	bl	8004cf8 <memset>
			sizeof(q_member_t));
	q_instance->front_idx = (q_instance->front_idx + 1) % q_instance->q_max_len;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	781b      	ldrb	r3, [r3, #0]
 8004aea:	3301      	adds	r3, #1
 8004aec:	687a      	ldr	r2, [r7, #4]
 8004aee:	78d2      	ldrb	r2, [r2, #3]
 8004af0:	fb93 f1f2 	sdiv	r1, r3, r2
 8004af4:	fb01 f202 	mul.w	r2, r1, r2
 8004af8:	1a9b      	subs	r3, r3, r2
 8004afa:	b2da      	uxtb	r2, r3
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	701a      	strb	r2, [r3, #0]
	q_instance->q_len--;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	789b      	ldrb	r3, [r3, #2]
 8004b04:	3b01      	subs	r3, #1
 8004b06:	b2da      	uxtb	r2, r3
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	709a      	strb	r2, [r3, #2]
 8004b0c:	e000      	b.n	8004b10 <dequeue+0x5c>
		return;
 8004b0e:	bf00      	nop
}
 8004b10:	3708      	adds	r7, #8
 8004b12:	46bd      	mov	sp, r7
 8004b14:	bd80      	pop	{r7, pc}

08004b16 <peek>:

q_member_t* peek(queue_t *q_instance) {
 8004b16:	b580      	push	{r7, lr}
 8004b18:	b082      	sub	sp, #8
 8004b1a:	af00      	add	r7, sp, #0
 8004b1c:	6078      	str	r0, [r7, #4]
	if (is_empty(q_instance)) {
 8004b1e:	6878      	ldr	r0, [r7, #4]
 8004b20:	f7ff ff6d 	bl	80049fe <is_empty>
 8004b24:	4603      	mov	r3, r0
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d001      	beq.n	8004b2e <peek+0x18>
		return NULL;
 8004b2a:	2300      	movs	r3, #0
 8004b2c:	e009      	b.n	8004b42 <peek+0x2c>
	}

	return (q_instance->q_member_ptr + q_instance->front_idx);
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	685a      	ldr	r2, [r3, #4]
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	781b      	ldrb	r3, [r3, #0]
 8004b36:	4619      	mov	r1, r3
 8004b38:	460b      	mov	r3, r1
 8004b3a:	005b      	lsls	r3, r3, #1
 8004b3c:	440b      	add	r3, r1
 8004b3e:	009b      	lsls	r3, r3, #2
 8004b40:	4413      	add	r3, r2
}
 8004b42:	4618      	mov	r0, r3
 8004b44:	3708      	adds	r7, #8
 8004b46:	46bd      	mov	sp, r7
 8004b48:	bd80      	pop	{r7, pc}
	...

08004b4c <malloc>:
 8004b4c:	4b02      	ldr	r3, [pc, #8]	@ (8004b58 <malloc+0xc>)
 8004b4e:	4601      	mov	r1, r0
 8004b50:	6818      	ldr	r0, [r3, #0]
 8004b52:	f000 b825 	b.w	8004ba0 <_malloc_r>
 8004b56:	bf00      	nop
 8004b58:	2000000c 	.word	0x2000000c

08004b5c <sbrk_aligned>:
 8004b5c:	b570      	push	{r4, r5, r6, lr}
 8004b5e:	4e0f      	ldr	r6, [pc, #60]	@ (8004b9c <sbrk_aligned+0x40>)
 8004b60:	460c      	mov	r4, r1
 8004b62:	6831      	ldr	r1, [r6, #0]
 8004b64:	4605      	mov	r5, r0
 8004b66:	b911      	cbnz	r1, 8004b6e <sbrk_aligned+0x12>
 8004b68:	f000 f8ce 	bl	8004d08 <_sbrk_r>
 8004b6c:	6030      	str	r0, [r6, #0]
 8004b6e:	4621      	mov	r1, r4
 8004b70:	4628      	mov	r0, r5
 8004b72:	f000 f8c9 	bl	8004d08 <_sbrk_r>
 8004b76:	1c43      	adds	r3, r0, #1
 8004b78:	d103      	bne.n	8004b82 <sbrk_aligned+0x26>
 8004b7a:	f04f 34ff 	mov.w	r4, #4294967295
 8004b7e:	4620      	mov	r0, r4
 8004b80:	bd70      	pop	{r4, r5, r6, pc}
 8004b82:	1cc4      	adds	r4, r0, #3
 8004b84:	f024 0403 	bic.w	r4, r4, #3
 8004b88:	42a0      	cmp	r0, r4
 8004b8a:	d0f8      	beq.n	8004b7e <sbrk_aligned+0x22>
 8004b8c:	1a21      	subs	r1, r4, r0
 8004b8e:	4628      	mov	r0, r5
 8004b90:	f000 f8ba 	bl	8004d08 <_sbrk_r>
 8004b94:	3001      	adds	r0, #1
 8004b96:	d1f2      	bne.n	8004b7e <sbrk_aligned+0x22>
 8004b98:	e7ef      	b.n	8004b7a <sbrk_aligned+0x1e>
 8004b9a:	bf00      	nop
 8004b9c:	20000438 	.word	0x20000438

08004ba0 <_malloc_r>:
 8004ba0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004ba4:	1ccd      	adds	r5, r1, #3
 8004ba6:	f025 0503 	bic.w	r5, r5, #3
 8004baa:	3508      	adds	r5, #8
 8004bac:	2d0c      	cmp	r5, #12
 8004bae:	bf38      	it	cc
 8004bb0:	250c      	movcc	r5, #12
 8004bb2:	2d00      	cmp	r5, #0
 8004bb4:	4606      	mov	r6, r0
 8004bb6:	db01      	blt.n	8004bbc <_malloc_r+0x1c>
 8004bb8:	42a9      	cmp	r1, r5
 8004bba:	d904      	bls.n	8004bc6 <_malloc_r+0x26>
 8004bbc:	230c      	movs	r3, #12
 8004bbe:	6033      	str	r3, [r6, #0]
 8004bc0:	2000      	movs	r0, #0
 8004bc2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004bc6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004c9c <_malloc_r+0xfc>
 8004bca:	f000 f869 	bl	8004ca0 <__malloc_lock>
 8004bce:	f8d8 3000 	ldr.w	r3, [r8]
 8004bd2:	461c      	mov	r4, r3
 8004bd4:	bb44      	cbnz	r4, 8004c28 <_malloc_r+0x88>
 8004bd6:	4629      	mov	r1, r5
 8004bd8:	4630      	mov	r0, r6
 8004bda:	f7ff ffbf 	bl	8004b5c <sbrk_aligned>
 8004bde:	1c43      	adds	r3, r0, #1
 8004be0:	4604      	mov	r4, r0
 8004be2:	d158      	bne.n	8004c96 <_malloc_r+0xf6>
 8004be4:	f8d8 4000 	ldr.w	r4, [r8]
 8004be8:	4627      	mov	r7, r4
 8004bea:	2f00      	cmp	r7, #0
 8004bec:	d143      	bne.n	8004c76 <_malloc_r+0xd6>
 8004bee:	2c00      	cmp	r4, #0
 8004bf0:	d04b      	beq.n	8004c8a <_malloc_r+0xea>
 8004bf2:	6823      	ldr	r3, [r4, #0]
 8004bf4:	4639      	mov	r1, r7
 8004bf6:	4630      	mov	r0, r6
 8004bf8:	eb04 0903 	add.w	r9, r4, r3
 8004bfc:	f000 f884 	bl	8004d08 <_sbrk_r>
 8004c00:	4581      	cmp	r9, r0
 8004c02:	d142      	bne.n	8004c8a <_malloc_r+0xea>
 8004c04:	6821      	ldr	r1, [r4, #0]
 8004c06:	4630      	mov	r0, r6
 8004c08:	1a6d      	subs	r5, r5, r1
 8004c0a:	4629      	mov	r1, r5
 8004c0c:	f7ff ffa6 	bl	8004b5c <sbrk_aligned>
 8004c10:	3001      	adds	r0, #1
 8004c12:	d03a      	beq.n	8004c8a <_malloc_r+0xea>
 8004c14:	6823      	ldr	r3, [r4, #0]
 8004c16:	442b      	add	r3, r5
 8004c18:	6023      	str	r3, [r4, #0]
 8004c1a:	f8d8 3000 	ldr.w	r3, [r8]
 8004c1e:	685a      	ldr	r2, [r3, #4]
 8004c20:	bb62      	cbnz	r2, 8004c7c <_malloc_r+0xdc>
 8004c22:	f8c8 7000 	str.w	r7, [r8]
 8004c26:	e00f      	b.n	8004c48 <_malloc_r+0xa8>
 8004c28:	6822      	ldr	r2, [r4, #0]
 8004c2a:	1b52      	subs	r2, r2, r5
 8004c2c:	d420      	bmi.n	8004c70 <_malloc_r+0xd0>
 8004c2e:	2a0b      	cmp	r2, #11
 8004c30:	d917      	bls.n	8004c62 <_malloc_r+0xc2>
 8004c32:	1961      	adds	r1, r4, r5
 8004c34:	42a3      	cmp	r3, r4
 8004c36:	6025      	str	r5, [r4, #0]
 8004c38:	bf18      	it	ne
 8004c3a:	6059      	strne	r1, [r3, #4]
 8004c3c:	6863      	ldr	r3, [r4, #4]
 8004c3e:	bf08      	it	eq
 8004c40:	f8c8 1000 	streq.w	r1, [r8]
 8004c44:	5162      	str	r2, [r4, r5]
 8004c46:	604b      	str	r3, [r1, #4]
 8004c48:	4630      	mov	r0, r6
 8004c4a:	f000 f82f 	bl	8004cac <__malloc_unlock>
 8004c4e:	f104 000b 	add.w	r0, r4, #11
 8004c52:	1d23      	adds	r3, r4, #4
 8004c54:	f020 0007 	bic.w	r0, r0, #7
 8004c58:	1ac2      	subs	r2, r0, r3
 8004c5a:	bf1c      	itt	ne
 8004c5c:	1a1b      	subne	r3, r3, r0
 8004c5e:	50a3      	strne	r3, [r4, r2]
 8004c60:	e7af      	b.n	8004bc2 <_malloc_r+0x22>
 8004c62:	6862      	ldr	r2, [r4, #4]
 8004c64:	42a3      	cmp	r3, r4
 8004c66:	bf0c      	ite	eq
 8004c68:	f8c8 2000 	streq.w	r2, [r8]
 8004c6c:	605a      	strne	r2, [r3, #4]
 8004c6e:	e7eb      	b.n	8004c48 <_malloc_r+0xa8>
 8004c70:	4623      	mov	r3, r4
 8004c72:	6864      	ldr	r4, [r4, #4]
 8004c74:	e7ae      	b.n	8004bd4 <_malloc_r+0x34>
 8004c76:	463c      	mov	r4, r7
 8004c78:	687f      	ldr	r7, [r7, #4]
 8004c7a:	e7b6      	b.n	8004bea <_malloc_r+0x4a>
 8004c7c:	461a      	mov	r2, r3
 8004c7e:	685b      	ldr	r3, [r3, #4]
 8004c80:	42a3      	cmp	r3, r4
 8004c82:	d1fb      	bne.n	8004c7c <_malloc_r+0xdc>
 8004c84:	2300      	movs	r3, #0
 8004c86:	6053      	str	r3, [r2, #4]
 8004c88:	e7de      	b.n	8004c48 <_malloc_r+0xa8>
 8004c8a:	230c      	movs	r3, #12
 8004c8c:	4630      	mov	r0, r6
 8004c8e:	6033      	str	r3, [r6, #0]
 8004c90:	f000 f80c 	bl	8004cac <__malloc_unlock>
 8004c94:	e794      	b.n	8004bc0 <_malloc_r+0x20>
 8004c96:	6005      	str	r5, [r0, #0]
 8004c98:	e7d6      	b.n	8004c48 <_malloc_r+0xa8>
 8004c9a:	bf00      	nop
 8004c9c:	2000043c 	.word	0x2000043c

08004ca0 <__malloc_lock>:
 8004ca0:	4801      	ldr	r0, [pc, #4]	@ (8004ca8 <__malloc_lock+0x8>)
 8004ca2:	f000 b86b 	b.w	8004d7c <__retarget_lock_acquire_recursive>
 8004ca6:	bf00      	nop
 8004ca8:	2000057c 	.word	0x2000057c

08004cac <__malloc_unlock>:
 8004cac:	4801      	ldr	r0, [pc, #4]	@ (8004cb4 <__malloc_unlock+0x8>)
 8004cae:	f000 b866 	b.w	8004d7e <__retarget_lock_release_recursive>
 8004cb2:	bf00      	nop
 8004cb4:	2000057c 	.word	0x2000057c

08004cb8 <siprintf>:
 8004cb8:	b40e      	push	{r1, r2, r3}
 8004cba:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8004cbe:	b500      	push	{lr}
 8004cc0:	b09c      	sub	sp, #112	@ 0x70
 8004cc2:	ab1d      	add	r3, sp, #116	@ 0x74
 8004cc4:	9002      	str	r0, [sp, #8]
 8004cc6:	9006      	str	r0, [sp, #24]
 8004cc8:	9107      	str	r1, [sp, #28]
 8004cca:	9104      	str	r1, [sp, #16]
 8004ccc:	4808      	ldr	r0, [pc, #32]	@ (8004cf0 <siprintf+0x38>)
 8004cce:	4909      	ldr	r1, [pc, #36]	@ (8004cf4 <siprintf+0x3c>)
 8004cd0:	f853 2b04 	ldr.w	r2, [r3], #4
 8004cd4:	9105      	str	r1, [sp, #20]
 8004cd6:	6800      	ldr	r0, [r0, #0]
 8004cd8:	a902      	add	r1, sp, #8
 8004cda:	9301      	str	r3, [sp, #4]
 8004cdc:	f000 f90a 	bl	8004ef4 <_svfiprintf_r>
 8004ce0:	2200      	movs	r2, #0
 8004ce2:	9b02      	ldr	r3, [sp, #8]
 8004ce4:	701a      	strb	r2, [r3, #0]
 8004ce6:	b01c      	add	sp, #112	@ 0x70
 8004ce8:	f85d eb04 	ldr.w	lr, [sp], #4
 8004cec:	b003      	add	sp, #12
 8004cee:	4770      	bx	lr
 8004cf0:	2000000c 	.word	0x2000000c
 8004cf4:	ffff0208 	.word	0xffff0208

08004cf8 <memset>:
 8004cf8:	4603      	mov	r3, r0
 8004cfa:	4402      	add	r2, r0
 8004cfc:	4293      	cmp	r3, r2
 8004cfe:	d100      	bne.n	8004d02 <memset+0xa>
 8004d00:	4770      	bx	lr
 8004d02:	f803 1b01 	strb.w	r1, [r3], #1
 8004d06:	e7f9      	b.n	8004cfc <memset+0x4>

08004d08 <_sbrk_r>:
 8004d08:	b538      	push	{r3, r4, r5, lr}
 8004d0a:	2300      	movs	r3, #0
 8004d0c:	4d05      	ldr	r5, [pc, #20]	@ (8004d24 <_sbrk_r+0x1c>)
 8004d0e:	4604      	mov	r4, r0
 8004d10:	4608      	mov	r0, r1
 8004d12:	602b      	str	r3, [r5, #0]
 8004d14:	f7fb ff16 	bl	8000b44 <_sbrk>
 8004d18:	1c43      	adds	r3, r0, #1
 8004d1a:	d102      	bne.n	8004d22 <_sbrk_r+0x1a>
 8004d1c:	682b      	ldr	r3, [r5, #0]
 8004d1e:	b103      	cbz	r3, 8004d22 <_sbrk_r+0x1a>
 8004d20:	6023      	str	r3, [r4, #0]
 8004d22:	bd38      	pop	{r3, r4, r5, pc}
 8004d24:	20000578 	.word	0x20000578

08004d28 <__errno>:
 8004d28:	4b01      	ldr	r3, [pc, #4]	@ (8004d30 <__errno+0x8>)
 8004d2a:	6818      	ldr	r0, [r3, #0]
 8004d2c:	4770      	bx	lr
 8004d2e:	bf00      	nop
 8004d30:	2000000c 	.word	0x2000000c

08004d34 <__libc_init_array>:
 8004d34:	b570      	push	{r4, r5, r6, lr}
 8004d36:	2600      	movs	r6, #0
 8004d38:	4d0c      	ldr	r5, [pc, #48]	@ (8004d6c <__libc_init_array+0x38>)
 8004d3a:	4c0d      	ldr	r4, [pc, #52]	@ (8004d70 <__libc_init_array+0x3c>)
 8004d3c:	1b64      	subs	r4, r4, r5
 8004d3e:	10a4      	asrs	r4, r4, #2
 8004d40:	42a6      	cmp	r6, r4
 8004d42:	d109      	bne.n	8004d58 <__libc_init_array+0x24>
 8004d44:	f000 fbc2 	bl	80054cc <_init>
 8004d48:	2600      	movs	r6, #0
 8004d4a:	4d0a      	ldr	r5, [pc, #40]	@ (8004d74 <__libc_init_array+0x40>)
 8004d4c:	4c0a      	ldr	r4, [pc, #40]	@ (8004d78 <__libc_init_array+0x44>)
 8004d4e:	1b64      	subs	r4, r4, r5
 8004d50:	10a4      	asrs	r4, r4, #2
 8004d52:	42a6      	cmp	r6, r4
 8004d54:	d105      	bne.n	8004d62 <__libc_init_array+0x2e>
 8004d56:	bd70      	pop	{r4, r5, r6, pc}
 8004d58:	f855 3b04 	ldr.w	r3, [r5], #4
 8004d5c:	4798      	blx	r3
 8004d5e:	3601      	adds	r6, #1
 8004d60:	e7ee      	b.n	8004d40 <__libc_init_array+0xc>
 8004d62:	f855 3b04 	ldr.w	r3, [r5], #4
 8004d66:	4798      	blx	r3
 8004d68:	3601      	adds	r6, #1
 8004d6a:	e7f2      	b.n	8004d52 <__libc_init_array+0x1e>
 8004d6c:	0800568c 	.word	0x0800568c
 8004d70:	0800568c 	.word	0x0800568c
 8004d74:	0800568c 	.word	0x0800568c
 8004d78:	08005690 	.word	0x08005690

08004d7c <__retarget_lock_acquire_recursive>:
 8004d7c:	4770      	bx	lr

08004d7e <__retarget_lock_release_recursive>:
 8004d7e:	4770      	bx	lr

08004d80 <strcpy>:
 8004d80:	4603      	mov	r3, r0
 8004d82:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004d86:	f803 2b01 	strb.w	r2, [r3], #1
 8004d8a:	2a00      	cmp	r2, #0
 8004d8c:	d1f9      	bne.n	8004d82 <strcpy+0x2>
 8004d8e:	4770      	bx	lr

08004d90 <memcpy>:
 8004d90:	440a      	add	r2, r1
 8004d92:	4291      	cmp	r1, r2
 8004d94:	f100 33ff 	add.w	r3, r0, #4294967295
 8004d98:	d100      	bne.n	8004d9c <memcpy+0xc>
 8004d9a:	4770      	bx	lr
 8004d9c:	b510      	push	{r4, lr}
 8004d9e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004da2:	4291      	cmp	r1, r2
 8004da4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004da8:	d1f9      	bne.n	8004d9e <memcpy+0xe>
 8004daa:	bd10      	pop	{r4, pc}

08004dac <_free_r>:
 8004dac:	b538      	push	{r3, r4, r5, lr}
 8004dae:	4605      	mov	r5, r0
 8004db0:	2900      	cmp	r1, #0
 8004db2:	d040      	beq.n	8004e36 <_free_r+0x8a>
 8004db4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004db8:	1f0c      	subs	r4, r1, #4
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	bfb8      	it	lt
 8004dbe:	18e4      	addlt	r4, r4, r3
 8004dc0:	f7ff ff6e 	bl	8004ca0 <__malloc_lock>
 8004dc4:	4a1c      	ldr	r2, [pc, #112]	@ (8004e38 <_free_r+0x8c>)
 8004dc6:	6813      	ldr	r3, [r2, #0]
 8004dc8:	b933      	cbnz	r3, 8004dd8 <_free_r+0x2c>
 8004dca:	6063      	str	r3, [r4, #4]
 8004dcc:	6014      	str	r4, [r2, #0]
 8004dce:	4628      	mov	r0, r5
 8004dd0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004dd4:	f7ff bf6a 	b.w	8004cac <__malloc_unlock>
 8004dd8:	42a3      	cmp	r3, r4
 8004dda:	d908      	bls.n	8004dee <_free_r+0x42>
 8004ddc:	6820      	ldr	r0, [r4, #0]
 8004dde:	1821      	adds	r1, r4, r0
 8004de0:	428b      	cmp	r3, r1
 8004de2:	bf01      	itttt	eq
 8004de4:	6819      	ldreq	r1, [r3, #0]
 8004de6:	685b      	ldreq	r3, [r3, #4]
 8004de8:	1809      	addeq	r1, r1, r0
 8004dea:	6021      	streq	r1, [r4, #0]
 8004dec:	e7ed      	b.n	8004dca <_free_r+0x1e>
 8004dee:	461a      	mov	r2, r3
 8004df0:	685b      	ldr	r3, [r3, #4]
 8004df2:	b10b      	cbz	r3, 8004df8 <_free_r+0x4c>
 8004df4:	42a3      	cmp	r3, r4
 8004df6:	d9fa      	bls.n	8004dee <_free_r+0x42>
 8004df8:	6811      	ldr	r1, [r2, #0]
 8004dfa:	1850      	adds	r0, r2, r1
 8004dfc:	42a0      	cmp	r0, r4
 8004dfe:	d10b      	bne.n	8004e18 <_free_r+0x6c>
 8004e00:	6820      	ldr	r0, [r4, #0]
 8004e02:	4401      	add	r1, r0
 8004e04:	1850      	adds	r0, r2, r1
 8004e06:	4283      	cmp	r3, r0
 8004e08:	6011      	str	r1, [r2, #0]
 8004e0a:	d1e0      	bne.n	8004dce <_free_r+0x22>
 8004e0c:	6818      	ldr	r0, [r3, #0]
 8004e0e:	685b      	ldr	r3, [r3, #4]
 8004e10:	4408      	add	r0, r1
 8004e12:	6010      	str	r0, [r2, #0]
 8004e14:	6053      	str	r3, [r2, #4]
 8004e16:	e7da      	b.n	8004dce <_free_r+0x22>
 8004e18:	d902      	bls.n	8004e20 <_free_r+0x74>
 8004e1a:	230c      	movs	r3, #12
 8004e1c:	602b      	str	r3, [r5, #0]
 8004e1e:	e7d6      	b.n	8004dce <_free_r+0x22>
 8004e20:	6820      	ldr	r0, [r4, #0]
 8004e22:	1821      	adds	r1, r4, r0
 8004e24:	428b      	cmp	r3, r1
 8004e26:	bf01      	itttt	eq
 8004e28:	6819      	ldreq	r1, [r3, #0]
 8004e2a:	685b      	ldreq	r3, [r3, #4]
 8004e2c:	1809      	addeq	r1, r1, r0
 8004e2e:	6021      	streq	r1, [r4, #0]
 8004e30:	6063      	str	r3, [r4, #4]
 8004e32:	6054      	str	r4, [r2, #4]
 8004e34:	e7cb      	b.n	8004dce <_free_r+0x22>
 8004e36:	bd38      	pop	{r3, r4, r5, pc}
 8004e38:	2000043c 	.word	0x2000043c

08004e3c <__ssputs_r>:
 8004e3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004e40:	461f      	mov	r7, r3
 8004e42:	688e      	ldr	r6, [r1, #8]
 8004e44:	4682      	mov	sl, r0
 8004e46:	42be      	cmp	r6, r7
 8004e48:	460c      	mov	r4, r1
 8004e4a:	4690      	mov	r8, r2
 8004e4c:	680b      	ldr	r3, [r1, #0]
 8004e4e:	d82d      	bhi.n	8004eac <__ssputs_r+0x70>
 8004e50:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004e54:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8004e58:	d026      	beq.n	8004ea8 <__ssputs_r+0x6c>
 8004e5a:	6965      	ldr	r5, [r4, #20]
 8004e5c:	6909      	ldr	r1, [r1, #16]
 8004e5e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004e62:	eba3 0901 	sub.w	r9, r3, r1
 8004e66:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004e6a:	1c7b      	adds	r3, r7, #1
 8004e6c:	444b      	add	r3, r9
 8004e6e:	106d      	asrs	r5, r5, #1
 8004e70:	429d      	cmp	r5, r3
 8004e72:	bf38      	it	cc
 8004e74:	461d      	movcc	r5, r3
 8004e76:	0553      	lsls	r3, r2, #21
 8004e78:	d527      	bpl.n	8004eca <__ssputs_r+0x8e>
 8004e7a:	4629      	mov	r1, r5
 8004e7c:	f7ff fe90 	bl	8004ba0 <_malloc_r>
 8004e80:	4606      	mov	r6, r0
 8004e82:	b360      	cbz	r0, 8004ede <__ssputs_r+0xa2>
 8004e84:	464a      	mov	r2, r9
 8004e86:	6921      	ldr	r1, [r4, #16]
 8004e88:	f7ff ff82 	bl	8004d90 <memcpy>
 8004e8c:	89a3      	ldrh	r3, [r4, #12]
 8004e8e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8004e92:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004e96:	81a3      	strh	r3, [r4, #12]
 8004e98:	6126      	str	r6, [r4, #16]
 8004e9a:	444e      	add	r6, r9
 8004e9c:	6026      	str	r6, [r4, #0]
 8004e9e:	463e      	mov	r6, r7
 8004ea0:	6165      	str	r5, [r4, #20]
 8004ea2:	eba5 0509 	sub.w	r5, r5, r9
 8004ea6:	60a5      	str	r5, [r4, #8]
 8004ea8:	42be      	cmp	r6, r7
 8004eaa:	d900      	bls.n	8004eae <__ssputs_r+0x72>
 8004eac:	463e      	mov	r6, r7
 8004eae:	4632      	mov	r2, r6
 8004eb0:	4641      	mov	r1, r8
 8004eb2:	6820      	ldr	r0, [r4, #0]
 8004eb4:	f000 faac 	bl	8005410 <memmove>
 8004eb8:	2000      	movs	r0, #0
 8004eba:	68a3      	ldr	r3, [r4, #8]
 8004ebc:	1b9b      	subs	r3, r3, r6
 8004ebe:	60a3      	str	r3, [r4, #8]
 8004ec0:	6823      	ldr	r3, [r4, #0]
 8004ec2:	4433      	add	r3, r6
 8004ec4:	6023      	str	r3, [r4, #0]
 8004ec6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004eca:	462a      	mov	r2, r5
 8004ecc:	f000 fac8 	bl	8005460 <_realloc_r>
 8004ed0:	4606      	mov	r6, r0
 8004ed2:	2800      	cmp	r0, #0
 8004ed4:	d1e0      	bne.n	8004e98 <__ssputs_r+0x5c>
 8004ed6:	4650      	mov	r0, sl
 8004ed8:	6921      	ldr	r1, [r4, #16]
 8004eda:	f7ff ff67 	bl	8004dac <_free_r>
 8004ede:	230c      	movs	r3, #12
 8004ee0:	f8ca 3000 	str.w	r3, [sl]
 8004ee4:	89a3      	ldrh	r3, [r4, #12]
 8004ee6:	f04f 30ff 	mov.w	r0, #4294967295
 8004eea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004eee:	81a3      	strh	r3, [r4, #12]
 8004ef0:	e7e9      	b.n	8004ec6 <__ssputs_r+0x8a>
	...

08004ef4 <_svfiprintf_r>:
 8004ef4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004ef8:	4698      	mov	r8, r3
 8004efa:	898b      	ldrh	r3, [r1, #12]
 8004efc:	4607      	mov	r7, r0
 8004efe:	061b      	lsls	r3, r3, #24
 8004f00:	460d      	mov	r5, r1
 8004f02:	4614      	mov	r4, r2
 8004f04:	b09d      	sub	sp, #116	@ 0x74
 8004f06:	d510      	bpl.n	8004f2a <_svfiprintf_r+0x36>
 8004f08:	690b      	ldr	r3, [r1, #16]
 8004f0a:	b973      	cbnz	r3, 8004f2a <_svfiprintf_r+0x36>
 8004f0c:	2140      	movs	r1, #64	@ 0x40
 8004f0e:	f7ff fe47 	bl	8004ba0 <_malloc_r>
 8004f12:	6028      	str	r0, [r5, #0]
 8004f14:	6128      	str	r0, [r5, #16]
 8004f16:	b930      	cbnz	r0, 8004f26 <_svfiprintf_r+0x32>
 8004f18:	230c      	movs	r3, #12
 8004f1a:	603b      	str	r3, [r7, #0]
 8004f1c:	f04f 30ff 	mov.w	r0, #4294967295
 8004f20:	b01d      	add	sp, #116	@ 0x74
 8004f22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f26:	2340      	movs	r3, #64	@ 0x40
 8004f28:	616b      	str	r3, [r5, #20]
 8004f2a:	2300      	movs	r3, #0
 8004f2c:	9309      	str	r3, [sp, #36]	@ 0x24
 8004f2e:	2320      	movs	r3, #32
 8004f30:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004f34:	2330      	movs	r3, #48	@ 0x30
 8004f36:	f04f 0901 	mov.w	r9, #1
 8004f3a:	f8cd 800c 	str.w	r8, [sp, #12]
 8004f3e:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 80050d8 <_svfiprintf_r+0x1e4>
 8004f42:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004f46:	4623      	mov	r3, r4
 8004f48:	469a      	mov	sl, r3
 8004f4a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004f4e:	b10a      	cbz	r2, 8004f54 <_svfiprintf_r+0x60>
 8004f50:	2a25      	cmp	r2, #37	@ 0x25
 8004f52:	d1f9      	bne.n	8004f48 <_svfiprintf_r+0x54>
 8004f54:	ebba 0b04 	subs.w	fp, sl, r4
 8004f58:	d00b      	beq.n	8004f72 <_svfiprintf_r+0x7e>
 8004f5a:	465b      	mov	r3, fp
 8004f5c:	4622      	mov	r2, r4
 8004f5e:	4629      	mov	r1, r5
 8004f60:	4638      	mov	r0, r7
 8004f62:	f7ff ff6b 	bl	8004e3c <__ssputs_r>
 8004f66:	3001      	adds	r0, #1
 8004f68:	f000 80a7 	beq.w	80050ba <_svfiprintf_r+0x1c6>
 8004f6c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004f6e:	445a      	add	r2, fp
 8004f70:	9209      	str	r2, [sp, #36]	@ 0x24
 8004f72:	f89a 3000 	ldrb.w	r3, [sl]
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	f000 809f 	beq.w	80050ba <_svfiprintf_r+0x1c6>
 8004f7c:	2300      	movs	r3, #0
 8004f7e:	f04f 32ff 	mov.w	r2, #4294967295
 8004f82:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004f86:	f10a 0a01 	add.w	sl, sl, #1
 8004f8a:	9304      	str	r3, [sp, #16]
 8004f8c:	9307      	str	r3, [sp, #28]
 8004f8e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004f92:	931a      	str	r3, [sp, #104]	@ 0x68
 8004f94:	4654      	mov	r4, sl
 8004f96:	2205      	movs	r2, #5
 8004f98:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004f9c:	484e      	ldr	r0, [pc, #312]	@ (80050d8 <_svfiprintf_r+0x1e4>)
 8004f9e:	f000 fa51 	bl	8005444 <memchr>
 8004fa2:	9a04      	ldr	r2, [sp, #16]
 8004fa4:	b9d8      	cbnz	r0, 8004fde <_svfiprintf_r+0xea>
 8004fa6:	06d0      	lsls	r0, r2, #27
 8004fa8:	bf44      	itt	mi
 8004faa:	2320      	movmi	r3, #32
 8004fac:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004fb0:	0711      	lsls	r1, r2, #28
 8004fb2:	bf44      	itt	mi
 8004fb4:	232b      	movmi	r3, #43	@ 0x2b
 8004fb6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004fba:	f89a 3000 	ldrb.w	r3, [sl]
 8004fbe:	2b2a      	cmp	r3, #42	@ 0x2a
 8004fc0:	d015      	beq.n	8004fee <_svfiprintf_r+0xfa>
 8004fc2:	4654      	mov	r4, sl
 8004fc4:	2000      	movs	r0, #0
 8004fc6:	f04f 0c0a 	mov.w	ip, #10
 8004fca:	9a07      	ldr	r2, [sp, #28]
 8004fcc:	4621      	mov	r1, r4
 8004fce:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004fd2:	3b30      	subs	r3, #48	@ 0x30
 8004fd4:	2b09      	cmp	r3, #9
 8004fd6:	d94b      	bls.n	8005070 <_svfiprintf_r+0x17c>
 8004fd8:	b1b0      	cbz	r0, 8005008 <_svfiprintf_r+0x114>
 8004fda:	9207      	str	r2, [sp, #28]
 8004fdc:	e014      	b.n	8005008 <_svfiprintf_r+0x114>
 8004fde:	eba0 0308 	sub.w	r3, r0, r8
 8004fe2:	fa09 f303 	lsl.w	r3, r9, r3
 8004fe6:	4313      	orrs	r3, r2
 8004fe8:	46a2      	mov	sl, r4
 8004fea:	9304      	str	r3, [sp, #16]
 8004fec:	e7d2      	b.n	8004f94 <_svfiprintf_r+0xa0>
 8004fee:	9b03      	ldr	r3, [sp, #12]
 8004ff0:	1d19      	adds	r1, r3, #4
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	9103      	str	r1, [sp, #12]
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	bfbb      	ittet	lt
 8004ffa:	425b      	neglt	r3, r3
 8004ffc:	f042 0202 	orrlt.w	r2, r2, #2
 8005000:	9307      	strge	r3, [sp, #28]
 8005002:	9307      	strlt	r3, [sp, #28]
 8005004:	bfb8      	it	lt
 8005006:	9204      	strlt	r2, [sp, #16]
 8005008:	7823      	ldrb	r3, [r4, #0]
 800500a:	2b2e      	cmp	r3, #46	@ 0x2e
 800500c:	d10a      	bne.n	8005024 <_svfiprintf_r+0x130>
 800500e:	7863      	ldrb	r3, [r4, #1]
 8005010:	2b2a      	cmp	r3, #42	@ 0x2a
 8005012:	d132      	bne.n	800507a <_svfiprintf_r+0x186>
 8005014:	9b03      	ldr	r3, [sp, #12]
 8005016:	3402      	adds	r4, #2
 8005018:	1d1a      	adds	r2, r3, #4
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	9203      	str	r2, [sp, #12]
 800501e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005022:	9305      	str	r3, [sp, #20]
 8005024:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 80050dc <_svfiprintf_r+0x1e8>
 8005028:	2203      	movs	r2, #3
 800502a:	4650      	mov	r0, sl
 800502c:	7821      	ldrb	r1, [r4, #0]
 800502e:	f000 fa09 	bl	8005444 <memchr>
 8005032:	b138      	cbz	r0, 8005044 <_svfiprintf_r+0x150>
 8005034:	2240      	movs	r2, #64	@ 0x40
 8005036:	9b04      	ldr	r3, [sp, #16]
 8005038:	eba0 000a 	sub.w	r0, r0, sl
 800503c:	4082      	lsls	r2, r0
 800503e:	4313      	orrs	r3, r2
 8005040:	3401      	adds	r4, #1
 8005042:	9304      	str	r3, [sp, #16]
 8005044:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005048:	2206      	movs	r2, #6
 800504a:	4825      	ldr	r0, [pc, #148]	@ (80050e0 <_svfiprintf_r+0x1ec>)
 800504c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005050:	f000 f9f8 	bl	8005444 <memchr>
 8005054:	2800      	cmp	r0, #0
 8005056:	d036      	beq.n	80050c6 <_svfiprintf_r+0x1d2>
 8005058:	4b22      	ldr	r3, [pc, #136]	@ (80050e4 <_svfiprintf_r+0x1f0>)
 800505a:	bb1b      	cbnz	r3, 80050a4 <_svfiprintf_r+0x1b0>
 800505c:	9b03      	ldr	r3, [sp, #12]
 800505e:	3307      	adds	r3, #7
 8005060:	f023 0307 	bic.w	r3, r3, #7
 8005064:	3308      	adds	r3, #8
 8005066:	9303      	str	r3, [sp, #12]
 8005068:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800506a:	4433      	add	r3, r6
 800506c:	9309      	str	r3, [sp, #36]	@ 0x24
 800506e:	e76a      	b.n	8004f46 <_svfiprintf_r+0x52>
 8005070:	460c      	mov	r4, r1
 8005072:	2001      	movs	r0, #1
 8005074:	fb0c 3202 	mla	r2, ip, r2, r3
 8005078:	e7a8      	b.n	8004fcc <_svfiprintf_r+0xd8>
 800507a:	2300      	movs	r3, #0
 800507c:	f04f 0c0a 	mov.w	ip, #10
 8005080:	4619      	mov	r1, r3
 8005082:	3401      	adds	r4, #1
 8005084:	9305      	str	r3, [sp, #20]
 8005086:	4620      	mov	r0, r4
 8005088:	f810 2b01 	ldrb.w	r2, [r0], #1
 800508c:	3a30      	subs	r2, #48	@ 0x30
 800508e:	2a09      	cmp	r2, #9
 8005090:	d903      	bls.n	800509a <_svfiprintf_r+0x1a6>
 8005092:	2b00      	cmp	r3, #0
 8005094:	d0c6      	beq.n	8005024 <_svfiprintf_r+0x130>
 8005096:	9105      	str	r1, [sp, #20]
 8005098:	e7c4      	b.n	8005024 <_svfiprintf_r+0x130>
 800509a:	4604      	mov	r4, r0
 800509c:	2301      	movs	r3, #1
 800509e:	fb0c 2101 	mla	r1, ip, r1, r2
 80050a2:	e7f0      	b.n	8005086 <_svfiprintf_r+0x192>
 80050a4:	ab03      	add	r3, sp, #12
 80050a6:	9300      	str	r3, [sp, #0]
 80050a8:	462a      	mov	r2, r5
 80050aa:	4638      	mov	r0, r7
 80050ac:	4b0e      	ldr	r3, [pc, #56]	@ (80050e8 <_svfiprintf_r+0x1f4>)
 80050ae:	a904      	add	r1, sp, #16
 80050b0:	f3af 8000 	nop.w
 80050b4:	1c42      	adds	r2, r0, #1
 80050b6:	4606      	mov	r6, r0
 80050b8:	d1d6      	bne.n	8005068 <_svfiprintf_r+0x174>
 80050ba:	89ab      	ldrh	r3, [r5, #12]
 80050bc:	065b      	lsls	r3, r3, #25
 80050be:	f53f af2d 	bmi.w	8004f1c <_svfiprintf_r+0x28>
 80050c2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80050c4:	e72c      	b.n	8004f20 <_svfiprintf_r+0x2c>
 80050c6:	ab03      	add	r3, sp, #12
 80050c8:	9300      	str	r3, [sp, #0]
 80050ca:	462a      	mov	r2, r5
 80050cc:	4638      	mov	r0, r7
 80050ce:	4b06      	ldr	r3, [pc, #24]	@ (80050e8 <_svfiprintf_r+0x1f4>)
 80050d0:	a904      	add	r1, sp, #16
 80050d2:	f000 f87d 	bl	80051d0 <_printf_i>
 80050d6:	e7ed      	b.n	80050b4 <_svfiprintf_r+0x1c0>
 80050d8:	0800564e 	.word	0x0800564e
 80050dc:	08005654 	.word	0x08005654
 80050e0:	08005658 	.word	0x08005658
 80050e4:	00000000 	.word	0x00000000
 80050e8:	08004e3d 	.word	0x08004e3d

080050ec <_printf_common>:
 80050ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80050f0:	4616      	mov	r6, r2
 80050f2:	4698      	mov	r8, r3
 80050f4:	688a      	ldr	r2, [r1, #8]
 80050f6:	690b      	ldr	r3, [r1, #16]
 80050f8:	4607      	mov	r7, r0
 80050fa:	4293      	cmp	r3, r2
 80050fc:	bfb8      	it	lt
 80050fe:	4613      	movlt	r3, r2
 8005100:	6033      	str	r3, [r6, #0]
 8005102:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005106:	460c      	mov	r4, r1
 8005108:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800510c:	b10a      	cbz	r2, 8005112 <_printf_common+0x26>
 800510e:	3301      	adds	r3, #1
 8005110:	6033      	str	r3, [r6, #0]
 8005112:	6823      	ldr	r3, [r4, #0]
 8005114:	0699      	lsls	r1, r3, #26
 8005116:	bf42      	ittt	mi
 8005118:	6833      	ldrmi	r3, [r6, #0]
 800511a:	3302      	addmi	r3, #2
 800511c:	6033      	strmi	r3, [r6, #0]
 800511e:	6825      	ldr	r5, [r4, #0]
 8005120:	f015 0506 	ands.w	r5, r5, #6
 8005124:	d106      	bne.n	8005134 <_printf_common+0x48>
 8005126:	f104 0a19 	add.w	sl, r4, #25
 800512a:	68e3      	ldr	r3, [r4, #12]
 800512c:	6832      	ldr	r2, [r6, #0]
 800512e:	1a9b      	subs	r3, r3, r2
 8005130:	42ab      	cmp	r3, r5
 8005132:	dc2b      	bgt.n	800518c <_printf_common+0xa0>
 8005134:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005138:	6822      	ldr	r2, [r4, #0]
 800513a:	3b00      	subs	r3, #0
 800513c:	bf18      	it	ne
 800513e:	2301      	movne	r3, #1
 8005140:	0692      	lsls	r2, r2, #26
 8005142:	d430      	bmi.n	80051a6 <_printf_common+0xba>
 8005144:	4641      	mov	r1, r8
 8005146:	4638      	mov	r0, r7
 8005148:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800514c:	47c8      	blx	r9
 800514e:	3001      	adds	r0, #1
 8005150:	d023      	beq.n	800519a <_printf_common+0xae>
 8005152:	6823      	ldr	r3, [r4, #0]
 8005154:	6922      	ldr	r2, [r4, #16]
 8005156:	f003 0306 	and.w	r3, r3, #6
 800515a:	2b04      	cmp	r3, #4
 800515c:	bf14      	ite	ne
 800515e:	2500      	movne	r5, #0
 8005160:	6833      	ldreq	r3, [r6, #0]
 8005162:	f04f 0600 	mov.w	r6, #0
 8005166:	bf08      	it	eq
 8005168:	68e5      	ldreq	r5, [r4, #12]
 800516a:	f104 041a 	add.w	r4, r4, #26
 800516e:	bf08      	it	eq
 8005170:	1aed      	subeq	r5, r5, r3
 8005172:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8005176:	bf08      	it	eq
 8005178:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800517c:	4293      	cmp	r3, r2
 800517e:	bfc4      	itt	gt
 8005180:	1a9b      	subgt	r3, r3, r2
 8005182:	18ed      	addgt	r5, r5, r3
 8005184:	42b5      	cmp	r5, r6
 8005186:	d11a      	bne.n	80051be <_printf_common+0xd2>
 8005188:	2000      	movs	r0, #0
 800518a:	e008      	b.n	800519e <_printf_common+0xb2>
 800518c:	2301      	movs	r3, #1
 800518e:	4652      	mov	r2, sl
 8005190:	4641      	mov	r1, r8
 8005192:	4638      	mov	r0, r7
 8005194:	47c8      	blx	r9
 8005196:	3001      	adds	r0, #1
 8005198:	d103      	bne.n	80051a2 <_printf_common+0xb6>
 800519a:	f04f 30ff 	mov.w	r0, #4294967295
 800519e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80051a2:	3501      	adds	r5, #1
 80051a4:	e7c1      	b.n	800512a <_printf_common+0x3e>
 80051a6:	2030      	movs	r0, #48	@ 0x30
 80051a8:	18e1      	adds	r1, r4, r3
 80051aa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80051ae:	1c5a      	adds	r2, r3, #1
 80051b0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80051b4:	4422      	add	r2, r4
 80051b6:	3302      	adds	r3, #2
 80051b8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80051bc:	e7c2      	b.n	8005144 <_printf_common+0x58>
 80051be:	2301      	movs	r3, #1
 80051c0:	4622      	mov	r2, r4
 80051c2:	4641      	mov	r1, r8
 80051c4:	4638      	mov	r0, r7
 80051c6:	47c8      	blx	r9
 80051c8:	3001      	adds	r0, #1
 80051ca:	d0e6      	beq.n	800519a <_printf_common+0xae>
 80051cc:	3601      	adds	r6, #1
 80051ce:	e7d9      	b.n	8005184 <_printf_common+0x98>

080051d0 <_printf_i>:
 80051d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80051d4:	7e0f      	ldrb	r7, [r1, #24]
 80051d6:	4691      	mov	r9, r2
 80051d8:	2f78      	cmp	r7, #120	@ 0x78
 80051da:	4680      	mov	r8, r0
 80051dc:	460c      	mov	r4, r1
 80051de:	469a      	mov	sl, r3
 80051e0:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80051e2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80051e6:	d807      	bhi.n	80051f8 <_printf_i+0x28>
 80051e8:	2f62      	cmp	r7, #98	@ 0x62
 80051ea:	d80a      	bhi.n	8005202 <_printf_i+0x32>
 80051ec:	2f00      	cmp	r7, #0
 80051ee:	f000 80d3 	beq.w	8005398 <_printf_i+0x1c8>
 80051f2:	2f58      	cmp	r7, #88	@ 0x58
 80051f4:	f000 80ba 	beq.w	800536c <_printf_i+0x19c>
 80051f8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80051fc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005200:	e03a      	b.n	8005278 <_printf_i+0xa8>
 8005202:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005206:	2b15      	cmp	r3, #21
 8005208:	d8f6      	bhi.n	80051f8 <_printf_i+0x28>
 800520a:	a101      	add	r1, pc, #4	@ (adr r1, 8005210 <_printf_i+0x40>)
 800520c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005210:	08005269 	.word	0x08005269
 8005214:	0800527d 	.word	0x0800527d
 8005218:	080051f9 	.word	0x080051f9
 800521c:	080051f9 	.word	0x080051f9
 8005220:	080051f9 	.word	0x080051f9
 8005224:	080051f9 	.word	0x080051f9
 8005228:	0800527d 	.word	0x0800527d
 800522c:	080051f9 	.word	0x080051f9
 8005230:	080051f9 	.word	0x080051f9
 8005234:	080051f9 	.word	0x080051f9
 8005238:	080051f9 	.word	0x080051f9
 800523c:	0800537f 	.word	0x0800537f
 8005240:	080052a7 	.word	0x080052a7
 8005244:	08005339 	.word	0x08005339
 8005248:	080051f9 	.word	0x080051f9
 800524c:	080051f9 	.word	0x080051f9
 8005250:	080053a1 	.word	0x080053a1
 8005254:	080051f9 	.word	0x080051f9
 8005258:	080052a7 	.word	0x080052a7
 800525c:	080051f9 	.word	0x080051f9
 8005260:	080051f9 	.word	0x080051f9
 8005264:	08005341 	.word	0x08005341
 8005268:	6833      	ldr	r3, [r6, #0]
 800526a:	1d1a      	adds	r2, r3, #4
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	6032      	str	r2, [r6, #0]
 8005270:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005274:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005278:	2301      	movs	r3, #1
 800527a:	e09e      	b.n	80053ba <_printf_i+0x1ea>
 800527c:	6833      	ldr	r3, [r6, #0]
 800527e:	6820      	ldr	r0, [r4, #0]
 8005280:	1d19      	adds	r1, r3, #4
 8005282:	6031      	str	r1, [r6, #0]
 8005284:	0606      	lsls	r6, r0, #24
 8005286:	d501      	bpl.n	800528c <_printf_i+0xbc>
 8005288:	681d      	ldr	r5, [r3, #0]
 800528a:	e003      	b.n	8005294 <_printf_i+0xc4>
 800528c:	0645      	lsls	r5, r0, #25
 800528e:	d5fb      	bpl.n	8005288 <_printf_i+0xb8>
 8005290:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005294:	2d00      	cmp	r5, #0
 8005296:	da03      	bge.n	80052a0 <_printf_i+0xd0>
 8005298:	232d      	movs	r3, #45	@ 0x2d
 800529a:	426d      	negs	r5, r5
 800529c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80052a0:	230a      	movs	r3, #10
 80052a2:	4859      	ldr	r0, [pc, #356]	@ (8005408 <_printf_i+0x238>)
 80052a4:	e011      	b.n	80052ca <_printf_i+0xfa>
 80052a6:	6821      	ldr	r1, [r4, #0]
 80052a8:	6833      	ldr	r3, [r6, #0]
 80052aa:	0608      	lsls	r0, r1, #24
 80052ac:	f853 5b04 	ldr.w	r5, [r3], #4
 80052b0:	d402      	bmi.n	80052b8 <_printf_i+0xe8>
 80052b2:	0649      	lsls	r1, r1, #25
 80052b4:	bf48      	it	mi
 80052b6:	b2ad      	uxthmi	r5, r5
 80052b8:	2f6f      	cmp	r7, #111	@ 0x6f
 80052ba:	6033      	str	r3, [r6, #0]
 80052bc:	bf14      	ite	ne
 80052be:	230a      	movne	r3, #10
 80052c0:	2308      	moveq	r3, #8
 80052c2:	4851      	ldr	r0, [pc, #324]	@ (8005408 <_printf_i+0x238>)
 80052c4:	2100      	movs	r1, #0
 80052c6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80052ca:	6866      	ldr	r6, [r4, #4]
 80052cc:	2e00      	cmp	r6, #0
 80052ce:	bfa8      	it	ge
 80052d0:	6821      	ldrge	r1, [r4, #0]
 80052d2:	60a6      	str	r6, [r4, #8]
 80052d4:	bfa4      	itt	ge
 80052d6:	f021 0104 	bicge.w	r1, r1, #4
 80052da:	6021      	strge	r1, [r4, #0]
 80052dc:	b90d      	cbnz	r5, 80052e2 <_printf_i+0x112>
 80052de:	2e00      	cmp	r6, #0
 80052e0:	d04b      	beq.n	800537a <_printf_i+0x1aa>
 80052e2:	4616      	mov	r6, r2
 80052e4:	fbb5 f1f3 	udiv	r1, r5, r3
 80052e8:	fb03 5711 	mls	r7, r3, r1, r5
 80052ec:	5dc7      	ldrb	r7, [r0, r7]
 80052ee:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80052f2:	462f      	mov	r7, r5
 80052f4:	42bb      	cmp	r3, r7
 80052f6:	460d      	mov	r5, r1
 80052f8:	d9f4      	bls.n	80052e4 <_printf_i+0x114>
 80052fa:	2b08      	cmp	r3, #8
 80052fc:	d10b      	bne.n	8005316 <_printf_i+0x146>
 80052fe:	6823      	ldr	r3, [r4, #0]
 8005300:	07df      	lsls	r7, r3, #31
 8005302:	d508      	bpl.n	8005316 <_printf_i+0x146>
 8005304:	6923      	ldr	r3, [r4, #16]
 8005306:	6861      	ldr	r1, [r4, #4]
 8005308:	4299      	cmp	r1, r3
 800530a:	bfde      	ittt	le
 800530c:	2330      	movle	r3, #48	@ 0x30
 800530e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005312:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005316:	1b92      	subs	r2, r2, r6
 8005318:	6122      	str	r2, [r4, #16]
 800531a:	464b      	mov	r3, r9
 800531c:	4621      	mov	r1, r4
 800531e:	4640      	mov	r0, r8
 8005320:	f8cd a000 	str.w	sl, [sp]
 8005324:	aa03      	add	r2, sp, #12
 8005326:	f7ff fee1 	bl	80050ec <_printf_common>
 800532a:	3001      	adds	r0, #1
 800532c:	d14a      	bne.n	80053c4 <_printf_i+0x1f4>
 800532e:	f04f 30ff 	mov.w	r0, #4294967295
 8005332:	b004      	add	sp, #16
 8005334:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005338:	6823      	ldr	r3, [r4, #0]
 800533a:	f043 0320 	orr.w	r3, r3, #32
 800533e:	6023      	str	r3, [r4, #0]
 8005340:	2778      	movs	r7, #120	@ 0x78
 8005342:	4832      	ldr	r0, [pc, #200]	@ (800540c <_printf_i+0x23c>)
 8005344:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005348:	6823      	ldr	r3, [r4, #0]
 800534a:	6831      	ldr	r1, [r6, #0]
 800534c:	061f      	lsls	r7, r3, #24
 800534e:	f851 5b04 	ldr.w	r5, [r1], #4
 8005352:	d402      	bmi.n	800535a <_printf_i+0x18a>
 8005354:	065f      	lsls	r7, r3, #25
 8005356:	bf48      	it	mi
 8005358:	b2ad      	uxthmi	r5, r5
 800535a:	6031      	str	r1, [r6, #0]
 800535c:	07d9      	lsls	r1, r3, #31
 800535e:	bf44      	itt	mi
 8005360:	f043 0320 	orrmi.w	r3, r3, #32
 8005364:	6023      	strmi	r3, [r4, #0]
 8005366:	b11d      	cbz	r5, 8005370 <_printf_i+0x1a0>
 8005368:	2310      	movs	r3, #16
 800536a:	e7ab      	b.n	80052c4 <_printf_i+0xf4>
 800536c:	4826      	ldr	r0, [pc, #152]	@ (8005408 <_printf_i+0x238>)
 800536e:	e7e9      	b.n	8005344 <_printf_i+0x174>
 8005370:	6823      	ldr	r3, [r4, #0]
 8005372:	f023 0320 	bic.w	r3, r3, #32
 8005376:	6023      	str	r3, [r4, #0]
 8005378:	e7f6      	b.n	8005368 <_printf_i+0x198>
 800537a:	4616      	mov	r6, r2
 800537c:	e7bd      	b.n	80052fa <_printf_i+0x12a>
 800537e:	6833      	ldr	r3, [r6, #0]
 8005380:	6825      	ldr	r5, [r4, #0]
 8005382:	1d18      	adds	r0, r3, #4
 8005384:	6961      	ldr	r1, [r4, #20]
 8005386:	6030      	str	r0, [r6, #0]
 8005388:	062e      	lsls	r6, r5, #24
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	d501      	bpl.n	8005392 <_printf_i+0x1c2>
 800538e:	6019      	str	r1, [r3, #0]
 8005390:	e002      	b.n	8005398 <_printf_i+0x1c8>
 8005392:	0668      	lsls	r0, r5, #25
 8005394:	d5fb      	bpl.n	800538e <_printf_i+0x1be>
 8005396:	8019      	strh	r1, [r3, #0]
 8005398:	2300      	movs	r3, #0
 800539a:	4616      	mov	r6, r2
 800539c:	6123      	str	r3, [r4, #16]
 800539e:	e7bc      	b.n	800531a <_printf_i+0x14a>
 80053a0:	6833      	ldr	r3, [r6, #0]
 80053a2:	2100      	movs	r1, #0
 80053a4:	1d1a      	adds	r2, r3, #4
 80053a6:	6032      	str	r2, [r6, #0]
 80053a8:	681e      	ldr	r6, [r3, #0]
 80053aa:	6862      	ldr	r2, [r4, #4]
 80053ac:	4630      	mov	r0, r6
 80053ae:	f000 f849 	bl	8005444 <memchr>
 80053b2:	b108      	cbz	r0, 80053b8 <_printf_i+0x1e8>
 80053b4:	1b80      	subs	r0, r0, r6
 80053b6:	6060      	str	r0, [r4, #4]
 80053b8:	6863      	ldr	r3, [r4, #4]
 80053ba:	6123      	str	r3, [r4, #16]
 80053bc:	2300      	movs	r3, #0
 80053be:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80053c2:	e7aa      	b.n	800531a <_printf_i+0x14a>
 80053c4:	4632      	mov	r2, r6
 80053c6:	4649      	mov	r1, r9
 80053c8:	4640      	mov	r0, r8
 80053ca:	6923      	ldr	r3, [r4, #16]
 80053cc:	47d0      	blx	sl
 80053ce:	3001      	adds	r0, #1
 80053d0:	d0ad      	beq.n	800532e <_printf_i+0x15e>
 80053d2:	6823      	ldr	r3, [r4, #0]
 80053d4:	079b      	lsls	r3, r3, #30
 80053d6:	d413      	bmi.n	8005400 <_printf_i+0x230>
 80053d8:	68e0      	ldr	r0, [r4, #12]
 80053da:	9b03      	ldr	r3, [sp, #12]
 80053dc:	4298      	cmp	r0, r3
 80053de:	bfb8      	it	lt
 80053e0:	4618      	movlt	r0, r3
 80053e2:	e7a6      	b.n	8005332 <_printf_i+0x162>
 80053e4:	2301      	movs	r3, #1
 80053e6:	4632      	mov	r2, r6
 80053e8:	4649      	mov	r1, r9
 80053ea:	4640      	mov	r0, r8
 80053ec:	47d0      	blx	sl
 80053ee:	3001      	adds	r0, #1
 80053f0:	d09d      	beq.n	800532e <_printf_i+0x15e>
 80053f2:	3501      	adds	r5, #1
 80053f4:	68e3      	ldr	r3, [r4, #12]
 80053f6:	9903      	ldr	r1, [sp, #12]
 80053f8:	1a5b      	subs	r3, r3, r1
 80053fa:	42ab      	cmp	r3, r5
 80053fc:	dcf2      	bgt.n	80053e4 <_printf_i+0x214>
 80053fe:	e7eb      	b.n	80053d8 <_printf_i+0x208>
 8005400:	2500      	movs	r5, #0
 8005402:	f104 0619 	add.w	r6, r4, #25
 8005406:	e7f5      	b.n	80053f4 <_printf_i+0x224>
 8005408:	0800565f 	.word	0x0800565f
 800540c:	08005670 	.word	0x08005670

08005410 <memmove>:
 8005410:	4288      	cmp	r0, r1
 8005412:	b510      	push	{r4, lr}
 8005414:	eb01 0402 	add.w	r4, r1, r2
 8005418:	d902      	bls.n	8005420 <memmove+0x10>
 800541a:	4284      	cmp	r4, r0
 800541c:	4623      	mov	r3, r4
 800541e:	d807      	bhi.n	8005430 <memmove+0x20>
 8005420:	1e43      	subs	r3, r0, #1
 8005422:	42a1      	cmp	r1, r4
 8005424:	d008      	beq.n	8005438 <memmove+0x28>
 8005426:	f811 2b01 	ldrb.w	r2, [r1], #1
 800542a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800542e:	e7f8      	b.n	8005422 <memmove+0x12>
 8005430:	4601      	mov	r1, r0
 8005432:	4402      	add	r2, r0
 8005434:	428a      	cmp	r2, r1
 8005436:	d100      	bne.n	800543a <memmove+0x2a>
 8005438:	bd10      	pop	{r4, pc}
 800543a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800543e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005442:	e7f7      	b.n	8005434 <memmove+0x24>

08005444 <memchr>:
 8005444:	4603      	mov	r3, r0
 8005446:	b510      	push	{r4, lr}
 8005448:	b2c9      	uxtb	r1, r1
 800544a:	4402      	add	r2, r0
 800544c:	4293      	cmp	r3, r2
 800544e:	4618      	mov	r0, r3
 8005450:	d101      	bne.n	8005456 <memchr+0x12>
 8005452:	2000      	movs	r0, #0
 8005454:	e003      	b.n	800545e <memchr+0x1a>
 8005456:	7804      	ldrb	r4, [r0, #0]
 8005458:	3301      	adds	r3, #1
 800545a:	428c      	cmp	r4, r1
 800545c:	d1f6      	bne.n	800544c <memchr+0x8>
 800545e:	bd10      	pop	{r4, pc}

08005460 <_realloc_r>:
 8005460:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005464:	4680      	mov	r8, r0
 8005466:	4615      	mov	r5, r2
 8005468:	460c      	mov	r4, r1
 800546a:	b921      	cbnz	r1, 8005476 <_realloc_r+0x16>
 800546c:	4611      	mov	r1, r2
 800546e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005472:	f7ff bb95 	b.w	8004ba0 <_malloc_r>
 8005476:	b92a      	cbnz	r2, 8005484 <_realloc_r+0x24>
 8005478:	f7ff fc98 	bl	8004dac <_free_r>
 800547c:	2400      	movs	r4, #0
 800547e:	4620      	mov	r0, r4
 8005480:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005484:	f000 f81a 	bl	80054bc <_malloc_usable_size_r>
 8005488:	4285      	cmp	r5, r0
 800548a:	4606      	mov	r6, r0
 800548c:	d802      	bhi.n	8005494 <_realloc_r+0x34>
 800548e:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8005492:	d8f4      	bhi.n	800547e <_realloc_r+0x1e>
 8005494:	4629      	mov	r1, r5
 8005496:	4640      	mov	r0, r8
 8005498:	f7ff fb82 	bl	8004ba0 <_malloc_r>
 800549c:	4607      	mov	r7, r0
 800549e:	2800      	cmp	r0, #0
 80054a0:	d0ec      	beq.n	800547c <_realloc_r+0x1c>
 80054a2:	42b5      	cmp	r5, r6
 80054a4:	462a      	mov	r2, r5
 80054a6:	4621      	mov	r1, r4
 80054a8:	bf28      	it	cs
 80054aa:	4632      	movcs	r2, r6
 80054ac:	f7ff fc70 	bl	8004d90 <memcpy>
 80054b0:	4621      	mov	r1, r4
 80054b2:	4640      	mov	r0, r8
 80054b4:	f7ff fc7a 	bl	8004dac <_free_r>
 80054b8:	463c      	mov	r4, r7
 80054ba:	e7e0      	b.n	800547e <_realloc_r+0x1e>

080054bc <_malloc_usable_size_r>:
 80054bc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80054c0:	1f18      	subs	r0, r3, #4
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	bfbc      	itt	lt
 80054c6:	580b      	ldrlt	r3, [r1, r0]
 80054c8:	18c0      	addlt	r0, r0, r3
 80054ca:	4770      	bx	lr

080054cc <_init>:
 80054cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054ce:	bf00      	nop
 80054d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80054d2:	bc08      	pop	{r3}
 80054d4:	469e      	mov	lr, r3
 80054d6:	4770      	bx	lr

080054d8 <_fini>:
 80054d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054da:	bf00      	nop
 80054dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80054de:	bc08      	pop	{r3}
 80054e0:	469e      	mov	lr, r3
 80054e2:	4770      	bx	lr
