0.7
2020.2
May  7 2023
15:10:42
/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/ip/CodeMemory/sim/CodeMemory.v,1714171929,verilog,,/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/ip/RAM/sim/RAM.v,,CodeMemory,,,../../../../VeSPA_Pipeline.srcs/sources_1/new,BUS_MSB=31;BUS_WIDTH=32,,,,
/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/ip/RAM/sim/RAM.v,1714173252,verilog,,/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/ALU.v,,RAM,,,../../../../VeSPA_Pipeline.srcs/sources_1/new,BUS_MSB=31;BUS_WIDTH=32,,,,
/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,,,,,,,
/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sim_1/new/Pipeline_tb.v,1714175117,verilog,,,,Pipeline_tb,,,../../../../VeSPA_Pipeline.srcs/sources_1/new,BUS_MSB=31;BUS_WIDTH=32,,,,
/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/ALU.v,1714170105,verilog,,/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/CPU.v,,ALU,,,../../../../VeSPA_Pipeline.srcs/sources_1/new,BUS_MSB=31;BUS_WIDTH=32,,,,
/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/CPU.v,1714174822,verilog,,/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/ControlUnit.v,/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/Constants.v,CPU,,,../../../../VeSPA_Pipeline.srcs/sources_1/new,BUS_MSB=31;BUS_WIDTH=32,,,,
/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/Constants.v,1714170105,verilog,,/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.gen/sources_1/ip/CodeMemory/sim/CodeMemory.v,,,,,../../../../VeSPA_Pipeline.srcs/sources_1/new,BUS_MSB=31;BUS_WIDTH=32,,,,
/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/ControlUnit.v,1714170105,verilog,,/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/DecodeExecuteReg.v,/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/Constants.v,ControlUnit,,,../../../../VeSPA_Pipeline.srcs/sources_1/new,BUS_MSB=31;BUS_WIDTH=32,,,,
/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/DecodeExecuteReg.v,1714174649,verilog,,/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/ExecuteMemoryReg.v,/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/Constants.v,DecodeExecuteReg,,,../../../../VeSPA_Pipeline.srcs/sources_1/new,BUS_MSB=31;BUS_WIDTH=32,,,,
/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/ExecuteMemoryReg.v,1714172823,verilog,,/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/FetchDecodeReg.v,,ExecuteMemoryReg,,,../../../../VeSPA_Pipeline.srcs/sources_1/new,BUS_MSB=31;BUS_WIDTH=32,,,,
/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/FetchDecodeReg.v,1714162841,verilog,,/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/InstructionDecode.v,/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/Constants.v,FetchDecodeReg,,,../../../../VeSPA_Pipeline.srcs/sources_1/new,BUS_MSB=31;BUS_WIDTH=32,,,,
/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/InstructionDecode.v,1714162908,verilog,,/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/InstructionExecute.v,/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/Constants.v,InstructionDecode,,,../../../../VeSPA_Pipeline.srcs/sources_1/new,BUS_MSB=31;BUS_WIDTH=32,,,,
/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/InstructionExecute.v,1714174229,verilog,,/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/InstructionFetch.v,,InstructionExecute,,,../../../../VeSPA_Pipeline.srcs/sources_1/new,BUS_MSB=31;BUS_WIDTH=32,,,,
/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/InstructionFetch.v,1714170105,verilog,,/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/InstructionMemory.v,/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/Constants.v,InstructionFetch,,,../../../../VeSPA_Pipeline.srcs/sources_1/new,BUS_MSB=31;BUS_WIDTH=32,,,,
/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/InstructionMemory.v,1714174438,verilog,,/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/RegisterFile.v,,InstructionMemory,,,../../../../VeSPA_Pipeline.srcs/sources_1/new,BUS_MSB=31;BUS_WIDTH=32,,,,
/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/RegisterFile.v,1714162841,verilog,,/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/memory_wrapper.v,/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/Constants.v,RegisterFile,,,../../../../VeSPA_Pipeline.srcs/sources_1/new,BUS_MSB=31;BUS_WIDTH=32,,,,
/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/memory_wrapper.v,1714173353,verilog,,/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/top_level.v,,memory_wrapper,,,../../../../VeSPA_Pipeline.srcs/sources_1/new,BUS_MSB=31;BUS_WIDTH=32,,,,
/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sources_1/new/top_level.v,1714175024,verilog,,/home/alfredo/Desktop/codigo_git/VeSPA/Vivado/VeSPA_Pipeline.srcs/sim_1/new/Pipeline_tb.v,,top_level,,,../../../../VeSPA_Pipeline.srcs/sources_1/new,BUS_MSB=31;BUS_WIDTH=32,,,,
