{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543975904348 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543975904364 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 05 05:41:44 2018 " "Processing started: Wed Dec 05 05:41:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543975904364 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543975904364 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off debug -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off debug -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543975904364 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543975904848 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543975904848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/prescalor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/prescalor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockPrescaler-Behavioral " "Found design unit 1: ClockPrescaler-Behavioral" {  } { { "src/prescalor.vhd" "" { Text "D:/backup/debug/src/prescalor.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543975917232 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClockPrescaler " "Found entity 1: ClockPrescaler" {  } { { "src/prescalor.vhd" "" { Text "D:/backup/debug/src/prescalor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543975917232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543975917232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-SYN " "Found design unit 1: mem-SYN" {  } { { "src/mem.vhd" "" { Text "D:/backup/debug/src/mem.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543975917248 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "src/mem.vhd" "" { Text "D:/backup/debug/src/mem.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543975917248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543975917248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/memory2/mem_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/memory2/mem_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_32bit-SYN " "Found design unit 1: mem_32bit-SYN" {  } { { "src/memory2/mem_32bit.vhd" "" { Text "D:/backup/debug/src/memory2/mem_32bit.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543975917248 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_32bit " "Found entity 1: mem_32bit" {  } { { "src/memory2/mem_32bit.vhd" "" { Text "D:/backup/debug/src/memory2/mem_32bit.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543975917248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543975917248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/memory/mem_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/memory/mem_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_1bit-SYN " "Found design unit 1: mem_1bit-SYN" {  } { { "src/memory/mem_1bit.vhd" "" { Text "D:/backup/debug/src/memory/mem_1bit.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543975917248 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_1bit " "Found entity 1: mem_1bit" {  } { { "src/memory/mem_1bit.vhd" "" { Text "D:/backup/debug/src/memory/mem_1bit.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543975917248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543975917248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer-rtl " "Found design unit 1: timer-rtl" {  } { { "src/timer.vhd" "" { Text "D:/backup/debug/src/timer.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543975917248 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "src/timer.vhd" "" { Text "D:/backup/debug/src/timer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543975917248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543975917248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/tickgen.v 1 1 " "Found 1 design units, including 1 entities, in source file src/tickgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 BaudTickGen " "Found entity 1: BaudTickGen" {  } { { "src/tickgen.v" "" { Text "D:/backup/debug/src/tickgen.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543975917248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543975917248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 main-RTL " "Found design unit 1: main-RTL" {  } { { "src/main.vhd" "" { Text "D:/backup/debug/src/main.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543975917248 ""} { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "src/main.vhd" "" { Text "D:/backup/debug/src/main.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543975917248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543975917248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/forecast_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/forecast_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 forecast-Behavioral " "Found design unit 1: forecast-Behavioral" {  } { { "src/forecast_test.vhd" "" { Text "D:/backup/debug/src/forecast_test.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543975917264 ""} { "Info" "ISGN_ENTITY_NAME" "1 forecast " "Found entity 1: forecast" {  } { { "src/forecast_test.vhd" "" { Text "D:/backup/debug/src/forecast_test.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543975917264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543975917264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/async-trasmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file src/async-trasmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_transmitter " "Found entity 1: async_transmitter" {  } { { "src/async-trasmitter.v" "" { Text "D:/backup/debug/src/async-trasmitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543975917264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543975917264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/async-reciever.v 1 1 " "Found 1 design units, including 1 entities, in source file src/async-reciever.v" { { "Info" "ISGN_ENTITY_NAME" "1 async_receiver " "Found entity 1: async_receiver" {  } { { "src/async-reciever.v" "" { Text "D:/backup/debug/src/async-reciever.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543975917264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543975917264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 agent-Behavioral " "Found design unit 1: agent-Behavioral" {  } { { "src/agent.vhd" "" { Text "D:/backup/debug/src/agent.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543975917264 ""} { "Info" "ISGN_ENTITY_NAME" "1 agent " "Found entity 1: agent" {  } { { "src/agent.vhd" "" { Text "D:/backup/debug/src/agent.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543975917264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543975917264 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543975917326 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IDLE main.vhd(60) " "Verilog HDL or VHDL warning at main.vhd(60): object \"IDLE\" assigned a value but never read" {  } { { "src/main.vhd" "" { Text "D:/backup/debug/src/main.vhd" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543975917326 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ENDOFP main.vhd(60) " "Verilog HDL or VHDL warning at main.vhd(60): object \"ENDOFP\" assigned a value but never read" {  } { { "src/main.vhd" "" { Text "D:/backup/debug/src/main.vhd" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543975917326 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_transmitter async_transmitter:snd " "Elaborating entity \"async_transmitter\" for hierarchy \"async_transmitter:snd\"" {  } { { "src/main.vhd" "snd" { Text "D:/backup/debug/src/main.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543975917326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BaudTickGen async_transmitter:snd\|BaudTickGen:tickgen " "Elaborating entity \"BaudTickGen\" for hierarchy \"async_transmitter:snd\|BaudTickGen:tickgen\"" {  } { { "src/async-trasmitter.v" "tickgen" { Text "D:/backup/debug/src/async-trasmitter.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543975917326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "agent agent:myagent " "Elaborating entity \"agent\" for hierarchy \"agent:myagent\"" {  } { { "src/main.vhd" "myagent" { Text "D:/backup/debug/src/main.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543975917326 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "color agent.vhd(58) " "Verilog HDL or VHDL warning at agent.vhd(58): object \"color\" assigned a value but never read" {  } { { "src/agent.vhd" "" { Text "D:/backup/debug/src/agent.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543975917342 "|main|agent:myagent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forecast agent:myagent\|forecast:m1 " "Elaborating entity \"forecast\" for hierarchy \"agent:myagent\|forecast:m1\"" {  } { { "src/agent.vhd" "m1" { Text "D:/backup/debug/src/agent.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543975917342 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "write_phase_test forecast_test.vhd(130) " "Verilog HDL or VHDL warning at forecast_test.vhd(130): object \"write_phase_test\" assigned a value but never read" {  } { { "src/forecast_test.vhd" "" { Text "D:/backup/debug/src/forecast_test.vhd" 130 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543975917342 "|main|agent:myagent|forecast:m1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "pg_aclr forecast_test.vhd(163) " "VHDL Signal Declaration warning at forecast_test.vhd(163): used implicit default value for signal \"pg_aclr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/forecast_test.vhd" "" { Text "D:/backup/debug/src/forecast_test.vhd" 163 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543975917342 "|main|agent:myagent|forecast:m1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mp_address_b forecast_test.vhd(165) " "VHDL Signal Declaration warning at forecast_test.vhd(165): used implicit default value for signal \"mp_address_b\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/forecast_test.vhd" "" { Text "D:/backup/debug/src/forecast_test.vhd" 165 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543975917342 "|main|agent:myagent|forecast:m1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mp_data_b forecast_test.vhd(166) " "VHDL Signal Declaration warning at forecast_test.vhd(166): used implicit default value for signal \"mp_data_b\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/forecast_test.vhd" "" { Text "D:/backup/debug/src/forecast_test.vhd" 166 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543975917342 "|main|agent:myagent|forecast:m1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mp_q_b forecast_test.vhd(166) " "Verilog HDL or VHDL warning at forecast_test.vhd(166): object \"mp_q_b\" assigned a value but never read" {  } { { "src/forecast_test.vhd" "" { Text "D:/backup/debug/src/forecast_test.vhd" 166 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543975917342 "|main|agent:myagent|forecast:m1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mp_rden_b forecast_test.vhd(167) " "VHDL Signal Declaration warning at forecast_test.vhd(167): used implicit default value for signal \"mp_rden_b\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/forecast_test.vhd" "" { Text "D:/backup/debug/src/forecast_test.vhd" 167 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543975917342 "|main|agent:myagent|forecast:m1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mp_wren_b forecast_test.vhd(167) " "VHDL Signal Declaration warning at forecast_test.vhd(167): used implicit default value for signal \"mp_wren_b\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/forecast_test.vhd" "" { Text "D:/backup/debug/src/forecast_test.vhd" 167 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543975917342 "|main|agent:myagent|forecast:m1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mp_aclr forecast_test.vhd(167) " "VHDL Signal Declaration warning at forecast_test.vhd(167): used implicit default value for signal \"mp_aclr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/forecast_test.vhd" "" { Text "D:/backup/debug/src/forecast_test.vhd" 167 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543975917342 "|main|agent:myagent|forecast:m1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "fm_address_b forecast_test.vhd(169) " "VHDL Signal Declaration warning at forecast_test.vhd(169): used implicit default value for signal \"fm_address_b\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/forecast_test.vhd" "" { Text "D:/backup/debug/src/forecast_test.vhd" 169 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543975917342 "|main|agent:myagent|forecast:m1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "fm_data_b forecast_test.vhd(170) " "VHDL Signal Declaration warning at forecast_test.vhd(170): used implicit default value for signal \"fm_data_b\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/forecast_test.vhd" "" { Text "D:/backup/debug/src/forecast_test.vhd" 170 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543975917342 "|main|agent:myagent|forecast:m1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fm_q_b forecast_test.vhd(170) " "Verilog HDL or VHDL warning at forecast_test.vhd(170): object \"fm_q_b\" assigned a value but never read" {  } { { "src/forecast_test.vhd" "" { Text "D:/backup/debug/src/forecast_test.vhd" 170 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543975917342 "|main|agent:myagent|forecast:m1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "fm_rden_b forecast_test.vhd(171) " "VHDL Signal Declaration warning at forecast_test.vhd(171): used implicit default value for signal \"fm_rden_b\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/forecast_test.vhd" "" { Text "D:/backup/debug/src/forecast_test.vhd" 171 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543975917342 "|main|agent:myagent|forecast:m1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "fm_wren_b forecast_test.vhd(171) " "VHDL Signal Declaration warning at forecast_test.vhd(171): used implicit default value for signal \"fm_wren_b\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/forecast_test.vhd" "" { Text "D:/backup/debug/src/forecast_test.vhd" 171 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543975917342 "|main|agent:myagent|forecast:m1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "fm_aclr forecast_test.vhd(171) " "VHDL Signal Declaration warning at forecast_test.vhd(171): used implicit default value for signal \"fm_aclr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/forecast_test.vhd" "" { Text "D:/backup/debug/src/forecast_test.vhd" 171 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543975917342 "|main|agent:myagent|forecast:m1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "an_address_b forecast_test.vhd(173) " "VHDL Signal Declaration warning at forecast_test.vhd(173): used implicit default value for signal \"an_address_b\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/forecast_test.vhd" "" { Text "D:/backup/debug/src/forecast_test.vhd" 173 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543975917342 "|main|agent:myagent|forecast:m1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "an_data_b forecast_test.vhd(174) " "VHDL Signal Declaration warning at forecast_test.vhd(174): used implicit default value for signal \"an_data_b\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/forecast_test.vhd" "" { Text "D:/backup/debug/src/forecast_test.vhd" 174 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543975917342 "|main|agent:myagent|forecast:m1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "an_q_b forecast_test.vhd(174) " "Verilog HDL or VHDL warning at forecast_test.vhd(174): object \"an_q_b\" assigned a value but never read" {  } { { "src/forecast_test.vhd" "" { Text "D:/backup/debug/src/forecast_test.vhd" 174 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543975917342 "|main|agent:myagent|forecast:m1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "an_rden_b forecast_test.vhd(175) " "VHDL Signal Declaration warning at forecast_test.vhd(175): used implicit default value for signal \"an_rden_b\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/forecast_test.vhd" "" { Text "D:/backup/debug/src/forecast_test.vhd" 175 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543975917342 "|main|agent:myagent|forecast:m1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "an_wren_b forecast_test.vhd(175) " "VHDL Signal Declaration warning at forecast_test.vhd(175): used implicit default value for signal \"an_wren_b\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/forecast_test.vhd" "" { Text "D:/backup/debug/src/forecast_test.vhd" 175 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543975917342 "|main|agent:myagent|forecast:m1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "an_aclr forecast_test.vhd(175) " "VHDL Signal Declaration warning at forecast_test.vhd(175): used implicit default value for signal \"an_aclr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/forecast_test.vhd" "" { Text "D:/backup/debug/src/forecast_test.vhd" 175 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543975917342 "|main|agent:myagent|forecast:m1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ni_address_b forecast_test.vhd(177) " "VHDL Signal Declaration warning at forecast_test.vhd(177): used implicit default value for signal \"ni_address_b\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/forecast_test.vhd" "" { Text "D:/backup/debug/src/forecast_test.vhd" 177 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543975917342 "|main|agent:myagent|forecast:m1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ni_data_b forecast_test.vhd(178) " "VHDL Signal Declaration warning at forecast_test.vhd(178): used implicit default value for signal \"ni_data_b\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/forecast_test.vhd" "" { Text "D:/backup/debug/src/forecast_test.vhd" 178 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543975917342 "|main|agent:myagent|forecast:m1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ni_q_b forecast_test.vhd(178) " "Verilog HDL or VHDL warning at forecast_test.vhd(178): object \"ni_q_b\" assigned a value but never read" {  } { { "src/forecast_test.vhd" "" { Text "D:/backup/debug/src/forecast_test.vhd" 178 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543975917342 "|main|agent:myagent|forecast:m1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ni_rden_b forecast_test.vhd(179) " "VHDL Signal Declaration warning at forecast_test.vhd(179): used implicit default value for signal \"ni_rden_b\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/forecast_test.vhd" "" { Text "D:/backup/debug/src/forecast_test.vhd" 179 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543975917342 "|main|agent:myagent|forecast:m1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ni_wren_b forecast_test.vhd(179) " "VHDL Signal Declaration warning at forecast_test.vhd(179): used implicit default value for signal \"ni_wren_b\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/forecast_test.vhd" "" { Text "D:/backup/debug/src/forecast_test.vhd" 179 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543975917342 "|main|agent:myagent|forecast:m1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ni_aclr forecast_test.vhd(179) " "VHDL Signal Declaration warning at forecast_test.vhd(179): used implicit default value for signal \"ni_aclr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/forecast_test.vhd" "" { Text "D:/backup/debug/src/forecast_test.vhd" 179 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543975917342 "|main|agent:myagent|forecast:m1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "da_address_b forecast_test.vhd(181) " "VHDL Signal Declaration warning at forecast_test.vhd(181): used implicit default value for signal \"da_address_b\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/forecast_test.vhd" "" { Text "D:/backup/debug/src/forecast_test.vhd" 181 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543975917342 "|main|agent:myagent|forecast:m1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "da_data_b forecast_test.vhd(182) " "VHDL Signal Declaration warning at forecast_test.vhd(182): used implicit default value for signal \"da_data_b\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/forecast_test.vhd" "" { Text "D:/backup/debug/src/forecast_test.vhd" 182 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543975917342 "|main|agent:myagent|forecast:m1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "da_q_b forecast_test.vhd(182) " "Verilog HDL or VHDL warning at forecast_test.vhd(182): object \"da_q_b\" assigned a value but never read" {  } { { "src/forecast_test.vhd" "" { Text "D:/backup/debug/src/forecast_test.vhd" 182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543975917342 "|main|agent:myagent|forecast:m1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "da_rden_b forecast_test.vhd(183) " "VHDL Signal Declaration warning at forecast_test.vhd(183): used implicit default value for signal \"da_rden_b\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/forecast_test.vhd" "" { Text "D:/backup/debug/src/forecast_test.vhd" 183 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543975917342 "|main|agent:myagent|forecast:m1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "da_wren_b forecast_test.vhd(183) " "VHDL Signal Declaration warning at forecast_test.vhd(183): used implicit default value for signal \"da_wren_b\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/forecast_test.vhd" "" { Text "D:/backup/debug/src/forecast_test.vhd" 183 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543975917342 "|main|agent:myagent|forecast:m1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "da_aclr forecast_test.vhd(183) " "VHDL Signal Declaration warning at forecast_test.vhd(183): used implicit default value for signal \"da_aclr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/forecast_test.vhd" "" { Text "D:/backup/debug/src/forecast_test.vhd" 183 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543975917342 "|main|agent:myagent|forecast:m1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "max_address_b forecast_test.vhd(185) " "VHDL Signal Declaration warning at forecast_test.vhd(185): used implicit default value for signal \"max_address_b\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/forecast_test.vhd" "" { Text "D:/backup/debug/src/forecast_test.vhd" 185 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543975917342 "|main|agent:myagent|forecast:m1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "max_data_b forecast_test.vhd(186) " "VHDL Signal Declaration warning at forecast_test.vhd(186): used implicit default value for signal \"max_data_b\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/forecast_test.vhd" "" { Text "D:/backup/debug/src/forecast_test.vhd" 186 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543975917342 "|main|agent:myagent|forecast:m1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "max_q_b forecast_test.vhd(186) " "Verilog HDL or VHDL warning at forecast_test.vhd(186): object \"max_q_b\" assigned a value but never read" {  } { { "src/forecast_test.vhd" "" { Text "D:/backup/debug/src/forecast_test.vhd" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543975917342 "|main|agent:myagent|forecast:m1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "max_rden_b forecast_test.vhd(187) " "VHDL Signal Declaration warning at forecast_test.vhd(187): used implicit default value for signal \"max_rden_b\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/forecast_test.vhd" "" { Text "D:/backup/debug/src/forecast_test.vhd" 187 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543975917342 "|main|agent:myagent|forecast:m1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "max_wren_b forecast_test.vhd(187) " "VHDL Signal Declaration warning at forecast_test.vhd(187): used implicit default value for signal \"max_wren_b\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/forecast_test.vhd" "" { Text "D:/backup/debug/src/forecast_test.vhd" 187 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543975917342 "|main|agent:myagent|forecast:m1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "max_aclr forecast_test.vhd(187) " "VHDL Signal Declaration warning at forecast_test.vhd(187): used implicit default value for signal \"max_aclr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/forecast_test.vhd" "" { Text "D:/backup/debug/src/forecast_test.vhd" 187 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543975917342 "|main|agent:myagent|forecast:m1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "min_address_b forecast_test.vhd(189) " "VHDL Signal Declaration warning at forecast_test.vhd(189): used implicit default value for signal \"min_address_b\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/forecast_test.vhd" "" { Text "D:/backup/debug/src/forecast_test.vhd" 189 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543975917357 "|main|agent:myagent|forecast:m1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "min_data_b forecast_test.vhd(190) " "VHDL Signal Declaration warning at forecast_test.vhd(190): used implicit default value for signal \"min_data_b\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/forecast_test.vhd" "" { Text "D:/backup/debug/src/forecast_test.vhd" 190 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543975917357 "|main|agent:myagent|forecast:m1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "min_q_b forecast_test.vhd(190) " "Verilog HDL or VHDL warning at forecast_test.vhd(190): object \"min_q_b\" assigned a value but never read" {  } { { "src/forecast_test.vhd" "" { Text "D:/backup/debug/src/forecast_test.vhd" 190 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543975917357 "|main|agent:myagent|forecast:m1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "min_rden_b forecast_test.vhd(191) " "VHDL Signal Declaration warning at forecast_test.vhd(191): used implicit default value for signal \"min_rden_b\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/forecast_test.vhd" "" { Text "D:/backup/debug/src/forecast_test.vhd" 191 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543975917357 "|main|agent:myagent|forecast:m1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "min_wren_b forecast_test.vhd(191) " "VHDL Signal Declaration warning at forecast_test.vhd(191): used implicit default value for signal \"min_wren_b\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/forecast_test.vhd" "" { Text "D:/backup/debug/src/forecast_test.vhd" 191 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543975917357 "|main|agent:myagent|forecast:m1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "min_aclr forecast_test.vhd(191) " "VHDL Signal Declaration warning at forecast_test.vhd(191): used implicit default value for signal \"min_aclr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/forecast_test.vhd" "" { Text "D:/backup/debug/src/forecast_test.vhd" 191 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543975917357 "|main|agent:myagent|forecast:m1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ia_address_b forecast_test.vhd(193) " "VHDL Signal Declaration warning at forecast_test.vhd(193): used implicit default value for signal \"ia_address_b\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/forecast_test.vhd" "" { Text "D:/backup/debug/src/forecast_test.vhd" 193 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543975917357 "|main|agent:myagent|forecast:m1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ia_data_b forecast_test.vhd(194) " "VHDL Signal Declaration warning at forecast_test.vhd(194): used implicit default value for signal \"ia_data_b\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/forecast_test.vhd" "" { Text "D:/backup/debug/src/forecast_test.vhd" 194 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543975917357 "|main|agent:myagent|forecast:m1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ia_q_b forecast_test.vhd(194) " "Verilog HDL or VHDL warning at forecast_test.vhd(194): object \"ia_q_b\" assigned a value but never read" {  } { { "src/forecast_test.vhd" "" { Text "D:/backup/debug/src/forecast_test.vhd" 194 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543975917357 "|main|agent:myagent|forecast:m1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ia_rden_b forecast_test.vhd(195) " "VHDL Signal Declaration warning at forecast_test.vhd(195): used implicit default value for signal \"ia_rden_b\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/forecast_test.vhd" "" { Text "D:/backup/debug/src/forecast_test.vhd" 195 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543975917357 "|main|agent:myagent|forecast:m1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ia_wren_b forecast_test.vhd(195) " "VHDL Signal Declaration warning at forecast_test.vhd(195): used implicit default value for signal \"ia_wren_b\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/forecast_test.vhd" "" { Text "D:/backup/debug/src/forecast_test.vhd" 195 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543975917357 "|main|agent:myagent|forecast:m1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ia_aclr forecast_test.vhd(195) " "VHDL Signal Declaration warning at forecast_test.vhd(195): used implicit default value for signal \"ia_aclr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/forecast_test.vhd" "" { Text "D:/backup/debug/src/forecast_test.vhd" 195 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543975917357 "|main|agent:myagent|forecast:m1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ja_address_b forecast_test.vhd(197) " "VHDL Signal Declaration warning at forecast_test.vhd(197): used implicit default value for signal \"ja_address_b\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/forecast_test.vhd" "" { Text "D:/backup/debug/src/forecast_test.vhd" 197 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543975917357 "|main|agent:myagent|forecast:m1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ja_data_b forecast_test.vhd(198) " "VHDL Signal Declaration warning at forecast_test.vhd(198): used implicit default value for signal \"ja_data_b\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/forecast_test.vhd" "" { Text "D:/backup/debug/src/forecast_test.vhd" 198 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543975917357 "|main|agent:myagent|forecast:m1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ja_q_b forecast_test.vhd(198) " "Verilog HDL or VHDL warning at forecast_test.vhd(198): object \"ja_q_b\" assigned a value but never read" {  } { { "src/forecast_test.vhd" "" { Text "D:/backup/debug/src/forecast_test.vhd" 198 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543975917357 "|main|agent:myagent|forecast:m1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ja_rden_b forecast_test.vhd(199) " "VHDL Signal Declaration warning at forecast_test.vhd(199): used implicit default value for signal \"ja_rden_b\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/forecast_test.vhd" "" { Text "D:/backup/debug/src/forecast_test.vhd" 199 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543975917357 "|main|agent:myagent|forecast:m1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ja_wren_b forecast_test.vhd(199) " "VHDL Signal Declaration warning at forecast_test.vhd(199): used implicit default value for signal \"ja_wren_b\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/forecast_test.vhd" "" { Text "D:/backup/debug/src/forecast_test.vhd" 199 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543975917357 "|main|agent:myagent|forecast:m1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ja_aclr forecast_test.vhd(199) " "VHDL Signal Declaration warning at forecast_test.vhd(199): used implicit default value for signal \"ja_aclr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/forecast_test.vhd" "" { Text "D:/backup/debug/src/forecast_test.vhd" 199 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543975917357 "|main|agent:myagent|forecast:m1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rv_data_b forecast_test.vhd(202) " "VHDL Signal Declaration warning at forecast_test.vhd(202): used implicit default value for signal \"rv_data_b\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/forecast_test.vhd" "" { Text "D:/backup/debug/src/forecast_test.vhd" 202 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543975917357 "|main|agent:myagent|forecast:m1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "rv_aclr forecast_test.vhd(203) " "VHDL Signal Declaration warning at forecast_test.vhd(203): used implicit default value for signal \"rv_aclr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "src/forecast_test.vhd" "" { Text "D:/backup/debug/src/forecast_test.vhd" 203 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543975917357 "|main|agent:myagent|forecast:m1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "index forecast_test.vhd(207) " "Verilog HDL or VHDL warning at forecast_test.vhd(207): object \"index\" assigned a value but never read" {  } { { "src/forecast_test.vhd" "" { Text "D:/backup/debug/src/forecast_test.vhd" 207 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543975917357 "|main|agent:myagent|forecast:m1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t1 forecast_test.vhd(208) " "Verilog HDL or VHDL warning at forecast_test.vhd(208): object \"t1\" assigned a value but never read" {  } { { "src/forecast_test.vhd" "" { Text "D:/backup/debug/src/forecast_test.vhd" 208 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543975917357 "|main|agent:myagent|forecast:m1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t2 forecast_test.vhd(208) " "Verilog HDL or VHDL warning at forecast_test.vhd(208): object \"t2\" assigned a value but never read" {  } { { "src/forecast_test.vhd" "" { Text "D:/backup/debug/src/forecast_test.vhd" 208 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543975917357 "|main|agent:myagent|forecast:m1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t3 forecast_test.vhd(208) " "Verilog HDL or VHDL warning at forecast_test.vhd(208): object \"t3\" assigned a value but never read" {  } { { "src/forecast_test.vhd" "" { Text "D:/backup/debug/src/forecast_test.vhd" 208 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543975917357 "|main|agent:myagent|forecast:m1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "deepening_phase forecast_test.vhd(210) " "Verilog HDL or VHDL warning at forecast_test.vhd(210): object \"deepening_phase\" assigned a value but never read" {  } { { "src/forecast_test.vhd" "" { Text "D:/backup/debug/src/forecast_test.vhd" 210 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543975917357 "|main|agent:myagent|forecast:m1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test_var1 forecast_test.vhd(249) " "Verilog HDL or VHDL warning at forecast_test.vhd(249): object \"test_var1\" assigned a value but never read" {  } { { "src/forecast_test.vhd" "" { Text "D:/backup/debug/src/forecast_test.vhd" 249 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543975917357 "|main|agent:myagent|forecast:m1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem agent:myagent\|forecast:m1\|mem:memory_inst1 " "Elaborating entity \"mem\" for hierarchy \"agent:myagent\|forecast:m1\|mem:memory_inst1\"" {  } { { "src/forecast_test.vhd" "memory_inst1" { Text "D:/backup/debug/src/forecast_test.vhd" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543975920108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram agent:myagent\|forecast:m1\|mem:memory_inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"agent:myagent\|forecast:m1\|mem:memory_inst1\|altsyncram:altsyncram_component\"" {  } { { "src/mem.vhd" "altsyncram_component" { Text "D:/backup/debug/src/mem.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543975920139 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "agent:myagent\|forecast:m1\|mem:memory_inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"agent:myagent\|forecast:m1\|mem:memory_inst1\|altsyncram:altsyncram_component\"" {  } { { "src/mem.vhd" "" { Text "D:/backup/debug/src/mem.vhd" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543975920139 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "agent:myagent\|forecast:m1\|mem:memory_inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"agent:myagent\|forecast:m1\|mem:memory_inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975920139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975920139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975920139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975920139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975920139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975920139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975920139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975920139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975920139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 65536 " "Parameter \"numwords_b\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975920139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975920139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975920139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975920139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975920139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975920139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975920139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975920139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975920139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a OLD_DATA " "Parameter \"read_during_write_mode_port_a\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975920139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b OLD_DATA " "Parameter \"read_during_write_mode_port_b\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975920139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975920139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975920139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975920139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975920139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975920139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975920139 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975920139 ""}  } { { "src/mem.vhd" "" { Text "D:/backup/debug/src/mem.vhd" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543975920139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_91j2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_91j2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_91j2 " "Found entity 1: altsyncram_91j2" {  } { { "db/altsyncram_91j2.tdf" "" { Text "D:/backup/debug/db/altsyncram_91j2.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543975920217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543975920217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_91j2 agent:myagent\|forecast:m1\|mem:memory_inst1\|altsyncram:altsyncram_component\|altsyncram_91j2:auto_generated " "Elaborating entity \"altsyncram_91j2\" for hierarchy \"agent:myagent\|forecast:m1\|mem:memory_inst1\|altsyncram:altsyncram_component\|altsyncram_91j2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543975920217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rsa " "Found entity 1: decode_rsa" {  } { { "db/decode_rsa.tdf" "" { Text "D:/backup/debug/db/decode_rsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543975920264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543975920264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_rsa agent:myagent\|forecast:m1\|mem:memory_inst1\|altsyncram:altsyncram_component\|altsyncram_91j2:auto_generated\|decode_rsa:decode2 " "Elaborating entity \"decode_rsa\" for hierarchy \"agent:myagent\|forecast:m1\|mem:memory_inst1\|altsyncram:altsyncram_component\|altsyncram_91j2:auto_generated\|decode_rsa:decode2\"" {  } { { "db/altsyncram_91j2.tdf" "decode2" { Text "D:/backup/debug/db/altsyncram_91j2.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543975920264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_bnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_bnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_bnb " "Found entity 1: mux_bnb" {  } { { "db/mux_bnb.tdf" "" { Text "D:/backup/debug/db/mux_bnb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543975920310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543975920310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_bnb agent:myagent\|forecast:m1\|mem:memory_inst1\|altsyncram:altsyncram_component\|altsyncram_91j2:auto_generated\|mux_bnb:mux4 " "Elaborating entity \"mux_bnb\" for hierarchy \"agent:myagent\|forecast:m1\|mem:memory_inst1\|altsyncram:altsyncram_component\|altsyncram_91j2:auto_generated\|mux_bnb:mux4\"" {  } { { "db/altsyncram_91j2.tdf" "mux4" { Text "D:/backup/debug/db/altsyncram_91j2.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543975920326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_1bit agent:myagent\|forecast:m1\|mem_1bit:memory_inst2 " "Elaborating entity \"mem_1bit\" for hierarchy \"agent:myagent\|forecast:m1\|mem_1bit:memory_inst2\"" {  } { { "src/forecast_test.vhd" "memory_inst2" { Text "D:/backup/debug/src/forecast_test.vhd" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543975920326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram agent:myagent\|forecast:m1\|mem_1bit:memory_inst2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"agent:myagent\|forecast:m1\|mem_1bit:memory_inst2\|altsyncram:altsyncram_component\"" {  } { { "src/memory/mem_1bit.vhd" "altsyncram_component" { Text "D:/backup/debug/src/memory/mem_1bit.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543975920342 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "agent:myagent\|forecast:m1\|mem_1bit:memory_inst2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"agent:myagent\|forecast:m1\|mem_1bit:memory_inst2\|altsyncram:altsyncram_component\"" {  } { { "src/memory/mem_1bit.vhd" "" { Text "D:/backup/debug/src/memory/mem_1bit.vhd" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543975920342 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "agent:myagent\|forecast:m1\|mem_1bit:memory_inst2\|altsyncram:altsyncram_component " "Instantiated megafunction \"agent:myagent\|forecast:m1\|mem_1bit:memory_inst2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975920342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975920342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975920342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975920342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975920342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975920342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975920342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975920342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975920342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 65536 " "Parameter \"numwords_b\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975920342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975920342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975920342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975920342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975920342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975920342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975920342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975920342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975920342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a OLD_DATA " "Parameter \"read_during_write_mode_port_a\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975920342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b OLD_DATA " "Parameter \"read_during_write_mode_port_b\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975920342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975920342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975920342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975920342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975920342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975920342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975920342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975920342 ""}  } { { "src/memory/mem_1bit.vhd" "" { Text "D:/backup/debug/src/memory/mem_1bit.vhd" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543975920342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r0j2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r0j2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r0j2 " "Found entity 1: altsyncram_r0j2" {  } { { "db/altsyncram_r0j2.tdf" "" { Text "D:/backup/debug/db/altsyncram_r0j2.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543975920404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543975920404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r0j2 agent:myagent\|forecast:m1\|mem_1bit:memory_inst2\|altsyncram:altsyncram_component\|altsyncram_r0j2:auto_generated " "Elaborating entity \"altsyncram_r0j2\" for hierarchy \"agent:myagent\|forecast:m1\|mem_1bit:memory_inst2\|altsyncram:altsyncram_component\|altsyncram_r0j2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543975920404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_4nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_4nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4nb " "Found entity 1: mux_4nb" {  } { { "db/mux_4nb.tdf" "" { Text "D:/backup/debug/db/mux_4nb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543975920451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543975920451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4nb agent:myagent\|forecast:m1\|mem_1bit:memory_inst2\|altsyncram:altsyncram_component\|altsyncram_r0j2:auto_generated\|mux_4nb:mux4 " "Elaborating entity \"mux_4nb\" for hierarchy \"agent:myagent\|forecast:m1\|mem_1bit:memory_inst2\|altsyncram:altsyncram_component\|altsyncram_r0j2:auto_generated\|mux_4nb:mux4\"" {  } { { "db/altsyncram_r0j2.tdf" "mux4" { Text "D:/backup/debug/db/altsyncram_r0j2.tdf" 51 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543975920451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_32bit agent:myagent\|forecast:m1\|mem_32bit:memory_inst7 " "Elaborating entity \"mem_32bit\" for hierarchy \"agent:myagent\|forecast:m1\|mem_32bit:memory_inst7\"" {  } { { "src/forecast_test.vhd" "memory_inst7" { Text "D:/backup/debug/src/forecast_test.vhd" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543975920544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram agent:myagent\|forecast:m1\|mem_32bit:memory_inst7\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"agent:myagent\|forecast:m1\|mem_32bit:memory_inst7\|altsyncram:altsyncram_component\"" {  } { { "src/memory2/mem_32bit.vhd" "altsyncram_component" { Text "D:/backup/debug/src/memory2/mem_32bit.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543975920560 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "agent:myagent\|forecast:m1\|mem_32bit:memory_inst7\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"agent:myagent\|forecast:m1\|mem_32bit:memory_inst7\|altsyncram:altsyncram_component\"" {  } { { "src/memory2/mem_32bit.vhd" "" { Text "D:/backup/debug/src/memory2/mem_32bit.vhd" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543975920560 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "agent:myagent\|forecast:m1\|mem_32bit:memory_inst7\|altsyncram:altsyncram_component " "Instantiated megafunction \"agent:myagent\|forecast:m1\|mem_32bit:memory_inst7\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975920560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975920560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975920560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975920560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975920560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975920560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975920560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975920560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975920560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975920560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975920560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975920560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975920560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975920560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975920560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975920560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975920560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975920560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a OLD_DATA " "Parameter \"read_during_write_mode_port_a\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975920560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b OLD_DATA " "Parameter \"read_during_write_mode_port_b\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975920560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975920560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975920560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975920560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975920560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975920560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975920560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975920560 ""}  } { { "src/memory2/mem_32bit.vhd" "" { Text "D:/backup/debug/src/memory2/mem_32bit.vhd" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543975920560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5qi2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5qi2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5qi2 " "Found entity 1: altsyncram_5qi2" {  } { { "db/altsyncram_5qi2.tdf" "" { Text "D:/backup/debug/db/altsyncram_5qi2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543975920622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543975920622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5qi2 agent:myagent\|forecast:m1\|mem_32bit:memory_inst7\|altsyncram:altsyncram_component\|altsyncram_5qi2:auto_generated " "Elaborating entity \"altsyncram_5qi2\" for hierarchy \"agent:myagent\|forecast:m1\|mem_32bit:memory_inst7\|altsyncram:altsyncram_component\|altsyncram_5qi2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543975920622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer agent:myagent\|forecast:m1\|timer:i_Timer " "Elaborating entity \"timer\" for hierarchy \"agent:myagent\|forecast:m1\|timer:i_Timer\"" {  } { { "src/forecast_test.vhd" "i_Timer" { Text "D:/backup/debug/src/forecast_test.vhd" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543975920685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "async_receiver async_receiver:m1 " "Elaborating entity \"async_receiver\" for hierarchy \"async_receiver:m1\"" {  } { { "src/main.vhd" "m1" { Text "D:/backup/debug/src/main.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543975920701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BaudTickGen async_receiver:m1\|BaudTickGen:tickgen " "Elaborating entity \"BaudTickGen\" for hierarchy \"async_receiver:m1\|BaudTickGen:tickgen\"" {  } { { "src/async-reciever.v" "tickgen" { Text "D:/backup/debug/src/async-reciever.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543975920701 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "queue_rtl_0 " "Inferred RAM node \"queue_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1543975930435 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "agent:myagent\|forecast:m1\|queue " "RAM logic \"agent:myagent\|forecast:m1\|queue\" is uninferred due to asynchronous read logic" {  } { { "src/forecast_test.vhd" "queue" { Text "D:/backup/debug/src/forecast_test.vhd" 206 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1543975930435 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1543975930435 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "queue_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"queue_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543975947019 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543975947019 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543975947019 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 667 " "Parameter NUMWORDS_A set to 667" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543975947019 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543975947019 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543975947019 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 667 " "Parameter NUMWORDS_B set to 667" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543975947019 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543975947019 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543975947019 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543975947019 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543975947019 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543975947019 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543975947019 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543975947019 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1543975947019 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1543975947019 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1543975947019 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "agent:myagent\|forecast:m1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"agent:myagent\|forecast:m1\|Mult0\"" {  } { { "src/forecast_test.vhd" "Mult0" { Text "D:/backup/debug/src/forecast_test.vhd" 841 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543975947035 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "agent:myagent\|forecast:m1\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"agent:myagent\|forecast:m1\|Mult2\"" {  } { { "src/forecast_test.vhd" "Mult2" { Text "D:/backup/debug/src/forecast_test.vhd" 845 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543975947035 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "agent:myagent\|forecast:m1\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"agent:myagent\|forecast:m1\|Mult1\"" {  } { { "src/forecast_test.vhd" "Mult1" { Text "D:/backup/debug/src/forecast_test.vhd" 844 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543975947035 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1543975947035 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:queue_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:queue_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543975947050 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:queue_rtl_0 " "Instantiated megafunction \"altsyncram:queue_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975947050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975947050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975947050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 667 " "Parameter \"NUMWORDS_A\" = \"667\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975947050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975947050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975947050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 667 " "Parameter \"NUMWORDS_B\" = \"667\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975947050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975947050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975947050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975947050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975947050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975947050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975947050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975947050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975947050 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543975947050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ffi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ffi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ffi1 " "Found entity 1: altsyncram_ffi1" {  } { { "db/altsyncram_ffi1.tdf" "" { Text "D:/backup/debug/db/altsyncram_ffi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543975947113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543975947113 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "agent:myagent\|forecast:m1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"agent:myagent\|forecast:m1\|lpm_mult:Mult0\"" {  } { { "src/forecast_test.vhd" "" { Text "D:/backup/debug/src/forecast_test.vhd" 841 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543975947128 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "agent:myagent\|forecast:m1\|lpm_mult:Mult0 " "Instantiated megafunction \"agent:myagent\|forecast:m1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975947128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975947128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975947128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975947128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975947128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975947128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975947128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975947128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975947128 ""}  } { { "src/forecast_test.vhd" "" { Text "D:/backup/debug/src/forecast_test.vhd" 841 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543975947128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_b3t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_b3t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_b3t " "Found entity 1: mult_b3t" {  } { { "db/mult_b3t.tdf" "" { Text "D:/backup/debug/db/mult_b3t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543975947191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543975947191 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "agent:myagent\|forecast:m1\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"agent:myagent\|forecast:m1\|lpm_mult:Mult2\"" {  } { { "src/forecast_test.vhd" "" { Text "D:/backup/debug/src/forecast_test.vhd" 845 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543975947191 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "agent:myagent\|forecast:m1\|lpm_mult:Mult2 " "Instantiated megafunction \"agent:myagent\|forecast:m1\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975947191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975947191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975947191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975947191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975947191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975947191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975947191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975947191 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543975947191 ""}  } { { "src/forecast_test.vhd" "" { Text "D:/backup/debug/src/forecast_test.vhd" 845 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543975947191 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "state_out\[17\] GND " "Pin \"state_out\[17\]\" is stuck at GND" {  } { { "src/main.vhd" "" { Text "D:/backup/debug/src/main.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543975955699 "|main|state_out[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "state_out\[18\] GND " "Pin \"state_out\[18\]\" is stuck at GND" {  } { { "src/main.vhd" "" { Text "D:/backup/debug/src/main.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543975955699 "|main|state_out[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "state_out\[19\] GND " "Pin \"state_out\[19\]\" is stuck at GND" {  } { { "src/main.vhd" "" { Text "D:/backup/debug/src/main.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543975955699 "|main|state_out[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "state_out\[20\] GND " "Pin \"state_out\[20\]\" is stuck at GND" {  } { { "src/main.vhd" "" { Text "D:/backup/debug/src/main.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543975955699 "|main|state_out[20]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1543975955699 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543975956356 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "55 " "55 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543975965352 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543975966976 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543975966976 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14541 " "Implemented 14541 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543975968226 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543975968226 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14063 " "Implemented 14063 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543975968226 ""} { "Info" "ICUT_CUT_TM_RAMS" "448 " "Implemented 448 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1543975968226 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1543975968226 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543975968226 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 74 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 74 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "818 " "Peak virtual memory: 818 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543975968272 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 05 05:42:48 2018 " "Processing ended: Wed Dec 05 05:42:48 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543975968272 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:04 " "Elapsed time: 00:01:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543975968272 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:22 " "Total CPU time (on all processors): 00:01:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543975968272 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543975968272 ""}
