Running: D:\Xilinx2\14.7\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o E:/HRD_1/control_test_isim_beh.exe -prj E:/HRD_1/control_test_beh.prj work.control_test work.glbl 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "E:/HRD_1/control.v" into library work
Analyzing Verilog file "E:/HRD_1/control_test.v" into library work
Analyzing Verilog file "D:/Xilinx2/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 160628 KB
Fuse CPU Usage: 281 ms
Compiling module control
Compiling module control_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable E:/HRD_1/control_test_isim_beh.exe
Fuse Memory Usage: 165076 KB
Fuse CPU Usage: 296 ms
