# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../kl10-fpga-rtl.srcs/sources_1/ip/ebox_clocks" -d "TESTBENCH=1" \
"../../../../rtl/crm.sv" \
"../../../../rtl/edptb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
