Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5d1ce03ec710426aa2d868f69e4d12ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot t_FSR_behav xil_defaultlib.t_FSR xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'di_in' [X:/EC551/FinalProject/Working folder 12.4/ec551_final28/ec551_final28.srcs/sources_1/all_sources/top.v:62]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'dwe_in' [X:/EC551/FinalProject/Working folder 12.4/ec551_final28/ec551_final28.srcs/sources_1/all_sources/top.v:63]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'reset_in' [X:/EC551/FinalProject/Working folder 12.4/ec551_final28/ec551_final28.srcs/sources_1/all_sources/top.v:77]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.XADC(INIT_40=16'b100000000000000...
Compiling module xil_defaultlib.xadc_wiz_0
Compiling module xil_defaultlib.mux4_4bus
Compiling module xil_defaultlib.segClkDevider
Compiling module xil_defaultlib.counter3bit
Compiling module xil_defaultlib.decoder_3_8
Compiling module xil_defaultlib.DigitToSeg
Compiling module xil_defaultlib.top_XADC
Compiling module xil_defaultlib.FSR_button_controller
Compiling module xil_defaultlib.t_FSR
Compiling module xil_defaultlib.glbl
Built simulation snapshot t_FSR_behav
