Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Mon Nov 14 21:20:18 2022
| Host         : DESKTOP-7ILI8OM running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file tinyriscv_soc_top_timing_summary_routed.rpt -pb tinyriscv_soc_top_timing_summary_routed.pb -rpx tinyriscv_soc_top_timing_summary_routed.rpx -warn_on_violation
| Design       : tinyriscv_soc_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (234)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (670)
5. checking no_input_delay (6)
6. checking no_output_delay (5)
7. checking multiple_clock (2702)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (234)
--------------------------
 There are 234 register/latch pins with no clock driven by root clock pin: jtag_TCK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (670)
--------------------------------------------------
 There are 670 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (2702)
---------------------------------
 There are 2702 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.087        0.000                      0                 7024        0.056        0.000                      0                 7024        3.000        0.000                       0                  2708  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_100M                {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100M                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          0.087        0.000                      0                 5405        0.140        0.000                      0                 5405        9.500        0.000                       0                  2704  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        0.089        0.000                      0                 5405        0.140        0.000                      0                 5405        9.500        0.000                       0                  2704  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          0.087        0.000                      0                 5405        0.056        0.000                      0                 5405  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        0.087        0.000                      0                 5405        0.056        0.000                      0                 5405  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0          9.690        0.000                      0                 1619        0.451        0.000                      0                 1619  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          9.690        0.000                      0                 1619        0.368        0.000                      0                 1619  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        9.690        0.000                      0                 1619        0.368        0.000                      0                 1619  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1        9.692        0.000                      0                 1619        0.451        0.000                      0                 1619  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100M
  To Clock:  clk_100M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100M
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_100M_to_50M/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_100M_to_50M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_100M_to_50M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_100M_to_50M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_100M_to_50M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_100M_to_50M/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (required time - arrival time)
  Source:                 u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ram/u_gen_ram/sel_width[1].i_lt_8.ram_reg_2/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.445ns  (logic 3.892ns (20.016%)  route 15.553ns (79.984%))
  Logic Levels:           23  (CARRY4=2 LUT3=1 LUT4=5 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 18.533 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.698    -0.842    u_tinyriscv_core/u_idu_exu/info_bus_ff/clk_out1
    SLICE_X74Y111        FDCE                                         r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.324 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/Q
                         net (fo=154, routed)         0.567     0.243    u_tinyriscv_core/u_idu_exu/info_bus_ff/ie_dec_info_bus_o[0]
    SLICE_X75Y111        LUT3 (Prop_lut3_I2_O)        0.124     0.367 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[31]_i_3/O
                         net (fo=187, routed)         1.421     1.788    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_we_o
    SLICE_X80Y110        LUT5 (Prop_lut5_I0_O)        0.124     1.912 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_45/O
                         net (fo=1, routed)           0.282     2.194    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_45_n_0
    SLICE_X80Y110        LUT6 (Prop_lut6_I4_O)        0.124     2.318 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_30/O
                         net (fo=64, routed)          1.126     3.444    u_tinyriscv_core/u_csr_reg/qout_r[0]_i_10__2_1
    SLICE_X79Y116        LUT6 (Prop_lut6_I4_O)        0.124     3.568 r  u_tinyriscv_core/u_csr_reg/qout_r[16]_i_10/O
                         net (fo=1, routed)           0.735     4.303    u_tinyriscv_core/u_csr_reg/qout_r[16]_i_10_n_0
    SLICE_X75Y116        LUT4 (Prop_lut4_I0_O)        0.124     4.427 r  u_tinyriscv_core/u_csr_reg/qout_r[16]_i_9__1/O
                         net (fo=2, routed)           0.546     4.972    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[19]_i_21_0
    SLICE_X71Y116        LUT5 (Prop_lut5_I2_O)        0.124     5.096 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[16]_i_3/O
                         net (fo=6, routed)           0.573     5.669    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/p_0_in[16]
    SLICE_X69Y113        LUT4 (Prop_lut4_I0_O)        0.124     5.793 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_27/O
                         net (fo=4, routed)           0.847     6.641    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_58_n_0
    SLICE_X71Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.297 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.297    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_41_n_0
    SLICE_X71Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.411 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_14/CO[3]
                         net (fo=3, routed)           1.115     8.526    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/op1_ge_op2_signed
    SLICE_X70Y108        LUT6 (Prop_lut6_I5_O)        0.124     8.650 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_16/O
                         net (fo=3, routed)           0.460     9.110    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_16_n_0
    SLICE_X71Y105        LUT6 (Prop_lut6_I4_O)        0.124     9.234 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_7/O
                         net (fo=1, routed)           0.285     9.519    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_7_n_0
    SLICE_X69Y105        LUT6 (Prop_lut6_I0_O)        0.124     9.643 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_4/O
                         net (fo=2, routed)           0.317     9.960    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_4_n_0
    SLICE_X68Y103        LUT6 (Prop_lut6_I1_O)        0.124    10.084 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_2/O
                         net (fo=22, routed)          0.367    10.451    u_tinyriscv_core/u_idu_exu/info_bus_ff/m1_addr_i[0]
    SLICE_X69Y103        LUT6 (Prop_lut6_I2_O)        0.124    10.575 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/cause[31]_i_3/O
                         net (fo=7, routed)           0.466    11.041    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_mem_access_misaligned_o
    SLICE_X70Y100        LUT6 (Prop_lut6_I1_O)        0.124    11.165 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/pc_prev[31]_i_6/O
                         net (fo=3, routed)           0.580    11.745    u_tinyriscv_core/u_idu_exu/info_bus_ff/clint_stall_flag_o
    SLICE_X71Y97         LUT6 (Prop_lut6_I0_O)        0.124    11.869 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/rsp_hasked_r_i_3/O
                         net (fo=58, routed)          0.524    12.393    u_tinyriscv_core/u_idu_exu/info_bus_ff/dm_halt_req_reg
    SLICE_X73Y97         LUT6 (Prop_lut6_I4_O)        0.124    12.517 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_7/O
                         net (fo=11, routed)          0.718    13.235    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/p_0_in[3]
    SLICE_X72Y97         LUT4 (Prop_lut4_I1_O)        0.124    13.359 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_3/O
                         net (fo=180, routed)         1.253    14.612    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/slave_sel_0
    SLICE_X68Y93         LUT4 (Prop_lut4_I1_O)        0.124    14.736 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_2__3/O
                         net (fo=5, routed)           0.603    15.340    u_tinyriscv_core/u_idu_exu/info_bus_ff/mux_s_data[7]
    SLICE_X68Y94         LUT6 (Prop_lut6_I5_O)        0.124    15.464 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_21/O
                         net (fo=2, routed)           0.568    16.031    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_21_n_0
    SLICE_X68Y95         LUT6 (Prop_lut6_I0_O)        0.124    16.155 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_9/O
                         net (fo=32, routed)          1.023    17.178    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_9_n_0
    SLICE_X74Y91         LUT6 (Prop_lut6_I1_O)        0.124    17.302 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_2_1_i_5/O
                         net (fo=3, routed)           0.729    18.031    u_tinyriscv_core/u_idu_exu/info_bus_ff/demux_s_data_02[6]
    SLICE_X65Y91         LUT4 (Prop_lut4_I1_O)        0.124    18.155 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_2_i_3/O
                         net (fo=1, routed)           0.447    18.602    u_ram/u_gen_ram/data_i[22]
    RAMB36_X1Y18         RAMB36E1                                     r  u_ram/u_gen_ram/sel_width[1].i_lt_8.ram_reg_2/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.554    18.533    u_ram/u_gen_ram/clk_out1
    RAMB36_X1Y18         RAMB36E1                                     r  u_ram/u_gen_ram/sel_width[1].i_lt_8.ram_reg_2/CLKARDCLK
                         clock pessimism              0.480    19.014    
                         clock uncertainty           -0.084    18.930    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.241    18.689    u_ram/u_gen_ram/sel_width[1].i_lt_8.ram_reg_2
  -------------------------------------------------------------------
                         required time                         18.689    
                         arrival time                         -18.602    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpio_0/gpio_ctrl_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.607ns  (logic 3.892ns (19.850%)  route 15.715ns (80.150%))
  Logic Levels:           23  (CARRY4=2 LUT3=1 LUT4=5 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 18.574 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.698    -0.842    u_tinyriscv_core/u_idu_exu/info_bus_ff/clk_out1
    SLICE_X74Y111        FDCE                                         r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.324 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/Q
                         net (fo=154, routed)         0.567     0.243    u_tinyriscv_core/u_idu_exu/info_bus_ff/ie_dec_info_bus_o[0]
    SLICE_X75Y111        LUT3 (Prop_lut3_I2_O)        0.124     0.367 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[31]_i_3/O
                         net (fo=187, routed)         1.421     1.788    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_we_o
    SLICE_X80Y110        LUT5 (Prop_lut5_I0_O)        0.124     1.912 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_45/O
                         net (fo=1, routed)           0.282     2.194    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_45_n_0
    SLICE_X80Y110        LUT6 (Prop_lut6_I4_O)        0.124     2.318 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_30/O
                         net (fo=64, routed)          1.126     3.444    u_tinyriscv_core/u_csr_reg/qout_r[0]_i_10__2_1
    SLICE_X79Y116        LUT6 (Prop_lut6_I4_O)        0.124     3.568 r  u_tinyriscv_core/u_csr_reg/qout_r[16]_i_10/O
                         net (fo=1, routed)           0.735     4.303    u_tinyriscv_core/u_csr_reg/qout_r[16]_i_10_n_0
    SLICE_X75Y116        LUT4 (Prop_lut4_I0_O)        0.124     4.427 r  u_tinyriscv_core/u_csr_reg/qout_r[16]_i_9__1/O
                         net (fo=2, routed)           0.546     4.972    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[19]_i_21_0
    SLICE_X71Y116        LUT5 (Prop_lut5_I2_O)        0.124     5.096 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[16]_i_3/O
                         net (fo=6, routed)           0.573     5.669    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/p_0_in[16]
    SLICE_X69Y113        LUT4 (Prop_lut4_I0_O)        0.124     5.793 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_27/O
                         net (fo=4, routed)           0.847     6.641    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_58_n_0
    SLICE_X71Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.297 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.297    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_41_n_0
    SLICE_X71Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.411 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_14/CO[3]
                         net (fo=3, routed)           1.115     8.526    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/op1_ge_op2_signed
    SLICE_X70Y108        LUT6 (Prop_lut6_I5_O)        0.124     8.650 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_16/O
                         net (fo=3, routed)           0.460     9.110    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_16_n_0
    SLICE_X71Y105        LUT6 (Prop_lut6_I4_O)        0.124     9.234 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_7/O
                         net (fo=1, routed)           0.285     9.519    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_7_n_0
    SLICE_X69Y105        LUT6 (Prop_lut6_I0_O)        0.124     9.643 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_4/O
                         net (fo=2, routed)           0.317     9.960    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_4_n_0
    SLICE_X68Y103        LUT6 (Prop_lut6_I1_O)        0.124    10.084 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_2/O
                         net (fo=22, routed)          0.367    10.451    u_tinyriscv_core/u_idu_exu/info_bus_ff/m1_addr_i[0]
    SLICE_X69Y103        LUT6 (Prop_lut6_I2_O)        0.124    10.575 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/cause[31]_i_3/O
                         net (fo=7, routed)           0.466    11.041    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_mem_access_misaligned_o
    SLICE_X70Y100        LUT6 (Prop_lut6_I1_O)        0.124    11.165 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/pc_prev[31]_i_6/O
                         net (fo=3, routed)           0.580    11.745    u_tinyriscv_core/u_idu_exu/info_bus_ff/clint_stall_flag_o
    SLICE_X71Y97         LUT6 (Prop_lut6_I0_O)        0.124    11.869 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/rsp_hasked_r_i_3/O
                         net (fo=58, routed)          0.524    12.393    u_tinyriscv_core/u_idu_exu/info_bus_ff/dm_halt_req_reg
    SLICE_X73Y97         LUT6 (Prop_lut6_I4_O)        0.124    12.517 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_7/O
                         net (fo=11, routed)          0.718    13.235    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/p_0_in[3]
    SLICE_X72Y97         LUT4 (Prop_lut4_I1_O)        0.124    13.359 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_3/O
                         net (fo=180, routed)         1.253    14.612    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/slave_sel_0
    SLICE_X68Y93         LUT4 (Prop_lut4_I1_O)        0.124    14.736 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_2__3/O
                         net (fo=5, routed)           0.603    15.340    u_tinyriscv_core/u_idu_exu/info_bus_ff/mux_s_data[7]
    SLICE_X68Y94         LUT6 (Prop_lut6_I5_O)        0.124    15.464 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_21/O
                         net (fo=2, routed)           0.568    16.031    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_21_n_0
    SLICE_X68Y95         LUT6 (Prop_lut6_I0_O)        0.124    16.155 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_9/O
                         net (fo=32, routed)          0.926    17.081    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_9_n_0
    SLICE_X69Y97         LUT6 (Prop_lut6_I0_O)        0.124    17.205 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_3_1_i_7/O
                         net (fo=3, routed)           0.561    17.767    u_jtag_top/u_jtag_dm/m1_data_i[15]
    SLICE_X72Y96         LUT4 (Prop_lut4_I2_O)        0.124    17.891 r  u_jtag_top/u_jtag_dm/timer_value[29]_i_1/O
                         net (fo=2, routed)           0.874    18.765    gpio_0/D[29]
    SLICE_X72Y91         FDCE                                         r  gpio_0/gpio_ctrl_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.594    18.574    gpio_0/clk_out1
    SLICE_X72Y91         FDCE                                         r  gpio_0/gpio_ctrl_reg[29]/C
                         clock pessimism              0.480    19.054    
                         clock uncertainty           -0.084    18.971    
    SLICE_X72Y91         FDCE (Setup_fdce_C_D)       -0.067    18.904    gpio_0/gpio_ctrl_reg[29]
  -------------------------------------------------------------------
                         required time                         18.904    
                         arrival time                         -18.765    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.148ns  (required time - arrival time)
  Source:                 u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.456ns  (logic 3.892ns (20.004%)  route 15.564ns (79.996%))
  Logic Levels:           23  (CARRY4=2 LUT2=1 LUT3=1 LUT4=5 LUT5=2 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 18.605 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.698    -0.842    u_tinyriscv_core/u_idu_exu/info_bus_ff/clk_out1
    SLICE_X74Y111        FDCE                                         r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.324 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/Q
                         net (fo=154, routed)         0.567     0.243    u_tinyriscv_core/u_idu_exu/info_bus_ff/ie_dec_info_bus_o[0]
    SLICE_X75Y111        LUT3 (Prop_lut3_I2_O)        0.124     0.367 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[31]_i_3/O
                         net (fo=187, routed)         1.421     1.788    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_we_o
    SLICE_X80Y110        LUT5 (Prop_lut5_I0_O)        0.124     1.912 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_45/O
                         net (fo=1, routed)           0.282     2.194    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_45_n_0
    SLICE_X80Y110        LUT6 (Prop_lut6_I4_O)        0.124     2.318 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_30/O
                         net (fo=64, routed)          1.126     3.444    u_tinyriscv_core/u_csr_reg/qout_r[0]_i_10__2_1
    SLICE_X79Y116        LUT6 (Prop_lut6_I4_O)        0.124     3.568 r  u_tinyriscv_core/u_csr_reg/qout_r[16]_i_10/O
                         net (fo=1, routed)           0.735     4.303    u_tinyriscv_core/u_csr_reg/qout_r[16]_i_10_n_0
    SLICE_X75Y116        LUT4 (Prop_lut4_I0_O)        0.124     4.427 r  u_tinyriscv_core/u_csr_reg/qout_r[16]_i_9__1/O
                         net (fo=2, routed)           0.546     4.972    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[19]_i_21_0
    SLICE_X71Y116        LUT5 (Prop_lut5_I2_O)        0.124     5.096 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[16]_i_3/O
                         net (fo=6, routed)           0.573     5.669    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/p_0_in[16]
    SLICE_X69Y113        LUT4 (Prop_lut4_I0_O)        0.124     5.793 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_27/O
                         net (fo=4, routed)           0.847     6.641    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_58_n_0
    SLICE_X71Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.297 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.297    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_41_n_0
    SLICE_X71Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.411 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_14/CO[3]
                         net (fo=3, routed)           1.115     8.526    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/op1_ge_op2_signed
    SLICE_X70Y108        LUT6 (Prop_lut6_I5_O)        0.124     8.650 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_16/O
                         net (fo=3, routed)           0.460     9.110    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_16_n_0
    SLICE_X71Y105        LUT6 (Prop_lut6_I4_O)        0.124     9.234 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_7/O
                         net (fo=1, routed)           0.285     9.519    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_7_n_0
    SLICE_X69Y105        LUT6 (Prop_lut6_I0_O)        0.124     9.643 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_4/O
                         net (fo=2, routed)           0.317     9.960    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_4_n_0
    SLICE_X68Y103        LUT6 (Prop_lut6_I1_O)        0.124    10.084 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_2/O
                         net (fo=22, routed)          0.367    10.451    u_tinyriscv_core/u_idu_exu/info_bus_ff/m1_addr_i[0]
    SLICE_X69Y103        LUT6 (Prop_lut6_I2_O)        0.124    10.575 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/cause[31]_i_3/O
                         net (fo=7, routed)           0.466    11.041    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_mem_access_misaligned_o
    SLICE_X70Y100        LUT6 (Prop_lut6_I1_O)        0.124    11.165 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/pc_prev[31]_i_6/O
                         net (fo=3, routed)           0.580    11.745    u_tinyriscv_core/u_idu_exu/info_bus_ff/clint_stall_flag_o
    SLICE_X71Y97         LUT6 (Prop_lut6_I0_O)        0.124    11.869 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/rsp_hasked_r_i_3/O
                         net (fo=58, routed)          0.527    12.396    u_tinyriscv_core/u_idu_exu/info_bus_ff/dm_halt_req_reg
    SLICE_X73Y97         LUT6 (Prop_lut6_I4_O)        0.124    12.520 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_6/O
                         net (fo=11, routed)          0.918    13.438    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/p_0_in[2]
    SLICE_X73Y94         LUT4 (Prop_lut4_I0_O)        0.124    13.562 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_0_i_35/O
                         net (fo=95, routed)          1.045    14.607    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/slave_sel_1
    SLICE_X71Y91         LUT4 (Prop_lut4_I3_O)        0.124    14.731 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[8]_i_3__1/O
                         net (fo=3, routed)           0.683    15.414    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[8]_i_3__1_n_0
    SLICE_X70Y92         LUT6 (Prop_lut6_I3_O)        0.124    15.538 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_5__0/O
                         net (fo=1, routed)           0.640    16.178    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_5__0_n_0
    SLICE_X71Y92         LUT6 (Prop_lut6_I2_O)        0.124    16.302 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_2/O
                         net (fo=2, routed)           0.446    16.747    u_jtag_top/u_jtag_dm/m1_data_i[0]
    SLICE_X71Y92         LUT4 (Prop_lut4_I1_O)        0.124    16.871 r  u_jtag_top/u_jtag_dm/sel_width[1].i_lt_8.ram_reg_0_0_i_64/O
                         net (fo=7, routed)           1.095    17.967    u_tinyriscv_core/u_idu_exu/info_bus_ff/mux_m_data[0]
    SLICE_X72Y76         LUT2 (Prop_lut2_I1_O)        0.124    18.091 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_0_0_i_31/O
                         net (fo=1, routed)           0.523    18.614    u_rom/u_gen_ram/data_i[0]
    RAMB36_X2Y15         RAMB36E1                                     r  u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.626    18.605    u_rom/u_gen_ram/clk
    RAMB36_X2Y15         RAMB36E1                                     r  u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0_0/CLKARDCLK
                         clock pessimism              0.480    19.086    
                         clock uncertainty           -0.084    19.002    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    18.761    u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0_0
  -------------------------------------------------------------------
                         required time                         18.761    
                         arrival time                         -18.614    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.180ns  (required time - arrival time)
  Source:                 u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv_core/u_gpr_reg/gpr_rw[18].not_x0.rf_dff/qout_r_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.569ns  (logic 3.768ns (19.255%)  route 15.801ns (80.745%))
  Logic Levels:           22  (CARRY4=2 LUT3=1 LUT4=4 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 18.461 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.698    -0.842    u_tinyriscv_core/u_idu_exu/info_bus_ff/clk_out1
    SLICE_X74Y111        FDCE                                         r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.324 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/Q
                         net (fo=154, routed)         0.567     0.243    u_tinyriscv_core/u_idu_exu/info_bus_ff/ie_dec_info_bus_o[0]
    SLICE_X75Y111        LUT3 (Prop_lut3_I2_O)        0.124     0.367 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[31]_i_3/O
                         net (fo=187, routed)         1.421     1.788    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_we_o
    SLICE_X80Y110        LUT5 (Prop_lut5_I0_O)        0.124     1.912 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_45/O
                         net (fo=1, routed)           0.282     2.194    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_45_n_0
    SLICE_X80Y110        LUT6 (Prop_lut6_I4_O)        0.124     2.318 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_30/O
                         net (fo=64, routed)          1.126     3.444    u_tinyriscv_core/u_csr_reg/qout_r[0]_i_10__2_1
    SLICE_X79Y116        LUT6 (Prop_lut6_I4_O)        0.124     3.568 r  u_tinyriscv_core/u_csr_reg/qout_r[16]_i_10/O
                         net (fo=1, routed)           0.735     4.303    u_tinyriscv_core/u_csr_reg/qout_r[16]_i_10_n_0
    SLICE_X75Y116        LUT4 (Prop_lut4_I0_O)        0.124     4.427 r  u_tinyriscv_core/u_csr_reg/qout_r[16]_i_9__1/O
                         net (fo=2, routed)           0.546     4.972    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[19]_i_21_0
    SLICE_X71Y116        LUT5 (Prop_lut5_I2_O)        0.124     5.096 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[16]_i_3/O
                         net (fo=6, routed)           0.573     5.669    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/p_0_in[16]
    SLICE_X69Y113        LUT4 (Prop_lut4_I0_O)        0.124     5.793 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_27/O
                         net (fo=4, routed)           0.847     6.641    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_58_n_0
    SLICE_X71Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.297 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.297    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_41_n_0
    SLICE_X71Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.411 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_14/CO[3]
                         net (fo=3, routed)           1.115     8.526    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/op1_ge_op2_signed
    SLICE_X70Y108        LUT6 (Prop_lut6_I5_O)        0.124     8.650 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_16/O
                         net (fo=3, routed)           0.460     9.110    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_16_n_0
    SLICE_X71Y105        LUT6 (Prop_lut6_I4_O)        0.124     9.234 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_7/O
                         net (fo=1, routed)           0.285     9.519    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_7_n_0
    SLICE_X69Y105        LUT6 (Prop_lut6_I0_O)        0.124     9.643 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_4/O
                         net (fo=2, routed)           0.317     9.960    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_4_n_0
    SLICE_X68Y103        LUT6 (Prop_lut6_I1_O)        0.124    10.084 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_2/O
                         net (fo=22, routed)          0.367    10.451    u_tinyriscv_core/u_idu_exu/info_bus_ff/m1_addr_i[0]
    SLICE_X69Y103        LUT6 (Prop_lut6_I2_O)        0.124    10.575 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/cause[31]_i_3/O
                         net (fo=7, routed)           0.466    11.041    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_mem_access_misaligned_o
    SLICE_X70Y100        LUT6 (Prop_lut6_I1_O)        0.124    11.165 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/pc_prev[31]_i_6/O
                         net (fo=3, routed)           0.580    11.745    u_tinyriscv_core/u_idu_exu/info_bus_ff/clint_stall_flag_o
    SLICE_X71Y97         LUT6 (Prop_lut6_I0_O)        0.124    11.869 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/rsp_hasked_r_i_3/O
                         net (fo=58, routed)          0.524    12.393    u_tinyriscv_core/u_idu_exu/info_bus_ff/dm_halt_req_reg
    SLICE_X73Y97         LUT6 (Prop_lut6_I4_O)        0.124    12.517 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_7/O
                         net (fo=11, routed)          0.718    13.235    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/p_0_in[3]
    SLICE_X72Y97         LUT4 (Prop_lut4_I1_O)        0.124    13.359 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_3/O
                         net (fo=180, routed)         1.253    14.612    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/slave_sel_0
    SLICE_X68Y93         LUT4 (Prop_lut4_I1_O)        0.124    14.736 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_2__3/O
                         net (fo=5, routed)           0.603    15.340    u_tinyriscv_core/u_idu_exu/info_bus_ff/mux_s_data[7]
    SLICE_X68Y94         LUT6 (Prop_lut6_I5_O)        0.124    15.464 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_21/O
                         net (fo=2, routed)           0.568    16.031    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_21_n_0
    SLICE_X68Y95         LUT6 (Prop_lut6_I0_O)        0.124    16.155 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_9/O
                         net (fo=32, routed)          1.354    17.509    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_9_n_0
    SLICE_X58Y109        LUT6 (Prop_lut6_I1_O)        0.124    17.633 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[18]_i_1/O
                         net (fo=33, routed)          1.093    18.726    u_tinyriscv_core/u_gpr_reg/gpr_rw[18].not_x0.rf_dff/D[18]
    SLICE_X60Y119        FDRE                                         r  u_tinyriscv_core/u_gpr_reg/gpr_rw[18].not_x0.rf_dff/qout_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.482    18.461    u_tinyriscv_core/u_gpr_reg/gpr_rw[18].not_x0.rf_dff/clk_out1
    SLICE_X60Y119        FDRE                                         r  u_tinyriscv_core/u_gpr_reg/gpr_rw[18].not_x0.rf_dff/qout_r_reg[18]/C
                         clock pessimism              0.560    19.021    
                         clock uncertainty           -0.084    18.937    
    SLICE_X60Y119        FDRE (Setup_fdre_C_D)       -0.031    18.906    u_tinyriscv_core/u_gpr_reg/gpr_rw[18].not_x0.rf_dff/qout_r_reg[18]
  -------------------------------------------------------------------
                         required time                         18.906    
                         arrival time                         -18.726    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.184ns  (required time - arrival time)
  Source:                 u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv_core/u_gpr_reg/gpr_rw[28].not_x0.rf_dff/qout_r_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.535ns  (logic 3.768ns (19.289%)  route 15.767ns (80.711%))
  Logic Levels:           22  (CARRY4=2 LUT3=1 LUT4=4 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 18.459 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.698    -0.842    u_tinyriscv_core/u_idu_exu/info_bus_ff/clk_out1
    SLICE_X74Y111        FDCE                                         r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.324 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/Q
                         net (fo=154, routed)         0.567     0.243    u_tinyriscv_core/u_idu_exu/info_bus_ff/ie_dec_info_bus_o[0]
    SLICE_X75Y111        LUT3 (Prop_lut3_I2_O)        0.124     0.367 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[31]_i_3/O
                         net (fo=187, routed)         1.421     1.788    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_we_o
    SLICE_X80Y110        LUT5 (Prop_lut5_I0_O)        0.124     1.912 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_45/O
                         net (fo=1, routed)           0.282     2.194    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_45_n_0
    SLICE_X80Y110        LUT6 (Prop_lut6_I4_O)        0.124     2.318 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_30/O
                         net (fo=64, routed)          1.126     3.444    u_tinyriscv_core/u_csr_reg/qout_r[0]_i_10__2_1
    SLICE_X79Y116        LUT6 (Prop_lut6_I4_O)        0.124     3.568 r  u_tinyriscv_core/u_csr_reg/qout_r[16]_i_10/O
                         net (fo=1, routed)           0.735     4.303    u_tinyriscv_core/u_csr_reg/qout_r[16]_i_10_n_0
    SLICE_X75Y116        LUT4 (Prop_lut4_I0_O)        0.124     4.427 r  u_tinyriscv_core/u_csr_reg/qout_r[16]_i_9__1/O
                         net (fo=2, routed)           0.546     4.972    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[19]_i_21_0
    SLICE_X71Y116        LUT5 (Prop_lut5_I2_O)        0.124     5.096 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[16]_i_3/O
                         net (fo=6, routed)           0.573     5.669    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/p_0_in[16]
    SLICE_X69Y113        LUT4 (Prop_lut4_I0_O)        0.124     5.793 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_27/O
                         net (fo=4, routed)           0.847     6.641    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_58_n_0
    SLICE_X71Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.297 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.297    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_41_n_0
    SLICE_X71Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.411 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_14/CO[3]
                         net (fo=3, routed)           1.115     8.526    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/op1_ge_op2_signed
    SLICE_X70Y108        LUT6 (Prop_lut6_I5_O)        0.124     8.650 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_16/O
                         net (fo=3, routed)           0.460     9.110    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_16_n_0
    SLICE_X71Y105        LUT6 (Prop_lut6_I4_O)        0.124     9.234 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_7/O
                         net (fo=1, routed)           0.285     9.519    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_7_n_0
    SLICE_X69Y105        LUT6 (Prop_lut6_I0_O)        0.124     9.643 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_4/O
                         net (fo=2, routed)           0.317     9.960    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_4_n_0
    SLICE_X68Y103        LUT6 (Prop_lut6_I1_O)        0.124    10.084 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_2/O
                         net (fo=22, routed)          0.367    10.451    u_tinyriscv_core/u_idu_exu/info_bus_ff/m1_addr_i[0]
    SLICE_X69Y103        LUT6 (Prop_lut6_I2_O)        0.124    10.575 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/cause[31]_i_3/O
                         net (fo=7, routed)           0.466    11.041    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_mem_access_misaligned_o
    SLICE_X70Y100        LUT6 (Prop_lut6_I1_O)        0.124    11.165 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/pc_prev[31]_i_6/O
                         net (fo=3, routed)           0.580    11.745    u_tinyriscv_core/u_idu_exu/info_bus_ff/clint_stall_flag_o
    SLICE_X71Y97         LUT6 (Prop_lut6_I0_O)        0.124    11.869 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/rsp_hasked_r_i_3/O
                         net (fo=58, routed)          0.524    12.393    u_tinyriscv_core/u_idu_exu/info_bus_ff/dm_halt_req_reg
    SLICE_X73Y97         LUT6 (Prop_lut6_I4_O)        0.124    12.517 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_7/O
                         net (fo=11, routed)          0.718    13.235    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/p_0_in[3]
    SLICE_X72Y97         LUT4 (Prop_lut4_I1_O)        0.124    13.359 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_3/O
                         net (fo=180, routed)         1.253    14.612    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/slave_sel_0
    SLICE_X68Y93         LUT4 (Prop_lut4_I1_O)        0.124    14.736 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_2__3/O
                         net (fo=5, routed)           0.603    15.340    u_tinyriscv_core/u_idu_exu/info_bus_ff/mux_s_data[7]
    SLICE_X68Y94         LUT6 (Prop_lut6_I5_O)        0.124    15.464 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_21/O
                         net (fo=2, routed)           0.568    16.031    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_21_n_0
    SLICE_X68Y95         LUT6 (Prop_lut6_I0_O)        0.124    16.155 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_9/O
                         net (fo=32, routed)          1.324    17.479    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_9_n_0
    SLICE_X58Y107        LUT6 (Prop_lut6_I1_O)        0.124    17.603 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[19]_i_1/O
                         net (fo=33, routed)          1.089    18.693    u_tinyriscv_core/u_gpr_reg/gpr_rw[28].not_x0.rf_dff/D[19]
    SLICE_X52Y117        FDRE                                         r  u_tinyriscv_core/u_gpr_reg/gpr_rw[28].not_x0.rf_dff/qout_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.480    18.459    u_tinyriscv_core/u_gpr_reg/gpr_rw[28].not_x0.rf_dff/clk_out1
    SLICE_X52Y117        FDRE                                         r  u_tinyriscv_core/u_gpr_reg/gpr_rw[28].not_x0.rf_dff/qout_r_reg[19]/C
                         clock pessimism              0.560    19.019    
                         clock uncertainty           -0.084    18.935    
    SLICE_X52Y117        FDRE (Setup_fdre_C_D)       -0.058    18.877    u_tinyriscv_core/u_gpr_reg/gpr_rw[28].not_x0.rf_dff/qout_r_reg[19]
  -------------------------------------------------------------------
                         required time                         18.877    
                         arrival time                         -18.693    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.194ns  (required time - arrival time)
  Source:                 u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv_core/u_gpr_reg/gpr_rw[30].not_x0.rf_dff/qout_r_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.528ns  (logic 3.768ns (19.296%)  route 15.760ns (80.704%))
  Logic Levels:           22  (CARRY4=2 LUT3=1 LUT4=4 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 18.461 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.698    -0.842    u_tinyriscv_core/u_idu_exu/info_bus_ff/clk_out1
    SLICE_X74Y111        FDCE                                         r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.324 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/Q
                         net (fo=154, routed)         0.567     0.243    u_tinyriscv_core/u_idu_exu/info_bus_ff/ie_dec_info_bus_o[0]
    SLICE_X75Y111        LUT3 (Prop_lut3_I2_O)        0.124     0.367 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[31]_i_3/O
                         net (fo=187, routed)         1.421     1.788    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_we_o
    SLICE_X80Y110        LUT5 (Prop_lut5_I0_O)        0.124     1.912 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_45/O
                         net (fo=1, routed)           0.282     2.194    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_45_n_0
    SLICE_X80Y110        LUT6 (Prop_lut6_I4_O)        0.124     2.318 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_30/O
                         net (fo=64, routed)          1.126     3.444    u_tinyriscv_core/u_csr_reg/qout_r[0]_i_10__2_1
    SLICE_X79Y116        LUT6 (Prop_lut6_I4_O)        0.124     3.568 r  u_tinyriscv_core/u_csr_reg/qout_r[16]_i_10/O
                         net (fo=1, routed)           0.735     4.303    u_tinyriscv_core/u_csr_reg/qout_r[16]_i_10_n_0
    SLICE_X75Y116        LUT4 (Prop_lut4_I0_O)        0.124     4.427 r  u_tinyriscv_core/u_csr_reg/qout_r[16]_i_9__1/O
                         net (fo=2, routed)           0.546     4.972    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[19]_i_21_0
    SLICE_X71Y116        LUT5 (Prop_lut5_I2_O)        0.124     5.096 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[16]_i_3/O
                         net (fo=6, routed)           0.573     5.669    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/p_0_in[16]
    SLICE_X69Y113        LUT4 (Prop_lut4_I0_O)        0.124     5.793 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_27/O
                         net (fo=4, routed)           0.847     6.641    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_58_n_0
    SLICE_X71Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.297 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.297    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_41_n_0
    SLICE_X71Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.411 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_14/CO[3]
                         net (fo=3, routed)           1.115     8.526    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/op1_ge_op2_signed
    SLICE_X70Y108        LUT6 (Prop_lut6_I5_O)        0.124     8.650 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_16/O
                         net (fo=3, routed)           0.460     9.110    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_16_n_0
    SLICE_X71Y105        LUT6 (Prop_lut6_I4_O)        0.124     9.234 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_7/O
                         net (fo=1, routed)           0.285     9.519    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_7_n_0
    SLICE_X69Y105        LUT6 (Prop_lut6_I0_O)        0.124     9.643 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_4/O
                         net (fo=2, routed)           0.317     9.960    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_4_n_0
    SLICE_X68Y103        LUT6 (Prop_lut6_I1_O)        0.124    10.084 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_2/O
                         net (fo=22, routed)          0.367    10.451    u_tinyriscv_core/u_idu_exu/info_bus_ff/m1_addr_i[0]
    SLICE_X69Y103        LUT6 (Prop_lut6_I2_O)        0.124    10.575 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/cause[31]_i_3/O
                         net (fo=7, routed)           0.466    11.041    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_mem_access_misaligned_o
    SLICE_X70Y100        LUT6 (Prop_lut6_I1_O)        0.124    11.165 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/pc_prev[31]_i_6/O
                         net (fo=3, routed)           0.580    11.745    u_tinyriscv_core/u_idu_exu/info_bus_ff/clint_stall_flag_o
    SLICE_X71Y97         LUT6 (Prop_lut6_I0_O)        0.124    11.869 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/rsp_hasked_r_i_3/O
                         net (fo=58, routed)          0.524    12.393    u_tinyriscv_core/u_idu_exu/info_bus_ff/dm_halt_req_reg
    SLICE_X73Y97         LUT6 (Prop_lut6_I4_O)        0.124    12.517 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_7/O
                         net (fo=11, routed)          0.718    13.235    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/p_0_in[3]
    SLICE_X72Y97         LUT4 (Prop_lut4_I1_O)        0.124    13.359 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_3/O
                         net (fo=180, routed)         1.253    14.612    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/slave_sel_0
    SLICE_X68Y93         LUT4 (Prop_lut4_I1_O)        0.124    14.736 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_2__3/O
                         net (fo=5, routed)           0.603    15.340    u_tinyriscv_core/u_idu_exu/info_bus_ff/mux_s_data[7]
    SLICE_X68Y94         LUT6 (Prop_lut6_I5_O)        0.124    15.464 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_21/O
                         net (fo=2, routed)           0.568    16.031    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_21_n_0
    SLICE_X68Y95         LUT6 (Prop_lut6_I0_O)        0.124    16.155 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_9/O
                         net (fo=32, routed)          1.324    17.479    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_9_n_0
    SLICE_X58Y107        LUT6 (Prop_lut6_I1_O)        0.124    17.603 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[19]_i_1/O
                         net (fo=33, routed)          1.082    18.685    u_tinyriscv_core/u_gpr_reg/gpr_rw[30].not_x0.rf_dff/D[19]
    SLICE_X53Y115        FDRE                                         r  u_tinyriscv_core/u_gpr_reg/gpr_rw[30].not_x0.rf_dff/qout_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.482    18.461    u_tinyriscv_core/u_gpr_reg/gpr_rw[30].not_x0.rf_dff/clk_out1
    SLICE_X53Y115        FDRE                                         r  u_tinyriscv_core/u_gpr_reg/gpr_rw[30].not_x0.rf_dff/qout_r_reg[19]/C
                         clock pessimism              0.560    19.021    
                         clock uncertainty           -0.084    18.937    
    SLICE_X53Y115        FDRE (Setup_fdre_C_D)       -0.058    18.879    u_tinyriscv_core/u_gpr_reg/gpr_rw[30].not_x0.rf_dff/qout_r_reg[19]
  -------------------------------------------------------------------
                         required time                         18.879    
                         arrival time                         -18.685    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.202ns  (required time - arrival time)
  Source:                 u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_0/uart_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.561ns  (logic 3.892ns (19.897%)  route 15.669ns (80.103%))
  Logic Levels:           23  (CARRY4=2 LUT2=1 LUT3=1 LUT4=5 LUT5=2 LUT6=12)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 18.582 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.698    -0.842    u_tinyriscv_core/u_idu_exu/info_bus_ff/clk_out1
    SLICE_X74Y111        FDCE                                         r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.324 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/Q
                         net (fo=154, routed)         0.567     0.243    u_tinyriscv_core/u_idu_exu/info_bus_ff/ie_dec_info_bus_o[0]
    SLICE_X75Y111        LUT3 (Prop_lut3_I2_O)        0.124     0.367 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[31]_i_3/O
                         net (fo=187, routed)         1.421     1.788    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_we_o
    SLICE_X80Y110        LUT5 (Prop_lut5_I0_O)        0.124     1.912 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_45/O
                         net (fo=1, routed)           0.282     2.194    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_45_n_0
    SLICE_X80Y110        LUT6 (Prop_lut6_I4_O)        0.124     2.318 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_30/O
                         net (fo=64, routed)          1.126     3.444    u_tinyriscv_core/u_csr_reg/qout_r[0]_i_10__2_1
    SLICE_X79Y116        LUT6 (Prop_lut6_I4_O)        0.124     3.568 r  u_tinyriscv_core/u_csr_reg/qout_r[16]_i_10/O
                         net (fo=1, routed)           0.735     4.303    u_tinyriscv_core/u_csr_reg/qout_r[16]_i_10_n_0
    SLICE_X75Y116        LUT4 (Prop_lut4_I0_O)        0.124     4.427 r  u_tinyriscv_core/u_csr_reg/qout_r[16]_i_9__1/O
                         net (fo=2, routed)           0.546     4.972    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[19]_i_21_0
    SLICE_X71Y116        LUT5 (Prop_lut5_I2_O)        0.124     5.096 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[16]_i_3/O
                         net (fo=6, routed)           0.573     5.669    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/p_0_in[16]
    SLICE_X69Y113        LUT4 (Prop_lut4_I0_O)        0.124     5.793 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_27/O
                         net (fo=4, routed)           0.847     6.641    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_58_n_0
    SLICE_X71Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.297 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.297    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_41_n_0
    SLICE_X71Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.411 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_14/CO[3]
                         net (fo=3, routed)           1.115     8.526    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/op1_ge_op2_signed
    SLICE_X70Y108        LUT6 (Prop_lut6_I5_O)        0.124     8.650 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_16/O
                         net (fo=3, routed)           0.460     9.110    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_16_n_0
    SLICE_X71Y105        LUT6 (Prop_lut6_I4_O)        0.124     9.234 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_7/O
                         net (fo=1, routed)           0.285     9.519    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_7_n_0
    SLICE_X69Y105        LUT6 (Prop_lut6_I0_O)        0.124     9.643 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_4/O
                         net (fo=2, routed)           0.317     9.960    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_4_n_0
    SLICE_X68Y103        LUT6 (Prop_lut6_I1_O)        0.124    10.084 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_2/O
                         net (fo=22, routed)          0.367    10.451    u_tinyriscv_core/u_idu_exu/info_bus_ff/m1_addr_i[0]
    SLICE_X69Y103        LUT6 (Prop_lut6_I2_O)        0.124    10.575 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/cause[31]_i_3/O
                         net (fo=7, routed)           0.466    11.041    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_mem_access_misaligned_o
    SLICE_X70Y100        LUT6 (Prop_lut6_I1_O)        0.124    11.165 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/pc_prev[31]_i_6/O
                         net (fo=3, routed)           0.580    11.745    u_tinyriscv_core/u_idu_exu/info_bus_ff/clint_stall_flag_o
    SLICE_X71Y97         LUT6 (Prop_lut6_I0_O)        0.124    11.869 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/rsp_hasked_r_i_3/O
                         net (fo=58, routed)          0.527    12.396    u_tinyriscv_core/u_idu_exu/info_bus_ff/dm_halt_req_reg
    SLICE_X73Y97         LUT6 (Prop_lut6_I4_O)        0.124    12.520 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_6/O
                         net (fo=11, routed)          0.918    13.438    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/p_0_in[2]
    SLICE_X73Y94         LUT4 (Prop_lut4_I0_O)        0.124    13.562 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_0_i_35/O
                         net (fo=95, routed)          1.045    14.607    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/slave_sel_1
    SLICE_X71Y91         LUT4 (Prop_lut4_I3_O)        0.124    14.731 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[8]_i_3__1/O
                         net (fo=3, routed)           0.683    15.414    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[8]_i_3__1_n_0
    SLICE_X70Y92         LUT6 (Prop_lut6_I3_O)        0.124    15.538 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_5__0/O
                         net (fo=1, routed)           0.640    16.178    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_5__0_n_0
    SLICE_X71Y92         LUT6 (Prop_lut6_I2_O)        0.124    16.302 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_2/O
                         net (fo=2, routed)           0.446    16.747    u_jtag_top/u_jtag_dm/m1_data_i[0]
    SLICE_X71Y92         LUT4 (Prop_lut4_I1_O)        0.124    16.871 r  u_jtag_top/u_jtag_dm/sel_width[1].i_lt_8.ram_reg_0_0_i_64/O
                         net (fo=7, routed)           0.887    17.758    u_tinyriscv_core/u_idu_exu/info_bus_ff/mux_m_data[0]
    SLICE_X82Y92         LUT2 (Prop_lut2_I1_O)        0.124    17.882 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/uart_ctrl[0]_i_1/O
                         net (fo=3, routed)           0.837    18.719    uart_0/D[0]
    SLICE_X80Y91         FDCE                                         r  uart_0/uart_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.602    18.582    uart_0/clk_out1
    SLICE_X80Y91         FDCE                                         r  uart_0/uart_ctrl_reg[0]/C
                         clock pessimism              0.480    19.062    
                         clock uncertainty           -0.084    18.979    
    SLICE_X80Y91         FDCE (Setup_fdce_C_D)       -0.058    18.921    uart_0/uart_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         18.921    
                         arrival time                         -18.719    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (required time - arrival time)
  Source:                 u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv_core/u_gpr_reg/gpr_rw[26].not_x0.rf_dff/qout_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.436ns  (logic 3.768ns (19.387%)  route 15.667ns (80.613%))
  Logic Levels:           22  (CARRY4=2 LUT3=1 LUT4=3 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 18.474 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.698    -0.842    u_tinyriscv_core/u_idu_exu/info_bus_ff/clk_out1
    SLICE_X74Y111        FDCE                                         r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.324 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/Q
                         net (fo=154, routed)         0.567     0.243    u_tinyriscv_core/u_idu_exu/info_bus_ff/ie_dec_info_bus_o[0]
    SLICE_X75Y111        LUT3 (Prop_lut3_I2_O)        0.124     0.367 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[31]_i_3/O
                         net (fo=187, routed)         1.421     1.788    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_we_o
    SLICE_X80Y110        LUT5 (Prop_lut5_I0_O)        0.124     1.912 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_45/O
                         net (fo=1, routed)           0.282     2.194    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_45_n_0
    SLICE_X80Y110        LUT6 (Prop_lut6_I4_O)        0.124     2.318 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_30/O
                         net (fo=64, routed)          1.126     3.444    u_tinyriscv_core/u_csr_reg/qout_r[0]_i_10__2_1
    SLICE_X79Y116        LUT6 (Prop_lut6_I4_O)        0.124     3.568 r  u_tinyriscv_core/u_csr_reg/qout_r[16]_i_10/O
                         net (fo=1, routed)           0.735     4.303    u_tinyriscv_core/u_csr_reg/qout_r[16]_i_10_n_0
    SLICE_X75Y116        LUT4 (Prop_lut4_I0_O)        0.124     4.427 r  u_tinyriscv_core/u_csr_reg/qout_r[16]_i_9__1/O
                         net (fo=2, routed)           0.546     4.972    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[19]_i_21_0
    SLICE_X71Y116        LUT5 (Prop_lut5_I2_O)        0.124     5.096 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[16]_i_3/O
                         net (fo=6, routed)           0.573     5.669    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/p_0_in[16]
    SLICE_X69Y113        LUT4 (Prop_lut4_I0_O)        0.124     5.793 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_27/O
                         net (fo=4, routed)           0.847     6.641    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_58_n_0
    SLICE_X71Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.297 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.297    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_41_n_0
    SLICE_X71Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.411 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_14/CO[3]
                         net (fo=3, routed)           1.115     8.526    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/op1_ge_op2_signed
    SLICE_X70Y108        LUT6 (Prop_lut6_I5_O)        0.124     8.650 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_16/O
                         net (fo=3, routed)           0.460     9.110    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_16_n_0
    SLICE_X71Y105        LUT6 (Prop_lut6_I4_O)        0.124     9.234 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_7/O
                         net (fo=1, routed)           0.285     9.519    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_7_n_0
    SLICE_X69Y105        LUT6 (Prop_lut6_I0_O)        0.124     9.643 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_4/O
                         net (fo=2, routed)           0.317     9.960    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_4_n_0
    SLICE_X68Y103        LUT6 (Prop_lut6_I1_O)        0.124    10.084 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_2/O
                         net (fo=22, routed)          0.367    10.451    u_tinyriscv_core/u_idu_exu/info_bus_ff/m1_addr_i[0]
    SLICE_X69Y103        LUT6 (Prop_lut6_I2_O)        0.124    10.575 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/cause[31]_i_3/O
                         net (fo=7, routed)           0.466    11.041    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_mem_access_misaligned_o
    SLICE_X70Y100        LUT6 (Prop_lut6_I1_O)        0.124    11.165 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/pc_prev[31]_i_6/O
                         net (fo=3, routed)           0.580    11.745    u_tinyriscv_core/u_idu_exu/info_bus_ff/clint_stall_flag_o
    SLICE_X71Y97         LUT6 (Prop_lut6_I0_O)        0.124    11.869 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/rsp_hasked_r_i_3/O
                         net (fo=58, routed)          0.524    12.393    u_tinyriscv_core/u_idu_exu/info_bus_ff/dm_halt_req_reg
    SLICE_X73Y97         LUT6 (Prop_lut6_I4_O)        0.124    12.517 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_7/O
                         net (fo=11, routed)          0.696    13.213    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/p_0_in[3]
    SLICE_X73Y97         LUT4 (Prop_lut4_I0_O)        0.124    13.337 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_2__6/O
                         net (fo=65, routed)          1.085    14.422    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/slave_sel_4
    SLICE_X73Y92         LUT6 (Prop_lut6_I1_O)        0.124    14.546 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[19]_i_2__3/O
                         net (fo=5, routed)           0.561    15.107    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[19]_i_2__3_n_0
    SLICE_X69Y92         LUT5 (Prop_lut5_I3_O)        0.124    15.231 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[3]_i_6/O
                         net (fo=1, routed)           0.971    16.203    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[3]_i_6_n_0
    SLICE_X63Y92         LUT6 (Prop_lut6_I3_O)        0.124    16.327 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[3]_i_2/O
                         net (fo=6, routed)           1.103    17.429    u_tinyriscv_core/u_idu_exu/info_bus_ff/m1_data_i[3]
    SLICE_X56Y103        LUT5 (Prop_lut5_I1_O)        0.124    17.553 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[3]_i_1/O
                         net (fo=33, routed)          1.040    18.593    u_tinyriscv_core/u_gpr_reg/gpr_rw[26].not_x0.rf_dff/D[3]
    SLICE_X47Y109        FDRE                                         r  u_tinyriscv_core/u_gpr_reg/gpr_rw[26].not_x0.rf_dff/qout_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.495    18.474    u_tinyriscv_core/u_gpr_reg/gpr_rw[26].not_x0.rf_dff/clk_out1
    SLICE_X47Y109        FDRE                                         r  u_tinyriscv_core/u_gpr_reg/gpr_rw[26].not_x0.rf_dff/qout_r_reg[3]/C
                         clock pessimism              0.488    18.963    
                         clock uncertainty           -0.084    18.879    
    SLICE_X47Y109        FDRE (Setup_fdre_C_D)       -0.081    18.798    u_tinyriscv_core/u_gpr_reg/gpr_rw[26].not_x0.rf_dff/qout_r_reg[3]
  -------------------------------------------------------------------
                         required time                         18.798    
                         arrival time                         -18.593    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.234ns  (required time - arrival time)
  Source:                 u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv_core/u_gpr_reg/gpr_rw[16].not_x0.rf_dff/qout_r_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.404ns  (logic 3.768ns (19.419%)  route 15.636ns (80.581%))
  Logic Levels:           22  (CARRY4=2 LUT3=1 LUT4=4 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 18.472 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.698    -0.842    u_tinyriscv_core/u_idu_exu/info_bus_ff/clk_out1
    SLICE_X74Y111        FDCE                                         r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.324 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/Q
                         net (fo=154, routed)         0.567     0.243    u_tinyriscv_core/u_idu_exu/info_bus_ff/ie_dec_info_bus_o[0]
    SLICE_X75Y111        LUT3 (Prop_lut3_I2_O)        0.124     0.367 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[31]_i_3/O
                         net (fo=187, routed)         1.421     1.788    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_we_o
    SLICE_X80Y110        LUT5 (Prop_lut5_I0_O)        0.124     1.912 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_45/O
                         net (fo=1, routed)           0.282     2.194    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_45_n_0
    SLICE_X80Y110        LUT6 (Prop_lut6_I4_O)        0.124     2.318 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_30/O
                         net (fo=64, routed)          1.126     3.444    u_tinyriscv_core/u_csr_reg/qout_r[0]_i_10__2_1
    SLICE_X79Y116        LUT6 (Prop_lut6_I4_O)        0.124     3.568 r  u_tinyriscv_core/u_csr_reg/qout_r[16]_i_10/O
                         net (fo=1, routed)           0.735     4.303    u_tinyriscv_core/u_csr_reg/qout_r[16]_i_10_n_0
    SLICE_X75Y116        LUT4 (Prop_lut4_I0_O)        0.124     4.427 r  u_tinyriscv_core/u_csr_reg/qout_r[16]_i_9__1/O
                         net (fo=2, routed)           0.546     4.972    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[19]_i_21_0
    SLICE_X71Y116        LUT5 (Prop_lut5_I2_O)        0.124     5.096 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[16]_i_3/O
                         net (fo=6, routed)           0.573     5.669    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/p_0_in[16]
    SLICE_X69Y113        LUT4 (Prop_lut4_I0_O)        0.124     5.793 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_27/O
                         net (fo=4, routed)           0.847     6.641    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_58_n_0
    SLICE_X71Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.297 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.297    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_41_n_0
    SLICE_X71Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.411 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_14/CO[3]
                         net (fo=3, routed)           1.115     8.526    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/op1_ge_op2_signed
    SLICE_X70Y108        LUT6 (Prop_lut6_I5_O)        0.124     8.650 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_16/O
                         net (fo=3, routed)           0.460     9.110    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_16_n_0
    SLICE_X71Y105        LUT6 (Prop_lut6_I4_O)        0.124     9.234 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_7/O
                         net (fo=1, routed)           0.285     9.519    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_7_n_0
    SLICE_X69Y105        LUT6 (Prop_lut6_I0_O)        0.124     9.643 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_4/O
                         net (fo=2, routed)           0.317     9.960    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_4_n_0
    SLICE_X68Y103        LUT6 (Prop_lut6_I1_O)        0.124    10.084 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_2/O
                         net (fo=22, routed)          0.367    10.451    u_tinyriscv_core/u_idu_exu/info_bus_ff/m1_addr_i[0]
    SLICE_X69Y103        LUT6 (Prop_lut6_I2_O)        0.124    10.575 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/cause[31]_i_3/O
                         net (fo=7, routed)           0.466    11.041    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_mem_access_misaligned_o
    SLICE_X70Y100        LUT6 (Prop_lut6_I1_O)        0.124    11.165 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/pc_prev[31]_i_6/O
                         net (fo=3, routed)           0.580    11.745    u_tinyriscv_core/u_idu_exu/info_bus_ff/clint_stall_flag_o
    SLICE_X71Y97         LUT6 (Prop_lut6_I0_O)        0.124    11.869 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/rsp_hasked_r_i_3/O
                         net (fo=58, routed)          0.524    12.393    u_tinyriscv_core/u_idu_exu/info_bus_ff/dm_halt_req_reg
    SLICE_X73Y97         LUT6 (Prop_lut6_I4_O)        0.124    12.517 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_7/O
                         net (fo=11, routed)          0.718    13.235    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/p_0_in[3]
    SLICE_X72Y97         LUT4 (Prop_lut4_I1_O)        0.124    13.359 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_3/O
                         net (fo=180, routed)         1.253    14.612    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/slave_sel_0
    SLICE_X68Y93         LUT4 (Prop_lut4_I1_O)        0.124    14.736 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_2__3/O
                         net (fo=5, routed)           0.603    15.340    u_tinyriscv_core/u_idu_exu/info_bus_ff/mux_s_data[7]
    SLICE_X68Y94         LUT6 (Prop_lut6_I5_O)        0.124    15.464 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_21/O
                         net (fo=2, routed)           0.568    16.031    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_21_n_0
    SLICE_X68Y95         LUT6 (Prop_lut6_I0_O)        0.124    16.155 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_9/O
                         net (fo=32, routed)          1.237    17.392    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_9_n_0
    SLICE_X58Y106        LUT6 (Prop_lut6_I3_O)        0.124    17.516 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[29]_i_1/O
                         net (fo=33, routed)          1.045    18.562    u_tinyriscv_core/u_gpr_reg/gpr_rw[16].not_x0.rf_dff/D[29]
    SLICE_X48Y112        FDRE                                         r  u_tinyriscv_core/u_gpr_reg/gpr_rw[16].not_x0.rf_dff/qout_r_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.493    18.472    u_tinyriscv_core/u_gpr_reg/gpr_rw[16].not_x0.rf_dff/clk_out1
    SLICE_X48Y112        FDRE                                         r  u_tinyriscv_core/u_gpr_reg/gpr_rw[16].not_x0.rf_dff/qout_r_reg[29]/C
                         clock pessimism              0.488    18.961    
                         clock uncertainty           -0.084    18.877    
    SLICE_X48Y112        FDRE (Setup_fdre_C_D)       -0.081    18.796    u_tinyriscv_core/u_gpr_reg/gpr_rw[16].not_x0.rf_dff/qout_r_reg[29]
  -------------------------------------------------------------------
                         required time                         18.796    
                         arrival time                         -18.562    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.235ns  (required time - arrival time)
  Source:                 u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpio_0/gpio_ctrl_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.508ns  (logic 3.892ns (19.951%)  route 15.616ns (80.049%))
  Logic Levels:           23  (CARRY4=2 LUT3=2 LUT4=4 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 18.572 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.698    -0.842    u_tinyriscv_core/u_idu_exu/info_bus_ff/clk_out1
    SLICE_X74Y111        FDCE                                         r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.324 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/Q
                         net (fo=154, routed)         0.567     0.243    u_tinyriscv_core/u_idu_exu/info_bus_ff/ie_dec_info_bus_o[0]
    SLICE_X75Y111        LUT3 (Prop_lut3_I2_O)        0.124     0.367 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[31]_i_3/O
                         net (fo=187, routed)         1.421     1.788    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_we_o
    SLICE_X80Y110        LUT5 (Prop_lut5_I0_O)        0.124     1.912 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_45/O
                         net (fo=1, routed)           0.282     2.194    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_45_n_0
    SLICE_X80Y110        LUT6 (Prop_lut6_I4_O)        0.124     2.318 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_30/O
                         net (fo=64, routed)          1.126     3.444    u_tinyriscv_core/u_csr_reg/qout_r[0]_i_10__2_1
    SLICE_X79Y116        LUT6 (Prop_lut6_I4_O)        0.124     3.568 r  u_tinyriscv_core/u_csr_reg/qout_r[16]_i_10/O
                         net (fo=1, routed)           0.735     4.303    u_tinyriscv_core/u_csr_reg/qout_r[16]_i_10_n_0
    SLICE_X75Y116        LUT4 (Prop_lut4_I0_O)        0.124     4.427 r  u_tinyriscv_core/u_csr_reg/qout_r[16]_i_9__1/O
                         net (fo=2, routed)           0.546     4.972    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[19]_i_21_0
    SLICE_X71Y116        LUT5 (Prop_lut5_I2_O)        0.124     5.096 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[16]_i_3/O
                         net (fo=6, routed)           0.573     5.669    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/p_0_in[16]
    SLICE_X69Y113        LUT4 (Prop_lut4_I0_O)        0.124     5.793 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_27/O
                         net (fo=4, routed)           0.847     6.641    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_58_n_0
    SLICE_X71Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.297 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.297    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_41_n_0
    SLICE_X71Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.411 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_14/CO[3]
                         net (fo=3, routed)           1.115     8.526    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/op1_ge_op2_signed
    SLICE_X70Y108        LUT6 (Prop_lut6_I5_O)        0.124     8.650 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_16/O
                         net (fo=3, routed)           0.460     9.110    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_16_n_0
    SLICE_X71Y105        LUT6 (Prop_lut6_I4_O)        0.124     9.234 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_7/O
                         net (fo=1, routed)           0.285     9.519    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_7_n_0
    SLICE_X69Y105        LUT6 (Prop_lut6_I0_O)        0.124     9.643 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_4/O
                         net (fo=2, routed)           0.317     9.960    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_4_n_0
    SLICE_X68Y103        LUT6 (Prop_lut6_I1_O)        0.124    10.084 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_2/O
                         net (fo=22, routed)          0.367    10.451    u_tinyriscv_core/u_idu_exu/info_bus_ff/m1_addr_i[0]
    SLICE_X69Y103        LUT6 (Prop_lut6_I2_O)        0.124    10.575 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/cause[31]_i_3/O
                         net (fo=7, routed)           0.466    11.041    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_mem_access_misaligned_o
    SLICE_X70Y100        LUT6 (Prop_lut6_I1_O)        0.124    11.165 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/pc_prev[31]_i_6/O
                         net (fo=3, routed)           0.580    11.745    u_tinyriscv_core/u_idu_exu/info_bus_ff/clint_stall_flag_o
    SLICE_X71Y97         LUT6 (Prop_lut6_I0_O)        0.124    11.869 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/rsp_hasked_r_i_3/O
                         net (fo=58, routed)          0.524    12.393    u_tinyriscv_core/u_idu_exu/info_bus_ff/dm_halt_req_reg
    SLICE_X73Y97         LUT6 (Prop_lut6_I4_O)        0.124    12.517 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_7/O
                         net (fo=11, routed)          0.718    13.235    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/p_0_in[3]
    SLICE_X72Y97         LUT4 (Prop_lut4_I1_O)        0.124    13.359 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_3/O
                         net (fo=180, routed)         1.253    14.612    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/slave_sel_0
    SLICE_X68Y93         LUT4 (Prop_lut4_I1_O)        0.124    14.736 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_2__3/O
                         net (fo=5, routed)           0.603    15.340    u_tinyriscv_core/u_idu_exu/info_bus_ff/mux_s_data[7]
    SLICE_X68Y94         LUT6 (Prop_lut6_I5_O)        0.124    15.464 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_21/O
                         net (fo=2, routed)           0.568    16.031    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_21_n_0
    SLICE_X68Y95         LUT6 (Prop_lut6_I0_O)        0.124    16.155 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_9/O
                         net (fo=32, routed)          0.731    16.886    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_9_n_0
    SLICE_X70Y96         LUT6 (Prop_lut6_I1_O)        0.124    17.010 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_2_0_i_9/O
                         net (fo=3, routed)           0.900    17.910    u_jtag_top/u_jtag_dm/demux_s_data_02[1]
    SLICE_X73Y91         LUT3 (Prop_lut3_I0_O)        0.124    18.034 r  u_jtag_top/u_jtag_dm/timer_value[17]_i_1/O
                         net (fo=2, routed)           0.633    18.666    gpio_0/D[17]
    SLICE_X72Y88         FDCE                                         r  gpio_0/gpio_ctrl_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.592    18.572    gpio_0/clk_out1
    SLICE_X72Y88         FDCE                                         r  gpio_0/gpio_ctrl_reg[17]/C
                         clock pessimism              0.480    19.052    
                         clock uncertainty           -0.084    18.969    
    SLICE_X72Y88         FDCE (Setup_fdce_C_D)       -0.067    18.902    gpio_0/gpio_ctrl_reg[17]
  -------------------------------------------------------------------
                         required time                         18.902    
                         arrival time                         -18.666    
  -------------------------------------------------------------------
                         slack                                  0.235    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_tinyriscv_core/u_ifu/pc_prev_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv_core/u_ifu/pc_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.595    -0.569    u_tinyriscv_core/u_ifu/clk_out1
    SLICE_X79Y102        FDCE                                         r  u_tinyriscv_core/u_ifu/pc_prev_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y102        FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  u_tinyriscv_core/u_ifu/pc_prev_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.341    u_tinyriscv_core/u_idu_exu/info_bus_ff/pc_reg[31][0]
    SLICE_X78Y102        LUT6 (Prop_lut6_I4_O)        0.045    -0.296 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/pc[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.296    u_tinyriscv_core/u_ifu/pc_reg[31]_0[0]
    SLICE_X78Y102        FDCE                                         r  u_tinyriscv_core/u_ifu/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.867    -0.806    u_tinyriscv_core/u_ifu/clk_out1
    SLICE_X78Y102        FDCE                                         r  u_tinyriscv_core/u_ifu/pc_reg[0]/C
                         clock pessimism              0.250    -0.556    
    SLICE_X78Y102        FDCE (Hold_fdce_C_D)         0.120    -0.436    u_tinyriscv_core/u_ifu/pc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 uart_0/rx_q1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_0/rx_start_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.209ns (80.045%)  route 0.052ns (19.955%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.606    -0.558    uart_0/clk_out1
    SLICE_X84Y94         FDCE                                         r  uart_0/rx_q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y94         FDCE (Prop_fdce_C_Q)         0.164    -0.394 r  uart_0/rx_q1_reg/Q
                         net (fo=1, routed)           0.052    -0.342    uart_0/rx_q1
    SLICE_X85Y94         LUT5 (Prop_lut5_I3_O)        0.045    -0.297 r  uart_0/rx_start_i_1/O
                         net (fo=1, routed)           0.000    -0.297    uart_0/rx_start_i_1_n_0
    SLICE_X85Y94         FDCE                                         r  uart_0/rx_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.878    -0.795    uart_0/clk_out1
    SLICE_X85Y94         FDCE                                         r  uart_0/rx_start_reg/C
                         clock pessimism              0.250    -0.545    
    SLICE_X85Y94         FDCE (Hold_fdce_C_D)         0.092    -0.453    uart_0/rx_start_reg
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 u_tinyriscv_core/u_ifu_idu/inst_ff/qout_r_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv_core/u_idu_exu/imm_ff/qout_r_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.189ns (33.626%)  route 0.373ns (66.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.568    -0.596    u_tinyriscv_core/u_ifu_idu/inst_ff/clk_out1
    SLICE_X71Y95         FDCE                                         r  u_tinyriscv_core/u_ifu_idu/inst_ff/qout_r_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  u_tinyriscv_core/u_ifu_idu/inst_ff/qout_r_reg[23]/Q
                         net (fo=7, routed)           0.373    -0.082    u_tinyriscv_core/u_ifu_idu/inst_ff/if_inst_o[23]
    SLICE_X70Y106        LUT4 (Prop_lut4_I2_O)        0.048    -0.034 r  u_tinyriscv_core/u_ifu_idu/inst_ff/qout_r[23]_i_1__6/O
                         net (fo=1, routed)           0.000    -0.034    u_tinyriscv_core/u_idu_exu/imm_ff/qout_r_reg[31]_0[23]
    SLICE_X70Y106        FDCE                                         r  u_tinyriscv_core/u_idu_exu/imm_ff/qout_r_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.834    -0.839    u_tinyriscv_core/u_idu_exu/imm_ff/clk_out1
    SLICE_X70Y106        FDCE                                         r  u_tinyriscv_core/u_idu_exu/imm_ff/qout_r_reg[23]/C
                         clock pessimism              0.509    -0.330    
    SLICE_X70Y106        FDCE (Hold_fdce_C_D)         0.131    -0.199    u_tinyriscv_core/u_idu_exu/imm_ff/qout_r_reg[23]
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/rx_data_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.167%)  route 0.119ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.592    -0.572    u_jtag_top/u_jtag_dm/rx/clk_out1
    SLICE_X85Y119        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y119        FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[0]/Q
                         net (fo=1, routed)           0.119    -0.312    u_jtag_top/u_jtag_dm/rx_n_43
    SLICE_X86Y119        FDRE                                         r  u_jtag_top/u_jtag_dm/rx_data_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.862    -0.810    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X86Y119        FDRE                                         r  u_jtag_top/u_jtag_dm/rx_data_r_reg[0]/C
                         clock pessimism              0.275    -0.535    
    SLICE_X86Y119        FDRE (Hold_fdre_C_D)         0.046    -0.489    u_jtag_top/u_jtag_dm/rx_data_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.778%)  route 0.133ns (41.222%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.600    -0.564    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X85Y106        FDCE                                         r  u_jtag_top/u_jtag_dm/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y106        FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  u_jtag_top/u_jtag_dm/state_reg[1]/Q
                         net (fo=11, routed)          0.133    -0.291    u_jtag_top/u_jtag_dm/state[1]
    SLICE_X84Y106        LUT3 (Prop_lut3_I1_O)        0.048    -0.243 r  u_jtag_top/u_jtag_dm/state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    u_jtag_top/u_jtag_dm/state[2]_i_1_n_0
    SLICE_X84Y106        FDCE                                         r  u_jtag_top/u_jtag_dm/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.871    -0.801    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X84Y106        FDCE                                         r  u_jtag_top/u_jtag_dm/state_reg[2]/C
                         clock pessimism              0.250    -0.551    
    SLICE_X84Y106        FDCE (Hold_fdce_C_D)         0.131    -0.420    u_jtag_top/u_jtag_dm/state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/rx_data_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/dmcontrol_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.945%)  route 0.125ns (47.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.597    -0.567    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X87Y113        FDRE                                         r  u_jtag_top/u_jtag_dm/rx_data_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  u_jtag_top/u_jtag_dm/rx_data_r_reg[6]/Q
                         net (fo=10, routed)          0.125    -0.301    u_jtag_top/u_jtag_dm/rx_data_r_reg_n_0_[6]
    SLICE_X86Y111        FDCE                                         r  u_jtag_top/u_jtag_dm/dmcontrol_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.871    -0.802    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X86Y111        FDCE                                         r  u_jtag_top/u_jtag_dm/dmcontrol_reg[4]/C
                         clock pessimism              0.253    -0.549    
    SLICE_X86Y111        FDCE (Hold_fdce_C_D)         0.070    -0.479    u_jtag_top/u_jtag_dm/dmcontrol_reg[4]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 u_tinyriscv_core/u_ifu/pc_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv_core/u_ifu/pc_prev_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.072%)  route 0.146ns (50.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.584    -0.580    u_tinyriscv_core/u_ifu/clk_out1
    SLICE_X77Y118        FDCE                                         r  u_tinyriscv_core/u_ifu/pc_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y118        FDCE (Prop_fdce_C_Q)         0.141    -0.439 r  u_tinyriscv_core/u_ifu/pc_reg[21]/Q
                         net (fo=3, routed)           0.146    -0.293    u_tinyriscv_core/u_ifu/pc_reg_n_0_[21]
    SLICE_X79Y118        FDCE                                         r  u_tinyriscv_core/u_ifu/pc_prev_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.857    -0.816    u_tinyriscv_core/u_ifu/clk_out1
    SLICE_X79Y118        FDCE                                         r  u_tinyriscv_core/u_ifu/pc_prev_reg[21]/C
                         clock pessimism              0.275    -0.541    
    SLICE_X79Y118        FDCE (Hold_fdce_C_D)         0.070    -0.471    u_tinyriscv_core/u_ifu/pc_prev_reg[21]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 u_tinyriscv_core/u_ifu/pc_dff/qout_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv_core/u_ifu_idu/inst_addr_ff/qout_r_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.187ns (57.168%)  route 0.140ns (42.832%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.594    -0.570    u_tinyriscv_core/u_ifu/pc_dff/clk_out1
    SLICE_X79Y106        FDCE                                         r  u_tinyriscv_core/u_ifu/pc_dff/qout_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y106        FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  u_tinyriscv_core/u_ifu/pc_dff/qout_r_reg[11]/Q
                         net (fo=1, routed)           0.140    -0.289    u_tinyriscv_core/u_ifu/pc_dff/ifetch_pc_o[11]
    SLICE_X78Y106        LUT2 (Prop_lut2_I0_O)        0.046    -0.243 r  u_tinyriscv_core/u_ifu/pc_dff/qout_r[11]_i_1__8/O
                         net (fo=1, routed)           0.000    -0.243    u_tinyriscv_core/u_ifu_idu/inst_addr_ff/qout_r_reg[31]_1[11]
    SLICE_X78Y106        FDCE                                         r  u_tinyriscv_core/u_ifu_idu/inst_addr_ff/qout_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.866    -0.807    u_tinyriscv_core/u_ifu_idu/inst_addr_ff/clk_out1
    SLICE_X78Y106        FDCE                                         r  u_tinyriscv_core/u_ifu_idu/inst_addr_ff/qout_r_reg[11]/C
                         clock pessimism              0.250    -0.557    
    SLICE_X78Y106        FDCE (Hold_fdce_C_D)         0.131    -0.426    u_tinyriscv_core/u_ifu_idu/inst_addr_ff/qout_r_reg[11]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 u_tinyriscv_core/u_ifu/pc_dff/qout_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv_core/u_ifu_idu/inst_addr_ff/qout_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.187ns (57.168%)  route 0.140ns (42.832%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.594    -0.570    u_tinyriscv_core/u_ifu/pc_dff/clk_out1
    SLICE_X79Y104        FDCE                                         r  u_tinyriscv_core/u_ifu/pc_dff/qout_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y104        FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  u_tinyriscv_core/u_ifu/pc_dff/qout_r_reg[1]/Q
                         net (fo=1, routed)           0.140    -0.289    u_tinyriscv_core/u_ifu/pc_dff/ifetch_pc_o[1]
    SLICE_X78Y104        LUT2 (Prop_lut2_I0_O)        0.046    -0.243 r  u_tinyriscv_core/u_ifu/pc_dff/qout_r[1]_i_1__8/O
                         net (fo=1, routed)           0.000    -0.243    u_tinyriscv_core/u_ifu_idu/inst_addr_ff/qout_r_reg[31]_1[1]
    SLICE_X78Y104        FDCE                                         r  u_tinyriscv_core/u_ifu_idu/inst_addr_ff/qout_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.866    -0.807    u_tinyriscv_core/u_ifu_idu/inst_addr_ff/clk_out1
    SLICE_X78Y104        FDCE                                         r  u_tinyriscv_core/u_ifu_idu/inst_addr_ff/qout_r_reg[1]/C
                         clock pessimism              0.250    -0.557    
    SLICE_X78Y104        FDCE (Hold_fdce_C_D)         0.131    -0.426    u_tinyriscv_core/u_ifu_idu/inst_addr_ff/qout_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/need_resp_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.600    -0.564    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X85Y106        FDCE                                         r  u_jtag_top/u_jtag_dm/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y106        FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  u_jtag_top/u_jtag_dm/state_reg[1]/Q
                         net (fo=11, routed)          0.133    -0.291    u_jtag_top/u_jtag_dm/state[1]
    SLICE_X84Y106        LUT4 (Prop_lut4_I1_O)        0.045    -0.246 r  u_jtag_top/u_jtag_dm/need_resp_i_1/O
                         net (fo=1, routed)           0.000    -0.246    u_jtag_top/u_jtag_dm/need_resp_i_1_n_0
    SLICE_X84Y106        FDCE                                         r  u_jtag_top/u_jtag_dm/need_resp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.871    -0.801    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X84Y106        FDCE                                         r  u_jtag_top/u_jtag_dm/need_resp_reg/C
                         clock pessimism              0.250    -0.551    
    SLICE_X84Y106        FDCE (Hold_fdce_C_D)         0.120    -0.431    u_jtag_top/u_jtag_dm/need_resp_reg
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X3Y17     u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y20     u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X3Y18     u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y17     u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y19     u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y18     u_ram/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y17     u_ram/u_gen_ram/sel_width[1].i_lt_8.ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y18     u_ram/u_gen_ram/sel_width[1].i_lt_8.ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y19     u_ram/u_gen_ram/sel_width[1].i_lt_8.ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y15     u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X78Y86     gpio_0/data_r_reg[21]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X78Y87     gpio_0/data_r_reg[24]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X76Y89     gpio_0/data_r_reg[27]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X78Y87     gpio_0/data_r_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X79Y87     gpio_0/data_r_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X78Y87     gpio_0/data_r_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X76Y87     gpio_0/data_r_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X77Y88     gpio_0/gpio_ctrl_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X72Y88     gpio_0/gpio_ctrl_reg[17]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X72Y88     gpio_0/gpio_ctrl_reg[19]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X79Y88     gpio_0/data_r_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X79Y88     gpio_0/data_r_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X75Y85     gpio_0/data_r_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X74Y86     gpio_0/data_r_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X74Y86     gpio_0/data_r_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X75Y86     gpio_0/data_r_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X76Y86     gpio_0/data_r_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X75Y85     gpio_0/data_r_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X77Y86     gpio_0/data_r_reg[16]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X77Y86     gpio_0/data_r_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100M_to_50M/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_100M_to_50M/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_100M_to_50M/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_100M_to_50M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_100M_to_50M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_100M_to_50M/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_100M_to_50M/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_100M_to_50M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_100M_to_50M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_100M_to_50M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_100M_to_50M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_100M_to_50M/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (required time - arrival time)
  Source:                 u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ram/u_gen_ram/sel_width[1].i_lt_8.ram_reg_2/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.445ns  (logic 3.892ns (20.016%)  route 15.553ns (79.984%))
  Logic Levels:           23  (CARRY4=2 LUT3=1 LUT4=5 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 18.533 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.698    -0.842    u_tinyriscv_core/u_idu_exu/info_bus_ff/clk_out1
    SLICE_X74Y111        FDCE                                         r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.324 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/Q
                         net (fo=154, routed)         0.567     0.243    u_tinyriscv_core/u_idu_exu/info_bus_ff/ie_dec_info_bus_o[0]
    SLICE_X75Y111        LUT3 (Prop_lut3_I2_O)        0.124     0.367 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[31]_i_3/O
                         net (fo=187, routed)         1.421     1.788    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_we_o
    SLICE_X80Y110        LUT5 (Prop_lut5_I0_O)        0.124     1.912 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_45/O
                         net (fo=1, routed)           0.282     2.194    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_45_n_0
    SLICE_X80Y110        LUT6 (Prop_lut6_I4_O)        0.124     2.318 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_30/O
                         net (fo=64, routed)          1.126     3.444    u_tinyriscv_core/u_csr_reg/qout_r[0]_i_10__2_1
    SLICE_X79Y116        LUT6 (Prop_lut6_I4_O)        0.124     3.568 r  u_tinyriscv_core/u_csr_reg/qout_r[16]_i_10/O
                         net (fo=1, routed)           0.735     4.303    u_tinyriscv_core/u_csr_reg/qout_r[16]_i_10_n_0
    SLICE_X75Y116        LUT4 (Prop_lut4_I0_O)        0.124     4.427 r  u_tinyriscv_core/u_csr_reg/qout_r[16]_i_9__1/O
                         net (fo=2, routed)           0.546     4.972    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[19]_i_21_0
    SLICE_X71Y116        LUT5 (Prop_lut5_I2_O)        0.124     5.096 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[16]_i_3/O
                         net (fo=6, routed)           0.573     5.669    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/p_0_in[16]
    SLICE_X69Y113        LUT4 (Prop_lut4_I0_O)        0.124     5.793 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_27/O
                         net (fo=4, routed)           0.847     6.641    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_58_n_0
    SLICE_X71Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.297 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.297    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_41_n_0
    SLICE_X71Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.411 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_14/CO[3]
                         net (fo=3, routed)           1.115     8.526    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/op1_ge_op2_signed
    SLICE_X70Y108        LUT6 (Prop_lut6_I5_O)        0.124     8.650 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_16/O
                         net (fo=3, routed)           0.460     9.110    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_16_n_0
    SLICE_X71Y105        LUT6 (Prop_lut6_I4_O)        0.124     9.234 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_7/O
                         net (fo=1, routed)           0.285     9.519    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_7_n_0
    SLICE_X69Y105        LUT6 (Prop_lut6_I0_O)        0.124     9.643 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_4/O
                         net (fo=2, routed)           0.317     9.960    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_4_n_0
    SLICE_X68Y103        LUT6 (Prop_lut6_I1_O)        0.124    10.084 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_2/O
                         net (fo=22, routed)          0.367    10.451    u_tinyriscv_core/u_idu_exu/info_bus_ff/m1_addr_i[0]
    SLICE_X69Y103        LUT6 (Prop_lut6_I2_O)        0.124    10.575 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/cause[31]_i_3/O
                         net (fo=7, routed)           0.466    11.041    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_mem_access_misaligned_o
    SLICE_X70Y100        LUT6 (Prop_lut6_I1_O)        0.124    11.165 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/pc_prev[31]_i_6/O
                         net (fo=3, routed)           0.580    11.745    u_tinyriscv_core/u_idu_exu/info_bus_ff/clint_stall_flag_o
    SLICE_X71Y97         LUT6 (Prop_lut6_I0_O)        0.124    11.869 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/rsp_hasked_r_i_3/O
                         net (fo=58, routed)          0.524    12.393    u_tinyriscv_core/u_idu_exu/info_bus_ff/dm_halt_req_reg
    SLICE_X73Y97         LUT6 (Prop_lut6_I4_O)        0.124    12.517 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_7/O
                         net (fo=11, routed)          0.718    13.235    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/p_0_in[3]
    SLICE_X72Y97         LUT4 (Prop_lut4_I1_O)        0.124    13.359 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_3/O
                         net (fo=180, routed)         1.253    14.612    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/slave_sel_0
    SLICE_X68Y93         LUT4 (Prop_lut4_I1_O)        0.124    14.736 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_2__3/O
                         net (fo=5, routed)           0.603    15.340    u_tinyriscv_core/u_idu_exu/info_bus_ff/mux_s_data[7]
    SLICE_X68Y94         LUT6 (Prop_lut6_I5_O)        0.124    15.464 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_21/O
                         net (fo=2, routed)           0.568    16.031    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_21_n_0
    SLICE_X68Y95         LUT6 (Prop_lut6_I0_O)        0.124    16.155 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_9/O
                         net (fo=32, routed)          1.023    17.178    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_9_n_0
    SLICE_X74Y91         LUT6 (Prop_lut6_I1_O)        0.124    17.302 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_2_1_i_5/O
                         net (fo=3, routed)           0.729    18.031    u_tinyriscv_core/u_idu_exu/info_bus_ff/demux_s_data_02[6]
    SLICE_X65Y91         LUT4 (Prop_lut4_I1_O)        0.124    18.155 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_2_i_3/O
                         net (fo=1, routed)           0.447    18.602    u_ram/u_gen_ram/data_i[22]
    RAMB36_X1Y18         RAMB36E1                                     r  u_ram/u_gen_ram/sel_width[1].i_lt_8.ram_reg_2/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.554    18.533    u_ram/u_gen_ram/clk_out1
    RAMB36_X1Y18         RAMB36E1                                     r  u_ram/u_gen_ram/sel_width[1].i_lt_8.ram_reg_2/CLKARDCLK
                         clock pessimism              0.480    19.014    
                         clock uncertainty           -0.082    18.932    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.241    18.691    u_ram/u_gen_ram/sel_width[1].i_lt_8.ram_reg_2
  -------------------------------------------------------------------
                         required time                         18.691    
                         arrival time                         -18.602    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.141ns  (required time - arrival time)
  Source:                 u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpio_0/gpio_ctrl_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.607ns  (logic 3.892ns (19.850%)  route 15.715ns (80.150%))
  Logic Levels:           23  (CARRY4=2 LUT3=1 LUT4=5 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 18.574 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.698    -0.842    u_tinyriscv_core/u_idu_exu/info_bus_ff/clk_out1
    SLICE_X74Y111        FDCE                                         r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.324 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/Q
                         net (fo=154, routed)         0.567     0.243    u_tinyriscv_core/u_idu_exu/info_bus_ff/ie_dec_info_bus_o[0]
    SLICE_X75Y111        LUT3 (Prop_lut3_I2_O)        0.124     0.367 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[31]_i_3/O
                         net (fo=187, routed)         1.421     1.788    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_we_o
    SLICE_X80Y110        LUT5 (Prop_lut5_I0_O)        0.124     1.912 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_45/O
                         net (fo=1, routed)           0.282     2.194    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_45_n_0
    SLICE_X80Y110        LUT6 (Prop_lut6_I4_O)        0.124     2.318 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_30/O
                         net (fo=64, routed)          1.126     3.444    u_tinyriscv_core/u_csr_reg/qout_r[0]_i_10__2_1
    SLICE_X79Y116        LUT6 (Prop_lut6_I4_O)        0.124     3.568 r  u_tinyriscv_core/u_csr_reg/qout_r[16]_i_10/O
                         net (fo=1, routed)           0.735     4.303    u_tinyriscv_core/u_csr_reg/qout_r[16]_i_10_n_0
    SLICE_X75Y116        LUT4 (Prop_lut4_I0_O)        0.124     4.427 r  u_tinyriscv_core/u_csr_reg/qout_r[16]_i_9__1/O
                         net (fo=2, routed)           0.546     4.972    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[19]_i_21_0
    SLICE_X71Y116        LUT5 (Prop_lut5_I2_O)        0.124     5.096 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[16]_i_3/O
                         net (fo=6, routed)           0.573     5.669    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/p_0_in[16]
    SLICE_X69Y113        LUT4 (Prop_lut4_I0_O)        0.124     5.793 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_27/O
                         net (fo=4, routed)           0.847     6.641    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_58_n_0
    SLICE_X71Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.297 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.297    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_41_n_0
    SLICE_X71Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.411 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_14/CO[3]
                         net (fo=3, routed)           1.115     8.526    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/op1_ge_op2_signed
    SLICE_X70Y108        LUT6 (Prop_lut6_I5_O)        0.124     8.650 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_16/O
                         net (fo=3, routed)           0.460     9.110    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_16_n_0
    SLICE_X71Y105        LUT6 (Prop_lut6_I4_O)        0.124     9.234 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_7/O
                         net (fo=1, routed)           0.285     9.519    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_7_n_0
    SLICE_X69Y105        LUT6 (Prop_lut6_I0_O)        0.124     9.643 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_4/O
                         net (fo=2, routed)           0.317     9.960    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_4_n_0
    SLICE_X68Y103        LUT6 (Prop_lut6_I1_O)        0.124    10.084 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_2/O
                         net (fo=22, routed)          0.367    10.451    u_tinyriscv_core/u_idu_exu/info_bus_ff/m1_addr_i[0]
    SLICE_X69Y103        LUT6 (Prop_lut6_I2_O)        0.124    10.575 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/cause[31]_i_3/O
                         net (fo=7, routed)           0.466    11.041    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_mem_access_misaligned_o
    SLICE_X70Y100        LUT6 (Prop_lut6_I1_O)        0.124    11.165 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/pc_prev[31]_i_6/O
                         net (fo=3, routed)           0.580    11.745    u_tinyriscv_core/u_idu_exu/info_bus_ff/clint_stall_flag_o
    SLICE_X71Y97         LUT6 (Prop_lut6_I0_O)        0.124    11.869 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/rsp_hasked_r_i_3/O
                         net (fo=58, routed)          0.524    12.393    u_tinyriscv_core/u_idu_exu/info_bus_ff/dm_halt_req_reg
    SLICE_X73Y97         LUT6 (Prop_lut6_I4_O)        0.124    12.517 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_7/O
                         net (fo=11, routed)          0.718    13.235    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/p_0_in[3]
    SLICE_X72Y97         LUT4 (Prop_lut4_I1_O)        0.124    13.359 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_3/O
                         net (fo=180, routed)         1.253    14.612    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/slave_sel_0
    SLICE_X68Y93         LUT4 (Prop_lut4_I1_O)        0.124    14.736 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_2__3/O
                         net (fo=5, routed)           0.603    15.340    u_tinyriscv_core/u_idu_exu/info_bus_ff/mux_s_data[7]
    SLICE_X68Y94         LUT6 (Prop_lut6_I5_O)        0.124    15.464 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_21/O
                         net (fo=2, routed)           0.568    16.031    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_21_n_0
    SLICE_X68Y95         LUT6 (Prop_lut6_I0_O)        0.124    16.155 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_9/O
                         net (fo=32, routed)          0.926    17.081    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_9_n_0
    SLICE_X69Y97         LUT6 (Prop_lut6_I0_O)        0.124    17.205 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_3_1_i_7/O
                         net (fo=3, routed)           0.561    17.767    u_jtag_top/u_jtag_dm/m1_data_i[15]
    SLICE_X72Y96         LUT4 (Prop_lut4_I2_O)        0.124    17.891 r  u_jtag_top/u_jtag_dm/timer_value[29]_i_1/O
                         net (fo=2, routed)           0.874    18.765    gpio_0/D[29]
    SLICE_X72Y91         FDCE                                         r  gpio_0/gpio_ctrl_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.594    18.574    gpio_0/clk_out1
    SLICE_X72Y91         FDCE                                         r  gpio_0/gpio_ctrl_reg[29]/C
                         clock pessimism              0.480    19.054    
                         clock uncertainty           -0.082    18.973    
    SLICE_X72Y91         FDCE (Setup_fdce_C_D)       -0.067    18.906    gpio_0/gpio_ctrl_reg[29]
  -------------------------------------------------------------------
                         required time                         18.906    
                         arrival time                         -18.765    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.150ns  (required time - arrival time)
  Source:                 u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.456ns  (logic 3.892ns (20.004%)  route 15.564ns (79.996%))
  Logic Levels:           23  (CARRY4=2 LUT2=1 LUT3=1 LUT4=5 LUT5=2 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 18.605 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.698    -0.842    u_tinyriscv_core/u_idu_exu/info_bus_ff/clk_out1
    SLICE_X74Y111        FDCE                                         r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.324 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/Q
                         net (fo=154, routed)         0.567     0.243    u_tinyriscv_core/u_idu_exu/info_bus_ff/ie_dec_info_bus_o[0]
    SLICE_X75Y111        LUT3 (Prop_lut3_I2_O)        0.124     0.367 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[31]_i_3/O
                         net (fo=187, routed)         1.421     1.788    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_we_o
    SLICE_X80Y110        LUT5 (Prop_lut5_I0_O)        0.124     1.912 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_45/O
                         net (fo=1, routed)           0.282     2.194    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_45_n_0
    SLICE_X80Y110        LUT6 (Prop_lut6_I4_O)        0.124     2.318 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_30/O
                         net (fo=64, routed)          1.126     3.444    u_tinyriscv_core/u_csr_reg/qout_r[0]_i_10__2_1
    SLICE_X79Y116        LUT6 (Prop_lut6_I4_O)        0.124     3.568 r  u_tinyriscv_core/u_csr_reg/qout_r[16]_i_10/O
                         net (fo=1, routed)           0.735     4.303    u_tinyriscv_core/u_csr_reg/qout_r[16]_i_10_n_0
    SLICE_X75Y116        LUT4 (Prop_lut4_I0_O)        0.124     4.427 r  u_tinyriscv_core/u_csr_reg/qout_r[16]_i_9__1/O
                         net (fo=2, routed)           0.546     4.972    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[19]_i_21_0
    SLICE_X71Y116        LUT5 (Prop_lut5_I2_O)        0.124     5.096 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[16]_i_3/O
                         net (fo=6, routed)           0.573     5.669    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/p_0_in[16]
    SLICE_X69Y113        LUT4 (Prop_lut4_I0_O)        0.124     5.793 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_27/O
                         net (fo=4, routed)           0.847     6.641    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_58_n_0
    SLICE_X71Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.297 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.297    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_41_n_0
    SLICE_X71Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.411 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_14/CO[3]
                         net (fo=3, routed)           1.115     8.526    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/op1_ge_op2_signed
    SLICE_X70Y108        LUT6 (Prop_lut6_I5_O)        0.124     8.650 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_16/O
                         net (fo=3, routed)           0.460     9.110    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_16_n_0
    SLICE_X71Y105        LUT6 (Prop_lut6_I4_O)        0.124     9.234 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_7/O
                         net (fo=1, routed)           0.285     9.519    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_7_n_0
    SLICE_X69Y105        LUT6 (Prop_lut6_I0_O)        0.124     9.643 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_4/O
                         net (fo=2, routed)           0.317     9.960    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_4_n_0
    SLICE_X68Y103        LUT6 (Prop_lut6_I1_O)        0.124    10.084 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_2/O
                         net (fo=22, routed)          0.367    10.451    u_tinyriscv_core/u_idu_exu/info_bus_ff/m1_addr_i[0]
    SLICE_X69Y103        LUT6 (Prop_lut6_I2_O)        0.124    10.575 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/cause[31]_i_3/O
                         net (fo=7, routed)           0.466    11.041    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_mem_access_misaligned_o
    SLICE_X70Y100        LUT6 (Prop_lut6_I1_O)        0.124    11.165 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/pc_prev[31]_i_6/O
                         net (fo=3, routed)           0.580    11.745    u_tinyriscv_core/u_idu_exu/info_bus_ff/clint_stall_flag_o
    SLICE_X71Y97         LUT6 (Prop_lut6_I0_O)        0.124    11.869 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/rsp_hasked_r_i_3/O
                         net (fo=58, routed)          0.527    12.396    u_tinyriscv_core/u_idu_exu/info_bus_ff/dm_halt_req_reg
    SLICE_X73Y97         LUT6 (Prop_lut6_I4_O)        0.124    12.520 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_6/O
                         net (fo=11, routed)          0.918    13.438    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/p_0_in[2]
    SLICE_X73Y94         LUT4 (Prop_lut4_I0_O)        0.124    13.562 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_0_i_35/O
                         net (fo=95, routed)          1.045    14.607    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/slave_sel_1
    SLICE_X71Y91         LUT4 (Prop_lut4_I3_O)        0.124    14.731 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[8]_i_3__1/O
                         net (fo=3, routed)           0.683    15.414    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[8]_i_3__1_n_0
    SLICE_X70Y92         LUT6 (Prop_lut6_I3_O)        0.124    15.538 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_5__0/O
                         net (fo=1, routed)           0.640    16.178    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_5__0_n_0
    SLICE_X71Y92         LUT6 (Prop_lut6_I2_O)        0.124    16.302 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_2/O
                         net (fo=2, routed)           0.446    16.747    u_jtag_top/u_jtag_dm/m1_data_i[0]
    SLICE_X71Y92         LUT4 (Prop_lut4_I1_O)        0.124    16.871 r  u_jtag_top/u_jtag_dm/sel_width[1].i_lt_8.ram_reg_0_0_i_64/O
                         net (fo=7, routed)           1.095    17.967    u_tinyriscv_core/u_idu_exu/info_bus_ff/mux_m_data[0]
    SLICE_X72Y76         LUT2 (Prop_lut2_I1_O)        0.124    18.091 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_0_0_i_31/O
                         net (fo=1, routed)           0.523    18.614    u_rom/u_gen_ram/data_i[0]
    RAMB36_X2Y15         RAMB36E1                                     r  u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.626    18.605    u_rom/u_gen_ram/clk
    RAMB36_X2Y15         RAMB36E1                                     r  u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0_0/CLKARDCLK
                         clock pessimism              0.480    19.086    
                         clock uncertainty           -0.082    19.004    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    18.763    u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0_0
  -------------------------------------------------------------------
                         required time                         18.763    
                         arrival time                         -18.614    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.182ns  (required time - arrival time)
  Source:                 u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv_core/u_gpr_reg/gpr_rw[18].not_x0.rf_dff/qout_r_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.569ns  (logic 3.768ns (19.255%)  route 15.801ns (80.745%))
  Logic Levels:           22  (CARRY4=2 LUT3=1 LUT4=4 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 18.461 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.698    -0.842    u_tinyriscv_core/u_idu_exu/info_bus_ff/clk_out1
    SLICE_X74Y111        FDCE                                         r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.324 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/Q
                         net (fo=154, routed)         0.567     0.243    u_tinyriscv_core/u_idu_exu/info_bus_ff/ie_dec_info_bus_o[0]
    SLICE_X75Y111        LUT3 (Prop_lut3_I2_O)        0.124     0.367 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[31]_i_3/O
                         net (fo=187, routed)         1.421     1.788    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_we_o
    SLICE_X80Y110        LUT5 (Prop_lut5_I0_O)        0.124     1.912 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_45/O
                         net (fo=1, routed)           0.282     2.194    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_45_n_0
    SLICE_X80Y110        LUT6 (Prop_lut6_I4_O)        0.124     2.318 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_30/O
                         net (fo=64, routed)          1.126     3.444    u_tinyriscv_core/u_csr_reg/qout_r[0]_i_10__2_1
    SLICE_X79Y116        LUT6 (Prop_lut6_I4_O)        0.124     3.568 r  u_tinyriscv_core/u_csr_reg/qout_r[16]_i_10/O
                         net (fo=1, routed)           0.735     4.303    u_tinyriscv_core/u_csr_reg/qout_r[16]_i_10_n_0
    SLICE_X75Y116        LUT4 (Prop_lut4_I0_O)        0.124     4.427 r  u_tinyriscv_core/u_csr_reg/qout_r[16]_i_9__1/O
                         net (fo=2, routed)           0.546     4.972    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[19]_i_21_0
    SLICE_X71Y116        LUT5 (Prop_lut5_I2_O)        0.124     5.096 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[16]_i_3/O
                         net (fo=6, routed)           0.573     5.669    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/p_0_in[16]
    SLICE_X69Y113        LUT4 (Prop_lut4_I0_O)        0.124     5.793 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_27/O
                         net (fo=4, routed)           0.847     6.641    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_58_n_0
    SLICE_X71Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.297 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.297    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_41_n_0
    SLICE_X71Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.411 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_14/CO[3]
                         net (fo=3, routed)           1.115     8.526    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/op1_ge_op2_signed
    SLICE_X70Y108        LUT6 (Prop_lut6_I5_O)        0.124     8.650 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_16/O
                         net (fo=3, routed)           0.460     9.110    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_16_n_0
    SLICE_X71Y105        LUT6 (Prop_lut6_I4_O)        0.124     9.234 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_7/O
                         net (fo=1, routed)           0.285     9.519    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_7_n_0
    SLICE_X69Y105        LUT6 (Prop_lut6_I0_O)        0.124     9.643 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_4/O
                         net (fo=2, routed)           0.317     9.960    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_4_n_0
    SLICE_X68Y103        LUT6 (Prop_lut6_I1_O)        0.124    10.084 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_2/O
                         net (fo=22, routed)          0.367    10.451    u_tinyriscv_core/u_idu_exu/info_bus_ff/m1_addr_i[0]
    SLICE_X69Y103        LUT6 (Prop_lut6_I2_O)        0.124    10.575 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/cause[31]_i_3/O
                         net (fo=7, routed)           0.466    11.041    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_mem_access_misaligned_o
    SLICE_X70Y100        LUT6 (Prop_lut6_I1_O)        0.124    11.165 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/pc_prev[31]_i_6/O
                         net (fo=3, routed)           0.580    11.745    u_tinyriscv_core/u_idu_exu/info_bus_ff/clint_stall_flag_o
    SLICE_X71Y97         LUT6 (Prop_lut6_I0_O)        0.124    11.869 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/rsp_hasked_r_i_3/O
                         net (fo=58, routed)          0.524    12.393    u_tinyriscv_core/u_idu_exu/info_bus_ff/dm_halt_req_reg
    SLICE_X73Y97         LUT6 (Prop_lut6_I4_O)        0.124    12.517 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_7/O
                         net (fo=11, routed)          0.718    13.235    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/p_0_in[3]
    SLICE_X72Y97         LUT4 (Prop_lut4_I1_O)        0.124    13.359 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_3/O
                         net (fo=180, routed)         1.253    14.612    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/slave_sel_0
    SLICE_X68Y93         LUT4 (Prop_lut4_I1_O)        0.124    14.736 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_2__3/O
                         net (fo=5, routed)           0.603    15.340    u_tinyriscv_core/u_idu_exu/info_bus_ff/mux_s_data[7]
    SLICE_X68Y94         LUT6 (Prop_lut6_I5_O)        0.124    15.464 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_21/O
                         net (fo=2, routed)           0.568    16.031    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_21_n_0
    SLICE_X68Y95         LUT6 (Prop_lut6_I0_O)        0.124    16.155 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_9/O
                         net (fo=32, routed)          1.354    17.509    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_9_n_0
    SLICE_X58Y109        LUT6 (Prop_lut6_I1_O)        0.124    17.633 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[18]_i_1/O
                         net (fo=33, routed)          1.093    18.726    u_tinyriscv_core/u_gpr_reg/gpr_rw[18].not_x0.rf_dff/D[18]
    SLICE_X60Y119        FDRE                                         r  u_tinyriscv_core/u_gpr_reg/gpr_rw[18].not_x0.rf_dff/qout_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.482    18.461    u_tinyriscv_core/u_gpr_reg/gpr_rw[18].not_x0.rf_dff/clk_out1
    SLICE_X60Y119        FDRE                                         r  u_tinyriscv_core/u_gpr_reg/gpr_rw[18].not_x0.rf_dff/qout_r_reg[18]/C
                         clock pessimism              0.560    19.021    
                         clock uncertainty           -0.082    18.939    
    SLICE_X60Y119        FDRE (Setup_fdre_C_D)       -0.031    18.908    u_tinyriscv_core/u_gpr_reg/gpr_rw[18].not_x0.rf_dff/qout_r_reg[18]
  -------------------------------------------------------------------
                         required time                         18.908    
                         arrival time                         -18.726    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.186ns  (required time - arrival time)
  Source:                 u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv_core/u_gpr_reg/gpr_rw[28].not_x0.rf_dff/qout_r_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.535ns  (logic 3.768ns (19.289%)  route 15.767ns (80.711%))
  Logic Levels:           22  (CARRY4=2 LUT3=1 LUT4=4 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 18.459 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.698    -0.842    u_tinyriscv_core/u_idu_exu/info_bus_ff/clk_out1
    SLICE_X74Y111        FDCE                                         r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.324 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/Q
                         net (fo=154, routed)         0.567     0.243    u_tinyriscv_core/u_idu_exu/info_bus_ff/ie_dec_info_bus_o[0]
    SLICE_X75Y111        LUT3 (Prop_lut3_I2_O)        0.124     0.367 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[31]_i_3/O
                         net (fo=187, routed)         1.421     1.788    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_we_o
    SLICE_X80Y110        LUT5 (Prop_lut5_I0_O)        0.124     1.912 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_45/O
                         net (fo=1, routed)           0.282     2.194    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_45_n_0
    SLICE_X80Y110        LUT6 (Prop_lut6_I4_O)        0.124     2.318 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_30/O
                         net (fo=64, routed)          1.126     3.444    u_tinyriscv_core/u_csr_reg/qout_r[0]_i_10__2_1
    SLICE_X79Y116        LUT6 (Prop_lut6_I4_O)        0.124     3.568 r  u_tinyriscv_core/u_csr_reg/qout_r[16]_i_10/O
                         net (fo=1, routed)           0.735     4.303    u_tinyriscv_core/u_csr_reg/qout_r[16]_i_10_n_0
    SLICE_X75Y116        LUT4 (Prop_lut4_I0_O)        0.124     4.427 r  u_tinyriscv_core/u_csr_reg/qout_r[16]_i_9__1/O
                         net (fo=2, routed)           0.546     4.972    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[19]_i_21_0
    SLICE_X71Y116        LUT5 (Prop_lut5_I2_O)        0.124     5.096 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[16]_i_3/O
                         net (fo=6, routed)           0.573     5.669    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/p_0_in[16]
    SLICE_X69Y113        LUT4 (Prop_lut4_I0_O)        0.124     5.793 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_27/O
                         net (fo=4, routed)           0.847     6.641    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_58_n_0
    SLICE_X71Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.297 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.297    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_41_n_0
    SLICE_X71Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.411 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_14/CO[3]
                         net (fo=3, routed)           1.115     8.526    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/op1_ge_op2_signed
    SLICE_X70Y108        LUT6 (Prop_lut6_I5_O)        0.124     8.650 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_16/O
                         net (fo=3, routed)           0.460     9.110    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_16_n_0
    SLICE_X71Y105        LUT6 (Prop_lut6_I4_O)        0.124     9.234 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_7/O
                         net (fo=1, routed)           0.285     9.519    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_7_n_0
    SLICE_X69Y105        LUT6 (Prop_lut6_I0_O)        0.124     9.643 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_4/O
                         net (fo=2, routed)           0.317     9.960    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_4_n_0
    SLICE_X68Y103        LUT6 (Prop_lut6_I1_O)        0.124    10.084 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_2/O
                         net (fo=22, routed)          0.367    10.451    u_tinyriscv_core/u_idu_exu/info_bus_ff/m1_addr_i[0]
    SLICE_X69Y103        LUT6 (Prop_lut6_I2_O)        0.124    10.575 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/cause[31]_i_3/O
                         net (fo=7, routed)           0.466    11.041    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_mem_access_misaligned_o
    SLICE_X70Y100        LUT6 (Prop_lut6_I1_O)        0.124    11.165 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/pc_prev[31]_i_6/O
                         net (fo=3, routed)           0.580    11.745    u_tinyriscv_core/u_idu_exu/info_bus_ff/clint_stall_flag_o
    SLICE_X71Y97         LUT6 (Prop_lut6_I0_O)        0.124    11.869 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/rsp_hasked_r_i_3/O
                         net (fo=58, routed)          0.524    12.393    u_tinyriscv_core/u_idu_exu/info_bus_ff/dm_halt_req_reg
    SLICE_X73Y97         LUT6 (Prop_lut6_I4_O)        0.124    12.517 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_7/O
                         net (fo=11, routed)          0.718    13.235    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/p_0_in[3]
    SLICE_X72Y97         LUT4 (Prop_lut4_I1_O)        0.124    13.359 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_3/O
                         net (fo=180, routed)         1.253    14.612    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/slave_sel_0
    SLICE_X68Y93         LUT4 (Prop_lut4_I1_O)        0.124    14.736 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_2__3/O
                         net (fo=5, routed)           0.603    15.340    u_tinyriscv_core/u_idu_exu/info_bus_ff/mux_s_data[7]
    SLICE_X68Y94         LUT6 (Prop_lut6_I5_O)        0.124    15.464 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_21/O
                         net (fo=2, routed)           0.568    16.031    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_21_n_0
    SLICE_X68Y95         LUT6 (Prop_lut6_I0_O)        0.124    16.155 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_9/O
                         net (fo=32, routed)          1.324    17.479    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_9_n_0
    SLICE_X58Y107        LUT6 (Prop_lut6_I1_O)        0.124    17.603 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[19]_i_1/O
                         net (fo=33, routed)          1.089    18.693    u_tinyriscv_core/u_gpr_reg/gpr_rw[28].not_x0.rf_dff/D[19]
    SLICE_X52Y117        FDRE                                         r  u_tinyriscv_core/u_gpr_reg/gpr_rw[28].not_x0.rf_dff/qout_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.480    18.459    u_tinyriscv_core/u_gpr_reg/gpr_rw[28].not_x0.rf_dff/clk_out1
    SLICE_X52Y117        FDRE                                         r  u_tinyriscv_core/u_gpr_reg/gpr_rw[28].not_x0.rf_dff/qout_r_reg[19]/C
                         clock pessimism              0.560    19.019    
                         clock uncertainty           -0.082    18.937    
    SLICE_X52Y117        FDRE (Setup_fdre_C_D)       -0.058    18.879    u_tinyriscv_core/u_gpr_reg/gpr_rw[28].not_x0.rf_dff/qout_r_reg[19]
  -------------------------------------------------------------------
                         required time                         18.879    
                         arrival time                         -18.693    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.196ns  (required time - arrival time)
  Source:                 u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv_core/u_gpr_reg/gpr_rw[30].not_x0.rf_dff/qout_r_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.528ns  (logic 3.768ns (19.296%)  route 15.760ns (80.704%))
  Logic Levels:           22  (CARRY4=2 LUT3=1 LUT4=4 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 18.461 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.698    -0.842    u_tinyriscv_core/u_idu_exu/info_bus_ff/clk_out1
    SLICE_X74Y111        FDCE                                         r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.324 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/Q
                         net (fo=154, routed)         0.567     0.243    u_tinyriscv_core/u_idu_exu/info_bus_ff/ie_dec_info_bus_o[0]
    SLICE_X75Y111        LUT3 (Prop_lut3_I2_O)        0.124     0.367 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[31]_i_3/O
                         net (fo=187, routed)         1.421     1.788    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_we_o
    SLICE_X80Y110        LUT5 (Prop_lut5_I0_O)        0.124     1.912 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_45/O
                         net (fo=1, routed)           0.282     2.194    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_45_n_0
    SLICE_X80Y110        LUT6 (Prop_lut6_I4_O)        0.124     2.318 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_30/O
                         net (fo=64, routed)          1.126     3.444    u_tinyriscv_core/u_csr_reg/qout_r[0]_i_10__2_1
    SLICE_X79Y116        LUT6 (Prop_lut6_I4_O)        0.124     3.568 r  u_tinyriscv_core/u_csr_reg/qout_r[16]_i_10/O
                         net (fo=1, routed)           0.735     4.303    u_tinyriscv_core/u_csr_reg/qout_r[16]_i_10_n_0
    SLICE_X75Y116        LUT4 (Prop_lut4_I0_O)        0.124     4.427 r  u_tinyriscv_core/u_csr_reg/qout_r[16]_i_9__1/O
                         net (fo=2, routed)           0.546     4.972    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[19]_i_21_0
    SLICE_X71Y116        LUT5 (Prop_lut5_I2_O)        0.124     5.096 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[16]_i_3/O
                         net (fo=6, routed)           0.573     5.669    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/p_0_in[16]
    SLICE_X69Y113        LUT4 (Prop_lut4_I0_O)        0.124     5.793 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_27/O
                         net (fo=4, routed)           0.847     6.641    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_58_n_0
    SLICE_X71Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.297 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.297    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_41_n_0
    SLICE_X71Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.411 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_14/CO[3]
                         net (fo=3, routed)           1.115     8.526    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/op1_ge_op2_signed
    SLICE_X70Y108        LUT6 (Prop_lut6_I5_O)        0.124     8.650 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_16/O
                         net (fo=3, routed)           0.460     9.110    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_16_n_0
    SLICE_X71Y105        LUT6 (Prop_lut6_I4_O)        0.124     9.234 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_7/O
                         net (fo=1, routed)           0.285     9.519    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_7_n_0
    SLICE_X69Y105        LUT6 (Prop_lut6_I0_O)        0.124     9.643 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_4/O
                         net (fo=2, routed)           0.317     9.960    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_4_n_0
    SLICE_X68Y103        LUT6 (Prop_lut6_I1_O)        0.124    10.084 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_2/O
                         net (fo=22, routed)          0.367    10.451    u_tinyriscv_core/u_idu_exu/info_bus_ff/m1_addr_i[0]
    SLICE_X69Y103        LUT6 (Prop_lut6_I2_O)        0.124    10.575 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/cause[31]_i_3/O
                         net (fo=7, routed)           0.466    11.041    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_mem_access_misaligned_o
    SLICE_X70Y100        LUT6 (Prop_lut6_I1_O)        0.124    11.165 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/pc_prev[31]_i_6/O
                         net (fo=3, routed)           0.580    11.745    u_tinyriscv_core/u_idu_exu/info_bus_ff/clint_stall_flag_o
    SLICE_X71Y97         LUT6 (Prop_lut6_I0_O)        0.124    11.869 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/rsp_hasked_r_i_3/O
                         net (fo=58, routed)          0.524    12.393    u_tinyriscv_core/u_idu_exu/info_bus_ff/dm_halt_req_reg
    SLICE_X73Y97         LUT6 (Prop_lut6_I4_O)        0.124    12.517 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_7/O
                         net (fo=11, routed)          0.718    13.235    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/p_0_in[3]
    SLICE_X72Y97         LUT4 (Prop_lut4_I1_O)        0.124    13.359 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_3/O
                         net (fo=180, routed)         1.253    14.612    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/slave_sel_0
    SLICE_X68Y93         LUT4 (Prop_lut4_I1_O)        0.124    14.736 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_2__3/O
                         net (fo=5, routed)           0.603    15.340    u_tinyriscv_core/u_idu_exu/info_bus_ff/mux_s_data[7]
    SLICE_X68Y94         LUT6 (Prop_lut6_I5_O)        0.124    15.464 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_21/O
                         net (fo=2, routed)           0.568    16.031    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_21_n_0
    SLICE_X68Y95         LUT6 (Prop_lut6_I0_O)        0.124    16.155 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_9/O
                         net (fo=32, routed)          1.324    17.479    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_9_n_0
    SLICE_X58Y107        LUT6 (Prop_lut6_I1_O)        0.124    17.603 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[19]_i_1/O
                         net (fo=33, routed)          1.082    18.685    u_tinyriscv_core/u_gpr_reg/gpr_rw[30].not_x0.rf_dff/D[19]
    SLICE_X53Y115        FDRE                                         r  u_tinyriscv_core/u_gpr_reg/gpr_rw[30].not_x0.rf_dff/qout_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.482    18.461    u_tinyriscv_core/u_gpr_reg/gpr_rw[30].not_x0.rf_dff/clk_out1
    SLICE_X53Y115        FDRE                                         r  u_tinyriscv_core/u_gpr_reg/gpr_rw[30].not_x0.rf_dff/qout_r_reg[19]/C
                         clock pessimism              0.560    19.021    
                         clock uncertainty           -0.082    18.939    
    SLICE_X53Y115        FDRE (Setup_fdre_C_D)       -0.058    18.881    u_tinyriscv_core/u_gpr_reg/gpr_rw[30].not_x0.rf_dff/qout_r_reg[19]
  -------------------------------------------------------------------
                         required time                         18.881    
                         arrival time                         -18.685    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.204ns  (required time - arrival time)
  Source:                 u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_0/uart_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.561ns  (logic 3.892ns (19.897%)  route 15.669ns (80.103%))
  Logic Levels:           23  (CARRY4=2 LUT2=1 LUT3=1 LUT4=5 LUT5=2 LUT6=12)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 18.582 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.698    -0.842    u_tinyriscv_core/u_idu_exu/info_bus_ff/clk_out1
    SLICE_X74Y111        FDCE                                         r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.324 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/Q
                         net (fo=154, routed)         0.567     0.243    u_tinyriscv_core/u_idu_exu/info_bus_ff/ie_dec_info_bus_o[0]
    SLICE_X75Y111        LUT3 (Prop_lut3_I2_O)        0.124     0.367 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[31]_i_3/O
                         net (fo=187, routed)         1.421     1.788    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_we_o
    SLICE_X80Y110        LUT5 (Prop_lut5_I0_O)        0.124     1.912 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_45/O
                         net (fo=1, routed)           0.282     2.194    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_45_n_0
    SLICE_X80Y110        LUT6 (Prop_lut6_I4_O)        0.124     2.318 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_30/O
                         net (fo=64, routed)          1.126     3.444    u_tinyriscv_core/u_csr_reg/qout_r[0]_i_10__2_1
    SLICE_X79Y116        LUT6 (Prop_lut6_I4_O)        0.124     3.568 r  u_tinyriscv_core/u_csr_reg/qout_r[16]_i_10/O
                         net (fo=1, routed)           0.735     4.303    u_tinyriscv_core/u_csr_reg/qout_r[16]_i_10_n_0
    SLICE_X75Y116        LUT4 (Prop_lut4_I0_O)        0.124     4.427 r  u_tinyriscv_core/u_csr_reg/qout_r[16]_i_9__1/O
                         net (fo=2, routed)           0.546     4.972    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[19]_i_21_0
    SLICE_X71Y116        LUT5 (Prop_lut5_I2_O)        0.124     5.096 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[16]_i_3/O
                         net (fo=6, routed)           0.573     5.669    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/p_0_in[16]
    SLICE_X69Y113        LUT4 (Prop_lut4_I0_O)        0.124     5.793 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_27/O
                         net (fo=4, routed)           0.847     6.641    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_58_n_0
    SLICE_X71Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.297 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.297    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_41_n_0
    SLICE_X71Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.411 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_14/CO[3]
                         net (fo=3, routed)           1.115     8.526    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/op1_ge_op2_signed
    SLICE_X70Y108        LUT6 (Prop_lut6_I5_O)        0.124     8.650 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_16/O
                         net (fo=3, routed)           0.460     9.110    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_16_n_0
    SLICE_X71Y105        LUT6 (Prop_lut6_I4_O)        0.124     9.234 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_7/O
                         net (fo=1, routed)           0.285     9.519    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_7_n_0
    SLICE_X69Y105        LUT6 (Prop_lut6_I0_O)        0.124     9.643 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_4/O
                         net (fo=2, routed)           0.317     9.960    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_4_n_0
    SLICE_X68Y103        LUT6 (Prop_lut6_I1_O)        0.124    10.084 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_2/O
                         net (fo=22, routed)          0.367    10.451    u_tinyriscv_core/u_idu_exu/info_bus_ff/m1_addr_i[0]
    SLICE_X69Y103        LUT6 (Prop_lut6_I2_O)        0.124    10.575 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/cause[31]_i_3/O
                         net (fo=7, routed)           0.466    11.041    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_mem_access_misaligned_o
    SLICE_X70Y100        LUT6 (Prop_lut6_I1_O)        0.124    11.165 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/pc_prev[31]_i_6/O
                         net (fo=3, routed)           0.580    11.745    u_tinyriscv_core/u_idu_exu/info_bus_ff/clint_stall_flag_o
    SLICE_X71Y97         LUT6 (Prop_lut6_I0_O)        0.124    11.869 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/rsp_hasked_r_i_3/O
                         net (fo=58, routed)          0.527    12.396    u_tinyriscv_core/u_idu_exu/info_bus_ff/dm_halt_req_reg
    SLICE_X73Y97         LUT6 (Prop_lut6_I4_O)        0.124    12.520 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_6/O
                         net (fo=11, routed)          0.918    13.438    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/p_0_in[2]
    SLICE_X73Y94         LUT4 (Prop_lut4_I0_O)        0.124    13.562 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_0_i_35/O
                         net (fo=95, routed)          1.045    14.607    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/slave_sel_1
    SLICE_X71Y91         LUT4 (Prop_lut4_I3_O)        0.124    14.731 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[8]_i_3__1/O
                         net (fo=3, routed)           0.683    15.414    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[8]_i_3__1_n_0
    SLICE_X70Y92         LUT6 (Prop_lut6_I3_O)        0.124    15.538 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_5__0/O
                         net (fo=1, routed)           0.640    16.178    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_5__0_n_0
    SLICE_X71Y92         LUT6 (Prop_lut6_I2_O)        0.124    16.302 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_2/O
                         net (fo=2, routed)           0.446    16.747    u_jtag_top/u_jtag_dm/m1_data_i[0]
    SLICE_X71Y92         LUT4 (Prop_lut4_I1_O)        0.124    16.871 r  u_jtag_top/u_jtag_dm/sel_width[1].i_lt_8.ram_reg_0_0_i_64/O
                         net (fo=7, routed)           0.887    17.758    u_tinyriscv_core/u_idu_exu/info_bus_ff/mux_m_data[0]
    SLICE_X82Y92         LUT2 (Prop_lut2_I1_O)        0.124    17.882 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/uart_ctrl[0]_i_1/O
                         net (fo=3, routed)           0.837    18.719    uart_0/D[0]
    SLICE_X80Y91         FDCE                                         r  uart_0/uart_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.602    18.582    uart_0/clk_out1
    SLICE_X80Y91         FDCE                                         r  uart_0/uart_ctrl_reg[0]/C
                         clock pessimism              0.480    19.062    
                         clock uncertainty           -0.082    18.981    
    SLICE_X80Y91         FDCE (Setup_fdce_C_D)       -0.058    18.923    uart_0/uart_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         18.923    
                         arrival time                         -18.719    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.207ns  (required time - arrival time)
  Source:                 u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv_core/u_gpr_reg/gpr_rw[26].not_x0.rf_dff/qout_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.436ns  (logic 3.768ns (19.387%)  route 15.667ns (80.613%))
  Logic Levels:           22  (CARRY4=2 LUT3=1 LUT4=3 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 18.474 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.698    -0.842    u_tinyriscv_core/u_idu_exu/info_bus_ff/clk_out1
    SLICE_X74Y111        FDCE                                         r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.324 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/Q
                         net (fo=154, routed)         0.567     0.243    u_tinyriscv_core/u_idu_exu/info_bus_ff/ie_dec_info_bus_o[0]
    SLICE_X75Y111        LUT3 (Prop_lut3_I2_O)        0.124     0.367 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[31]_i_3/O
                         net (fo=187, routed)         1.421     1.788    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_we_o
    SLICE_X80Y110        LUT5 (Prop_lut5_I0_O)        0.124     1.912 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_45/O
                         net (fo=1, routed)           0.282     2.194    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_45_n_0
    SLICE_X80Y110        LUT6 (Prop_lut6_I4_O)        0.124     2.318 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_30/O
                         net (fo=64, routed)          1.126     3.444    u_tinyriscv_core/u_csr_reg/qout_r[0]_i_10__2_1
    SLICE_X79Y116        LUT6 (Prop_lut6_I4_O)        0.124     3.568 r  u_tinyriscv_core/u_csr_reg/qout_r[16]_i_10/O
                         net (fo=1, routed)           0.735     4.303    u_tinyriscv_core/u_csr_reg/qout_r[16]_i_10_n_0
    SLICE_X75Y116        LUT4 (Prop_lut4_I0_O)        0.124     4.427 r  u_tinyriscv_core/u_csr_reg/qout_r[16]_i_9__1/O
                         net (fo=2, routed)           0.546     4.972    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[19]_i_21_0
    SLICE_X71Y116        LUT5 (Prop_lut5_I2_O)        0.124     5.096 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[16]_i_3/O
                         net (fo=6, routed)           0.573     5.669    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/p_0_in[16]
    SLICE_X69Y113        LUT4 (Prop_lut4_I0_O)        0.124     5.793 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_27/O
                         net (fo=4, routed)           0.847     6.641    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_58_n_0
    SLICE_X71Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.297 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.297    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_41_n_0
    SLICE_X71Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.411 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_14/CO[3]
                         net (fo=3, routed)           1.115     8.526    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/op1_ge_op2_signed
    SLICE_X70Y108        LUT6 (Prop_lut6_I5_O)        0.124     8.650 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_16/O
                         net (fo=3, routed)           0.460     9.110    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_16_n_0
    SLICE_X71Y105        LUT6 (Prop_lut6_I4_O)        0.124     9.234 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_7/O
                         net (fo=1, routed)           0.285     9.519    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_7_n_0
    SLICE_X69Y105        LUT6 (Prop_lut6_I0_O)        0.124     9.643 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_4/O
                         net (fo=2, routed)           0.317     9.960    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_4_n_0
    SLICE_X68Y103        LUT6 (Prop_lut6_I1_O)        0.124    10.084 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_2/O
                         net (fo=22, routed)          0.367    10.451    u_tinyriscv_core/u_idu_exu/info_bus_ff/m1_addr_i[0]
    SLICE_X69Y103        LUT6 (Prop_lut6_I2_O)        0.124    10.575 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/cause[31]_i_3/O
                         net (fo=7, routed)           0.466    11.041    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_mem_access_misaligned_o
    SLICE_X70Y100        LUT6 (Prop_lut6_I1_O)        0.124    11.165 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/pc_prev[31]_i_6/O
                         net (fo=3, routed)           0.580    11.745    u_tinyriscv_core/u_idu_exu/info_bus_ff/clint_stall_flag_o
    SLICE_X71Y97         LUT6 (Prop_lut6_I0_O)        0.124    11.869 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/rsp_hasked_r_i_3/O
                         net (fo=58, routed)          0.524    12.393    u_tinyriscv_core/u_idu_exu/info_bus_ff/dm_halt_req_reg
    SLICE_X73Y97         LUT6 (Prop_lut6_I4_O)        0.124    12.517 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_7/O
                         net (fo=11, routed)          0.696    13.213    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/p_0_in[3]
    SLICE_X73Y97         LUT4 (Prop_lut4_I0_O)        0.124    13.337 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_2__6/O
                         net (fo=65, routed)          1.085    14.422    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/slave_sel_4
    SLICE_X73Y92         LUT6 (Prop_lut6_I1_O)        0.124    14.546 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[19]_i_2__3/O
                         net (fo=5, routed)           0.561    15.107    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[19]_i_2__3_n_0
    SLICE_X69Y92         LUT5 (Prop_lut5_I3_O)        0.124    15.231 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[3]_i_6/O
                         net (fo=1, routed)           0.971    16.203    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[3]_i_6_n_0
    SLICE_X63Y92         LUT6 (Prop_lut6_I3_O)        0.124    16.327 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[3]_i_2/O
                         net (fo=6, routed)           1.103    17.429    u_tinyriscv_core/u_idu_exu/info_bus_ff/m1_data_i[3]
    SLICE_X56Y103        LUT5 (Prop_lut5_I1_O)        0.124    17.553 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[3]_i_1/O
                         net (fo=33, routed)          1.040    18.593    u_tinyriscv_core/u_gpr_reg/gpr_rw[26].not_x0.rf_dff/D[3]
    SLICE_X47Y109        FDRE                                         r  u_tinyriscv_core/u_gpr_reg/gpr_rw[26].not_x0.rf_dff/qout_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.495    18.474    u_tinyriscv_core/u_gpr_reg/gpr_rw[26].not_x0.rf_dff/clk_out1
    SLICE_X47Y109        FDRE                                         r  u_tinyriscv_core/u_gpr_reg/gpr_rw[26].not_x0.rf_dff/qout_r_reg[3]/C
                         clock pessimism              0.488    18.963    
                         clock uncertainty           -0.082    18.881    
    SLICE_X47Y109        FDRE (Setup_fdre_C_D)       -0.081    18.800    u_tinyriscv_core/u_gpr_reg/gpr_rw[26].not_x0.rf_dff/qout_r_reg[3]
  -------------------------------------------------------------------
                         required time                         18.800    
                         arrival time                         -18.593    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.236ns  (required time - arrival time)
  Source:                 u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv_core/u_gpr_reg/gpr_rw[16].not_x0.rf_dff/qout_r_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.404ns  (logic 3.768ns (19.419%)  route 15.636ns (80.581%))
  Logic Levels:           22  (CARRY4=2 LUT3=1 LUT4=4 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 18.472 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.698    -0.842    u_tinyriscv_core/u_idu_exu/info_bus_ff/clk_out1
    SLICE_X74Y111        FDCE                                         r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.324 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/Q
                         net (fo=154, routed)         0.567     0.243    u_tinyriscv_core/u_idu_exu/info_bus_ff/ie_dec_info_bus_o[0]
    SLICE_X75Y111        LUT3 (Prop_lut3_I2_O)        0.124     0.367 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[31]_i_3/O
                         net (fo=187, routed)         1.421     1.788    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_we_o
    SLICE_X80Y110        LUT5 (Prop_lut5_I0_O)        0.124     1.912 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_45/O
                         net (fo=1, routed)           0.282     2.194    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_45_n_0
    SLICE_X80Y110        LUT6 (Prop_lut6_I4_O)        0.124     2.318 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_30/O
                         net (fo=64, routed)          1.126     3.444    u_tinyriscv_core/u_csr_reg/qout_r[0]_i_10__2_1
    SLICE_X79Y116        LUT6 (Prop_lut6_I4_O)        0.124     3.568 r  u_tinyriscv_core/u_csr_reg/qout_r[16]_i_10/O
                         net (fo=1, routed)           0.735     4.303    u_tinyriscv_core/u_csr_reg/qout_r[16]_i_10_n_0
    SLICE_X75Y116        LUT4 (Prop_lut4_I0_O)        0.124     4.427 r  u_tinyriscv_core/u_csr_reg/qout_r[16]_i_9__1/O
                         net (fo=2, routed)           0.546     4.972    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[19]_i_21_0
    SLICE_X71Y116        LUT5 (Prop_lut5_I2_O)        0.124     5.096 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[16]_i_3/O
                         net (fo=6, routed)           0.573     5.669    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/p_0_in[16]
    SLICE_X69Y113        LUT4 (Prop_lut4_I0_O)        0.124     5.793 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_27/O
                         net (fo=4, routed)           0.847     6.641    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_58_n_0
    SLICE_X71Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.297 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.297    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_41_n_0
    SLICE_X71Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.411 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_14/CO[3]
                         net (fo=3, routed)           1.115     8.526    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/op1_ge_op2_signed
    SLICE_X70Y108        LUT6 (Prop_lut6_I5_O)        0.124     8.650 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_16/O
                         net (fo=3, routed)           0.460     9.110    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_16_n_0
    SLICE_X71Y105        LUT6 (Prop_lut6_I4_O)        0.124     9.234 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_7/O
                         net (fo=1, routed)           0.285     9.519    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_7_n_0
    SLICE_X69Y105        LUT6 (Prop_lut6_I0_O)        0.124     9.643 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_4/O
                         net (fo=2, routed)           0.317     9.960    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_4_n_0
    SLICE_X68Y103        LUT6 (Prop_lut6_I1_O)        0.124    10.084 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_2/O
                         net (fo=22, routed)          0.367    10.451    u_tinyriscv_core/u_idu_exu/info_bus_ff/m1_addr_i[0]
    SLICE_X69Y103        LUT6 (Prop_lut6_I2_O)        0.124    10.575 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/cause[31]_i_3/O
                         net (fo=7, routed)           0.466    11.041    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_mem_access_misaligned_o
    SLICE_X70Y100        LUT6 (Prop_lut6_I1_O)        0.124    11.165 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/pc_prev[31]_i_6/O
                         net (fo=3, routed)           0.580    11.745    u_tinyriscv_core/u_idu_exu/info_bus_ff/clint_stall_flag_o
    SLICE_X71Y97         LUT6 (Prop_lut6_I0_O)        0.124    11.869 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/rsp_hasked_r_i_3/O
                         net (fo=58, routed)          0.524    12.393    u_tinyriscv_core/u_idu_exu/info_bus_ff/dm_halt_req_reg
    SLICE_X73Y97         LUT6 (Prop_lut6_I4_O)        0.124    12.517 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_7/O
                         net (fo=11, routed)          0.718    13.235    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/p_0_in[3]
    SLICE_X72Y97         LUT4 (Prop_lut4_I1_O)        0.124    13.359 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_3/O
                         net (fo=180, routed)         1.253    14.612    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/slave_sel_0
    SLICE_X68Y93         LUT4 (Prop_lut4_I1_O)        0.124    14.736 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_2__3/O
                         net (fo=5, routed)           0.603    15.340    u_tinyriscv_core/u_idu_exu/info_bus_ff/mux_s_data[7]
    SLICE_X68Y94         LUT6 (Prop_lut6_I5_O)        0.124    15.464 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_21/O
                         net (fo=2, routed)           0.568    16.031    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_21_n_0
    SLICE_X68Y95         LUT6 (Prop_lut6_I0_O)        0.124    16.155 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_9/O
                         net (fo=32, routed)          1.237    17.392    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_9_n_0
    SLICE_X58Y106        LUT6 (Prop_lut6_I3_O)        0.124    17.516 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[29]_i_1/O
                         net (fo=33, routed)          1.045    18.562    u_tinyriscv_core/u_gpr_reg/gpr_rw[16].not_x0.rf_dff/D[29]
    SLICE_X48Y112        FDRE                                         r  u_tinyriscv_core/u_gpr_reg/gpr_rw[16].not_x0.rf_dff/qout_r_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.493    18.472    u_tinyriscv_core/u_gpr_reg/gpr_rw[16].not_x0.rf_dff/clk_out1
    SLICE_X48Y112        FDRE                                         r  u_tinyriscv_core/u_gpr_reg/gpr_rw[16].not_x0.rf_dff/qout_r_reg[29]/C
                         clock pessimism              0.488    18.961    
                         clock uncertainty           -0.082    18.879    
    SLICE_X48Y112        FDRE (Setup_fdre_C_D)       -0.081    18.798    u_tinyriscv_core/u_gpr_reg/gpr_rw[16].not_x0.rf_dff/qout_r_reg[29]
  -------------------------------------------------------------------
                         required time                         18.798    
                         arrival time                         -18.562    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (required time - arrival time)
  Source:                 u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpio_0/gpio_ctrl_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.508ns  (logic 3.892ns (19.951%)  route 15.616ns (80.049%))
  Logic Levels:           23  (CARRY4=2 LUT3=2 LUT4=4 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 18.572 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.698    -0.842    u_tinyriscv_core/u_idu_exu/info_bus_ff/clk_out1
    SLICE_X74Y111        FDCE                                         r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.324 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/Q
                         net (fo=154, routed)         0.567     0.243    u_tinyriscv_core/u_idu_exu/info_bus_ff/ie_dec_info_bus_o[0]
    SLICE_X75Y111        LUT3 (Prop_lut3_I2_O)        0.124     0.367 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[31]_i_3/O
                         net (fo=187, routed)         1.421     1.788    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_we_o
    SLICE_X80Y110        LUT5 (Prop_lut5_I0_O)        0.124     1.912 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_45/O
                         net (fo=1, routed)           0.282     2.194    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_45_n_0
    SLICE_X80Y110        LUT6 (Prop_lut6_I4_O)        0.124     2.318 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_30/O
                         net (fo=64, routed)          1.126     3.444    u_tinyriscv_core/u_csr_reg/qout_r[0]_i_10__2_1
    SLICE_X79Y116        LUT6 (Prop_lut6_I4_O)        0.124     3.568 r  u_tinyriscv_core/u_csr_reg/qout_r[16]_i_10/O
                         net (fo=1, routed)           0.735     4.303    u_tinyriscv_core/u_csr_reg/qout_r[16]_i_10_n_0
    SLICE_X75Y116        LUT4 (Prop_lut4_I0_O)        0.124     4.427 r  u_tinyriscv_core/u_csr_reg/qout_r[16]_i_9__1/O
                         net (fo=2, routed)           0.546     4.972    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[19]_i_21_0
    SLICE_X71Y116        LUT5 (Prop_lut5_I2_O)        0.124     5.096 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[16]_i_3/O
                         net (fo=6, routed)           0.573     5.669    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/p_0_in[16]
    SLICE_X69Y113        LUT4 (Prop_lut4_I0_O)        0.124     5.793 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_27/O
                         net (fo=4, routed)           0.847     6.641    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_58_n_0
    SLICE_X71Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.297 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.297    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_41_n_0
    SLICE_X71Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.411 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_14/CO[3]
                         net (fo=3, routed)           1.115     8.526    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/op1_ge_op2_signed
    SLICE_X70Y108        LUT6 (Prop_lut6_I5_O)        0.124     8.650 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_16/O
                         net (fo=3, routed)           0.460     9.110    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_16_n_0
    SLICE_X71Y105        LUT6 (Prop_lut6_I4_O)        0.124     9.234 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_7/O
                         net (fo=1, routed)           0.285     9.519    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_7_n_0
    SLICE_X69Y105        LUT6 (Prop_lut6_I0_O)        0.124     9.643 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_4/O
                         net (fo=2, routed)           0.317     9.960    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_4_n_0
    SLICE_X68Y103        LUT6 (Prop_lut6_I1_O)        0.124    10.084 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_2/O
                         net (fo=22, routed)          0.367    10.451    u_tinyriscv_core/u_idu_exu/info_bus_ff/m1_addr_i[0]
    SLICE_X69Y103        LUT6 (Prop_lut6_I2_O)        0.124    10.575 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/cause[31]_i_3/O
                         net (fo=7, routed)           0.466    11.041    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_mem_access_misaligned_o
    SLICE_X70Y100        LUT6 (Prop_lut6_I1_O)        0.124    11.165 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/pc_prev[31]_i_6/O
                         net (fo=3, routed)           0.580    11.745    u_tinyriscv_core/u_idu_exu/info_bus_ff/clint_stall_flag_o
    SLICE_X71Y97         LUT6 (Prop_lut6_I0_O)        0.124    11.869 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/rsp_hasked_r_i_3/O
                         net (fo=58, routed)          0.524    12.393    u_tinyriscv_core/u_idu_exu/info_bus_ff/dm_halt_req_reg
    SLICE_X73Y97         LUT6 (Prop_lut6_I4_O)        0.124    12.517 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_7/O
                         net (fo=11, routed)          0.718    13.235    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/p_0_in[3]
    SLICE_X72Y97         LUT4 (Prop_lut4_I1_O)        0.124    13.359 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_3/O
                         net (fo=180, routed)         1.253    14.612    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/slave_sel_0
    SLICE_X68Y93         LUT4 (Prop_lut4_I1_O)        0.124    14.736 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_2__3/O
                         net (fo=5, routed)           0.603    15.340    u_tinyriscv_core/u_idu_exu/info_bus_ff/mux_s_data[7]
    SLICE_X68Y94         LUT6 (Prop_lut6_I5_O)        0.124    15.464 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_21/O
                         net (fo=2, routed)           0.568    16.031    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_21_n_0
    SLICE_X68Y95         LUT6 (Prop_lut6_I0_O)        0.124    16.155 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_9/O
                         net (fo=32, routed)          0.731    16.886    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_9_n_0
    SLICE_X70Y96         LUT6 (Prop_lut6_I1_O)        0.124    17.010 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_2_0_i_9/O
                         net (fo=3, routed)           0.900    17.910    u_jtag_top/u_jtag_dm/demux_s_data_02[1]
    SLICE_X73Y91         LUT3 (Prop_lut3_I0_O)        0.124    18.034 r  u_jtag_top/u_jtag_dm/timer_value[17]_i_1/O
                         net (fo=2, routed)           0.633    18.666    gpio_0/D[17]
    SLICE_X72Y88         FDCE                                         r  gpio_0/gpio_ctrl_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.592    18.572    gpio_0/clk_out1
    SLICE_X72Y88         FDCE                                         r  gpio_0/gpio_ctrl_reg[17]/C
                         clock pessimism              0.480    19.052    
                         clock uncertainty           -0.082    18.971    
    SLICE_X72Y88         FDCE (Setup_fdce_C_D)       -0.067    18.904    gpio_0/gpio_ctrl_reg[17]
  -------------------------------------------------------------------
                         required time                         18.904    
                         arrival time                         -18.666    
  -------------------------------------------------------------------
                         slack                                  0.237    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_tinyriscv_core/u_ifu/pc_prev_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv_core/u_ifu/pc_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.595    -0.569    u_tinyriscv_core/u_ifu/clk_out1
    SLICE_X79Y102        FDCE                                         r  u_tinyriscv_core/u_ifu/pc_prev_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y102        FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  u_tinyriscv_core/u_ifu/pc_prev_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.341    u_tinyriscv_core/u_idu_exu/info_bus_ff/pc_reg[31][0]
    SLICE_X78Y102        LUT6 (Prop_lut6_I4_O)        0.045    -0.296 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/pc[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.296    u_tinyriscv_core/u_ifu/pc_reg[31]_0[0]
    SLICE_X78Y102        FDCE                                         r  u_tinyriscv_core/u_ifu/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.867    -0.806    u_tinyriscv_core/u_ifu/clk_out1
    SLICE_X78Y102        FDCE                                         r  u_tinyriscv_core/u_ifu/pc_reg[0]/C
                         clock pessimism              0.250    -0.556    
    SLICE_X78Y102        FDCE (Hold_fdce_C_D)         0.120    -0.436    u_tinyriscv_core/u_ifu/pc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 uart_0/rx_q1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_0/rx_start_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.209ns (80.045%)  route 0.052ns (19.955%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.606    -0.558    uart_0/clk_out1
    SLICE_X84Y94         FDCE                                         r  uart_0/rx_q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y94         FDCE (Prop_fdce_C_Q)         0.164    -0.394 r  uart_0/rx_q1_reg/Q
                         net (fo=1, routed)           0.052    -0.342    uart_0/rx_q1
    SLICE_X85Y94         LUT5 (Prop_lut5_I3_O)        0.045    -0.297 r  uart_0/rx_start_i_1/O
                         net (fo=1, routed)           0.000    -0.297    uart_0/rx_start_i_1_n_0
    SLICE_X85Y94         FDCE                                         r  uart_0/rx_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.878    -0.795    uart_0/clk_out1
    SLICE_X85Y94         FDCE                                         r  uart_0/rx_start_reg/C
                         clock pessimism              0.250    -0.545    
    SLICE_X85Y94         FDCE (Hold_fdce_C_D)         0.092    -0.453    uart_0/rx_start_reg
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 u_tinyriscv_core/u_ifu_idu/inst_ff/qout_r_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv_core/u_idu_exu/imm_ff/qout_r_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.189ns (33.626%)  route 0.373ns (66.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.568    -0.596    u_tinyriscv_core/u_ifu_idu/inst_ff/clk_out1
    SLICE_X71Y95         FDCE                                         r  u_tinyriscv_core/u_ifu_idu/inst_ff/qout_r_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  u_tinyriscv_core/u_ifu_idu/inst_ff/qout_r_reg[23]/Q
                         net (fo=7, routed)           0.373    -0.082    u_tinyriscv_core/u_ifu_idu/inst_ff/if_inst_o[23]
    SLICE_X70Y106        LUT4 (Prop_lut4_I2_O)        0.048    -0.034 r  u_tinyriscv_core/u_ifu_idu/inst_ff/qout_r[23]_i_1__6/O
                         net (fo=1, routed)           0.000    -0.034    u_tinyriscv_core/u_idu_exu/imm_ff/qout_r_reg[31]_0[23]
    SLICE_X70Y106        FDCE                                         r  u_tinyriscv_core/u_idu_exu/imm_ff/qout_r_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.834    -0.839    u_tinyriscv_core/u_idu_exu/imm_ff/clk_out1
    SLICE_X70Y106        FDCE                                         r  u_tinyriscv_core/u_idu_exu/imm_ff/qout_r_reg[23]/C
                         clock pessimism              0.509    -0.330    
    SLICE_X70Y106        FDCE (Hold_fdce_C_D)         0.131    -0.199    u_tinyriscv_core/u_idu_exu/imm_ff/qout_r_reg[23]
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/rx_data_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.167%)  route 0.119ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.592    -0.572    u_jtag_top/u_jtag_dm/rx/clk_out1
    SLICE_X85Y119        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y119        FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[0]/Q
                         net (fo=1, routed)           0.119    -0.312    u_jtag_top/u_jtag_dm/rx_n_43
    SLICE_X86Y119        FDRE                                         r  u_jtag_top/u_jtag_dm/rx_data_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.862    -0.810    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X86Y119        FDRE                                         r  u_jtag_top/u_jtag_dm/rx_data_r_reg[0]/C
                         clock pessimism              0.275    -0.535    
    SLICE_X86Y119        FDRE (Hold_fdre_C_D)         0.046    -0.489    u_jtag_top/u_jtag_dm/rx_data_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.778%)  route 0.133ns (41.222%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.600    -0.564    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X85Y106        FDCE                                         r  u_jtag_top/u_jtag_dm/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y106        FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  u_jtag_top/u_jtag_dm/state_reg[1]/Q
                         net (fo=11, routed)          0.133    -0.291    u_jtag_top/u_jtag_dm/state[1]
    SLICE_X84Y106        LUT3 (Prop_lut3_I1_O)        0.048    -0.243 r  u_jtag_top/u_jtag_dm/state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    u_jtag_top/u_jtag_dm/state[2]_i_1_n_0
    SLICE_X84Y106        FDCE                                         r  u_jtag_top/u_jtag_dm/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.871    -0.801    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X84Y106        FDCE                                         r  u_jtag_top/u_jtag_dm/state_reg[2]/C
                         clock pessimism              0.250    -0.551    
    SLICE_X84Y106        FDCE (Hold_fdce_C_D)         0.131    -0.420    u_jtag_top/u_jtag_dm/state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/rx_data_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/dmcontrol_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.945%)  route 0.125ns (47.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.597    -0.567    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X87Y113        FDRE                                         r  u_jtag_top/u_jtag_dm/rx_data_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  u_jtag_top/u_jtag_dm/rx_data_r_reg[6]/Q
                         net (fo=10, routed)          0.125    -0.301    u_jtag_top/u_jtag_dm/rx_data_r_reg_n_0_[6]
    SLICE_X86Y111        FDCE                                         r  u_jtag_top/u_jtag_dm/dmcontrol_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.871    -0.802    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X86Y111        FDCE                                         r  u_jtag_top/u_jtag_dm/dmcontrol_reg[4]/C
                         clock pessimism              0.253    -0.549    
    SLICE_X86Y111        FDCE (Hold_fdce_C_D)         0.070    -0.479    u_jtag_top/u_jtag_dm/dmcontrol_reg[4]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 u_tinyriscv_core/u_ifu/pc_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv_core/u_ifu/pc_prev_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.072%)  route 0.146ns (50.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.584    -0.580    u_tinyriscv_core/u_ifu/clk_out1
    SLICE_X77Y118        FDCE                                         r  u_tinyriscv_core/u_ifu/pc_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y118        FDCE (Prop_fdce_C_Q)         0.141    -0.439 r  u_tinyriscv_core/u_ifu/pc_reg[21]/Q
                         net (fo=3, routed)           0.146    -0.293    u_tinyriscv_core/u_ifu/pc_reg_n_0_[21]
    SLICE_X79Y118        FDCE                                         r  u_tinyriscv_core/u_ifu/pc_prev_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.857    -0.816    u_tinyriscv_core/u_ifu/clk_out1
    SLICE_X79Y118        FDCE                                         r  u_tinyriscv_core/u_ifu/pc_prev_reg[21]/C
                         clock pessimism              0.275    -0.541    
    SLICE_X79Y118        FDCE (Hold_fdce_C_D)         0.070    -0.471    u_tinyriscv_core/u_ifu/pc_prev_reg[21]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 u_tinyriscv_core/u_ifu/pc_dff/qout_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv_core/u_ifu_idu/inst_addr_ff/qout_r_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.187ns (57.168%)  route 0.140ns (42.832%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.594    -0.570    u_tinyriscv_core/u_ifu/pc_dff/clk_out1
    SLICE_X79Y106        FDCE                                         r  u_tinyriscv_core/u_ifu/pc_dff/qout_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y106        FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  u_tinyriscv_core/u_ifu/pc_dff/qout_r_reg[11]/Q
                         net (fo=1, routed)           0.140    -0.289    u_tinyriscv_core/u_ifu/pc_dff/ifetch_pc_o[11]
    SLICE_X78Y106        LUT2 (Prop_lut2_I0_O)        0.046    -0.243 r  u_tinyriscv_core/u_ifu/pc_dff/qout_r[11]_i_1__8/O
                         net (fo=1, routed)           0.000    -0.243    u_tinyriscv_core/u_ifu_idu/inst_addr_ff/qout_r_reg[31]_1[11]
    SLICE_X78Y106        FDCE                                         r  u_tinyriscv_core/u_ifu_idu/inst_addr_ff/qout_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.866    -0.807    u_tinyriscv_core/u_ifu_idu/inst_addr_ff/clk_out1
    SLICE_X78Y106        FDCE                                         r  u_tinyriscv_core/u_ifu_idu/inst_addr_ff/qout_r_reg[11]/C
                         clock pessimism              0.250    -0.557    
    SLICE_X78Y106        FDCE (Hold_fdce_C_D)         0.131    -0.426    u_tinyriscv_core/u_ifu_idu/inst_addr_ff/qout_r_reg[11]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 u_tinyriscv_core/u_ifu/pc_dff/qout_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv_core/u_ifu_idu/inst_addr_ff/qout_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.187ns (57.168%)  route 0.140ns (42.832%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.594    -0.570    u_tinyriscv_core/u_ifu/pc_dff/clk_out1
    SLICE_X79Y104        FDCE                                         r  u_tinyriscv_core/u_ifu/pc_dff/qout_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y104        FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  u_tinyriscv_core/u_ifu/pc_dff/qout_r_reg[1]/Q
                         net (fo=1, routed)           0.140    -0.289    u_tinyriscv_core/u_ifu/pc_dff/ifetch_pc_o[1]
    SLICE_X78Y104        LUT2 (Prop_lut2_I0_O)        0.046    -0.243 r  u_tinyriscv_core/u_ifu/pc_dff/qout_r[1]_i_1__8/O
                         net (fo=1, routed)           0.000    -0.243    u_tinyriscv_core/u_ifu_idu/inst_addr_ff/qout_r_reg[31]_1[1]
    SLICE_X78Y104        FDCE                                         r  u_tinyriscv_core/u_ifu_idu/inst_addr_ff/qout_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.866    -0.807    u_tinyriscv_core/u_ifu_idu/inst_addr_ff/clk_out1
    SLICE_X78Y104        FDCE                                         r  u_tinyriscv_core/u_ifu_idu/inst_addr_ff/qout_r_reg[1]/C
                         clock pessimism              0.250    -0.557    
    SLICE_X78Y104        FDCE (Hold_fdce_C_D)         0.131    -0.426    u_tinyriscv_core/u_ifu_idu/inst_addr_ff/qout_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/need_resp_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.600    -0.564    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X85Y106        FDCE                                         r  u_jtag_top/u_jtag_dm/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y106        FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  u_jtag_top/u_jtag_dm/state_reg[1]/Q
                         net (fo=11, routed)          0.133    -0.291    u_jtag_top/u_jtag_dm/state[1]
    SLICE_X84Y106        LUT4 (Prop_lut4_I1_O)        0.045    -0.246 r  u_jtag_top/u_jtag_dm/need_resp_i_1/O
                         net (fo=1, routed)           0.000    -0.246    u_jtag_top/u_jtag_dm/need_resp_i_1_n_0
    SLICE_X84Y106        FDCE                                         r  u_jtag_top/u_jtag_dm/need_resp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.871    -0.801    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X84Y106        FDCE                                         r  u_jtag_top/u_jtag_dm/need_resp_reg/C
                         clock pessimism              0.250    -0.551    
    SLICE_X84Y106        FDCE (Hold_fdce_C_D)         0.120    -0.431    u_jtag_top/u_jtag_dm/need_resp_reg
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X3Y17     u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y20     u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_2_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X3Y18     u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_2_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y17     u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_3_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y19     u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_3_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y18     u_ram/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y17     u_ram/u_gen_ram/sel_width[1].i_lt_8.ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y18     u_ram/u_gen_ram/sel_width[1].i_lt_8.ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y19     u_ram/u_gen_ram/sel_width[1].i_lt_8.ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X2Y15     u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X78Y86     gpio_0/data_r_reg[21]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X78Y87     gpio_0/data_r_reg[24]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X76Y89     gpio_0/data_r_reg[27]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X78Y87     gpio_0/data_r_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X79Y87     gpio_0/data_r_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X78Y87     gpio_0/data_r_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X76Y87     gpio_0/data_r_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X77Y88     gpio_0/gpio_ctrl_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X72Y88     gpio_0/gpio_ctrl_reg[17]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X72Y88     gpio_0/gpio_ctrl_reg[19]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X79Y88     gpio_0/data_r_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X79Y88     gpio_0/data_r_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X75Y85     gpio_0/data_r_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X74Y86     gpio_0/data_r_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X74Y86     gpio_0/data_r_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X75Y86     gpio_0/data_r_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X76Y86     gpio_0/data_r_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X75Y85     gpio_0/data_r_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X77Y86     gpio_0/data_r_reg[16]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X77Y86     gpio_0/data_r_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100M_to_50M/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_100M_to_50M/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_100M_to_50M/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_100M_to_50M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_100M_to_50M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_100M_to_50M/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (required time - arrival time)
  Source:                 u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ram/u_gen_ram/sel_width[1].i_lt_8.ram_reg_2/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.445ns  (logic 3.892ns (20.016%)  route 15.553ns (79.984%))
  Logic Levels:           23  (CARRY4=2 LUT3=1 LUT4=5 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 18.533 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.698    -0.842    u_tinyriscv_core/u_idu_exu/info_bus_ff/clk_out1
    SLICE_X74Y111        FDCE                                         r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.324 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/Q
                         net (fo=154, routed)         0.567     0.243    u_tinyriscv_core/u_idu_exu/info_bus_ff/ie_dec_info_bus_o[0]
    SLICE_X75Y111        LUT3 (Prop_lut3_I2_O)        0.124     0.367 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[31]_i_3/O
                         net (fo=187, routed)         1.421     1.788    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_we_o
    SLICE_X80Y110        LUT5 (Prop_lut5_I0_O)        0.124     1.912 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_45/O
                         net (fo=1, routed)           0.282     2.194    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_45_n_0
    SLICE_X80Y110        LUT6 (Prop_lut6_I4_O)        0.124     2.318 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_30/O
                         net (fo=64, routed)          1.126     3.444    u_tinyriscv_core/u_csr_reg/qout_r[0]_i_10__2_1
    SLICE_X79Y116        LUT6 (Prop_lut6_I4_O)        0.124     3.568 r  u_tinyriscv_core/u_csr_reg/qout_r[16]_i_10/O
                         net (fo=1, routed)           0.735     4.303    u_tinyriscv_core/u_csr_reg/qout_r[16]_i_10_n_0
    SLICE_X75Y116        LUT4 (Prop_lut4_I0_O)        0.124     4.427 r  u_tinyriscv_core/u_csr_reg/qout_r[16]_i_9__1/O
                         net (fo=2, routed)           0.546     4.972    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[19]_i_21_0
    SLICE_X71Y116        LUT5 (Prop_lut5_I2_O)        0.124     5.096 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[16]_i_3/O
                         net (fo=6, routed)           0.573     5.669    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/p_0_in[16]
    SLICE_X69Y113        LUT4 (Prop_lut4_I0_O)        0.124     5.793 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_27/O
                         net (fo=4, routed)           0.847     6.641    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_58_n_0
    SLICE_X71Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.297 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.297    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_41_n_0
    SLICE_X71Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.411 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_14/CO[3]
                         net (fo=3, routed)           1.115     8.526    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/op1_ge_op2_signed
    SLICE_X70Y108        LUT6 (Prop_lut6_I5_O)        0.124     8.650 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_16/O
                         net (fo=3, routed)           0.460     9.110    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_16_n_0
    SLICE_X71Y105        LUT6 (Prop_lut6_I4_O)        0.124     9.234 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_7/O
                         net (fo=1, routed)           0.285     9.519    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_7_n_0
    SLICE_X69Y105        LUT6 (Prop_lut6_I0_O)        0.124     9.643 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_4/O
                         net (fo=2, routed)           0.317     9.960    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_4_n_0
    SLICE_X68Y103        LUT6 (Prop_lut6_I1_O)        0.124    10.084 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_2/O
                         net (fo=22, routed)          0.367    10.451    u_tinyriscv_core/u_idu_exu/info_bus_ff/m1_addr_i[0]
    SLICE_X69Y103        LUT6 (Prop_lut6_I2_O)        0.124    10.575 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/cause[31]_i_3/O
                         net (fo=7, routed)           0.466    11.041    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_mem_access_misaligned_o
    SLICE_X70Y100        LUT6 (Prop_lut6_I1_O)        0.124    11.165 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/pc_prev[31]_i_6/O
                         net (fo=3, routed)           0.580    11.745    u_tinyriscv_core/u_idu_exu/info_bus_ff/clint_stall_flag_o
    SLICE_X71Y97         LUT6 (Prop_lut6_I0_O)        0.124    11.869 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/rsp_hasked_r_i_3/O
                         net (fo=58, routed)          0.524    12.393    u_tinyriscv_core/u_idu_exu/info_bus_ff/dm_halt_req_reg
    SLICE_X73Y97         LUT6 (Prop_lut6_I4_O)        0.124    12.517 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_7/O
                         net (fo=11, routed)          0.718    13.235    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/p_0_in[3]
    SLICE_X72Y97         LUT4 (Prop_lut4_I1_O)        0.124    13.359 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_3/O
                         net (fo=180, routed)         1.253    14.612    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/slave_sel_0
    SLICE_X68Y93         LUT4 (Prop_lut4_I1_O)        0.124    14.736 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_2__3/O
                         net (fo=5, routed)           0.603    15.340    u_tinyriscv_core/u_idu_exu/info_bus_ff/mux_s_data[7]
    SLICE_X68Y94         LUT6 (Prop_lut6_I5_O)        0.124    15.464 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_21/O
                         net (fo=2, routed)           0.568    16.031    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_21_n_0
    SLICE_X68Y95         LUT6 (Prop_lut6_I0_O)        0.124    16.155 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_9/O
                         net (fo=32, routed)          1.023    17.178    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_9_n_0
    SLICE_X74Y91         LUT6 (Prop_lut6_I1_O)        0.124    17.302 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_2_1_i_5/O
                         net (fo=3, routed)           0.729    18.031    u_tinyriscv_core/u_idu_exu/info_bus_ff/demux_s_data_02[6]
    SLICE_X65Y91         LUT4 (Prop_lut4_I1_O)        0.124    18.155 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_2_i_3/O
                         net (fo=1, routed)           0.447    18.602    u_ram/u_gen_ram/data_i[22]
    RAMB36_X1Y18         RAMB36E1                                     r  u_ram/u_gen_ram/sel_width[1].i_lt_8.ram_reg_2/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.554    18.533    u_ram/u_gen_ram/clk_out1
    RAMB36_X1Y18         RAMB36E1                                     r  u_ram/u_gen_ram/sel_width[1].i_lt_8.ram_reg_2/CLKARDCLK
                         clock pessimism              0.480    19.014    
                         clock uncertainty           -0.084    18.930    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.241    18.689    u_ram/u_gen_ram/sel_width[1].i_lt_8.ram_reg_2
  -------------------------------------------------------------------
                         required time                         18.689    
                         arrival time                         -18.602    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpio_0/gpio_ctrl_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.607ns  (logic 3.892ns (19.850%)  route 15.715ns (80.150%))
  Logic Levels:           23  (CARRY4=2 LUT3=1 LUT4=5 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 18.574 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.698    -0.842    u_tinyriscv_core/u_idu_exu/info_bus_ff/clk_out1
    SLICE_X74Y111        FDCE                                         r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.324 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/Q
                         net (fo=154, routed)         0.567     0.243    u_tinyriscv_core/u_idu_exu/info_bus_ff/ie_dec_info_bus_o[0]
    SLICE_X75Y111        LUT3 (Prop_lut3_I2_O)        0.124     0.367 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[31]_i_3/O
                         net (fo=187, routed)         1.421     1.788    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_we_o
    SLICE_X80Y110        LUT5 (Prop_lut5_I0_O)        0.124     1.912 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_45/O
                         net (fo=1, routed)           0.282     2.194    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_45_n_0
    SLICE_X80Y110        LUT6 (Prop_lut6_I4_O)        0.124     2.318 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_30/O
                         net (fo=64, routed)          1.126     3.444    u_tinyriscv_core/u_csr_reg/qout_r[0]_i_10__2_1
    SLICE_X79Y116        LUT6 (Prop_lut6_I4_O)        0.124     3.568 r  u_tinyriscv_core/u_csr_reg/qout_r[16]_i_10/O
                         net (fo=1, routed)           0.735     4.303    u_tinyriscv_core/u_csr_reg/qout_r[16]_i_10_n_0
    SLICE_X75Y116        LUT4 (Prop_lut4_I0_O)        0.124     4.427 r  u_tinyriscv_core/u_csr_reg/qout_r[16]_i_9__1/O
                         net (fo=2, routed)           0.546     4.972    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[19]_i_21_0
    SLICE_X71Y116        LUT5 (Prop_lut5_I2_O)        0.124     5.096 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[16]_i_3/O
                         net (fo=6, routed)           0.573     5.669    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/p_0_in[16]
    SLICE_X69Y113        LUT4 (Prop_lut4_I0_O)        0.124     5.793 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_27/O
                         net (fo=4, routed)           0.847     6.641    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_58_n_0
    SLICE_X71Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.297 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.297    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_41_n_0
    SLICE_X71Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.411 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_14/CO[3]
                         net (fo=3, routed)           1.115     8.526    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/op1_ge_op2_signed
    SLICE_X70Y108        LUT6 (Prop_lut6_I5_O)        0.124     8.650 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_16/O
                         net (fo=3, routed)           0.460     9.110    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_16_n_0
    SLICE_X71Y105        LUT6 (Prop_lut6_I4_O)        0.124     9.234 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_7/O
                         net (fo=1, routed)           0.285     9.519    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_7_n_0
    SLICE_X69Y105        LUT6 (Prop_lut6_I0_O)        0.124     9.643 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_4/O
                         net (fo=2, routed)           0.317     9.960    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_4_n_0
    SLICE_X68Y103        LUT6 (Prop_lut6_I1_O)        0.124    10.084 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_2/O
                         net (fo=22, routed)          0.367    10.451    u_tinyriscv_core/u_idu_exu/info_bus_ff/m1_addr_i[0]
    SLICE_X69Y103        LUT6 (Prop_lut6_I2_O)        0.124    10.575 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/cause[31]_i_3/O
                         net (fo=7, routed)           0.466    11.041    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_mem_access_misaligned_o
    SLICE_X70Y100        LUT6 (Prop_lut6_I1_O)        0.124    11.165 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/pc_prev[31]_i_6/O
                         net (fo=3, routed)           0.580    11.745    u_tinyriscv_core/u_idu_exu/info_bus_ff/clint_stall_flag_o
    SLICE_X71Y97         LUT6 (Prop_lut6_I0_O)        0.124    11.869 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/rsp_hasked_r_i_3/O
                         net (fo=58, routed)          0.524    12.393    u_tinyriscv_core/u_idu_exu/info_bus_ff/dm_halt_req_reg
    SLICE_X73Y97         LUT6 (Prop_lut6_I4_O)        0.124    12.517 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_7/O
                         net (fo=11, routed)          0.718    13.235    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/p_0_in[3]
    SLICE_X72Y97         LUT4 (Prop_lut4_I1_O)        0.124    13.359 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_3/O
                         net (fo=180, routed)         1.253    14.612    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/slave_sel_0
    SLICE_X68Y93         LUT4 (Prop_lut4_I1_O)        0.124    14.736 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_2__3/O
                         net (fo=5, routed)           0.603    15.340    u_tinyriscv_core/u_idu_exu/info_bus_ff/mux_s_data[7]
    SLICE_X68Y94         LUT6 (Prop_lut6_I5_O)        0.124    15.464 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_21/O
                         net (fo=2, routed)           0.568    16.031    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_21_n_0
    SLICE_X68Y95         LUT6 (Prop_lut6_I0_O)        0.124    16.155 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_9/O
                         net (fo=32, routed)          0.926    17.081    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_9_n_0
    SLICE_X69Y97         LUT6 (Prop_lut6_I0_O)        0.124    17.205 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_3_1_i_7/O
                         net (fo=3, routed)           0.561    17.767    u_jtag_top/u_jtag_dm/m1_data_i[15]
    SLICE_X72Y96         LUT4 (Prop_lut4_I2_O)        0.124    17.891 r  u_jtag_top/u_jtag_dm/timer_value[29]_i_1/O
                         net (fo=2, routed)           0.874    18.765    gpio_0/D[29]
    SLICE_X72Y91         FDCE                                         r  gpio_0/gpio_ctrl_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.594    18.574    gpio_0/clk_out1
    SLICE_X72Y91         FDCE                                         r  gpio_0/gpio_ctrl_reg[29]/C
                         clock pessimism              0.480    19.054    
                         clock uncertainty           -0.084    18.971    
    SLICE_X72Y91         FDCE (Setup_fdce_C_D)       -0.067    18.904    gpio_0/gpio_ctrl_reg[29]
  -------------------------------------------------------------------
                         required time                         18.904    
                         arrival time                         -18.765    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.148ns  (required time - arrival time)
  Source:                 u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.456ns  (logic 3.892ns (20.004%)  route 15.564ns (79.996%))
  Logic Levels:           23  (CARRY4=2 LUT2=1 LUT3=1 LUT4=5 LUT5=2 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 18.605 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.698    -0.842    u_tinyriscv_core/u_idu_exu/info_bus_ff/clk_out1
    SLICE_X74Y111        FDCE                                         r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.324 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/Q
                         net (fo=154, routed)         0.567     0.243    u_tinyriscv_core/u_idu_exu/info_bus_ff/ie_dec_info_bus_o[0]
    SLICE_X75Y111        LUT3 (Prop_lut3_I2_O)        0.124     0.367 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[31]_i_3/O
                         net (fo=187, routed)         1.421     1.788    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_we_o
    SLICE_X80Y110        LUT5 (Prop_lut5_I0_O)        0.124     1.912 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_45/O
                         net (fo=1, routed)           0.282     2.194    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_45_n_0
    SLICE_X80Y110        LUT6 (Prop_lut6_I4_O)        0.124     2.318 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_30/O
                         net (fo=64, routed)          1.126     3.444    u_tinyriscv_core/u_csr_reg/qout_r[0]_i_10__2_1
    SLICE_X79Y116        LUT6 (Prop_lut6_I4_O)        0.124     3.568 r  u_tinyriscv_core/u_csr_reg/qout_r[16]_i_10/O
                         net (fo=1, routed)           0.735     4.303    u_tinyriscv_core/u_csr_reg/qout_r[16]_i_10_n_0
    SLICE_X75Y116        LUT4 (Prop_lut4_I0_O)        0.124     4.427 r  u_tinyriscv_core/u_csr_reg/qout_r[16]_i_9__1/O
                         net (fo=2, routed)           0.546     4.972    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[19]_i_21_0
    SLICE_X71Y116        LUT5 (Prop_lut5_I2_O)        0.124     5.096 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[16]_i_3/O
                         net (fo=6, routed)           0.573     5.669    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/p_0_in[16]
    SLICE_X69Y113        LUT4 (Prop_lut4_I0_O)        0.124     5.793 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_27/O
                         net (fo=4, routed)           0.847     6.641    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_58_n_0
    SLICE_X71Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.297 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.297    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_41_n_0
    SLICE_X71Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.411 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_14/CO[3]
                         net (fo=3, routed)           1.115     8.526    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/op1_ge_op2_signed
    SLICE_X70Y108        LUT6 (Prop_lut6_I5_O)        0.124     8.650 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_16/O
                         net (fo=3, routed)           0.460     9.110    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_16_n_0
    SLICE_X71Y105        LUT6 (Prop_lut6_I4_O)        0.124     9.234 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_7/O
                         net (fo=1, routed)           0.285     9.519    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_7_n_0
    SLICE_X69Y105        LUT6 (Prop_lut6_I0_O)        0.124     9.643 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_4/O
                         net (fo=2, routed)           0.317     9.960    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_4_n_0
    SLICE_X68Y103        LUT6 (Prop_lut6_I1_O)        0.124    10.084 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_2/O
                         net (fo=22, routed)          0.367    10.451    u_tinyriscv_core/u_idu_exu/info_bus_ff/m1_addr_i[0]
    SLICE_X69Y103        LUT6 (Prop_lut6_I2_O)        0.124    10.575 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/cause[31]_i_3/O
                         net (fo=7, routed)           0.466    11.041    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_mem_access_misaligned_o
    SLICE_X70Y100        LUT6 (Prop_lut6_I1_O)        0.124    11.165 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/pc_prev[31]_i_6/O
                         net (fo=3, routed)           0.580    11.745    u_tinyriscv_core/u_idu_exu/info_bus_ff/clint_stall_flag_o
    SLICE_X71Y97         LUT6 (Prop_lut6_I0_O)        0.124    11.869 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/rsp_hasked_r_i_3/O
                         net (fo=58, routed)          0.527    12.396    u_tinyriscv_core/u_idu_exu/info_bus_ff/dm_halt_req_reg
    SLICE_X73Y97         LUT6 (Prop_lut6_I4_O)        0.124    12.520 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_6/O
                         net (fo=11, routed)          0.918    13.438    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/p_0_in[2]
    SLICE_X73Y94         LUT4 (Prop_lut4_I0_O)        0.124    13.562 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_0_i_35/O
                         net (fo=95, routed)          1.045    14.607    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/slave_sel_1
    SLICE_X71Y91         LUT4 (Prop_lut4_I3_O)        0.124    14.731 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[8]_i_3__1/O
                         net (fo=3, routed)           0.683    15.414    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[8]_i_3__1_n_0
    SLICE_X70Y92         LUT6 (Prop_lut6_I3_O)        0.124    15.538 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_5__0/O
                         net (fo=1, routed)           0.640    16.178    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_5__0_n_0
    SLICE_X71Y92         LUT6 (Prop_lut6_I2_O)        0.124    16.302 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_2/O
                         net (fo=2, routed)           0.446    16.747    u_jtag_top/u_jtag_dm/m1_data_i[0]
    SLICE_X71Y92         LUT4 (Prop_lut4_I1_O)        0.124    16.871 r  u_jtag_top/u_jtag_dm/sel_width[1].i_lt_8.ram_reg_0_0_i_64/O
                         net (fo=7, routed)           1.095    17.967    u_tinyriscv_core/u_idu_exu/info_bus_ff/mux_m_data[0]
    SLICE_X72Y76         LUT2 (Prop_lut2_I1_O)        0.124    18.091 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_0_0_i_31/O
                         net (fo=1, routed)           0.523    18.614    u_rom/u_gen_ram/data_i[0]
    RAMB36_X2Y15         RAMB36E1                                     r  u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.626    18.605    u_rom/u_gen_ram/clk
    RAMB36_X2Y15         RAMB36E1                                     r  u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0_0/CLKARDCLK
                         clock pessimism              0.480    19.086    
                         clock uncertainty           -0.084    19.002    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    18.761    u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0_0
  -------------------------------------------------------------------
                         required time                         18.761    
                         arrival time                         -18.614    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.180ns  (required time - arrival time)
  Source:                 u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv_core/u_gpr_reg/gpr_rw[18].not_x0.rf_dff/qout_r_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.569ns  (logic 3.768ns (19.255%)  route 15.801ns (80.745%))
  Logic Levels:           22  (CARRY4=2 LUT3=1 LUT4=4 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 18.461 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.698    -0.842    u_tinyriscv_core/u_idu_exu/info_bus_ff/clk_out1
    SLICE_X74Y111        FDCE                                         r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.324 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/Q
                         net (fo=154, routed)         0.567     0.243    u_tinyriscv_core/u_idu_exu/info_bus_ff/ie_dec_info_bus_o[0]
    SLICE_X75Y111        LUT3 (Prop_lut3_I2_O)        0.124     0.367 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[31]_i_3/O
                         net (fo=187, routed)         1.421     1.788    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_we_o
    SLICE_X80Y110        LUT5 (Prop_lut5_I0_O)        0.124     1.912 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_45/O
                         net (fo=1, routed)           0.282     2.194    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_45_n_0
    SLICE_X80Y110        LUT6 (Prop_lut6_I4_O)        0.124     2.318 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_30/O
                         net (fo=64, routed)          1.126     3.444    u_tinyriscv_core/u_csr_reg/qout_r[0]_i_10__2_1
    SLICE_X79Y116        LUT6 (Prop_lut6_I4_O)        0.124     3.568 r  u_tinyriscv_core/u_csr_reg/qout_r[16]_i_10/O
                         net (fo=1, routed)           0.735     4.303    u_tinyriscv_core/u_csr_reg/qout_r[16]_i_10_n_0
    SLICE_X75Y116        LUT4 (Prop_lut4_I0_O)        0.124     4.427 r  u_tinyriscv_core/u_csr_reg/qout_r[16]_i_9__1/O
                         net (fo=2, routed)           0.546     4.972    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[19]_i_21_0
    SLICE_X71Y116        LUT5 (Prop_lut5_I2_O)        0.124     5.096 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[16]_i_3/O
                         net (fo=6, routed)           0.573     5.669    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/p_0_in[16]
    SLICE_X69Y113        LUT4 (Prop_lut4_I0_O)        0.124     5.793 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_27/O
                         net (fo=4, routed)           0.847     6.641    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_58_n_0
    SLICE_X71Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.297 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.297    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_41_n_0
    SLICE_X71Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.411 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_14/CO[3]
                         net (fo=3, routed)           1.115     8.526    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/op1_ge_op2_signed
    SLICE_X70Y108        LUT6 (Prop_lut6_I5_O)        0.124     8.650 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_16/O
                         net (fo=3, routed)           0.460     9.110    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_16_n_0
    SLICE_X71Y105        LUT6 (Prop_lut6_I4_O)        0.124     9.234 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_7/O
                         net (fo=1, routed)           0.285     9.519    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_7_n_0
    SLICE_X69Y105        LUT6 (Prop_lut6_I0_O)        0.124     9.643 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_4/O
                         net (fo=2, routed)           0.317     9.960    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_4_n_0
    SLICE_X68Y103        LUT6 (Prop_lut6_I1_O)        0.124    10.084 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_2/O
                         net (fo=22, routed)          0.367    10.451    u_tinyriscv_core/u_idu_exu/info_bus_ff/m1_addr_i[0]
    SLICE_X69Y103        LUT6 (Prop_lut6_I2_O)        0.124    10.575 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/cause[31]_i_3/O
                         net (fo=7, routed)           0.466    11.041    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_mem_access_misaligned_o
    SLICE_X70Y100        LUT6 (Prop_lut6_I1_O)        0.124    11.165 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/pc_prev[31]_i_6/O
                         net (fo=3, routed)           0.580    11.745    u_tinyriscv_core/u_idu_exu/info_bus_ff/clint_stall_flag_o
    SLICE_X71Y97         LUT6 (Prop_lut6_I0_O)        0.124    11.869 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/rsp_hasked_r_i_3/O
                         net (fo=58, routed)          0.524    12.393    u_tinyriscv_core/u_idu_exu/info_bus_ff/dm_halt_req_reg
    SLICE_X73Y97         LUT6 (Prop_lut6_I4_O)        0.124    12.517 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_7/O
                         net (fo=11, routed)          0.718    13.235    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/p_0_in[3]
    SLICE_X72Y97         LUT4 (Prop_lut4_I1_O)        0.124    13.359 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_3/O
                         net (fo=180, routed)         1.253    14.612    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/slave_sel_0
    SLICE_X68Y93         LUT4 (Prop_lut4_I1_O)        0.124    14.736 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_2__3/O
                         net (fo=5, routed)           0.603    15.340    u_tinyriscv_core/u_idu_exu/info_bus_ff/mux_s_data[7]
    SLICE_X68Y94         LUT6 (Prop_lut6_I5_O)        0.124    15.464 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_21/O
                         net (fo=2, routed)           0.568    16.031    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_21_n_0
    SLICE_X68Y95         LUT6 (Prop_lut6_I0_O)        0.124    16.155 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_9/O
                         net (fo=32, routed)          1.354    17.509    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_9_n_0
    SLICE_X58Y109        LUT6 (Prop_lut6_I1_O)        0.124    17.633 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[18]_i_1/O
                         net (fo=33, routed)          1.093    18.726    u_tinyriscv_core/u_gpr_reg/gpr_rw[18].not_x0.rf_dff/D[18]
    SLICE_X60Y119        FDRE                                         r  u_tinyriscv_core/u_gpr_reg/gpr_rw[18].not_x0.rf_dff/qout_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.482    18.461    u_tinyriscv_core/u_gpr_reg/gpr_rw[18].not_x0.rf_dff/clk_out1
    SLICE_X60Y119        FDRE                                         r  u_tinyriscv_core/u_gpr_reg/gpr_rw[18].not_x0.rf_dff/qout_r_reg[18]/C
                         clock pessimism              0.560    19.021    
                         clock uncertainty           -0.084    18.937    
    SLICE_X60Y119        FDRE (Setup_fdre_C_D)       -0.031    18.906    u_tinyriscv_core/u_gpr_reg/gpr_rw[18].not_x0.rf_dff/qout_r_reg[18]
  -------------------------------------------------------------------
                         required time                         18.906    
                         arrival time                         -18.726    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.184ns  (required time - arrival time)
  Source:                 u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv_core/u_gpr_reg/gpr_rw[28].not_x0.rf_dff/qout_r_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.535ns  (logic 3.768ns (19.289%)  route 15.767ns (80.711%))
  Logic Levels:           22  (CARRY4=2 LUT3=1 LUT4=4 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 18.459 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.698    -0.842    u_tinyriscv_core/u_idu_exu/info_bus_ff/clk_out1
    SLICE_X74Y111        FDCE                                         r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.324 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/Q
                         net (fo=154, routed)         0.567     0.243    u_tinyriscv_core/u_idu_exu/info_bus_ff/ie_dec_info_bus_o[0]
    SLICE_X75Y111        LUT3 (Prop_lut3_I2_O)        0.124     0.367 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[31]_i_3/O
                         net (fo=187, routed)         1.421     1.788    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_we_o
    SLICE_X80Y110        LUT5 (Prop_lut5_I0_O)        0.124     1.912 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_45/O
                         net (fo=1, routed)           0.282     2.194    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_45_n_0
    SLICE_X80Y110        LUT6 (Prop_lut6_I4_O)        0.124     2.318 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_30/O
                         net (fo=64, routed)          1.126     3.444    u_tinyriscv_core/u_csr_reg/qout_r[0]_i_10__2_1
    SLICE_X79Y116        LUT6 (Prop_lut6_I4_O)        0.124     3.568 r  u_tinyriscv_core/u_csr_reg/qout_r[16]_i_10/O
                         net (fo=1, routed)           0.735     4.303    u_tinyriscv_core/u_csr_reg/qout_r[16]_i_10_n_0
    SLICE_X75Y116        LUT4 (Prop_lut4_I0_O)        0.124     4.427 r  u_tinyriscv_core/u_csr_reg/qout_r[16]_i_9__1/O
                         net (fo=2, routed)           0.546     4.972    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[19]_i_21_0
    SLICE_X71Y116        LUT5 (Prop_lut5_I2_O)        0.124     5.096 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[16]_i_3/O
                         net (fo=6, routed)           0.573     5.669    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/p_0_in[16]
    SLICE_X69Y113        LUT4 (Prop_lut4_I0_O)        0.124     5.793 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_27/O
                         net (fo=4, routed)           0.847     6.641    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_58_n_0
    SLICE_X71Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.297 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.297    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_41_n_0
    SLICE_X71Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.411 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_14/CO[3]
                         net (fo=3, routed)           1.115     8.526    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/op1_ge_op2_signed
    SLICE_X70Y108        LUT6 (Prop_lut6_I5_O)        0.124     8.650 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_16/O
                         net (fo=3, routed)           0.460     9.110    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_16_n_0
    SLICE_X71Y105        LUT6 (Prop_lut6_I4_O)        0.124     9.234 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_7/O
                         net (fo=1, routed)           0.285     9.519    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_7_n_0
    SLICE_X69Y105        LUT6 (Prop_lut6_I0_O)        0.124     9.643 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_4/O
                         net (fo=2, routed)           0.317     9.960    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_4_n_0
    SLICE_X68Y103        LUT6 (Prop_lut6_I1_O)        0.124    10.084 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_2/O
                         net (fo=22, routed)          0.367    10.451    u_tinyriscv_core/u_idu_exu/info_bus_ff/m1_addr_i[0]
    SLICE_X69Y103        LUT6 (Prop_lut6_I2_O)        0.124    10.575 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/cause[31]_i_3/O
                         net (fo=7, routed)           0.466    11.041    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_mem_access_misaligned_o
    SLICE_X70Y100        LUT6 (Prop_lut6_I1_O)        0.124    11.165 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/pc_prev[31]_i_6/O
                         net (fo=3, routed)           0.580    11.745    u_tinyriscv_core/u_idu_exu/info_bus_ff/clint_stall_flag_o
    SLICE_X71Y97         LUT6 (Prop_lut6_I0_O)        0.124    11.869 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/rsp_hasked_r_i_3/O
                         net (fo=58, routed)          0.524    12.393    u_tinyriscv_core/u_idu_exu/info_bus_ff/dm_halt_req_reg
    SLICE_X73Y97         LUT6 (Prop_lut6_I4_O)        0.124    12.517 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_7/O
                         net (fo=11, routed)          0.718    13.235    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/p_0_in[3]
    SLICE_X72Y97         LUT4 (Prop_lut4_I1_O)        0.124    13.359 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_3/O
                         net (fo=180, routed)         1.253    14.612    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/slave_sel_0
    SLICE_X68Y93         LUT4 (Prop_lut4_I1_O)        0.124    14.736 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_2__3/O
                         net (fo=5, routed)           0.603    15.340    u_tinyriscv_core/u_idu_exu/info_bus_ff/mux_s_data[7]
    SLICE_X68Y94         LUT6 (Prop_lut6_I5_O)        0.124    15.464 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_21/O
                         net (fo=2, routed)           0.568    16.031    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_21_n_0
    SLICE_X68Y95         LUT6 (Prop_lut6_I0_O)        0.124    16.155 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_9/O
                         net (fo=32, routed)          1.324    17.479    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_9_n_0
    SLICE_X58Y107        LUT6 (Prop_lut6_I1_O)        0.124    17.603 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[19]_i_1/O
                         net (fo=33, routed)          1.089    18.693    u_tinyriscv_core/u_gpr_reg/gpr_rw[28].not_x0.rf_dff/D[19]
    SLICE_X52Y117        FDRE                                         r  u_tinyriscv_core/u_gpr_reg/gpr_rw[28].not_x0.rf_dff/qout_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.480    18.459    u_tinyriscv_core/u_gpr_reg/gpr_rw[28].not_x0.rf_dff/clk_out1
    SLICE_X52Y117        FDRE                                         r  u_tinyriscv_core/u_gpr_reg/gpr_rw[28].not_x0.rf_dff/qout_r_reg[19]/C
                         clock pessimism              0.560    19.019    
                         clock uncertainty           -0.084    18.935    
    SLICE_X52Y117        FDRE (Setup_fdre_C_D)       -0.058    18.877    u_tinyriscv_core/u_gpr_reg/gpr_rw[28].not_x0.rf_dff/qout_r_reg[19]
  -------------------------------------------------------------------
                         required time                         18.877    
                         arrival time                         -18.693    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.194ns  (required time - arrival time)
  Source:                 u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv_core/u_gpr_reg/gpr_rw[30].not_x0.rf_dff/qout_r_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.528ns  (logic 3.768ns (19.296%)  route 15.760ns (80.704%))
  Logic Levels:           22  (CARRY4=2 LUT3=1 LUT4=4 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 18.461 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.698    -0.842    u_tinyriscv_core/u_idu_exu/info_bus_ff/clk_out1
    SLICE_X74Y111        FDCE                                         r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.324 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/Q
                         net (fo=154, routed)         0.567     0.243    u_tinyriscv_core/u_idu_exu/info_bus_ff/ie_dec_info_bus_o[0]
    SLICE_X75Y111        LUT3 (Prop_lut3_I2_O)        0.124     0.367 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[31]_i_3/O
                         net (fo=187, routed)         1.421     1.788    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_we_o
    SLICE_X80Y110        LUT5 (Prop_lut5_I0_O)        0.124     1.912 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_45/O
                         net (fo=1, routed)           0.282     2.194    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_45_n_0
    SLICE_X80Y110        LUT6 (Prop_lut6_I4_O)        0.124     2.318 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_30/O
                         net (fo=64, routed)          1.126     3.444    u_tinyriscv_core/u_csr_reg/qout_r[0]_i_10__2_1
    SLICE_X79Y116        LUT6 (Prop_lut6_I4_O)        0.124     3.568 r  u_tinyriscv_core/u_csr_reg/qout_r[16]_i_10/O
                         net (fo=1, routed)           0.735     4.303    u_tinyriscv_core/u_csr_reg/qout_r[16]_i_10_n_0
    SLICE_X75Y116        LUT4 (Prop_lut4_I0_O)        0.124     4.427 r  u_tinyriscv_core/u_csr_reg/qout_r[16]_i_9__1/O
                         net (fo=2, routed)           0.546     4.972    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[19]_i_21_0
    SLICE_X71Y116        LUT5 (Prop_lut5_I2_O)        0.124     5.096 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[16]_i_3/O
                         net (fo=6, routed)           0.573     5.669    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/p_0_in[16]
    SLICE_X69Y113        LUT4 (Prop_lut4_I0_O)        0.124     5.793 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_27/O
                         net (fo=4, routed)           0.847     6.641    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_58_n_0
    SLICE_X71Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.297 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.297    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_41_n_0
    SLICE_X71Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.411 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_14/CO[3]
                         net (fo=3, routed)           1.115     8.526    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/op1_ge_op2_signed
    SLICE_X70Y108        LUT6 (Prop_lut6_I5_O)        0.124     8.650 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_16/O
                         net (fo=3, routed)           0.460     9.110    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_16_n_0
    SLICE_X71Y105        LUT6 (Prop_lut6_I4_O)        0.124     9.234 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_7/O
                         net (fo=1, routed)           0.285     9.519    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_7_n_0
    SLICE_X69Y105        LUT6 (Prop_lut6_I0_O)        0.124     9.643 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_4/O
                         net (fo=2, routed)           0.317     9.960    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_4_n_0
    SLICE_X68Y103        LUT6 (Prop_lut6_I1_O)        0.124    10.084 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_2/O
                         net (fo=22, routed)          0.367    10.451    u_tinyriscv_core/u_idu_exu/info_bus_ff/m1_addr_i[0]
    SLICE_X69Y103        LUT6 (Prop_lut6_I2_O)        0.124    10.575 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/cause[31]_i_3/O
                         net (fo=7, routed)           0.466    11.041    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_mem_access_misaligned_o
    SLICE_X70Y100        LUT6 (Prop_lut6_I1_O)        0.124    11.165 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/pc_prev[31]_i_6/O
                         net (fo=3, routed)           0.580    11.745    u_tinyriscv_core/u_idu_exu/info_bus_ff/clint_stall_flag_o
    SLICE_X71Y97         LUT6 (Prop_lut6_I0_O)        0.124    11.869 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/rsp_hasked_r_i_3/O
                         net (fo=58, routed)          0.524    12.393    u_tinyriscv_core/u_idu_exu/info_bus_ff/dm_halt_req_reg
    SLICE_X73Y97         LUT6 (Prop_lut6_I4_O)        0.124    12.517 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_7/O
                         net (fo=11, routed)          0.718    13.235    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/p_0_in[3]
    SLICE_X72Y97         LUT4 (Prop_lut4_I1_O)        0.124    13.359 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_3/O
                         net (fo=180, routed)         1.253    14.612    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/slave_sel_0
    SLICE_X68Y93         LUT4 (Prop_lut4_I1_O)        0.124    14.736 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_2__3/O
                         net (fo=5, routed)           0.603    15.340    u_tinyriscv_core/u_idu_exu/info_bus_ff/mux_s_data[7]
    SLICE_X68Y94         LUT6 (Prop_lut6_I5_O)        0.124    15.464 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_21/O
                         net (fo=2, routed)           0.568    16.031    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_21_n_0
    SLICE_X68Y95         LUT6 (Prop_lut6_I0_O)        0.124    16.155 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_9/O
                         net (fo=32, routed)          1.324    17.479    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_9_n_0
    SLICE_X58Y107        LUT6 (Prop_lut6_I1_O)        0.124    17.603 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[19]_i_1/O
                         net (fo=33, routed)          1.082    18.685    u_tinyriscv_core/u_gpr_reg/gpr_rw[30].not_x0.rf_dff/D[19]
    SLICE_X53Y115        FDRE                                         r  u_tinyriscv_core/u_gpr_reg/gpr_rw[30].not_x0.rf_dff/qout_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.482    18.461    u_tinyriscv_core/u_gpr_reg/gpr_rw[30].not_x0.rf_dff/clk_out1
    SLICE_X53Y115        FDRE                                         r  u_tinyriscv_core/u_gpr_reg/gpr_rw[30].not_x0.rf_dff/qout_r_reg[19]/C
                         clock pessimism              0.560    19.021    
                         clock uncertainty           -0.084    18.937    
    SLICE_X53Y115        FDRE (Setup_fdre_C_D)       -0.058    18.879    u_tinyriscv_core/u_gpr_reg/gpr_rw[30].not_x0.rf_dff/qout_r_reg[19]
  -------------------------------------------------------------------
                         required time                         18.879    
                         arrival time                         -18.685    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.202ns  (required time - arrival time)
  Source:                 u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_0/uart_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.561ns  (logic 3.892ns (19.897%)  route 15.669ns (80.103%))
  Logic Levels:           23  (CARRY4=2 LUT2=1 LUT3=1 LUT4=5 LUT5=2 LUT6=12)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 18.582 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.698    -0.842    u_tinyriscv_core/u_idu_exu/info_bus_ff/clk_out1
    SLICE_X74Y111        FDCE                                         r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.324 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/Q
                         net (fo=154, routed)         0.567     0.243    u_tinyriscv_core/u_idu_exu/info_bus_ff/ie_dec_info_bus_o[0]
    SLICE_X75Y111        LUT3 (Prop_lut3_I2_O)        0.124     0.367 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[31]_i_3/O
                         net (fo=187, routed)         1.421     1.788    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_we_o
    SLICE_X80Y110        LUT5 (Prop_lut5_I0_O)        0.124     1.912 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_45/O
                         net (fo=1, routed)           0.282     2.194    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_45_n_0
    SLICE_X80Y110        LUT6 (Prop_lut6_I4_O)        0.124     2.318 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_30/O
                         net (fo=64, routed)          1.126     3.444    u_tinyriscv_core/u_csr_reg/qout_r[0]_i_10__2_1
    SLICE_X79Y116        LUT6 (Prop_lut6_I4_O)        0.124     3.568 r  u_tinyriscv_core/u_csr_reg/qout_r[16]_i_10/O
                         net (fo=1, routed)           0.735     4.303    u_tinyriscv_core/u_csr_reg/qout_r[16]_i_10_n_0
    SLICE_X75Y116        LUT4 (Prop_lut4_I0_O)        0.124     4.427 r  u_tinyriscv_core/u_csr_reg/qout_r[16]_i_9__1/O
                         net (fo=2, routed)           0.546     4.972    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[19]_i_21_0
    SLICE_X71Y116        LUT5 (Prop_lut5_I2_O)        0.124     5.096 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[16]_i_3/O
                         net (fo=6, routed)           0.573     5.669    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/p_0_in[16]
    SLICE_X69Y113        LUT4 (Prop_lut4_I0_O)        0.124     5.793 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_27/O
                         net (fo=4, routed)           0.847     6.641    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_58_n_0
    SLICE_X71Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.297 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.297    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_41_n_0
    SLICE_X71Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.411 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_14/CO[3]
                         net (fo=3, routed)           1.115     8.526    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/op1_ge_op2_signed
    SLICE_X70Y108        LUT6 (Prop_lut6_I5_O)        0.124     8.650 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_16/O
                         net (fo=3, routed)           0.460     9.110    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_16_n_0
    SLICE_X71Y105        LUT6 (Prop_lut6_I4_O)        0.124     9.234 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_7/O
                         net (fo=1, routed)           0.285     9.519    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_7_n_0
    SLICE_X69Y105        LUT6 (Prop_lut6_I0_O)        0.124     9.643 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_4/O
                         net (fo=2, routed)           0.317     9.960    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_4_n_0
    SLICE_X68Y103        LUT6 (Prop_lut6_I1_O)        0.124    10.084 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_2/O
                         net (fo=22, routed)          0.367    10.451    u_tinyriscv_core/u_idu_exu/info_bus_ff/m1_addr_i[0]
    SLICE_X69Y103        LUT6 (Prop_lut6_I2_O)        0.124    10.575 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/cause[31]_i_3/O
                         net (fo=7, routed)           0.466    11.041    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_mem_access_misaligned_o
    SLICE_X70Y100        LUT6 (Prop_lut6_I1_O)        0.124    11.165 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/pc_prev[31]_i_6/O
                         net (fo=3, routed)           0.580    11.745    u_tinyriscv_core/u_idu_exu/info_bus_ff/clint_stall_flag_o
    SLICE_X71Y97         LUT6 (Prop_lut6_I0_O)        0.124    11.869 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/rsp_hasked_r_i_3/O
                         net (fo=58, routed)          0.527    12.396    u_tinyriscv_core/u_idu_exu/info_bus_ff/dm_halt_req_reg
    SLICE_X73Y97         LUT6 (Prop_lut6_I4_O)        0.124    12.520 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_6/O
                         net (fo=11, routed)          0.918    13.438    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/p_0_in[2]
    SLICE_X73Y94         LUT4 (Prop_lut4_I0_O)        0.124    13.562 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_0_i_35/O
                         net (fo=95, routed)          1.045    14.607    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/slave_sel_1
    SLICE_X71Y91         LUT4 (Prop_lut4_I3_O)        0.124    14.731 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[8]_i_3__1/O
                         net (fo=3, routed)           0.683    15.414    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[8]_i_3__1_n_0
    SLICE_X70Y92         LUT6 (Prop_lut6_I3_O)        0.124    15.538 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_5__0/O
                         net (fo=1, routed)           0.640    16.178    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_5__0_n_0
    SLICE_X71Y92         LUT6 (Prop_lut6_I2_O)        0.124    16.302 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_2/O
                         net (fo=2, routed)           0.446    16.747    u_jtag_top/u_jtag_dm/m1_data_i[0]
    SLICE_X71Y92         LUT4 (Prop_lut4_I1_O)        0.124    16.871 r  u_jtag_top/u_jtag_dm/sel_width[1].i_lt_8.ram_reg_0_0_i_64/O
                         net (fo=7, routed)           0.887    17.758    u_tinyriscv_core/u_idu_exu/info_bus_ff/mux_m_data[0]
    SLICE_X82Y92         LUT2 (Prop_lut2_I1_O)        0.124    17.882 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/uart_ctrl[0]_i_1/O
                         net (fo=3, routed)           0.837    18.719    uart_0/D[0]
    SLICE_X80Y91         FDCE                                         r  uart_0/uart_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.602    18.582    uart_0/clk_out1
    SLICE_X80Y91         FDCE                                         r  uart_0/uart_ctrl_reg[0]/C
                         clock pessimism              0.480    19.062    
                         clock uncertainty           -0.084    18.979    
    SLICE_X80Y91         FDCE (Setup_fdce_C_D)       -0.058    18.921    uart_0/uart_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         18.921    
                         arrival time                         -18.719    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (required time - arrival time)
  Source:                 u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv_core/u_gpr_reg/gpr_rw[26].not_x0.rf_dff/qout_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.436ns  (logic 3.768ns (19.387%)  route 15.667ns (80.613%))
  Logic Levels:           22  (CARRY4=2 LUT3=1 LUT4=3 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 18.474 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.698    -0.842    u_tinyriscv_core/u_idu_exu/info_bus_ff/clk_out1
    SLICE_X74Y111        FDCE                                         r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.324 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/Q
                         net (fo=154, routed)         0.567     0.243    u_tinyriscv_core/u_idu_exu/info_bus_ff/ie_dec_info_bus_o[0]
    SLICE_X75Y111        LUT3 (Prop_lut3_I2_O)        0.124     0.367 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[31]_i_3/O
                         net (fo=187, routed)         1.421     1.788    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_we_o
    SLICE_X80Y110        LUT5 (Prop_lut5_I0_O)        0.124     1.912 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_45/O
                         net (fo=1, routed)           0.282     2.194    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_45_n_0
    SLICE_X80Y110        LUT6 (Prop_lut6_I4_O)        0.124     2.318 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_30/O
                         net (fo=64, routed)          1.126     3.444    u_tinyriscv_core/u_csr_reg/qout_r[0]_i_10__2_1
    SLICE_X79Y116        LUT6 (Prop_lut6_I4_O)        0.124     3.568 r  u_tinyriscv_core/u_csr_reg/qout_r[16]_i_10/O
                         net (fo=1, routed)           0.735     4.303    u_tinyriscv_core/u_csr_reg/qout_r[16]_i_10_n_0
    SLICE_X75Y116        LUT4 (Prop_lut4_I0_O)        0.124     4.427 r  u_tinyriscv_core/u_csr_reg/qout_r[16]_i_9__1/O
                         net (fo=2, routed)           0.546     4.972    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[19]_i_21_0
    SLICE_X71Y116        LUT5 (Prop_lut5_I2_O)        0.124     5.096 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[16]_i_3/O
                         net (fo=6, routed)           0.573     5.669    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/p_0_in[16]
    SLICE_X69Y113        LUT4 (Prop_lut4_I0_O)        0.124     5.793 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_27/O
                         net (fo=4, routed)           0.847     6.641    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_58_n_0
    SLICE_X71Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.297 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.297    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_41_n_0
    SLICE_X71Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.411 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_14/CO[3]
                         net (fo=3, routed)           1.115     8.526    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/op1_ge_op2_signed
    SLICE_X70Y108        LUT6 (Prop_lut6_I5_O)        0.124     8.650 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_16/O
                         net (fo=3, routed)           0.460     9.110    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_16_n_0
    SLICE_X71Y105        LUT6 (Prop_lut6_I4_O)        0.124     9.234 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_7/O
                         net (fo=1, routed)           0.285     9.519    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_7_n_0
    SLICE_X69Y105        LUT6 (Prop_lut6_I0_O)        0.124     9.643 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_4/O
                         net (fo=2, routed)           0.317     9.960    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_4_n_0
    SLICE_X68Y103        LUT6 (Prop_lut6_I1_O)        0.124    10.084 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_2/O
                         net (fo=22, routed)          0.367    10.451    u_tinyriscv_core/u_idu_exu/info_bus_ff/m1_addr_i[0]
    SLICE_X69Y103        LUT6 (Prop_lut6_I2_O)        0.124    10.575 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/cause[31]_i_3/O
                         net (fo=7, routed)           0.466    11.041    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_mem_access_misaligned_o
    SLICE_X70Y100        LUT6 (Prop_lut6_I1_O)        0.124    11.165 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/pc_prev[31]_i_6/O
                         net (fo=3, routed)           0.580    11.745    u_tinyriscv_core/u_idu_exu/info_bus_ff/clint_stall_flag_o
    SLICE_X71Y97         LUT6 (Prop_lut6_I0_O)        0.124    11.869 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/rsp_hasked_r_i_3/O
                         net (fo=58, routed)          0.524    12.393    u_tinyriscv_core/u_idu_exu/info_bus_ff/dm_halt_req_reg
    SLICE_X73Y97         LUT6 (Prop_lut6_I4_O)        0.124    12.517 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_7/O
                         net (fo=11, routed)          0.696    13.213    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/p_0_in[3]
    SLICE_X73Y97         LUT4 (Prop_lut4_I0_O)        0.124    13.337 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_2__6/O
                         net (fo=65, routed)          1.085    14.422    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/slave_sel_4
    SLICE_X73Y92         LUT6 (Prop_lut6_I1_O)        0.124    14.546 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[19]_i_2__3/O
                         net (fo=5, routed)           0.561    15.107    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[19]_i_2__3_n_0
    SLICE_X69Y92         LUT5 (Prop_lut5_I3_O)        0.124    15.231 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[3]_i_6/O
                         net (fo=1, routed)           0.971    16.203    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[3]_i_6_n_0
    SLICE_X63Y92         LUT6 (Prop_lut6_I3_O)        0.124    16.327 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[3]_i_2/O
                         net (fo=6, routed)           1.103    17.429    u_tinyriscv_core/u_idu_exu/info_bus_ff/m1_data_i[3]
    SLICE_X56Y103        LUT5 (Prop_lut5_I1_O)        0.124    17.553 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[3]_i_1/O
                         net (fo=33, routed)          1.040    18.593    u_tinyriscv_core/u_gpr_reg/gpr_rw[26].not_x0.rf_dff/D[3]
    SLICE_X47Y109        FDRE                                         r  u_tinyriscv_core/u_gpr_reg/gpr_rw[26].not_x0.rf_dff/qout_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.495    18.474    u_tinyriscv_core/u_gpr_reg/gpr_rw[26].not_x0.rf_dff/clk_out1
    SLICE_X47Y109        FDRE                                         r  u_tinyriscv_core/u_gpr_reg/gpr_rw[26].not_x0.rf_dff/qout_r_reg[3]/C
                         clock pessimism              0.488    18.963    
                         clock uncertainty           -0.084    18.879    
    SLICE_X47Y109        FDRE (Setup_fdre_C_D)       -0.081    18.798    u_tinyriscv_core/u_gpr_reg/gpr_rw[26].not_x0.rf_dff/qout_r_reg[3]
  -------------------------------------------------------------------
                         required time                         18.798    
                         arrival time                         -18.593    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.234ns  (required time - arrival time)
  Source:                 u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv_core/u_gpr_reg/gpr_rw[16].not_x0.rf_dff/qout_r_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.404ns  (logic 3.768ns (19.419%)  route 15.636ns (80.581%))
  Logic Levels:           22  (CARRY4=2 LUT3=1 LUT4=4 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 18.472 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.698    -0.842    u_tinyriscv_core/u_idu_exu/info_bus_ff/clk_out1
    SLICE_X74Y111        FDCE                                         r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.324 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/Q
                         net (fo=154, routed)         0.567     0.243    u_tinyriscv_core/u_idu_exu/info_bus_ff/ie_dec_info_bus_o[0]
    SLICE_X75Y111        LUT3 (Prop_lut3_I2_O)        0.124     0.367 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[31]_i_3/O
                         net (fo=187, routed)         1.421     1.788    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_we_o
    SLICE_X80Y110        LUT5 (Prop_lut5_I0_O)        0.124     1.912 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_45/O
                         net (fo=1, routed)           0.282     2.194    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_45_n_0
    SLICE_X80Y110        LUT6 (Prop_lut6_I4_O)        0.124     2.318 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_30/O
                         net (fo=64, routed)          1.126     3.444    u_tinyriscv_core/u_csr_reg/qout_r[0]_i_10__2_1
    SLICE_X79Y116        LUT6 (Prop_lut6_I4_O)        0.124     3.568 r  u_tinyriscv_core/u_csr_reg/qout_r[16]_i_10/O
                         net (fo=1, routed)           0.735     4.303    u_tinyriscv_core/u_csr_reg/qout_r[16]_i_10_n_0
    SLICE_X75Y116        LUT4 (Prop_lut4_I0_O)        0.124     4.427 r  u_tinyriscv_core/u_csr_reg/qout_r[16]_i_9__1/O
                         net (fo=2, routed)           0.546     4.972    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[19]_i_21_0
    SLICE_X71Y116        LUT5 (Prop_lut5_I2_O)        0.124     5.096 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[16]_i_3/O
                         net (fo=6, routed)           0.573     5.669    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/p_0_in[16]
    SLICE_X69Y113        LUT4 (Prop_lut4_I0_O)        0.124     5.793 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_27/O
                         net (fo=4, routed)           0.847     6.641    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_58_n_0
    SLICE_X71Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.297 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.297    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_41_n_0
    SLICE_X71Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.411 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_14/CO[3]
                         net (fo=3, routed)           1.115     8.526    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/op1_ge_op2_signed
    SLICE_X70Y108        LUT6 (Prop_lut6_I5_O)        0.124     8.650 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_16/O
                         net (fo=3, routed)           0.460     9.110    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_16_n_0
    SLICE_X71Y105        LUT6 (Prop_lut6_I4_O)        0.124     9.234 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_7/O
                         net (fo=1, routed)           0.285     9.519    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_7_n_0
    SLICE_X69Y105        LUT6 (Prop_lut6_I0_O)        0.124     9.643 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_4/O
                         net (fo=2, routed)           0.317     9.960    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_4_n_0
    SLICE_X68Y103        LUT6 (Prop_lut6_I1_O)        0.124    10.084 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_2/O
                         net (fo=22, routed)          0.367    10.451    u_tinyriscv_core/u_idu_exu/info_bus_ff/m1_addr_i[0]
    SLICE_X69Y103        LUT6 (Prop_lut6_I2_O)        0.124    10.575 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/cause[31]_i_3/O
                         net (fo=7, routed)           0.466    11.041    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_mem_access_misaligned_o
    SLICE_X70Y100        LUT6 (Prop_lut6_I1_O)        0.124    11.165 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/pc_prev[31]_i_6/O
                         net (fo=3, routed)           0.580    11.745    u_tinyriscv_core/u_idu_exu/info_bus_ff/clint_stall_flag_o
    SLICE_X71Y97         LUT6 (Prop_lut6_I0_O)        0.124    11.869 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/rsp_hasked_r_i_3/O
                         net (fo=58, routed)          0.524    12.393    u_tinyriscv_core/u_idu_exu/info_bus_ff/dm_halt_req_reg
    SLICE_X73Y97         LUT6 (Prop_lut6_I4_O)        0.124    12.517 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_7/O
                         net (fo=11, routed)          0.718    13.235    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/p_0_in[3]
    SLICE_X72Y97         LUT4 (Prop_lut4_I1_O)        0.124    13.359 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_3/O
                         net (fo=180, routed)         1.253    14.612    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/slave_sel_0
    SLICE_X68Y93         LUT4 (Prop_lut4_I1_O)        0.124    14.736 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_2__3/O
                         net (fo=5, routed)           0.603    15.340    u_tinyriscv_core/u_idu_exu/info_bus_ff/mux_s_data[7]
    SLICE_X68Y94         LUT6 (Prop_lut6_I5_O)        0.124    15.464 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_21/O
                         net (fo=2, routed)           0.568    16.031    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_21_n_0
    SLICE_X68Y95         LUT6 (Prop_lut6_I0_O)        0.124    16.155 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_9/O
                         net (fo=32, routed)          1.237    17.392    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_9_n_0
    SLICE_X58Y106        LUT6 (Prop_lut6_I3_O)        0.124    17.516 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[29]_i_1/O
                         net (fo=33, routed)          1.045    18.562    u_tinyriscv_core/u_gpr_reg/gpr_rw[16].not_x0.rf_dff/D[29]
    SLICE_X48Y112        FDRE                                         r  u_tinyriscv_core/u_gpr_reg/gpr_rw[16].not_x0.rf_dff/qout_r_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.493    18.472    u_tinyriscv_core/u_gpr_reg/gpr_rw[16].not_x0.rf_dff/clk_out1
    SLICE_X48Y112        FDRE                                         r  u_tinyriscv_core/u_gpr_reg/gpr_rw[16].not_x0.rf_dff/qout_r_reg[29]/C
                         clock pessimism              0.488    18.961    
                         clock uncertainty           -0.084    18.877    
    SLICE_X48Y112        FDRE (Setup_fdre_C_D)       -0.081    18.796    u_tinyriscv_core/u_gpr_reg/gpr_rw[16].not_x0.rf_dff/qout_r_reg[29]
  -------------------------------------------------------------------
                         required time                         18.796    
                         arrival time                         -18.562    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.235ns  (required time - arrival time)
  Source:                 u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpio_0/gpio_ctrl_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        19.508ns  (logic 3.892ns (19.951%)  route 15.616ns (80.049%))
  Logic Levels:           23  (CARRY4=2 LUT3=2 LUT4=4 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 18.572 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.698    -0.842    u_tinyriscv_core/u_idu_exu/info_bus_ff/clk_out1
    SLICE_X74Y111        FDCE                                         r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.324 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/Q
                         net (fo=154, routed)         0.567     0.243    u_tinyriscv_core/u_idu_exu/info_bus_ff/ie_dec_info_bus_o[0]
    SLICE_X75Y111        LUT3 (Prop_lut3_I2_O)        0.124     0.367 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[31]_i_3/O
                         net (fo=187, routed)         1.421     1.788    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_we_o
    SLICE_X80Y110        LUT5 (Prop_lut5_I0_O)        0.124     1.912 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_45/O
                         net (fo=1, routed)           0.282     2.194    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_45_n_0
    SLICE_X80Y110        LUT6 (Prop_lut6_I4_O)        0.124     2.318 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_30/O
                         net (fo=64, routed)          1.126     3.444    u_tinyriscv_core/u_csr_reg/qout_r[0]_i_10__2_1
    SLICE_X79Y116        LUT6 (Prop_lut6_I4_O)        0.124     3.568 r  u_tinyriscv_core/u_csr_reg/qout_r[16]_i_10/O
                         net (fo=1, routed)           0.735     4.303    u_tinyriscv_core/u_csr_reg/qout_r[16]_i_10_n_0
    SLICE_X75Y116        LUT4 (Prop_lut4_I0_O)        0.124     4.427 r  u_tinyriscv_core/u_csr_reg/qout_r[16]_i_9__1/O
                         net (fo=2, routed)           0.546     4.972    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[19]_i_21_0
    SLICE_X71Y116        LUT5 (Prop_lut5_I2_O)        0.124     5.096 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[16]_i_3/O
                         net (fo=6, routed)           0.573     5.669    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/p_0_in[16]
    SLICE_X69Y113        LUT4 (Prop_lut4_I0_O)        0.124     5.793 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_27/O
                         net (fo=4, routed)           0.847     6.641    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_58_n_0
    SLICE_X71Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.297 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.297    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_41_n_0
    SLICE_X71Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.411 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_14/CO[3]
                         net (fo=3, routed)           1.115     8.526    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/op1_ge_op2_signed
    SLICE_X70Y108        LUT6 (Prop_lut6_I5_O)        0.124     8.650 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_16/O
                         net (fo=3, routed)           0.460     9.110    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_16_n_0
    SLICE_X71Y105        LUT6 (Prop_lut6_I4_O)        0.124     9.234 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_7/O
                         net (fo=1, routed)           0.285     9.519    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_7_n_0
    SLICE_X69Y105        LUT6 (Prop_lut6_I0_O)        0.124     9.643 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_4/O
                         net (fo=2, routed)           0.317     9.960    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_4_n_0
    SLICE_X68Y103        LUT6 (Prop_lut6_I1_O)        0.124    10.084 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_2/O
                         net (fo=22, routed)          0.367    10.451    u_tinyriscv_core/u_idu_exu/info_bus_ff/m1_addr_i[0]
    SLICE_X69Y103        LUT6 (Prop_lut6_I2_O)        0.124    10.575 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/cause[31]_i_3/O
                         net (fo=7, routed)           0.466    11.041    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_mem_access_misaligned_o
    SLICE_X70Y100        LUT6 (Prop_lut6_I1_O)        0.124    11.165 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/pc_prev[31]_i_6/O
                         net (fo=3, routed)           0.580    11.745    u_tinyriscv_core/u_idu_exu/info_bus_ff/clint_stall_flag_o
    SLICE_X71Y97         LUT6 (Prop_lut6_I0_O)        0.124    11.869 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/rsp_hasked_r_i_3/O
                         net (fo=58, routed)          0.524    12.393    u_tinyriscv_core/u_idu_exu/info_bus_ff/dm_halt_req_reg
    SLICE_X73Y97         LUT6 (Prop_lut6_I4_O)        0.124    12.517 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_7/O
                         net (fo=11, routed)          0.718    13.235    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/p_0_in[3]
    SLICE_X72Y97         LUT4 (Prop_lut4_I1_O)        0.124    13.359 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_3/O
                         net (fo=180, routed)         1.253    14.612    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/slave_sel_0
    SLICE_X68Y93         LUT4 (Prop_lut4_I1_O)        0.124    14.736 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_2__3/O
                         net (fo=5, routed)           0.603    15.340    u_tinyriscv_core/u_idu_exu/info_bus_ff/mux_s_data[7]
    SLICE_X68Y94         LUT6 (Prop_lut6_I5_O)        0.124    15.464 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_21/O
                         net (fo=2, routed)           0.568    16.031    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_21_n_0
    SLICE_X68Y95         LUT6 (Prop_lut6_I0_O)        0.124    16.155 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_9/O
                         net (fo=32, routed)          0.731    16.886    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_9_n_0
    SLICE_X70Y96         LUT6 (Prop_lut6_I1_O)        0.124    17.010 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_2_0_i_9/O
                         net (fo=3, routed)           0.900    17.910    u_jtag_top/u_jtag_dm/demux_s_data_02[1]
    SLICE_X73Y91         LUT3 (Prop_lut3_I0_O)        0.124    18.034 r  u_jtag_top/u_jtag_dm/timer_value[17]_i_1/O
                         net (fo=2, routed)           0.633    18.666    gpio_0/D[17]
    SLICE_X72Y88         FDCE                                         r  gpio_0/gpio_ctrl_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.592    18.572    gpio_0/clk_out1
    SLICE_X72Y88         FDCE                                         r  gpio_0/gpio_ctrl_reg[17]/C
                         clock pessimism              0.480    19.052    
                         clock uncertainty           -0.084    18.969    
    SLICE_X72Y88         FDCE (Setup_fdce_C_D)       -0.067    18.902    gpio_0/gpio_ctrl_reg[17]
  -------------------------------------------------------------------
                         required time                         18.902    
                         arrival time                         -18.666    
  -------------------------------------------------------------------
                         slack                                  0.235    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 u_tinyriscv_core/u_ifu/pc_prev_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv_core/u_ifu/pc_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.595    -0.569    u_tinyriscv_core/u_ifu/clk_out1
    SLICE_X79Y102        FDCE                                         r  u_tinyriscv_core/u_ifu/pc_prev_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y102        FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  u_tinyriscv_core/u_ifu/pc_prev_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.341    u_tinyriscv_core/u_idu_exu/info_bus_ff/pc_reg[31][0]
    SLICE_X78Y102        LUT6 (Prop_lut6_I4_O)        0.045    -0.296 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/pc[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.296    u_tinyriscv_core/u_ifu/pc_reg[31]_0[0]
    SLICE_X78Y102        FDCE                                         r  u_tinyriscv_core/u_ifu/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.867    -0.806    u_tinyriscv_core/u_ifu/clk_out1
    SLICE_X78Y102        FDCE                                         r  u_tinyriscv_core/u_ifu/pc_reg[0]/C
                         clock pessimism              0.250    -0.556    
                         clock uncertainty            0.084    -0.473    
    SLICE_X78Y102        FDCE (Hold_fdce_C_D)         0.120    -0.353    u_tinyriscv_core/u_ifu/pc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 uart_0/rx_q1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_0/rx_start_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.209ns (80.045%)  route 0.052ns (19.955%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.606    -0.558    uart_0/clk_out1
    SLICE_X84Y94         FDCE                                         r  uart_0/rx_q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y94         FDCE (Prop_fdce_C_Q)         0.164    -0.394 r  uart_0/rx_q1_reg/Q
                         net (fo=1, routed)           0.052    -0.342    uart_0/rx_q1
    SLICE_X85Y94         LUT5 (Prop_lut5_I3_O)        0.045    -0.297 r  uart_0/rx_start_i_1/O
                         net (fo=1, routed)           0.000    -0.297    uart_0/rx_start_i_1_n_0
    SLICE_X85Y94         FDCE                                         r  uart_0/rx_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.878    -0.795    uart_0/clk_out1
    SLICE_X85Y94         FDCE                                         r  uart_0/rx_start_reg/C
                         clock pessimism              0.250    -0.545    
                         clock uncertainty            0.084    -0.462    
    SLICE_X85Y94         FDCE (Hold_fdce_C_D)         0.092    -0.370    uart_0/rx_start_reg
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_tinyriscv_core/u_ifu_idu/inst_ff/qout_r_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv_core/u_idu_exu/imm_ff/qout_r_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.189ns (33.626%)  route 0.373ns (66.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.568    -0.596    u_tinyriscv_core/u_ifu_idu/inst_ff/clk_out1
    SLICE_X71Y95         FDCE                                         r  u_tinyriscv_core/u_ifu_idu/inst_ff/qout_r_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  u_tinyriscv_core/u_ifu_idu/inst_ff/qout_r_reg[23]/Q
                         net (fo=7, routed)           0.373    -0.082    u_tinyriscv_core/u_ifu_idu/inst_ff/if_inst_o[23]
    SLICE_X70Y106        LUT4 (Prop_lut4_I2_O)        0.048    -0.034 r  u_tinyriscv_core/u_ifu_idu/inst_ff/qout_r[23]_i_1__6/O
                         net (fo=1, routed)           0.000    -0.034    u_tinyriscv_core/u_idu_exu/imm_ff/qout_r_reg[31]_0[23]
    SLICE_X70Y106        FDCE                                         r  u_tinyriscv_core/u_idu_exu/imm_ff/qout_r_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.834    -0.839    u_tinyriscv_core/u_idu_exu/imm_ff/clk_out1
    SLICE_X70Y106        FDCE                                         r  u_tinyriscv_core/u_idu_exu/imm_ff/qout_r_reg[23]/C
                         clock pessimism              0.509    -0.330    
                         clock uncertainty            0.084    -0.247    
    SLICE_X70Y106        FDCE (Hold_fdce_C_D)         0.131    -0.116    u_tinyriscv_core/u_idu_exu/imm_ff/qout_r_reg[23]
  -------------------------------------------------------------------
                         required time                          0.116    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/rx_data_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.167%)  route 0.119ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.592    -0.572    u_jtag_top/u_jtag_dm/rx/clk_out1
    SLICE_X85Y119        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y119        FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[0]/Q
                         net (fo=1, routed)           0.119    -0.312    u_jtag_top/u_jtag_dm/rx_n_43
    SLICE_X86Y119        FDRE                                         r  u_jtag_top/u_jtag_dm/rx_data_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.862    -0.810    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X86Y119        FDRE                                         r  u_jtag_top/u_jtag_dm/rx_data_r_reg[0]/C
                         clock pessimism              0.275    -0.535    
                         clock uncertainty            0.084    -0.452    
    SLICE_X86Y119        FDRE (Hold_fdre_C_D)         0.046    -0.406    u_jtag_top/u_jtag_dm/rx_data_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.778%)  route 0.133ns (41.222%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.600    -0.564    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X85Y106        FDCE                                         r  u_jtag_top/u_jtag_dm/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y106        FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  u_jtag_top/u_jtag_dm/state_reg[1]/Q
                         net (fo=11, routed)          0.133    -0.291    u_jtag_top/u_jtag_dm/state[1]
    SLICE_X84Y106        LUT3 (Prop_lut3_I1_O)        0.048    -0.243 r  u_jtag_top/u_jtag_dm/state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    u_jtag_top/u_jtag_dm/state[2]_i_1_n_0
    SLICE_X84Y106        FDCE                                         r  u_jtag_top/u_jtag_dm/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.871    -0.801    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X84Y106        FDCE                                         r  u_jtag_top/u_jtag_dm/state_reg[2]/C
                         clock pessimism              0.250    -0.551    
                         clock uncertainty            0.084    -0.468    
    SLICE_X84Y106        FDCE (Hold_fdce_C_D)         0.131    -0.337    u_jtag_top/u_jtag_dm/state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/rx_data_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/dmcontrol_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.945%)  route 0.125ns (47.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.597    -0.567    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X87Y113        FDRE                                         r  u_jtag_top/u_jtag_dm/rx_data_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  u_jtag_top/u_jtag_dm/rx_data_r_reg[6]/Q
                         net (fo=10, routed)          0.125    -0.301    u_jtag_top/u_jtag_dm/rx_data_r_reg_n_0_[6]
    SLICE_X86Y111        FDCE                                         r  u_jtag_top/u_jtag_dm/dmcontrol_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.871    -0.802    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X86Y111        FDCE                                         r  u_jtag_top/u_jtag_dm/dmcontrol_reg[4]/C
                         clock pessimism              0.253    -0.549    
                         clock uncertainty            0.084    -0.466    
    SLICE_X86Y111        FDCE (Hold_fdce_C_D)         0.070    -0.396    u_jtag_top/u_jtag_dm/dmcontrol_reg[4]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_tinyriscv_core/u_ifu/pc_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv_core/u_ifu/pc_prev_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.072%)  route 0.146ns (50.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.584    -0.580    u_tinyriscv_core/u_ifu/clk_out1
    SLICE_X77Y118        FDCE                                         r  u_tinyriscv_core/u_ifu/pc_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y118        FDCE (Prop_fdce_C_Q)         0.141    -0.439 r  u_tinyriscv_core/u_ifu/pc_reg[21]/Q
                         net (fo=3, routed)           0.146    -0.293    u_tinyriscv_core/u_ifu/pc_reg_n_0_[21]
    SLICE_X79Y118        FDCE                                         r  u_tinyriscv_core/u_ifu/pc_prev_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.857    -0.816    u_tinyriscv_core/u_ifu/clk_out1
    SLICE_X79Y118        FDCE                                         r  u_tinyriscv_core/u_ifu/pc_prev_reg[21]/C
                         clock pessimism              0.275    -0.541    
                         clock uncertainty            0.084    -0.458    
    SLICE_X79Y118        FDCE (Hold_fdce_C_D)         0.070    -0.388    u_tinyriscv_core/u_ifu/pc_prev_reg[21]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u_tinyriscv_core/u_ifu/pc_dff/qout_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv_core/u_ifu_idu/inst_addr_ff/qout_r_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.187ns (57.168%)  route 0.140ns (42.832%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.594    -0.570    u_tinyriscv_core/u_ifu/pc_dff/clk_out1
    SLICE_X79Y106        FDCE                                         r  u_tinyriscv_core/u_ifu/pc_dff/qout_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y106        FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  u_tinyriscv_core/u_ifu/pc_dff/qout_r_reg[11]/Q
                         net (fo=1, routed)           0.140    -0.289    u_tinyriscv_core/u_ifu/pc_dff/ifetch_pc_o[11]
    SLICE_X78Y106        LUT2 (Prop_lut2_I0_O)        0.046    -0.243 r  u_tinyriscv_core/u_ifu/pc_dff/qout_r[11]_i_1__8/O
                         net (fo=1, routed)           0.000    -0.243    u_tinyriscv_core/u_ifu_idu/inst_addr_ff/qout_r_reg[31]_1[11]
    SLICE_X78Y106        FDCE                                         r  u_tinyriscv_core/u_ifu_idu/inst_addr_ff/qout_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.866    -0.807    u_tinyriscv_core/u_ifu_idu/inst_addr_ff/clk_out1
    SLICE_X78Y106        FDCE                                         r  u_tinyriscv_core/u_ifu_idu/inst_addr_ff/qout_r_reg[11]/C
                         clock pessimism              0.250    -0.557    
                         clock uncertainty            0.084    -0.474    
    SLICE_X78Y106        FDCE (Hold_fdce_C_D)         0.131    -0.343    u_tinyriscv_core/u_ifu_idu/inst_addr_ff/qout_r_reg[11]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u_tinyriscv_core/u_ifu/pc_dff/qout_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv_core/u_ifu_idu/inst_addr_ff/qout_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.187ns (57.168%)  route 0.140ns (42.832%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.594    -0.570    u_tinyriscv_core/u_ifu/pc_dff/clk_out1
    SLICE_X79Y104        FDCE                                         r  u_tinyriscv_core/u_ifu/pc_dff/qout_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y104        FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  u_tinyriscv_core/u_ifu/pc_dff/qout_r_reg[1]/Q
                         net (fo=1, routed)           0.140    -0.289    u_tinyriscv_core/u_ifu/pc_dff/ifetch_pc_o[1]
    SLICE_X78Y104        LUT2 (Prop_lut2_I0_O)        0.046    -0.243 r  u_tinyriscv_core/u_ifu/pc_dff/qout_r[1]_i_1__8/O
                         net (fo=1, routed)           0.000    -0.243    u_tinyriscv_core/u_ifu_idu/inst_addr_ff/qout_r_reg[31]_1[1]
    SLICE_X78Y104        FDCE                                         r  u_tinyriscv_core/u_ifu_idu/inst_addr_ff/qout_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.866    -0.807    u_tinyriscv_core/u_ifu_idu/inst_addr_ff/clk_out1
    SLICE_X78Y104        FDCE                                         r  u_tinyriscv_core/u_ifu_idu/inst_addr_ff/qout_r_reg[1]/C
                         clock pessimism              0.250    -0.557    
                         clock uncertainty            0.084    -0.474    
    SLICE_X78Y104        FDCE (Hold_fdce_C_D)         0.131    -0.343    u_tinyriscv_core/u_ifu_idu/inst_addr_ff/qout_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/need_resp_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.600    -0.564    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X85Y106        FDCE                                         r  u_jtag_top/u_jtag_dm/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y106        FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  u_jtag_top/u_jtag_dm/state_reg[1]/Q
                         net (fo=11, routed)          0.133    -0.291    u_jtag_top/u_jtag_dm/state[1]
    SLICE_X84Y106        LUT4 (Prop_lut4_I1_O)        0.045    -0.246 r  u_jtag_top/u_jtag_dm/need_resp_i_1/O
                         net (fo=1, routed)           0.000    -0.246    u_jtag_top/u_jtag_dm/need_resp_i_1_n_0
    SLICE_X84Y106        FDCE                                         r  u_jtag_top/u_jtag_dm/need_resp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.871    -0.801    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X84Y106        FDCE                                         r  u_jtag_top/u_jtag_dm/need_resp_reg/C
                         clock pessimism              0.250    -0.551    
                         clock uncertainty            0.084    -0.468    
    SLICE_X84Y106        FDCE (Hold_fdce_C_D)         0.120    -0.348    u_jtag_top/u_jtag_dm/need_resp_reg
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.102    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (required time - arrival time)
  Source:                 u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_ram/u_gen_ram/sel_width[1].i_lt_8.ram_reg_2/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.445ns  (logic 3.892ns (20.016%)  route 15.553ns (79.984%))
  Logic Levels:           23  (CARRY4=2 LUT3=1 LUT4=5 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.467ns = ( 18.533 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.698    -0.842    u_tinyriscv_core/u_idu_exu/info_bus_ff/clk_out1
    SLICE_X74Y111        FDCE                                         r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.324 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/Q
                         net (fo=154, routed)         0.567     0.243    u_tinyriscv_core/u_idu_exu/info_bus_ff/ie_dec_info_bus_o[0]
    SLICE_X75Y111        LUT3 (Prop_lut3_I2_O)        0.124     0.367 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[31]_i_3/O
                         net (fo=187, routed)         1.421     1.788    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_we_o
    SLICE_X80Y110        LUT5 (Prop_lut5_I0_O)        0.124     1.912 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_45/O
                         net (fo=1, routed)           0.282     2.194    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_45_n_0
    SLICE_X80Y110        LUT6 (Prop_lut6_I4_O)        0.124     2.318 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_30/O
                         net (fo=64, routed)          1.126     3.444    u_tinyriscv_core/u_csr_reg/qout_r[0]_i_10__2_1
    SLICE_X79Y116        LUT6 (Prop_lut6_I4_O)        0.124     3.568 r  u_tinyriscv_core/u_csr_reg/qout_r[16]_i_10/O
                         net (fo=1, routed)           0.735     4.303    u_tinyriscv_core/u_csr_reg/qout_r[16]_i_10_n_0
    SLICE_X75Y116        LUT4 (Prop_lut4_I0_O)        0.124     4.427 r  u_tinyriscv_core/u_csr_reg/qout_r[16]_i_9__1/O
                         net (fo=2, routed)           0.546     4.972    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[19]_i_21_0
    SLICE_X71Y116        LUT5 (Prop_lut5_I2_O)        0.124     5.096 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[16]_i_3/O
                         net (fo=6, routed)           0.573     5.669    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/p_0_in[16]
    SLICE_X69Y113        LUT4 (Prop_lut4_I0_O)        0.124     5.793 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_27/O
                         net (fo=4, routed)           0.847     6.641    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_58_n_0
    SLICE_X71Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.297 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.297    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_41_n_0
    SLICE_X71Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.411 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_14/CO[3]
                         net (fo=3, routed)           1.115     8.526    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/op1_ge_op2_signed
    SLICE_X70Y108        LUT6 (Prop_lut6_I5_O)        0.124     8.650 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_16/O
                         net (fo=3, routed)           0.460     9.110    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_16_n_0
    SLICE_X71Y105        LUT6 (Prop_lut6_I4_O)        0.124     9.234 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_7/O
                         net (fo=1, routed)           0.285     9.519    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_7_n_0
    SLICE_X69Y105        LUT6 (Prop_lut6_I0_O)        0.124     9.643 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_4/O
                         net (fo=2, routed)           0.317     9.960    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_4_n_0
    SLICE_X68Y103        LUT6 (Prop_lut6_I1_O)        0.124    10.084 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_2/O
                         net (fo=22, routed)          0.367    10.451    u_tinyriscv_core/u_idu_exu/info_bus_ff/m1_addr_i[0]
    SLICE_X69Y103        LUT6 (Prop_lut6_I2_O)        0.124    10.575 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/cause[31]_i_3/O
                         net (fo=7, routed)           0.466    11.041    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_mem_access_misaligned_o
    SLICE_X70Y100        LUT6 (Prop_lut6_I1_O)        0.124    11.165 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/pc_prev[31]_i_6/O
                         net (fo=3, routed)           0.580    11.745    u_tinyriscv_core/u_idu_exu/info_bus_ff/clint_stall_flag_o
    SLICE_X71Y97         LUT6 (Prop_lut6_I0_O)        0.124    11.869 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/rsp_hasked_r_i_3/O
                         net (fo=58, routed)          0.524    12.393    u_tinyriscv_core/u_idu_exu/info_bus_ff/dm_halt_req_reg
    SLICE_X73Y97         LUT6 (Prop_lut6_I4_O)        0.124    12.517 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_7/O
                         net (fo=11, routed)          0.718    13.235    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/p_0_in[3]
    SLICE_X72Y97         LUT4 (Prop_lut4_I1_O)        0.124    13.359 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_3/O
                         net (fo=180, routed)         1.253    14.612    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/slave_sel_0
    SLICE_X68Y93         LUT4 (Prop_lut4_I1_O)        0.124    14.736 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_2__3/O
                         net (fo=5, routed)           0.603    15.340    u_tinyriscv_core/u_idu_exu/info_bus_ff/mux_s_data[7]
    SLICE_X68Y94         LUT6 (Prop_lut6_I5_O)        0.124    15.464 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_21/O
                         net (fo=2, routed)           0.568    16.031    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_21_n_0
    SLICE_X68Y95         LUT6 (Prop_lut6_I0_O)        0.124    16.155 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_9/O
                         net (fo=32, routed)          1.023    17.178    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_9_n_0
    SLICE_X74Y91         LUT6 (Prop_lut6_I1_O)        0.124    17.302 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_2_1_i_5/O
                         net (fo=3, routed)           0.729    18.031    u_tinyriscv_core/u_idu_exu/info_bus_ff/demux_s_data_02[6]
    SLICE_X65Y91         LUT4 (Prop_lut4_I1_O)        0.124    18.155 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_2_i_3/O
                         net (fo=1, routed)           0.447    18.602    u_ram/u_gen_ram/data_i[22]
    RAMB36_X1Y18         RAMB36E1                                     r  u_ram/u_gen_ram/sel_width[1].i_lt_8.ram_reg_2/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.554    18.533    u_ram/u_gen_ram/clk_out1
    RAMB36_X1Y18         RAMB36E1                                     r  u_ram/u_gen_ram/sel_width[1].i_lt_8.ram_reg_2/CLKARDCLK
                         clock pessimism              0.480    19.014    
                         clock uncertainty           -0.084    18.930    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.241    18.689    u_ram/u_gen_ram/sel_width[1].i_lt_8.ram_reg_2
  -------------------------------------------------------------------
                         required time                         18.689    
                         arrival time                         -18.602    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpio_0/gpio_ctrl_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.607ns  (logic 3.892ns (19.850%)  route 15.715ns (80.150%))
  Logic Levels:           23  (CARRY4=2 LUT3=1 LUT4=5 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 18.574 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.698    -0.842    u_tinyriscv_core/u_idu_exu/info_bus_ff/clk_out1
    SLICE_X74Y111        FDCE                                         r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.324 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/Q
                         net (fo=154, routed)         0.567     0.243    u_tinyriscv_core/u_idu_exu/info_bus_ff/ie_dec_info_bus_o[0]
    SLICE_X75Y111        LUT3 (Prop_lut3_I2_O)        0.124     0.367 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[31]_i_3/O
                         net (fo=187, routed)         1.421     1.788    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_we_o
    SLICE_X80Y110        LUT5 (Prop_lut5_I0_O)        0.124     1.912 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_45/O
                         net (fo=1, routed)           0.282     2.194    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_45_n_0
    SLICE_X80Y110        LUT6 (Prop_lut6_I4_O)        0.124     2.318 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_30/O
                         net (fo=64, routed)          1.126     3.444    u_tinyriscv_core/u_csr_reg/qout_r[0]_i_10__2_1
    SLICE_X79Y116        LUT6 (Prop_lut6_I4_O)        0.124     3.568 r  u_tinyriscv_core/u_csr_reg/qout_r[16]_i_10/O
                         net (fo=1, routed)           0.735     4.303    u_tinyriscv_core/u_csr_reg/qout_r[16]_i_10_n_0
    SLICE_X75Y116        LUT4 (Prop_lut4_I0_O)        0.124     4.427 r  u_tinyriscv_core/u_csr_reg/qout_r[16]_i_9__1/O
                         net (fo=2, routed)           0.546     4.972    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[19]_i_21_0
    SLICE_X71Y116        LUT5 (Prop_lut5_I2_O)        0.124     5.096 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[16]_i_3/O
                         net (fo=6, routed)           0.573     5.669    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/p_0_in[16]
    SLICE_X69Y113        LUT4 (Prop_lut4_I0_O)        0.124     5.793 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_27/O
                         net (fo=4, routed)           0.847     6.641    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_58_n_0
    SLICE_X71Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.297 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.297    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_41_n_0
    SLICE_X71Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.411 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_14/CO[3]
                         net (fo=3, routed)           1.115     8.526    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/op1_ge_op2_signed
    SLICE_X70Y108        LUT6 (Prop_lut6_I5_O)        0.124     8.650 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_16/O
                         net (fo=3, routed)           0.460     9.110    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_16_n_0
    SLICE_X71Y105        LUT6 (Prop_lut6_I4_O)        0.124     9.234 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_7/O
                         net (fo=1, routed)           0.285     9.519    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_7_n_0
    SLICE_X69Y105        LUT6 (Prop_lut6_I0_O)        0.124     9.643 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_4/O
                         net (fo=2, routed)           0.317     9.960    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_4_n_0
    SLICE_X68Y103        LUT6 (Prop_lut6_I1_O)        0.124    10.084 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_2/O
                         net (fo=22, routed)          0.367    10.451    u_tinyriscv_core/u_idu_exu/info_bus_ff/m1_addr_i[0]
    SLICE_X69Y103        LUT6 (Prop_lut6_I2_O)        0.124    10.575 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/cause[31]_i_3/O
                         net (fo=7, routed)           0.466    11.041    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_mem_access_misaligned_o
    SLICE_X70Y100        LUT6 (Prop_lut6_I1_O)        0.124    11.165 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/pc_prev[31]_i_6/O
                         net (fo=3, routed)           0.580    11.745    u_tinyriscv_core/u_idu_exu/info_bus_ff/clint_stall_flag_o
    SLICE_X71Y97         LUT6 (Prop_lut6_I0_O)        0.124    11.869 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/rsp_hasked_r_i_3/O
                         net (fo=58, routed)          0.524    12.393    u_tinyriscv_core/u_idu_exu/info_bus_ff/dm_halt_req_reg
    SLICE_X73Y97         LUT6 (Prop_lut6_I4_O)        0.124    12.517 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_7/O
                         net (fo=11, routed)          0.718    13.235    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/p_0_in[3]
    SLICE_X72Y97         LUT4 (Prop_lut4_I1_O)        0.124    13.359 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_3/O
                         net (fo=180, routed)         1.253    14.612    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/slave_sel_0
    SLICE_X68Y93         LUT4 (Prop_lut4_I1_O)        0.124    14.736 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_2__3/O
                         net (fo=5, routed)           0.603    15.340    u_tinyriscv_core/u_idu_exu/info_bus_ff/mux_s_data[7]
    SLICE_X68Y94         LUT6 (Prop_lut6_I5_O)        0.124    15.464 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_21/O
                         net (fo=2, routed)           0.568    16.031    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_21_n_0
    SLICE_X68Y95         LUT6 (Prop_lut6_I0_O)        0.124    16.155 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_9/O
                         net (fo=32, routed)          0.926    17.081    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_9_n_0
    SLICE_X69Y97         LUT6 (Prop_lut6_I0_O)        0.124    17.205 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_3_1_i_7/O
                         net (fo=3, routed)           0.561    17.767    u_jtag_top/u_jtag_dm/m1_data_i[15]
    SLICE_X72Y96         LUT4 (Prop_lut4_I2_O)        0.124    17.891 r  u_jtag_top/u_jtag_dm/timer_value[29]_i_1/O
                         net (fo=2, routed)           0.874    18.765    gpio_0/D[29]
    SLICE_X72Y91         FDCE                                         r  gpio_0/gpio_ctrl_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.594    18.574    gpio_0/clk_out1
    SLICE_X72Y91         FDCE                                         r  gpio_0/gpio_ctrl_reg[29]/C
                         clock pessimism              0.480    19.054    
                         clock uncertainty           -0.084    18.971    
    SLICE_X72Y91         FDCE (Setup_fdce_C_D)       -0.067    18.904    gpio_0/gpio_ctrl_reg[29]
  -------------------------------------------------------------------
                         required time                         18.904    
                         arrival time                         -18.765    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.148ns  (required time - arrival time)
  Source:                 u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.456ns  (logic 3.892ns (20.004%)  route 15.564ns (79.996%))
  Logic Levels:           23  (CARRY4=2 LUT2=1 LUT3=1 LUT4=5 LUT5=2 LUT6=12)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 18.605 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.698    -0.842    u_tinyriscv_core/u_idu_exu/info_bus_ff/clk_out1
    SLICE_X74Y111        FDCE                                         r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.324 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/Q
                         net (fo=154, routed)         0.567     0.243    u_tinyriscv_core/u_idu_exu/info_bus_ff/ie_dec_info_bus_o[0]
    SLICE_X75Y111        LUT3 (Prop_lut3_I2_O)        0.124     0.367 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[31]_i_3/O
                         net (fo=187, routed)         1.421     1.788    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_we_o
    SLICE_X80Y110        LUT5 (Prop_lut5_I0_O)        0.124     1.912 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_45/O
                         net (fo=1, routed)           0.282     2.194    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_45_n_0
    SLICE_X80Y110        LUT6 (Prop_lut6_I4_O)        0.124     2.318 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_30/O
                         net (fo=64, routed)          1.126     3.444    u_tinyriscv_core/u_csr_reg/qout_r[0]_i_10__2_1
    SLICE_X79Y116        LUT6 (Prop_lut6_I4_O)        0.124     3.568 r  u_tinyriscv_core/u_csr_reg/qout_r[16]_i_10/O
                         net (fo=1, routed)           0.735     4.303    u_tinyriscv_core/u_csr_reg/qout_r[16]_i_10_n_0
    SLICE_X75Y116        LUT4 (Prop_lut4_I0_O)        0.124     4.427 r  u_tinyriscv_core/u_csr_reg/qout_r[16]_i_9__1/O
                         net (fo=2, routed)           0.546     4.972    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[19]_i_21_0
    SLICE_X71Y116        LUT5 (Prop_lut5_I2_O)        0.124     5.096 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[16]_i_3/O
                         net (fo=6, routed)           0.573     5.669    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/p_0_in[16]
    SLICE_X69Y113        LUT4 (Prop_lut4_I0_O)        0.124     5.793 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_27/O
                         net (fo=4, routed)           0.847     6.641    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_58_n_0
    SLICE_X71Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.297 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.297    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_41_n_0
    SLICE_X71Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.411 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_14/CO[3]
                         net (fo=3, routed)           1.115     8.526    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/op1_ge_op2_signed
    SLICE_X70Y108        LUT6 (Prop_lut6_I5_O)        0.124     8.650 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_16/O
                         net (fo=3, routed)           0.460     9.110    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_16_n_0
    SLICE_X71Y105        LUT6 (Prop_lut6_I4_O)        0.124     9.234 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_7/O
                         net (fo=1, routed)           0.285     9.519    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_7_n_0
    SLICE_X69Y105        LUT6 (Prop_lut6_I0_O)        0.124     9.643 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_4/O
                         net (fo=2, routed)           0.317     9.960    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_4_n_0
    SLICE_X68Y103        LUT6 (Prop_lut6_I1_O)        0.124    10.084 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_2/O
                         net (fo=22, routed)          0.367    10.451    u_tinyriscv_core/u_idu_exu/info_bus_ff/m1_addr_i[0]
    SLICE_X69Y103        LUT6 (Prop_lut6_I2_O)        0.124    10.575 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/cause[31]_i_3/O
                         net (fo=7, routed)           0.466    11.041    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_mem_access_misaligned_o
    SLICE_X70Y100        LUT6 (Prop_lut6_I1_O)        0.124    11.165 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/pc_prev[31]_i_6/O
                         net (fo=3, routed)           0.580    11.745    u_tinyriscv_core/u_idu_exu/info_bus_ff/clint_stall_flag_o
    SLICE_X71Y97         LUT6 (Prop_lut6_I0_O)        0.124    11.869 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/rsp_hasked_r_i_3/O
                         net (fo=58, routed)          0.527    12.396    u_tinyriscv_core/u_idu_exu/info_bus_ff/dm_halt_req_reg
    SLICE_X73Y97         LUT6 (Prop_lut6_I4_O)        0.124    12.520 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_6/O
                         net (fo=11, routed)          0.918    13.438    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/p_0_in[2]
    SLICE_X73Y94         LUT4 (Prop_lut4_I0_O)        0.124    13.562 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_0_i_35/O
                         net (fo=95, routed)          1.045    14.607    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/slave_sel_1
    SLICE_X71Y91         LUT4 (Prop_lut4_I3_O)        0.124    14.731 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[8]_i_3__1/O
                         net (fo=3, routed)           0.683    15.414    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[8]_i_3__1_n_0
    SLICE_X70Y92         LUT6 (Prop_lut6_I3_O)        0.124    15.538 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_5__0/O
                         net (fo=1, routed)           0.640    16.178    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_5__0_n_0
    SLICE_X71Y92         LUT6 (Prop_lut6_I2_O)        0.124    16.302 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_2/O
                         net (fo=2, routed)           0.446    16.747    u_jtag_top/u_jtag_dm/m1_data_i[0]
    SLICE_X71Y92         LUT4 (Prop_lut4_I1_O)        0.124    16.871 r  u_jtag_top/u_jtag_dm/sel_width[1].i_lt_8.ram_reg_0_0_i_64/O
                         net (fo=7, routed)           1.095    17.967    u_tinyriscv_core/u_idu_exu/info_bus_ff/mux_m_data[0]
    SLICE_X72Y76         LUT2 (Prop_lut2_I1_O)        0.124    18.091 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_0_0_i_31/O
                         net (fo=1, routed)           0.523    18.614    u_rom/u_gen_ram/data_i[0]
    RAMB36_X2Y15         RAMB36E1                                     r  u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.626    18.605    u_rom/u_gen_ram/clk
    RAMB36_X2Y15         RAMB36E1                                     r  u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0_0/CLKARDCLK
                         clock pessimism              0.480    19.086    
                         clock uncertainty           -0.084    19.002    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    18.761    u_rom/u_gen_ram/sel_width[1].i_lt_8.ram_reg_0_0
  -------------------------------------------------------------------
                         required time                         18.761    
                         arrival time                         -18.614    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.180ns  (required time - arrival time)
  Source:                 u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv_core/u_gpr_reg/gpr_rw[18].not_x0.rf_dff/qout_r_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.569ns  (logic 3.768ns (19.255%)  route 15.801ns (80.745%))
  Logic Levels:           22  (CARRY4=2 LUT3=1 LUT4=4 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 18.461 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.698    -0.842    u_tinyriscv_core/u_idu_exu/info_bus_ff/clk_out1
    SLICE_X74Y111        FDCE                                         r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.324 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/Q
                         net (fo=154, routed)         0.567     0.243    u_tinyriscv_core/u_idu_exu/info_bus_ff/ie_dec_info_bus_o[0]
    SLICE_X75Y111        LUT3 (Prop_lut3_I2_O)        0.124     0.367 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[31]_i_3/O
                         net (fo=187, routed)         1.421     1.788    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_we_o
    SLICE_X80Y110        LUT5 (Prop_lut5_I0_O)        0.124     1.912 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_45/O
                         net (fo=1, routed)           0.282     2.194    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_45_n_0
    SLICE_X80Y110        LUT6 (Prop_lut6_I4_O)        0.124     2.318 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_30/O
                         net (fo=64, routed)          1.126     3.444    u_tinyriscv_core/u_csr_reg/qout_r[0]_i_10__2_1
    SLICE_X79Y116        LUT6 (Prop_lut6_I4_O)        0.124     3.568 r  u_tinyriscv_core/u_csr_reg/qout_r[16]_i_10/O
                         net (fo=1, routed)           0.735     4.303    u_tinyriscv_core/u_csr_reg/qout_r[16]_i_10_n_0
    SLICE_X75Y116        LUT4 (Prop_lut4_I0_O)        0.124     4.427 r  u_tinyriscv_core/u_csr_reg/qout_r[16]_i_9__1/O
                         net (fo=2, routed)           0.546     4.972    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[19]_i_21_0
    SLICE_X71Y116        LUT5 (Prop_lut5_I2_O)        0.124     5.096 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[16]_i_3/O
                         net (fo=6, routed)           0.573     5.669    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/p_0_in[16]
    SLICE_X69Y113        LUT4 (Prop_lut4_I0_O)        0.124     5.793 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_27/O
                         net (fo=4, routed)           0.847     6.641    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_58_n_0
    SLICE_X71Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.297 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.297    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_41_n_0
    SLICE_X71Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.411 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_14/CO[3]
                         net (fo=3, routed)           1.115     8.526    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/op1_ge_op2_signed
    SLICE_X70Y108        LUT6 (Prop_lut6_I5_O)        0.124     8.650 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_16/O
                         net (fo=3, routed)           0.460     9.110    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_16_n_0
    SLICE_X71Y105        LUT6 (Prop_lut6_I4_O)        0.124     9.234 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_7/O
                         net (fo=1, routed)           0.285     9.519    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_7_n_0
    SLICE_X69Y105        LUT6 (Prop_lut6_I0_O)        0.124     9.643 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_4/O
                         net (fo=2, routed)           0.317     9.960    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_4_n_0
    SLICE_X68Y103        LUT6 (Prop_lut6_I1_O)        0.124    10.084 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_2/O
                         net (fo=22, routed)          0.367    10.451    u_tinyriscv_core/u_idu_exu/info_bus_ff/m1_addr_i[0]
    SLICE_X69Y103        LUT6 (Prop_lut6_I2_O)        0.124    10.575 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/cause[31]_i_3/O
                         net (fo=7, routed)           0.466    11.041    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_mem_access_misaligned_o
    SLICE_X70Y100        LUT6 (Prop_lut6_I1_O)        0.124    11.165 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/pc_prev[31]_i_6/O
                         net (fo=3, routed)           0.580    11.745    u_tinyriscv_core/u_idu_exu/info_bus_ff/clint_stall_flag_o
    SLICE_X71Y97         LUT6 (Prop_lut6_I0_O)        0.124    11.869 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/rsp_hasked_r_i_3/O
                         net (fo=58, routed)          0.524    12.393    u_tinyriscv_core/u_idu_exu/info_bus_ff/dm_halt_req_reg
    SLICE_X73Y97         LUT6 (Prop_lut6_I4_O)        0.124    12.517 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_7/O
                         net (fo=11, routed)          0.718    13.235    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/p_0_in[3]
    SLICE_X72Y97         LUT4 (Prop_lut4_I1_O)        0.124    13.359 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_3/O
                         net (fo=180, routed)         1.253    14.612    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/slave_sel_0
    SLICE_X68Y93         LUT4 (Prop_lut4_I1_O)        0.124    14.736 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_2__3/O
                         net (fo=5, routed)           0.603    15.340    u_tinyriscv_core/u_idu_exu/info_bus_ff/mux_s_data[7]
    SLICE_X68Y94         LUT6 (Prop_lut6_I5_O)        0.124    15.464 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_21/O
                         net (fo=2, routed)           0.568    16.031    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_21_n_0
    SLICE_X68Y95         LUT6 (Prop_lut6_I0_O)        0.124    16.155 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_9/O
                         net (fo=32, routed)          1.354    17.509    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_9_n_0
    SLICE_X58Y109        LUT6 (Prop_lut6_I1_O)        0.124    17.633 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[18]_i_1/O
                         net (fo=33, routed)          1.093    18.726    u_tinyriscv_core/u_gpr_reg/gpr_rw[18].not_x0.rf_dff/D[18]
    SLICE_X60Y119        FDRE                                         r  u_tinyriscv_core/u_gpr_reg/gpr_rw[18].not_x0.rf_dff/qout_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.482    18.461    u_tinyriscv_core/u_gpr_reg/gpr_rw[18].not_x0.rf_dff/clk_out1
    SLICE_X60Y119        FDRE                                         r  u_tinyriscv_core/u_gpr_reg/gpr_rw[18].not_x0.rf_dff/qout_r_reg[18]/C
                         clock pessimism              0.560    19.021    
                         clock uncertainty           -0.084    18.937    
    SLICE_X60Y119        FDRE (Setup_fdre_C_D)       -0.031    18.906    u_tinyriscv_core/u_gpr_reg/gpr_rw[18].not_x0.rf_dff/qout_r_reg[18]
  -------------------------------------------------------------------
                         required time                         18.906    
                         arrival time                         -18.726    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.184ns  (required time - arrival time)
  Source:                 u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv_core/u_gpr_reg/gpr_rw[28].not_x0.rf_dff/qout_r_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.535ns  (logic 3.768ns (19.289%)  route 15.767ns (80.711%))
  Logic Levels:           22  (CARRY4=2 LUT3=1 LUT4=4 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 18.459 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.698    -0.842    u_tinyriscv_core/u_idu_exu/info_bus_ff/clk_out1
    SLICE_X74Y111        FDCE                                         r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.324 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/Q
                         net (fo=154, routed)         0.567     0.243    u_tinyriscv_core/u_idu_exu/info_bus_ff/ie_dec_info_bus_o[0]
    SLICE_X75Y111        LUT3 (Prop_lut3_I2_O)        0.124     0.367 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[31]_i_3/O
                         net (fo=187, routed)         1.421     1.788    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_we_o
    SLICE_X80Y110        LUT5 (Prop_lut5_I0_O)        0.124     1.912 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_45/O
                         net (fo=1, routed)           0.282     2.194    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_45_n_0
    SLICE_X80Y110        LUT6 (Prop_lut6_I4_O)        0.124     2.318 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_30/O
                         net (fo=64, routed)          1.126     3.444    u_tinyriscv_core/u_csr_reg/qout_r[0]_i_10__2_1
    SLICE_X79Y116        LUT6 (Prop_lut6_I4_O)        0.124     3.568 r  u_tinyriscv_core/u_csr_reg/qout_r[16]_i_10/O
                         net (fo=1, routed)           0.735     4.303    u_tinyriscv_core/u_csr_reg/qout_r[16]_i_10_n_0
    SLICE_X75Y116        LUT4 (Prop_lut4_I0_O)        0.124     4.427 r  u_tinyriscv_core/u_csr_reg/qout_r[16]_i_9__1/O
                         net (fo=2, routed)           0.546     4.972    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[19]_i_21_0
    SLICE_X71Y116        LUT5 (Prop_lut5_I2_O)        0.124     5.096 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[16]_i_3/O
                         net (fo=6, routed)           0.573     5.669    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/p_0_in[16]
    SLICE_X69Y113        LUT4 (Prop_lut4_I0_O)        0.124     5.793 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_27/O
                         net (fo=4, routed)           0.847     6.641    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_58_n_0
    SLICE_X71Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.297 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.297    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_41_n_0
    SLICE_X71Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.411 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_14/CO[3]
                         net (fo=3, routed)           1.115     8.526    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/op1_ge_op2_signed
    SLICE_X70Y108        LUT6 (Prop_lut6_I5_O)        0.124     8.650 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_16/O
                         net (fo=3, routed)           0.460     9.110    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_16_n_0
    SLICE_X71Y105        LUT6 (Prop_lut6_I4_O)        0.124     9.234 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_7/O
                         net (fo=1, routed)           0.285     9.519    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_7_n_0
    SLICE_X69Y105        LUT6 (Prop_lut6_I0_O)        0.124     9.643 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_4/O
                         net (fo=2, routed)           0.317     9.960    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_4_n_0
    SLICE_X68Y103        LUT6 (Prop_lut6_I1_O)        0.124    10.084 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_2/O
                         net (fo=22, routed)          0.367    10.451    u_tinyriscv_core/u_idu_exu/info_bus_ff/m1_addr_i[0]
    SLICE_X69Y103        LUT6 (Prop_lut6_I2_O)        0.124    10.575 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/cause[31]_i_3/O
                         net (fo=7, routed)           0.466    11.041    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_mem_access_misaligned_o
    SLICE_X70Y100        LUT6 (Prop_lut6_I1_O)        0.124    11.165 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/pc_prev[31]_i_6/O
                         net (fo=3, routed)           0.580    11.745    u_tinyriscv_core/u_idu_exu/info_bus_ff/clint_stall_flag_o
    SLICE_X71Y97         LUT6 (Prop_lut6_I0_O)        0.124    11.869 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/rsp_hasked_r_i_3/O
                         net (fo=58, routed)          0.524    12.393    u_tinyriscv_core/u_idu_exu/info_bus_ff/dm_halt_req_reg
    SLICE_X73Y97         LUT6 (Prop_lut6_I4_O)        0.124    12.517 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_7/O
                         net (fo=11, routed)          0.718    13.235    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/p_0_in[3]
    SLICE_X72Y97         LUT4 (Prop_lut4_I1_O)        0.124    13.359 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_3/O
                         net (fo=180, routed)         1.253    14.612    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/slave_sel_0
    SLICE_X68Y93         LUT4 (Prop_lut4_I1_O)        0.124    14.736 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_2__3/O
                         net (fo=5, routed)           0.603    15.340    u_tinyriscv_core/u_idu_exu/info_bus_ff/mux_s_data[7]
    SLICE_X68Y94         LUT6 (Prop_lut6_I5_O)        0.124    15.464 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_21/O
                         net (fo=2, routed)           0.568    16.031    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_21_n_0
    SLICE_X68Y95         LUT6 (Prop_lut6_I0_O)        0.124    16.155 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_9/O
                         net (fo=32, routed)          1.324    17.479    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_9_n_0
    SLICE_X58Y107        LUT6 (Prop_lut6_I1_O)        0.124    17.603 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[19]_i_1/O
                         net (fo=33, routed)          1.089    18.693    u_tinyriscv_core/u_gpr_reg/gpr_rw[28].not_x0.rf_dff/D[19]
    SLICE_X52Y117        FDRE                                         r  u_tinyriscv_core/u_gpr_reg/gpr_rw[28].not_x0.rf_dff/qout_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.480    18.459    u_tinyriscv_core/u_gpr_reg/gpr_rw[28].not_x0.rf_dff/clk_out1
    SLICE_X52Y117        FDRE                                         r  u_tinyriscv_core/u_gpr_reg/gpr_rw[28].not_x0.rf_dff/qout_r_reg[19]/C
                         clock pessimism              0.560    19.019    
                         clock uncertainty           -0.084    18.935    
    SLICE_X52Y117        FDRE (Setup_fdre_C_D)       -0.058    18.877    u_tinyriscv_core/u_gpr_reg/gpr_rw[28].not_x0.rf_dff/qout_r_reg[19]
  -------------------------------------------------------------------
                         required time                         18.877    
                         arrival time                         -18.693    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.194ns  (required time - arrival time)
  Source:                 u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv_core/u_gpr_reg/gpr_rw[30].not_x0.rf_dff/qout_r_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.528ns  (logic 3.768ns (19.296%)  route 15.760ns (80.704%))
  Logic Levels:           22  (CARRY4=2 LUT3=1 LUT4=4 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 18.461 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.698    -0.842    u_tinyriscv_core/u_idu_exu/info_bus_ff/clk_out1
    SLICE_X74Y111        FDCE                                         r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.324 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/Q
                         net (fo=154, routed)         0.567     0.243    u_tinyriscv_core/u_idu_exu/info_bus_ff/ie_dec_info_bus_o[0]
    SLICE_X75Y111        LUT3 (Prop_lut3_I2_O)        0.124     0.367 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[31]_i_3/O
                         net (fo=187, routed)         1.421     1.788    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_we_o
    SLICE_X80Y110        LUT5 (Prop_lut5_I0_O)        0.124     1.912 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_45/O
                         net (fo=1, routed)           0.282     2.194    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_45_n_0
    SLICE_X80Y110        LUT6 (Prop_lut6_I4_O)        0.124     2.318 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_30/O
                         net (fo=64, routed)          1.126     3.444    u_tinyriscv_core/u_csr_reg/qout_r[0]_i_10__2_1
    SLICE_X79Y116        LUT6 (Prop_lut6_I4_O)        0.124     3.568 r  u_tinyriscv_core/u_csr_reg/qout_r[16]_i_10/O
                         net (fo=1, routed)           0.735     4.303    u_tinyriscv_core/u_csr_reg/qout_r[16]_i_10_n_0
    SLICE_X75Y116        LUT4 (Prop_lut4_I0_O)        0.124     4.427 r  u_tinyriscv_core/u_csr_reg/qout_r[16]_i_9__1/O
                         net (fo=2, routed)           0.546     4.972    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[19]_i_21_0
    SLICE_X71Y116        LUT5 (Prop_lut5_I2_O)        0.124     5.096 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[16]_i_3/O
                         net (fo=6, routed)           0.573     5.669    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/p_0_in[16]
    SLICE_X69Y113        LUT4 (Prop_lut4_I0_O)        0.124     5.793 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_27/O
                         net (fo=4, routed)           0.847     6.641    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_58_n_0
    SLICE_X71Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.297 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.297    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_41_n_0
    SLICE_X71Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.411 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_14/CO[3]
                         net (fo=3, routed)           1.115     8.526    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/op1_ge_op2_signed
    SLICE_X70Y108        LUT6 (Prop_lut6_I5_O)        0.124     8.650 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_16/O
                         net (fo=3, routed)           0.460     9.110    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_16_n_0
    SLICE_X71Y105        LUT6 (Prop_lut6_I4_O)        0.124     9.234 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_7/O
                         net (fo=1, routed)           0.285     9.519    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_7_n_0
    SLICE_X69Y105        LUT6 (Prop_lut6_I0_O)        0.124     9.643 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_4/O
                         net (fo=2, routed)           0.317     9.960    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_4_n_0
    SLICE_X68Y103        LUT6 (Prop_lut6_I1_O)        0.124    10.084 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_2/O
                         net (fo=22, routed)          0.367    10.451    u_tinyriscv_core/u_idu_exu/info_bus_ff/m1_addr_i[0]
    SLICE_X69Y103        LUT6 (Prop_lut6_I2_O)        0.124    10.575 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/cause[31]_i_3/O
                         net (fo=7, routed)           0.466    11.041    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_mem_access_misaligned_o
    SLICE_X70Y100        LUT6 (Prop_lut6_I1_O)        0.124    11.165 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/pc_prev[31]_i_6/O
                         net (fo=3, routed)           0.580    11.745    u_tinyriscv_core/u_idu_exu/info_bus_ff/clint_stall_flag_o
    SLICE_X71Y97         LUT6 (Prop_lut6_I0_O)        0.124    11.869 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/rsp_hasked_r_i_3/O
                         net (fo=58, routed)          0.524    12.393    u_tinyriscv_core/u_idu_exu/info_bus_ff/dm_halt_req_reg
    SLICE_X73Y97         LUT6 (Prop_lut6_I4_O)        0.124    12.517 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_7/O
                         net (fo=11, routed)          0.718    13.235    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/p_0_in[3]
    SLICE_X72Y97         LUT4 (Prop_lut4_I1_O)        0.124    13.359 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_3/O
                         net (fo=180, routed)         1.253    14.612    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/slave_sel_0
    SLICE_X68Y93         LUT4 (Prop_lut4_I1_O)        0.124    14.736 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_2__3/O
                         net (fo=5, routed)           0.603    15.340    u_tinyriscv_core/u_idu_exu/info_bus_ff/mux_s_data[7]
    SLICE_X68Y94         LUT6 (Prop_lut6_I5_O)        0.124    15.464 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_21/O
                         net (fo=2, routed)           0.568    16.031    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_21_n_0
    SLICE_X68Y95         LUT6 (Prop_lut6_I0_O)        0.124    16.155 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_9/O
                         net (fo=32, routed)          1.324    17.479    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_9_n_0
    SLICE_X58Y107        LUT6 (Prop_lut6_I1_O)        0.124    17.603 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[19]_i_1/O
                         net (fo=33, routed)          1.082    18.685    u_tinyriscv_core/u_gpr_reg/gpr_rw[30].not_x0.rf_dff/D[19]
    SLICE_X53Y115        FDRE                                         r  u_tinyriscv_core/u_gpr_reg/gpr_rw[30].not_x0.rf_dff/qout_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.482    18.461    u_tinyriscv_core/u_gpr_reg/gpr_rw[30].not_x0.rf_dff/clk_out1
    SLICE_X53Y115        FDRE                                         r  u_tinyriscv_core/u_gpr_reg/gpr_rw[30].not_x0.rf_dff/qout_r_reg[19]/C
                         clock pessimism              0.560    19.021    
                         clock uncertainty           -0.084    18.937    
    SLICE_X53Y115        FDRE (Setup_fdre_C_D)       -0.058    18.879    u_tinyriscv_core/u_gpr_reg/gpr_rw[30].not_x0.rf_dff/qout_r_reg[19]
  -------------------------------------------------------------------
                         required time                         18.879    
                         arrival time                         -18.685    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.202ns  (required time - arrival time)
  Source:                 u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_0/uart_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.561ns  (logic 3.892ns (19.897%)  route 15.669ns (80.103%))
  Logic Levels:           23  (CARRY4=2 LUT2=1 LUT3=1 LUT4=5 LUT5=2 LUT6=12)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 18.582 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.698    -0.842    u_tinyriscv_core/u_idu_exu/info_bus_ff/clk_out1
    SLICE_X74Y111        FDCE                                         r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.324 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/Q
                         net (fo=154, routed)         0.567     0.243    u_tinyriscv_core/u_idu_exu/info_bus_ff/ie_dec_info_bus_o[0]
    SLICE_X75Y111        LUT3 (Prop_lut3_I2_O)        0.124     0.367 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[31]_i_3/O
                         net (fo=187, routed)         1.421     1.788    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_we_o
    SLICE_X80Y110        LUT5 (Prop_lut5_I0_O)        0.124     1.912 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_45/O
                         net (fo=1, routed)           0.282     2.194    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_45_n_0
    SLICE_X80Y110        LUT6 (Prop_lut6_I4_O)        0.124     2.318 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_30/O
                         net (fo=64, routed)          1.126     3.444    u_tinyriscv_core/u_csr_reg/qout_r[0]_i_10__2_1
    SLICE_X79Y116        LUT6 (Prop_lut6_I4_O)        0.124     3.568 r  u_tinyriscv_core/u_csr_reg/qout_r[16]_i_10/O
                         net (fo=1, routed)           0.735     4.303    u_tinyriscv_core/u_csr_reg/qout_r[16]_i_10_n_0
    SLICE_X75Y116        LUT4 (Prop_lut4_I0_O)        0.124     4.427 r  u_tinyriscv_core/u_csr_reg/qout_r[16]_i_9__1/O
                         net (fo=2, routed)           0.546     4.972    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[19]_i_21_0
    SLICE_X71Y116        LUT5 (Prop_lut5_I2_O)        0.124     5.096 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[16]_i_3/O
                         net (fo=6, routed)           0.573     5.669    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/p_0_in[16]
    SLICE_X69Y113        LUT4 (Prop_lut4_I0_O)        0.124     5.793 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_27/O
                         net (fo=4, routed)           0.847     6.641    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_58_n_0
    SLICE_X71Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.297 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.297    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_41_n_0
    SLICE_X71Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.411 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_14/CO[3]
                         net (fo=3, routed)           1.115     8.526    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/op1_ge_op2_signed
    SLICE_X70Y108        LUT6 (Prop_lut6_I5_O)        0.124     8.650 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_16/O
                         net (fo=3, routed)           0.460     9.110    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_16_n_0
    SLICE_X71Y105        LUT6 (Prop_lut6_I4_O)        0.124     9.234 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_7/O
                         net (fo=1, routed)           0.285     9.519    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_7_n_0
    SLICE_X69Y105        LUT6 (Prop_lut6_I0_O)        0.124     9.643 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_4/O
                         net (fo=2, routed)           0.317     9.960    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_4_n_0
    SLICE_X68Y103        LUT6 (Prop_lut6_I1_O)        0.124    10.084 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_2/O
                         net (fo=22, routed)          0.367    10.451    u_tinyriscv_core/u_idu_exu/info_bus_ff/m1_addr_i[0]
    SLICE_X69Y103        LUT6 (Prop_lut6_I2_O)        0.124    10.575 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/cause[31]_i_3/O
                         net (fo=7, routed)           0.466    11.041    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_mem_access_misaligned_o
    SLICE_X70Y100        LUT6 (Prop_lut6_I1_O)        0.124    11.165 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/pc_prev[31]_i_6/O
                         net (fo=3, routed)           0.580    11.745    u_tinyriscv_core/u_idu_exu/info_bus_ff/clint_stall_flag_o
    SLICE_X71Y97         LUT6 (Prop_lut6_I0_O)        0.124    11.869 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/rsp_hasked_r_i_3/O
                         net (fo=58, routed)          0.527    12.396    u_tinyriscv_core/u_idu_exu/info_bus_ff/dm_halt_req_reg
    SLICE_X73Y97         LUT6 (Prop_lut6_I4_O)        0.124    12.520 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_6/O
                         net (fo=11, routed)          0.918    13.438    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/p_0_in[2]
    SLICE_X73Y94         LUT4 (Prop_lut4_I0_O)        0.124    13.562 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_0_i_35/O
                         net (fo=95, routed)          1.045    14.607    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/slave_sel_1
    SLICE_X71Y91         LUT4 (Prop_lut4_I3_O)        0.124    14.731 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[8]_i_3__1/O
                         net (fo=3, routed)           0.683    15.414    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[8]_i_3__1_n_0
    SLICE_X70Y92         LUT6 (Prop_lut6_I3_O)        0.124    15.538 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_5__0/O
                         net (fo=1, routed)           0.640    16.178    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_5__0_n_0
    SLICE_X71Y92         LUT6 (Prop_lut6_I2_O)        0.124    16.302 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_2/O
                         net (fo=2, routed)           0.446    16.747    u_jtag_top/u_jtag_dm/m1_data_i[0]
    SLICE_X71Y92         LUT4 (Prop_lut4_I1_O)        0.124    16.871 r  u_jtag_top/u_jtag_dm/sel_width[1].i_lt_8.ram_reg_0_0_i_64/O
                         net (fo=7, routed)           0.887    17.758    u_tinyriscv_core/u_idu_exu/info_bus_ff/mux_m_data[0]
    SLICE_X82Y92         LUT2 (Prop_lut2_I1_O)        0.124    17.882 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/uart_ctrl[0]_i_1/O
                         net (fo=3, routed)           0.837    18.719    uart_0/D[0]
    SLICE_X80Y91         FDCE                                         r  uart_0/uart_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.602    18.582    uart_0/clk_out1
    SLICE_X80Y91         FDCE                                         r  uart_0/uart_ctrl_reg[0]/C
                         clock pessimism              0.480    19.062    
                         clock uncertainty           -0.084    18.979    
    SLICE_X80Y91         FDCE (Setup_fdce_C_D)       -0.058    18.921    uart_0/uart_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         18.921    
                         arrival time                         -18.719    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (required time - arrival time)
  Source:                 u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv_core/u_gpr_reg/gpr_rw[26].not_x0.rf_dff/qout_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.436ns  (logic 3.768ns (19.387%)  route 15.667ns (80.613%))
  Logic Levels:           22  (CARRY4=2 LUT3=1 LUT4=3 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 18.474 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.698    -0.842    u_tinyriscv_core/u_idu_exu/info_bus_ff/clk_out1
    SLICE_X74Y111        FDCE                                         r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.324 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/Q
                         net (fo=154, routed)         0.567     0.243    u_tinyriscv_core/u_idu_exu/info_bus_ff/ie_dec_info_bus_o[0]
    SLICE_X75Y111        LUT3 (Prop_lut3_I2_O)        0.124     0.367 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[31]_i_3/O
                         net (fo=187, routed)         1.421     1.788    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_we_o
    SLICE_X80Y110        LUT5 (Prop_lut5_I0_O)        0.124     1.912 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_45/O
                         net (fo=1, routed)           0.282     2.194    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_45_n_0
    SLICE_X80Y110        LUT6 (Prop_lut6_I4_O)        0.124     2.318 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_30/O
                         net (fo=64, routed)          1.126     3.444    u_tinyriscv_core/u_csr_reg/qout_r[0]_i_10__2_1
    SLICE_X79Y116        LUT6 (Prop_lut6_I4_O)        0.124     3.568 r  u_tinyriscv_core/u_csr_reg/qout_r[16]_i_10/O
                         net (fo=1, routed)           0.735     4.303    u_tinyriscv_core/u_csr_reg/qout_r[16]_i_10_n_0
    SLICE_X75Y116        LUT4 (Prop_lut4_I0_O)        0.124     4.427 r  u_tinyriscv_core/u_csr_reg/qout_r[16]_i_9__1/O
                         net (fo=2, routed)           0.546     4.972    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[19]_i_21_0
    SLICE_X71Y116        LUT5 (Prop_lut5_I2_O)        0.124     5.096 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[16]_i_3/O
                         net (fo=6, routed)           0.573     5.669    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/p_0_in[16]
    SLICE_X69Y113        LUT4 (Prop_lut4_I0_O)        0.124     5.793 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_27/O
                         net (fo=4, routed)           0.847     6.641    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_58_n_0
    SLICE_X71Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.297 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.297    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_41_n_0
    SLICE_X71Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.411 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_14/CO[3]
                         net (fo=3, routed)           1.115     8.526    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/op1_ge_op2_signed
    SLICE_X70Y108        LUT6 (Prop_lut6_I5_O)        0.124     8.650 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_16/O
                         net (fo=3, routed)           0.460     9.110    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_16_n_0
    SLICE_X71Y105        LUT6 (Prop_lut6_I4_O)        0.124     9.234 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_7/O
                         net (fo=1, routed)           0.285     9.519    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_7_n_0
    SLICE_X69Y105        LUT6 (Prop_lut6_I0_O)        0.124     9.643 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_4/O
                         net (fo=2, routed)           0.317     9.960    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_4_n_0
    SLICE_X68Y103        LUT6 (Prop_lut6_I1_O)        0.124    10.084 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_2/O
                         net (fo=22, routed)          0.367    10.451    u_tinyriscv_core/u_idu_exu/info_bus_ff/m1_addr_i[0]
    SLICE_X69Y103        LUT6 (Prop_lut6_I2_O)        0.124    10.575 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/cause[31]_i_3/O
                         net (fo=7, routed)           0.466    11.041    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_mem_access_misaligned_o
    SLICE_X70Y100        LUT6 (Prop_lut6_I1_O)        0.124    11.165 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/pc_prev[31]_i_6/O
                         net (fo=3, routed)           0.580    11.745    u_tinyriscv_core/u_idu_exu/info_bus_ff/clint_stall_flag_o
    SLICE_X71Y97         LUT6 (Prop_lut6_I0_O)        0.124    11.869 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/rsp_hasked_r_i_3/O
                         net (fo=58, routed)          0.524    12.393    u_tinyriscv_core/u_idu_exu/info_bus_ff/dm_halt_req_reg
    SLICE_X73Y97         LUT6 (Prop_lut6_I4_O)        0.124    12.517 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_7/O
                         net (fo=11, routed)          0.696    13.213    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/p_0_in[3]
    SLICE_X73Y97         LUT4 (Prop_lut4_I0_O)        0.124    13.337 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_2__6/O
                         net (fo=65, routed)          1.085    14.422    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/slave_sel_4
    SLICE_X73Y92         LUT6 (Prop_lut6_I1_O)        0.124    14.546 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[19]_i_2__3/O
                         net (fo=5, routed)           0.561    15.107    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[19]_i_2__3_n_0
    SLICE_X69Y92         LUT5 (Prop_lut5_I3_O)        0.124    15.231 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[3]_i_6/O
                         net (fo=1, routed)           0.971    16.203    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[3]_i_6_n_0
    SLICE_X63Y92         LUT6 (Prop_lut6_I3_O)        0.124    16.327 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[3]_i_2/O
                         net (fo=6, routed)           1.103    17.429    u_tinyriscv_core/u_idu_exu/info_bus_ff/m1_data_i[3]
    SLICE_X56Y103        LUT5 (Prop_lut5_I1_O)        0.124    17.553 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[3]_i_1/O
                         net (fo=33, routed)          1.040    18.593    u_tinyriscv_core/u_gpr_reg/gpr_rw[26].not_x0.rf_dff/D[3]
    SLICE_X47Y109        FDRE                                         r  u_tinyriscv_core/u_gpr_reg/gpr_rw[26].not_x0.rf_dff/qout_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.495    18.474    u_tinyriscv_core/u_gpr_reg/gpr_rw[26].not_x0.rf_dff/clk_out1
    SLICE_X47Y109        FDRE                                         r  u_tinyriscv_core/u_gpr_reg/gpr_rw[26].not_x0.rf_dff/qout_r_reg[3]/C
                         clock pessimism              0.488    18.963    
                         clock uncertainty           -0.084    18.879    
    SLICE_X47Y109        FDRE (Setup_fdre_C_D)       -0.081    18.798    u_tinyriscv_core/u_gpr_reg/gpr_rw[26].not_x0.rf_dff/qout_r_reg[3]
  -------------------------------------------------------------------
                         required time                         18.798    
                         arrival time                         -18.593    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.234ns  (required time - arrival time)
  Source:                 u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv_core/u_gpr_reg/gpr_rw[16].not_x0.rf_dff/qout_r_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.404ns  (logic 3.768ns (19.419%)  route 15.636ns (80.581%))
  Logic Levels:           22  (CARRY4=2 LUT3=1 LUT4=4 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.528ns = ( 18.472 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.488ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.698    -0.842    u_tinyriscv_core/u_idu_exu/info_bus_ff/clk_out1
    SLICE_X74Y111        FDCE                                         r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.324 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/Q
                         net (fo=154, routed)         0.567     0.243    u_tinyriscv_core/u_idu_exu/info_bus_ff/ie_dec_info_bus_o[0]
    SLICE_X75Y111        LUT3 (Prop_lut3_I2_O)        0.124     0.367 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[31]_i_3/O
                         net (fo=187, routed)         1.421     1.788    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_we_o
    SLICE_X80Y110        LUT5 (Prop_lut5_I0_O)        0.124     1.912 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_45/O
                         net (fo=1, routed)           0.282     2.194    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_45_n_0
    SLICE_X80Y110        LUT6 (Prop_lut6_I4_O)        0.124     2.318 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_30/O
                         net (fo=64, routed)          1.126     3.444    u_tinyriscv_core/u_csr_reg/qout_r[0]_i_10__2_1
    SLICE_X79Y116        LUT6 (Prop_lut6_I4_O)        0.124     3.568 r  u_tinyriscv_core/u_csr_reg/qout_r[16]_i_10/O
                         net (fo=1, routed)           0.735     4.303    u_tinyriscv_core/u_csr_reg/qout_r[16]_i_10_n_0
    SLICE_X75Y116        LUT4 (Prop_lut4_I0_O)        0.124     4.427 r  u_tinyriscv_core/u_csr_reg/qout_r[16]_i_9__1/O
                         net (fo=2, routed)           0.546     4.972    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[19]_i_21_0
    SLICE_X71Y116        LUT5 (Prop_lut5_I2_O)        0.124     5.096 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[16]_i_3/O
                         net (fo=6, routed)           0.573     5.669    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/p_0_in[16]
    SLICE_X69Y113        LUT4 (Prop_lut4_I0_O)        0.124     5.793 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_27/O
                         net (fo=4, routed)           0.847     6.641    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_58_n_0
    SLICE_X71Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.297 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.297    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_41_n_0
    SLICE_X71Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.411 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_14/CO[3]
                         net (fo=3, routed)           1.115     8.526    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/op1_ge_op2_signed
    SLICE_X70Y108        LUT6 (Prop_lut6_I5_O)        0.124     8.650 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_16/O
                         net (fo=3, routed)           0.460     9.110    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_16_n_0
    SLICE_X71Y105        LUT6 (Prop_lut6_I4_O)        0.124     9.234 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_7/O
                         net (fo=1, routed)           0.285     9.519    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_7_n_0
    SLICE_X69Y105        LUT6 (Prop_lut6_I0_O)        0.124     9.643 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_4/O
                         net (fo=2, routed)           0.317     9.960    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_4_n_0
    SLICE_X68Y103        LUT6 (Prop_lut6_I1_O)        0.124    10.084 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_2/O
                         net (fo=22, routed)          0.367    10.451    u_tinyriscv_core/u_idu_exu/info_bus_ff/m1_addr_i[0]
    SLICE_X69Y103        LUT6 (Prop_lut6_I2_O)        0.124    10.575 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/cause[31]_i_3/O
                         net (fo=7, routed)           0.466    11.041    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_mem_access_misaligned_o
    SLICE_X70Y100        LUT6 (Prop_lut6_I1_O)        0.124    11.165 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/pc_prev[31]_i_6/O
                         net (fo=3, routed)           0.580    11.745    u_tinyriscv_core/u_idu_exu/info_bus_ff/clint_stall_flag_o
    SLICE_X71Y97         LUT6 (Prop_lut6_I0_O)        0.124    11.869 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/rsp_hasked_r_i_3/O
                         net (fo=58, routed)          0.524    12.393    u_tinyriscv_core/u_idu_exu/info_bus_ff/dm_halt_req_reg
    SLICE_X73Y97         LUT6 (Prop_lut6_I4_O)        0.124    12.517 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_7/O
                         net (fo=11, routed)          0.718    13.235    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/p_0_in[3]
    SLICE_X72Y97         LUT4 (Prop_lut4_I1_O)        0.124    13.359 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_3/O
                         net (fo=180, routed)         1.253    14.612    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/slave_sel_0
    SLICE_X68Y93         LUT4 (Prop_lut4_I1_O)        0.124    14.736 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_2__3/O
                         net (fo=5, routed)           0.603    15.340    u_tinyriscv_core/u_idu_exu/info_bus_ff/mux_s_data[7]
    SLICE_X68Y94         LUT6 (Prop_lut6_I5_O)        0.124    15.464 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_21/O
                         net (fo=2, routed)           0.568    16.031    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_21_n_0
    SLICE_X68Y95         LUT6 (Prop_lut6_I0_O)        0.124    16.155 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_9/O
                         net (fo=32, routed)          1.237    17.392    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_9_n_0
    SLICE_X58Y106        LUT6 (Prop_lut6_I3_O)        0.124    17.516 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[29]_i_1/O
                         net (fo=33, routed)          1.045    18.562    u_tinyriscv_core/u_gpr_reg/gpr_rw[16].not_x0.rf_dff/D[29]
    SLICE_X48Y112        FDRE                                         r  u_tinyriscv_core/u_gpr_reg/gpr_rw[16].not_x0.rf_dff/qout_r_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.493    18.472    u_tinyriscv_core/u_gpr_reg/gpr_rw[16].not_x0.rf_dff/clk_out1
    SLICE_X48Y112        FDRE                                         r  u_tinyriscv_core/u_gpr_reg/gpr_rw[16].not_x0.rf_dff/qout_r_reg[29]/C
                         clock pessimism              0.488    18.961    
                         clock uncertainty           -0.084    18.877    
    SLICE_X48Y112        FDRE (Setup_fdre_C_D)       -0.081    18.796    u_tinyriscv_core/u_gpr_reg/gpr_rw[16].not_x0.rf_dff/qout_r_reg[29]
  -------------------------------------------------------------------
                         required time                         18.796    
                         arrival time                         -18.562    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.235ns  (required time - arrival time)
  Source:                 u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpio_0/gpio_ctrl_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.508ns  (logic 3.892ns (19.951%)  route 15.616ns (80.049%))
  Logic Levels:           23  (CARRY4=2 LUT3=2 LUT4=4 LUT5=2 LUT6=13)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 18.572 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.842ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.698    -0.842    u_tinyriscv_core/u_idu_exu/info_bus_ff/clk_out1
    SLICE_X74Y111        FDCE                                         r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y111        FDCE (Prop_fdce_C_Q)         0.518    -0.324 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]/Q
                         net (fo=154, routed)         0.567     0.243    u_tinyriscv_core/u_idu_exu/info_bus_ff/ie_dec_info_bus_o[0]
    SLICE_X75Y111        LUT3 (Prop_lut3_I2_O)        0.124     0.367 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[31]_i_3/O
                         net (fo=187, routed)         1.421     1.788    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_csr_we_o
    SLICE_X80Y110        LUT5 (Prop_lut5_I0_O)        0.124     1.912 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_45/O
                         net (fo=1, routed)           0.282     2.194    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_45_n_0
    SLICE_X80Y110        LUT6 (Prop_lut6_I4_O)        0.124     2.318 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_30/O
                         net (fo=64, routed)          1.126     3.444    u_tinyriscv_core/u_csr_reg/qout_r[0]_i_10__2_1
    SLICE_X79Y116        LUT6 (Prop_lut6_I4_O)        0.124     3.568 r  u_tinyriscv_core/u_csr_reg/qout_r[16]_i_10/O
                         net (fo=1, routed)           0.735     4.303    u_tinyriscv_core/u_csr_reg/qout_r[16]_i_10_n_0
    SLICE_X75Y116        LUT4 (Prop_lut4_I0_O)        0.124     4.427 r  u_tinyriscv_core/u_csr_reg/qout_r[16]_i_9__1/O
                         net (fo=2, routed)           0.546     4.972    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[19]_i_21_0
    SLICE_X71Y116        LUT5 (Prop_lut5_I2_O)        0.124     5.096 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[16]_i_3/O
                         net (fo=6, routed)           0.573     5.669    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/p_0_in[16]
    SLICE_X69Y113        LUT4 (Prop_lut4_I0_O)        0.124     5.793 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_27/O
                         net (fo=4, routed)           0.847     6.641    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]_i_58_n_0
    SLICE_X71Y112        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.297 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_41/CO[3]
                         net (fo=1, routed)           0.000     7.297    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_41_n_0
    SLICE_X71Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.411 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r_reg[0]_i_14/CO[3]
                         net (fo=3, routed)           1.115     8.526    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_exu/u_exu_alu_datapath/op1_ge_op2_signed
    SLICE_X70Y108        LUT6 (Prop_lut6_I5_O)        0.124     8.650 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_16/O
                         net (fo=3, routed)           0.460     9.110    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_16_n_0
    SLICE_X71Y105        LUT6 (Prop_lut6_I4_O)        0.124     9.234 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_7/O
                         net (fo=1, routed)           0.285     9.519    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_7_n_0
    SLICE_X69Y105        LUT6 (Prop_lut6_I0_O)        0.124     9.643 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_4/O
                         net (fo=2, routed)           0.317     9.960    u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_4_n_0
    SLICE_X68Y103        LUT6 (Prop_lut6_I1_O)        0.124    10.084 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/mtvec[0]_i_2/O
                         net (fo=22, routed)          0.367    10.451    u_tinyriscv_core/u_idu_exu/info_bus_ff/m1_addr_i[0]
    SLICE_X69Y103        LUT6 (Prop_lut6_I2_O)        0.124    10.575 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/cause[31]_i_3/O
                         net (fo=7, routed)           0.466    11.041    u_tinyriscv_core/u_idu_exu/info_bus_ff/ex_mem_access_misaligned_o
    SLICE_X70Y100        LUT6 (Prop_lut6_I1_O)        0.124    11.165 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/pc_prev[31]_i_6/O
                         net (fo=3, routed)           0.580    11.745    u_tinyriscv_core/u_idu_exu/info_bus_ff/clint_stall_flag_o
    SLICE_X71Y97         LUT6 (Prop_lut6_I0_O)        0.124    11.869 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/rsp_hasked_r_i_3/O
                         net (fo=58, routed)          0.524    12.393    u_tinyriscv_core/u_idu_exu/info_bus_ff/dm_halt_req_reg
    SLICE_X73Y97         LUT6 (Prop_lut6_I4_O)        0.124    12.517 f  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_7/O
                         net (fo=11, routed)          0.718    13.235    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/p_0_in[3]
    SLICE_X72Y97         LUT4 (Prop_lut4_I1_O)        0.124    13.359 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/req_hasked_r_i_3/O
                         net (fo=180, routed)         1.253    14.612    u_tinyriscv_core/u_idu_exu/info_bus_ff/u_rib/slave_sel_0
    SLICE_X68Y93         LUT4 (Prop_lut4_I1_O)        0.124    14.736 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[7]_i_2__3/O
                         net (fo=5, routed)           0.603    15.340    u_tinyriscv_core/u_idu_exu/info_bus_ff/mux_s_data[7]
    SLICE_X68Y94         LUT6 (Prop_lut6_I5_O)        0.124    15.464 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_21/O
                         net (fo=2, routed)           0.568    16.031    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_21_n_0
    SLICE_X68Y95         LUT6 (Prop_lut6_I0_O)        0.124    16.155 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_9/O
                         net (fo=32, routed)          0.731    16.886    u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[31]_i_9_n_0
    SLICE_X70Y96         LUT6 (Prop_lut6_I1_O)        0.124    17.010 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/sel_width[1].i_lt_8.ram_reg_2_0_i_9/O
                         net (fo=3, routed)           0.900    17.910    u_jtag_top/u_jtag_dm/demux_s_data_02[1]
    SLICE_X73Y91         LUT3 (Prop_lut3_I0_O)        0.124    18.034 r  u_jtag_top/u_jtag_dm/timer_value[17]_i_1/O
                         net (fo=2, routed)           0.633    18.666    gpio_0/D[17]
    SLICE_X72Y88         FDCE                                         r  gpio_0/gpio_ctrl_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.592    18.572    gpio_0/clk_out1
    SLICE_X72Y88         FDCE                                         r  gpio_0/gpio_ctrl_reg[17]/C
                         clock pessimism              0.480    19.052    
                         clock uncertainty           -0.084    18.969    
    SLICE_X72Y88         FDCE (Setup_fdce_C_D)       -0.067    18.902    gpio_0/gpio_ctrl_reg[17]
  -------------------------------------------------------------------
                         required time                         18.902    
                         arrival time                         -18.666    
  -------------------------------------------------------------------
                         slack                                  0.235    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 u_tinyriscv_core/u_ifu/pc_prev_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv_core/u_ifu/pc_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.595    -0.569    u_tinyriscv_core/u_ifu/clk_out1
    SLICE_X79Y102        FDCE                                         r  u_tinyriscv_core/u_ifu/pc_prev_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y102        FDCE (Prop_fdce_C_Q)         0.141    -0.428 r  u_tinyriscv_core/u_ifu/pc_prev_reg[0]/Q
                         net (fo=1, routed)           0.087    -0.341    u_tinyriscv_core/u_idu_exu/info_bus_ff/pc_reg[31][0]
    SLICE_X78Y102        LUT6 (Prop_lut6_I4_O)        0.045    -0.296 r  u_tinyriscv_core/u_idu_exu/info_bus_ff/pc[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.296    u_tinyriscv_core/u_ifu/pc_reg[31]_0[0]
    SLICE_X78Y102        FDCE                                         r  u_tinyriscv_core/u_ifu/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.867    -0.806    u_tinyriscv_core/u_ifu/clk_out1
    SLICE_X78Y102        FDCE                                         r  u_tinyriscv_core/u_ifu/pc_reg[0]/C
                         clock pessimism              0.250    -0.556    
                         clock uncertainty            0.084    -0.473    
    SLICE_X78Y102        FDCE (Hold_fdce_C_D)         0.120    -0.353    u_tinyriscv_core/u_ifu/pc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.296    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 uart_0/rx_q1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_0/rx_start_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.209ns (80.045%)  route 0.052ns (19.955%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.606    -0.558    uart_0/clk_out1
    SLICE_X84Y94         FDCE                                         r  uart_0/rx_q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y94         FDCE (Prop_fdce_C_Q)         0.164    -0.394 r  uart_0/rx_q1_reg/Q
                         net (fo=1, routed)           0.052    -0.342    uart_0/rx_q1
    SLICE_X85Y94         LUT5 (Prop_lut5_I3_O)        0.045    -0.297 r  uart_0/rx_start_i_1/O
                         net (fo=1, routed)           0.000    -0.297    uart_0/rx_start_i_1_n_0
    SLICE_X85Y94         FDCE                                         r  uart_0/rx_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.878    -0.795    uart_0/clk_out1
    SLICE_X85Y94         FDCE                                         r  uart_0/rx_start_reg/C
                         clock pessimism              0.250    -0.545    
                         clock uncertainty            0.084    -0.462    
    SLICE_X85Y94         FDCE (Hold_fdce_C_D)         0.092    -0.370    uart_0/rx_start_reg
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 u_tinyriscv_core/u_ifu_idu/inst_ff/qout_r_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv_core/u_idu_exu/imm_ff/qout_r_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.189ns (33.626%)  route 0.373ns (66.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.568    -0.596    u_tinyriscv_core/u_ifu_idu/inst_ff/clk_out1
    SLICE_X71Y95         FDCE                                         r  u_tinyriscv_core/u_ifu_idu/inst_ff/qout_r_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y95         FDCE (Prop_fdce_C_Q)         0.141    -0.455 r  u_tinyriscv_core/u_ifu_idu/inst_ff/qout_r_reg[23]/Q
                         net (fo=7, routed)           0.373    -0.082    u_tinyriscv_core/u_ifu_idu/inst_ff/if_inst_o[23]
    SLICE_X70Y106        LUT4 (Prop_lut4_I2_O)        0.048    -0.034 r  u_tinyriscv_core/u_ifu_idu/inst_ff/qout_r[23]_i_1__6/O
                         net (fo=1, routed)           0.000    -0.034    u_tinyriscv_core/u_idu_exu/imm_ff/qout_r_reg[31]_0[23]
    SLICE_X70Y106        FDCE                                         r  u_tinyriscv_core/u_idu_exu/imm_ff/qout_r_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.834    -0.839    u_tinyriscv_core/u_idu_exu/imm_ff/clk_out1
    SLICE_X70Y106        FDCE                                         r  u_tinyriscv_core/u_idu_exu/imm_ff/qout_r_reg[23]/C
                         clock pessimism              0.509    -0.330    
                         clock uncertainty            0.084    -0.247    
    SLICE_X70Y106        FDCE (Hold_fdce_C_D)         0.131    -0.116    u_tinyriscv_core/u_idu_exu/imm_ff/qout_r_reg[23]
  -------------------------------------------------------------------
                         required time                          0.116    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/rx/recv_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/rx_data_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.167%)  route 0.119ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.592    -0.572    u_jtag_top/u_jtag_dm/rx/clk_out1
    SLICE_X85Y119        FDCE                                         r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y119        FDCE (Prop_fdce_C_Q)         0.141    -0.431 r  u_jtag_top/u_jtag_dm/rx/recv_data_reg[0]/Q
                         net (fo=1, routed)           0.119    -0.312    u_jtag_top/u_jtag_dm/rx_n_43
    SLICE_X86Y119        FDRE                                         r  u_jtag_top/u_jtag_dm/rx_data_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.862    -0.810    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X86Y119        FDRE                                         r  u_jtag_top/u_jtag_dm/rx_data_r_reg[0]/C
                         clock pessimism              0.275    -0.535    
                         clock uncertainty            0.084    -0.452    
    SLICE_X86Y119        FDRE (Hold_fdre_C_D)         0.046    -0.406    u_jtag_top/u_jtag_dm/rx_data_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.189ns (58.778%)  route 0.133ns (41.222%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.600    -0.564    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X85Y106        FDCE                                         r  u_jtag_top/u_jtag_dm/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y106        FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  u_jtag_top/u_jtag_dm/state_reg[1]/Q
                         net (fo=11, routed)          0.133    -0.291    u_jtag_top/u_jtag_dm/state[1]
    SLICE_X84Y106        LUT3 (Prop_lut3_I1_O)        0.048    -0.243 r  u_jtag_top/u_jtag_dm/state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    u_jtag_top/u_jtag_dm/state[2]_i_1_n_0
    SLICE_X84Y106        FDCE                                         r  u_jtag_top/u_jtag_dm/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.871    -0.801    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X84Y106        FDCE                                         r  u_jtag_top/u_jtag_dm/state_reg[2]/C
                         clock pessimism              0.250    -0.551    
                         clock uncertainty            0.084    -0.468    
    SLICE_X84Y106        FDCE (Hold_fdce_C_D)         0.131    -0.337    u_jtag_top/u_jtag_dm/state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.337    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/rx_data_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/dmcontrol_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.945%)  route 0.125ns (47.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.597    -0.567    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X87Y113        FDRE                                         r  u_jtag_top/u_jtag_dm/rx_data_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  u_jtag_top/u_jtag_dm/rx_data_r_reg[6]/Q
                         net (fo=10, routed)          0.125    -0.301    u_jtag_top/u_jtag_dm/rx_data_r_reg_n_0_[6]
    SLICE_X86Y111        FDCE                                         r  u_jtag_top/u_jtag_dm/dmcontrol_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.871    -0.802    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X86Y111        FDCE                                         r  u_jtag_top/u_jtag_dm/dmcontrol_reg[4]/C
                         clock pessimism              0.253    -0.549    
                         clock uncertainty            0.084    -0.466    
    SLICE_X86Y111        FDCE (Hold_fdce_C_D)         0.070    -0.396    u_jtag_top/u_jtag_dm/dmcontrol_reg[4]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_tinyriscv_core/u_ifu/pc_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv_core/u_ifu/pc_prev_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.141ns (49.072%)  route 0.146ns (50.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.584    -0.580    u_tinyriscv_core/u_ifu/clk_out1
    SLICE_X77Y118        FDCE                                         r  u_tinyriscv_core/u_ifu/pc_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y118        FDCE (Prop_fdce_C_Q)         0.141    -0.439 r  u_tinyriscv_core/u_ifu/pc_reg[21]/Q
                         net (fo=3, routed)           0.146    -0.293    u_tinyriscv_core/u_ifu/pc_reg_n_0_[21]
    SLICE_X79Y118        FDCE                                         r  u_tinyriscv_core/u_ifu/pc_prev_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.857    -0.816    u_tinyriscv_core/u_ifu/clk_out1
    SLICE_X79Y118        FDCE                                         r  u_tinyriscv_core/u_ifu/pc_prev_reg[21]/C
                         clock pessimism              0.275    -0.541    
                         clock uncertainty            0.084    -0.458    
    SLICE_X79Y118        FDCE (Hold_fdce_C_D)         0.070    -0.388    u_tinyriscv_core/u_ifu/pc_prev_reg[21]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.293    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u_tinyriscv_core/u_ifu/pc_dff/qout_r_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv_core/u_ifu_idu/inst_addr_ff/qout_r_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.187ns (57.168%)  route 0.140ns (42.832%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.594    -0.570    u_tinyriscv_core/u_ifu/pc_dff/clk_out1
    SLICE_X79Y106        FDCE                                         r  u_tinyriscv_core/u_ifu/pc_dff/qout_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y106        FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  u_tinyriscv_core/u_ifu/pc_dff/qout_r_reg[11]/Q
                         net (fo=1, routed)           0.140    -0.289    u_tinyriscv_core/u_ifu/pc_dff/ifetch_pc_o[11]
    SLICE_X78Y106        LUT2 (Prop_lut2_I0_O)        0.046    -0.243 r  u_tinyriscv_core/u_ifu/pc_dff/qout_r[11]_i_1__8/O
                         net (fo=1, routed)           0.000    -0.243    u_tinyriscv_core/u_ifu_idu/inst_addr_ff/qout_r_reg[31]_1[11]
    SLICE_X78Y106        FDCE                                         r  u_tinyriscv_core/u_ifu_idu/inst_addr_ff/qout_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.866    -0.807    u_tinyriscv_core/u_ifu_idu/inst_addr_ff/clk_out1
    SLICE_X78Y106        FDCE                                         r  u_tinyriscv_core/u_ifu_idu/inst_addr_ff/qout_r_reg[11]/C
                         clock pessimism              0.250    -0.557    
                         clock uncertainty            0.084    -0.474    
    SLICE_X78Y106        FDCE (Hold_fdce_C_D)         0.131    -0.343    u_tinyriscv_core/u_ifu_idu/inst_addr_ff/qout_r_reg[11]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 u_tinyriscv_core/u_ifu/pc_dff/qout_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_tinyriscv_core/u_ifu_idu/inst_addr_ff/qout_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.187ns (57.168%)  route 0.140ns (42.832%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.594    -0.570    u_tinyriscv_core/u_ifu/pc_dff/clk_out1
    SLICE_X79Y104        FDCE                                         r  u_tinyriscv_core/u_ifu/pc_dff/qout_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y104        FDCE (Prop_fdce_C_Q)         0.141    -0.429 r  u_tinyriscv_core/u_ifu/pc_dff/qout_r_reg[1]/Q
                         net (fo=1, routed)           0.140    -0.289    u_tinyriscv_core/u_ifu/pc_dff/ifetch_pc_o[1]
    SLICE_X78Y104        LUT2 (Prop_lut2_I0_O)        0.046    -0.243 r  u_tinyriscv_core/u_ifu/pc_dff/qout_r[1]_i_1__8/O
                         net (fo=1, routed)           0.000    -0.243    u_tinyriscv_core/u_ifu_idu/inst_addr_ff/qout_r_reg[31]_1[1]
    SLICE_X78Y104        FDCE                                         r  u_tinyriscv_core/u_ifu_idu/inst_addr_ff/qout_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.866    -0.807    u_tinyriscv_core/u_ifu_idu/inst_addr_ff/clk_out1
    SLICE_X78Y104        FDCE                                         r  u_tinyriscv_core/u_ifu_idu/inst_addr_ff/qout_r_reg[1]/C
                         clock pessimism              0.250    -0.557    
                         clock uncertainty            0.084    -0.474    
    SLICE_X78Y104        FDCE (Hold_fdce_C_D)         0.131    -0.343    u_tinyriscv_core/u_ifu_idu/inst_addr_ff/qout_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/need_resp_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.600    -0.564    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X85Y106        FDCE                                         r  u_jtag_top/u_jtag_dm/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y106        FDCE (Prop_fdce_C_Q)         0.141    -0.423 r  u_jtag_top/u_jtag_dm/state_reg[1]/Q
                         net (fo=11, routed)          0.133    -0.291    u_jtag_top/u_jtag_dm/state[1]
    SLICE_X84Y106        LUT4 (Prop_lut4_I1_O)        0.045    -0.246 r  u_jtag_top/u_jtag_dm/need_resp_i_1/O
                         net (fo=1, routed)           0.000    -0.246    u_jtag_top/u_jtag_dm/need_resp_i_1_n_0
    SLICE_X84Y106        FDCE                                         r  u_jtag_top/u_jtag_dm/need_resp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.871    -0.801    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X84Y106        FDCE                                         r  u_jtag_top/u_jtag_dm/need_resp_reg/C
                         clock pessimism              0.250    -0.551    
                         clock uncertainty            0.084    -0.468    
    SLICE_X84Y106        FDCE (Hold_fdce_C_D)         0.120    -0.348    u_jtag_top/u_jtag_dm/need_resp_reg
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.102    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.690ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.451ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.690ns  (required time - arrival time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_0/bit_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.715ns  (logic 0.642ns (6.609%)  route 9.073ns (93.391%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 18.589 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.716    -0.824    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X88Y106        FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.518    -0.306 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           1.765     1.459    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X71Y97         LUT2 (Prop_lut2_I1_O)        0.124     1.583 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/pc_prev[31]_i_2/O
                         net (fo=1272, routed)        7.307     8.891    uart_0/qout_r_reg[0]_0
    SLICE_X86Y88         FDCE                                         f  uart_0/bit_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.609    18.589    uart_0/clk_out1
    SLICE_X86Y88         FDCE                                         r  uart_0/bit_cnt_reg[0]/C
                         clock pessimism              0.480    19.069    
                         clock uncertainty           -0.084    18.986    
    SLICE_X86Y88         FDCE (Recov_fdce_C_CLR)     -0.405    18.581    uart_0/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         18.581    
                         arrival time                          -8.891    
  -------------------------------------------------------------------
                         slack                                  9.690    

Slack (MET) :             9.690ns  (required time - arrival time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_0/bit_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.715ns  (logic 0.642ns (6.609%)  route 9.073ns (93.391%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 18.589 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.716    -0.824    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X88Y106        FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.518    -0.306 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           1.765     1.459    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X71Y97         LUT2 (Prop_lut2_I1_O)        0.124     1.583 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/pc_prev[31]_i_2/O
                         net (fo=1272, routed)        7.307     8.891    uart_0/qout_r_reg[0]_0
    SLICE_X86Y88         FDCE                                         f  uart_0/bit_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.609    18.589    uart_0/clk_out1
    SLICE_X86Y88         FDCE                                         r  uart_0/bit_cnt_reg[1]/C
                         clock pessimism              0.480    19.069    
                         clock uncertainty           -0.084    18.986    
    SLICE_X86Y88         FDCE (Recov_fdce_C_CLR)     -0.405    18.581    uart_0/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         18.581    
                         arrival time                          -8.891    
  -------------------------------------------------------------------
                         slack                                  9.690    

Slack (MET) :             9.690ns  (required time - arrival time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_0/bit_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.715ns  (logic 0.642ns (6.609%)  route 9.073ns (93.391%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 18.589 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.716    -0.824    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X88Y106        FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.518    -0.306 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           1.765     1.459    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X71Y97         LUT2 (Prop_lut2_I1_O)        0.124     1.583 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/pc_prev[31]_i_2/O
                         net (fo=1272, routed)        7.307     8.891    uart_0/qout_r_reg[0]_0
    SLICE_X86Y88         FDCE                                         f  uart_0/bit_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.609    18.589    uart_0/clk_out1
    SLICE_X86Y88         FDCE                                         r  uart_0/bit_cnt_reg[2]/C
                         clock pessimism              0.480    19.069    
                         clock uncertainty           -0.084    18.986    
    SLICE_X86Y88         FDCE (Recov_fdce_C_CLR)     -0.405    18.581    uart_0/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         18.581    
                         arrival time                          -8.891    
  -------------------------------------------------------------------
                         slack                                  9.690    

Slack (MET) :             9.690ns  (required time - arrival time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_0/bit_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.715ns  (logic 0.642ns (6.609%)  route 9.073ns (93.391%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 18.589 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.716    -0.824    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X88Y106        FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.518    -0.306 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           1.765     1.459    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X71Y97         LUT2 (Prop_lut2_I1_O)        0.124     1.583 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/pc_prev[31]_i_2/O
                         net (fo=1272, routed)        7.307     8.891    uart_0/qout_r_reg[0]_0
    SLICE_X86Y88         FDCE                                         f  uart_0/bit_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.609    18.589    uart_0/clk_out1
    SLICE_X86Y88         FDCE                                         r  uart_0/bit_cnt_reg[3]/C
                         clock pessimism              0.480    19.069    
                         clock uncertainty           -0.084    18.986    
    SLICE_X86Y88         FDCE (Recov_fdce_C_CLR)     -0.405    18.581    uart_0/bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         18.581    
                         arrival time                          -8.891    
  -------------------------------------------------------------------
                         slack                                  9.690    

Slack (MET) :             9.799ns  (required time - arrival time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_0/state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.692ns  (logic 0.642ns (6.624%)  route 9.050ns (93.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 18.590 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.716    -0.824    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X88Y106        FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.518    -0.306 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           1.765     1.459    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X71Y97         LUT2 (Prop_lut2_I1_O)        0.124     1.583 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/pc_prev[31]_i_2/O
                         net (fo=1272, routed)        7.285     8.868    uart_0/qout_r_reg[0]_0
    SLICE_X88Y89         FDCE                                         f  uart_0/state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.610    18.590    uart_0/clk_out1
    SLICE_X88Y89         FDCE                                         r  uart_0/state_reg[2]/C
                         clock pessimism              0.480    19.070    
                         clock uncertainty           -0.084    18.987    
    SLICE_X88Y89         FDCE (Recov_fdce_C_CLR)     -0.319    18.668    uart_0/state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.668    
                         arrival time                          -8.868    
  -------------------------------------------------------------------
                         slack                                  9.799    

Slack (MET) :             9.799ns  (required time - arrival time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_0/state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.692ns  (logic 0.642ns (6.624%)  route 9.050ns (93.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 18.590 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.716    -0.824    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X88Y106        FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.518    -0.306 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           1.765     1.459    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X71Y97         LUT2 (Prop_lut2_I1_O)        0.124     1.583 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/pc_prev[31]_i_2/O
                         net (fo=1272, routed)        7.285     8.868    uart_0/qout_r_reg[0]_0
    SLICE_X88Y89         FDCE                                         f  uart_0/state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.610    18.590    uart_0/clk_out1
    SLICE_X88Y89         FDCE                                         r  uart_0/state_reg[3]/C
                         clock pessimism              0.480    19.070    
                         clock uncertainty           -0.084    18.987    
    SLICE_X88Y89         FDCE (Recov_fdce_C_CLR)     -0.319    18.668    uart_0/state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.668    
                         arrival time                          -8.868    
  -------------------------------------------------------------------
                         slack                                  9.799    

Slack (MET) :             9.834ns  (required time - arrival time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_0/tx_bit_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.571ns  (logic 0.642ns (6.707%)  route 8.929ns (93.293%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 18.590 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.716    -0.824    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X88Y106        FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.518    -0.306 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           1.765     1.459    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X71Y97         LUT2 (Prop_lut2_I1_O)        0.124     1.583 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/pc_prev[31]_i_2/O
                         net (fo=1272, routed)        7.164     8.747    uart_0/qout_r_reg[0]_0
    SLICE_X86Y89         FDCE                                         f  uart_0/tx_bit_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.610    18.590    uart_0/clk_out1
    SLICE_X86Y89         FDCE                                         r  uart_0/tx_bit_reg/C
                         clock pessimism              0.480    19.070    
                         clock uncertainty           -0.084    18.987    
    SLICE_X86Y89         FDCE (Recov_fdce_C_CLR)     -0.405    18.582    uart_0/tx_bit_reg
  -------------------------------------------------------------------
                         required time                         18.582    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  9.834    

Slack (MET) :             9.864ns  (required time - arrival time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_0/cycle_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.542ns  (logic 0.642ns (6.728%)  route 8.900ns (93.272%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 18.590 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.716    -0.824    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X88Y106        FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.518    -0.306 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           1.765     1.459    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X71Y97         LUT2 (Prop_lut2_I1_O)        0.124     1.583 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/pc_prev[31]_i_2/O
                         net (fo=1272, routed)        7.134     8.718    uart_0/qout_r_reg[0]_0
    SLICE_X89Y90         FDCE                                         f  uart_0/cycle_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.610    18.590    uart_0/clk_out1
    SLICE_X89Y90         FDCE                                         r  uart_0/cycle_cnt_reg[0]/C
                         clock pessimism              0.480    19.070    
                         clock uncertainty           -0.084    18.987    
    SLICE_X89Y90         FDCE (Recov_fdce_C_CLR)     -0.405    18.582    uart_0/cycle_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         18.582    
                         arrival time                          -8.718    
  -------------------------------------------------------------------
                         slack                                  9.864    

Slack (MET) :             9.864ns  (required time - arrival time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_0/cycle_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.542ns  (logic 0.642ns (6.728%)  route 8.900ns (93.272%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 18.590 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.716    -0.824    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X88Y106        FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.518    -0.306 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           1.765     1.459    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X71Y97         LUT2 (Prop_lut2_I1_O)        0.124     1.583 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/pc_prev[31]_i_2/O
                         net (fo=1272, routed)        7.134     8.718    uart_0/qout_r_reg[0]_0
    SLICE_X89Y90         FDCE                                         f  uart_0/cycle_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.610    18.590    uart_0/clk_out1
    SLICE_X89Y90         FDCE                                         r  uart_0/cycle_cnt_reg[4]/C
                         clock pessimism              0.480    19.070    
                         clock uncertainty           -0.084    18.987    
    SLICE_X89Y90         FDCE (Recov_fdce_C_CLR)     -0.405    18.582    uart_0/cycle_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         18.582    
                         arrival time                          -8.718    
  -------------------------------------------------------------------
                         slack                                  9.864    

Slack (MET) :             9.885ns  (required time - arrival time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_0/state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.567ns  (logic 0.642ns (6.711%)  route 8.925ns (93.289%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 18.590 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.716    -0.824    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X88Y106        FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.518    -0.306 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           1.765     1.459    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X71Y97         LUT2 (Prop_lut2_I1_O)        0.124     1.583 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/pc_prev[31]_i_2/O
                         net (fo=1272, routed)        7.160     8.743    uart_0/qout_r_reg[0]_0
    SLICE_X87Y89         FDPE                                         f  uart_0/state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.610    18.590    uart_0/clk_out1
    SLICE_X87Y89         FDPE                                         r  uart_0/state_reg[0]/C
                         clock pessimism              0.480    19.070    
                         clock uncertainty           -0.084    18.987    
    SLICE_X87Y89         FDPE (Recov_fdpe_C_PRE)     -0.359    18.628    uart_0/state_reg[0]
  -------------------------------------------------------------------
                         required time                         18.628    
                         arrival time                          -8.743    
  -------------------------------------------------------------------
                         slack                                  9.885    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/dm_reset_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rst_ctrl/jtag_rst_r_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.857%)  route 0.237ns (59.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.600    -0.564    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X84Y105        FDCE                                         r  u_jtag_top/u_jtag_dm/dm_reset_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y105        FDCE (Prop_fdce_C_Q)         0.164    -0.400 f  u_jtag_top/u_jtag_dm/dm_reset_req_reg/Q
                         net (fo=2, routed)           0.237    -0.163    u_rst_ctrl/rst_jtag_i
    SLICE_X84Y102        FDCE                                         f  u_rst_ctrl/jtag_rst_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.873    -0.800    u_rst_ctrl/clk
    SLICE_X84Y102        FDCE                                         r  u_rst_ctrl/jtag_rst_r_reg/C
                         clock pessimism              0.253    -0.547    
    SLICE_X84Y102        FDCE (Remov_fdce_C_CLR)     -0.067    -0.614    u_rst_ctrl/jtag_rst_r_reg
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/sbaddress0_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.209ns (23.540%)  route 0.679ns (76.460%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.601    -0.563    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X88Y106        FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.399 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           0.344    -0.056    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X84Y102        LUT1 (Prop_lut1_I0_O)        0.045    -0.011 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/state[2]_i_2__0/O
                         net (fo=534, routed)         0.335     0.325    u_jtag_top/u_jtag_dm/ack_reg_0
    SLICE_X84Y99         FDCE                                         f  u_jtag_top/u_jtag_dm/sbaddress0_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.879    -0.794    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X84Y99         FDCE                                         r  u_jtag_top/u_jtag_dm/sbaddress0_reg[12]/C
                         clock pessimism              0.509    -0.285    
    SLICE_X84Y99         FDCE (Remov_fdce_C_CLR)     -0.067    -0.352    u_jtag_top/u_jtag_dm/sbaddress0_reg[12]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                           0.325    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/sbaddress0_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.209ns (23.540%)  route 0.679ns (76.460%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.601    -0.563    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X88Y106        FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.399 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           0.344    -0.056    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X84Y102        LUT1 (Prop_lut1_I0_O)        0.045    -0.011 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/state[2]_i_2__0/O
                         net (fo=534, routed)         0.335     0.325    u_jtag_top/u_jtag_dm/ack_reg_0
    SLICE_X84Y99         FDCE                                         f  u_jtag_top/u_jtag_dm/sbaddress0_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.879    -0.794    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X84Y99         FDCE                                         r  u_jtag_top/u_jtag_dm/sbaddress0_reg[4]/C
                         clock pessimism              0.509    -0.285    
    SLICE_X84Y99         FDCE (Remov_fdce_C_CLR)     -0.067    -0.352    u_jtag_top/u_jtag_dm/sbaddress0_reg[4]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                           0.325    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/sbaddress0_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.209ns (23.540%)  route 0.679ns (76.460%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.601    -0.563    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X88Y106        FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.399 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           0.344    -0.056    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X84Y102        LUT1 (Prop_lut1_I0_O)        0.045    -0.011 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/state[2]_i_2__0/O
                         net (fo=534, routed)         0.335     0.325    u_jtag_top/u_jtag_dm/ack_reg_0
    SLICE_X84Y99         FDCE                                         f  u_jtag_top/u_jtag_dm/sbaddress0_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.879    -0.794    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X84Y99         FDCE                                         r  u_jtag_top/u_jtag_dm/sbaddress0_reg[6]/C
                         clock pessimism              0.509    -0.285    
    SLICE_X84Y99         FDCE (Remov_fdce_C_CLR)     -0.067    -0.352    u_jtag_top/u_jtag_dm/sbaddress0_reg[6]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                           0.325    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/sbaddress0_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.209ns (23.540%)  route 0.679ns (76.460%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.601    -0.563    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X88Y106        FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.399 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           0.344    -0.056    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X84Y102        LUT1 (Prop_lut1_I0_O)        0.045    -0.011 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/state[2]_i_2__0/O
                         net (fo=534, routed)         0.335     0.325    u_jtag_top/u_jtag_dm/ack_reg_0
    SLICE_X84Y99         FDCE                                         f  u_jtag_top/u_jtag_dm/sbaddress0_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.879    -0.794    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X84Y99         FDCE                                         r  u_jtag_top/u_jtag_dm/sbaddress0_reg[7]/C
                         clock pessimism              0.509    -0.285    
    SLICE_X84Y99         FDCE (Remov_fdce_C_CLR)     -0.067    -0.352    u_jtag_top/u_jtag_dm/sbaddress0_reg[7]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                           0.325    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/sbaddress0_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.209ns (23.408%)  route 0.684ns (76.592%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.601    -0.563    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X88Y106        FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.399 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           0.344    -0.056    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X84Y102        LUT1 (Prop_lut1_I0_O)        0.045    -0.011 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/state[2]_i_2__0/O
                         net (fo=534, routed)         0.340     0.330    u_jtag_top/u_jtag_dm/ack_reg_0
    SLICE_X84Y98         FDCE                                         f  u_jtag_top/u_jtag_dm/sbaddress0_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.879    -0.794    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X84Y98         FDCE                                         r  u_jtag_top/u_jtag_dm/sbaddress0_reg[0]/C
                         clock pessimism              0.509    -0.285    
    SLICE_X84Y98         FDCE (Remov_fdce_C_CLR)     -0.067    -0.352    u_jtag_top/u_jtag_dm/sbaddress0_reg[0]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                           0.330    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/sbaddress0_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.209ns (23.408%)  route 0.684ns (76.592%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.601    -0.563    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X88Y106        FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.399 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           0.344    -0.056    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X84Y102        LUT1 (Prop_lut1_I0_O)        0.045    -0.011 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/state[2]_i_2__0/O
                         net (fo=534, routed)         0.340     0.330    u_jtag_top/u_jtag_dm/ack_reg_0
    SLICE_X84Y98         FDCE                                         f  u_jtag_top/u_jtag_dm/sbaddress0_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.879    -0.794    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X84Y98         FDCE                                         r  u_jtag_top/u_jtag_dm/sbaddress0_reg[1]/C
                         clock pessimism              0.509    -0.285    
    SLICE_X84Y98         FDCE (Remov_fdce_C_CLR)     -0.067    -0.352    u_jtag_top/u_jtag_dm/sbaddress0_reg[1]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                           0.330    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/sbaddress0_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.209ns (23.408%)  route 0.684ns (76.592%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.601    -0.563    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X88Y106        FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.399 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           0.344    -0.056    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X84Y102        LUT1 (Prop_lut1_I0_O)        0.045    -0.011 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/state[2]_i_2__0/O
                         net (fo=534, routed)         0.340     0.330    u_jtag_top/u_jtag_dm/ack_reg_0
    SLICE_X84Y98         FDCE                                         f  u_jtag_top/u_jtag_dm/sbaddress0_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.879    -0.794    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X84Y98         FDCE                                         r  u_jtag_top/u_jtag_dm/sbaddress0_reg[2]/C
                         clock pessimism              0.509    -0.285    
    SLICE_X84Y98         FDCE (Remov_fdce_C_CLR)     -0.067    -0.352    u_jtag_top/u_jtag_dm/sbaddress0_reg[2]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                           0.330    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/sbaddress0_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.209ns (23.408%)  route 0.684ns (76.592%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.601    -0.563    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X88Y106        FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.399 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           0.344    -0.056    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X84Y102        LUT1 (Prop_lut1_I0_O)        0.045    -0.011 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/state[2]_i_2__0/O
                         net (fo=534, routed)         0.340     0.330    u_jtag_top/u_jtag_dm/ack_reg_0
    SLICE_X84Y98         FDCE                                         f  u_jtag_top/u_jtag_dm/sbaddress0_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.879    -0.794    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X84Y98         FDCE                                         r  u_jtag_top/u_jtag_dm/sbaddress0_reg[3]/C
                         clock pessimism              0.509    -0.285    
    SLICE_X84Y98         FDCE (Remov_fdce_C_CLR)     -0.067    -0.352    u_jtag_top/u_jtag_dm/sbaddress0_reg[3]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                           0.330    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.763ns  (arrival time - required time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.209ns (22.018%)  route 0.740ns (77.982%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.601    -0.563    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X88Y106        FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.399 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           0.344    -0.056    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X84Y102        LUT1 (Prop_lut1_I0_O)        0.045    -0.011 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/state[2]_i_2__0/O
                         net (fo=534, routed)         0.397     0.386    u_jtag_top/u_jtag_dm/ack_reg_0
    SLICE_X83Y99         FDCE                                         f  u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.879    -0.794    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X83Y99         FDCE                                         r  u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[15]/C
                         clock pessimism              0.509    -0.285    
    SLICE_X83Y99         FDCE (Remov_fdce_C_CLR)     -0.092    -0.377    u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[15]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                           0.386    
  -------------------------------------------------------------------
                         slack                                  0.763    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.690ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.368ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.690ns  (required time - arrival time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_0/bit_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.715ns  (logic 0.642ns (6.609%)  route 9.073ns (93.391%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 18.589 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.716    -0.824    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X88Y106        FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.518    -0.306 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           1.765     1.459    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X71Y97         LUT2 (Prop_lut2_I1_O)        0.124     1.583 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/pc_prev[31]_i_2/O
                         net (fo=1272, routed)        7.307     8.891    uart_0/qout_r_reg[0]_0
    SLICE_X86Y88         FDCE                                         f  uart_0/bit_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.609    18.589    uart_0/clk_out1
    SLICE_X86Y88         FDCE                                         r  uart_0/bit_cnt_reg[0]/C
                         clock pessimism              0.480    19.069    
                         clock uncertainty           -0.084    18.986    
    SLICE_X86Y88         FDCE (Recov_fdce_C_CLR)     -0.405    18.581    uart_0/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         18.581    
                         arrival time                          -8.891    
  -------------------------------------------------------------------
                         slack                                  9.690    

Slack (MET) :             9.690ns  (required time - arrival time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_0/bit_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.715ns  (logic 0.642ns (6.609%)  route 9.073ns (93.391%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 18.589 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.716    -0.824    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X88Y106        FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.518    -0.306 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           1.765     1.459    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X71Y97         LUT2 (Prop_lut2_I1_O)        0.124     1.583 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/pc_prev[31]_i_2/O
                         net (fo=1272, routed)        7.307     8.891    uart_0/qout_r_reg[0]_0
    SLICE_X86Y88         FDCE                                         f  uart_0/bit_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.609    18.589    uart_0/clk_out1
    SLICE_X86Y88         FDCE                                         r  uart_0/bit_cnt_reg[1]/C
                         clock pessimism              0.480    19.069    
                         clock uncertainty           -0.084    18.986    
    SLICE_X86Y88         FDCE (Recov_fdce_C_CLR)     -0.405    18.581    uart_0/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         18.581    
                         arrival time                          -8.891    
  -------------------------------------------------------------------
                         slack                                  9.690    

Slack (MET) :             9.690ns  (required time - arrival time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_0/bit_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.715ns  (logic 0.642ns (6.609%)  route 9.073ns (93.391%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 18.589 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.716    -0.824    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X88Y106        FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.518    -0.306 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           1.765     1.459    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X71Y97         LUT2 (Prop_lut2_I1_O)        0.124     1.583 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/pc_prev[31]_i_2/O
                         net (fo=1272, routed)        7.307     8.891    uart_0/qout_r_reg[0]_0
    SLICE_X86Y88         FDCE                                         f  uart_0/bit_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.609    18.589    uart_0/clk_out1
    SLICE_X86Y88         FDCE                                         r  uart_0/bit_cnt_reg[2]/C
                         clock pessimism              0.480    19.069    
                         clock uncertainty           -0.084    18.986    
    SLICE_X86Y88         FDCE (Recov_fdce_C_CLR)     -0.405    18.581    uart_0/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         18.581    
                         arrival time                          -8.891    
  -------------------------------------------------------------------
                         slack                                  9.690    

Slack (MET) :             9.690ns  (required time - arrival time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_0/bit_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.715ns  (logic 0.642ns (6.609%)  route 9.073ns (93.391%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 18.589 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.716    -0.824    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X88Y106        FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.518    -0.306 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           1.765     1.459    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X71Y97         LUT2 (Prop_lut2_I1_O)        0.124     1.583 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/pc_prev[31]_i_2/O
                         net (fo=1272, routed)        7.307     8.891    uart_0/qout_r_reg[0]_0
    SLICE_X86Y88         FDCE                                         f  uart_0/bit_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.609    18.589    uart_0/clk_out1
    SLICE_X86Y88         FDCE                                         r  uart_0/bit_cnt_reg[3]/C
                         clock pessimism              0.480    19.069    
                         clock uncertainty           -0.084    18.986    
    SLICE_X86Y88         FDCE (Recov_fdce_C_CLR)     -0.405    18.581    uart_0/bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         18.581    
                         arrival time                          -8.891    
  -------------------------------------------------------------------
                         slack                                  9.690    

Slack (MET) :             9.799ns  (required time - arrival time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_0/state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.692ns  (logic 0.642ns (6.624%)  route 9.050ns (93.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 18.590 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.716    -0.824    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X88Y106        FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.518    -0.306 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           1.765     1.459    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X71Y97         LUT2 (Prop_lut2_I1_O)        0.124     1.583 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/pc_prev[31]_i_2/O
                         net (fo=1272, routed)        7.285     8.868    uart_0/qout_r_reg[0]_0
    SLICE_X88Y89         FDCE                                         f  uart_0/state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.610    18.590    uart_0/clk_out1
    SLICE_X88Y89         FDCE                                         r  uart_0/state_reg[2]/C
                         clock pessimism              0.480    19.070    
                         clock uncertainty           -0.084    18.987    
    SLICE_X88Y89         FDCE (Recov_fdce_C_CLR)     -0.319    18.668    uart_0/state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.668    
                         arrival time                          -8.868    
  -------------------------------------------------------------------
                         slack                                  9.799    

Slack (MET) :             9.799ns  (required time - arrival time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_0/state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.692ns  (logic 0.642ns (6.624%)  route 9.050ns (93.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 18.590 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.716    -0.824    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X88Y106        FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.518    -0.306 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           1.765     1.459    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X71Y97         LUT2 (Prop_lut2_I1_O)        0.124     1.583 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/pc_prev[31]_i_2/O
                         net (fo=1272, routed)        7.285     8.868    uart_0/qout_r_reg[0]_0
    SLICE_X88Y89         FDCE                                         f  uart_0/state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.610    18.590    uart_0/clk_out1
    SLICE_X88Y89         FDCE                                         r  uart_0/state_reg[3]/C
                         clock pessimism              0.480    19.070    
                         clock uncertainty           -0.084    18.987    
    SLICE_X88Y89         FDCE (Recov_fdce_C_CLR)     -0.319    18.668    uart_0/state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.668    
                         arrival time                          -8.868    
  -------------------------------------------------------------------
                         slack                                  9.799    

Slack (MET) :             9.834ns  (required time - arrival time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_0/tx_bit_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.571ns  (logic 0.642ns (6.707%)  route 8.929ns (93.293%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 18.590 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.716    -0.824    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X88Y106        FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.518    -0.306 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           1.765     1.459    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X71Y97         LUT2 (Prop_lut2_I1_O)        0.124     1.583 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/pc_prev[31]_i_2/O
                         net (fo=1272, routed)        7.164     8.747    uart_0/qout_r_reg[0]_0
    SLICE_X86Y89         FDCE                                         f  uart_0/tx_bit_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.610    18.590    uart_0/clk_out1
    SLICE_X86Y89         FDCE                                         r  uart_0/tx_bit_reg/C
                         clock pessimism              0.480    19.070    
                         clock uncertainty           -0.084    18.987    
    SLICE_X86Y89         FDCE (Recov_fdce_C_CLR)     -0.405    18.582    uart_0/tx_bit_reg
  -------------------------------------------------------------------
                         required time                         18.582    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  9.834    

Slack (MET) :             9.864ns  (required time - arrival time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_0/cycle_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.542ns  (logic 0.642ns (6.728%)  route 8.900ns (93.272%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 18.590 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.716    -0.824    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X88Y106        FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.518    -0.306 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           1.765     1.459    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X71Y97         LUT2 (Prop_lut2_I1_O)        0.124     1.583 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/pc_prev[31]_i_2/O
                         net (fo=1272, routed)        7.134     8.718    uart_0/qout_r_reg[0]_0
    SLICE_X89Y90         FDCE                                         f  uart_0/cycle_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.610    18.590    uart_0/clk_out1
    SLICE_X89Y90         FDCE                                         r  uart_0/cycle_cnt_reg[0]/C
                         clock pessimism              0.480    19.070    
                         clock uncertainty           -0.084    18.987    
    SLICE_X89Y90         FDCE (Recov_fdce_C_CLR)     -0.405    18.582    uart_0/cycle_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         18.582    
                         arrival time                          -8.718    
  -------------------------------------------------------------------
                         slack                                  9.864    

Slack (MET) :             9.864ns  (required time - arrival time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_0/cycle_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.542ns  (logic 0.642ns (6.728%)  route 8.900ns (93.272%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 18.590 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.716    -0.824    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X88Y106        FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.518    -0.306 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           1.765     1.459    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X71Y97         LUT2 (Prop_lut2_I1_O)        0.124     1.583 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/pc_prev[31]_i_2/O
                         net (fo=1272, routed)        7.134     8.718    uart_0/qout_r_reg[0]_0
    SLICE_X89Y90         FDCE                                         f  uart_0/cycle_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.610    18.590    uart_0/clk_out1
    SLICE_X89Y90         FDCE                                         r  uart_0/cycle_cnt_reg[4]/C
                         clock pessimism              0.480    19.070    
                         clock uncertainty           -0.084    18.987    
    SLICE_X89Y90         FDCE (Recov_fdce_C_CLR)     -0.405    18.582    uart_0/cycle_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         18.582    
                         arrival time                          -8.718    
  -------------------------------------------------------------------
                         slack                                  9.864    

Slack (MET) :             9.885ns  (required time - arrival time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_0/state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.567ns  (logic 0.642ns (6.711%)  route 8.925ns (93.289%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 18.590 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.716    -0.824    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X88Y106        FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.518    -0.306 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           1.765     1.459    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X71Y97         LUT2 (Prop_lut2_I1_O)        0.124     1.583 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/pc_prev[31]_i_2/O
                         net (fo=1272, routed)        7.160     8.743    uart_0/qout_r_reg[0]_0
    SLICE_X87Y89         FDPE                                         f  uart_0/state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.610    18.590    uart_0/clk_out1
    SLICE_X87Y89         FDPE                                         r  uart_0/state_reg[0]/C
                         clock pessimism              0.480    19.070    
                         clock uncertainty           -0.084    18.987    
    SLICE_X87Y89         FDPE (Recov_fdpe_C_PRE)     -0.359    18.628    uart_0/state_reg[0]
  -------------------------------------------------------------------
                         required time                         18.628    
                         arrival time                          -8.743    
  -------------------------------------------------------------------
                         slack                                  9.885    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/dm_reset_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rst_ctrl/jtag_rst_r_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.857%)  route 0.237ns (59.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.600    -0.564    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X84Y105        FDCE                                         r  u_jtag_top/u_jtag_dm/dm_reset_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y105        FDCE (Prop_fdce_C_Q)         0.164    -0.400 f  u_jtag_top/u_jtag_dm/dm_reset_req_reg/Q
                         net (fo=2, routed)           0.237    -0.163    u_rst_ctrl/rst_jtag_i
    SLICE_X84Y102        FDCE                                         f  u_rst_ctrl/jtag_rst_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.873    -0.800    u_rst_ctrl/clk
    SLICE_X84Y102        FDCE                                         r  u_rst_ctrl/jtag_rst_r_reg/C
                         clock pessimism              0.253    -0.547    
                         clock uncertainty            0.084    -0.464    
    SLICE_X84Y102        FDCE (Remov_fdce_C_CLR)     -0.067    -0.531    u_rst_ctrl/jtag_rst_r_reg
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/sbaddress0_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.209ns (23.540%)  route 0.679ns (76.460%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.601    -0.563    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X88Y106        FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.399 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           0.344    -0.056    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X84Y102        LUT1 (Prop_lut1_I0_O)        0.045    -0.011 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/state[2]_i_2__0/O
                         net (fo=534, routed)         0.335     0.325    u_jtag_top/u_jtag_dm/ack_reg_0
    SLICE_X84Y99         FDCE                                         f  u_jtag_top/u_jtag_dm/sbaddress0_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.879    -0.794    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X84Y99         FDCE                                         r  u_jtag_top/u_jtag_dm/sbaddress0_reg[12]/C
                         clock pessimism              0.509    -0.285    
                         clock uncertainty            0.084    -0.202    
    SLICE_X84Y99         FDCE (Remov_fdce_C_CLR)     -0.067    -0.269    u_jtag_top/u_jtag_dm/sbaddress0_reg[12]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                           0.325    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/sbaddress0_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.209ns (23.540%)  route 0.679ns (76.460%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.601    -0.563    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X88Y106        FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.399 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           0.344    -0.056    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X84Y102        LUT1 (Prop_lut1_I0_O)        0.045    -0.011 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/state[2]_i_2__0/O
                         net (fo=534, routed)         0.335     0.325    u_jtag_top/u_jtag_dm/ack_reg_0
    SLICE_X84Y99         FDCE                                         f  u_jtag_top/u_jtag_dm/sbaddress0_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.879    -0.794    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X84Y99         FDCE                                         r  u_jtag_top/u_jtag_dm/sbaddress0_reg[4]/C
                         clock pessimism              0.509    -0.285    
                         clock uncertainty            0.084    -0.202    
    SLICE_X84Y99         FDCE (Remov_fdce_C_CLR)     -0.067    -0.269    u_jtag_top/u_jtag_dm/sbaddress0_reg[4]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                           0.325    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/sbaddress0_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.209ns (23.540%)  route 0.679ns (76.460%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.601    -0.563    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X88Y106        FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.399 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           0.344    -0.056    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X84Y102        LUT1 (Prop_lut1_I0_O)        0.045    -0.011 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/state[2]_i_2__0/O
                         net (fo=534, routed)         0.335     0.325    u_jtag_top/u_jtag_dm/ack_reg_0
    SLICE_X84Y99         FDCE                                         f  u_jtag_top/u_jtag_dm/sbaddress0_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.879    -0.794    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X84Y99         FDCE                                         r  u_jtag_top/u_jtag_dm/sbaddress0_reg[6]/C
                         clock pessimism              0.509    -0.285    
                         clock uncertainty            0.084    -0.202    
    SLICE_X84Y99         FDCE (Remov_fdce_C_CLR)     -0.067    -0.269    u_jtag_top/u_jtag_dm/sbaddress0_reg[6]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                           0.325    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/sbaddress0_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.209ns (23.540%)  route 0.679ns (76.460%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.601    -0.563    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X88Y106        FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.399 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           0.344    -0.056    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X84Y102        LUT1 (Prop_lut1_I0_O)        0.045    -0.011 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/state[2]_i_2__0/O
                         net (fo=534, routed)         0.335     0.325    u_jtag_top/u_jtag_dm/ack_reg_0
    SLICE_X84Y99         FDCE                                         f  u_jtag_top/u_jtag_dm/sbaddress0_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.879    -0.794    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X84Y99         FDCE                                         r  u_jtag_top/u_jtag_dm/sbaddress0_reg[7]/C
                         clock pessimism              0.509    -0.285    
                         clock uncertainty            0.084    -0.202    
    SLICE_X84Y99         FDCE (Remov_fdce_C_CLR)     -0.067    -0.269    u_jtag_top/u_jtag_dm/sbaddress0_reg[7]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                           0.325    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.598ns  (arrival time - required time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/sbaddress0_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.209ns (23.408%)  route 0.684ns (76.592%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.601    -0.563    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X88Y106        FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.399 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           0.344    -0.056    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X84Y102        LUT1 (Prop_lut1_I0_O)        0.045    -0.011 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/state[2]_i_2__0/O
                         net (fo=534, routed)         0.340     0.330    u_jtag_top/u_jtag_dm/ack_reg_0
    SLICE_X84Y98         FDCE                                         f  u_jtag_top/u_jtag_dm/sbaddress0_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.879    -0.794    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X84Y98         FDCE                                         r  u_jtag_top/u_jtag_dm/sbaddress0_reg[0]/C
                         clock pessimism              0.509    -0.285    
                         clock uncertainty            0.084    -0.202    
    SLICE_X84Y98         FDCE (Remov_fdce_C_CLR)     -0.067    -0.269    u_jtag_top/u_jtag_dm/sbaddress0_reg[0]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                           0.330    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.598ns  (arrival time - required time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/sbaddress0_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.209ns (23.408%)  route 0.684ns (76.592%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.601    -0.563    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X88Y106        FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.399 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           0.344    -0.056    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X84Y102        LUT1 (Prop_lut1_I0_O)        0.045    -0.011 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/state[2]_i_2__0/O
                         net (fo=534, routed)         0.340     0.330    u_jtag_top/u_jtag_dm/ack_reg_0
    SLICE_X84Y98         FDCE                                         f  u_jtag_top/u_jtag_dm/sbaddress0_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.879    -0.794    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X84Y98         FDCE                                         r  u_jtag_top/u_jtag_dm/sbaddress0_reg[1]/C
                         clock pessimism              0.509    -0.285    
                         clock uncertainty            0.084    -0.202    
    SLICE_X84Y98         FDCE (Remov_fdce_C_CLR)     -0.067    -0.269    u_jtag_top/u_jtag_dm/sbaddress0_reg[1]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                           0.330    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.598ns  (arrival time - required time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/sbaddress0_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.209ns (23.408%)  route 0.684ns (76.592%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.601    -0.563    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X88Y106        FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.399 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           0.344    -0.056    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X84Y102        LUT1 (Prop_lut1_I0_O)        0.045    -0.011 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/state[2]_i_2__0/O
                         net (fo=534, routed)         0.340     0.330    u_jtag_top/u_jtag_dm/ack_reg_0
    SLICE_X84Y98         FDCE                                         f  u_jtag_top/u_jtag_dm/sbaddress0_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.879    -0.794    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X84Y98         FDCE                                         r  u_jtag_top/u_jtag_dm/sbaddress0_reg[2]/C
                         clock pessimism              0.509    -0.285    
                         clock uncertainty            0.084    -0.202    
    SLICE_X84Y98         FDCE (Remov_fdce_C_CLR)     -0.067    -0.269    u_jtag_top/u_jtag_dm/sbaddress0_reg[2]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                           0.330    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.598ns  (arrival time - required time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/sbaddress0_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.209ns (23.408%)  route 0.684ns (76.592%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.601    -0.563    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X88Y106        FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.399 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           0.344    -0.056    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X84Y102        LUT1 (Prop_lut1_I0_O)        0.045    -0.011 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/state[2]_i_2__0/O
                         net (fo=534, routed)         0.340     0.330    u_jtag_top/u_jtag_dm/ack_reg_0
    SLICE_X84Y98         FDCE                                         f  u_jtag_top/u_jtag_dm/sbaddress0_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.879    -0.794    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X84Y98         FDCE                                         r  u_jtag_top/u_jtag_dm/sbaddress0_reg[3]/C
                         clock pessimism              0.509    -0.285    
                         clock uncertainty            0.084    -0.202    
    SLICE_X84Y98         FDCE (Remov_fdce_C_CLR)     -0.067    -0.269    u_jtag_top/u_jtag_dm/sbaddress0_reg[3]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                           0.330    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.209ns (22.018%)  route 0.740ns (77.982%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.601    -0.563    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X88Y106        FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.399 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           0.344    -0.056    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X84Y102        LUT1 (Prop_lut1_I0_O)        0.045    -0.011 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/state[2]_i_2__0/O
                         net (fo=534, routed)         0.397     0.386    u_jtag_top/u_jtag_dm/ack_reg_0
    SLICE_X83Y99         FDCE                                         f  u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.879    -0.794    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X83Y99         FDCE                                         r  u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[15]/C
                         clock pessimism              0.509    -0.285    
                         clock uncertainty            0.084    -0.202    
    SLICE_X83Y99         FDCE (Remov_fdce_C_CLR)     -0.092    -0.294    u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[15]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                           0.386    
  -------------------------------------------------------------------
                         slack                                  0.680    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        9.690ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.368ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.690ns  (required time - arrival time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_0/bit_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.715ns  (logic 0.642ns (6.609%)  route 9.073ns (93.391%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 18.589 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.716    -0.824    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X88Y106        FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.518    -0.306 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           1.765     1.459    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X71Y97         LUT2 (Prop_lut2_I1_O)        0.124     1.583 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/pc_prev[31]_i_2/O
                         net (fo=1272, routed)        7.307     8.891    uart_0/qout_r_reg[0]_0
    SLICE_X86Y88         FDCE                                         f  uart_0/bit_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.609    18.589    uart_0/clk_out1
    SLICE_X86Y88         FDCE                                         r  uart_0/bit_cnt_reg[0]/C
                         clock pessimism              0.480    19.069    
                         clock uncertainty           -0.084    18.986    
    SLICE_X86Y88         FDCE (Recov_fdce_C_CLR)     -0.405    18.581    uart_0/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         18.581    
                         arrival time                          -8.891    
  -------------------------------------------------------------------
                         slack                                  9.690    

Slack (MET) :             9.690ns  (required time - arrival time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_0/bit_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.715ns  (logic 0.642ns (6.609%)  route 9.073ns (93.391%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 18.589 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.716    -0.824    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X88Y106        FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.518    -0.306 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           1.765     1.459    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X71Y97         LUT2 (Prop_lut2_I1_O)        0.124     1.583 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/pc_prev[31]_i_2/O
                         net (fo=1272, routed)        7.307     8.891    uart_0/qout_r_reg[0]_0
    SLICE_X86Y88         FDCE                                         f  uart_0/bit_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.609    18.589    uart_0/clk_out1
    SLICE_X86Y88         FDCE                                         r  uart_0/bit_cnt_reg[1]/C
                         clock pessimism              0.480    19.069    
                         clock uncertainty           -0.084    18.986    
    SLICE_X86Y88         FDCE (Recov_fdce_C_CLR)     -0.405    18.581    uart_0/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         18.581    
                         arrival time                          -8.891    
  -------------------------------------------------------------------
                         slack                                  9.690    

Slack (MET) :             9.690ns  (required time - arrival time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_0/bit_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.715ns  (logic 0.642ns (6.609%)  route 9.073ns (93.391%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 18.589 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.716    -0.824    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X88Y106        FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.518    -0.306 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           1.765     1.459    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X71Y97         LUT2 (Prop_lut2_I1_O)        0.124     1.583 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/pc_prev[31]_i_2/O
                         net (fo=1272, routed)        7.307     8.891    uart_0/qout_r_reg[0]_0
    SLICE_X86Y88         FDCE                                         f  uart_0/bit_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.609    18.589    uart_0/clk_out1
    SLICE_X86Y88         FDCE                                         r  uart_0/bit_cnt_reg[2]/C
                         clock pessimism              0.480    19.069    
                         clock uncertainty           -0.084    18.986    
    SLICE_X86Y88         FDCE (Recov_fdce_C_CLR)     -0.405    18.581    uart_0/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         18.581    
                         arrival time                          -8.891    
  -------------------------------------------------------------------
                         slack                                  9.690    

Slack (MET) :             9.690ns  (required time - arrival time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_0/bit_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.715ns  (logic 0.642ns (6.609%)  route 9.073ns (93.391%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 18.589 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.716    -0.824    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X88Y106        FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.518    -0.306 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           1.765     1.459    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X71Y97         LUT2 (Prop_lut2_I1_O)        0.124     1.583 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/pc_prev[31]_i_2/O
                         net (fo=1272, routed)        7.307     8.891    uart_0/qout_r_reg[0]_0
    SLICE_X86Y88         FDCE                                         f  uart_0/bit_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.609    18.589    uart_0/clk_out1
    SLICE_X86Y88         FDCE                                         r  uart_0/bit_cnt_reg[3]/C
                         clock pessimism              0.480    19.069    
                         clock uncertainty           -0.084    18.986    
    SLICE_X86Y88         FDCE (Recov_fdce_C_CLR)     -0.405    18.581    uart_0/bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         18.581    
                         arrival time                          -8.891    
  -------------------------------------------------------------------
                         slack                                  9.690    

Slack (MET) :             9.799ns  (required time - arrival time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_0/state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.692ns  (logic 0.642ns (6.624%)  route 9.050ns (93.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 18.590 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.716    -0.824    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X88Y106        FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.518    -0.306 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           1.765     1.459    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X71Y97         LUT2 (Prop_lut2_I1_O)        0.124     1.583 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/pc_prev[31]_i_2/O
                         net (fo=1272, routed)        7.285     8.868    uart_0/qout_r_reg[0]_0
    SLICE_X88Y89         FDCE                                         f  uart_0/state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.610    18.590    uart_0/clk_out1
    SLICE_X88Y89         FDCE                                         r  uart_0/state_reg[2]/C
                         clock pessimism              0.480    19.070    
                         clock uncertainty           -0.084    18.987    
    SLICE_X88Y89         FDCE (Recov_fdce_C_CLR)     -0.319    18.668    uart_0/state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.668    
                         arrival time                          -8.868    
  -------------------------------------------------------------------
                         slack                                  9.799    

Slack (MET) :             9.799ns  (required time - arrival time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_0/state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.692ns  (logic 0.642ns (6.624%)  route 9.050ns (93.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 18.590 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.716    -0.824    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X88Y106        FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.518    -0.306 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           1.765     1.459    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X71Y97         LUT2 (Prop_lut2_I1_O)        0.124     1.583 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/pc_prev[31]_i_2/O
                         net (fo=1272, routed)        7.285     8.868    uart_0/qout_r_reg[0]_0
    SLICE_X88Y89         FDCE                                         f  uart_0/state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.610    18.590    uart_0/clk_out1
    SLICE_X88Y89         FDCE                                         r  uart_0/state_reg[3]/C
                         clock pessimism              0.480    19.070    
                         clock uncertainty           -0.084    18.987    
    SLICE_X88Y89         FDCE (Recov_fdce_C_CLR)     -0.319    18.668    uart_0/state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.668    
                         arrival time                          -8.868    
  -------------------------------------------------------------------
                         slack                                  9.799    

Slack (MET) :             9.834ns  (required time - arrival time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_0/tx_bit_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.571ns  (logic 0.642ns (6.707%)  route 8.929ns (93.293%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 18.590 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.716    -0.824    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X88Y106        FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.518    -0.306 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           1.765     1.459    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X71Y97         LUT2 (Prop_lut2_I1_O)        0.124     1.583 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/pc_prev[31]_i_2/O
                         net (fo=1272, routed)        7.164     8.747    uart_0/qout_r_reg[0]_0
    SLICE_X86Y89         FDCE                                         f  uart_0/tx_bit_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.610    18.590    uart_0/clk_out1
    SLICE_X86Y89         FDCE                                         r  uart_0/tx_bit_reg/C
                         clock pessimism              0.480    19.070    
                         clock uncertainty           -0.084    18.987    
    SLICE_X86Y89         FDCE (Recov_fdce_C_CLR)     -0.405    18.582    uart_0/tx_bit_reg
  -------------------------------------------------------------------
                         required time                         18.582    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  9.834    

Slack (MET) :             9.864ns  (required time - arrival time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_0/cycle_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.542ns  (logic 0.642ns (6.728%)  route 8.900ns (93.272%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 18.590 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.716    -0.824    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X88Y106        FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.518    -0.306 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           1.765     1.459    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X71Y97         LUT2 (Prop_lut2_I1_O)        0.124     1.583 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/pc_prev[31]_i_2/O
                         net (fo=1272, routed)        7.134     8.718    uart_0/qout_r_reg[0]_0
    SLICE_X89Y90         FDCE                                         f  uart_0/cycle_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.610    18.590    uart_0/clk_out1
    SLICE_X89Y90         FDCE                                         r  uart_0/cycle_cnt_reg[0]/C
                         clock pessimism              0.480    19.070    
                         clock uncertainty           -0.084    18.987    
    SLICE_X89Y90         FDCE (Recov_fdce_C_CLR)     -0.405    18.582    uart_0/cycle_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         18.582    
                         arrival time                          -8.718    
  -------------------------------------------------------------------
                         slack                                  9.864    

Slack (MET) :             9.864ns  (required time - arrival time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_0/cycle_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.542ns  (logic 0.642ns (6.728%)  route 8.900ns (93.272%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 18.590 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.716    -0.824    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X88Y106        FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.518    -0.306 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           1.765     1.459    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X71Y97         LUT2 (Prop_lut2_I1_O)        0.124     1.583 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/pc_prev[31]_i_2/O
                         net (fo=1272, routed)        7.134     8.718    uart_0/qout_r_reg[0]_0
    SLICE_X89Y90         FDCE                                         f  uart_0/cycle_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.610    18.590    uart_0/clk_out1
    SLICE_X89Y90         FDCE                                         r  uart_0/cycle_cnt_reg[4]/C
                         clock pessimism              0.480    19.070    
                         clock uncertainty           -0.084    18.987    
    SLICE_X89Y90         FDCE (Recov_fdce_C_CLR)     -0.405    18.582    uart_0/cycle_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         18.582    
                         arrival time                          -8.718    
  -------------------------------------------------------------------
                         slack                                  9.864    

Slack (MET) :             9.885ns  (required time - arrival time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_0/state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.567ns  (logic 0.642ns (6.711%)  route 8.925ns (93.289%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 18.590 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.716    -0.824    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X88Y106        FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.518    -0.306 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           1.765     1.459    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X71Y97         LUT2 (Prop_lut2_I1_O)        0.124     1.583 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/pc_prev[31]_i_2/O
                         net (fo=1272, routed)        7.160     8.743    uart_0/qout_r_reg[0]_0
    SLICE_X87Y89         FDPE                                         f  uart_0/state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.610    18.590    uart_0/clk_out1
    SLICE_X87Y89         FDPE                                         r  uart_0/state_reg[0]/C
                         clock pessimism              0.480    19.070    
                         clock uncertainty           -0.084    18.987    
    SLICE_X87Y89         FDPE (Recov_fdpe_C_PRE)     -0.359    18.628    uart_0/state_reg[0]
  -------------------------------------------------------------------
                         required time                         18.628    
                         arrival time                          -8.743    
  -------------------------------------------------------------------
                         slack                                  9.885    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/dm_reset_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rst_ctrl/jtag_rst_r_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.857%)  route 0.237ns (59.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.600    -0.564    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X84Y105        FDCE                                         r  u_jtag_top/u_jtag_dm/dm_reset_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y105        FDCE (Prop_fdce_C_Q)         0.164    -0.400 f  u_jtag_top/u_jtag_dm/dm_reset_req_reg/Q
                         net (fo=2, routed)           0.237    -0.163    u_rst_ctrl/rst_jtag_i
    SLICE_X84Y102        FDCE                                         f  u_rst_ctrl/jtag_rst_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.873    -0.800    u_rst_ctrl/clk
    SLICE_X84Y102        FDCE                                         r  u_rst_ctrl/jtag_rst_r_reg/C
                         clock pessimism              0.253    -0.547    
                         clock uncertainty            0.084    -0.464    
    SLICE_X84Y102        FDCE (Remov_fdce_C_CLR)     -0.067    -0.531    u_rst_ctrl/jtag_rst_r_reg
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/sbaddress0_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.209ns (23.540%)  route 0.679ns (76.460%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.601    -0.563    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X88Y106        FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.399 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           0.344    -0.056    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X84Y102        LUT1 (Prop_lut1_I0_O)        0.045    -0.011 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/state[2]_i_2__0/O
                         net (fo=534, routed)         0.335     0.325    u_jtag_top/u_jtag_dm/ack_reg_0
    SLICE_X84Y99         FDCE                                         f  u_jtag_top/u_jtag_dm/sbaddress0_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.879    -0.794    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X84Y99         FDCE                                         r  u_jtag_top/u_jtag_dm/sbaddress0_reg[12]/C
                         clock pessimism              0.509    -0.285    
                         clock uncertainty            0.084    -0.202    
    SLICE_X84Y99         FDCE (Remov_fdce_C_CLR)     -0.067    -0.269    u_jtag_top/u_jtag_dm/sbaddress0_reg[12]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                           0.325    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/sbaddress0_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.209ns (23.540%)  route 0.679ns (76.460%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.601    -0.563    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X88Y106        FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.399 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           0.344    -0.056    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X84Y102        LUT1 (Prop_lut1_I0_O)        0.045    -0.011 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/state[2]_i_2__0/O
                         net (fo=534, routed)         0.335     0.325    u_jtag_top/u_jtag_dm/ack_reg_0
    SLICE_X84Y99         FDCE                                         f  u_jtag_top/u_jtag_dm/sbaddress0_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.879    -0.794    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X84Y99         FDCE                                         r  u_jtag_top/u_jtag_dm/sbaddress0_reg[4]/C
                         clock pessimism              0.509    -0.285    
                         clock uncertainty            0.084    -0.202    
    SLICE_X84Y99         FDCE (Remov_fdce_C_CLR)     -0.067    -0.269    u_jtag_top/u_jtag_dm/sbaddress0_reg[4]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                           0.325    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/sbaddress0_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.209ns (23.540%)  route 0.679ns (76.460%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.601    -0.563    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X88Y106        FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.399 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           0.344    -0.056    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X84Y102        LUT1 (Prop_lut1_I0_O)        0.045    -0.011 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/state[2]_i_2__0/O
                         net (fo=534, routed)         0.335     0.325    u_jtag_top/u_jtag_dm/ack_reg_0
    SLICE_X84Y99         FDCE                                         f  u_jtag_top/u_jtag_dm/sbaddress0_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.879    -0.794    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X84Y99         FDCE                                         r  u_jtag_top/u_jtag_dm/sbaddress0_reg[6]/C
                         clock pessimism              0.509    -0.285    
                         clock uncertainty            0.084    -0.202    
    SLICE_X84Y99         FDCE (Remov_fdce_C_CLR)     -0.067    -0.269    u_jtag_top/u_jtag_dm/sbaddress0_reg[6]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                           0.325    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.593ns  (arrival time - required time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/sbaddress0_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.209ns (23.540%)  route 0.679ns (76.460%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.601    -0.563    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X88Y106        FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.399 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           0.344    -0.056    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X84Y102        LUT1 (Prop_lut1_I0_O)        0.045    -0.011 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/state[2]_i_2__0/O
                         net (fo=534, routed)         0.335     0.325    u_jtag_top/u_jtag_dm/ack_reg_0
    SLICE_X84Y99         FDCE                                         f  u_jtag_top/u_jtag_dm/sbaddress0_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.879    -0.794    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X84Y99         FDCE                                         r  u_jtag_top/u_jtag_dm/sbaddress0_reg[7]/C
                         clock pessimism              0.509    -0.285    
                         clock uncertainty            0.084    -0.202    
    SLICE_X84Y99         FDCE (Remov_fdce_C_CLR)     -0.067    -0.269    u_jtag_top/u_jtag_dm/sbaddress0_reg[7]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                           0.325    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.598ns  (arrival time - required time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/sbaddress0_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.209ns (23.408%)  route 0.684ns (76.592%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.601    -0.563    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X88Y106        FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.399 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           0.344    -0.056    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X84Y102        LUT1 (Prop_lut1_I0_O)        0.045    -0.011 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/state[2]_i_2__0/O
                         net (fo=534, routed)         0.340     0.330    u_jtag_top/u_jtag_dm/ack_reg_0
    SLICE_X84Y98         FDCE                                         f  u_jtag_top/u_jtag_dm/sbaddress0_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.879    -0.794    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X84Y98         FDCE                                         r  u_jtag_top/u_jtag_dm/sbaddress0_reg[0]/C
                         clock pessimism              0.509    -0.285    
                         clock uncertainty            0.084    -0.202    
    SLICE_X84Y98         FDCE (Remov_fdce_C_CLR)     -0.067    -0.269    u_jtag_top/u_jtag_dm/sbaddress0_reg[0]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                           0.330    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.598ns  (arrival time - required time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/sbaddress0_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.209ns (23.408%)  route 0.684ns (76.592%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.601    -0.563    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X88Y106        FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.399 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           0.344    -0.056    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X84Y102        LUT1 (Prop_lut1_I0_O)        0.045    -0.011 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/state[2]_i_2__0/O
                         net (fo=534, routed)         0.340     0.330    u_jtag_top/u_jtag_dm/ack_reg_0
    SLICE_X84Y98         FDCE                                         f  u_jtag_top/u_jtag_dm/sbaddress0_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.879    -0.794    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X84Y98         FDCE                                         r  u_jtag_top/u_jtag_dm/sbaddress0_reg[1]/C
                         clock pessimism              0.509    -0.285    
                         clock uncertainty            0.084    -0.202    
    SLICE_X84Y98         FDCE (Remov_fdce_C_CLR)     -0.067    -0.269    u_jtag_top/u_jtag_dm/sbaddress0_reg[1]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                           0.330    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.598ns  (arrival time - required time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/sbaddress0_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.209ns (23.408%)  route 0.684ns (76.592%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.601    -0.563    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X88Y106        FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.399 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           0.344    -0.056    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X84Y102        LUT1 (Prop_lut1_I0_O)        0.045    -0.011 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/state[2]_i_2__0/O
                         net (fo=534, routed)         0.340     0.330    u_jtag_top/u_jtag_dm/ack_reg_0
    SLICE_X84Y98         FDCE                                         f  u_jtag_top/u_jtag_dm/sbaddress0_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.879    -0.794    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X84Y98         FDCE                                         r  u_jtag_top/u_jtag_dm/sbaddress0_reg[2]/C
                         clock pessimism              0.509    -0.285    
                         clock uncertainty            0.084    -0.202    
    SLICE_X84Y98         FDCE (Remov_fdce_C_CLR)     -0.067    -0.269    u_jtag_top/u_jtag_dm/sbaddress0_reg[2]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                           0.330    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.598ns  (arrival time - required time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/sbaddress0_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.209ns (23.408%)  route 0.684ns (76.592%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.601    -0.563    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X88Y106        FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.399 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           0.344    -0.056    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X84Y102        LUT1 (Prop_lut1_I0_O)        0.045    -0.011 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/state[2]_i_2__0/O
                         net (fo=534, routed)         0.340     0.330    u_jtag_top/u_jtag_dm/ack_reg_0
    SLICE_X84Y98         FDCE                                         f  u_jtag_top/u_jtag_dm/sbaddress0_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.879    -0.794    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X84Y98         FDCE                                         r  u_jtag_top/u_jtag_dm/sbaddress0_reg[3]/C
                         clock pessimism              0.509    -0.285    
                         clock uncertainty            0.084    -0.202    
    SLICE_X84Y98         FDCE (Remov_fdce_C_CLR)     -0.067    -0.269    u_jtag_top/u_jtag_dm/sbaddress0_reg[3]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                           0.330    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.209ns (22.018%)  route 0.740ns (77.982%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.601    -0.563    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X88Y106        FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.399 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           0.344    -0.056    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X84Y102        LUT1 (Prop_lut1_I0_O)        0.045    -0.011 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/state[2]_i_2__0/O
                         net (fo=534, routed)         0.397     0.386    u_jtag_top/u_jtag_dm/ack_reg_0
    SLICE_X83Y99         FDCE                                         f  u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.879    -0.794    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X83Y99         FDCE                                         r  u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[15]/C
                         clock pessimism              0.509    -0.285    
                         clock uncertainty            0.084    -0.202    
    SLICE_X83Y99         FDCE (Remov_fdce_C_CLR)     -0.092    -0.294    u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[15]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                           0.386    
  -------------------------------------------------------------------
                         slack                                  0.680    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        9.692ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.451ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.692ns  (required time - arrival time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_0/bit_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.715ns  (logic 0.642ns (6.609%)  route 9.073ns (93.391%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 18.589 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.716    -0.824    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X88Y106        FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.518    -0.306 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           1.765     1.459    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X71Y97         LUT2 (Prop_lut2_I1_O)        0.124     1.583 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/pc_prev[31]_i_2/O
                         net (fo=1272, routed)        7.307     8.891    uart_0/qout_r_reg[0]_0
    SLICE_X86Y88         FDCE                                         f  uart_0/bit_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.609    18.589    uart_0/clk_out1
    SLICE_X86Y88         FDCE                                         r  uart_0/bit_cnt_reg[0]/C
                         clock pessimism              0.480    19.069    
                         clock uncertainty           -0.082    18.988    
    SLICE_X86Y88         FDCE (Recov_fdce_C_CLR)     -0.405    18.583    uart_0/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         18.583    
                         arrival time                          -8.891    
  -------------------------------------------------------------------
                         slack                                  9.692    

Slack (MET) :             9.692ns  (required time - arrival time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_0/bit_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.715ns  (logic 0.642ns (6.609%)  route 9.073ns (93.391%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 18.589 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.716    -0.824    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X88Y106        FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.518    -0.306 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           1.765     1.459    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X71Y97         LUT2 (Prop_lut2_I1_O)        0.124     1.583 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/pc_prev[31]_i_2/O
                         net (fo=1272, routed)        7.307     8.891    uart_0/qout_r_reg[0]_0
    SLICE_X86Y88         FDCE                                         f  uart_0/bit_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.609    18.589    uart_0/clk_out1
    SLICE_X86Y88         FDCE                                         r  uart_0/bit_cnt_reg[1]/C
                         clock pessimism              0.480    19.069    
                         clock uncertainty           -0.082    18.988    
    SLICE_X86Y88         FDCE (Recov_fdce_C_CLR)     -0.405    18.583    uart_0/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         18.583    
                         arrival time                          -8.891    
  -------------------------------------------------------------------
                         slack                                  9.692    

Slack (MET) :             9.692ns  (required time - arrival time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_0/bit_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.715ns  (logic 0.642ns (6.609%)  route 9.073ns (93.391%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 18.589 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.716    -0.824    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X88Y106        FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.518    -0.306 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           1.765     1.459    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X71Y97         LUT2 (Prop_lut2_I1_O)        0.124     1.583 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/pc_prev[31]_i_2/O
                         net (fo=1272, routed)        7.307     8.891    uart_0/qout_r_reg[0]_0
    SLICE_X86Y88         FDCE                                         f  uart_0/bit_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.609    18.589    uart_0/clk_out1
    SLICE_X86Y88         FDCE                                         r  uart_0/bit_cnt_reg[2]/C
                         clock pessimism              0.480    19.069    
                         clock uncertainty           -0.082    18.988    
    SLICE_X86Y88         FDCE (Recov_fdce_C_CLR)     -0.405    18.583    uart_0/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         18.583    
                         arrival time                          -8.891    
  -------------------------------------------------------------------
                         slack                                  9.692    

Slack (MET) :             9.692ns  (required time - arrival time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_0/bit_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.715ns  (logic 0.642ns (6.609%)  route 9.073ns (93.391%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.411ns = ( 18.589 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.716    -0.824    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X88Y106        FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.518    -0.306 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           1.765     1.459    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X71Y97         LUT2 (Prop_lut2_I1_O)        0.124     1.583 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/pc_prev[31]_i_2/O
                         net (fo=1272, routed)        7.307     8.891    uart_0/qout_r_reg[0]_0
    SLICE_X86Y88         FDCE                                         f  uart_0/bit_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.609    18.589    uart_0/clk_out1
    SLICE_X86Y88         FDCE                                         r  uart_0/bit_cnt_reg[3]/C
                         clock pessimism              0.480    19.069    
                         clock uncertainty           -0.082    18.988    
    SLICE_X86Y88         FDCE (Recov_fdce_C_CLR)     -0.405    18.583    uart_0/bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         18.583    
                         arrival time                          -8.891    
  -------------------------------------------------------------------
                         slack                                  9.692    

Slack (MET) :             9.801ns  (required time - arrival time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_0/state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.692ns  (logic 0.642ns (6.624%)  route 9.050ns (93.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 18.590 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.716    -0.824    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X88Y106        FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.518    -0.306 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           1.765     1.459    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X71Y97         LUT2 (Prop_lut2_I1_O)        0.124     1.583 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/pc_prev[31]_i_2/O
                         net (fo=1272, routed)        7.285     8.868    uart_0/qout_r_reg[0]_0
    SLICE_X88Y89         FDCE                                         f  uart_0/state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.610    18.590    uart_0/clk_out1
    SLICE_X88Y89         FDCE                                         r  uart_0/state_reg[2]/C
                         clock pessimism              0.480    19.070    
                         clock uncertainty           -0.082    18.989    
    SLICE_X88Y89         FDCE (Recov_fdce_C_CLR)     -0.319    18.670    uart_0/state_reg[2]
  -------------------------------------------------------------------
                         required time                         18.670    
                         arrival time                          -8.868    
  -------------------------------------------------------------------
                         slack                                  9.801    

Slack (MET) :             9.801ns  (required time - arrival time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_0/state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.692ns  (logic 0.642ns (6.624%)  route 9.050ns (93.376%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 18.590 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.716    -0.824    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X88Y106        FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.518    -0.306 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           1.765     1.459    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X71Y97         LUT2 (Prop_lut2_I1_O)        0.124     1.583 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/pc_prev[31]_i_2/O
                         net (fo=1272, routed)        7.285     8.868    uart_0/qout_r_reg[0]_0
    SLICE_X88Y89         FDCE                                         f  uart_0/state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.610    18.590    uart_0/clk_out1
    SLICE_X88Y89         FDCE                                         r  uart_0/state_reg[3]/C
                         clock pessimism              0.480    19.070    
                         clock uncertainty           -0.082    18.989    
    SLICE_X88Y89         FDCE (Recov_fdce_C_CLR)     -0.319    18.670    uart_0/state_reg[3]
  -------------------------------------------------------------------
                         required time                         18.670    
                         arrival time                          -8.868    
  -------------------------------------------------------------------
                         slack                                  9.801    

Slack (MET) :             9.836ns  (required time - arrival time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_0/tx_bit_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.571ns  (logic 0.642ns (6.707%)  route 8.929ns (93.293%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 18.590 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.716    -0.824    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X88Y106        FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.518    -0.306 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           1.765     1.459    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X71Y97         LUT2 (Prop_lut2_I1_O)        0.124     1.583 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/pc_prev[31]_i_2/O
                         net (fo=1272, routed)        7.164     8.747    uart_0/qout_r_reg[0]_0
    SLICE_X86Y89         FDCE                                         f  uart_0/tx_bit_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.610    18.590    uart_0/clk_out1
    SLICE_X86Y89         FDCE                                         r  uart_0/tx_bit_reg/C
                         clock pessimism              0.480    19.070    
                         clock uncertainty           -0.082    18.989    
    SLICE_X86Y89         FDCE (Recov_fdce_C_CLR)     -0.405    18.584    uart_0/tx_bit_reg
  -------------------------------------------------------------------
                         required time                         18.584    
                         arrival time                          -8.747    
  -------------------------------------------------------------------
                         slack                                  9.836    

Slack (MET) :             9.866ns  (required time - arrival time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_0/cycle_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.542ns  (logic 0.642ns (6.728%)  route 8.900ns (93.272%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 18.590 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.716    -0.824    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X88Y106        FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.518    -0.306 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           1.765     1.459    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X71Y97         LUT2 (Prop_lut2_I1_O)        0.124     1.583 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/pc_prev[31]_i_2/O
                         net (fo=1272, routed)        7.134     8.718    uart_0/qout_r_reg[0]_0
    SLICE_X89Y90         FDCE                                         f  uart_0/cycle_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.610    18.590    uart_0/clk_out1
    SLICE_X89Y90         FDCE                                         r  uart_0/cycle_cnt_reg[0]/C
                         clock pessimism              0.480    19.070    
                         clock uncertainty           -0.082    18.989    
    SLICE_X89Y90         FDCE (Recov_fdce_C_CLR)     -0.405    18.584    uart_0/cycle_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         18.584    
                         arrival time                          -8.718    
  -------------------------------------------------------------------
                         slack                                  9.866    

Slack (MET) :             9.866ns  (required time - arrival time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_0/cycle_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.542ns  (logic 0.642ns (6.728%)  route 8.900ns (93.272%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 18.590 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.716    -0.824    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X88Y106        FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.518    -0.306 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           1.765     1.459    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X71Y97         LUT2 (Prop_lut2_I1_O)        0.124     1.583 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/pc_prev[31]_i_2/O
                         net (fo=1272, routed)        7.134     8.718    uart_0/qout_r_reg[0]_0
    SLICE_X89Y90         FDCE                                         f  uart_0/cycle_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.610    18.590    uart_0/clk_out1
    SLICE_X89Y90         FDCE                                         r  uart_0/cycle_cnt_reg[4]/C
                         clock pessimism              0.480    19.070    
                         clock uncertainty           -0.082    18.989    
    SLICE_X89Y90         FDCE (Recov_fdce_C_CLR)     -0.405    18.584    uart_0/cycle_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         18.584    
                         arrival time                          -8.718    
  -------------------------------------------------------------------
                         slack                                  9.866    

Slack (MET) :             9.887ns  (required time - arrival time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_0/state_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.567ns  (logic 0.642ns (6.711%)  route 8.925ns (93.289%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 18.590 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.824ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.716    -0.824    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X88Y106        FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.518    -0.306 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           1.765     1.459    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X71Y97         LUT2 (Prop_lut2_I1_O)        0.124     1.583 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/pc_prev[31]_i_2/O
                         net (fo=1272, routed)        7.160     8.743    uart_0/qout_r_reg[0]_0
    SLICE_X87Y89         FDPE                                         f  uart_0/state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    20.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        1.610    18.590    uart_0/clk_out1
    SLICE_X87Y89         FDPE                                         r  uart_0/state_reg[0]/C
                         clock pessimism              0.480    19.070    
                         clock uncertainty           -0.082    18.989    
    SLICE_X87Y89         FDPE (Recov_fdpe_C_PRE)     -0.359    18.630    uart_0/state_reg[0]
  -------------------------------------------------------------------
                         required time                         18.630    
                         arrival time                          -8.743    
  -------------------------------------------------------------------
                         slack                                  9.887    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/dm_reset_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rst_ctrl/jtag_rst_r_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.164ns (40.857%)  route 0.237ns (59.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.600    -0.564    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X84Y105        FDCE                                         r  u_jtag_top/u_jtag_dm/dm_reset_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y105        FDCE (Prop_fdce_C_Q)         0.164    -0.400 f  u_jtag_top/u_jtag_dm/dm_reset_req_reg/Q
                         net (fo=2, routed)           0.237    -0.163    u_rst_ctrl/rst_jtag_i
    SLICE_X84Y102        FDCE                                         f  u_rst_ctrl/jtag_rst_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.873    -0.800    u_rst_ctrl/clk
    SLICE_X84Y102        FDCE                                         r  u_rst_ctrl/jtag_rst_r_reg/C
                         clock pessimism              0.253    -0.547    
    SLICE_X84Y102        FDCE (Remov_fdce_C_CLR)     -0.067    -0.614    u_rst_ctrl/jtag_rst_r_reg
  -------------------------------------------------------------------
                         required time                          0.614    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/sbaddress0_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.209ns (23.540%)  route 0.679ns (76.460%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.601    -0.563    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X88Y106        FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.399 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           0.344    -0.056    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X84Y102        LUT1 (Prop_lut1_I0_O)        0.045    -0.011 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/state[2]_i_2__0/O
                         net (fo=534, routed)         0.335     0.325    u_jtag_top/u_jtag_dm/ack_reg_0
    SLICE_X84Y99         FDCE                                         f  u_jtag_top/u_jtag_dm/sbaddress0_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.879    -0.794    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X84Y99         FDCE                                         r  u_jtag_top/u_jtag_dm/sbaddress0_reg[12]/C
                         clock pessimism              0.509    -0.285    
    SLICE_X84Y99         FDCE (Remov_fdce_C_CLR)     -0.067    -0.352    u_jtag_top/u_jtag_dm/sbaddress0_reg[12]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                           0.325    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/sbaddress0_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.209ns (23.540%)  route 0.679ns (76.460%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.601    -0.563    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X88Y106        FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.399 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           0.344    -0.056    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X84Y102        LUT1 (Prop_lut1_I0_O)        0.045    -0.011 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/state[2]_i_2__0/O
                         net (fo=534, routed)         0.335     0.325    u_jtag_top/u_jtag_dm/ack_reg_0
    SLICE_X84Y99         FDCE                                         f  u_jtag_top/u_jtag_dm/sbaddress0_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.879    -0.794    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X84Y99         FDCE                                         r  u_jtag_top/u_jtag_dm/sbaddress0_reg[4]/C
                         clock pessimism              0.509    -0.285    
    SLICE_X84Y99         FDCE (Remov_fdce_C_CLR)     -0.067    -0.352    u_jtag_top/u_jtag_dm/sbaddress0_reg[4]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                           0.325    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/sbaddress0_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.209ns (23.540%)  route 0.679ns (76.460%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.601    -0.563    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X88Y106        FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.399 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           0.344    -0.056    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X84Y102        LUT1 (Prop_lut1_I0_O)        0.045    -0.011 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/state[2]_i_2__0/O
                         net (fo=534, routed)         0.335     0.325    u_jtag_top/u_jtag_dm/ack_reg_0
    SLICE_X84Y99         FDCE                                         f  u_jtag_top/u_jtag_dm/sbaddress0_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.879    -0.794    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X84Y99         FDCE                                         r  u_jtag_top/u_jtag_dm/sbaddress0_reg[6]/C
                         clock pessimism              0.509    -0.285    
    SLICE_X84Y99         FDCE (Remov_fdce_C_CLR)     -0.067    -0.352    u_jtag_top/u_jtag_dm/sbaddress0_reg[6]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                           0.325    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/sbaddress0_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.209ns (23.540%)  route 0.679ns (76.460%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.601    -0.563    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X88Y106        FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.399 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           0.344    -0.056    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X84Y102        LUT1 (Prop_lut1_I0_O)        0.045    -0.011 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/state[2]_i_2__0/O
                         net (fo=534, routed)         0.335     0.325    u_jtag_top/u_jtag_dm/ack_reg_0
    SLICE_X84Y99         FDCE                                         f  u_jtag_top/u_jtag_dm/sbaddress0_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.879    -0.794    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X84Y99         FDCE                                         r  u_jtag_top/u_jtag_dm/sbaddress0_reg[7]/C
                         clock pessimism              0.509    -0.285    
    SLICE_X84Y99         FDCE (Remov_fdce_C_CLR)     -0.067    -0.352    u_jtag_top/u_jtag_dm/sbaddress0_reg[7]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                           0.325    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/sbaddress0_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.209ns (23.408%)  route 0.684ns (76.592%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.601    -0.563    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X88Y106        FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.399 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           0.344    -0.056    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X84Y102        LUT1 (Prop_lut1_I0_O)        0.045    -0.011 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/state[2]_i_2__0/O
                         net (fo=534, routed)         0.340     0.330    u_jtag_top/u_jtag_dm/ack_reg_0
    SLICE_X84Y98         FDCE                                         f  u_jtag_top/u_jtag_dm/sbaddress0_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.879    -0.794    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X84Y98         FDCE                                         r  u_jtag_top/u_jtag_dm/sbaddress0_reg[0]/C
                         clock pessimism              0.509    -0.285    
    SLICE_X84Y98         FDCE (Remov_fdce_C_CLR)     -0.067    -0.352    u_jtag_top/u_jtag_dm/sbaddress0_reg[0]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                           0.330    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/sbaddress0_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.209ns (23.408%)  route 0.684ns (76.592%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.601    -0.563    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X88Y106        FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.399 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           0.344    -0.056    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X84Y102        LUT1 (Prop_lut1_I0_O)        0.045    -0.011 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/state[2]_i_2__0/O
                         net (fo=534, routed)         0.340     0.330    u_jtag_top/u_jtag_dm/ack_reg_0
    SLICE_X84Y98         FDCE                                         f  u_jtag_top/u_jtag_dm/sbaddress0_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.879    -0.794    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X84Y98         FDCE                                         r  u_jtag_top/u_jtag_dm/sbaddress0_reg[1]/C
                         clock pessimism              0.509    -0.285    
    SLICE_X84Y98         FDCE (Remov_fdce_C_CLR)     -0.067    -0.352    u_jtag_top/u_jtag_dm/sbaddress0_reg[1]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                           0.330    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/sbaddress0_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.209ns (23.408%)  route 0.684ns (76.592%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.601    -0.563    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X88Y106        FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.399 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           0.344    -0.056    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X84Y102        LUT1 (Prop_lut1_I0_O)        0.045    -0.011 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/state[2]_i_2__0/O
                         net (fo=534, routed)         0.340     0.330    u_jtag_top/u_jtag_dm/ack_reg_0
    SLICE_X84Y98         FDCE                                         f  u_jtag_top/u_jtag_dm/sbaddress0_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.879    -0.794    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X84Y98         FDCE                                         r  u_jtag_top/u_jtag_dm/sbaddress0_reg[2]/C
                         clock pessimism              0.509    -0.285    
    SLICE_X84Y98         FDCE (Remov_fdce_C_CLR)     -0.067    -0.352    u_jtag_top/u_jtag_dm/sbaddress0_reg[2]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                           0.330    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/sbaddress0_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.893ns  (logic 0.209ns (23.408%)  route 0.684ns (76.592%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.601    -0.563    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X88Y106        FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.399 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           0.344    -0.056    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X84Y102        LUT1 (Prop_lut1_I0_O)        0.045    -0.011 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/state[2]_i_2__0/O
                         net (fo=534, routed)         0.340     0.330    u_jtag_top/u_jtag_dm/ack_reg_0
    SLICE_X84Y98         FDCE                                         f  u_jtag_top/u_jtag_dm/sbaddress0_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.879    -0.794    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X84Y98         FDCE                                         r  u_jtag_top/u_jtag_dm/sbaddress0_reg[3]/C
                         clock pessimism              0.509    -0.285    
    SLICE_X84Y98         FDCE (Remov_fdce_C_CLR)     -0.067    -0.352    u_jtag_top/u_jtag_dm/sbaddress0_reg[3]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                           0.330    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.763ns  (arrival time - required time)
  Source:                 u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.209ns (22.018%)  route 0.740ns (77.982%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.601    -0.563    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/clk
    SLICE_X88Y106        FDCE                                         r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y106        FDCE (Prop_fdce_C_Q)         0.164    -0.399 r  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]/Q
                         net (fo=7, routed)           0.344    -0.056    u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r_reg[0]_0
    SLICE_X84Y102        LUT1 (Prop_lut1_I0_O)        0.045    -0.011 f  u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/state[2]_i_2__0/O
                         net (fo=534, routed)         0.397     0.386    u_jtag_top/u_jtag_dm/ack_reg_0
    SLICE_X83Y99         FDCE                                         f  u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    clk_100M_to_50M/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_100M_to_50M/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_100M_to_50M/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_100M_to_50M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_100M_to_50M/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_100M_to_50M/inst/clkout1_buf/O
                         net (fo=2702, routed)        0.879    -0.794    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X83Y99         FDCE                                         r  u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[15]/C
                         clock pessimism              0.509    -0.285    
    SLICE_X83Y99         FDCE (Remov_fdce_C_CLR)     -0.092    -0.377    u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[15]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                           0.386    
  -------------------------------------------------------------------
                         slack                                  0.763    





