0.7
2020.2
May 22 2025
00:13:55
C:/repos/fpga_dsp/vivado/basic lowpass/fir/MyStuff/fir.sv,1756072116,systemVerilog,,,,fir,,uvm,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/repos/fpga_dsp/vivado/basic lowpass/fir/MyStuff/fir_tb.sv,1756127890,systemVerilog,,,,fir_tb,,uvm,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/repos/fpga_dsp/vivado/basic lowpass/fir/MyStuff/fir_transposed.sv,1756124924,systemVerilog,,C:/repos/fpga_dsp/vivado/basic lowpass/fir/MyStuff/fir_tb.sv,,fir_transposed,,uvm,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/repos/fpga_dsp/vivado/basic lowpass/fir/fir.gen/sources_1/ip/cordic_0/sim/cordic_0.vhd,1756070761,vhdl,,,,cordic_0,,,,,,,,
C:/repos/fpga_dsp/vivado/basic lowpass/fir/fir.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,uvm,,,,,,
