Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.30 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.30 secs
 
--> Reading design: Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top"
Output Format                      : NGC
Target Device                      : xc7k160t-1-ffg676

---- Source Options
Top Module Name                    : Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "\\mac\sharefiles\Projects\Verilog\myRevCounter\MyMC14495.vf" into library work
Parsing module <MyMC14495>.
Analyzing Verilog file "\\mac\sharefiles\Projects\Verilog\myRevCounter\dispsync.v" into library work
Parsing module <dispsync>.
Analyzing Verilog file "\\mac\sharefiles\Projects\Verilog\myRevCounter\clkdiv.v" into library work
Parsing module <clkdiv>.
Analyzing Verilog file "\\mac\sharefiles\Projects\Verilog\myRevCounter\RevCounter.v" into library work
Parsing module <RevCounter>.
Analyzing Verilog file "\\mac\sharefiles\Projects\Verilog\myRevCounter\disp_num.vf" into library work
Parsing module <disp_num>.
Analyzing Verilog file "\\mac\sharefiles\Projects\Verilog\myRevCounter\clk_100ms.v" into library work
Parsing module <clk_100ms>.
Analyzing Verilog file "\\mac\sharefiles\Projects\Verilog\myRevCounter\Top.v" into library work
Parsing module <Top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Top>.

Elaborating module <RevCounter>.
WARNING:HDLCompiler:413 - "\\mac\sharefiles\Projects\Verilog\myRevCounter\RevCounter.v" Line 28: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "\\mac\sharefiles\Projects\Verilog\myRevCounter\RevCounter.v" Line 31: Result of 32-bit expression is truncated to fit in 16-bit target.

Elaborating module <clk_100ms>.

Elaborating module <disp_num>.

Elaborating module <clkdiv>.

Elaborating module <MyMC14495>.

Elaborating module <AND4>.

Elaborating module <AND3>.

Elaborating module <AND2>.

Elaborating module <INV>.

Elaborating module <OR3>.

Elaborating module <OR4>.

Elaborating module <OR2>.

Elaborating module <dispsync>.
WARNING:HDLCompiler:189 - "\\mac\sharefiles\Projects\Verilog\myRevCounter\Top.v" Line 35: Size mismatch in connection of port <rst>. Formal port size is 1-bit while actual signal size is 32-bit.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Top>.
    Related source file is "\\mac\sharefiles\Projects\Verilog\myRevCounter\Top.v".
    Summary:
	no macro.
Unit <Top> synthesized.

Synthesizing Unit <RevCounter>.
    Related source file is "\\mac\sharefiles\Projects\Verilog\myRevCounter\RevCounter.v".
    Found 16-bit register for signal <cnt>.
    Found 16-bit adder for signal <cnt[15]_GND_2_o_add_3_OUT> created at line 28.
    Found 16-bit subtractor for signal <GND_2_o_GND_2_o_sub_5_OUT<15:0>> created at line 31.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
Unit <RevCounter> synthesized.

Synthesizing Unit <clk_100ms>.
    Related source file is "\\mac\sharefiles\Projects\Verilog\myRevCounter\clk_100ms.v".
    Found 1-bit register for signal <clk_1s>.
    Found 32-bit register for signal <cnt>.
    Found 32-bit adder for signal <cnt[31]_GND_3_o_add_2_OUT> created at line 27.
    Found 32-bit comparator greater for signal <cnt[31]_GND_3_o_LessThan_2_o> created at line 26
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <clk_100ms> synthesized.

Synthesizing Unit <disp_num>.
    Related source file is "\\mac\sharefiles\Projects\Verilog\myRevCounter\disp_num.vf".
    Summary:
	no macro.
Unit <disp_num> synthesized.

Synthesizing Unit <clkdiv>.
    Related source file is "\\mac\sharefiles\Projects\Verilog\myRevCounter\clkdiv.v".
    Found 32-bit register for signal <clkdiv>.
    Found 32-bit adder for signal <clkdiv[31]_GND_5_o_add_0_OUT> created at line 28.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <clkdiv> synthesized.

Synthesizing Unit <MyMC14495>.
    Related source file is "\\mac\sharefiles\Projects\Verilog\myRevCounter\MyMC14495.vf".
    Summary:
	no macro.
Unit <MyMC14495> synthesized.

Synthesizing Unit <dispsync>.
    Related source file is "\\mac\sharefiles\Projects\Verilog\myRevCounter\dispsync.v".
    Found 4x4-bit Read Only RAM for signal <AN>
    Found 4-bit 4-to-1 multiplexer for signal <Hex> created at line 31.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Multiplexer(s).
Unit <dispsync> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 3
 16-bit addsub                                         : 1
 32-bit adder                                          : 2
# Registers                                            : 4
 1-bit register                                        : 1
 16-bit register                                       : 1
 32-bit register                                       : 2
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <RevCounter>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <RevCounter> synthesized (advanced).

Synthesizing (advanced) Unit <clk_100ms>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <clk_100ms> synthesized (advanced).

Synthesizing (advanced) Unit <clkdiv>.
The following registers are absorbed into counter <clkdiv>: 1 register on signal <clkdiv>.
Unit <clkdiv> synthesized (advanced).

Synthesizing (advanced) Unit <dispsync>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_AN> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Scan>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <AN>            |          |
    -----------------------------------------------------------------------
Unit <dispsync> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Counters                                             : 3
 16-bit updown counter                                 : 1
 32-bit up counter                                     : 2
# Registers                                            : 1
 Flip-Flops                                            : 1
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <disp_num0/XLXI_1/clkdiv_19> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <disp_num0/XLXI_1/clkdiv_20> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <disp_num0/XLXI_1/clkdiv_21> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <disp_num0/XLXI_1/clkdiv_22> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <disp_num0/XLXI_1/clkdiv_23> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <disp_num0/XLXI_1/clkdiv_24> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <disp_num0/XLXI_1/clkdiv_25> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <disp_num0/XLXI_1/clkdiv_26> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <disp_num0/XLXI_1/clkdiv_27> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <disp_num0/XLXI_1/clkdiv_28> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <disp_num0/XLXI_1/clkdiv_29> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <disp_num0/XLXI_1/clkdiv_30> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <disp_num0/XLXI_1/clkdiv_31> of sequential type is unconnected in block <Top>.

Optimizing unit <MyMC14495> ...

Optimizing unit <Top> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 68
 Flip-Flops                                            : 68

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 274
#      AND2                        : 1
#      AND3                        : 11
#      AND4                        : 9
#      GND                         : 1
#      INV                         : 9
#      LUT1                        : 49
#      LUT2                        : 21
#      LUT4                        : 2
#      LUT5                        : 10
#      LUT6                        : 9
#      MUXCY                       : 70
#      OR2                         : 7
#      OR3                         : 3
#      OR4                         : 4
#      VCC                         : 1
#      XORCY                       : 67
# FlipFlops/Latches                : 68
#      FD                          : 36
#      FDR                         : 32
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 14
#      IBUF                        : 1
#      OBUF                        : 13

Device utilization summary:
---------------------------

Selected Device : 7k160tffg676-1 


Slice Logic Utilization: 
 Number of Slice Registers:              68  out of  202800     0%  
 Number of Slice LUTs:                  100  out of  101400     0%  
    Number used as Logic:               100  out of  101400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    100
   Number with an unused Flip Flop:      32  out of    100    32%  
   Number with an unused LUT:             0  out of    100     0%  
   Number of fully used LUT-FF pairs:    68  out of    100    68%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of    400     3%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
m1/clk_1s                          | NONE(m0/cnt_0)         | 16    |
clk                                | BUFGP                  | 52    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 2.506ns (Maximum Frequency: 399.082MHz)
   Minimum input arrival time before clock: 1.540ns
   Maximum output required time after clock: 4.812ns
   Maximum combinational path delay: 2.074ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'm1/clk_1s'
  Clock period: 1.672ns (frequency: 598.086MHz)
  Total number of paths / destination ports: 256 / 16
-------------------------------------------------------------------------
Delay:               1.672ns (Levels of Logic = 17)
  Source:            m0/cnt_0 (FF)
  Destination:       m0/cnt_15 (FF)
  Source Clock:      m1/clk_1s rising
  Destination Clock: m1/clk_1s rising

  Data Path: m0/cnt_0 to m0/cnt_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.282   0.505  m0/cnt_0 (m0/cnt_0)
     LUT2:I0->O            1   0.053   0.000  m0/Mcount_cnt_lut<0> (m0/Mcount_cnt_lut<0>)
     MUXCY:S->O            1   0.291   0.000  m0/Mcount_cnt_cy<0> (m0/Mcount_cnt_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  m0/Mcount_cnt_cy<1> (m0/Mcount_cnt_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  m0/Mcount_cnt_cy<2> (m0/Mcount_cnt_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  m0/Mcount_cnt_cy<3> (m0/Mcount_cnt_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  m0/Mcount_cnt_cy<4> (m0/Mcount_cnt_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  m0/Mcount_cnt_cy<5> (m0/Mcount_cnt_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  m0/Mcount_cnt_cy<6> (m0/Mcount_cnt_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  m0/Mcount_cnt_cy<7> (m0/Mcount_cnt_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  m0/Mcount_cnt_cy<8> (m0/Mcount_cnt_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  m0/Mcount_cnt_cy<9> (m0/Mcount_cnt_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  m0/Mcount_cnt_cy<10> (m0/Mcount_cnt_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  m0/Mcount_cnt_cy<11> (m0/Mcount_cnt_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  m0/Mcount_cnt_cy<12> (m0/Mcount_cnt_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  m0/Mcount_cnt_cy<13> (m0/Mcount_cnt_cy<13>)
     MUXCY:CI->O           0   0.015   0.000  m0/Mcount_cnt_cy<14> (m0/Mcount_cnt_cy<14>)
     XORCY:CI->O           1   0.320   0.000  m0/Mcount_cnt_xor<15> (Result<15>)
     FD:D                      0.011          m0/cnt_15
    ----------------------------------------
    Total                      1.672ns (1.167ns logic, 0.505ns route)
                                       (69.8% logic, 30.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.506ns (frequency: 399.082MHz)
  Total number of paths / destination ports: 2369 / 84
-------------------------------------------------------------------------
Delay:               2.506ns (Levels of Logic = 7)
  Source:            m1/cnt_7 (FF)
  Destination:       m1/cnt_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: m1/cnt_7 to m1/cnt_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.282   0.739  m1/cnt_7 (m1/cnt_7)
     LUT5:I0->O            1   0.053   0.000  m1/Mcompar_cnt[31]_GND_3_o_LessThan_2_o_lut<0> (m1/Mcompar_cnt[31]_GND_3_o_LessThan_2_o_lut<0>)
     MUXCY:S->O            1   0.291   0.000  m1/Mcompar_cnt[31]_GND_3_o_LessThan_2_o_cy<0> (m1/Mcompar_cnt[31]_GND_3_o_LessThan_2_o_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  m1/Mcompar_cnt[31]_GND_3_o_LessThan_2_o_cy<1> (m1/Mcompar_cnt[31]_GND_3_o_LessThan_2_o_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  m1/Mcompar_cnt[31]_GND_3_o_LessThan_2_o_cy<2> (m1/Mcompar_cnt[31]_GND_3_o_LessThan_2_o_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  m1/Mcompar_cnt[31]_GND_3_o_LessThan_2_o_cy<3> (m1/Mcompar_cnt[31]_GND_3_o_LessThan_2_o_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  m1/Mcompar_cnt[31]_GND_3_o_LessThan_2_o_cy<4> (m1/Mcompar_cnt[31]_GND_3_o_LessThan_2_o_cy<4>)
     MUXCY:CI->O          33   0.204   0.552  m1/Mcompar_cnt[31]_GND_3_o_LessThan_2_o_cy<5> (m1/Mcompar_cnt[31]_GND_3_o_LessThan_2_o_cy<5>)
     FDR:R                     0.325          m1/cnt_0
    ----------------------------------------
    Total                      2.506ns (1.215ns logic, 1.291ns route)
                                       (48.5% logic, 51.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm1/clk_1s'
  Total number of paths / destination ports: 152 / 16
-------------------------------------------------------------------------
Offset:              1.540ns (Levels of Logic = 18)
  Source:            SW (PAD)
  Destination:       m0/cnt_15 (FF)
  Destination Clock: m1/clk_1s rising

  Data Path: SW to m0/cnt_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            19   0.000   0.518  SW_IBUF (SW_IBUF)
     INV:I->O              1   0.067   0.399  SW_inv2_INV_0 (SW_inv)
     MUXCY:CI->O           1   0.015   0.000  m0/Mcount_cnt_cy<0> (m0/Mcount_cnt_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  m0/Mcount_cnt_cy<1> (m0/Mcount_cnt_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  m0/Mcount_cnt_cy<2> (m0/Mcount_cnt_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  m0/Mcount_cnt_cy<3> (m0/Mcount_cnt_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  m0/Mcount_cnt_cy<4> (m0/Mcount_cnt_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  m0/Mcount_cnt_cy<5> (m0/Mcount_cnt_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  m0/Mcount_cnt_cy<6> (m0/Mcount_cnt_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  m0/Mcount_cnt_cy<7> (m0/Mcount_cnt_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  m0/Mcount_cnt_cy<8> (m0/Mcount_cnt_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  m0/Mcount_cnt_cy<9> (m0/Mcount_cnt_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  m0/Mcount_cnt_cy<10> (m0/Mcount_cnt_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  m0/Mcount_cnt_cy<11> (m0/Mcount_cnt_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  m0/Mcount_cnt_cy<12> (m0/Mcount_cnt_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  m0/Mcount_cnt_cy<13> (m0/Mcount_cnt_cy<13>)
     MUXCY:CI->O           0   0.015   0.000  m0/Mcount_cnt_cy<14> (m0/Mcount_cnt_cy<14>)
     XORCY:CI->O           1   0.320   0.000  m0/Mcount_cnt_xor<15> (Result<15>)
     FD:D                      0.011          m0/cnt_15
    ----------------------------------------
    Total                      1.540ns (0.623ns logic, 0.917ns route)
                                       (40.5% logic, 59.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 180 / 11
-------------------------------------------------------------------------
Offset:              4.812ns (Levels of Logic = 6)
  Source:            disp_num0/XLXI_1/clkdiv_17 (FF)
  Destination:       SEGMENT<5> (PAD)
  Source Clock:      clk rising

  Data Path: disp_num0/XLXI_1/clkdiv_17 to SEGMENT<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               9   0.282   0.792  disp_num0/XLXI_1/clkdiv_17 (disp_num0/XLXI_1/clkdiv_17)
     LUT6:I0->O           11   0.053   0.465  disp_num0/XLXI_3/Mmux_Hex21 (disp_num0/Hex<1>)
     INV:I->O              8   0.393   0.771  disp_num0/XLXI_2/XLXI_3 (disp_num0/XLXI_2/XLXN_59)
     AND4:I1->O            2   0.067   0.608  disp_num0/XLXI_2/AD18 (disp_num0/XLXI_2/XLXN_12)
     OR4:I3->O             1   0.190   0.725  disp_num0/XLXI_2/XLXI_29 (disp_num0/XLXI_2/XLXN_43)
     OR2:I1->O             1   0.067   0.399  disp_num0/XLXI_2/XLXI_35 (SEGMENT_5_OBUF)
     OBUF:I->O                 0.000          SEGMENT_5_OBUF (SEGMENT<5>)
    ----------------------------------------
    Total                      4.812ns (1.052ns logic, 3.760ns route)
                                       (21.9% logic, 78.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'm1/clk_1s'
  Total number of paths / destination ports: 376 / 8
-------------------------------------------------------------------------
Offset:              4.675ns (Levels of Logic = 6)
  Source:            m0/cnt_5 (FF)
  Destination:       SEGMENT<5> (PAD)
  Source Clock:      m1/clk_1s rising

  Data Path: m0/cnt_5 to SEGMENT<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.282   0.655  m0/cnt_5 (m0/cnt_5)
     LUT6:I2->O           11   0.053   0.465  disp_num0/XLXI_3/Mmux_Hex21 (disp_num0/Hex<1>)
     INV:I->O              8   0.393   0.771  disp_num0/XLXI_2/XLXI_3 (disp_num0/XLXI_2/XLXN_59)
     AND4:I1->O            2   0.067   0.608  disp_num0/XLXI_2/AD18 (disp_num0/XLXI_2/XLXN_12)
     OR4:I3->O             1   0.190   0.725  disp_num0/XLXI_2/XLXI_29 (disp_num0/XLXI_2/XLXN_43)
     OR2:I1->O             1   0.067   0.399  disp_num0/XLXI_2/XLXI_35 (SEGMENT_5_OBUF)
     OBUF:I->O                 0.000          SEGMENT_5_OBUF (SEGMENT<5>)
    ----------------------------------------
    Total                      4.675ns (1.052ns logic, 3.623ns route)
                                       (22.5% logic, 77.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Delay:               2.074ns (Levels of Logic = 4)
  Source:            SW (PAD)
  Destination:       LED (PAD)

  Data Path: SW to LED
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            19   0.000   0.844  SW_IBUF (SW_IBUF)
     LUT6:I1->O            1   0.053   0.725  m0/Rc3 (m0/Rc2)
     LUT6:I1->O            1   0.053   0.399  m0/Rc7 (LED_OBUF)
     OBUF:I->O                 0.000          LED_OBUF (LED)
    ----------------------------------------
    Total                      2.074ns (0.106ns logic, 1.968ns route)
                                       (5.1% logic, 94.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.506|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m1/clk_1s
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
m1/clk_1s      |    1.672|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 8.32 secs
 
--> 

Total memory usage is 4654656 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   16 (   0 filtered)
Number of infos    :    2 (   0 filtered)

