{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": [
    "import os\n",
    "os.environ[\"MANTLE\"] = \"lattice\"\n",
    "import silica as si\n",
    "import magma as m\n",
    "from silica import bits, add\n",
    "from magma.bit_vector import BitVector\n",
    "from magma.testing.coroutine import check\n",
    "\n",
    "\n",
    "@si.coroutine\n",
    "def Counter(width, init=0, incr=1):\n",
    "    value = bits(init, width)\n",
    "    while True:\n",
    "        O = value\n",
    "        value, cout = add(value, bits(incr, width), cout=True)\n",
    "        yield O, cout"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "import mantle lattice ice40\n",
      "import mantle lattice mantle40\n",
      "compiling Register2CE_0001\n",
      "compiling Or2\n",
      "compiling Or2x2\n",
      "compiling __silica_BufferCounter\n",
      "compiling And2\n",
      "compiling And2x2\n",
      "compiling Register4CE\n",
      "compiling Or2x4\n",
      "compiling And2x4\n",
      "compiling FullAdder\n",
      "compiling Add4Cout\n",
      "compiling Counter\n",
      "compiling main\n"
     ]
    }
   ],
   "source": [
    "from loam.boards.icestick import IceStick\n",
    "\n",
    "icestick = IceStick()\n",
    "icestick.Clock.on()\n",
    "for i in range(len(icestick.J1)):\n",
    "    icestick.J1[i].output().on()\n",
    "main = icestick.main()\n",
    "counter = si.compile(Counter(4))()\n",
    "m.wire(counter.O, main.J1[:4])\n",
    "wire(bits(0, 4), main.J1[4:])\n",
    "\n",
    "m.compile(\"build/silica_counter\", main)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |                                                                            |\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |                                                                            |\n",
      " |  Copyright (C) 2012 - 2016  Clifford Wolf <clifford@clifford.at>           |\n",
      " |                                                                            |\n",
      " |  Permission to use, copy, modify, and/or distribute this software for any  |\n",
      " |  purpose with or without fee is hereby granted, provided that the above    |\n",
      " |  copyright notice and this permission notice appear in all copies.         |\n",
      " |                                                                            |\n",
      " |  THE SOFTWARE IS PROVIDED \"AS IS\" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |\n",
      " |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |\n",
      " |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |\n",
      " |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |\n",
      " |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |\n",
      " |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |\n",
      " |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |\n",
      " |                                                                            |\n",
      " \\----------------------------------------------------------------------------/\n",
      "\n",
      " Yosys 0.7+     365 (git sha1 4f31cb6d, clang 9.0.0 -fPIC -Os)\n",
      "\n",
      "\n",
      "-- Parsing `build/silica_counter.v' using frontend `verilog' --\n",
      "\n",
      "1. Executing Verilog-2005 frontend.\n",
      "Parsing Verilog input from `build/silica_counter.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\Register2CE_0001'.\n",
      "Generating RTLIL representation for module `\\Or2'.\n",
      "Generating RTLIL representation for module `\\Or2x2'.\n",
      "Generating RTLIL representation for module `\\__silica_BufferCounter'.\n",
      "Generating RTLIL representation for module `\\And2'.\n",
      "Generating RTLIL representation for module `\\And2x2'.\n",
      "Generating RTLIL representation for module `\\Register4CE'.\n",
      "Generating RTLIL representation for module `\\Or2x4'.\n",
      "Generating RTLIL representation for module `\\And2x4'.\n",
      "Generating RTLIL representation for module `\\FullAdder'.\n",
      "Generating RTLIL representation for module `\\Add4Cout'.\n",
      "Generating RTLIL representation for module `\\Counter'.\n",
      "Generating RTLIL representation for module `\\main'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "-- Running command `synth_ice40 -top main -blif build/silica_counter.blif' --\n",
      "\n",
      "2. Executing SYNTH_ICE40 pass.\n",
      "\n",
      "2.1. Executing Verilog-2005 frontend.\n",
      "Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_sim.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\SB_IO'.\n",
      "Generating RTLIL representation for module `\\SB_GB_IO'.\n",
      "Generating RTLIL representation for module `\\SB_GB'.\n",
      "Generating RTLIL representation for module `\\SB_LUT4'.\n",
      "Generating RTLIL representation for module `\\SB_CARRY'.\n",
      "Generating RTLIL representation for module `\\SB_DFF'.\n",
      "Generating RTLIL representation for module `\\SB_DFFE'.\n",
      "Generating RTLIL representation for module `\\SB_DFFSR'.\n",
      "Generating RTLIL representation for module `\\SB_DFFR'.\n",
      "Generating RTLIL representation for module `\\SB_DFFSS'.\n",
      "Generating RTLIL representation for module `\\SB_DFFS'.\n",
      "Generating RTLIL representation for module `\\SB_DFFESR'.\n",
      "Generating RTLIL representation for module `\\SB_DFFER'.\n",
      "Generating RTLIL representation for module `\\SB_DFFESS'.\n",
      "Generating RTLIL representation for module `\\SB_DFFES'.\n",
      "Generating RTLIL representation for module `\\SB_DFFN'.\n",
      "Generating RTLIL representation for module `\\SB_DFFNE'.\n",
      "Generating RTLIL representation for module `\\SB_DFFNSR'.\n",
      "Generating RTLIL representation for module `\\SB_DFFNR'.\n",
      "Generating RTLIL representation for module `\\SB_DFFNSS'.\n",
      "Generating RTLIL representation for module `\\SB_DFFNS'.\n",
      "Generating RTLIL representation for module `\\SB_DFFNESR'.\n",
      "Generating RTLIL representation for module `\\SB_DFFNER'.\n",
      "Generating RTLIL representation for module `\\SB_DFFNESS'.\n",
      "Generating RTLIL representation for module `\\SB_DFFNES'.\n",
      "Generating RTLIL representation for module `\\SB_RAM40_4K'.\n",
      "Generating RTLIL representation for module `\\SB_RAM40_4KNR'.\n",
      "Generating RTLIL representation for module `\\SB_RAM40_4KNW'.\n",
      "Generating RTLIL representation for module `\\SB_RAM40_4KNRNW'.\n",
      "Generating RTLIL representation for module `\\ICESTORM_LC'.\n",
      "Generating RTLIL representation for module `\\SB_PLL40_CORE'.\n",
      "Generating RTLIL representation for module `\\SB_PLL40_PAD'.\n",
      "Generating RTLIL representation for module `\\SB_PLL40_2_PAD'.\n",
      "Generating RTLIL representation for module `\\SB_PLL40_2F_CORE'.\n",
      "Generating RTLIL representation for module `\\SB_PLL40_2F_PAD'.\n",
      "Generating RTLIL representation for module `\\SB_WARMBOOT'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.2. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.2.1. Analyzing design hierarchy..\n",
      "Top module:  \\main\n",
      "Used module:     \\Counter\n",
      "Used module:         \\Add4Cout\n",
      "Used module:             \\FullAdder\n",
      "Used module:         \\And2\n",
      "Used module:         \\Or2\n",
      "Used module:         \\And2x4\n",
      "Used module:         \\Or2x4\n",
      "Used module:         \\Register4CE\n",
      "Used module:         \\And2x2\n",
      "Used module:         \\__silica_BufferCounter\n",
      "Used module:         \\Or2x2\n",
      "Used module:         \\Register2CE_0001\n",
      "\n",
      "2.2.2. Analyzing design hierarchy..\n",
      "Top module:  \\main\n",
      "Used module:     \\Counter\n",
      "Used module:         \\Add4Cout\n",
      "Used module:             \\FullAdder\n",
      "Used module:         \\And2\n",
      "Used module:         \\Or2\n",
      "Used module:         \\And2x4\n",
      "Used module:         \\Or2x4\n",
      "Used module:         \\Register4CE\n",
      "Used module:         \\And2x2\n",
      "Used module:         \\__silica_BufferCounter\n",
      "Used module:         \\Or2x2\n",
      "Used module:         \\Register2CE_0001\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.3. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "2.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "2.3.3. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "2.3.4. Executing PROC_ARST pass (detect async resets in processes).\n",
      "\n",
      "2.3.5. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "\n",
      "2.3.6. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "2.3.7. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "\n",
      "2.3.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.4. Executing FLATTEN pass (flatten design).\n",
      "Mapping main.inst0 using Counter.\n",
      "Mapping main.inst0.inst15 using Add4Cout.\n",
      "Mapping main.inst0.inst4 using And2x2.\n",
      "Mapping main.inst0.inst3 using And2x2.\n",
      "Mapping main.inst0.inst1 using Or2x2.\n",
      "Mapping main.inst0.inst0 using Register2CE_0001.\n",
      "Mapping main.inst0.inst2 using __silica_BufferCounter.\n",
      "Mapping main.inst0.inst8 using And2x4.\n",
      "Mapping main.inst0.inst7 using And2x4.\n",
      "Mapping main.inst0.inst6 using Or2x4.\n",
      "Mapping main.inst0.inst5 using Register4CE.\n",
      "Mapping main.inst0.inst16 using Add4Cout.\n",
      "Mapping main.inst0.inst14 using And2.\n",
      "Mapping main.inst0.inst13 using And2.\n",
      "Mapping main.inst0.inst12 using Or2.\n",
      "Mapping main.inst0.inst11 using And2x4.\n",
      "Mapping main.inst0.inst10 using And2x4.\n",
      "Mapping main.inst0.inst9 using Or2x4.\n",
      "Mapping main.inst0.inst15.inst0 using FullAdder.\n",
      "Mapping main.inst0.inst15.inst1 using FullAdder.\n",
      "Mapping main.inst0.inst15.inst2 using FullAdder.\n",
      "Mapping main.inst0.inst15.inst3 using FullAdder.\n",
      "Mapping main.inst0.inst4.inst1 using And2.\n",
      "Mapping main.inst0.inst3.inst0 using And2.\n",
      "Mapping main.inst0.inst1.inst0 using Or2.\n",
      "Mapping main.inst0.inst3.inst1 using And2.\n",
      "Mapping main.inst0.inst1.inst1 using Or2.\n",
      "Mapping main.inst0.inst4.inst0 using And2.\n",
      "Mapping main.inst0.inst7.inst2 using And2.\n",
      "Mapping main.inst0.inst6.inst2 using Or2.\n",
      "Mapping main.inst0.inst8.inst1 using And2.\n",
      "Mapping main.inst0.inst7.inst1 using And2.\n",
      "Mapping main.inst0.inst6.inst1 using Or2.\n",
      "Mapping main.inst0.inst8.inst0 using And2.\n",
      "Mapping main.inst0.inst7.inst0 using And2.\n",
      "Mapping main.inst0.inst6.inst0 using Or2.\n",
      "Mapping main.inst0.inst16.inst0 using FullAdder.\n",
      "Mapping main.inst0.inst16.inst1 using FullAdder.\n",
      "Mapping main.inst0.inst16.inst2 using FullAdder.\n",
      "Mapping main.inst0.inst8.inst2 using And2.\n",
      "Mapping main.inst0.inst7.inst3 using And2.\n",
      "Mapping main.inst0.inst6.inst3 using Or2.\n",
      "Mapping main.inst0.inst16.inst3 using FullAdder.\n",
      "Mapping main.inst0.inst8.inst3 using And2.\n",
      "Mapping main.inst0.inst11.inst2 using And2.\n",
      "Mapping main.inst0.inst11.inst3 using And2.\n",
      "Mapping main.inst0.inst11.inst1 using And2.\n",
      "Mapping main.inst0.inst11.inst0 using And2.\n",
      "Mapping main.inst0.inst10.inst2 using And2.\n",
      "Mapping main.inst0.inst10.inst3 using And2.\n",
      "Mapping main.inst0.inst10.inst1 using And2.\n",
      "Mapping main.inst0.inst10.inst0 using And2.\n",
      "Mapping main.inst0.inst9.inst2 using Or2.\n",
      "Mapping main.inst0.inst9.inst3 using Or2.\n",
      "Mapping main.inst0.inst9.inst1 using Or2.\n",
      "Mapping main.inst0.inst9.inst0 using Or2.\n",
      "No more expansions possible.\n",
      "Deleting now unused module Counter.\n",
      "Deleting now unused module Add4Cout.\n",
      "Deleting now unused module FullAdder.\n",
      "Deleting now unused module And2x4.\n",
      "Deleting now unused module Or2x4.\n",
      "Deleting now unused module Register4CE.\n",
      "Deleting now unused module And2x2.\n",
      "Deleting now unused module And2.\n",
      "Deleting now unused module __silica_BufferCounter.\n",
      "Deleting now unused module Or2x2.\n",
      "Deleting now unused module Or2.\n",
      "Deleting now unused module Register2CE_0001.\n",
      "\n",
      "2.5. Executing TRIBUF pass.\n",
      "\n",
      "2.6. Executing DEMINOUT pass (demote inout ports to input or output).\n",
      "\n",
      "2.7. Executing SYNTH pass.\n",
      "\n",
      "2.7.1. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "2.7.1.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.7.1.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "2.7.1.3. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "2.7.1.4. Executing PROC_ARST pass (detect async resets in processes).\n",
      "\n",
      "2.7.1.5. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "\n",
      "2.7.1.6. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "2.7.1.7. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "\n",
      "2.7.1.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.7.2. Executing OPT_EXPR pass (perform const folding).\n",
      "\n",
      "2.7.3. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "  removing unused `\\SB_LUT4' cell `\\inst0.inst14.inst0'.\n",
      "  removing unused `\\SB_LUT4' cell `\\inst0.inst13.inst0'.\n",
      "  removing unused `\\SB_LUT4' cell `\\inst0.inst12.inst0'.\n",
      "  removing unused `\\SB_CARRY' cell `\\inst0.inst15.inst3.inst1'.\n",
      "  removing unused `\\SB_CARRY' cell `\\inst0.inst16.inst3.inst1'.\n",
      "  removing unused non-port wire \\inst0.inst16.inst3.I1.\n",
      "  removing unused non-port wire \\inst0.inst16.inst3.COUT.\n",
      "  removing unused non-port wire \\inst0.inst16.inst3.inst1_CO.\n",
      "  removing unused non-port wire \\inst0.inst16.inst2.I1.\n",
      "  removing unused non-port wire \\inst0.inst16.inst1.I1.\n",
      "  removing unused non-port wire \\inst0.inst16.inst0.I1.\n",
      "  removing unused non-port wire \\inst0.inst16.inst0.CIN.\n",
      "  removing unused non-port wire \\inst0.inst15.inst3.I0.\n",
      "  removing unused non-port wire \\inst0.inst15.inst3.I1.\n",
      "  removing unused non-port wire \\inst0.inst15.inst3.COUT.\n",
      "  removing unused non-port wire \\inst0.inst15.inst3.inst1_CO.\n",
      "  removing unused non-port wire \\inst0.inst15.inst2.I0.\n",
      "  removing unused non-port wire \\inst0.inst15.inst2.I1.\n",
      "  removing unused non-port wire \\inst0.inst15.inst1.I0.\n",
      "  removing unused non-port wire \\inst0.inst15.inst1.I1.\n",
      "  removing unused non-port wire \\inst0.inst15.inst0.I0.\n",
      "  removing unused non-port wire \\inst0.inst15.inst0.I1.\n",
      "  removing unused non-port wire \\inst0.inst15.inst0.CIN.\n",
      "  removing unused non-port wire \\inst0.inst10.I1.\n",
      "  removing unused non-port wire \\inst0.inst12.I.\n",
      "  removing unused non-port wire \\inst0.inst12.O.\n",
      "  removing unused non-port wire \\inst0.inst12.inst0_O.\n",
      "  removing unused non-port wire \\inst0.inst13.O.\n",
      "  removing unused non-port wire \\inst0.inst13.inst0_O.\n",
      "  removing unused non-port wire \\inst0.inst14.O.\n",
      "  removing unused non-port wire \\inst0.inst14.inst0_O.\n",
      "  removing unused non-port wire \\inst0.inst16.I1.\n",
      "  removing unused non-port wire \\inst0.inst16.COUT.\n",
      "  removing unused non-port wire \\inst0.inst16.inst3_COUT.\n",
      "  removing unused non-port wire \\inst0.inst5.CE.\n",
      "  removing unused non-port wire \\inst0.inst0.CE.\n",
      "  removing unused non-port wire \\inst0.inst3.I1.\n",
      "  removing unused non-port wire \\inst0.inst4.I1.\n",
      "  removing unused non-port wire \\inst0.inst15.I0.\n",
      "  removing unused non-port wire \\inst0.inst15.I1.\n",
      "  removing unused non-port wire \\inst0.inst15.COUT.\n",
      "  removing unused non-port wire \\inst0.inst15.inst3_COUT.\n",
      "  removing unused non-port wire \\inst0.cout.\n",
      "  removing unused non-port wire \\inst0.inst12_O.\n",
      "  removing unused non-port wire \\inst0.inst13_O.\n",
      "  removing unused non-port wire \\inst0.inst14_O.\n",
      "  removing unused non-port wire \\inst0.inst15_COUT.\n",
      "  removing unused non-port wire \\inst0.inst16_COUT.\n",
      "  removing unused non-port wire \\inst0_cout.\n",
      "  removed 44 unused temporary wires.\n",
      "Removed 5 unused cells and 44 unused wires.\n",
      "\n",
      "2.7.4. Executing CHECK pass (checking for obvious problems).\n",
      "checking module main..\n",
      "found and reported 0 problems.\n",
      "\n",
      "2.7.5. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.7.5.1. Executing OPT_EXPR pass (perform const folding).\n",
      "\n",
      "2.7.5.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\main'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.7.5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\main..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.7.5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\main.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.7.5.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\main'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.7.5.6. Executing OPT_RMDFF pass (remove dff with constant values).\n",
      "\n",
      "2.7.5.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "Removed 5 unused cells and 44 unused wires.\n",
      "\n",
      "2.7.5.8. Executing OPT_EXPR pass (perform const folding).\n",
      "\n",
      "2.7.5.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.7.6. Executing WREDUCE pass (reducing word size of cells).\n",
      "\n",
      "2.7.7. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module main:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "\n",
      "2.7.8. Executing SHARE pass (SAT-based resource sharing).\n",
      "\n",
      "2.7.9. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.7.9.1. Executing OPT_EXPR pass (perform const folding).\n",
      "\n",
      "2.7.9.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\main'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.7.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\main..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.7.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\main.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.7.9.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\main'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.7.9.6. Executing OPT_RMDFF pass (remove dff with constant values).\n",
      "\n",
      "2.7.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "Removed 5 unused cells and 44 unused wires.\n",
      "\n",
      "2.7.9.8. Executing OPT_EXPR pass (perform const folding).\n",
      "\n",
      "2.7.9.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.7.10. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "2.7.10.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "2.7.10.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "2.7.10.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.10.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "Removed 5 unused cells and 44 unused wires.\n",
      "\n",
      "2.7.10.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.10.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "2.7.10.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "2.7.10.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "2.7.11. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.7.11.1. Executing OPT_EXPR pass (perform const folding).\n",
      "\n",
      "2.7.11.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\main'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.7.11.3. Executing OPT_RMDFF pass (remove dff with constant values).\n",
      "\n",
      "2.7.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "Removed 5 unused cells and 44 unused wires.\n",
      "\n",
      "2.7.11.5. Finished fast OPT passes.\n",
      "\n",
      "2.7.12. Executing MEMORY pass.\n",
      "\n",
      "2.7.12.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).\n",
      "\n",
      "2.7.12.2. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "Removed 5 unused cells and 44 unused wires.\n",
      "\n",
      "2.7.12.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "2.7.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "Removed 5 unused cells and 44 unused wires.\n",
      "\n",
      "2.7.12.5. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "2.7.13. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "Removed 5 unused cells and 44 unused wires.\n",
      "\n",
      "2.8. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).\n",
      "\n",
      "2.9. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.9.1. Executing Verilog-2005 frontend.\n",
      "Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/brams_map.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\$__ICE40_RAM4K'.\n",
      "Generating RTLIL representation for module `\\$__ICE40_RAM4K_M0'.\n",
      "Generating RTLIL representation for module `\\$__ICE40_RAM4K_M123'.\n",
      "Successfully finished Verilog frontend.\n",
      "No more expansions possible.\n",
      "\n",
      "2.10. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.10.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Setting undriven signal in main to undef: \\inst0.inst13.I [1]\n",
      "Setting undriven signal in main to undef: \\inst0.inst14.I [1]\n",
      "\n",
      "2.10.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\main'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.10.3. Executing OPT_RMDFF pass (remove dff with constant values).\n",
      "\n",
      "2.10.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "Removed 5 unused cells and 44 unused wires.\n",
      "\n",
      "2.10.5. Finished fast OPT passes.\n",
      "\n",
      "2.11. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).\n",
      "\n",
      "2.12. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.12.1. Executing OPT_EXPR pass (perform const folding).\n",
      "\n",
      "2.12.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\main'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\main..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\main.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.12.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\main'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.12.6. Executing OPT_RMDFF pass (remove dff with constant values).\n",
      "\n",
      "2.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "Removed 5 unused cells and 44 unused wires.\n",
      "\n",
      "2.12.8. Executing OPT_EXPR pass (perform const folding).\n",
      "\n",
      "2.12.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.13. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.13.1. Executing Verilog-2005 frontend.\n",
      "Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.13.2. Executing Verilog-2005 frontend.\n",
      "Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/arith_map.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_80_ice40_alu'.\n",
      "Successfully finished Verilog frontend.\n",
      "No more expansions possible.\n",
      "\n",
      "2.14. Executing ICE40_OPT pass (performing simple optimizations).\n",
      "\n",
      "2.14.1. Running ICE40 specific optimizations.\n",
      "Optimized away SB_CARRY cell main.inst0.inst15.inst0.inst1: CO=1'0\n",
      "Optimized away SB_CARRY cell main.inst0.inst15.inst1.inst1: CO=1'0\n",
      "Optimized away SB_CARRY cell main.inst0.inst15.inst2.inst1: CO=1'0\n",
      "Optimized away SB_CARRY cell main.inst0.inst16.inst0.inst1: CO=\\inst0.inst16.inst0.I0\n",
      "Mapping SB_LUT4 cell main.inst0.inst15.inst0.inst0 back to logic.\n",
      "Mapping SB_LUT4 cell main.inst0.inst15.inst1.inst0 back to logic.\n",
      "Mapping SB_LUT4 cell main.inst0.inst15.inst2.inst0 back to logic.\n",
      "Mapping SB_LUT4 cell main.inst0.inst15.inst3.inst0 back to logic.\n",
      "Mapping SB_LUT4 cell main.inst0.inst16.inst1.inst0 back to logic.\n",
      "\n",
      "2.14.2. Executing OPT_EXPR pass (perform const folding).\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$116' (010) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$108 [7] = 1'0'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$114' (100) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$108 [5] = 1'1'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$113' (010) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$108 [4] = 1'0'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$120' (010) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$117 [2] = 1'0'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$115' (100) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$108 [6] = 1'1'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$121' (100) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$117 [3] = 1'1'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$110' (100) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$108 [1] = 1'1'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$112' (010) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$108 [3] = 1'0'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$52' (010) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$51 [0] = 1'0'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$53' (100) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$51 [1] = 1'1'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$61' (011) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$60 [0] = 1'1'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$54' (100) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$51 [2] = 1'1'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$55' (010) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$51 [3] = 1'0'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$62' (101) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$60 [1] = 1'0'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$66' (100) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$65 [0] = 1'1'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$111' (100) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$108 [2] = 1'1'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$119' (100) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$117 [1] = 1'1'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$56' (010) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$51 [4] = 1'0'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$57' (100) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$51 [5] = 1'1'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$63' (011) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$60 [2] = 1'1'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$59' (010) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$51 [7] = 1'0'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$124' (010) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$122 [1] = 1'0'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$58' (100) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$51 [6] = 1'1'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$64' (101) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$60 [3] = 1'0'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$67' (100) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$65 [1] = 1'1'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$69' (110) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$68 = 1'1'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$94' (010) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$89 [4] = 1'0'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$95' (100) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$89 [5] = 1'1'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$101' (010) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$98 [2] = 1'0'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$92' (100) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$89 [2] = 1'1'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$93' (010) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$89 [3] = 1'0'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$100' (100) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$98 [1] = 1'1'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$97' (010) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$89 [7] = 1'0'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$96' (100) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$89 [6] = 1'1'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$102' (100) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$98 [3] = 1'1'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$105' (010) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$103 [1] = 1'0'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$90' (010) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$89 [0] = 1'0'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$91' (100) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$89 [1] = 1'1'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$99' (010) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$98 [0] = 1'0'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$104' (010) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$103 [0] = 1'0'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$109' (010) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$108 [0] = 1'0'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$118' (010) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$117 [0] = 1'0'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$123' (010) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$122 [0] = 1'0'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$128' (01?) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$127 [0] = \\inst0.inst16.inst1.I0'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$137' (??0) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$136 [0] = \\inst0.inst16.inst1.I0'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$131' (01?) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$127 [3] = \\inst0.inst16.inst1.I0'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$138' (??0) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$136 [1] = $auto$simplemap.cc:309:simplemap_lut$127 [2]'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$132' (01?) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$127 [4] = \\inst0.inst16.inst1.I0'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$139' (??0) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$136 [2] = \\inst0.inst16.inst1.I0'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$135' (01?) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$127 [7] = \\inst0.inst16.inst1.I0'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$140' (??0) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$136 [3] = $auto$simplemap.cc:309:simplemap_lut$127 [6]'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$126' (000) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$125 = 1'0'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$72' (100) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$70 [1] = 1'1'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$73' (100) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$70 [2] = 1'1'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$145' (??0) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$144 = $auto$simplemap.cc:309:simplemap_lut$141 [0]'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$78' (010) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$70 [7] = 1'0'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$77' (100) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$70 [6] = 1'1'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$83' (100) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$79 [3] = 1'1'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$71' (010) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$70 [0] = 1'0'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$76' (100) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$70 [5] = 1'1'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$75' (010) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$70 [4] = 1'0'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$82' (010) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$79 [2] = 1'0'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$74' (010) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$70 [3] = 1'0'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$81' (100) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$79 [1] = 1'1'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$80' (010) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$79 [0] = 1'0'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$85' (010) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$84 [0] = 1'0'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$86' (010) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$84 [1] = 1'0'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$88' (000) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$87 = 1'0'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$107' (000) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$106 = 1'0'.\n",
      "\n",
      "2.14.3. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\main'.\n",
      "  Cell `$auto$simplemap.cc:311:simplemap_lut$129' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$133'.\n",
      "    Redirecting output \\Y: $auto$simplemap.cc:309:simplemap_lut$127 [1] = $auto$simplemap.cc:309:simplemap_lut$127 [5]\n",
      "    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$129' from module `\\main'.\n",
      "  Cell `$auto$simplemap.cc:311:simplemap_lut$130' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$133'.\n",
      "    Redirecting output \\Y: $auto$simplemap.cc:309:simplemap_lut$127 [2] = $auto$simplemap.cc:309:simplemap_lut$127 [5]\n",
      "    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$130' from module `\\main'.\n",
      "  Cell `$auto$simplemap.cc:311:simplemap_lut$134' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$133'.\n",
      "    Redirecting output \\Y: $auto$simplemap.cc:309:simplemap_lut$127 [6] = $auto$simplemap.cc:309:simplemap_lut$127 [5]\n",
      "    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$134' from module `\\main'.\n",
      "  Cell `$auto$simplemap.cc:311:simplemap_lut$143' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$142'.\n",
      "    Redirecting output \\Y: $auto$simplemap.cc:309:simplemap_lut$141 [1] = $auto$simplemap.cc:309:simplemap_lut$141 [0]\n",
      "    Removing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$143' from module `\\main'.\n",
      "Removed a total of 4 cells.\n",
      "\n",
      "2.14.4. Executing OPT_RMDFF pass (remove dff with constant values).\n",
      "\n",
      "2.14.5. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "  removing unused non-port wire \\inst0.inst15.O.\n",
      "  removing unused non-port wire \\inst0.inst15.inst0.COUT.\n",
      "  removing unused non-port wire \\inst0.inst15.inst0.O.\n",
      "  removing unused non-port wire \\inst0.inst15.inst0.inst0_O.\n",
      "  removing unused non-port wire \\inst0.inst15.inst0.inst1_CO.\n",
      "  removing unused non-port wire \\inst0.inst15.inst0_COUT.\n",
      "  removing unused non-port wire \\inst0.inst15.inst0_O.\n",
      "  removing unused non-port wire \\inst0.inst15.inst1.CIN.\n",
      "  removing unused non-port wire \\inst0.inst15.inst1.COUT.\n",
      "  removing unused non-port wire \\inst0.inst15.inst1.O.\n",
      "  removing unused non-port wire \\inst0.inst15.inst1.inst0_O.\n",
      "  removing unused non-port wire \\inst0.inst15.inst1.inst1_CO.\n",
      "  removing unused non-port wire \\inst0.inst15.inst1_COUT.\n",
      "  removing unused non-port wire \\inst0.inst15.inst1_O.\n",
      "  removing unused non-port wire \\inst0.inst15.inst2.CIN.\n",
      "  removing unused non-port wire \\inst0.inst15.inst2.COUT.\n",
      "  removing unused non-port wire \\inst0.inst15.inst2.O.\n",
      "  removing unused non-port wire \\inst0.inst15.inst2.inst0_O.\n",
      "  removing unused non-port wire \\inst0.inst15.inst2.inst1_CO.\n",
      "  removing unused non-port wire \\inst0.inst15.inst2_COUT.\n",
      "  removing unused non-port wire \\inst0.inst15.inst2_O.\n",
      "  removing unused non-port wire \\inst0.inst15.inst3.CIN.\n",
      "  removing unused non-port wire \\inst0.inst15.inst3.O.\n",
      "  removing unused non-port wire \\inst0.inst15.inst3.inst0_O.\n",
      "  removing unused non-port wire \\inst0.inst15.inst3_O.\n",
      "  removing unused non-port wire \\inst0.inst15_O.\n",
      "  removing unused non-port wire \\inst0.inst7.I1.\n",
      "  removed 46 unused temporary wires.\n",
      "Removed 5 unused cells and 90 unused wires.\n",
      "\n",
      "2.14.6. Rerunning OPT passes. (Removed registers in this run.)\n",
      "\n",
      "2.14.7. Running ICE40 specific optimizations.\n",
      "\n",
      "2.14.8. Executing OPT_EXPR pass (perform const folding).\n",
      "\n",
      "2.14.9. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\main'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.10. Executing OPT_RMDFF pass (remove dff with constant values).\n",
      "\n",
      "2.14.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "Removed 5 unused cells and 90 unused wires.\n",
      "\n",
      "2.14.12. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.15. Executing DFFSR2DFF pass (mapping DFFSR cells to simpler FFs).\n",
      "\n",
      "2.16. Executing DFF2DFFE pass (transform $dff to $dffe where applicable).\n",
      "Selected cell types for direct conversion:\n",
      "  $_DFF_PP1_ -> $__DFFE_PP1\n",
      "  $_DFF_PP0_ -> $__DFFE_PP0\n",
      "  $_DFF_PN1_ -> $__DFFE_PN1\n",
      "  $_DFF_PN0_ -> $__DFFE_PN0\n",
      "  $_DFF_NP1_ -> $__DFFE_NP1\n",
      "  $_DFF_NP0_ -> $__DFFE_NP0\n",
      "  $_DFF_NN1_ -> $__DFFE_NN1\n",
      "  $_DFF_NN0_ -> $__DFFE_NN0\n",
      "  $_DFF_N_ -> $_DFFE_NP_\n",
      "  $_DFF_P_ -> $_DFFE_PP_\n",
      "Transforming FF to FF+Enable cells in module main:\n",
      "\n",
      "2.17. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.17.1. Executing Verilog-2005 frontend.\n",
      "Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\$_DFF_N_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_P_'.\n",
      "Generating RTLIL representation for module `\\$_DFFE_NN_'.\n",
      "Generating RTLIL representation for module `\\$_DFFE_PN_'.\n",
      "Generating RTLIL representation for module `\\$_DFFE_NP_'.\n",
      "Generating RTLIL representation for module `\\$_DFFE_PP_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_NN0_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_NN1_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_PN0_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_PN1_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_NP0_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_NP1_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_PP0_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_PP1_'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_NN0'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_NN1'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_PN0'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_PN1'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_NP0'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_NP1'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_PP0'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_PP1'.\n",
      "Generating RTLIL representation for module `\\$lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "No more expansions possible.\n",
      "\n",
      "2.18. Executing OPT_EXPR pass (perform const folding).\n",
      "\n",
      "2.19. Executing SIMPLEMAP pass (map simple cells to gate primitives).\n",
      "\n",
      "2.20. Executing ICE40_FFINIT pass (implement FF init values).\n",
      "Handling FF init values in main.\n",
      "\n",
      "2.21. Executing ICE40_FFSSR pass (merge synchronous set/reset into FF cells).\n",
      "Merging set/reset $_MUX_ cells into SB_FFs in main.\n",
      "\n",
      "2.22. Executing ICE40_OPT pass (performing simple optimizations).\n",
      "\n",
      "2.22.1. Running ICE40 specific optimizations.\n",
      "\n",
      "2.22.2. Executing OPT_EXPR pass (perform const folding).\n",
      "\n",
      "2.22.3. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\main'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.22.4. Executing OPT_RMDFF pass (remove dff with constant values).\n",
      "\n",
      "2.22.5. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "Removed 5 unused cells and 90 unused wires.\n",
      "\n",
      "2.22.6. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.23. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.23.1. Executing Verilog-2005 frontend.\n",
      "Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/latches_map.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\$_DLATCH_N_'.\n",
      "Generating RTLIL representation for module `\\$_DLATCH_P_'.\n",
      "Successfully finished Verilog frontend.\n",
      "No more expansions possible.\n",
      "\n",
      "2.24. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "2.24.1. Extracting gate netlist of module `\\main' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 1 outputs.\n",
      "\n",
      "2.24.1.1. Executing ABC.\n",
      "Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_lut <abc-temp-dir>/lutdefs.txt \n",
      "ABC: + strash \n",
      "ABC: + ifraig \n",
      "ABC: + scorr \n",
      "ABC: Warning: The network is combinational (run \"fraig\" or \"fraig_sweep\").\n",
      "ABC: + dc2 \n",
      "ABC: + dretime \n",
      "ABC: + strash \n",
      "ABC: + dch -f \n",
      "ABC: + if \n",
      "ABC: + mfs2 \n",
      "ABC: + lutpack -S 1 \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "2.24.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:              $lut cells:        2\n",
      "ABC RESULTS:        internal signals:        1\n",
      "ABC RESULTS:           input signals:        2\n",
      "ABC RESULTS:          output signals:        1\n",
      "Removing temp directory.\n",
      "Removed 0 unused cells and 4 unused wires.\n",
      "\n",
      "2.25. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.25.1. Executing Verilog-2005 frontend.\n",
      "Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\$_DFF_N_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_P_'.\n",
      "Generating RTLIL representation for module `\\$_DFFE_NN_'.\n",
      "Generating RTLIL representation for module `\\$_DFFE_PN_'.\n",
      "Generating RTLIL representation for module `\\$_DFFE_NP_'.\n",
      "Generating RTLIL representation for module `\\$_DFFE_PP_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_NN0_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_NN1_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_PN0_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_PN1_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_NP0_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_NP1_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_PP0_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_PP1_'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_NN0'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_NN1'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_PN0'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_PN1'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_NP0'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_NP1'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_PP0'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_PP1'.\n",
      "Generating RTLIL representation for module `\\$lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.25.2. Executing AST frontend in derive mode using pre-parsed AST for module `\\$lut'.\n",
      "Parameter \\WIDTH = 2\n",
      "Parameter \\LUT = 4'0110\n",
      "Generating RTLIL representation for module `$paramod\\$lut\\WIDTH=2\\LUT=4'0110'.\n",
      "\n",
      "2.25.3. Continuing TECHMAP pass.\n",
      "Mapping main.$abc$159$auto$blifparse.cc:465:parse_blif$160 using $paramod\\$lut\\WIDTH=2\\LUT=4'0110.\n",
      "No more expansions possible.\n",
      "Removed 0 unused cells and 2 unused wires.\n",
      "\n",
      "2.26. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.26.1. Analyzing design hierarchy..\n",
      "Top module:  \\main\n",
      "\n",
      "2.26.2. Analyzing design hierarchy..\n",
      "Top module:  \\main\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.27. Printing statistics.\n",
      "\n",
      "=== main ===\n",
      "\n",
      "   Number of wires:                209\n",
      "   Number of wire bits:            354\n",
      "   Number of public wires:         209\n",
      "   Number of public wire bits:     354\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                 44\n",
      "     SB_CARRY                        2\n",
      "     SB_DFFE                         6\n",
      "     SB_LUT4                        36\n",
      "\n",
      "2.28. Executing CHECK pass (checking for obvious problems).\n",
      "checking module main..\n",
      "found and reported 0 problems.\n",
      "\n",
      "2.29. Executing BLIF backend.\n",
      "\n",
      "End of script. Logfile hash: 7a21f20ecd, CPU: user 0.27s system 0.02s\n",
      "Yosys 0.7+     365 (git sha1 4f31cb6d, clang 9.0.0 -fPIC -Os)\n",
      "Time spent: 40% 9x read_verilog (0 sec), 15% 1x share (0 sec), ...\n",
      "// Reading input .asc file..\n",
      "// Reading 1k chipdb file..\n",
      "// Creating timing netlist..\n",
      "\n",
      "icetime topological timing analysis report\n",
      "==========================================\n",
      "\n",
      "Info: max_span_hack is enabled: estimate is conservative.\n",
      "\n",
      "Report for critical path:\n",
      "-------------------------\n",
      "\n",
      "        lc40_6_13_6 (LogicCell40) [clk] -> lcout: 0.640 ns\n",
      "     0.640 ns net_11749 (inst0.inst0.inst0_Q)\n",
      "        t17 (LocalMux) I -> O: 0.330 ns\n",
      "        inmux_6_13_13907_13932 (InMux) I -> O: 0.260 ns\n",
      "        lc40_6_13_1 (LogicCell40) in0 -> lcout: 0.449 ns\n",
      "     1.678 ns net_11744 (inst0.inst0.inst2_O)\n",
      "        odrv_6_13_11744_13886 (Odrv4) I -> O: 0.372 ns\n",
      "        t27 (Span4Mux_h4) I -> O: 0.316 ns\n",
      "        t26 (LocalMux) I -> O: 0.330 ns\n",
      "        inmux_9_15_20486_20528 (InMux) I -> O: 0.260 ns\n",
      "        lc40_9_15_5 (LogicCell40) in0 -> lcout: 0.449 ns\n",
      "     3.403 ns net_18321 (inst0.inst10.inst3.inst0_O)\n",
      "        t82 (LocalMux) I -> O: 0.330 ns\n",
      "        inmux_9_15_20470_20504 (InMux) I -> O: 0.260 ns\n",
      "        lc40_9_15_1 (LogicCell40) in0 -> lcout: 0.449 ns\n",
      "     4.441 ns net_18317 (inst0.inst9.inst3.inst0_O)\n",
      "        odrv_9_15_18317_19204 (Odrv12) I -> O: 0.540 ns\n",
      "        t85 (Sp12to4) I -> O: 0.449 ns\n",
      "        t84 (IoSpan4Mux) I -> O: 0.323 ns\n",
      "        t83 (LocalMux) I -> O: 0.330 ns\n",
      "        inmux_11_17_24605_24596 (IoInMux) I -> O: 0.260 ns\n",
      "     6.342 ns net_24596 (inst0.inst9.inst3.inst0_O)\n",
      "        pre_io_11_17_0 (PRE_IO) DOUT0 [setup]: 0.070 ns\n",
      "     6.412 ns io_pad_11_17_0_din\n",
      "\n",
      "Resolvable net names on path:\n",
      "     0.640 ns ..  1.229 ns inst0.inst0.inst0_Q\n",
      "     1.678 ns ..  2.954 ns inst0.inst0.inst2_O\n",
      "     3.403 ns ..  3.992 ns inst0.inst10.inst3.inst0_O\n",
      "     4.441 ns ..  6.342 ns inst0.inst9.inst3.inst0_O\n",
      "\n",
      "Total number of logic levels: 4\n",
      "Total path delay: 6.41 ns (155.95 MHz)\n",
      "\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "seed: 1\n",
      "device: 1k\n",
      "read_chipdb +/share/arachne-pnr/chipdb-1k.bin...\n",
      "  supported packages: cb121, cb132, cb81, cm121, cm36, cm49, cm81, qn84, swg16tr, tq144, vq100\n",
      "read_blif build/silica_counter.blif...\n",
      "prune...\n",
      "read_pcf build/silica_counter.pcf...\n",
      "instantiate_io...\n",
      "pack...\n",
      "\n",
      "After packing:\n",
      "IOs          9 / 96\n",
      "GBs          0 / 8\n",
      "  GB_IOs     0 / 8\n",
      "LCs          40 / 1280\n",
      "  DFF        6\n",
      "  CARRY      3\n",
      "  CARRY, DFF 0\n",
      "  DFF PASS   0\n",
      "  CARRY PASS 3\n",
      "BRAMs        0 / 16\n",
      "WARMBOOTs    0 / 1\n",
      "PLLs         0 / 1\n",
      "\n",
      "place_constraints...\n",
      "promote_globals...\n",
      "  promoted CLKIN$2, 6 / 6\n",
      "  promoted 1 nets\n",
      "    1 clk\n",
      "  1 globals\n",
      "    1 clk\n",
      "realize_constants...\n",
      "  realized 1\n",
      "place...\n",
      "  initial wire length = 277\n",
      "  at iteration #50: temp = 3.63713, wire length = 245\n",
      "  at iteration #100: temp = 1.44472, wire length = 120\n",
      "  at iteration #150: temp = 0.372955, wire length = 56\n",
      "  final wire length = 44\n",
      "\n",
      "After placement:\n",
      "PIOs       5 / 96\n",
      "PLBs       10 / 160\n",
      "BRAMs      0 / 16\n",
      "\n",
      "  place time 0.05s\n",
      "route...\n",
      "  pass 1, 0 shared.\n",
      "\n",
      "After routing:\n",
      "span_4     15 / 6944\n",
      "span_12    2 / 1440\n",
      "\n",
      "  route time 0.02s\n",
      "write_txt build/silica_counter.txt...\n"
     ]
    }
   ],
   "source": [
    "%%bash\n",
    "yosys -p 'synth_ice40 -top main -blif build/silica_counter.blif' build/silica_counter.v\n",
    "arachne-pnr -d 1k -o build/silica_counter.txt -p build/silica_counter.pcf build/silica_counter.blif\n",
    "icepack build/silica_counter.txt build/silica_counter.bin\n",
    "icetime -tmd hx1k build/silica_counter.txt"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "compiling FullAdder\n",
      "compiling Add4Cout\n",
      "compiling Register4\n",
      "compiling Counter4\n",
      "compiling main\n"
     ]
    }
   ],
   "source": [
    "from mantle import Counter\n",
    "icestick = IceStick()\n",
    "icestick.Clock.on()\n",
    "for i in range(len(icestick.J1)):\n",
    "    icestick.J1[i].output().on()\n",
    "main = icestick.main()\n",
    "counter = Counter(4)\n",
    "m.wire(counter.O, main.J1[:4])\n",
    "wire(bits(0, 4), main.J1[4:])\n",
    "\n",
    "m.compile(\"build/mantle_counter\", main)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |                                                                            |\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |                                                                            |\n",
      " |  Copyright (C) 2012 - 2016  Clifford Wolf <clifford@clifford.at>           |\n",
      " |                                                                            |\n",
      " |  Permission to use, copy, modify, and/or distribute this software for any  |\n",
      " |  purpose with or without fee is hereby granted, provided that the above    |\n",
      " |  copyright notice and this permission notice appear in all copies.         |\n",
      " |                                                                            |\n",
      " |  THE SOFTWARE IS PROVIDED \"AS IS\" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |\n",
      " |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |\n",
      " |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |\n",
      " |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |\n",
      " |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |\n",
      " |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |\n",
      " |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |\n",
      " |                                                                            |\n",
      " \\----------------------------------------------------------------------------/\n",
      "\n",
      " Yosys 0.7+     365 (git sha1 4f31cb6d, clang 9.0.0 -fPIC -Os)\n",
      "\n",
      "\n",
      "-- Parsing `build/mantle_counter.v' using frontend `verilog' --\n",
      "\n",
      "1. Executing Verilog-2005 frontend.\n",
      "Parsing Verilog input from `build/mantle_counter.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\FullAdder'.\n",
      "Generating RTLIL representation for module `\\Add4Cout'.\n",
      "Generating RTLIL representation for module `\\Register4'.\n",
      "Generating RTLIL representation for module `\\Counter4'.\n",
      "Generating RTLIL representation for module `\\main'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "-- Running command `synth_ice40 -top main -blif build/mantle_counter.blif' --\n",
      "\n",
      "2. Executing SYNTH_ICE40 pass.\n",
      "\n",
      "2.1. Executing Verilog-2005 frontend.\n",
      "Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_sim.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\SB_IO'.\n",
      "Generating RTLIL representation for module `\\SB_GB_IO'.\n",
      "Generating RTLIL representation for module `\\SB_GB'.\n",
      "Generating RTLIL representation for module `\\SB_LUT4'.\n",
      "Generating RTLIL representation for module `\\SB_CARRY'.\n",
      "Generating RTLIL representation for module `\\SB_DFF'.\n",
      "Generating RTLIL representation for module `\\SB_DFFE'.\n",
      "Generating RTLIL representation for module `\\SB_DFFSR'.\n",
      "Generating RTLIL representation for module `\\SB_DFFR'.\n",
      "Generating RTLIL representation for module `\\SB_DFFSS'.\n",
      "Generating RTLIL representation for module `\\SB_DFFS'.\n",
      "Generating RTLIL representation for module `\\SB_DFFESR'.\n",
      "Generating RTLIL representation for module `\\SB_DFFER'.\n",
      "Generating RTLIL representation for module `\\SB_DFFESS'.\n",
      "Generating RTLIL representation for module `\\SB_DFFES'.\n",
      "Generating RTLIL representation for module `\\SB_DFFN'.\n",
      "Generating RTLIL representation for module `\\SB_DFFNE'.\n",
      "Generating RTLIL representation for module `\\SB_DFFNSR'.\n",
      "Generating RTLIL representation for module `\\SB_DFFNR'.\n",
      "Generating RTLIL representation for module `\\SB_DFFNSS'.\n",
      "Generating RTLIL representation for module `\\SB_DFFNS'.\n",
      "Generating RTLIL representation for module `\\SB_DFFNESR'.\n",
      "Generating RTLIL representation for module `\\SB_DFFNER'.\n",
      "Generating RTLIL representation for module `\\SB_DFFNESS'.\n",
      "Generating RTLIL representation for module `\\SB_DFFNES'.\n",
      "Generating RTLIL representation for module `\\SB_RAM40_4K'.\n",
      "Generating RTLIL representation for module `\\SB_RAM40_4KNR'.\n",
      "Generating RTLIL representation for module `\\SB_RAM40_4KNW'.\n",
      "Generating RTLIL representation for module `\\SB_RAM40_4KNRNW'.\n",
      "Generating RTLIL representation for module `\\ICESTORM_LC'.\n",
      "Generating RTLIL representation for module `\\SB_PLL40_CORE'.\n",
      "Generating RTLIL representation for module `\\SB_PLL40_PAD'.\n",
      "Generating RTLIL representation for module `\\SB_PLL40_2_PAD'.\n",
      "Generating RTLIL representation for module `\\SB_PLL40_2F_CORE'.\n",
      "Generating RTLIL representation for module `\\SB_PLL40_2F_PAD'.\n",
      "Generating RTLIL representation for module `\\SB_WARMBOOT'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.2. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.2.1. Analyzing design hierarchy..\n",
      "Top module:  \\main\n",
      "Used module:     \\Counter4\n",
      "Used module:         \\Register4\n",
      "Used module:         \\Add4Cout\n",
      "Used module:             \\FullAdder\n",
      "\n",
      "2.2.2. Analyzing design hierarchy..\n",
      "Top module:  \\main\n",
      "Used module:     \\Counter4\n",
      "Used module:         \\Register4\n",
      "Used module:         \\Add4Cout\n",
      "Used module:             \\FullAdder\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.3. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "2.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "2.3.3. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "2.3.4. Executing PROC_ARST pass (detect async resets in processes).\n",
      "\n",
      "2.3.5. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "\n",
      "2.3.6. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "2.3.7. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "\n",
      "2.3.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.4. Executing FLATTEN pass (flatten design).\n",
      "Mapping main.inst0 using Counter4.\n",
      "Mapping main.inst0.inst1 using Register4.\n",
      "Mapping main.inst0.inst0 using Add4Cout.\n",
      "Mapping main.inst0.inst0.inst0 using FullAdder.\n",
      "Mapping main.inst0.inst0.inst1 using FullAdder.\n",
      "Mapping main.inst0.inst0.inst2 using FullAdder.\n",
      "Mapping main.inst0.inst0.inst3 using FullAdder.\n",
      "No more expansions possible.\n",
      "Deleting now unused module Counter4.\n",
      "Deleting now unused module Register4.\n",
      "Deleting now unused module Add4Cout.\n",
      "Deleting now unused module FullAdder.\n",
      "\n",
      "2.5. Executing TRIBUF pass.\n",
      "\n",
      "2.6. Executing DEMINOUT pass (demote inout ports to input or output).\n",
      "\n",
      "2.7. Executing SYNTH pass.\n",
      "\n",
      "2.7.1. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "2.7.1.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.7.1.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "2.7.1.3. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "2.7.1.4. Executing PROC_ARST pass (detect async resets in processes).\n",
      "\n",
      "2.7.1.5. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "\n",
      "2.7.1.6. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "2.7.1.7. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "\n",
      "2.7.1.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.7.2. Executing OPT_EXPR pass (perform const folding).\n",
      "\n",
      "2.7.3. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "  removing unused `\\SB_CARRY' cell `\\inst0.inst0.inst3.inst1'.\n",
      "  removing unused non-port wire \\inst0.inst0.inst3.I1.\n",
      "  removing unused non-port wire \\inst0.inst0.inst3.COUT.\n",
      "  removing unused non-port wire \\inst0.inst0.inst3.inst1_CO.\n",
      "  removing unused non-port wire \\inst0.inst0.inst2.I1.\n",
      "  removing unused non-port wire \\inst0.inst0.inst1.I1.\n",
      "  removing unused non-port wire \\inst0.inst0.inst0.I1.\n",
      "  removing unused non-port wire \\inst0.inst0.inst0.CIN.\n",
      "  removing unused non-port wire \\inst0.inst0.I1.\n",
      "  removing unused non-port wire \\inst0.inst0.COUT.\n",
      "  removing unused non-port wire \\inst0.inst0.inst3_COUT.\n",
      "  removing unused non-port wire \\inst0.COUT.\n",
      "  removing unused non-port wire \\inst0.inst0_COUT.\n",
      "  removing unused non-port wire \\inst0_COUT.\n",
      "  removed 13 unused temporary wires.\n",
      "Removed 1 unused cells and 13 unused wires.\n",
      "\n",
      "2.7.4. Executing CHECK pass (checking for obvious problems).\n",
      "checking module main..\n",
      "found and reported 0 problems.\n",
      "\n",
      "2.7.5. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.7.5.1. Executing OPT_EXPR pass (perform const folding).\n",
      "\n",
      "2.7.5.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\main'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.7.5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\main..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.7.5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\main.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.7.5.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\main'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.7.5.6. Executing OPT_RMDFF pass (remove dff with constant values).\n",
      "\n",
      "2.7.5.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "Removed 1 unused cells and 13 unused wires.\n",
      "\n",
      "2.7.5.8. Executing OPT_EXPR pass (perform const folding).\n",
      "\n",
      "2.7.5.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.7.6. Executing WREDUCE pass (reducing word size of cells).\n",
      "\n",
      "2.7.7. Executing ALUMACC pass (create $alu and $macc cells).\n",
      "Extracting $alu and $macc cells in module main:\n",
      "  created 0 $alu and 0 $macc cells.\n",
      "\n",
      "2.7.8. Executing SHARE pass (SAT-based resource sharing).\n",
      "\n",
      "2.7.9. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.7.9.1. Executing OPT_EXPR pass (perform const folding).\n",
      "\n",
      "2.7.9.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\main'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.7.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\main..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.7.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\main.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.7.9.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\main'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.7.9.6. Executing OPT_RMDFF pass (remove dff with constant values).\n",
      "\n",
      "2.7.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "Removed 1 unused cells and 13 unused wires.\n",
      "\n",
      "2.7.9.8. Executing OPT_EXPR pass (perform const folding).\n",
      "\n",
      "2.7.9.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.7.10. Executing FSM pass (extract and optimize FSM).\n",
      "\n",
      "2.7.10.1. Executing FSM_DETECT pass (finding FSMs in design).\n",
      "\n",
      "2.7.10.2. Executing FSM_EXTRACT pass (extracting FSM from design).\n",
      "\n",
      "2.7.10.3. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.10.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "Removed 1 unused cells and 13 unused wires.\n",
      "\n",
      "2.7.10.5. Executing FSM_OPT pass (simple optimizations of FSMs).\n",
      "\n",
      "2.7.10.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).\n",
      "\n",
      "2.7.10.7. Executing FSM_INFO pass (dumping all available information on FSM cells).\n",
      "\n",
      "2.7.10.8. Executing FSM_MAP pass (mapping FSMs to basic logic).\n",
      "\n",
      "2.7.11. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.7.11.1. Executing OPT_EXPR pass (perform const folding).\n",
      "\n",
      "2.7.11.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\main'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.7.11.3. Executing OPT_RMDFF pass (remove dff with constant values).\n",
      "\n",
      "2.7.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "Removed 1 unused cells and 13 unused wires.\n",
      "\n",
      "2.7.11.5. Finished fast OPT passes.\n",
      "\n",
      "2.7.12. Executing MEMORY pass.\n",
      "\n",
      "2.7.12.1. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).\n",
      "\n",
      "2.7.12.2. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "Removed 1 unused cells and 13 unused wires.\n",
      "\n",
      "2.7.12.3. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "2.7.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "Removed 1 unused cells and 13 unused wires.\n",
      "\n",
      "2.7.12.5. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "2.7.13. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "Removed 1 unused cells and 13 unused wires.\n",
      "\n",
      "2.8. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).\n",
      "\n",
      "2.9. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.9.1. Executing Verilog-2005 frontend.\n",
      "Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/brams_map.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\$__ICE40_RAM4K'.\n",
      "Generating RTLIL representation for module `\\$__ICE40_RAM4K_M0'.\n",
      "Generating RTLIL representation for module `\\$__ICE40_RAM4K_M123'.\n",
      "Successfully finished Verilog frontend.\n",
      "No more expansions possible.\n",
      "\n",
      "2.10. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.10.1. Executing OPT_EXPR pass (perform const folding).\n",
      "\n",
      "2.10.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\main'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.10.3. Executing OPT_RMDFF pass (remove dff with constant values).\n",
      "\n",
      "2.10.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "Removed 1 unused cells and 13 unused wires.\n",
      "\n",
      "2.10.5. Finished fast OPT passes.\n",
      "\n",
      "2.11. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).\n",
      "\n",
      "2.12. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.12.1. Executing OPT_EXPR pass (perform const folding).\n",
      "\n",
      "2.12.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\main'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\main..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "2.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\main.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.12.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\main'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.12.6. Executing OPT_RMDFF pass (remove dff with constant values).\n",
      "\n",
      "2.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "Removed 1 unused cells and 13 unused wires.\n",
      "\n",
      "2.12.8. Executing OPT_EXPR pass (perform const folding).\n",
      "\n",
      "2.12.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.13. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.13.1. Executing Verilog-2005 frontend.\n",
      "Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_bool_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_reduce_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_logic_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_compare_ops'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_various'.\n",
      "Generating RTLIL representation for module `\\_90_simplemap_registers'.\n",
      "Generating RTLIL representation for module `\\_90_shift_ops_shr_shl_sshl_sshr'.\n",
      "Generating RTLIL representation for module `\\_90_shift_shiftx'.\n",
      "Generating RTLIL representation for module `\\_90_fa'.\n",
      "Generating RTLIL representation for module `\\_90_lcu'.\n",
      "Generating RTLIL representation for module `\\_90_alu'.\n",
      "Generating RTLIL representation for module `\\_90_macc'.\n",
      "Generating RTLIL representation for module `\\_90_alumacc'.\n",
      "Generating RTLIL representation for module `\\$__div_mod_u'.\n",
      "Generating RTLIL representation for module `\\$__div_mod'.\n",
      "Generating RTLIL representation for module `\\_90_div'.\n",
      "Generating RTLIL representation for module `\\_90_mod'.\n",
      "Generating RTLIL representation for module `\\_90_pow'.\n",
      "Generating RTLIL representation for module `\\_90_pmux'.\n",
      "Generating RTLIL representation for module `\\_90_lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.13.2. Executing Verilog-2005 frontend.\n",
      "Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/arith_map.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\_80_ice40_alu'.\n",
      "Successfully finished Verilog frontend.\n",
      "No more expansions possible.\n",
      "\n",
      "2.14. Executing ICE40_OPT pass (performing simple optimizations).\n",
      "\n",
      "2.14.1. Running ICE40 specific optimizations.\n",
      "Optimized away SB_CARRY cell main.inst0.inst0.inst0.inst1: CO=\\inst0.inst0.inst0.I0\n",
      "Mapping SB_LUT4 cell main.inst0.inst0.inst1.inst0 back to logic.\n",
      "\n",
      "2.14.2. Executing OPT_EXPR pass (perform const folding).\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$59' (01?) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$51 [7] = \\inst0.inst0.inst1.I0'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$64' (??0) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$60 [3] = $auto$simplemap.cc:309:simplemap_lut$51 [6]'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$55' (01?) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$51 [3] = \\inst0.inst0.inst1.I0'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$62' (??0) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$60 [1] = $auto$simplemap.cc:309:simplemap_lut$51 [2]'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$56' (01?) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$51 [4] = \\inst0.inst0.inst1.I0'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$63' (??0) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$60 [2] = \\inst0.inst0.inst1.I0'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$52' (01?) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$51 [0] = \\inst0.inst0.inst1.I0'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$61' (??0) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$60 [0] = \\inst0.inst0.inst1.I0'.\n",
      "Replacing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$69' (??0) in module `\\main' with constant driver `$auto$simplemap.cc:309:simplemap_lut$68 = $auto$simplemap.cc:309:simplemap_lut$65 [0]'.\n",
      "\n",
      "2.14.3. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\main'.\n",
      "  Cell `$auto$simplemap.cc:311:simplemap_lut$54' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$58'.\n",
      "    Redirecting output \\Y: $auto$simplemap.cc:309:simplemap_lut$51 [2] = $auto$simplemap.cc:309:simplemap_lut$51 [6]\n",
      "    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$54' from module `\\main'.\n",
      "  Cell `$auto$simplemap.cc:311:simplemap_lut$53' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$58'.\n",
      "    Redirecting output \\Y: $auto$simplemap.cc:309:simplemap_lut$51 [1] = $auto$simplemap.cc:309:simplemap_lut$51 [6]\n",
      "    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$53' from module `\\main'.\n",
      "  Cell `$auto$simplemap.cc:311:simplemap_lut$67' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$66'.\n",
      "    Redirecting output \\Y: $auto$simplemap.cc:309:simplemap_lut$65 [1] = $auto$simplemap.cc:309:simplemap_lut$65 [0]\n",
      "    Removing $_MUX_ cell `$auto$simplemap.cc:311:simplemap_lut$67' from module `\\main'.\n",
      "  Cell `$auto$simplemap.cc:311:simplemap_lut$57' is identical to cell `$auto$simplemap.cc:311:simplemap_lut$58'.\n",
      "    Redirecting output \\Y: $auto$simplemap.cc:309:simplemap_lut$51 [5] = $auto$simplemap.cc:309:simplemap_lut$51 [6]\n",
      "    Removing $_NOT_ cell `$auto$simplemap.cc:311:simplemap_lut$57' from module `\\main'.\n",
      "Removed a total of 4 cells.\n",
      "\n",
      "2.14.4. Executing OPT_RMDFF pass (remove dff with constant values).\n",
      "\n",
      "2.14.5. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "  removed 3 unused temporary wires.\n",
      "Removed 1 unused cells and 16 unused wires.\n",
      "\n",
      "2.14.6. Rerunning OPT passes. (Removed registers in this run.)\n",
      "\n",
      "2.14.7. Running ICE40 specific optimizations.\n",
      "\n",
      "2.14.8. Executing OPT_EXPR pass (perform const folding).\n",
      "\n",
      "2.14.9. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\main'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.14.10. Executing OPT_RMDFF pass (remove dff with constant values).\n",
      "\n",
      "2.14.11. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "Removed 1 unused cells and 16 unused wires.\n",
      "\n",
      "2.14.12. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.15. Executing DFFSR2DFF pass (mapping DFFSR cells to simpler FFs).\n",
      "\n",
      "2.16. Executing DFF2DFFE pass (transform $dff to $dffe where applicable).\n",
      "Selected cell types for direct conversion:\n",
      "  $_DFF_PP1_ -> $__DFFE_PP1\n",
      "  $_DFF_PP0_ -> $__DFFE_PP0\n",
      "  $_DFF_PN1_ -> $__DFFE_PN1\n",
      "  $_DFF_PN0_ -> $__DFFE_PN0\n",
      "  $_DFF_NP1_ -> $__DFFE_NP1\n",
      "  $_DFF_NP0_ -> $__DFFE_NP0\n",
      "  $_DFF_NN1_ -> $__DFFE_NN1\n",
      "  $_DFF_NN0_ -> $__DFFE_NN0\n",
      "  $_DFF_N_ -> $_DFFE_NP_\n",
      "  $_DFF_P_ -> $_DFFE_PP_\n",
      "Transforming FF to FF+Enable cells in module main:\n",
      "\n",
      "2.17. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.17.1. Executing Verilog-2005 frontend.\n",
      "Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\$_DFF_N_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_P_'.\n",
      "Generating RTLIL representation for module `\\$_DFFE_NN_'.\n",
      "Generating RTLIL representation for module `\\$_DFFE_PN_'.\n",
      "Generating RTLIL representation for module `\\$_DFFE_NP_'.\n",
      "Generating RTLIL representation for module `\\$_DFFE_PP_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_NN0_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_NN1_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_PN0_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_PN1_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_NP0_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_NP1_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_PP0_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_PP1_'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_NN0'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_NN1'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_PN0'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_PN1'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_NP0'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_NP1'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_PP0'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_PP1'.\n",
      "Generating RTLIL representation for module `\\$lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "No more expansions possible.\n",
      "\n",
      "2.18. Executing OPT_EXPR pass (perform const folding).\n",
      "\n",
      "2.19. Executing SIMPLEMAP pass (map simple cells to gate primitives).\n",
      "\n",
      "2.20. Executing ICE40_FFINIT pass (implement FF init values).\n",
      "Handling FF init values in main.\n",
      "\n",
      "2.21. Executing ICE40_FFSSR pass (merge synchronous set/reset into FF cells).\n",
      "Merging set/reset $_MUX_ cells into SB_FFs in main.\n",
      "\n",
      "2.22. Executing ICE40_OPT pass (performing simple optimizations).\n",
      "\n",
      "2.22.1. Running ICE40 specific optimizations.\n",
      "\n",
      "2.22.2. Executing OPT_EXPR pass (perform const folding).\n",
      "\n",
      "2.22.3. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\main'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.22.4. Executing OPT_RMDFF pass (remove dff with constant values).\n",
      "\n",
      "2.22.5. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\main..\n",
      "Removed 1 unused cells and 16 unused wires.\n",
      "\n",
      "2.22.6. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.23. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.23.1. Executing Verilog-2005 frontend.\n",
      "Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/latches_map.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\$_DLATCH_N_'.\n",
      "Generating RTLIL representation for module `\\$_DLATCH_P_'.\n",
      "Successfully finished Verilog frontend.\n",
      "No more expansions possible.\n",
      "\n",
      "2.24. Executing ABC pass (technology mapping using ABC).\n",
      "\n",
      "2.24.1. Extracting gate netlist of module `\\main' to `<abc-temp-dir>/input.blif'..\n",
      "Extracted 2 gates and 4 wires to a netlist network with 2 inputs and 1 outputs.\n",
      "\n",
      "2.24.1.1. Executing ABC.\n",
      "Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1\n",
      "ABC: ABC command line: \"source <abc-temp-dir>/abc.script\".\n",
      "ABC: \n",
      "ABC: + read_blif <abc-temp-dir>/input.blif \n",
      "ABC: + read_lut <abc-temp-dir>/lutdefs.txt \n",
      "ABC: + strash \n",
      "ABC: + ifraig \n",
      "ABC: + scorr \n",
      "ABC: Warning: The network is combinational (run \"fraig\" or \"fraig_sweep\").\n",
      "ABC: + dc2 \n",
      "ABC: + dretime \n",
      "ABC: + strash \n",
      "ABC: + dch -f \n",
      "ABC: + if \n",
      "ABC: + mfs2 \n",
      "ABC: + lutpack -S 1 \n",
      "ABC: + write_blif <abc-temp-dir>/output.blif \n",
      "\n",
      "2.24.1.2. Re-integrating ABC results.\n",
      "ABC RESULTS:              $lut cells:        2\n",
      "ABC RESULTS:        internal signals:        1\n",
      "ABC RESULTS:           input signals:        2\n",
      "ABC RESULTS:          output signals:        1\n",
      "Removing temp directory.\n",
      "Removed 0 unused cells and 4 unused wires.\n",
      "\n",
      "2.25. Executing TECHMAP pass (map to technology primitives).\n",
      "\n",
      "2.25.1. Executing Verilog-2005 frontend.\n",
      "Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\$_DFF_N_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_P_'.\n",
      "Generating RTLIL representation for module `\\$_DFFE_NN_'.\n",
      "Generating RTLIL representation for module `\\$_DFFE_PN_'.\n",
      "Generating RTLIL representation for module `\\$_DFFE_NP_'.\n",
      "Generating RTLIL representation for module `\\$_DFFE_PP_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_NN0_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_NN1_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_PN0_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_PN1_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_NP0_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_NP1_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_PP0_'.\n",
      "Generating RTLIL representation for module `\\$_DFF_PP1_'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_NN0'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_NN1'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_PN0'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_PN1'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_NP0'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_NP1'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_PP0'.\n",
      "Generating RTLIL representation for module `\\$__DFFE_PP1'.\n",
      "Generating RTLIL representation for module `\\$lut'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2.25.2. Executing AST frontend in derive mode using pre-parsed AST for module `\\$lut'.\n",
      "Parameter \\WIDTH = 2\n",
      "Parameter \\LUT = 4'0110\n",
      "Generating RTLIL representation for module `$paramod\\$lut\\WIDTH=2\\LUT=4'0110'.\n",
      "\n",
      "2.25.3. Continuing TECHMAP pass.\n",
      "Mapping main.$abc$83$auto$blifparse.cc:465:parse_blif$84 using $paramod\\$lut\\WIDTH=2\\LUT=4'0110.\n",
      "No more expansions possible.\n",
      "Removed 0 unused cells and 2 unused wires.\n",
      "\n",
      "2.26. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.26.1. Analyzing design hierarchy..\n",
      "Top module:  \\main\n",
      "\n",
      "2.26.2. Analyzing design hierarchy..\n",
      "Top module:  \\main\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.27. Printing statistics.\n",
      "\n",
      "=== main ===\n",
      "\n",
      "   Number of wires:                 44\n",
      "   Number of wire bits:             75\n",
      "   Number of public wires:          44\n",
      "   Number of public wire bits:      75\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                 10\n",
      "     SB_CARRY                        2\n",
      "     SB_DFF                          4\n",
      "     SB_LUT4                         4\n",
      "\n",
      "2.28. Executing CHECK pass (checking for obvious problems).\n",
      "checking module main..\n",
      "found and reported 0 problems.\n",
      "\n",
      "2.29. Executing BLIF backend.\n",
      "\n",
      "End of script. Logfile hash: 894695fba3, CPU: user 0.23s system 0.02s\n",
      "Yosys 0.7+     365 (git sha1 4f31cb6d, clang 9.0.0 -fPIC -Os)\n",
      "Time spent: 49% 9x read_verilog (0 sec), 16% 1x share (0 sec), ...\n",
      "// Reading input .asc file..\n",
      "// Reading 1k chipdb file..\n",
      "// Creating timing netlist..\n",
      "\n",
      "icetime topological timing analysis report\n",
      "==========================================\n",
      "\n",
      "Info: max_span_hack is enabled: estimate is conservative.\n",
      "\n",
      "Report for critical path:\n",
      "-------------------------\n",
      "\n",
      "        pre_io_0_8_1 (PRE_IO) [clk] -> DIN0: 0.240 ns\n",
      "     0.240 ns net_836 (CLKIN$2)\n",
      "        odrv_0_8_836_886 (Odrv12) I -> O: 0.540 ns\n",
      "        t8 (Sp12to4) I -> O: 0.449 ns\n",
      "        t7 (Span4Mux_v4) I -> O: 0.372 ns\n",
      "        t6 (Span4Mux_v4) I -> O: 0.372 ns\n",
      "        t11 (Span4Mux_h4) I -> O: 0.316 ns\n",
      "        t10 (Span4Mux_h4) I -> O: 0.316 ns\n",
      "        t9 (LocalMux) I -> O: 0.330 ns\n",
      "        inmux_12_16_27022_27102 (ClkMux) I -> O: 0.309 ns\n",
      "     3.242 ns net_27102 (CLKIN$2)\n",
      "        lc40_12_16_7 (LogicCell40) clk [setup]: 0.000 ns\n",
      "     3.242 ns net_24435 (inst0.inst0.inst1.I0)\n",
      "\n",
      "Resolvable net names on path:\n",
      "     0.240 ns ..  3.242 ns CLKIN$2\n",
      "                  lcout -> inst0.inst0.inst1.I0\n",
      "\n",
      "Total number of logic levels: 1\n",
      "Total path delay: 3.24 ns (308.45 MHz)\n",
      "\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "seed: 1\n",
      "device: 1k\n",
      "read_chipdb +/share/arachne-pnr/chipdb-1k.bin...\n",
      "  supported packages: cb121, cb132, cb81, cm121, cm36, cm49, cm81, qn84, swg16tr, tq144, vq100\n",
      "read_blif build/mantle_counter.blif...\n",
      "prune...\n",
      "read_pcf build/mantle_counter.pcf...\n",
      "instantiate_io...\n",
      "pack...\n",
      "\n",
      "After packing:\n",
      "IOs          9 / 96\n",
      "GBs          0 / 8\n",
      "  GB_IOs     0 / 8\n",
      "LCs          8 / 1280\n",
      "  DFF        4\n",
      "  CARRY      3\n",
      "  CARRY, DFF 0\n",
      "  DFF PASS   0\n",
      "  CARRY PASS 3\n",
      "BRAMs        0 / 16\n",
      "WARMBOOTs    0 / 1\n",
      "PLLs         0 / 1\n",
      "\n",
      "place_constraints...\n",
      "promote_globals...\n",
      "  promoted 0 nets\n",
      "  0 globals\n",
      "realize_constants...\n",
      "  realized 1\n",
      "place...\n",
      "  initial wire length = 184\n",
      "  at iteration #50: temp = 8.56195, wire length = 77\n",
      "  at iteration #100: temp = 2.75475, wire length = 62\n",
      "  at iteration #150: temp = 0.229476, wire length = 37\n",
      "  final wire length = 27\n",
      "\n",
      "After placement:\n",
      "PIOs       5 / 96\n",
      "PLBs       3 / 160\n",
      "BRAMs      0 / 16\n",
      "\n",
      "  place time 0.01s\n",
      "route...\n",
      "  pass 1, 0 shared.\n",
      "\n",
      "After routing:\n",
      "span_4     5 / 6944\n",
      "span_12    1 / 1440\n",
      "\n",
      "  route time 0.01s\n",
      "write_txt build/mantle_counter.txt...\n"
     ]
    }
   ],
   "source": [
    "%%bash\n",
    "yosys -p 'synth_ice40 -top main -blif build/mantle_counter.blif' build/mantle_counter.v\n",
    "arachne-pnr -d 1k -o build/mantle_counter.txt -p build/mantle_counter.pcf build/mantle_counter.blif\n",
    "icepack build/mantle_counter.txt build/mantle_counter.bin\n",
    "icetime -tmd hx1k build/mantle_counter.txt"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "collapsed": true
   },
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.1"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
