Fitter report for CNT32
Sat May 13 11:49:11 2023
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Ignored Assignments
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Bidir Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. PLL Summary
 19. PLL Usage
 20. I/O Assignment Warnings
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Fitter RAM Summary
 27. |TOP|sinrom:inst16|altsyncram:altsyncram_component|altsyncram_6t91:auto_generated|ALTSYNCRAM
 28. Routing Usage Summary
 29. LAB Logic Elements
 30. LAB-wide Signals
 31. LAB Signals Sourced
 32. LAB Signals Sourced Out
 33. LAB Distinct Inputs
 34. I/O Rules Summary
 35. I/O Rules Details
 36. I/O Rules Matrix
 37. Fitter Device Options
 38. Operating Settings and Conditions
 39. Estimated Delay Added for Hold Timing Summary
 40. Estimated Delay Added for Hold Timing Details
 41. Fitter Messages
 42. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Sat May 13 11:49:10 2023           ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Revision Name                      ; CNT32                                           ;
; Top-level Entity Name              ; TOP                                             ;
; Family                             ; Cyclone IV E                                    ;
; Device                             ; EP4CE6E22C8                                     ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 481 / 6,272 ( 8 % )                             ;
;     Total combinational functions  ; 371 / 6,272 ( 6 % )                             ;
;     Dedicated logic registers      ; 353 / 6,272 ( 6 % )                             ;
; Total registers                    ; 353                                             ;
; Total pins                         ; 78 / 92 ( 85 % )                                ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 38,912 / 276,480 ( 14 % )                       ;
; Embedded Multiplier 9-bit elements ; 0 / 30 ( 0 % )                                  ;
; Total PLLs                         ; 1 / 2 ( 50 % )                                  ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; EP4CE6E22C8                           ;                                       ;
; Maximum processors allowed for parallel compilation                ; All                                   ;                                       ;
; Minimum Core Junction Temperature                                  ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                  ; 85                                    ;                                       ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                ; 2.5 V                                 ;                                       ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.09        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.8%      ;
;     Processors 3-6         ;   1.7%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                              ;
+-------------+----------------+--------------+-------------------+---------------+----------------+
; Name        ; Ignored Entity ; Ignored From ; Ignored To        ; Ignored Value ; Ignored Source ;
+-------------+----------------+--------------+-------------------+---------------+----------------+
; Virtual Pin ; TOP            ;              ; DATA1             ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATA1[0]          ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATA1[10]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATA1[11]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATA1[12]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATA1[13]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATA1[14]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATA1[15]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATA1[16]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATA1[17]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATA1[18]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATA1[19]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATA1[1]          ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATA1[20]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATA1[21]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATA1[22]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATA1[23]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATA1[24]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATA1[25]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATA1[26]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATA1[27]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATA1[28]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATA1[29]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATA1[2]          ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATA1[30]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATA1[31]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATA1[3]          ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATA1[4]          ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATA1[5]          ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATA1[6]          ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATA1[7]          ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATA1[8]          ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATA1[9]          ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATA2             ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATA2[0]          ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATA2[10]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATA2[11]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATA2[12]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATA2[13]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATA2[14]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATA2[15]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATA2[16]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATA2[17]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATA2[18]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATA2[19]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATA2[1]          ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATA2[20]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATA2[21]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATA2[22]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATA2[23]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATA2[24]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATA2[25]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATA2[26]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATA2[27]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATA2[28]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATA2[29]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATA2[2]          ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATA2[30]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATA2[31]         ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATA2[3]          ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATA2[4]          ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATA2[5]          ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATA2[6]          ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATA2[7]          ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATA2[8]          ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATA2[9]          ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATAOUT           ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATAOUT[0]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATAOUT[0]$latch  ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATAOUT[0]_171    ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATAOUT[10]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATAOUT[10]$latch ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATAOUT[11]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATAOUT[11]$latch ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATAOUT[12]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATAOUT[12]$latch ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATAOUT[13]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATAOUT[13]$latch ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATAOUT[14]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATAOUT[14]$latch ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATAOUT[15]       ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATAOUT[15]$latch ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATAOUT[1]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATAOUT[1]$latch  ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATAOUT[2]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATAOUT[2]$latch  ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATAOUT[3]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATAOUT[3]$latch  ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATAOUT[4]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATAOUT[4]$latch  ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATAOUT[5]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATAOUT[5]$latch  ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATAOUT[6]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATAOUT[6]$latch  ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATAOUT[7]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATAOUT[7]$latch  ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATAOUT[8]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATAOUT[8]$latch  ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATAOUT[9]        ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; DATAOUT[9]$latch  ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; Equal0            ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; Equal1            ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; Equal2            ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; Equal3            ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; Selector0         ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; Selector10        ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; Selector11        ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; Selector12        ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; Selector13        ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; Selector14        ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; Selector15        ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; Selector16        ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; Selector2         ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; Selector3         ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; Selector4         ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; Selector5         ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; Selector6         ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; Selector7         ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; Selector8         ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; Selector9         ; ON            ; QSF Assignment ;
; Virtual Pin ; TOP            ;              ; WideNor0          ; ON            ; QSF Assignment ;
+-------------+----------------+--------------+-------------------+---------------+----------------+


+--------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                     ;
+---------------------+--------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]      ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+--------------------+----------------------------+--------------------------+
; Placement (by node) ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 950 ) ; 0.00 % ( 0 / 950 )         ; 0.00 % ( 0 / 950 )       ;
;     -- Achieved     ; 0.00 % ( 0 / 950 ) ; 0.00 % ( 0 / 950 )         ; 0.00 % ( 0 / 950 )       ;
;                     ;                    ;                            ;                          ;
; Routing (by net)    ;                    ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )   ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+--------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 939 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 11 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in F:/competition/EE/demo/comp/STM32_FPGA/output_files/CNT32.pin.


+-------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                           ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Total logic elements                        ; 481 / 6,272 ( 8 % )       ;
;     -- Combinational with no register       ; 128                       ;
;     -- Register only                        ; 110                       ;
;     -- Combinational with a register        ; 243                       ;
;                                             ;                           ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 131                       ;
;     -- 3 input functions                    ; 145                       ;
;     -- <=2 input functions                  ; 95                        ;
;     -- Register only                        ; 110                       ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 272                       ;
;     -- arithmetic mode                      ; 99                        ;
;                                             ;                           ;
; Total registers*                            ; 353 / 6,684 ( 5 % )       ;
;     -- Dedicated logic registers            ; 353 / 6,272 ( 6 % )       ;
;     -- I/O registers                        ; 0 / 412 ( 0 % )           ;
;                                             ;                           ;
; Total LABs:  partially or completely used   ; 50 / 392 ( 13 % )         ;
; Virtual pins                                ; 0                         ;
; I/O pins                                    ; 78 / 92 ( 85 % )          ;
;     -- Clock pins                           ; 1 / 3 ( 33 % )            ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )             ;
;                                             ;                           ;
; M9Ks                                        ; 6 / 30 ( 20 % )           ;
; Total block memory bits                     ; 38,912 / 276,480 ( 14 % ) ;
; Total block memory implementation bits      ; 55,296 / 276,480 ( 20 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )            ;
; PLLs                                        ; 1 / 2 ( 50 % )            ;
; Global signals                              ; 6                         ;
;     -- Global clocks                        ; 6 / 10 ( 60 % )           ;
; JTAGs                                       ; 0 / 1 ( 0 % )             ;
; CRC blocks                                  ; 0 / 1 ( 0 % )             ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )             ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )             ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )             ;
; Average interconnect usage (total/H/V)      ; 2.4% / 2.4% / 2.3%        ;
; Peak interconnect usage (total/H/V)         ; 6.5% / 6.8% / 6.0%        ;
; Maximum fan-out                             ; 122                       ;
; Highest non-global fan-out                  ; 103                       ;
; Total fan-out                               ; 2429                      ;
; Average fan-out                             ; 2.40                      ;
+---------------------------------------------+---------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+---------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                       ;
+---------------------------------------------+--------------------+--------------------------------+
; Statistic                                   ; Top                ; hard_block:auto_generated_inst ;
+---------------------------------------------+--------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                ; Low                            ;
;                                             ;                    ;                                ;
; Total logic elements                        ; 481 / 6272 ( 8 % ) ; 0 / 6272 ( 0 % )               ;
;     -- Combinational with no register       ; 128                ; 0                              ;
;     -- Register only                        ; 110                ; 0                              ;
;     -- Combinational with a register        ; 243                ; 0                              ;
;                                             ;                    ;                                ;
; Logic element usage by number of LUT inputs ;                    ;                                ;
;     -- 4 input functions                    ; 131                ; 0                              ;
;     -- 3 input functions                    ; 145                ; 0                              ;
;     -- <=2 input functions                  ; 95                 ; 0                              ;
;     -- Register only                        ; 110                ; 0                              ;
;                                             ;                    ;                                ;
; Logic elements by mode                      ;                    ;                                ;
;     -- normal mode                          ; 272                ; 0                              ;
;     -- arithmetic mode                      ; 99                 ; 0                              ;
;                                             ;                    ;                                ;
; Total registers                             ; 353                ; 0                              ;
;     -- Dedicated logic registers            ; 353 / 6272 ( 6 % ) ; 0 / 6272 ( 0 % )               ;
;     -- I/O registers                        ; 0                  ; 0                              ;
;                                             ;                    ;                                ;
; Total LABs:  partially or completely used   ; 50 / 392 ( 13 % )  ; 0 / 392 ( 0 % )                ;
;                                             ;                    ;                                ;
; Virtual pins                                ; 0                  ; 0                              ;
; I/O pins                                    ; 78                 ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )     ; 0 / 30 ( 0 % )                 ;
; Total memory bits                           ; 38912              ; 0                              ;
; Total RAM block bits                        ; 55296              ; 0                              ;
; PLL                                         ; 0 / 2 ( 0 % )      ; 1 / 2 ( 50 % )                 ;
; M9K                                         ; 6 / 30 ( 20 % )    ; 0 / 30 ( 0 % )                 ;
; Clock control block                         ; 4 / 12 ( 33 % )    ; 2 / 12 ( 16 % )                ;
;                                             ;                    ;                                ;
; Connections                                 ;                    ;                                ;
;     -- Input Connections                    ; 125                ; 1                              ;
;     -- Registered Input Connections         ; 106                ; 0                              ;
;     -- Output Connections                   ; 17                 ; 109                            ;
;     -- Registered Output Connections        ; 0                  ; 0                              ;
;                                             ;                    ;                                ;
; Internal Connections                        ;                    ;                                ;
;     -- Total Connections                    ; 2430               ; 117                            ;
;     -- Registered Connections               ; 970                ; 0                              ;
;                                             ;                    ;                                ;
; External Connections                        ;                    ;                                ;
;     -- Top                                  ; 32                 ; 110                            ;
;     -- hard_block:auto_generated_inst       ; 110                ; 0                              ;
;                                             ;                    ;                                ;
; Partition Interface                         ;                    ;                                ;
;     -- Input Ports                          ; 49                 ; 1                              ;
;     -- Output Ports                         ; 13                 ; 2                              ;
;     -- Bidir Ports                          ; 16                 ; 0                              ;
;                                             ;                    ;                                ;
; Registered Ports                            ;                    ;                                ;
;     -- Registered Input Ports               ; 0                  ; 0                              ;
;     -- Registered Output Ports              ; 0                  ; 0                              ;
;                                             ;                    ;                                ;
; Port Connectivity                           ;                    ;                                ;
;     -- Input Ports driven by GND            ; 0                  ; 0                              ;
;     -- Output Ports driven by GND           ; 0                  ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                  ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                  ; 0                              ;
;     -- Input Ports with no Source           ; 0                  ; 0                              ;
;     -- Output Ports with no Source          ; 0                  ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                  ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                  ; 0                              ;
+---------------------------------------------+--------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                   ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; AD1DATA[0]  ; 100   ; 6        ; 34           ; 17           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; AD1DATA[10] ; 76    ; 5        ; 34           ; 4            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; AD1DATA[11] ; 75    ; 5        ; 34           ; 3            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; AD1DATA[12] ; 74    ; 5        ; 34           ; 2            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; AD1DATA[13] ; 73    ; 5        ; 34           ; 2            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; AD1DATA[1]  ; 99    ; 6        ; 34           ; 17           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; AD1DATA[2]  ; 98    ; 6        ; 34           ; 17           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; AD1DATA[3]  ; 87    ; 5        ; 34           ; 10           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; AD1DATA[4]  ; 86    ; 5        ; 34           ; 9            ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; AD1DATA[5]  ; 85    ; 5        ; 34           ; 9            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; AD1DATA[6]  ; 84    ; 5        ; 34           ; 9            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; AD1DATA[7]  ; 83    ; 5        ; 34           ; 9            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; AD1DATA[8]  ; 80    ; 5        ; 34           ; 7            ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; AD1DATA[9]  ; 77    ; 5        ; 34           ; 4            ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; AD2DATA[0]  ; 124   ; 7        ; 18           ; 24           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; AD2DATA[10] ; 106   ; 6        ; 34           ; 20           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; AD2DATA[11] ; 105   ; 6        ; 34           ; 19           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; AD2DATA[12] ; 104   ; 6        ; 34           ; 18           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; AD2DATA[13] ; 103   ; 6        ; 34           ; 18           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; AD2DATA[1]  ; 121   ; 7        ; 23           ; 24           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; AD2DATA[2]  ; 120   ; 7        ; 23           ; 24           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; AD2DATA[3]  ; 119   ; 7        ; 23           ; 24           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; AD2DATA[4]  ; 115   ; 7        ; 28           ; 24           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; AD2DATA[5]  ; 114   ; 7        ; 28           ; 24           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; AD2DATA[6]  ; 113   ; 7        ; 28           ; 24           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; AD2DATA[7]  ; 112   ; 7        ; 28           ; 24           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; AD2DATA[8]  ; 111   ; 7        ; 30           ; 24           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; AD2DATA[9]  ; 110   ; 7        ; 30           ; 24           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; ADDR[0]     ; 52    ; 3        ; 16           ; 0            ; 7            ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; ADDR[10]    ; 137   ; 8        ; 7            ; 24           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; ADDR[11]    ; 138   ; 8        ; 7            ; 24           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; ADDR[12]    ; 141   ; 8        ; 5            ; 24           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; ADDR[13]    ; 142   ; 8        ; 3            ; 24           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; ADDR[14]    ; 143   ; 8        ; 1            ; 24           ; 0            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; ADDR[15]    ; 144   ; 8        ; 1            ; 24           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; ADDR[1]     ; 53    ; 3        ; 16           ; 0            ; 0            ; 9                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; ADDR[2]     ; 54    ; 4        ; 18           ; 0            ; 21           ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; ADDR[3]     ; 55    ; 4        ; 18           ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; ADDR[4]     ; 127   ; 7        ; 16           ; 24           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; ADDR[5]     ; 129   ; 8        ; 16           ; 24           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; ADDR[6]     ; 132   ; 8        ; 13           ; 24           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; ADDR[7]     ; 133   ; 8        ; 13           ; 24           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; ADDR[8]     ; 135   ; 8        ; 11           ; 24           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; ADDR[9]     ; 136   ; 8        ; 9            ; 24           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; CLK1        ; 128   ; 8        ; 16           ; 24           ; 14           ; 33                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; CS          ; 44    ; 3        ; 5            ; 0            ; 14           ; 6                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; INCLK       ; 23    ; 1        ; 0            ; 11           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; RD          ; 46    ; 3        ; 7            ; 0            ; 0            ; 103                   ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
; WR          ; 49    ; 3        ; 13           ; 0            ; 14           ; 3                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ; no        ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; ADCLK     ; 101   ; 6        ; 34           ; 18           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ADCLK1    ; 126   ; 7        ; 16           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DACLK     ; 71    ; 4        ; 32           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DADATA[0] ; 58    ; 4        ; 21           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DADATA[1] ; 67    ; 4        ; 30           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DADATA[2] ; 69    ; 4        ; 30           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DADATA[3] ; 72    ; 4        ; 32           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DADATA[4] ; 66    ; 4        ; 28           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DADATA[5] ; 68    ; 4        ; 30           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DADATA[6] ; 59    ; 4        ; 23           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DADATA[7] ; 65    ; 4        ; 28           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DADATA[8] ; 60    ; 4        ; 23           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; DADATA[9] ; 64    ; 4        ; 25           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------------------------+
; Name   ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination                ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                   ;
+--------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------------------------+
; DB[0]  ; 1     ; 1        ; 0            ; 23           ; 0            ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; STM32_OUT1:inst20|DB[15]~4 (inverted) ;
; DB[10] ; 33    ; 2        ; 0            ; 6            ; 21           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; STM32_OUT1:inst20|DB[15]~4 (inverted) ;
; DB[11] ; 34    ; 2        ; 0            ; 5            ; 14           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; STM32_OUT1:inst20|DB[15]~4 (inverted) ;
; DB[12] ; 38    ; 3        ; 1            ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; STM32_OUT1:inst20|DB[15]~4 (inverted) ;
; DB[13] ; 39    ; 3        ; 1            ; 0            ; 14           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; STM32_OUT1:inst20|DB[15]~4 (inverted) ;
; DB[14] ; 42    ; 3        ; 3            ; 0            ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; STM32_OUT1:inst20|DB[15]~4 (inverted) ;
; DB[15] ; 43    ; 3        ; 5            ; 0            ; 21           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; STM32_OUT1:inst20|DB[15]~4 (inverted) ;
; DB[1]  ; 2     ; 1        ; 0            ; 23           ; 7            ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; STM32_OUT1:inst20|DB[15]~4 (inverted) ;
; DB[2]  ; 3     ; 1        ; 0            ; 23           ; 14           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; STM32_OUT1:inst20|DB[15]~4 (inverted) ;
; DB[3]  ; 7     ; 1        ; 0            ; 21           ; 7            ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; STM32_OUT1:inst20|DB[15]~4 (inverted) ;
; DB[4]  ; 10    ; 1        ; 0            ; 18           ; 14           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; STM32_OUT1:inst20|DB[15]~4 (inverted) ;
; DB[5]  ; 11    ; 1        ; 0            ; 18           ; 21           ; 3                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; STM32_OUT1:inst20|DB[15]~4 (inverted) ;
; DB[6]  ; 28    ; 2        ; 0            ; 9            ; 7            ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; STM32_OUT1:inst20|DB[15]~4 (inverted) ;
; DB[7]  ; 30    ; 2        ; 0            ; 8            ; 14           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; STM32_OUT1:inst20|DB[15]~4 (inverted) ;
; DB[8]  ; 31    ; 2        ; 0            ; 7            ; 0            ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; STM32_OUT1:inst20|DB[15]~4 (inverted) ;
; DB[9]  ; 32    ; 2        ; 0            ; 6            ; 14           ; 2                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; User                 ; 0 pF                 ; STM32_OUT1:inst20|DB[15]~4 (inverted) ;
+--------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+----------------------+----------------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; 6        ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; 8        ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; 9        ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 12       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; 13       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; 14       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 21       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; 86       ; DIFFIO_R7n, DEV_OE          ; Use as regular IO        ; AD1DATA[4]              ; Dual Purpose Pin          ;
; 87       ; DIFFIO_R7p, DEV_CLRn        ; Use as regular IO        ; AD1DATA[3]              ; Dual Purpose Pin          ;
; 92       ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; 94       ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 96       ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 98       ; DIFFIO_R4n, INIT_DONE       ; Use as regular IO        ; AD1DATA[2]              ; Dual Purpose Pin          ;
; 99       ; DIFFIO_R4p, CRC_ERROR       ; Use as regular IO        ; AD1DATA[1]              ; Dual Purpose Pin          ;
; 101      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ADCLK                   ; Dual Purpose Pin          ;
; 103      ; DIFFIO_R3p, CLKUSR          ; Use as regular IO        ; AD2DATA[13]             ; Dual Purpose Pin          ;
; 132      ; DIFFIO_T10n, DATA2          ; Use as regular IO        ; ADDR[6]                 ; Dual Purpose Pin          ;
; 133      ; DIFFIO_T10p, DATA3          ; Use as regular IO        ; ADDR[7]                 ; Dual Purpose Pin          ;
; 137      ; DATA5                       ; Use as regular IO        ; ADDR[10]                ; Dual Purpose Pin          ;
; 138      ; DATA6                       ; Use as regular IO        ; ADDR[11]                ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1        ; 11 / 11 ( 100 % ) ; 2.5V          ; --           ;
; 2        ; 6 / 8 ( 75 % )    ; 2.5V          ; --           ;
; 3        ; 9 / 11 ( 82 % )   ; 2.5V          ; --           ;
; 4        ; 13 / 14 ( 93 % )  ; 2.5V          ; --           ;
; 5        ; 11 / 13 ( 85 % )  ; 2.5V          ; --           ;
; 6        ; 8 / 10 ( 80 % )   ; 2.5V          ; --           ;
; 7        ; 12 / 13 ( 92 % )  ; 2.5V          ; --           ;
; 8        ; 12 / 12 ( 100 % ) ; 2.5V          ; --           ;
+----------+-------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; DB[0]                                                     ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 2        ; 1          ; 1        ; DB[1]                                                     ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 3        ; 2          ; 1        ; DB[2]                                                     ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 4        ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 5        ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 6        ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 7        ; 6          ; 1        ; DB[3]                                                     ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 8        ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 9        ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 13         ; 1        ; DB[4]                                                     ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 11       ; 14         ; 1        ; DB[5]                                                     ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 12       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 13       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 14       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 18         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 16       ; 19         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 17       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 18       ; 20         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 19       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 21         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; 21       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 23       ; 24         ; 1        ; INCLK                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 24       ; 25         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 25       ; 26         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 26       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 27       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 31         ; 2        ; DB[6]                                                     ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 29       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 30       ; 34         ; 2        ; DB[7]                                                     ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 31       ; 36         ; 2        ; DB[8]                                                     ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 32       ; 39         ; 2        ; DB[9]                                                     ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 33       ; 40         ; 2        ; DB[10]                                                    ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 34       ; 41         ; 2        ; DB[11]                                                    ; bidir  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 35       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ; 45         ; 3        ; DB[12]                                                    ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 39       ; 46         ; 3        ; DB[13]                                                    ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 40       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 41       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 42       ; 52         ; 3        ; DB[14]                                                    ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 43       ; 53         ; 3        ; DB[15]                                                    ; bidir  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 44       ; 54         ; 3        ; CS                                                        ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 45       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 46       ; 58         ; 3        ; RD                                                        ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 47       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 68         ; 3        ; WR                                                        ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 50       ; 69         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 51       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 52       ; 72         ; 3        ; ADDR[0]                                                   ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 53       ; 73         ; 3        ; ADDR[1]                                                   ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 54       ; 74         ; 4        ; ADDR[2]                                                   ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 55       ; 75         ; 4        ; ADDR[3]                                                   ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 56       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 57       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 58       ; 80         ; 4        ; DADATA[0]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 59       ; 83         ; 4        ; DADATA[6]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 60       ; 84         ; 4        ; DADATA[8]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 61       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 63       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ; 89         ; 4        ; DADATA[9]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 65       ; 90         ; 4        ; DADATA[7]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 66       ; 93         ; 4        ; DADATA[4]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 67       ; 94         ; 4        ; DADATA[1]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 68       ; 96         ; 4        ; DADATA[5]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 69       ; 97         ; 4        ; DADATA[2]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 70       ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 71       ; 99         ; 4        ; DACLK                                                     ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 72       ; 100        ; 4        ; DADATA[3]                                                 ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; 73       ; 102        ; 5        ; AD1DATA[13]                                               ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 74       ; 103        ; 5        ; AD1DATA[12]                                               ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 75       ; 104        ; 5        ; AD1DATA[11]                                               ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 76       ; 106        ; 5        ; AD1DATA[10]                                               ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 77       ; 107        ; 5        ; AD1DATA[9]                                                ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 78       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 79       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 80       ; 113        ; 5        ; AD1DATA[8]                                                ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 81       ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 82       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 117        ; 5        ; AD1DATA[7]                                                ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 84       ; 118        ; 5        ; AD1DATA[6]                                                ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 85       ; 119        ; 5        ; AD1DATA[5]                                                ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 86       ; 120        ; 5        ; AD1DATA[4]                                                ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 87       ; 121        ; 5        ; AD1DATA[3]                                                ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 88       ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 89       ; 126        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 90       ; 127        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 91       ; 128        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 92       ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 93       ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 94       ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 96       ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 136        ; 6        ; AD1DATA[2]                                                ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 99       ; 137        ; 6        ; AD1DATA[1]                                                ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 100      ; 138        ; 6        ; AD1DATA[0]                                                ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 101      ; 139        ; 6        ; ADCLK                                                     ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 102      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 103      ; 140        ; 6        ; AD2DATA[13]                                               ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 104      ; 141        ; 6        ; AD2DATA[12]                                               ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 105      ; 142        ; 6        ; AD2DATA[11]                                               ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 106      ; 146        ; 6        ; AD2DATA[10]                                               ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 107      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ; 152        ; 7        ; AD2DATA[9]                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 111      ; 154        ; 7        ; AD2DATA[8]                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 112      ; 155        ; 7        ; AD2DATA[7]                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 113      ; 156        ; 7        ; AD2DATA[6]                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 114      ; 157        ; 7        ; AD2DATA[5]                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 115      ; 158        ; 7        ; AD2DATA[4]                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 116      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 118      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 119      ; 163        ; 7        ; AD2DATA[3]                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 120      ; 164        ; 7        ; AD2DATA[2]                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 121      ; 165        ; 7        ; AD2DATA[1]                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 122      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 123      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ; 173        ; 7        ; AD2DATA[0]                                                ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 125      ; 174        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 126      ; 175        ; 7        ; ADCLK1                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 127      ; 176        ; 7        ; ADDR[4]                                                   ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 128      ; 177        ; 8        ; CLK1                                                      ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 129      ; 178        ; 8        ; ADDR[5]                                                   ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 130      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 132      ; 181        ; 8        ; ADDR[6]                                                   ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 133      ; 182        ; 8        ; ADDR[7]                                                   ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 134      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 135      ; 185        ; 8        ; ADDR[8]                                                   ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 136      ; 187        ; 8        ; ADDR[9]                                                   ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 137      ; 190        ; 8        ; ADDR[10]                                                  ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 138      ; 191        ; 8        ; ADDR[11]                                                  ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 139      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 140      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 195        ; 8        ; ADDR[12]                                                  ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 142      ; 201        ; 8        ; ADDR[13]                                                  ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 143      ; 202        ; 8        ; ADDR[14]                                                  ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 144      ; 203        ; 8        ; ADDR[15]                                                  ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; EPAD     ;            ;          ; GND                                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                          ;
+-------------------------------+----------------------------------------------------------------------+
; Name                          ; TYPLL:inst3|altpll:altpll_component|TYPLL_altpll:auto_generated|pll1 ;
+-------------------------------+----------------------------------------------------------------------+
; SDC pin name                  ; inst3|altpll_component|auto_generated|pll1                           ;
; PLL mode                      ; Normal                                                               ;
; Compensate clock              ; clock0                                                               ;
; Compensated input/output pins ; --                                                                   ;
; Switchover type               ; --                                                                   ;
; Input frequency 0             ; 50.0 MHz                                                             ;
; Input frequency 1             ; --                                                                   ;
; Nominal PFD frequency         ; 50.0 MHz                                                             ;
; Nominal VCO frequency         ; 300.0 MHz                                                            ;
; VCO post scale K counter      ; 2                                                                    ;
; VCO frequency control         ; Auto                                                                 ;
; VCO phase shift step          ; 416 ps                                                               ;
; VCO multiply                  ; --                                                                   ;
; VCO divide                    ; --                                                                   ;
; Freq min lock                 ; 50.01 MHz                                                            ;
; Freq max lock                 ; 108.37 MHz                                                           ;
; M VCO Tap                     ; 0                                                                    ;
; M Initial                     ; 1                                                                    ;
; M value                       ; 6                                                                    ;
; N value                       ; 1                                                                    ;
; Charge pump current           ; setting 1                                                            ;
; Loop filter resistance        ; setting 27                                                           ;
; Loop filter capacitance       ; setting 0                                                            ;
; Bandwidth                     ; 1.03 MHz to 1.97 MHz                                                 ;
; Bandwidth type                ; Medium                                                               ;
; Real time reconfigurable      ; Off                                                                  ;
; Scan chain MIF file           ; --                                                                   ;
; Preserve PLL counter order    ; Off                                                                  ;
; PLL location                  ; PLL_1                                                                ;
; Inclk0 signal                 ; INCLK                                                                ;
; Inclk1 signal                 ; --                                                                   ;
; Inclk0 signal type            ; Dedicated Pin                                                        ;
; Inclk1 signal type            ; --                                                                   ;
+-------------------------------+----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                     ;
+----------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+-------------+---------------+---------+---------+---------------------------------------------------+
; Name                                                                             ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low  ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                      ;
+----------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+-------------+---------------+---------+---------+---------------------------------------------------+
; TYPLL:inst3|altpll:altpll_component|TYPLL_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 3    ; 1   ; 150.0 MHz        ; 0 (0 ps)    ; 22.50 (416 ps)   ; 50/50      ; C0      ; 2             ; 1/1 Even    ; --            ; 1       ; 0       ; inst3|altpll_component|auto_generated|pll1|clk[0] ;
; TYPLL:inst3|altpll:altpll_component|TYPLL_altpll:auto_generated|wire_pll1_clk[1] ; clock1       ; 6    ; 293 ; 1.02 MHz         ; 0 (0 ps)    ; 0.15 (416 ps)    ; 50/50      ; C1      ; 293           ; 147/146 Odd ; --            ; 1       ; 0       ; inst3|altpll_component|auto_generated|pll1|clk[1] ;
+----------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+-------------+---------------+---------+---------+---------------------------------------------------+


+--------------------------------------------------+
; I/O Assignment Warnings                          ;
+-----------+--------------------------------------+
; Pin Name  ; Reason                               ;
+-----------+--------------------------------------+
; ADCLK     ; Missing drive strength and slew rate ;
; ADCLK1    ; Missing drive strength and slew rate ;
; DACLK     ; Missing drive strength and slew rate ;
; DADATA[9] ; Missing drive strength and slew rate ;
; DADATA[8] ; Missing drive strength and slew rate ;
; DADATA[7] ; Missing drive strength and slew rate ;
; DADATA[6] ; Missing drive strength and slew rate ;
; DADATA[5] ; Missing drive strength and slew rate ;
; DADATA[4] ; Missing drive strength and slew rate ;
; DADATA[3] ; Missing drive strength and slew rate ;
; DADATA[2] ; Missing drive strength and slew rate ;
; DADATA[1] ; Missing drive strength and slew rate ;
; DADATA[0] ; Missing drive strength and slew rate ;
; DB[15]    ; Missing drive strength and slew rate ;
; DB[14]    ; Missing drive strength and slew rate ;
; DB[13]    ; Missing drive strength and slew rate ;
; DB[12]    ; Missing drive strength and slew rate ;
; DB[11]    ; Missing drive strength and slew rate ;
; DB[10]    ; Missing drive strength and slew rate ;
; DB[9]     ; Missing drive strength and slew rate ;
; DB[8]     ; Missing drive strength and slew rate ;
; DB[7]     ; Missing drive strength and slew rate ;
; DB[6]     ; Missing drive strength and slew rate ;
; DB[5]     ; Missing drive strength and slew rate ;
; DB[4]     ; Missing drive strength and slew rate ;
; DB[3]     ; Missing drive strength and slew rate ;
; DB[2]     ; Missing drive strength and slew rate ;
; DB[1]     ; Missing drive strength and slew rate ;
; DB[0]     ; Missing drive strength and slew rate ;
; DACLK     ; Missing location assignment          ;
; DADATA[9] ; Missing location assignment          ;
; DADATA[8] ; Missing location assignment          ;
; DADATA[7] ; Missing location assignment          ;
; DADATA[6] ; Missing location assignment          ;
; DADATA[5] ; Missing location assignment          ;
; DADATA[4] ; Missing location assignment          ;
; DADATA[3] ; Missing location assignment          ;
; DADATA[2] ; Missing location assignment          ;
; DADATA[1] ; Missing location assignment          ;
; DADATA[0] ; Missing location assignment          ;
+-----------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                   ; Entity Name        ; Library Name ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; |TOP                                      ; 481 (1)     ; 353 (1)                   ; 0 (0)         ; 38912       ; 6    ; 0            ; 0       ; 0         ; 78   ; 0            ; 128 (0)      ; 110 (0)           ; 243 (0)          ; |TOP                                                                                                                  ; TOP                ; work         ;
;    |CNT10:inst5|                          ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |TOP|CNT10:inst5                                                                                                      ; CNT10              ; work         ;
;    |CNT32:inst|                           ; 65 (65)     ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 64 (64)          ; |TOP|CNT32:inst                                                                                                       ; CNT32              ; work         ;
;    |FREQ_DEV:inst9|                       ; 64 (64)     ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 64 (64)          ; |TOP|FREQ_DEV:inst9                                                                                                   ; FREQ_DEV           ; work         ;
;    |FREQ_WORD:inst7|                      ; 35 (35)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 32 (32)          ; |TOP|FREQ_WORD:inst7                                                                                                  ; FREQ_WORD          ; work         ;
;    |STM32_IN:inst1|                       ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 4 (4)            ; |TOP|STM32_IN:inst1                                                                                                   ; STM32_IN           ; work         ;
;    |STM32_OUT1:inst20|                    ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |TOP|STM32_OUT1:inst20                                                                                                ; STM32_OUT1         ; work         ;
;    |STM32_OUT2:inst21|                    ; 21 (21)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (21)      ; 0 (0)             ; 0 (0)            ; |TOP|STM32_OUT2:inst21                                                                                                ; STM32_OUT2         ; work         ;
;    |STM32_OUT:inst19|                     ; 63 (63)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 62 (62)      ; 0 (0)             ; 1 (1)            ; |TOP|STM32_OUT:inst19                                                                                                 ; STM32_OUT          ; work         ;
;    |TYFIFO:inst4|                         ; 122 (0)     ; 107 (0)                   ; 0 (0)         ; 14336       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 54 (0)            ; 53 (0)           ; |TOP|TYFIFO:inst4                                                                                                     ; TYFIFO             ; work         ;
;       |dcfifo:dcfifo_component|           ; 122 (0)     ; 107 (0)                   ; 0 (0)         ; 14336       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 54 (0)            ; 53 (0)           ; |TOP|TYFIFO:inst4|dcfifo:dcfifo_component                                                                             ; dcfifo             ; work         ;
;          |dcfifo_30f1:auto_generated|     ; 122 (36)    ; 107 (33)                  ; 0 (0)         ; 14336       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (1)       ; 54 (28)           ; 53 (5)           ; |TOP|TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated                                                  ; dcfifo_30f1        ; work         ;
;             |a_graycounter_07c:wrptr_g1p| ; 22 (22)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 18 (18)          ; |TOP|TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_07c:wrptr_g1p                      ; a_graycounter_07c  ; work         ;
;             |a_graycounter_4p6:rdptr_g1p| ; 24 (24)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 16 (16)          ; |TOP|TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_4p6:rdptr_g1p                      ; a_graycounter_4p6  ; work         ;
;             |alt_synch_pipe_qal:rs_dgwp|  ; 22 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (0)            ; 7 (0)            ; |TOP|TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp                       ; alt_synch_pipe_qal ; work         ;
;                |dffpipe_b09:dffpipe12|    ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (15)           ; 7 (7)            ; |TOP|TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12 ; dffpipe_b09        ; work         ;
;             |alt_synch_pipe_ral:ws_dgrp|  ; 22 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (0)            ; 11 (0)           ; |TOP|TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_ral:ws_dgrp                       ; alt_synch_pipe_ral ; work         ;
;                |dffpipe_c09:dffpipe15|    ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (11)           ; 11 (11)          ; |TOP|TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15 ; dffpipe_c09        ; work         ;
;             |altsyncram_ge41:fifo_ram|    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 14336       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TOP|TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|altsyncram_ge41:fifo_ram                         ; altsyncram_ge41    ; work         ;
;             |cmpr_o76:rdempty_eq_comp|    ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |TOP|TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|cmpr_o76:rdempty_eq_comp                         ; cmpr_o76           ; work         ;
;             |cmpr_o76:wrfull_eq_comp|     ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |TOP|TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|cmpr_o76:wrfull_eq_comp                          ; cmpr_o76           ; work         ;
;    |TYPLL:inst3|                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TOP|TYPLL:inst3                                                                                                      ; TYPLL              ; work         ;
;       |altpll:altpll_component|           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TOP|TYPLL:inst3|altpll:altpll_component                                                                              ; altpll             ; work         ;
;          |TYPLL_altpll:auto_generated|    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TOP|TYPLL:inst3|altpll:altpll_component|TYPLL_altpll:auto_generated                                                  ; TYPLL_altpll       ; work         ;
;    |fifo0:inst12|                         ; 124 (0)     ; 107 (0)                   ; 0 (0)         ; 14336       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 56 (0)            ; 52 (0)           ; |TOP|fifo0:inst12                                                                                                     ; fifo0              ; work         ;
;       |dcfifo:dcfifo_component|           ; 124 (0)     ; 107 (0)                   ; 0 (0)         ; 14336       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 56 (0)            ; 52 (0)           ; |TOP|fifo0:inst12|dcfifo:dcfifo_component                                                                             ; dcfifo             ; work         ;
;          |dcfifo_30f1:auto_generated|     ; 124 (34)    ; 107 (33)                  ; 0 (0)         ; 14336       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (1)       ; 56 (25)           ; 52 (5)           ; |TOP|fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated                                                  ; dcfifo_30f1        ; work         ;
;             |a_graycounter_07c:wrptr_g1p| ; 23 (23)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 1 (1)             ; 17 (17)          ; |TOP|fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_07c:wrptr_g1p                      ; a_graycounter_07c  ; work         ;
;             |a_graycounter_4p6:rdptr_g1p| ; 24 (24)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 16 (16)          ; |TOP|fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_4p6:rdptr_g1p                      ; a_graycounter_4p6  ; work         ;
;             |alt_synch_pipe_qal:rs_dgwp|  ; 22 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (0)            ; 6 (0)            ; |TOP|fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp                       ; alt_synch_pipe_qal ; work         ;
;                |dffpipe_b09:dffpipe12|    ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (16)           ; 6 (6)            ; |TOP|fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12 ; dffpipe_b09        ; work         ;
;             |alt_synch_pipe_ral:ws_dgrp|  ; 22 (0)      ; 22 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (0)            ; 8 (0)            ; |TOP|fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_ral:ws_dgrp                       ; alt_synch_pipe_ral ; work         ;
;                |dffpipe_c09:dffpipe15|    ; 22 (22)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 8 (8)            ; |TOP|fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_ral:ws_dgrp|dffpipe_c09:dffpipe15 ; dffpipe_c09        ; work         ;
;             |altsyncram_ge41:fifo_ram|    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 14336       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TOP|fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|altsyncram_ge41:fifo_ram                         ; altsyncram_ge41    ; work         ;
;             |cmpr_o76:rdempty_eq_comp|    ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |TOP|fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|cmpr_o76:rdempty_eq_comp                         ; cmpr_o76           ; work         ;
;             |cmpr_o76:wrfull_eq_comp|     ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |TOP|fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|cmpr_o76:wrfull_eq_comp                          ; cmpr_o76           ; work         ;
;    |sinrom:inst16|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 10240       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TOP|sinrom:inst16                                                                                                    ; sinrom             ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 10240       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TOP|sinrom:inst16|altsyncram:altsyncram_component                                                                    ; altsyncram         ; work         ;
;          |altsyncram_6t91:auto_generated| ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 10240       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |TOP|sinrom:inst16|altsyncram:altsyncram_component|altsyncram_6t91:auto_generated                                     ; altsyncram_6t91    ; work         ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                         ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+
; Name        ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+
; ADCLK       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; ADCLK1      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DACLK       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DADATA[9]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DADATA[8]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DADATA[7]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DADATA[6]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DADATA[5]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DADATA[4]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DADATA[3]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DADATA[2]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DADATA[1]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DADATA[0]   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; DB[15]      ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; DB[14]      ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; DB[13]      ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; DB[12]      ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; DB[11]      ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; DB[10]      ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; DB[9]       ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; DB[8]       ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; DB[7]       ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; DB[6]       ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; DB[5]       ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; DB[4]       ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; DB[3]       ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; DB[2]       ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; DB[1]       ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; DB[0]       ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; INCLK       ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; ADDR[15]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ADDR[14]    ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; ADDR[13]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ADDR[12]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ADDR[11]    ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; ADDR[10]    ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ADDR[9]     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ADDR[8]     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ADDR[7]     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ADDR[6]     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ADDR[5]     ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; ADDR[4]     ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; ADDR[3]     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ADDR[0]     ; Input    ; (6) 1314 ps   ; (0) 0 ps      ; --                    ; --  ; --   ;
; ADDR[2]     ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; ADDR[1]     ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; CS          ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; RD          ; Input    ; (0) 0 ps      ; (6) 1314 ps   ; --                    ; --  ; --   ;
; WR          ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; CLK1        ; Input    ; --            ; (0) 0 ps      ; --                    ; --  ; --   ;
; AD2DATA[13] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; AD1DATA[13] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; AD2DATA[12] ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; AD1DATA[12] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; AD2DATA[11] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; AD1DATA[11] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; AD2DATA[10] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; AD1DATA[10] ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; AD2DATA[9]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; AD1DATA[9]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; AD2DATA[8]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; AD1DATA[8]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; AD2DATA[7]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; AD1DATA[7]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; AD2DATA[6]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; AD1DATA[6]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; AD2DATA[5]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; AD1DATA[5]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; AD2DATA[4]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; AD1DATA[4]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; AD2DATA[3]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; AD1DATA[3]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; AD2DATA[2]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; AD1DATA[2]  ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; AD2DATA[1]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; AD1DATA[1]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; AD1DATA[0]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; AD2DATA[0]  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+-------------+----------+---------------+---------------+-----------------------+-----+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                 ; Pad To Core Index ; Setting ;
+-------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; DB[15]                                                                                                                              ;                   ;         ;
;      - FREQ_WORD:inst7|OUTH[15]                                                                                                     ; 0                 ; 6       ;
;      - FREQ_WORD:inst7|OUTL[15]                                                                                                     ; 0                 ; 6       ;
; DB[14]                                                                                                                              ;                   ;         ;
;      - FREQ_WORD:inst7|OUTH[14]                                                                                                     ; 0                 ; 6       ;
;      - FREQ_WORD:inst7|OUTL[14]                                                                                                     ; 0                 ; 6       ;
; DB[13]                                                                                                                              ;                   ;         ;
;      - FREQ_WORD:inst7|OUTH[13]                                                                                                     ; 0                 ; 6       ;
;      - FREQ_WORD:inst7|OUTL[13]                                                                                                     ; 0                 ; 6       ;
; DB[12]                                                                                                                              ;                   ;         ;
;      - FREQ_WORD:inst7|OUTH[12]                                                                                                     ; 0                 ; 6       ;
;      - FREQ_WORD:inst7|OUTL[12]                                                                                                     ; 0                 ; 6       ;
; DB[11]                                                                                                                              ;                   ;         ;
;      - FREQ_WORD:inst7|OUTH[11]                                                                                                     ; 1                 ; 6       ;
;      - FREQ_WORD:inst7|OUTL[11]                                                                                                     ; 1                 ; 6       ;
; DB[10]                                                                                                                              ;                   ;         ;
;      - FREQ_WORD:inst7|OUTH[10]                                                                                                     ; 1                 ; 6       ;
;      - FREQ_WORD:inst7|OUTL[10]                                                                                                     ; 1                 ; 6       ;
; DB[9]                                                                                                                               ;                   ;         ;
;      - FREQ_WORD:inst7|OUTH[9]                                                                                                      ; 0                 ; 6       ;
;      - FREQ_WORD:inst7|OUTL[9]                                                                                                      ; 0                 ; 6       ;
; DB[8]                                                                                                                               ;                   ;         ;
;      - FREQ_WORD:inst7|OUTH[8]                                                                                                      ; 1                 ; 6       ;
;      - FREQ_WORD:inst7|OUTL[8]                                                                                                      ; 1                 ; 6       ;
; DB[7]                                                                                                                               ;                   ;         ;
;      - FREQ_WORD:inst7|OUTH[7]                                                                                                      ; 1                 ; 6       ;
;      - FREQ_WORD:inst7|OUTL[7]                                                                                                      ; 1                 ; 6       ;
; DB[6]                                                                                                                               ;                   ;         ;
;      - FREQ_WORD:inst7|OUTH[6]                                                                                                      ; 1                 ; 6       ;
;      - FREQ_WORD:inst7|OUTL[6]                                                                                                      ; 1                 ; 6       ;
; DB[5]                                                                                                                               ;                   ;         ;
;      - FREQ_WORD:inst7|OUTH[5]                                                                                                      ; 1                 ; 6       ;
;      - FREQ_WORD:inst7|OUTL[5]                                                                                                      ; 1                 ; 6       ;
;      - STM32_IN:inst1|DBOUT[5]                                                                                                      ; 1                 ; 6       ;
; DB[4]                                                                                                                               ;                   ;         ;
;      - FREQ_WORD:inst7|OUTH[4]                                                                                                      ; 0                 ; 6       ;
;      - FREQ_WORD:inst7|OUTL[4]                                                                                                      ; 0                 ; 6       ;
; DB[3]                                                                                                                               ;                   ;         ;
;      - FREQ_WORD:inst7|OUTH[3]                                                                                                      ; 0                 ; 6       ;
;      - FREQ_WORD:inst7|OUTL[3]                                                                                                      ; 0                 ; 6       ;
;      - STM32_IN:inst1|DBOUT[3]                                                                                                      ; 0                 ; 6       ;
; DB[2]                                                                                                                               ;                   ;         ;
;      - FREQ_WORD:inst7|OUTH[2]                                                                                                      ; 0                 ; 6       ;
;      - FREQ_WORD:inst7|OUTL[2]                                                                                                      ; 0                 ; 6       ;
;      - STM32_IN:inst1|DBOUT[2]                                                                                                      ; 0                 ; 6       ;
; DB[1]                                                                                                                               ;                   ;         ;
;      - FREQ_WORD:inst7|OUTH[1]                                                                                                      ; 1                 ; 6       ;
;      - FREQ_WORD:inst7|OUTL[1]                                                                                                      ; 1                 ; 6       ;
;      - STM32_IN:inst1|DBOUT[1]                                                                                                      ; 1                 ; 6       ;
; DB[0]                                                                                                                               ;                   ;         ;
;      - FREQ_WORD:inst7|OUTH[0]                                                                                                      ; 0                 ; 6       ;
;      - FREQ_WORD:inst7|OUTL[0]                                                                                                      ; 0                 ; 6       ;
;      - STM32_IN:inst1|DBOUT[0]                                                                                                      ; 0                 ; 6       ;
; INCLK                                                                                                                               ;                   ;         ;
; ADDR[15]                                                                                                                            ;                   ;         ;
;      - STM32_OUT2:inst21|Equal1~0                                                                                                   ; 0                 ; 6       ;
; ADDR[14]                                                                                                                            ;                   ;         ;
;      - STM32_OUT2:inst21|Equal1~0                                                                                                   ; 1                 ; 6       ;
; ADDR[13]                                                                                                                            ;                   ;         ;
;      - STM32_OUT2:inst21|Equal1~0                                                                                                   ; 0                 ; 6       ;
; ADDR[12]                                                                                                                            ;                   ;         ;
;      - STM32_OUT2:inst21|Equal1~0                                                                                                   ; 0                 ; 6       ;
; ADDR[11]                                                                                                                            ;                   ;         ;
;      - STM32_OUT2:inst21|Equal1~1                                                                                                   ; 1                 ; 6       ;
; ADDR[10]                                                                                                                            ;                   ;         ;
;      - STM32_OUT2:inst21|Equal1~1                                                                                                   ; 0                 ; 6       ;
; ADDR[9]                                                                                                                             ;                   ;         ;
;      - STM32_OUT2:inst21|Equal1~1                                                                                                   ; 0                 ; 6       ;
; ADDR[8]                                                                                                                             ;                   ;         ;
;      - STM32_OUT2:inst21|Equal1~1                                                                                                   ; 0                 ; 6       ;
; ADDR[7]                                                                                                                             ;                   ;         ;
;      - STM32_OUT2:inst21|Equal1~2                                                                                                   ; 0                 ; 6       ;
; ADDR[6]                                                                                                                             ;                   ;         ;
;      - STM32_OUT2:inst21|Equal1~2                                                                                                   ; 0                 ; 6       ;
; ADDR[5]                                                                                                                             ;                   ;         ;
;      - STM32_OUT2:inst21|Equal1~2                                                                                                   ; 1                 ; 6       ;
; ADDR[4]                                                                                                                             ;                   ;         ;
;      - STM32_OUT2:inst21|Equal1~2                                                                                                   ; 1                 ; 6       ;
; ADDR[3]                                                                                                                             ;                   ;         ;
;      - STM32_IN:inst1|DBOUT[15]~0                                                                                                   ; 0                 ; 6       ;
;      - STM32_OUT2:inst21|Equal1~3                                                                                                   ; 0                 ; 6       ;
; ADDR[0]                                                                                                                             ;                   ;         ;
;      - STM32_OUT:inst19|Selector14~0                                                                                                ; 0                 ; 6       ;
;      - STM32_OUT2:inst21|Equal1~5                                                                                                   ; 0                 ; 6       ;
;      - STM32_OUT1:inst20|Equal1~0                                                                                                   ; 0                 ; 6       ;
;      - FREQ_WORD:inst7|OUTH[15]~0                                                                                                   ; 1                 ; 0       ;
;      - FREQ_WORD:inst7|OUTL[15]~0                                                                                                   ; 1                 ; 0       ;
;      - STM32_IN:inst1|DBOUT[15]~1                                                                                                   ; 1                 ; 0       ;
; ADDR[2]                                                                                                                             ;                   ;         ;
;      - STM32_OUT:inst19|Selector14~0                                                                                                ; 0                 ; 6       ;
;      - STM32_OUT:inst19|Selector14~1                                                                                                ; 0                 ; 6       ;
;      - STM32_OUT:inst19|DATAOUT[15]~14                                                                                              ; 0                 ; 6       ;
;      - STM32_OUT2:inst21|Equal1~3                                                                                                   ; 0                 ; 6       ;
;      - FREQ_WORD:inst7|Equal0~0                                                                                                     ; 0                 ; 6       ;
;      - STM32_IN:inst1|DBOUT[15]~1                                                                                                   ; 0                 ; 6       ;
; ADDR[1]                                                                                                                             ;                   ;         ;
;      - STM32_OUT:inst19|Selector14~0                                                                                                ; 1                 ; 6       ;
;      - STM32_OUT:inst19|Selector14~1                                                                                                ; 1                 ; 6       ;
;      - STM32_OUT:inst19|DATAOUT[15]~14                                                                                              ; 1                 ; 6       ;
;      - STM32_OUT1:inst20|DB[15]~2                                                                                                   ; 1                 ; 6       ;
;      - STM32_OUT2:inst21|DB[15]~0                                                                                                   ; 1                 ; 6       ;
;      - STM32_OUT2:inst21|Equal1~5                                                                                                   ; 1                 ; 6       ;
;      - STM32_OUT1:inst20|Equal1~0                                                                                                   ; 1                 ; 6       ;
;      - FREQ_WORD:inst7|Equal0~0                                                                                                     ; 1                 ; 6       ;
;      - STM32_IN:inst1|DBOUT[15]~2                                                                                                   ; 1                 ; 6       ;
; CS                                                                                                                                  ;                   ;         ;
;      - STM32_OUT:inst19|DATAOUT[15]~15                                                                                              ; 0                 ; 6       ;
;      - STM32_OUT1:inst20|DB[15]~2                                                                                                   ; 0                 ; 6       ;
;      - STM32_OUT2:inst21|DB[15]~0                                                                                                   ; 0                 ; 6       ;
;      - FREQ_WORD:inst7|OUTH[15]~0                                                                                                   ; 0                 ; 6       ;
;      - FREQ_WORD:inst7|OUTL[15]~0                                                                                                   ; 0                 ; 6       ;
;      - STM32_IN:inst1|DBOUT[15]~1                                                                                                   ; 0                 ; 6       ;
; RD                                                                                                                                  ;                   ;         ;
;      - TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|altsyncram_ge41:fifo_ram|ram_block11a0                       ; 0                 ; 0       ;
;      - TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|altsyncram_ge41:fifo_ram|ram_block11a5                       ; 0                 ; 0       ;
;      - fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|altsyncram_ge41:fifo_ram|ram_block11a0                       ; 0                 ; 0       ;
;      - fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|altsyncram_ge41:fifo_ram|ram_block11a5                       ; 0                 ; 0       ;
;      - STM32_OUT:inst19|DATAOUT[15]~15                                                                                              ; 1                 ; 6       ;
;      - STM32_OUT1:inst20|DB[15]~2                                                                                                   ; 1                 ; 6       ;
;      - STM32_OUT2:inst21|DB[15]~0                                                                                                   ; 1                 ; 6       ;
;      - fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|rdptr_g[10]                                                  ; 0                 ; 0       ;
;      - fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[10] ; 0                 ; 0       ;
;      - fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|rdptr_g[8]                                                   ; 0                 ; 0       ;
;      - fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[8]  ; 0                 ; 0       ;
;      - fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|rdptr_g[9]                                                   ; 0                 ; 0       ;
;      - fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[9]  ; 0                 ; 0       ;
;      - fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|rdptr_g[6]                                                   ; 0                 ; 0       ;
;      - fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[6]  ; 0                 ; 0       ;
;      - fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|rdptr_g[7]                                                   ; 0                 ; 0       ;
;      - fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[7]  ; 0                 ; 0       ;
;      - fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|rdptr_g[4]                                                   ; 0                 ; 0       ;
;      - fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[4]  ; 0                 ; 0       ;
;      - fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|rdptr_g[5]                                                   ; 0                 ; 0       ;
;      - fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[5]  ; 0                 ; 0       ;
;      - fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|rdptr_g[2]                                                   ; 0                 ; 0       ;
;      - fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[2]  ; 0                 ; 0       ;
;      - fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|rdptr_g[1]                                                   ; 0                 ; 0       ;
;      - fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[1]  ; 0                 ; 0       ;
;      - fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|rdptr_g[3]                                                   ; 0                 ; 0       ;
;      - fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[3]  ; 0                 ; 0       ;
;      - fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|rdptr_g[0]                                                   ; 0                 ; 0       ;
;      - fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[0]  ; 0                 ; 0       ;
;      - fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a0                       ; 0                 ; 0       ;
;      - fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a1                       ; 0                 ; 0       ;
;      - fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a2                       ; 0                 ; 0       ;
;      - fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a3                       ; 0                 ; 0       ;
;      - fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a4                       ; 0                 ; 0       ;
;      - fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a5                       ; 0                 ; 0       ;
;      - fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a6                       ; 0                 ; 0       ;
;      - fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a7                       ; 0                 ; 0       ;
;      - fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a8                       ; 0                 ; 0       ;
;      - fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a9                       ; 0                 ; 0       ;
;      - fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a10                      ; 0                 ; 0       ;
;      - TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|rdptr_g[10]                                                  ; 0                 ; 0       ;
;      - TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[10] ; 0                 ; 0       ;
;      - TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|rdptr_g[8]                                                   ; 0                 ; 0       ;
;      - TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[8]  ; 0                 ; 0       ;
;      - TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|rdptr_g[9]                                                   ; 0                 ; 0       ;
;      - TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[9]  ; 0                 ; 0       ;
;      - TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|rdptr_g[6]                                                   ; 0                 ; 0       ;
;      - TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[6]  ; 0                 ; 0       ;
;      - TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|rdptr_g[7]                                                   ; 0                 ; 0       ;
;      - TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[7]  ; 0                 ; 0       ;
;      - TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|rdptr_g[4]                                                   ; 0                 ; 0       ;
;      - TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[4]  ; 0                 ; 0       ;
;      - TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|rdptr_g[5]                                                   ; 0                 ; 0       ;
;      - TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[5]  ; 0                 ; 0       ;
;      - TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|rdptr_g[2]                                                   ; 0                 ; 0       ;
;      - TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[2]  ; 0                 ; 0       ;
;      - TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|rdptr_g[1]                                                   ; 0                 ; 0       ;
;      - TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[1]  ; 0                 ; 0       ;
;      - TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|rdptr_g[3]                                                   ; 0                 ; 0       ;
;      - TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[3]  ; 0                 ; 0       ;
;      - TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|rdptr_g[0]                                                   ; 0                 ; 0       ;
;      - TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe14a[0]  ; 0                 ; 0       ;
;      - TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a0                       ; 0                 ; 0       ;
;      - TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a1                       ; 0                 ; 0       ;
;      - TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a2                       ; 0                 ; 0       ;
;      - TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a3                       ; 0                 ; 0       ;
;      - TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a4                       ; 0                 ; 0       ;
;      - TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a5                       ; 0                 ; 0       ;
;      - TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a6                       ; 0                 ; 0       ;
;      - TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a7                       ; 0                 ; 0       ;
;      - TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a8                       ; 0                 ; 0       ;
;      - TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a9                       ; 0                 ; 0       ;
;      - TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a10                      ; 0                 ; 0       ;
;      - fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[10] ; 0                 ; 0       ;
;      - fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[8]  ; 0                 ; 0       ;
;      - fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[9]  ; 0                 ; 0       ;
;      - fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[6]  ; 0                 ; 0       ;
;      - fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[7]  ; 0                 ; 0       ;
;      - fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[4]  ; 0                 ; 0       ;
;      - fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[5]  ; 0                 ; 0       ;
;      - fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[2]  ; 0                 ; 0       ;
;      - fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[1]  ; 0                 ; 0       ;
;      - fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[3]  ; 0                 ; 0       ;
;      - fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[0]  ; 0                 ; 0       ;
;      - fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_4p6:rdptr_g1p|parity6                          ; 0                 ; 0       ;
;      - TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[10] ; 0                 ; 0       ;
;      - TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[8]  ; 0                 ; 0       ;
;      - TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[9]  ; 0                 ; 0       ;
;      - TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[6]  ; 0                 ; 0       ;
;      - TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[7]  ; 0                 ; 0       ;
;      - TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[4]  ; 0                 ; 0       ;
;      - TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[5]  ; 0                 ; 0       ;
;      - TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[2]  ; 0                 ; 0       ;
;      - TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[1]  ; 0                 ; 0       ;
;      - TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[3]  ; 0                 ; 0       ;
;      - TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|alt_synch_pipe_qal:rs_dgwp|dffpipe_b09:dffpipe12|dffe13a[0]  ; 0                 ; 0       ;
;      - TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_4p6:rdptr_g1p|parity6                          ; 0                 ; 0       ;
;      - fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_4p6:rdptr_g1p|sub_parity7a[2]                  ; 0                 ; 0       ;
;      - fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_4p6:rdptr_g1p|sub_parity7a[1]                  ; 0                 ; 0       ;
;      - fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_4p6:rdptr_g1p|sub_parity7a[0]                  ; 0                 ; 0       ;
;      - TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_4p6:rdptr_g1p|sub_parity7a[2]                  ; 0                 ; 0       ;
;      - TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_4p6:rdptr_g1p|sub_parity7a[1]                  ; 0                 ; 0       ;
;      - TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_4p6:rdptr_g1p|sub_parity7a[0]                  ; 0                 ; 0       ;
; WR                                                                                                                                  ;                   ;         ;
;      - FREQ_WORD:inst7|OUTH[15]~0                                                                                                   ; 0                 ; 6       ;
;      - FREQ_WORD:inst7|OUTL[15]~0                                                                                                   ; 0                 ; 6       ;
;      - STM32_IN:inst1|DBOUT[15]~1                                                                                                   ; 0                 ; 6       ;
; CLK1                                                                                                                                ;                   ;         ;
;      - CNT32:inst|\A:Q1[0]                                                                                                          ; 1                 ; 0       ;
;      - CNT32:inst|\A:Q1[15]                                                                                                         ; 1                 ; 0       ;
;      - CNT32:inst|\A:Q1[31]                                                                                                         ; 1                 ; 0       ;
;      - CNT32:inst|\A:Q1[14]                                                                                                         ; 1                 ; 0       ;
;      - CNT32:inst|\A:Q1[30]                                                                                                         ; 1                 ; 0       ;
;      - CNT32:inst|\A:Q1[13]                                                                                                         ; 1                 ; 0       ;
;      - CNT32:inst|\A:Q1[29]                                                                                                         ; 1                 ; 0       ;
;      - CNT32:inst|\A:Q1[12]                                                                                                         ; 1                 ; 0       ;
;      - CNT32:inst|\A:Q1[28]                                                                                                         ; 1                 ; 0       ;
;      - CNT32:inst|\A:Q1[11]                                                                                                         ; 1                 ; 0       ;
;      - CNT32:inst|\A:Q1[27]                                                                                                         ; 1                 ; 0       ;
;      - CNT32:inst|\A:Q1[10]                                                                                                         ; 1                 ; 0       ;
;      - CNT32:inst|\A:Q1[26]                                                                                                         ; 1                 ; 0       ;
;      - CNT32:inst|\A:Q1[9]                                                                                                          ; 1                 ; 0       ;
;      - CNT32:inst|\A:Q1[25]                                                                                                         ; 1                 ; 0       ;
;      - CNT32:inst|\A:Q1[8]                                                                                                          ; 1                 ; 0       ;
;      - CNT32:inst|\A:Q1[24]                                                                                                         ; 1                 ; 0       ;
;      - CNT32:inst|\A:Q1[7]                                                                                                          ; 1                 ; 0       ;
;      - CNT32:inst|\A:Q1[23]                                                                                                         ; 1                 ; 0       ;
;      - CNT32:inst|\A:Q1[6]                                                                                                          ; 1                 ; 0       ;
;      - CNT32:inst|\A:Q1[22]                                                                                                         ; 1                 ; 0       ;
;      - CNT32:inst|\A:Q1[5]                                                                                                          ; 1                 ; 0       ;
;      - CNT32:inst|\A:Q1[21]                                                                                                         ; 1                 ; 0       ;
;      - CNT32:inst|\A:Q1[4]                                                                                                          ; 1                 ; 0       ;
;      - CNT32:inst|\A:Q1[20]                                                                                                         ; 1                 ; 0       ;
;      - CNT32:inst|\A:Q1[3]                                                                                                          ; 1                 ; 0       ;
;      - CNT32:inst|\A:Q1[19]                                                                                                         ; 1                 ; 0       ;
;      - CNT32:inst|\A:Q1[2]                                                                                                          ; 1                 ; 0       ;
;      - CNT32:inst|\A:Q1[18]                                                                                                         ; 1                 ; 0       ;
;      - CNT32:inst|\A:Q1[1]                                                                                                          ; 1                 ; 0       ;
;      - CNT32:inst|\A:Q1[17]                                                                                                         ; 1                 ; 0       ;
;      - CNT32:inst|\A:Q1[16]                                                                                                         ; 1                 ; 0       ;
;      - inst2                                                                                                                        ; 1                 ; 0       ;
; AD2DATA[13]                                                                                                                         ;                   ;         ;
;      - fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|altsyncram_ge41:fifo_ram|ram_block11a5                       ; 1                 ; 6       ;
; AD1DATA[13]                                                                                                                         ;                   ;         ;
;      - TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|altsyncram_ge41:fifo_ram|ram_block11a5                       ; 1                 ; 6       ;
; AD2DATA[12]                                                                                                                         ;                   ;         ;
;      - fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|altsyncram_ge41:fifo_ram|ram_block11a5                       ; 1                 ; 6       ;
; AD1DATA[12]                                                                                                                         ;                   ;         ;
;      - TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|altsyncram_ge41:fifo_ram|ram_block11a5                       ; 0                 ; 6       ;
; AD2DATA[11]                                                                                                                         ;                   ;         ;
;      - fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|altsyncram_ge41:fifo_ram|ram_block11a5                       ; 0                 ; 6       ;
; AD1DATA[11]                                                                                                                         ;                   ;         ;
;      - TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|altsyncram_ge41:fifo_ram|ram_block11a5                       ; 0                 ; 6       ;
; AD2DATA[10]                                                                                                                         ;                   ;         ;
;      - fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|altsyncram_ge41:fifo_ram|ram_block11a5                       ; 0                 ; 6       ;
; AD1DATA[10]                                                                                                                         ;                   ;         ;
;      - TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|altsyncram_ge41:fifo_ram|ram_block11a5                       ; 0                 ; 6       ;
; AD2DATA[9]                                                                                                                          ;                   ;         ;
;      - fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|altsyncram_ge41:fifo_ram|ram_block11a5                       ; 0                 ; 6       ;
; AD1DATA[9]                                                                                                                          ;                   ;         ;
;      - TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|altsyncram_ge41:fifo_ram|ram_block11a5                       ; 0                 ; 6       ;
; AD2DATA[8]                                                                                                                          ;                   ;         ;
;      - fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|altsyncram_ge41:fifo_ram|ram_block11a5                       ; 0                 ; 6       ;
; AD1DATA[8]                                                                                                                          ;                   ;         ;
;      - TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|altsyncram_ge41:fifo_ram|ram_block11a5                       ; 0                 ; 6       ;
; AD2DATA[7]                                                                                                                          ;                   ;         ;
;      - fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|altsyncram_ge41:fifo_ram|ram_block11a5                       ; 1                 ; 6       ;
; AD1DATA[7]                                                                                                                          ;                   ;         ;
;      - TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|altsyncram_ge41:fifo_ram|ram_block11a5                       ; 0                 ; 6       ;
; AD2DATA[6]                                                                                                                          ;                   ;         ;
;      - fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|altsyncram_ge41:fifo_ram|ram_block11a5                       ; 1                 ; 6       ;
; AD1DATA[6]                                                                                                                          ;                   ;         ;
;      - TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|altsyncram_ge41:fifo_ram|ram_block11a5                       ; 0                 ; 6       ;
; AD2DATA[5]                                                                                                                          ;                   ;         ;
;      - fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|altsyncram_ge41:fifo_ram|ram_block11a5                       ; 0                 ; 6       ;
; AD1DATA[5]                                                                                                                          ;                   ;         ;
;      - TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|altsyncram_ge41:fifo_ram|ram_block11a5                       ; 1                 ; 6       ;
; AD2DATA[4]                                                                                                                          ;                   ;         ;
;      - fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|altsyncram_ge41:fifo_ram|ram_block11a0                       ; 1                 ; 6       ;
; AD1DATA[4]                                                                                                                          ;                   ;         ;
;      - TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|altsyncram_ge41:fifo_ram|ram_block11a0                       ; 1                 ; 6       ;
; AD2DATA[3]                                                                                                                          ;                   ;         ;
;      - fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|altsyncram_ge41:fifo_ram|ram_block11a0                       ; 0                 ; 6       ;
; AD1DATA[3]                                                                                                                          ;                   ;         ;
;      - TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|altsyncram_ge41:fifo_ram|ram_block11a0                       ; 0                 ; 6       ;
; AD2DATA[2]                                                                                                                          ;                   ;         ;
;      - fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|altsyncram_ge41:fifo_ram|ram_block11a0                       ; 1                 ; 6       ;
; AD1DATA[2]                                                                                                                          ;                   ;         ;
;      - TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|altsyncram_ge41:fifo_ram|ram_block11a0                       ; 1                 ; 6       ;
; AD2DATA[1]                                                                                                                          ;                   ;         ;
;      - fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|altsyncram_ge41:fifo_ram|ram_block11a0                       ; 0                 ; 6       ;
; AD1DATA[1]                                                                                                                          ;                   ;         ;
;      - TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|altsyncram_ge41:fifo_ram|ram_block11a0                       ; 0                 ; 6       ;
; AD1DATA[0]                                                                                                                          ;                   ;         ;
;      - TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|altsyncram_ge41:fifo_ram|ram_block11a0                       ; 0                 ; 6       ;
; AD2DATA[0]                                                                                                                          ;                   ;         ;
;      - fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|altsyncram_ge41:fifo_ram|ram_block11a0                       ; 0                 ; 6       ;
+-------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                             ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; CLK1                                                                             ; PIN_128            ; 33      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; FREQ_DEV:inst9|ACC[31]                                                           ; FF_X3_Y7_N31       ; 122     ; Clock                      ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; FREQ_WORD:inst7|OUTH[15]~0                                                       ; LCCOMB_X9_Y11_N10  ; 16      ; Latch enable               ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; FREQ_WORD:inst7|OUTL[15]~0                                                       ; LCCOMB_X33_Y12_N2  ; 16      ; Latch enable               ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; INCLK                                                                            ; PIN_23             ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; RD                                                                               ; PIN_46             ; 103     ; Clock                      ; no     ; --                   ; --               ; --                        ;
; STM32_IN:inst1|DBOUT[0]                                                          ; LCCOMB_X12_Y10_N30 ; 65      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; STM32_IN:inst1|DBOUT[15]~2                                                       ; LCCOMB_X9_Y11_N2   ; 5       ; Latch enable               ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; STM32_OUT1:inst20|DB[15]~4                                                       ; LCCOMB_X9_Y11_N16  ; 16      ; Output enable              ; no     ; --                   ; --               ; --                        ;
; TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|valid_rdreq~0    ; LCCOMB_X13_Y4_N24  ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|valid_wrreq~0    ; LCCOMB_X14_Y5_N30  ; 18      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; TYPLL:inst3|altpll:altpll_component|TYPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1              ; 96      ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; TYPLL:inst3|altpll:altpll_component|TYPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_1              ; 13      ; Clock                      ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|valid_rdreq~0    ; LCCOMB_X7_Y3_N14   ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|valid_wrreq~0    ; LCCOMB_X14_Y3_N14  ; 18      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; inst2                                                                            ; FF_X12_Y10_N9      ; 64      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+----------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                             ; Location          ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+----------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; FREQ_DEV:inst9|ACC[31]                                                           ; FF_X3_Y7_N31      ; 122     ; 5                                    ; Global Clock         ; GCLK0            ; --                        ;
; FREQ_WORD:inst7|OUTH[15]~0                                                       ; LCCOMB_X9_Y11_N10 ; 16      ; 0                                    ; Global Clock         ; GCLK1            ; --                        ;
; FREQ_WORD:inst7|OUTL[15]~0                                                       ; LCCOMB_X33_Y12_N2 ; 16      ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; STM32_IN:inst1|DBOUT[15]~2                                                       ; LCCOMB_X9_Y11_N2  ; 5       ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; TYPLL:inst3|altpll:altpll_component|TYPLL_altpll:auto_generated|wire_pll1_clk[0] ; PLL_1             ; 96      ; 64                                   ; Global Clock         ; GCLK3            ; --                        ;
; TYPLL:inst3|altpll:altpll_component|TYPLL_altpll:auto_generated|wire_pll1_clk[1] ; PLL_1             ; 13      ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
+----------------------------------------------------------------------------------+-------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------+------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF        ; Location                     ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+-----------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------+------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|altsyncram_ge41:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 1024         ; 14           ; 1024         ; 14           ; yes                    ; no                      ; yes                    ; yes                     ; 14336 ; 1024                        ; 14                          ; 1024                        ; 14                          ; 14336               ; 2    ; None       ; M9K_X15_Y5_N0, M9K_X15_Y4_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|altsyncram_ge41:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 1024         ; 14           ; 1024         ; 14           ; yes                    ; no                      ; yes                    ; yes                     ; 14336 ; 1024                        ; 14                          ; 1024                        ; 14                          ; 14336               ; 2    ; None       ; M9K_X15_Y2_N0, M9K_X15_Y3_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; sinrom:inst16|altsyncram:altsyncram_component|altsyncram_6t91:auto_generated|ALTSYNCRAM             ; AUTO ; ROM              ; Single Clock ; 1024         ; 10           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 10240 ; 1024                        ; 10                          ; --                          ; --                          ; 10240               ; 2    ; ../sin.mif ; M9K_X27_Y1_N0, M9K_X27_Y2_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+-----------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------+------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


RAM content values are presented in the following format: (Binary) (Octal) (Decimal) (Hexadecimal) 
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; |TOP|sinrom:inst16|altsyncram:altsyncram_component|altsyncram_6t91:auto_generated|ALTSYNCRAM                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;   Addr   ;              +0              ;              +1              ;              +2              ;              +3              ;              +4              ;              +5              ;              +6              ;              +7              ;
+----------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+------------------------------+
;0;(1000000000) (1000) (512) (200)    ;(1000000011) (1003) (515) (203)   ;(1000000110) (1006) (518) (206)   ;(1000001001) (1011) (521) (209)   ;(1000001100) (1014) (524) (20C)   ;(1000001111) (1017) (527) (20F)   ;(1000010010) (1022) (530) (212)   ;(1000010101) (1025) (533) (215)   ;
;8;(1000011001) (1031) (537) (219)    ;(1000011100) (1034) (540) (21C)   ;(1000011111) (1037) (543) (21F)   ;(1000100010) (1042) (546) (222)   ;(1000100101) (1045) (549) (225)   ;(1000101000) (1050) (552) (228)   ;(1000101011) (1053) (555) (22B)   ;(1000101111) (1057) (559) (22F)   ;
;16;(1000110010) (1062) (562) (232)    ;(1000110101) (1065) (565) (235)   ;(1000111000) (1070) (568) (238)   ;(1000111011) (1073) (571) (23B)   ;(1000111110) (1076) (574) (23E)   ;(1001000001) (1101) (577) (241)   ;(1001000100) (1104) (580) (244)   ;(1001000111) (1107) (583) (247)   ;
;24;(1001001011) (1113) (587) (24B)    ;(1001001110) (1116) (590) (24E)   ;(1001010001) (1121) (593) (251)   ;(1001010100) (1124) (596) (254)   ;(1001010111) (1127) (599) (257)   ;(1001011010) (1132) (602) (25A)   ;(1001011101) (1135) (605) (25D)   ;(1001100000) (1140) (608) (260)   ;
;32;(1001100011) (1143) (611) (263)    ;(1001100110) (1146) (614) (266)   ;(1001101001) (1151) (617) (269)   ;(1001101101) (1155) (621) (26D)   ;(1001110000) (1160) (624) (270)   ;(1001110011) (1163) (627) (273)   ;(1001110110) (1166) (630) (276)   ;(1001111001) (1171) (633) (279)   ;
;40;(1001111100) (1174) (636) (27C)    ;(1001111111) (1177) (639) (27F)   ;(1010000010) (1202) (642) (282)   ;(1010000101) (1205) (645) (285)   ;(1010001000) (1210) (648) (288)   ;(1010001011) (1213) (651) (28B)   ;(1010001110) (1216) (654) (28E)   ;(1010010001) (1221) (657) (291)   ;
;48;(1010010100) (1224) (660) (294)    ;(1010010111) (1227) (663) (297)   ;(1010011010) (1232) (666) (29A)   ;(1010011101) (1235) (669) (29D)   ;(1010100000) (1240) (672) (2A0)   ;(1010100011) (1243) (675) (2A3)   ;(1010100110) (1246) (678) (2A6)   ;(1010101001) (1251) (681) (2A9)   ;
;56;(1010101100) (1254) (684) (2AC)    ;(1010101111) (1257) (687) (2AF)   ;(1010110010) (1262) (690) (2B2)   ;(1010110101) (1265) (693) (2B5)   ;(1010111000) (1270) (696) (2B8)   ;(1010111011) (1273) (699) (2BB)   ;(1010111101) (1275) (701) (2BD)   ;(1011000000) (1300) (704) (2C0)   ;
;64;(1011000011) (1303) (707) (2C3)    ;(1011000110) (1306) (710) (2C6)   ;(1011001001) (1311) (713) (2C9)   ;(1011001100) (1314) (716) (2CC)   ;(1011001111) (1317) (719) (2CF)   ;(1011010010) (1322) (722) (2D2)   ;(1011010101) (1325) (725) (2D5)   ;(1011010111) (1327) (727) (2D7)   ;
;72;(1011011010) (1332) (730) (2DA)    ;(1011011101) (1335) (733) (2DD)   ;(1011100000) (1340) (736) (2E0)   ;(1011100011) (1343) (739) (2E3)   ;(1011100101) (1345) (741) (2E5)   ;(1011101000) (1350) (744) (2E8)   ;(1011101011) (1353) (747) (2EB)   ;(1011101110) (1356) (750) (2EE)   ;
;80;(1011110001) (1361) (753) (2F1)    ;(1011110011) (1363) (755) (2F3)   ;(1011110110) (1366) (758) (2F6)   ;(1011111001) (1371) (761) (2F9)   ;(1011111100) (1374) (764) (2FC)   ;(1011111110) (1376) (766) (2FE)   ;(1100000001) (1401) (769) (301)   ;(1100000100) (1404) (772) (304)   ;
;88;(1100000110) (1406) (774) (306)    ;(1100001001) (1411) (777) (309)   ;(1100001100) (1414) (780) (30C)   ;(1100001110) (1416) (782) (30E)   ;(1100010001) (1421) (785) (311)   ;(1100010100) (1424) (788) (314)   ;(1100010110) (1426) (790) (316)   ;(1100011001) (1431) (793) (319)   ;
;96;(1100011100) (1434) (796) (31C)    ;(1100011110) (1436) (798) (31E)   ;(1100100001) (1441) (801) (321)   ;(1100100011) (1443) (803) (323)   ;(1100100110) (1446) (806) (326)   ;(1100101001) (1451) (809) (329)   ;(1100101011) (1453) (811) (32B)   ;(1100101110) (1456) (814) (32E)   ;
;104;(1100110000) (1460) (816) (330)    ;(1100110011) (1463) (819) (333)   ;(1100110101) (1465) (821) (335)   ;(1100111000) (1470) (824) (338)   ;(1100111010) (1472) (826) (33A)   ;(1100111101) (1475) (829) (33D)   ;(1100111111) (1477) (831) (33F)   ;(1101000010) (1502) (834) (342)   ;
;112;(1101000100) (1504) (836) (344)    ;(1101000110) (1506) (838) (346)   ;(1101001001) (1511) (841) (349)   ;(1101001011) (1513) (843) (34B)   ;(1101001110) (1516) (846) (34E)   ;(1101010000) (1520) (848) (350)   ;(1101010010) (1522) (850) (352)   ;(1101010101) (1525) (853) (355)   ;
;120;(1101010111) (1527) (855) (357)    ;(1101011001) (1531) (857) (359)   ;(1101011100) (1534) (860) (35C)   ;(1101011110) (1536) (862) (35E)   ;(1101100000) (1540) (864) (360)   ;(1101100010) (1542) (866) (362)   ;(1101100101) (1545) (869) (365)   ;(1101100111) (1547) (871) (367)   ;
;128;(1101101001) (1551) (873) (369)    ;(1101101011) (1553) (875) (36B)   ;(1101101110) (1556) (878) (36E)   ;(1101110000) (1560) (880) (370)   ;(1101110010) (1562) (882) (372)   ;(1101110100) (1564) (884) (374)   ;(1101110110) (1566) (886) (376)   ;(1101111000) (1570) (888) (378)   ;
;136;(1101111010) (1572) (890) (37A)    ;(1101111101) (1575) (893) (37D)   ;(1101111111) (1577) (895) (37F)   ;(1110000001) (1601) (897) (381)   ;(1110000011) (1603) (899) (383)   ;(1110000101) (1605) (901) (385)   ;(1110000111) (1607) (903) (387)   ;(1110001001) (1611) (905) (389)   ;
;144;(1110001011) (1613) (907) (38B)    ;(1110001101) (1615) (909) (38D)   ;(1110001111) (1617) (911) (38F)   ;(1110010001) (1621) (913) (391)   ;(1110010011) (1623) (915) (393)   ;(1110010101) (1625) (917) (395)   ;(1110010111) (1627) (919) (397)   ;(1110011000) (1630) (920) (398)   ;
;152;(1110011010) (1632) (922) (39A)    ;(1110011100) (1634) (924) (39C)   ;(1110011110) (1636) (926) (39E)   ;(1110100000) (1640) (928) (3A0)   ;(1110100010) (1642) (930) (3A2)   ;(1110100011) (1643) (931) (3A3)   ;(1110100101) (1645) (933) (3A5)   ;(1110100111) (1647) (935) (3A7)   ;
;160;(1110101001) (1651) (937) (3A9)    ;(1110101011) (1653) (939) (3AB)   ;(1110101100) (1654) (940) (3AC)   ;(1110101110) (1656) (942) (3AE)   ;(1110110000) (1660) (944) (3B0)   ;(1110110001) (1661) (945) (3B1)   ;(1110110011) (1663) (947) (3B3)   ;(1110110101) (1665) (949) (3B5)   ;
;168;(1110110110) (1666) (950) (3B6)    ;(1110111000) (1670) (952) (3B8)   ;(1110111001) (1671) (953) (3B9)   ;(1110111011) (1673) (955) (3BB)   ;(1110111101) (1675) (957) (3BD)   ;(1110111110) (1676) (958) (3BE)   ;(1111000000) (1700) (960) (3C0)   ;(1111000001) (1701) (961) (3C1)   ;
;176;(1111000011) (1703) (963) (3C3)    ;(1111000100) (1704) (964) (3C4)   ;(1111000110) (1706) (966) (3C6)   ;(1111000111) (1707) (967) (3C7)   ;(1111001000) (1710) (968) (3C8)   ;(1111001010) (1712) (970) (3CA)   ;(1111001011) (1713) (971) (3CB)   ;(1111001101) (1715) (973) (3CD)   ;
;184;(1111001110) (1716) (974) (3CE)    ;(1111001111) (1717) (975) (3CF)   ;(1111010001) (1721) (977) (3D1)   ;(1111010010) (1722) (978) (3D2)   ;(1111010011) (1723) (979) (3D3)   ;(1111010100) (1724) (980) (3D4)   ;(1111010110) (1726) (982) (3D6)   ;(1111010111) (1727) (983) (3D7)   ;
;192;(1111011000) (1730) (984) (3D8)    ;(1111011001) (1731) (985) (3D9)   ;(1111011010) (1732) (986) (3DA)   ;(1111011100) (1734) (988) (3DC)   ;(1111011101) (1735) (989) (3DD)   ;(1111011110) (1736) (990) (3DE)   ;(1111011111) (1737) (991) (3DF)   ;(1111100000) (1740) (992) (3E0)   ;
;200;(1111100001) (1741) (993) (3E1)    ;(1111100010) (1742) (994) (3E2)   ;(1111100011) (1743) (995) (3E3)   ;(1111100100) (1744) (996) (3E4)   ;(1111100101) (1745) (997) (3E5)   ;(1111100110) (1746) (998) (3E6)   ;(1111100111) (1747) (999) (3E7)   ;(1111101000) (1750) (1000) (3E8)   ;
;208;(1111101001) (1751) (1001) (3E9)    ;(1111101010) (1752) (1002) (3EA)   ;(1111101011) (1753) (1003) (3EB)   ;(1111101100) (1754) (1004) (3EC)   ;(1111101100) (1754) (1004) (3EC)   ;(1111101101) (1755) (1005) (3ED)   ;(1111101110) (1756) (1006) (3EE)   ;(1111101111) (1757) (1007) (3EF)   ;
;216;(1111110000) (1760) (1008) (3F0)    ;(1111110000) (1760) (1008) (3F0)   ;(1111110001) (1761) (1009) (3F1)   ;(1111110010) (1762) (1010) (3F2)   ;(1111110011) (1763) (1011) (3F3)   ;(1111110011) (1763) (1011) (3F3)   ;(1111110100) (1764) (1012) (3F4)   ;(1111110101) (1765) (1013) (3F5)   ;
;224;(1111110101) (1765) (1013) (3F5)    ;(1111110110) (1766) (1014) (3F6)   ;(1111110110) (1766) (1014) (3F6)   ;(1111110111) (1767) (1015) (3F7)   ;(1111110111) (1767) (1015) (3F7)   ;(1111111000) (1770) (1016) (3F8)   ;(1111111001) (1771) (1017) (3F9)   ;(1111111001) (1771) (1017) (3F9)   ;
;232;(1111111001) (1771) (1017) (3F9)    ;(1111111010) (1772) (1018) (3FA)   ;(1111111010) (1772) (1018) (3FA)   ;(1111111011) (1773) (1019) (3FB)   ;(1111111011) (1773) (1019) (3FB)   ;(1111111100) (1774) (1020) (3FC)   ;(1111111100) (1774) (1020) (3FC)   ;(1111111100) (1774) (1020) (3FC)   ;
;240;(1111111101) (1775) (1021) (3FD)    ;(1111111101) (1775) (1021) (3FD)   ;(1111111101) (1775) (1021) (3FD)   ;(1111111101) (1775) (1021) (3FD)   ;(1111111110) (1776) (1022) (3FE)   ;(1111111110) (1776) (1022) (3FE)   ;(1111111110) (1776) (1022) (3FE)   ;(1111111110) (1776) (1022) (3FE)   ;
;248;(1111111110) (1776) (1022) (3FE)    ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;
;256;(1111111111) (1777) (1023) (3FF)    ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;(1111111111) (1777) (1023) (3FF)   ;
;264;(1111111110) (1776) (1022) (3FE)    ;(1111111110) (1776) (1022) (3FE)   ;(1111111110) (1776) (1022) (3FE)   ;(1111111110) (1776) (1022) (3FE)   ;(1111111110) (1776) (1022) (3FE)   ;(1111111101) (1775) (1021) (3FD)   ;(1111111101) (1775) (1021) (3FD)   ;(1111111101) (1775) (1021) (3FD)   ;
;272;(1111111101) (1775) (1021) (3FD)    ;(1111111100) (1774) (1020) (3FC)   ;(1111111100) (1774) (1020) (3FC)   ;(1111111100) (1774) (1020) (3FC)   ;(1111111011) (1773) (1019) (3FB)   ;(1111111011) (1773) (1019) (3FB)   ;(1111111010) (1772) (1018) (3FA)   ;(1111111010) (1772) (1018) (3FA)   ;
;280;(1111111001) (1771) (1017) (3F9)    ;(1111111001) (1771) (1017) (3F9)   ;(1111111001) (1771) (1017) (3F9)   ;(1111111000) (1770) (1016) (3F8)   ;(1111110111) (1767) (1015) (3F7)   ;(1111110111) (1767) (1015) (3F7)   ;(1111110110) (1766) (1014) (3F6)   ;(1111110110) (1766) (1014) (3F6)   ;
;288;(1111110101) (1765) (1013) (3F5)    ;(1111110101) (1765) (1013) (3F5)   ;(1111110100) (1764) (1012) (3F4)   ;(1111110011) (1763) (1011) (3F3)   ;(1111110011) (1763) (1011) (3F3)   ;(1111110010) (1762) (1010) (3F2)   ;(1111110001) (1761) (1009) (3F1)   ;(1111110000) (1760) (1008) (3F0)   ;
;296;(1111110000) (1760) (1008) (3F0)    ;(1111101111) (1757) (1007) (3EF)   ;(1111101110) (1756) (1006) (3EE)   ;(1111101101) (1755) (1005) (3ED)   ;(1111101100) (1754) (1004) (3EC)   ;(1111101100) (1754) (1004) (3EC)   ;(1111101011) (1753) (1003) (3EB)   ;(1111101010) (1752) (1002) (3EA)   ;
;304;(1111101001) (1751) (1001) (3E9)    ;(1111101000) (1750) (1000) (3E8)   ;(1111100111) (1747) (999) (3E7)   ;(1111100110) (1746) (998) (3E6)   ;(1111100101) (1745) (997) (3E5)   ;(1111100100) (1744) (996) (3E4)   ;(1111100011) (1743) (995) (3E3)   ;(1111100010) (1742) (994) (3E2)   ;
;312;(1111100001) (1741) (993) (3E1)    ;(1111100000) (1740) (992) (3E0)   ;(1111011111) (1737) (991) (3DF)   ;(1111011110) (1736) (990) (3DE)   ;(1111011101) (1735) (989) (3DD)   ;(1111011100) (1734) (988) (3DC)   ;(1111011010) (1732) (986) (3DA)   ;(1111011001) (1731) (985) (3D9)   ;
;320;(1111011000) (1730) (984) (3D8)    ;(1111010111) (1727) (983) (3D7)   ;(1111010110) (1726) (982) (3D6)   ;(1111010100) (1724) (980) (3D4)   ;(1111010011) (1723) (979) (3D3)   ;(1111010010) (1722) (978) (3D2)   ;(1111010001) (1721) (977) (3D1)   ;(1111001111) (1717) (975) (3CF)   ;
;328;(1111001110) (1716) (974) (3CE)    ;(1111001101) (1715) (973) (3CD)   ;(1111001011) (1713) (971) (3CB)   ;(1111001010) (1712) (970) (3CA)   ;(1111001000) (1710) (968) (3C8)   ;(1111000111) (1707) (967) (3C7)   ;(1111000110) (1706) (966) (3C6)   ;(1111000100) (1704) (964) (3C4)   ;
;336;(1111000011) (1703) (963) (3C3)    ;(1111000001) (1701) (961) (3C1)   ;(1111000000) (1700) (960) (3C0)   ;(1110111110) (1676) (958) (3BE)   ;(1110111101) (1675) (957) (3BD)   ;(1110111011) (1673) (955) (3BB)   ;(1110111001) (1671) (953) (3B9)   ;(1110111000) (1670) (952) (3B8)   ;
;344;(1110110110) (1666) (950) (3B6)    ;(1110110101) (1665) (949) (3B5)   ;(1110110011) (1663) (947) (3B3)   ;(1110110001) (1661) (945) (3B1)   ;(1110110000) (1660) (944) (3B0)   ;(1110101110) (1656) (942) (3AE)   ;(1110101100) (1654) (940) (3AC)   ;(1110101011) (1653) (939) (3AB)   ;
;352;(1110101001) (1651) (937) (3A9)    ;(1110100111) (1647) (935) (3A7)   ;(1110100101) (1645) (933) (3A5)   ;(1110100011) (1643) (931) (3A3)   ;(1110100010) (1642) (930) (3A2)   ;(1110100000) (1640) (928) (3A0)   ;(1110011110) (1636) (926) (39E)   ;(1110011100) (1634) (924) (39C)   ;
;360;(1110011010) (1632) (922) (39A)    ;(1110011000) (1630) (920) (398)   ;(1110010111) (1627) (919) (397)   ;(1110010101) (1625) (917) (395)   ;(1110010011) (1623) (915) (393)   ;(1110010001) (1621) (913) (391)   ;(1110001111) (1617) (911) (38F)   ;(1110001101) (1615) (909) (38D)   ;
;368;(1110001011) (1613) (907) (38B)    ;(1110001001) (1611) (905) (389)   ;(1110000111) (1607) (903) (387)   ;(1110000101) (1605) (901) (385)   ;(1110000011) (1603) (899) (383)   ;(1110000001) (1601) (897) (381)   ;(1101111111) (1577) (895) (37F)   ;(1101111101) (1575) (893) (37D)   ;
;376;(1101111010) (1572) (890) (37A)    ;(1101111000) (1570) (888) (378)   ;(1101110110) (1566) (886) (376)   ;(1101110100) (1564) (884) (374)   ;(1101110010) (1562) (882) (372)   ;(1101110000) (1560) (880) (370)   ;(1101101110) (1556) (878) (36E)   ;(1101101011) (1553) (875) (36B)   ;
;384;(1101101001) (1551) (873) (369)    ;(1101100111) (1547) (871) (367)   ;(1101100101) (1545) (869) (365)   ;(1101100010) (1542) (866) (362)   ;(1101100000) (1540) (864) (360)   ;(1101011110) (1536) (862) (35E)   ;(1101011100) (1534) (860) (35C)   ;(1101011001) (1531) (857) (359)   ;
;392;(1101010111) (1527) (855) (357)    ;(1101010101) (1525) (853) (355)   ;(1101010010) (1522) (850) (352)   ;(1101010000) (1520) (848) (350)   ;(1101001110) (1516) (846) (34E)   ;(1101001011) (1513) (843) (34B)   ;(1101001001) (1511) (841) (349)   ;(1101000110) (1506) (838) (346)   ;
;400;(1101000100) (1504) (836) (344)    ;(1101000010) (1502) (834) (342)   ;(1100111111) (1477) (831) (33F)   ;(1100111101) (1475) (829) (33D)   ;(1100111010) (1472) (826) (33A)   ;(1100111000) (1470) (824) (338)   ;(1100110101) (1465) (821) (335)   ;(1100110011) (1463) (819) (333)   ;
;408;(1100110000) (1460) (816) (330)    ;(1100101110) (1456) (814) (32E)   ;(1100101011) (1453) (811) (32B)   ;(1100101001) (1451) (809) (329)   ;(1100100110) (1446) (806) (326)   ;(1100100011) (1443) (803) (323)   ;(1100100001) (1441) (801) (321)   ;(1100011110) (1436) (798) (31E)   ;
;416;(1100011100) (1434) (796) (31C)    ;(1100011001) (1431) (793) (319)   ;(1100010110) (1426) (790) (316)   ;(1100010100) (1424) (788) (314)   ;(1100010001) (1421) (785) (311)   ;(1100001110) (1416) (782) (30E)   ;(1100001100) (1414) (780) (30C)   ;(1100001001) (1411) (777) (309)   ;
;424;(1100000110) (1406) (774) (306)    ;(1100000100) (1404) (772) (304)   ;(1100000001) (1401) (769) (301)   ;(1011111110) (1376) (766) (2FE)   ;(1011111100) (1374) (764) (2FC)   ;(1011111001) (1371) (761) (2F9)   ;(1011110110) (1366) (758) (2F6)   ;(1011110011) (1363) (755) (2F3)   ;
;432;(1011110001) (1361) (753) (2F1)    ;(1011101110) (1356) (750) (2EE)   ;(1011101011) (1353) (747) (2EB)   ;(1011101000) (1350) (744) (2E8)   ;(1011100101) (1345) (741) (2E5)   ;(1011100011) (1343) (739) (2E3)   ;(1011100000) (1340) (736) (2E0)   ;(1011011101) (1335) (733) (2DD)   ;
;440;(1011011010) (1332) (730) (2DA)    ;(1011010111) (1327) (727) (2D7)   ;(1011010101) (1325) (725) (2D5)   ;(1011010010) (1322) (722) (2D2)   ;(1011001111) (1317) (719) (2CF)   ;(1011001100) (1314) (716) (2CC)   ;(1011001001) (1311) (713) (2C9)   ;(1011000110) (1306) (710) (2C6)   ;
;448;(1011000011) (1303) (707) (2C3)    ;(1011000000) (1300) (704) (2C0)   ;(1010111101) (1275) (701) (2BD)   ;(1010111011) (1273) (699) (2BB)   ;(1010111000) (1270) (696) (2B8)   ;(1010110101) (1265) (693) (2B5)   ;(1010110010) (1262) (690) (2B2)   ;(1010101111) (1257) (687) (2AF)   ;
;456;(1010101100) (1254) (684) (2AC)    ;(1010101001) (1251) (681) (2A9)   ;(1010100110) (1246) (678) (2A6)   ;(1010100011) (1243) (675) (2A3)   ;(1010100000) (1240) (672) (2A0)   ;(1010011101) (1235) (669) (29D)   ;(1010011010) (1232) (666) (29A)   ;(1010010111) (1227) (663) (297)   ;
;464;(1010010100) (1224) (660) (294)    ;(1010010001) (1221) (657) (291)   ;(1010001110) (1216) (654) (28E)   ;(1010001011) (1213) (651) (28B)   ;(1010001000) (1210) (648) (288)   ;(1010000101) (1205) (645) (285)   ;(1010000010) (1202) (642) (282)   ;(1001111111) (1177) (639) (27F)   ;
;472;(1001111100) (1174) (636) (27C)    ;(1001111001) (1171) (633) (279)   ;(1001110110) (1166) (630) (276)   ;(1001110011) (1163) (627) (273)   ;(1001110000) (1160) (624) (270)   ;(1001101101) (1155) (621) (26D)   ;(1001101001) (1151) (617) (269)   ;(1001100110) (1146) (614) (266)   ;
;480;(1001100011) (1143) (611) (263)    ;(1001100000) (1140) (608) (260)   ;(1001011101) (1135) (605) (25D)   ;(1001011010) (1132) (602) (25A)   ;(1001010111) (1127) (599) (257)   ;(1001010100) (1124) (596) (254)   ;(1001010001) (1121) (593) (251)   ;(1001001110) (1116) (590) (24E)   ;
;488;(1001001011) (1113) (587) (24B)    ;(1001000111) (1107) (583) (247)   ;(1001000100) (1104) (580) (244)   ;(1001000001) (1101) (577) (241)   ;(1000111110) (1076) (574) (23E)   ;(1000111011) (1073) (571) (23B)   ;(1000111000) (1070) (568) (238)   ;(1000110101) (1065) (565) (235)   ;
;496;(1000110010) (1062) (562) (232)    ;(1000101111) (1057) (559) (22F)   ;(1000101011) (1053) (555) (22B)   ;(1000101000) (1050) (552) (228)   ;(1000100101) (1045) (549) (225)   ;(1000100010) (1042) (546) (222)   ;(1000011111) (1037) (543) (21F)   ;(1000011100) (1034) (540) (21C)   ;
;504;(1000011001) (1031) (537) (219)    ;(1000010101) (1025) (533) (215)   ;(1000010010) (1022) (530) (212)   ;(1000001111) (1017) (527) (20F)   ;(1000001100) (1014) (524) (20C)   ;(1000001001) (1011) (521) (209)   ;(1000000110) (1006) (518) (206)   ;(1000000011) (1003) (515) (203)   ;
;512;(0111111111) (777) (511) (1FF)    ;(0111111100) (774) (508) (1FC)   ;(0111111001) (771) (505) (1F9)   ;(0111110110) (766) (502) (1F6)   ;(0111110011) (763) (499) (1F3)   ;(0111110000) (760) (496) (1F0)   ;(0111101101) (755) (493) (1ED)   ;(0111101010) (752) (490) (1EA)   ;
;520;(0111100110) (746) (486) (1E6)    ;(0111100011) (743) (483) (1E3)   ;(0111100000) (740) (480) (1E0)   ;(0111011101) (735) (477) (1DD)   ;(0111011010) (732) (474) (1DA)   ;(0111010111) (727) (471) (1D7)   ;(0111010100) (724) (468) (1D4)   ;(0111010000) (720) (464) (1D0)   ;
;528;(0111001101) (715) (461) (1CD)    ;(0111001010) (712) (458) (1CA)   ;(0111000111) (707) (455) (1C7)   ;(0111000100) (704) (452) (1C4)   ;(0111000001) (701) (449) (1C1)   ;(0110111110) (676) (446) (1BE)   ;(0110111011) (673) (443) (1BB)   ;(0110111000) (670) (440) (1B8)   ;
;536;(0110110100) (664) (436) (1B4)    ;(0110110001) (661) (433) (1B1)   ;(0110101110) (656) (430) (1AE)   ;(0110101011) (653) (427) (1AB)   ;(0110101000) (650) (424) (1A8)   ;(0110100101) (645) (421) (1A5)   ;(0110100010) (642) (418) (1A2)   ;(0110011111) (637) (415) (19F)   ;
;544;(0110011100) (634) (412) (19C)    ;(0110011001) (631) (409) (199)   ;(0110010110) (626) (406) (196)   ;(0110010010) (622) (402) (192)   ;(0110001111) (617) (399) (18F)   ;(0110001100) (614) (396) (18C)   ;(0110001001) (611) (393) (189)   ;(0110000110) (606) (390) (186)   ;
;552;(0110000011) (603) (387) (183)    ;(0110000000) (600) (384) (180)   ;(0101111101) (575) (381) (17D)   ;(0101111010) (572) (378) (17A)   ;(0101110111) (567) (375) (177)   ;(0101110100) (564) (372) (174)   ;(0101110001) (561) (369) (171)   ;(0101101110) (556) (366) (16E)   ;
;560;(0101101011) (553) (363) (16B)    ;(0101101000) (550) (360) (168)   ;(0101100101) (545) (357) (165)   ;(0101100010) (542) (354) (162)   ;(0101011111) (537) (351) (15F)   ;(0101011100) (534) (348) (15C)   ;(0101011001) (531) (345) (159)   ;(0101010110) (526) (342) (156)   ;
;568;(0101010011) (523) (339) (153)    ;(0101010000) (520) (336) (150)   ;(0101001101) (515) (333) (14D)   ;(0101001010) (512) (330) (14A)   ;(0101000111) (507) (327) (147)   ;(0101000100) (504) (324) (144)   ;(0101000010) (502) (322) (142)   ;(0100111111) (477) (319) (13F)   ;
;576;(0100111100) (474) (316) (13C)    ;(0100111001) (471) (313) (139)   ;(0100110110) (466) (310) (136)   ;(0100110011) (463) (307) (133)   ;(0100110000) (460) (304) (130)   ;(0100101101) (455) (301) (12D)   ;(0100101010) (452) (298) (12A)   ;(0100101000) (450) (296) (128)   ;
;584;(0100100101) (445) (293) (125)    ;(0100100010) (442) (290) (122)   ;(0100011111) (437) (287) (11F)   ;(0100011100) (434) (284) (11C)   ;(0100011010) (432) (282) (11A)   ;(0100010111) (427) (279) (117)   ;(0100010100) (424) (276) (114)   ;(0100010001) (421) (273) (111)   ;
;592;(0100001110) (416) (270) (10E)    ;(0100001100) (414) (268) (10C)   ;(0100001001) (411) (265) (109)   ;(0100000110) (406) (262) (106)   ;(0100000011) (403) (259) (103)   ;(0100000001) (401) (257) (101)   ;(0011111110) (376) (254) (FE)   ;(0011111011) (373) (251) (FB)   ;
;600;(0011111001) (371) (249) (F9)    ;(0011110110) (366) (246) (F6)   ;(0011110011) (363) (243) (F3)   ;(0011110001) (361) (241) (F1)   ;(0011101110) (356) (238) (EE)   ;(0011101011) (353) (235) (EB)   ;(0011101001) (351) (233) (E9)   ;(0011100110) (346) (230) (E6)   ;
;608;(0011100011) (343) (227) (E3)    ;(0011100001) (341) (225) (E1)   ;(0011011110) (336) (222) (DE)   ;(0011011100) (334) (220) (DC)   ;(0011011001) (331) (217) (D9)   ;(0011010110) (326) (214) (D6)   ;(0011010100) (324) (212) (D4)   ;(0011010001) (321) (209) (D1)   ;
;616;(0011001111) (317) (207) (CF)    ;(0011001100) (314) (204) (CC)   ;(0011001010) (312) (202) (CA)   ;(0011000111) (307) (199) (C7)   ;(0011000101) (305) (197) (C5)   ;(0011000010) (302) (194) (C2)   ;(0011000000) (300) (192) (C0)   ;(0010111101) (275) (189) (BD)   ;
;624;(0010111011) (273) (187) (BB)    ;(0010111001) (271) (185) (B9)   ;(0010110110) (266) (182) (B6)   ;(0010110100) (264) (180) (B4)   ;(0010110001) (261) (177) (B1)   ;(0010101111) (257) (175) (AF)   ;(0010101101) (255) (173) (AD)   ;(0010101010) (252) (170) (AA)   ;
;632;(0010101000) (250) (168) (A8)    ;(0010100110) (246) (166) (A6)   ;(0010100011) (243) (163) (A3)   ;(0010100001) (241) (161) (A1)   ;(0010011111) (237) (159) (9F)   ;(0010011101) (235) (157) (9D)   ;(0010011010) (232) (154) (9A)   ;(0010011000) (230) (152) (98)   ;
;640;(0010010110) (226) (150) (96)    ;(0010010100) (224) (148) (94)   ;(0010010001) (221) (145) (91)   ;(0010001111) (217) (143) (8F)   ;(0010001101) (215) (141) (8D)   ;(0010001011) (213) (139) (8B)   ;(0010001001) (211) (137) (89)   ;(0010000111) (207) (135) (87)   ;
;648;(0010000101) (205) (133) (85)    ;(0010000010) (202) (130) (82)   ;(0010000000) (200) (128) (80)   ;(0001111110) (176) (126) (7E)   ;(0001111100) (174) (124) (7C)   ;(0001111010) (172) (122) (7A)   ;(0001111000) (170) (120) (78)   ;(0001110110) (166) (118) (76)   ;
;656;(0001110100) (164) (116) (74)    ;(0001110010) (162) (114) (72)   ;(0001110000) (160) (112) (70)   ;(0001101110) (156) (110) (6E)   ;(0001101100) (154) (108) (6C)   ;(0001101010) (152) (106) (6A)   ;(0001101000) (150) (104) (68)   ;(0001100111) (147) (103) (67)   ;
;664;(0001100101) (145) (101) (65)    ;(0001100011) (143) (99) (63)   ;(0001100001) (141) (97) (61)   ;(0001011111) (137) (95) (5F)   ;(0001011101) (135) (93) (5D)   ;(0001011100) (134) (92) (5C)   ;(0001011010) (132) (90) (5A)   ;(0001011000) (130) (88) (58)   ;
;672;(0001010110) (126) (86) (56)    ;(0001010100) (124) (84) (54)   ;(0001010011) (123) (83) (53)   ;(0001010001) (121) (81) (51)   ;(0001001111) (117) (79) (4F)   ;(0001001110) (116) (78) (4E)   ;(0001001100) (114) (76) (4C)   ;(0001001010) (112) (74) (4A)   ;
;680;(0001001001) (111) (73) (49)    ;(0001000111) (107) (71) (47)   ;(0001000110) (106) (70) (46)   ;(0001000100) (104) (68) (44)   ;(0001000010) (102) (66) (42)   ;(0001000001) (101) (65) (41)   ;(0000111111) (77) (63) (3F)   ;(0000111110) (76) (62) (3E)   ;
;688;(0000111100) (74) (60) (3C)    ;(0000111011) (73) (59) (3B)   ;(0000111001) (71) (57) (39)   ;(0000111000) (70) (56) (38)   ;(0000110111) (67) (55) (37)   ;(0000110101) (65) (53) (35)   ;(0000110100) (64) (52) (34)   ;(0000110010) (62) (50) (32)   ;
;696;(0000110001) (61) (49) (31)    ;(0000110000) (60) (48) (30)   ;(0000101110) (56) (46) (2E)   ;(0000101101) (55) (45) (2D)   ;(0000101100) (54) (44) (2C)   ;(0000101011) (53) (43) (2B)   ;(0000101001) (51) (41) (29)   ;(0000101000) (50) (40) (28)   ;
;704;(0000100111) (47) (39) (27)    ;(0000100110) (46) (38) (26)   ;(0000100101) (45) (37) (25)   ;(0000100011) (43) (35) (23)   ;(0000100010) (42) (34) (22)   ;(0000100001) (41) (33) (21)   ;(0000100000) (40) (32) (20)   ;(0000011111) (37) (31) (1F)   ;
;712;(0000011110) (36) (30) (1E)    ;(0000011101) (35) (29) (1D)   ;(0000011100) (34) (28) (1C)   ;(0000011011) (33) (27) (1B)   ;(0000011010) (32) (26) (1A)   ;(0000011001) (31) (25) (19)   ;(0000011000) (30) (24) (18)   ;(0000010111) (27) (23) (17)   ;
;720;(0000010110) (26) (22) (16)    ;(0000010101) (25) (21) (15)   ;(0000010100) (24) (20) (14)   ;(0000010011) (23) (19) (13)   ;(0000010011) (23) (19) (13)   ;(0000010010) (22) (18) (12)   ;(0000010001) (21) (17) (11)   ;(0000010000) (20) (16) (10)   ;
;728;(0000001111) (17) (15) (0F)    ;(0000001111) (17) (15) (0F)   ;(0000001110) (16) (14) (0E)   ;(0000001101) (15) (13) (0D)   ;(0000001100) (14) (12) (0C)   ;(0000001100) (14) (12) (0C)   ;(0000001011) (13) (11) (0B)   ;(0000001010) (12) (10) (0A)   ;
;736;(0000001010) (12) (10) (0A)    ;(0000001001) (11) (9) (09)   ;(0000001001) (11) (9) (09)   ;(0000001000) (10) (8) (08)   ;(0000001000) (10) (8) (08)   ;(0000000111) (7) (7) (07)   ;(0000000110) (6) (6) (06)   ;(0000000110) (6) (6) (06)   ;
;744;(0000000110) (6) (6) (06)    ;(0000000101) (5) (5) (05)   ;(0000000101) (5) (5) (05)   ;(0000000100) (4) (4) (04)   ;(0000000100) (4) (4) (04)   ;(0000000011) (3) (3) (03)   ;(0000000011) (3) (3) (03)   ;(0000000011) (3) (3) (03)   ;
;752;(0000000010) (2) (2) (02)    ;(0000000010) (2) (2) (02)   ;(0000000010) (2) (2) (02)   ;(0000000010) (2) (2) (02)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;
;760;(0000000001) (1) (1) (01)    ;(0000000000) (0) (0) (00)   ;(0000000000) (0) (0) (00)   ;(0000000000) (0) (0) (00)   ;(0000000000) (0) (0) (00)   ;(0000000000) (0) (0) (00)   ;(0000000000) (0) (0) (00)   ;(0000000000) (0) (0) (00)   ;
;768;(0000000000) (0) (0) (00)    ;(0000000000) (0) (0) (00)   ;(0000000000) (0) (0) (00)   ;(0000000000) (0) (0) (00)   ;(0000000000) (0) (0) (00)   ;(0000000000) (0) (0) (00)   ;(0000000000) (0) (0) (00)   ;(0000000000) (0) (0) (00)   ;
;776;(0000000001) (1) (1) (01)    ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000001) (1) (1) (01)   ;(0000000010) (2) (2) (02)   ;(0000000010) (2) (2) (02)   ;(0000000010) (2) (2) (02)   ;
;784;(0000000010) (2) (2) (02)    ;(0000000011) (3) (3) (03)   ;(0000000011) (3) (3) (03)   ;(0000000011) (3) (3) (03)   ;(0000000100) (4) (4) (04)   ;(0000000100) (4) (4) (04)   ;(0000000101) (5) (5) (05)   ;(0000000101) (5) (5) (05)   ;
;792;(0000000110) (6) (6) (06)    ;(0000000110) (6) (6) (06)   ;(0000000110) (6) (6) (06)   ;(0000000111) (7) (7) (07)   ;(0000001000) (10) (8) (08)   ;(0000001000) (10) (8) (08)   ;(0000001001) (11) (9) (09)   ;(0000001001) (11) (9) (09)   ;
;800;(0000001010) (12) (10) (0A)    ;(0000001010) (12) (10) (0A)   ;(0000001011) (13) (11) (0B)   ;(0000001100) (14) (12) (0C)   ;(0000001100) (14) (12) (0C)   ;(0000001101) (15) (13) (0D)   ;(0000001110) (16) (14) (0E)   ;(0000001111) (17) (15) (0F)   ;
;808;(0000001111) (17) (15) (0F)    ;(0000010000) (20) (16) (10)   ;(0000010001) (21) (17) (11)   ;(0000010010) (22) (18) (12)   ;(0000010011) (23) (19) (13)   ;(0000010011) (23) (19) (13)   ;(0000010100) (24) (20) (14)   ;(0000010101) (25) (21) (15)   ;
;816;(0000010110) (26) (22) (16)    ;(0000010111) (27) (23) (17)   ;(0000011000) (30) (24) (18)   ;(0000011001) (31) (25) (19)   ;(0000011010) (32) (26) (1A)   ;(0000011011) (33) (27) (1B)   ;(0000011100) (34) (28) (1C)   ;(0000011101) (35) (29) (1D)   ;
;824;(0000011110) (36) (30) (1E)    ;(0000011111) (37) (31) (1F)   ;(0000100000) (40) (32) (20)   ;(0000100001) (41) (33) (21)   ;(0000100010) (42) (34) (22)   ;(0000100011) (43) (35) (23)   ;(0000100101) (45) (37) (25)   ;(0000100110) (46) (38) (26)   ;
;832;(0000100111) (47) (39) (27)    ;(0000101000) (50) (40) (28)   ;(0000101001) (51) (41) (29)   ;(0000101011) (53) (43) (2B)   ;(0000101100) (54) (44) (2C)   ;(0000101101) (55) (45) (2D)   ;(0000101110) (56) (46) (2E)   ;(0000110000) (60) (48) (30)   ;
;840;(0000110001) (61) (49) (31)    ;(0000110010) (62) (50) (32)   ;(0000110100) (64) (52) (34)   ;(0000110101) (65) (53) (35)   ;(0000110111) (67) (55) (37)   ;(0000111000) (70) (56) (38)   ;(0000111001) (71) (57) (39)   ;(0000111011) (73) (59) (3B)   ;
;848;(0000111100) (74) (60) (3C)    ;(0000111110) (76) (62) (3E)   ;(0000111111) (77) (63) (3F)   ;(0001000001) (101) (65) (41)   ;(0001000010) (102) (66) (42)   ;(0001000100) (104) (68) (44)   ;(0001000110) (106) (70) (46)   ;(0001000111) (107) (71) (47)   ;
;856;(0001001001) (111) (73) (49)    ;(0001001010) (112) (74) (4A)   ;(0001001100) (114) (76) (4C)   ;(0001001110) (116) (78) (4E)   ;(0001001111) (117) (79) (4F)   ;(0001010001) (121) (81) (51)   ;(0001010011) (123) (83) (53)   ;(0001010100) (124) (84) (54)   ;
;864;(0001010110) (126) (86) (56)    ;(0001011000) (130) (88) (58)   ;(0001011010) (132) (90) (5A)   ;(0001011100) (134) (92) (5C)   ;(0001011101) (135) (93) (5D)   ;(0001011111) (137) (95) (5F)   ;(0001100001) (141) (97) (61)   ;(0001100011) (143) (99) (63)   ;
;872;(0001100101) (145) (101) (65)    ;(0001100111) (147) (103) (67)   ;(0001101000) (150) (104) (68)   ;(0001101010) (152) (106) (6A)   ;(0001101100) (154) (108) (6C)   ;(0001101110) (156) (110) (6E)   ;(0001110000) (160) (112) (70)   ;(0001110010) (162) (114) (72)   ;
;880;(0001110100) (164) (116) (74)    ;(0001110110) (166) (118) (76)   ;(0001111000) (170) (120) (78)   ;(0001111010) (172) (122) (7A)   ;(0001111100) (174) (124) (7C)   ;(0001111110) (176) (126) (7E)   ;(0010000000) (200) (128) (80)   ;(0010000010) (202) (130) (82)   ;
;888;(0010000101) (205) (133) (85)    ;(0010000111) (207) (135) (87)   ;(0010001001) (211) (137) (89)   ;(0010001011) (213) (139) (8B)   ;(0010001101) (215) (141) (8D)   ;(0010001111) (217) (143) (8F)   ;(0010010001) (221) (145) (91)   ;(0010010100) (224) (148) (94)   ;
;896;(0010010110) (226) (150) (96)    ;(0010011000) (230) (152) (98)   ;(0010011010) (232) (154) (9A)   ;(0010011101) (235) (157) (9D)   ;(0010011111) (237) (159) (9F)   ;(0010100001) (241) (161) (A1)   ;(0010100011) (243) (163) (A3)   ;(0010100110) (246) (166) (A6)   ;
;904;(0010101000) (250) (168) (A8)    ;(0010101010) (252) (170) (AA)   ;(0010101101) (255) (173) (AD)   ;(0010101111) (257) (175) (AF)   ;(0010110001) (261) (177) (B1)   ;(0010110100) (264) (180) (B4)   ;(0010110110) (266) (182) (B6)   ;(0010111001) (271) (185) (B9)   ;
;912;(0010111011) (273) (187) (BB)    ;(0010111101) (275) (189) (BD)   ;(0011000000) (300) (192) (C0)   ;(0011000010) (302) (194) (C2)   ;(0011000101) (305) (197) (C5)   ;(0011000111) (307) (199) (C7)   ;(0011001010) (312) (202) (CA)   ;(0011001100) (314) (204) (CC)   ;
;920;(0011001111) (317) (207) (CF)    ;(0011010001) (321) (209) (D1)   ;(0011010100) (324) (212) (D4)   ;(0011010110) (326) (214) (D6)   ;(0011011001) (331) (217) (D9)   ;(0011011100) (334) (220) (DC)   ;(0011011110) (336) (222) (DE)   ;(0011100001) (341) (225) (E1)   ;
;928;(0011100011) (343) (227) (E3)    ;(0011100110) (346) (230) (E6)   ;(0011101001) (351) (233) (E9)   ;(0011101011) (353) (235) (EB)   ;(0011101110) (356) (238) (EE)   ;(0011110001) (361) (241) (F1)   ;(0011110011) (363) (243) (F3)   ;(0011110110) (366) (246) (F6)   ;
;936;(0011111001) (371) (249) (F9)    ;(0011111011) (373) (251) (FB)   ;(0011111110) (376) (254) (FE)   ;(0100000001) (401) (257) (101)   ;(0100000011) (403) (259) (103)   ;(0100000110) (406) (262) (106)   ;(0100001001) (411) (265) (109)   ;(0100001100) (414) (268) (10C)   ;
;944;(0100001110) (416) (270) (10E)    ;(0100010001) (421) (273) (111)   ;(0100010100) (424) (276) (114)   ;(0100010111) (427) (279) (117)   ;(0100011010) (432) (282) (11A)   ;(0100011100) (434) (284) (11C)   ;(0100011111) (437) (287) (11F)   ;(0100100010) (442) (290) (122)   ;
;952;(0100100101) (445) (293) (125)    ;(0100101000) (450) (296) (128)   ;(0100101010) (452) (298) (12A)   ;(0100101101) (455) (301) (12D)   ;(0100110000) (460) (304) (130)   ;(0100110011) (463) (307) (133)   ;(0100110110) (466) (310) (136)   ;(0100111001) (471) (313) (139)   ;
;960;(0100111100) (474) (316) (13C)    ;(0100111111) (477) (319) (13F)   ;(0101000010) (502) (322) (142)   ;(0101000100) (504) (324) (144)   ;(0101000111) (507) (327) (147)   ;(0101001010) (512) (330) (14A)   ;(0101001101) (515) (333) (14D)   ;(0101010000) (520) (336) (150)   ;
;968;(0101010011) (523) (339) (153)    ;(0101010110) (526) (342) (156)   ;(0101011001) (531) (345) (159)   ;(0101011100) (534) (348) (15C)   ;(0101011111) (537) (351) (15F)   ;(0101100010) (542) (354) (162)   ;(0101100101) (545) (357) (165)   ;(0101101000) (550) (360) (168)   ;
;976;(0101101011) (553) (363) (16B)    ;(0101101110) (556) (366) (16E)   ;(0101110001) (561) (369) (171)   ;(0101110100) (564) (372) (174)   ;(0101110111) (567) (375) (177)   ;(0101111010) (572) (378) (17A)   ;(0101111101) (575) (381) (17D)   ;(0110000000) (600) (384) (180)   ;
;984;(0110000011) (603) (387) (183)    ;(0110000110) (606) (390) (186)   ;(0110001001) (611) (393) (189)   ;(0110001100) (614) (396) (18C)   ;(0110001111) (617) (399) (18F)   ;(0110010010) (622) (402) (192)   ;(0110010110) (626) (406) (196)   ;(0110011001) (631) (409) (199)   ;
;992;(0110011100) (634) (412) (19C)    ;(0110011111) (637) (415) (19F)   ;(0110100010) (642) (418) (1A2)   ;(0110100101) (645) (421) (1A5)   ;(0110101000) (650) (424) (1A8)   ;(0110101011) (653) (427) (1AB)   ;(0110101110) (656) (430) (1AE)   ;(0110110001) (661) (433) (1B1)   ;
;1000;(0110110100) (664) (436) (1B4)    ;(0110111000) (670) (440) (1B8)   ;(0110111011) (673) (443) (1BB)   ;(0110111110) (676) (446) (1BE)   ;(0111000001) (701) (449) (1C1)   ;(0111000100) (704) (452) (1C4)   ;(0111000111) (707) (455) (1C7)   ;(0111001010) (712) (458) (1CA)   ;
;1008;(0111001101) (715) (461) (1CD)    ;(0111010000) (720) (464) (1D0)   ;(0111010100) (724) (468) (1D4)   ;(0111010111) (727) (471) (1D7)   ;(0111011010) (732) (474) (1DA)   ;(0111011101) (735) (477) (1DD)   ;(0111100000) (740) (480) (1E0)   ;(0111100011) (743) (483) (1E3)   ;
;1016;(0111100110) (746) (486) (1E6)    ;(0111101010) (752) (490) (1EA)   ;(0111101101) (755) (493) (1ED)   ;(0111110000) (760) (496) (1F0)   ;(0111110011) (763) (499) (1F3)   ;(0111110110) (766) (502) (1F6)   ;(0111111001) (771) (505) (1F9)   ;(0111111100) (774) (508) (1FC)   ;


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 754 / 32,401 ( 2 % )   ;
; C16 interconnects     ; 60 / 1,326 ( 5 % )     ;
; C4 interconnects      ; 355 / 21,816 ( 2 % )   ;
; Direct links          ; 146 / 32,401 ( < 1 % ) ;
; Global clocks         ; 6 / 10 ( 60 % )        ;
; Local interconnects   ; 317 / 10,320 ( 3 % )   ;
; R24 interconnects     ; 57 / 1,289 ( 4 % )     ;
; R4 interconnects      ; 480 / 28,186 ( 2 % )   ;
+-----------------------+------------------------+


+---------------------------------------------------------------------------+
; LAB Logic Elements                                                        ;
+--------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 9.62) ; Number of LABs  (Total = 50) ;
+--------------------------------------------+------------------------------+
; 1                                          ; 10                           ;
; 2                                          ; 2                            ;
; 3                                          ; 0                            ;
; 4                                          ; 3                            ;
; 5                                          ; 2                            ;
; 6                                          ; 4                            ;
; 7                                          ; 1                            ;
; 8                                          ; 1                            ;
; 9                                          ; 0                            ;
; 10                                         ; 2                            ;
; 11                                         ; 0                            ;
; 12                                         ; 0                            ;
; 13                                         ; 0                            ;
; 14                                         ; 6                            ;
; 15                                         ; 2                            ;
; 16                                         ; 17                           ;
+--------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 1.06) ; Number of LABs  (Total = 50) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 4                            ;
; 1 Clock                            ; 35                           ;
; 1 Clock enable                     ; 11                           ;
; 2 Clocks                           ; 3                            ;
+------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Signals Sourced                                                         ;
+----------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 16.42) ; Number of LABs  (Total = 50) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 6                            ;
; 2                                            ; 4                            ;
; 3                                            ; 1                            ;
; 4                                            ; 2                            ;
; 5                                            ; 0                            ;
; 6                                            ; 0                            ;
; 7                                            ; 1                            ;
; 8                                            ; 1                            ;
; 9                                            ; 1                            ;
; 10                                           ; 3                            ;
; 11                                           ; 0                            ;
; 12                                           ; 2                            ;
; 13                                           ; 1                            ;
; 14                                           ; 4                            ;
; 15                                           ; 0                            ;
; 16                                           ; 2                            ;
; 17                                           ; 1                            ;
; 18                                           ; 0                            ;
; 19                                           ; 1                            ;
; 20                                           ; 1                            ;
; 21                                           ; 0                            ;
; 22                                           ; 0                            ;
; 23                                           ; 0                            ;
; 24                                           ; 2                            ;
; 25                                           ; 0                            ;
; 26                                           ; 1                            ;
; 27                                           ; 1                            ;
; 28                                           ; 1                            ;
; 29                                           ; 1                            ;
; 30                                           ; 4                            ;
; 31                                           ; 5                            ;
; 32                                           ; 4                            ;
+----------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 7.06) ; Number of LABs  (Total = 50) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 1                            ;
; 1                                               ; 11                           ;
; 2                                               ; 3                            ;
; 3                                               ; 0                            ;
; 4                                               ; 3                            ;
; 5                                               ; 4                            ;
; 6                                               ; 4                            ;
; 7                                               ; 0                            ;
; 8                                               ; 4                            ;
; 9                                               ; 1                            ;
; 10                                              ; 5                            ;
; 11                                              ; 3                            ;
; 12                                              ; 2                            ;
; 13                                              ; 2                            ;
; 14                                              ; 2                            ;
; 15                                              ; 2                            ;
; 16                                              ; 3                            ;
+-------------------------------------------------+------------------------------+


+-----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                         ;
+----------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 10.54) ; Number of LABs  (Total = 50) ;
+----------------------------------------------+------------------------------+
; 0                                            ; 0                            ;
; 1                                            ; 1                            ;
; 2                                            ; 3                            ;
; 3                                            ; 3                            ;
; 4                                            ; 8                            ;
; 5                                            ; 3                            ;
; 6                                            ; 2                            ;
; 7                                            ; 4                            ;
; 8                                            ; 4                            ;
; 9                                            ; 2                            ;
; 10                                           ; 3                            ;
; 11                                           ; 0                            ;
; 12                                           ; 2                            ;
; 13                                           ; 2                            ;
; 14                                           ; 1                            ;
; 15                                           ; 0                            ;
; 16                                           ; 0                            ;
; 17                                           ; 2                            ;
; 18                                           ; 1                            ;
; 19                                           ; 0                            ;
; 20                                           ; 2                            ;
; 21                                           ; 1                            ;
; 22                                           ; 1                            ;
; 23                                           ; 0                            ;
; 24                                           ; 0                            ;
; 25                                           ; 0                            ;
; 26                                           ; 1                            ;
; 27                                           ; 1                            ;
; 28                                           ; 0                            ;
; 29                                           ; 2                            ;
; 30                                           ; 0                            ;
; 31                                           ; 0                            ;
; 32                                           ; 0                            ;
; 33                                           ; 0                            ;
; 34                                           ; 1                            ;
+----------------------------------------------+------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 67           ; 0            ; 67           ; 0            ; 0            ; 78        ; 67           ; 0            ; 78        ; 78        ; 0            ; 29           ; 0            ; 0            ; 65           ; 0            ; 29           ; 65           ; 0            ; 0            ; 0            ; 29           ; 0            ; 0            ; 0            ; 0            ; 0            ; 78        ; 0            ; 0            ;
; Total Unchecked    ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 11           ; 78           ; 11           ; 78           ; 78           ; 0         ; 11           ; 78           ; 0         ; 0         ; 78           ; 49           ; 78           ; 78           ; 13           ; 78           ; 49           ; 13           ; 78           ; 78           ; 78           ; 49           ; 78           ; 78           ; 78           ; 78           ; 78           ; 0         ; 78           ; 78           ;
; Total Fail         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; ADCLK              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADCLK1             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DACLK              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DADATA[9]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DADATA[8]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DADATA[7]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DADATA[6]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DADATA[5]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DADATA[4]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DADATA[3]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DADATA[2]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DADATA[1]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DADATA[0]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DB[15]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DB[14]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DB[13]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DB[12]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DB[11]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DB[10]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DB[9]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DB[8]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DB[7]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DB[6]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DB[5]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DB[4]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DB[3]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DB[2]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DB[1]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DB[0]              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; INCLK              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADDR[15]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADDR[14]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADDR[13]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADDR[12]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADDR[11]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADDR[10]           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADDR[9]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADDR[8]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADDR[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADDR[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADDR[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADDR[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADDR[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADDR[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADDR[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ADDR[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CS                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RD                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; WR                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLK1               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD2DATA[13]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD1DATA[13]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD2DATA[12]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD1DATA[12]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD2DATA[11]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD1DATA[11]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD2DATA[10]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD1DATA[10]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD2DATA[9]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD1DATA[9]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD2DATA[8]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD1DATA[8]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD2DATA[7]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD1DATA[7]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD2DATA[6]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD1DATA[6]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD2DATA[5]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD1DATA[5]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD2DATA[4]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD1DATA[4]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD2DATA[3]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD1DATA[3]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD2DATA[2]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD1DATA[2]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD2DATA[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD1DATA[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD1DATA[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; AD2DATA[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; Unreserved               ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+---------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                       ;
+------------------------+------------------------+-------------------+
; Source Clock(s)        ; Destination Clock(s)   ; Delay Added in ns ;
+------------------------+------------------------+-------------------+
; RD                     ; RD                     ; 6.7               ;
; I/O                    ; RD                     ; 3.4               ;
; FREQ_DEV:inst9|ACC[31] ; FREQ_DEV:inst9|ACC[31] ; 2.6               ;
+------------------------+------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                             ; Destination Register                                                                                                       ; Delay Added in ns ;
+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------------------+
; RD                                                                                                          ; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_4p6:rdptr_g1p|sub_parity7a[0]                ; 0.784             ;
; FREQ_DEV:inst9|ACC[31]                                                                                      ; FREQ_DEV:inst9|ACC[31]                                                                                                     ; 0.616             ;
; TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a1      ; TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|altsyncram_ge41:fifo_ram|ram_block11a4~portb_address_reg0  ; 0.442             ;
; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a2      ; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|altsyncram_ge41:fifo_ram|ram_block11a4~portb_address_reg0  ; 0.408             ;
; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a7      ; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|altsyncram_ge41:fifo_ram|ram_block11a4~portb_address_reg0  ; 0.408             ;
; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a0      ; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_4p6:rdptr_g1p|sub_parity7a[0]                ; 0.403             ;
; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a6      ; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|altsyncram_ge41:fifo_ram|ram_block11a4~portb_address_reg0  ; 0.402             ;
; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a8      ; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|altsyncram_ge41:fifo_ram|ram_block11a4~portb_address_reg0  ; 0.402             ;
; CNT10:inst5|CNT[1]                                                                                          ; sinrom:inst16|altsyncram:altsyncram_component|altsyncram_6t91:auto_generated|ram_block1a9~porta_address_reg0               ; 0.362             ;
; CNT10:inst5|CNT[0]                                                                                          ; sinrom:inst16|altsyncram:altsyncram_component|altsyncram_6t91:auto_generated|ram_block1a9~porta_address_reg0               ; 0.362             ;
; TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|wrptr_g[1]                                  ; TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|altsyncram_ge41:fifo_ram|ram_block11a13~porta_address_reg0 ; 0.329             ;
; TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|wrptr_g[0]                                  ; TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|altsyncram_ge41:fifo_ram|ram_block11a13~porta_address_reg0 ; 0.329             ;
; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|wrptr_g[1]                                  ; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|altsyncram_ge41:fifo_ram|ram_block11a4~porta_address_reg0  ; 0.329             ;
; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|wrptr_g[0]                                  ; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|altsyncram_ge41:fifo_ram|ram_block11a4~porta_address_reg0  ; 0.329             ;
; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|wrptr_g[8]                                  ; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|altsyncram_ge41:fifo_ram|ram_block11a4~porta_address_reg0  ; 0.311             ;
; TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a6      ; TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|altsyncram_ge41:fifo_ram|ram_block11a4~portb_address_reg0  ; 0.282             ;
; TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a8      ; TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|altsyncram_ge41:fifo_ram|ram_block11a4~portb_address_reg0  ; 0.282             ;
; TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a7      ; TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|altsyncram_ge41:fifo_ram|ram_block11a4~portb_address_reg0  ; 0.282             ;
; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a1      ; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|altsyncram_ge41:fifo_ram|ram_block11a4~portb_address_reg0  ; 0.209             ;
; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a3      ; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|altsyncram_ge41:fifo_ram|ram_block11a4~portb_address_reg0  ; 0.203             ;
; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a5      ; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|altsyncram_ge41:fifo_ram|ram_block11a4~portb_address_reg0  ; 0.203             ;
; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a4      ; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|altsyncram_ge41:fifo_ram|ram_block11a4~portb_address_reg0  ; 0.197             ;
; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a9      ; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|altsyncram_ge41:fifo_ram|ram_block11a4~portb_address_reg0  ; 0.159             ;
; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a10     ; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|altsyncram_ge41:fifo_ram|ram_block11a4~portb_address_reg0  ; 0.159             ;
; TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|wrptr_g[4]                                  ; TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|altsyncram_ge41:fifo_ram|ram_block11a13~porta_address_reg0 ; 0.113             ;
; TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|wrptr_g[5]                                  ; TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|altsyncram_ge41:fifo_ram|ram_block11a13~porta_address_reg0 ; 0.113             ;
; TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|wrptr_g[7]                                  ; TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|altsyncram_ge41:fifo_ram|ram_block11a13~porta_address_reg0 ; 0.112             ;
; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a1      ; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[0]               ; 0.105             ;
; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_07c:wrptr_g1p|counter8a2      ; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_07c:wrptr_g1p|sub_parity10a[0]               ; 0.103             ;
; TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a0      ; TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|altsyncram_ge41:fifo_ram|ram_block11a0~portb_address_reg0  ; 0.095             ;
; TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a4      ; TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|altsyncram_ge41:fifo_ram|ram_block11a4~portb_address_reg0  ; 0.092             ;
; TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a2      ; TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|altsyncram_ge41:fifo_ram|ram_block11a4~portb_address_reg0  ; 0.092             ;
; TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a3      ; TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|altsyncram_ge41:fifo_ram|ram_block11a4~portb_address_reg0  ; 0.087             ;
; TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a5      ; TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|altsyncram_ge41:fifo_ram|ram_block11a4~portb_address_reg0  ; 0.087             ;
; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_4p6:rdptr_g1p|parity6         ; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_4p6:rdptr_g1p|counter5a1                     ; 0.082             ;
; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|wrptr_g[6]                                  ; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|altsyncram_ge41:fifo_ram|ram_block11a4~porta_address_reg0  ; 0.059             ;
; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|wrptr_g[7]                                  ; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|altsyncram_ge41:fifo_ram|ram_block11a4~porta_address_reg0  ; 0.059             ;
; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|wrptr_g[5]                                  ; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|altsyncram_ge41:fifo_ram|ram_block11a4~porta_address_reg0  ; 0.059             ;
; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|wrptr_g[4]                                  ; fifo0:inst12|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|altsyncram_ge41:fifo_ram|ram_block11a4~porta_address_reg0  ; 0.057             ;
; CNT10:inst5|CNT[4]                                                                                          ; sinrom:inst16|altsyncram:altsyncram_component|altsyncram_6t91:auto_generated|ram_block1a9~porta_address_reg0               ; 0.037             ;
; CLK1                                                                                                        ; CNT32:inst|\A:Q1[16]                                                                                                       ; 0.036             ;
; CNT10:inst5|CNT[8]                                                                                          ; sinrom:inst16|altsyncram:altsyncram_component|altsyncram_6t91:auto_generated|ram_block1a9~porta_address_reg0               ; 0.036             ;
; CNT10:inst5|CNT[3]                                                                                          ; sinrom:inst16|altsyncram:altsyncram_component|altsyncram_6t91:auto_generated|ram_block1a9~porta_address_reg0               ; 0.033             ;
; TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_4p6:rdptr_g1p|sub_parity7a[2] ; TYFIFO:inst4|dcfifo:dcfifo_component|dcfifo_30f1:auto_generated|a_graycounter_4p6:rdptr_g1p|parity6                        ; 0.029             ;
; CNT10:inst5|CNT[9]                                                                                          ; sinrom:inst16|altsyncram:altsyncram_component|altsyncram_6t91:auto_generated|ram_block1a9~porta_address_reg0               ; 0.027             ;
; CNT10:inst5|CNT[7]                                                                                          ; sinrom:inst16|altsyncram:altsyncram_component|altsyncram_6t91:auto_generated|ram_block1a9~porta_address_reg0               ; 0.024             ;
; CNT10:inst5|CNT[6]                                                                                          ; sinrom:inst16|altsyncram:altsyncram_component|altsyncram_6t91:auto_generated|ram_block1a9~porta_address_reg0               ; 0.024             ;
+-------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 47 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (119006): Selected device EP4CE6E22C8 for design "CNT32"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "TYPLL:inst3|altpll:altpll_component|TYPLL_altpll:auto_generated|pll1" as Cyclone IV E PLL type File: F:/competition/EE/demo/comp/STM32_FPGA/db/typll_altpll.v Line: 43
    Info (15099): Implementing clock multiplication of 3, clock division of 1, and phase shift of 0 degrees (0 ps) for TYPLL:inst3|altpll:altpll_component|TYPLL_altpll:auto_generated|wire_pll1_clk[0] port File: F:/competition/EE/demo/comp/STM32_FPGA/db/typll_altpll.v Line: 43
    Info (15099): Implementing clock multiplication of 6, clock division of 293, and phase shift of 0 degrees (0 ps) for TYPLL:inst3|altpll:altpll_component|TYPLL_altpll:auto_generated|wire_pll1_clk[1] port File: F:/competition/EE/demo/comp/STM32_FPGA/db/typll_altpll.v Line: 43
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10E22C8 is compatible
    Info (176445): Device EP4CE15E22C8 is compatible
    Info (176445): Device EP4CE22E22C8 is compatible
Info (169124): Fitter converted 4 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location 12
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location 13
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 11 pins of 78 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Warning (335093): The Timing Analyzer is analyzing 37 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_30f1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_c09:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_b09:dffpipe12|dffe13a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'CNT32.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained generated clocks found in the design
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node TYPLL:inst3|altpll:altpll_component|TYPLL_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1) File: F:/competition/EE/demo/comp/STM32_FPGA/db/typll_altpll.v Line: 77
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node TYPLL:inst3|altpll:altpll_component|TYPLL_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C1 of PLL_1) File: F:/competition/EE/demo/comp/STM32_FPGA/db/typll_altpll.v Line: 77
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node FREQ_DEV:inst9|ACC[31]  File: F:/competition/EE/demo/comp/STM32_FPGA/FREQ_DEV.vhd Line: 15
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node FREQ_DEV:inst9|ACC[31]~94 File: F:/competition/EE/demo/comp/STM32_FPGA/FREQ_DEV.vhd Line: 15
        Info (176357): Destination node ADCLK~output
        Info (176357): Destination node ADCLK1~output
Info (176353): Automatically promoted node FREQ_WORD:inst7|OUTH[15]~0  File: F:/competition/EE/demo/comp/STM32_FPGA/FREQ_WORD.vhd Line: 15
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node FREQ_WORD:inst7|OUTL[15]~0  File: F:/competition/EE/demo/comp/STM32_FPGA/FREQ_WORD.vhd Line: 15
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node STM32_IN:inst1|DBOUT[15]~2  File: F:/competition/EE/demo/comp/STM32_FPGA/STM32_IN.vhd Line: 14
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 11 (unused VREF, 2.5V VCCIO, 0 input, 11 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  0 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  2 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  2 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  12 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 11 total pin(s) used --  2 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 8 total pin(s) used --  2 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 12 total pin(s) used --  1 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 12 total pin(s) used --  0 pins available
Warning (15064): PLL "TYPLL:inst3|altpll:altpll_component|TYPLL_altpll:auto_generated|pll1" output port clk[1] feeds output pin "DACLK~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance File: F:/competition/EE/demo/comp/STM32_FPGA/db/typll_altpll.v Line: 43
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:02
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 2% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (11888): Total time spent on timing analysis during the Fitter is 0.79 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:00
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file F:/competition/EE/demo/comp/STM32_FPGA/output_files/CNT32.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 5649 megabytes
    Info: Processing ended: Sat May 13 11:49:11 2023
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:02


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in F:/competition/EE/demo/comp/STM32_FPGA/output_files/CNT32.fit.smsg.


