{"vcs1":{"timestamp_begin":1677990824.850143519, "rt":0.42, "ut":0.16, "st":0.11}}
{"vcselab":{"timestamp_begin":1677990825.332560398, "rt":0.41, "ut":0.24, "st":0.08}}
{"link":{"timestamp_begin":1677990825.794502413, "rt":0.21, "ut":0.06, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1677990824.562559769}
{"VCS_COMP_START_TIME": 1677990824.562559769}
{"VCS_COMP_END_TIME": 1677990826.061830520}
{"VCS_USER_OPTIONS": "-sverilog -debug FSM.sv library.sv"}
{"vcs1": {"peak_mem": 338464}}
{"stitch_vcselab": {"peak_mem": 238960}}
