\hypertarget{struct_d_m_a___stream___type_def}{\section{D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def Struct Reference}
\label{struct_d_m_a___stream___type_def}\index{D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def@{D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def}}
}


D\-M\-A Controller.  




{\ttfamily \#include $<$stm32f4xx.\-h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_d_m_a___stream___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{C\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_d_m_a___stream___type_def_af60258ad5a25addc1e8969665d0c1731}{N\-D\-T\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_d_m_a___stream___type_def_aef55be3d948c22dd32a97e8d4f8761fd}{P\-A\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_d_m_a___stream___type_def_a63b4d166f4ab5024db6b493a7ab7b640}{M0\-A\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_d_m_a___stream___type_def_aee7782244ceb4791d9a3891804ac47ac}{M1\-A\-R}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_d_m_a___stream___type_def_a5d5cc7f32884945503dd29f8f6cbb415}{F\-C\-R}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
D\-M\-A Controller. 

\subsection{Field Documentation}
\hypertarget{struct_d_m_a___stream___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{\index{D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def@{D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def}!C\-R@{C\-R}}
\index{C\-R@{C\-R}!DMA_Stream_TypeDef@{D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def}}
\subsubsection[{C\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t C\-R}}\label{struct_d_m_a___stream___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}
D\-M\-A stream x configuration register \hypertarget{struct_d_m_a___stream___type_def_a5d5cc7f32884945503dd29f8f6cbb415}{\index{D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def@{D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def}!F\-C\-R@{F\-C\-R}}
\index{F\-C\-R@{F\-C\-R}!DMA_Stream_TypeDef@{D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def}}
\subsubsection[{F\-C\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t F\-C\-R}}\label{struct_d_m_a___stream___type_def_a5d5cc7f32884945503dd29f8f6cbb415}
D\-M\-A stream x F\-I\-F\-O control register \hypertarget{struct_d_m_a___stream___type_def_a63b4d166f4ab5024db6b493a7ab7b640}{\index{D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def@{D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def}!M0\-A\-R@{M0\-A\-R}}
\index{M0\-A\-R@{M0\-A\-R}!DMA_Stream_TypeDef@{D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def}}
\subsubsection[{M0\-A\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t M0\-A\-R}}\label{struct_d_m_a___stream___type_def_a63b4d166f4ab5024db6b493a7ab7b640}
D\-M\-A stream x memory 0 address register \hypertarget{struct_d_m_a___stream___type_def_aee7782244ceb4791d9a3891804ac47ac}{\index{D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def@{D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def}!M1\-A\-R@{M1\-A\-R}}
\index{M1\-A\-R@{M1\-A\-R}!DMA_Stream_TypeDef@{D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def}}
\subsubsection[{M1\-A\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t M1\-A\-R}}\label{struct_d_m_a___stream___type_def_aee7782244ceb4791d9a3891804ac47ac}
D\-M\-A stream x memory 1 address register \hypertarget{struct_d_m_a___stream___type_def_af60258ad5a25addc1e8969665d0c1731}{\index{D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def@{D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def}!N\-D\-T\-R@{N\-D\-T\-R}}
\index{N\-D\-T\-R@{N\-D\-T\-R}!DMA_Stream_TypeDef@{D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def}}
\subsubsection[{N\-D\-T\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t N\-D\-T\-R}}\label{struct_d_m_a___stream___type_def_af60258ad5a25addc1e8969665d0c1731}
D\-M\-A stream x number of data register \hypertarget{struct_d_m_a___stream___type_def_aef55be3d948c22dd32a97e8d4f8761fd}{\index{D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def@{D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def}!P\-A\-R@{P\-A\-R}}
\index{P\-A\-R@{P\-A\-R}!DMA_Stream_TypeDef@{D\-M\-A\-\_\-\-Stream\-\_\-\-Type\-Def}}
\subsubsection[{P\-A\-R}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t P\-A\-R}}\label{struct_d_m_a___stream___type_def_aef55be3d948c22dd32a97e8d4f8761fd}
D\-M\-A stream x peripheral address register 

The documentation for this struct was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
Z\-:/dc/\-Simple\-Timer\-Tutorial\-\_\-\-Upload/\-Libraries/\-C\-M\-S\-I\-S/\-S\-T/\-S\-T\-M32\-F4xx/\-Include/\hyperlink{stm32f4xx_8h}{stm32f4xx.\-h}\end{DoxyCompactItemize}
