// SPDX-FileCopyrightText: Copyright Â© 2022 by Rivos Inc.
// Licensed under the Apache License, Version 2.0, see LICENSE for details.
// SPDX-License-Identifier: Apache-2.0

#ifndef __ARCH_RISCV_VECTOR_INSTS_HH__
#define __ARCH_RISCV_VECTOR_INSTS_HH__

#include <string>

#include "arch/riscv/insts/static_inst.hh"
#include "arch/riscv/insts/vector_static_inst.hh"
#include "arch/riscv/vecregs.hh"
#include "cpu/exec_context.hh"
#include "cpu/static_inst.hh"

namespace gem5
{

namespace RiscvISA
{

enum VlmulEncoding {
    VLMUL_MF8 = 0x5,
    VLMUL_MF4 = 0x6,
    VLMUL_MF2 = 0x7,
    VLMUL_M1 = 0x0,
    VLMUL_M2 = 0x1,
    VLMUL_M4 = 0x2,
    VLMUL_M8 = 0x3
};

enum VectorRoundingMode {
    RoundToNearestUp = 0,
    RoundToNearestEven,
    RoundDown,
    RoundToOdd,
    InvalidRound,
};

void roundUnsignedInteger(__uint128_t &result, uint32_t xrm, int gb);
void roundSignedInteger(__int128_t &result, uint32_t xrm, int gb);

float
getVflmul(uint32_t vlmul_encoding);

inline uint32_t getSew(uint32_t vsew) {
    assert(vsew <= 3);
    return (8 << vsew);
}

uint32_t
getVlmax(VTYPE vtype, uint32_t vlen);

uint32_t
setVsetvlCSR(ExecContext *xc,
            uint32_t rd_bits,
            uint32_t rs1_bits,
            uint32_t requested_vl,
            uint32_t new_vtype);

class VectorVRXUNARY0Op : public VectorInsn
{
  public:
    VectorVRXUNARY0Op(const char *mnem, ExtMachInst _machInst,
        OpClass __opClass) :
        VectorInsn(mnem, _machInst, __opClass)
    {}

    std::string generateDisassembly(Addr pc,
        const loader::SymbolTable *symtab) const;
};

class VectorVWXUNARY0Op : public VectorInsn
{
  public:
    VectorVWXUNARY0Op(const char *mnem, ExtMachInst _machInst,
        OpClass __opClass) :
        VectorInsn(mnem, _machInst, __opClass)
    {}

    std::string generateDisassembly(Addr pc,
        const loader::SymbolTable *symtab) const;
};

class VectorOPIVIOp : public VectorInsn
{
  public:
    VectorOPIVIOp(const char *mnem, ExtMachInst _machInst,
        OpClass __opClass) :
        VectorInsn(mnem, _machInst, __opClass)
    {}

    std::string generateDisassembly(Addr pc,
        const loader::SymbolTable *symtab) const;
};

class VectorVdVs2Vs1Op : public VectorInsn
{
  public:
    VectorVdVs2Vs1Op(const char *mnem, ExtMachInst _machInst,
        OpClass __opClass) :
        VectorInsn(mnem, _machInst, __opClass)
    {}

    std::string generateDisassembly(Addr pc,
        const loader::SymbolTable *symtab) const;
};

class VectorUnitStrideMemLoadOp : public VectorMemInst
{
  public:
    VectorUnitStrideMemLoadOp(const char *mnem, ExtMachInst _machInst,
        OpClass __opClass) :
        VectorMemInst(mnem, _machInst, __opClass)
    {}
    std::string generateDisassembly(Addr pc,
        const loader::SymbolTable *symtab) const;
};

class VectorUnitStrideMemStoreOp : public VectorMemInst
{
  public:
    VectorUnitStrideMemStoreOp(const char *mnem, ExtMachInst _machInst,
        OpClass __opClass) :
        VectorMemInst(mnem, _machInst, __opClass)
    {}
    std::string generateDisassembly(Addr pc,
        const loader::SymbolTable *symtab) const;
};

/*
 * Vector Configuration Instructions
 */
class VectorCfgOp : public VectorInsn
{
  protected:
    uint32_t imm;
    uint32_t rs1_bits;
    uint32_t rd_bits;

    VectorCfgOp(const char *mnem, ExtMachInst _machInst,
        OpClass __opClass) :
        VectorInsn(mnem, _machInst, __opClass),
            imm(0), rs1_bits(0), rd_bits(0)
    {}

    std::string generateDisassembly(Addr pc,
        const loader::SymbolTable *symtab) const;
};

}

}

#endif // __ARCH_RISCV_VECTOR_INSTS_HH__
