## UVM based Verification & Physical Design of APB Bridge ####

#### Introduction ####

The project aims at verifying RTL code associated with APB Bridge using Universal Verification Methodology to test the functionality and reliability of the APB bridge design using a standardized verification framework & obtain Physical Design aiming to optimize the physical layout design of the using various methods and generate area & timing reports.
   
This project was originally coded using System Verilog and complied/simulated using Cadence Xcelium Logic Simulator.  
The project includes the design files and the UVM files alongwith supporting documents that was used at the time of presenting this project, which is attached for reference.

Authors:  

    Nithin S
    Abhilash N
    Vaishnavi Holla
          
### Copyrights ###
Anyone who wishes to use this project and modify it can do so with but with permission from the authors. Please have a look at the license file included within the poject and make sure it is always included in all future versions of the project.
