
ubuntu-preinstalled/ed:     file format elf32-littlearm


Disassembly of section .init:

00000bf4 <.init>:
 bf4:	push	{r3, lr}
 bf8:	bl	11d8 <pclose@plt+0x30c>
 bfc:	pop	{r3, pc}

Disassembly of section .plt:

00000c00 <strcmp@plt-0x14>:
 c00:	push	{lr}		; (str lr, [sp, #-4]!)
 c04:	ldr	lr, [pc, #4]	; c10 <strcmp@plt-0x4>
 c08:	add	lr, pc, lr
 c0c:	ldr	pc, [lr, #8]!
 c10:	andeq	r6, r1, ip, asr #5

00000c14 <strcmp@plt>:
 c14:	add	ip, pc, #0, 12
 c18:	add	ip, ip, #90112	; 0x16000
 c1c:	ldr	pc, [ip, #716]!	; 0x2cc

00000c20 <__cxa_finalize@plt>:
 c20:	add	ip, pc, #0, 12
 c24:	add	ip, ip, #90112	; 0x16000
 c28:	ldr	pc, [ip, #708]!	; 0x2c4

00000c2c <pathconf@plt>:
 c2c:	add	ip, pc, #0, 12
 c30:	add	ip, ip, #90112	; 0x16000
 c34:	ldr	pc, [ip, #700]!	; 0x2bc

00000c38 <strtol@plt>:
 c38:	add	ip, pc, #0, 12
 c3c:	add	ip, ip, #90112	; 0x16000
 c40:	ldr	pc, [ip, #692]!	; 0x2b4

00000c44 <fopen@plt>:
 c44:	add	ip, pc, #0, 12
 c48:	add	ip, ip, #90112	; 0x16000
 c4c:	ldr	pc, [ip, #684]!	; 0x2ac

00000c50 <regerror@plt>:
 c50:	add	ip, pc, #0, 12
 c54:	add	ip, ip, #90112	; 0x16000
 c58:	ldr	pc, [ip, #676]!	; 0x2a4

00000c5c <fflush@plt>:
 c5c:	add	ip, pc, #0, 12
 c60:	add	ip, ip, #90112	; 0x16000
 c64:	ldr	pc, [ip, #668]!	; 0x29c

00000c68 <sigprocmask@plt>:
 c68:	add	ip, pc, #0, 12
 c6c:	add	ip, ip, #90112	; 0x16000
 c70:	ldr	pc, [ip, #660]!	; 0x294

00000c74 <_setjmp@plt>:
 c74:	add	ip, pc, #0, 12
 c78:	add	ip, ip, #90112	; 0x16000
 c7c:	ldr	pc, [ip, #652]!	; 0x28c

00000c80 <free@plt>:
 c80:	add	ip, pc, #0, 12
 c84:	add	ip, ip, #90112	; 0x16000
 c88:	ldr	pc, [ip, #644]!	; 0x284

00000c8c <ferror@plt>:
 c8c:	add	ip, pc, #0, 12
 c90:	add	ip, ip, #90112	; 0x16000
 c94:	ldr	pc, [ip, #636]!	; 0x27c

00000c98 <memcpy@plt>:
 c98:	add	ip, pc, #0, 12
 c9c:	add	ip, ip, #90112	; 0x16000
 ca0:	ldr	pc, [ip, #628]!	; 0x274

00000ca4 <ftell@plt>:
 ca4:	add	ip, pc, #0, 12
 ca8:	add	ip, ip, #90112	; 0x16000
 cac:	ldr	pc, [ip, #620]!	; 0x26c

00000cb0 <__stack_chk_fail@plt>:
 cb0:	add	ip, pc, #0, 12
 cb4:	add	ip, ip, #90112	; 0x16000
 cb8:	ldr	pc, [ip, #612]!	; 0x264

00000cbc <realloc@plt>:
 cbc:			; <UNDEFINED> instruction: 0xe7fd4778
 cc0:	add	ip, pc, #0, 12
 cc4:	add	ip, ip, #90112	; 0x16000
 cc8:	ldr	pc, [ip, #600]!	; 0x258

00000ccc <regexec@plt>:
 ccc:	add	ip, pc, #0, 12
 cd0:	add	ip, ip, #90112	; 0x16000
 cd4:	ldr	pc, [ip, #592]!	; 0x250

00000cd8 <sigaction@plt>:
 cd8:	add	ip, pc, #0, 12
 cdc:	add	ip, ip, #90112	; 0x16000
 ce0:	ldr	pc, [ip, #584]!	; 0x248

00000ce4 <fwrite@plt>:
 ce4:	add	ip, pc, #0, 12
 ce8:	add	ip, ip, #90112	; 0x16000
 cec:	ldr	pc, [ip, #576]!	; 0x240

00000cf0 <ioctl@plt>:
 cf0:	add	ip, pc, #0, 12
 cf4:	add	ip, ip, #90112	; 0x16000
 cf8:	ldr	pc, [ip, #568]!	; 0x238

00000cfc <regfree@plt>:
 cfc:	add	ip, pc, #0, 12
 d00:	add	ip, ip, #90112	; 0x16000
 d04:	ldr	pc, [ip, #560]!	; 0x230

00000d08 <tmpfile@plt>:
 d08:	add	ip, pc, #0, 12
 d0c:	add	ip, ip, #90112	; 0x16000
 d10:	ldr	pc, [ip, #552]!	; 0x228

00000d14 <fread@plt>:
 d14:	add	ip, pc, #0, 12
 d18:	add	ip, ip, #90112	; 0x16000
 d1c:	ldr	pc, [ip, #544]!	; 0x220

00000d20 <getenv@plt>:
 d20:	add	ip, pc, #0, 12
 d24:	add	ip, ip, #90112	; 0x16000
 d28:	ldr	pc, [ip, #536]!	; 0x218

00000d2c <puts@plt>:
 d2c:	add	ip, pc, #0, 12
 d30:	add	ip, ip, #90112	; 0x16000
 d34:	ldr	pc, [ip, #528]!	; 0x210

00000d38 <malloc@plt>:
 d38:			; <UNDEFINED> instruction: 0xe7fd4778
 d3c:	add	ip, pc, #0, 12
 d40:	add	ip, ip, #90112	; 0x16000
 d44:	ldr	pc, [ip, #516]!	; 0x204

00000d48 <sigaddset@plt>:
 d48:	add	ip, pc, #0, 12
 d4c:	add	ip, ip, #90112	; 0x16000
 d50:	ldr	pc, [ip, #508]!	; 0x1fc

00000d54 <__libc_start_main@plt>:
 d54:	add	ip, pc, #0, 12
 d58:	add	ip, ip, #90112	; 0x16000
 d5c:	ldr	pc, [ip, #500]!	; 0x1f4

00000d60 <strerror@plt>:
 d60:	add	ip, pc, #0, 12
 d64:	add	ip, ip, #90112	; 0x16000
 d68:	ldr	pc, [ip, #492]!	; 0x1ec

00000d6c <system@plt>:
 d6c:	add	ip, pc, #0, 12
 d70:	add	ip, ip, #90112	; 0x16000
 d74:	ldr	pc, [ip, #484]!	; 0x1e4

00000d78 <__fxstat@plt>:
 d78:	add	ip, pc, #0, 12
 d7c:	add	ip, ip, #90112	; 0x16000
 d80:	ldr	pc, [ip, #476]!	; 0x1dc

00000d84 <__gmon_start__@plt>:
 d84:	add	ip, pc, #0, 12
 d88:	add	ip, ip, #90112	; 0x16000
 d8c:	ldr	pc, [ip, #468]!	; 0x1d4

00000d90 <__ctype_b_loc@plt>:
 d90:	add	ip, pc, #0, 12
 d94:	add	ip, ip, #90112	; 0x16000
 d98:	ldr	pc, [ip, #460]!	; 0x1cc

00000d9c <exit@plt>:
 d9c:	add	ip, pc, #0, 12
 da0:	add	ip, ip, #90112	; 0x16000
 da4:	ldr	pc, [ip, #452]!	; 0x1c4

00000da8 <feof@plt>:
 da8:	add	ip, pc, #0, 12
 dac:	add	ip, ip, #90112	; 0x16000
 db0:	ldr	pc, [ip, #444]!	; 0x1bc

00000db4 <strlen@plt>:
 db4:	add	ip, pc, #0, 12
 db8:	add	ip, ip, #90112	; 0x16000
 dbc:	ldr	pc, [ip, #436]!	; 0x1b4

00000dc0 <strchr@plt>:
 dc0:	add	ip, pc, #0, 12
 dc4:	add	ip, ip, #90112	; 0x16000
 dc8:	ldr	pc, [ip, #428]!	; 0x1ac

00000dcc <__errno_location@plt>:
 dcc:	add	ip, pc, #0, 12
 dd0:	add	ip, ip, #90112	; 0x16000
 dd4:	ldr	pc, [ip, #420]!	; 0x1a4

00000dd8 <setvbuf@plt>:
 dd8:	add	ip, pc, #0, 12
 ddc:	add	ip, ip, #90112	; 0x16000
 de0:	ldr	pc, [ip, #412]!	; 0x19c

00000de4 <strncpy@plt>:
 de4:	add	ip, pc, #0, 12
 de8:	add	ip, ip, #90112	; 0x16000
 dec:	ldr	pc, [ip, #404]!	; 0x194

00000df0 <__printf_chk@plt>:
 df0:	add	ip, pc, #0, 12
 df4:	add	ip, ip, #90112	; 0x16000
 df8:	ldr	pc, [ip, #396]!	; 0x18c

00000dfc <__fprintf_chk@plt>:
 dfc:			; <UNDEFINED> instruction: 0xe7fd4778
 e00:	add	ip, pc, #0, 12
 e04:	add	ip, ip, #90112	; 0x16000
 e08:	ldr	pc, [ip, #384]!	; 0x180

00000e0c <memchr@plt>:
 e0c:	add	ip, pc, #0, 12
 e10:	add	ip, ip, #90112	; 0x16000
 e14:	ldr	pc, [ip, #376]!	; 0x178

00000e18 <fclose@plt>:
 e18:	add	ip, pc, #0, 12
 e1c:	add	ip, ip, #90112	; 0x16000
 e20:	ldr	pc, [ip, #368]!	; 0x170

00000e24 <__longjmp_chk@plt>:
 e24:	add	ip, pc, #0, 12
 e28:	add	ip, ip, #90112	; 0x16000
 e2c:	ldr	pc, [ip, #360]!	; 0x168

00000e30 <setlocale@plt>:
 e30:	add	ip, pc, #0, 12
 e34:	add	ip, ip, #90112	; 0x16000
 e38:	ldr	pc, [ip, #352]!	; 0x160

00000e3c <sigemptyset@plt>:
 e3c:	add	ip, pc, #0, 12
 e40:	add	ip, ip, #90112	; 0x16000
 e44:	ldr	pc, [ip, #344]!	; 0x158

00000e48 <popen@plt>:
 e48:	add	ip, pc, #0, 12
 e4c:	add	ip, ip, #90112	; 0x16000
 e50:	ldr	pc, [ip, #336]!	; 0x150

00000e54 <fputc@plt>:
 e54:	add	ip, pc, #0, 12
 e58:	add	ip, ip, #90112	; 0x16000
 e5c:	ldr	pc, [ip, #328]!	; 0x148

00000e60 <clearerr@plt>:
 e60:	add	ip, pc, #0, 12
 e64:	add	ip, ip, #90112	; 0x16000
 e68:	ldr	pc, [ip, #320]!	; 0x140

00000e6c <regcomp@plt>:
 e6c:	add	ip, pc, #0, 12
 e70:	add	ip, ip, #90112	; 0x16000
 e74:	ldr	pc, [ip, #312]!	; 0x138

00000e78 <putc@plt>:
 e78:	add	ip, pc, #0, 12
 e7c:	add	ip, ip, #90112	; 0x16000
 e80:	ldr	pc, [ip, #304]!	; 0x130

00000e84 <fseek@plt>:
 e84:	add	ip, pc, #0, 12
 e88:	add	ip, ip, #90112	; 0x16000
 e8c:	ldr	pc, [ip, #296]!	; 0x128

00000e90 <isatty@plt>:
 e90:	add	ip, pc, #0, 12
 e94:	add	ip, ip, #90112	; 0x16000
 e98:	ldr	pc, [ip, #288]!	; 0x120

00000e9c <fputs@plt>:
 e9c:	add	ip, pc, #0, 12
 ea0:	add	ip, ip, #90112	; 0x16000
 ea4:	ldr	pc, [ip, #280]!	; 0x118

00000ea8 <strncmp@plt>:
 ea8:	add	ip, pc, #0, 12
 eac:	add	ip, ip, #90112	; 0x16000
 eb0:	ldr	pc, [ip, #272]!	; 0x110

00000eb4 <abort@plt>:
 eb4:	add	ip, pc, #0, 12
 eb8:	add	ip, ip, #90112	; 0x16000
 ebc:	ldr	pc, [ip, #264]!	; 0x108

00000ec0 <getc@plt>:
 ec0:	add	ip, pc, #0, 12
 ec4:	add	ip, ip, #90112	; 0x16000
 ec8:	ldr	pc, [ip, #256]!	; 0x100

00000ecc <pclose@plt>:
 ecc:	add	ip, pc, #0, 12
 ed0:	add	ip, ip, #90112	; 0x16000
 ed4:	ldr	pc, [ip, #248]!	; 0xf8

Disassembly of section .text:

00000ed8 <.text>:
     ed8:	svcmi	0x00f0e92d
     edc:	blge	1ed180 <pclose@plt+0x1ec2b4>
     ee0:			; <UNDEFINED> instruction: 0x46054c90
     ee4:	ldrmi	r4, [r8], -lr, lsl #12
     ee8:	ldrbtmi	r4, [ip], #-2959	; 0xfffff471
     eec:	rsbscs	r4, r8, #2342912	; 0x23c000
     ef0:	stmiapl	r3!, {r0, r1, r2, r3, r7, r8, r9, sl, fp, lr}^
     ef4:	ldrbtmi	r4, [pc], #-1145	; efc <pclose@plt+0x30>
     ef8:			; <UNDEFINED> instruction: 0x9325681b
     efc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
     f00:	mcr	7, 6, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
     f04:	strmi	r2, [r3], -r0, lsl #26
     f08:	bmi	fe2b831c <pclose@plt+0xfe2b7450>
     f0c:	ldrbtmi	r6, [sl], #-2097	; 0xfffff7cf
     f10:	stcge	0, cr6, [r3], {17}
     f14:	ldrtmi	r4, [r2], -r9, lsr #12
     f18:	strtmi	r2, [r0], -r0, lsl #10
     f1c:			; <UNDEFINED> instruction: 0xf0019500
     f20:	stmdacs	r0, {r0, r1, r2, r3, r6, r7, fp, ip, sp, lr, pc}
     f24:			; <UNDEFINED> instruction: 0x4620d055
     f28:	blx	1e3cf36 <pclose@plt+0x1e3c06a>
     f2c:	teqle	sp, r0, lsl #16
     f30:	andge	pc, r4, #14614528	; 0xdf0000
     f34:			; <UNDEFINED> instruction: 0xf8df4606
     f38:	strmi	r9, [r5], -r4, lsl #4
     f3c:	andhi	pc, r0, #14614528	; 0xdf0000
     f40:	ldrbtmi	r4, [r9], #1274	; 0x4fa
     f44:			; <UNDEFINED> instruction: 0x462044f8
     f48:	blx	1abcf56 <pclose@plt+0x1abc08a>
     f4c:	vhsub.u8	d20, d16, d24
     f50:	strtmi	r8, [r9], -r7, lsl #1
     f54:			; <UNDEFINED> instruction: 0xf0014620
     f58:	strtmi	pc, [r9], -r5, ror #22
     f5c:	strtmi	r4, [r0], -r3, lsl #13
     f60:	blx	1b3cf6e <pclose@plt+0x1b3c0a2>
     f64:	svceq	0x0000f1bb
     f68:			; <UNDEFINED> instruction: 0xf1abd07a
     f6c:	blcs	bc1c90 <pclose@plt+0xbc0dc4>
     f70:	ldm	pc, {r0, r1, r2, r3, r5, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
     f74:	cdpvs	0, 6, cr15, cr10, cr3, {0}
     f78:	cdpvs	14, 6, cr6, cr14, cr14, {3}
     f7c:	cdpvs	14, 6, cr6, cr14, cr14, {3}
     f80:	cdpvs	14, 6, cr6, cr14, cr14, {3}
     f84:	cdpvs	4, 6, cr5, cr14, cr14, {3}
     f88:	cdpvs	14, 6, cr6, cr14, cr14, {3}
     f8c:	cdpvs	14, 6, cr6, cr14, cr14, {3}
     f90:	cdpvs	14, 6, cr6, cr14, cr14, {3}
     f94:	strbtmi	r6, [lr], -lr, ror #28
     f98:	stmdane	lr!, {r1, r2, r3, r5, r6, r9, sl, fp, sp, lr}^
     f9c:	rsbmi	r6, lr, lr, ror #28
     fa0:	cdpvs	12, 3, cr3, cr8, cr14, {3}
     fa4:	strcs	r3, [r1], -lr, ror #10
     fa8:	strb	r3, [ip, r1, lsl #10]
     fac:			; <UNDEFINED> instruction: 0xf0014620
     fb0:	tstcs	r1, r5, lsr fp	; <UNPREDICTABLE>
     fb4:			; <UNDEFINED> instruction: 0xf8d4f002
     fb8:	bmi	1888fc4 <pclose@plt+0x18880f8>
     fbc:	ldrbtmi	r4, [sl], #-2906	; 0xfffff4a6
     fc0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
     fc4:	subsmi	r9, sl, r5, lsr #22
     fc8:	adchi	pc, r9, r0, asr #32
     fcc:	pop	{r0, r1, r2, r5, ip, sp, pc}
     fd0:			; <UNDEFINED> instruction: 0x46018ff0
     fd4:	ldrbtmi	r4, [r8], #-2140	; 0xfffff7a4
     fd8:			; <UNDEFINED> instruction: 0xf8c2f002
     fdc:	strb	r2, [ip, r1]!
     fe0:	cdp2	0, 4, cr15, cr10, cr3, {0}
     fe4:	movwcs	lr, #6112	; 0x17e0
     fe8:	andcc	pc, r4, sl, asr #17
     fec:	movwcs	lr, #6108	; 0x17dc
     ff0:	andcc	pc, r0, r9, asr #17
     ff4:			; <UNDEFINED> instruction: 0xf003e7d8
     ff8:	stmdacs	r0, {r0, r3, r4, r9, sl, fp, ip, sp, lr, pc}
     ffc:	ldrdcs	sp, [r1], -r4
    1000:	blmi	14baf74 <pclose@plt+0x14ba0a8>
    1004:	ldmdbmi	r2, {r0, sp}^
    1008:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    100c:			; <UNDEFINED> instruction: 0xf7ff681a
    1010:	ldmdami	r0, {r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}^
    1014:			; <UNDEFINED> instruction: 0xf7ff4478
    1018:	andcs	lr, r0, sl, lsl #29
    101c:	blmi	13baf58 <pclose@plt+0x13ba08c>
    1020:	bmi	138902c <pclose@plt+0x1388160>
    1024:	ldrbtmi	r4, [fp], #-2382	; 0xfffff6b2
    1028:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    102c:	mcr	7, 7, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    1030:	stmdbmi	sp, {r2, r3, r6, r9, fp, lr}^
    1034:	ldrbtmi	r2, [sl], #-1
    1038:			; <UNDEFINED> instruction: 0xf7ff4479
    103c:	stmdami	fp, {r1, r3, r4, r6, r7, r9, sl, fp, sp, lr, pc}^
    1040:			; <UNDEFINED> instruction: 0xf7ff4478
    1044:	andcs	lr, r0, r4, ror lr
    1048:	movwcs	lr, #6071	; 0x17b7
    104c:	andcc	pc, r8, r8, asr #17
    1050:	stmdami	r7, {r1, r3, r5, r7, r8, r9, sl, sp, lr, pc}^
    1054:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    1058:			; <UNDEFINED> instruction: 0xf882f002
    105c:	str	r2, [ip, r3]!
    1060:	andcs	r4, r6, r4, asr #18
    1064:			; <UNDEFINED> instruction: 0xf7ff4479
    1068:			; <UNDEFINED> instruction: 0xf000eee4
    106c:	stmdacs	r0, {r0, r1, r3, r5, r9, fp, ip, sp, lr, pc}
    1070:			; <UNDEFINED> instruction: 0xf8dfd0c5
    1074:			; <UNDEFINED> instruction: 0xf04f9104
    1078:			; <UNDEFINED> instruction: 0xf8df0b01
    107c:	ldrbtmi	sl, [r9], #256	; 0x100
    1080:			; <UNDEFINED> instruction: 0x462044fa
    1084:	blx	ff33d090 <pclose@plt+0xff33c1c4>
    1088:	lfmle	f4, 4, [pc, #-672]	; df0 <__printf_chk@plt>
    108c:	strtmi	r4, [r0], -r9, lsr #12
    1090:	blx	ff53d09c <pclose@plt+0xff53c1d0>
    1094:	strmi	r4, [r0], r9, asr #12
    1098:	ldc	7, cr15, [ip, #1020]!	; 0x3fc
    109c:	blmi	e2d844 <pclose@plt+0xe2c978>
    10a0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    10a4:			; <UNDEFINED> instruction: 0x4640b11b
    10a8:			; <UNDEFINED> instruction: 0xf840f002
    10ac:	mrscs	fp, LR_irq
    10b0:			; <UNDEFINED> instruction: 0xf0014640
    10b4:	stmdacs	r0, {r0, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    10b8:			; <UNDEFINED> instruction: 0xf898db13
    10bc:	blcs	84d0c4 <pclose@plt+0x84c1f8>
    10c0:	strbmi	sp, [r0], -r4
    10c4:	cdp2	0, 1, cr15, cr2, cr2, {0}
    10c8:	addsle	r2, r8, r0, lsl #16
    10cc:			; <UNDEFINED> instruction: 0xf0014620
    10d0:			; <UNDEFINED> instruction: 0x4630fa95
    10d4:	ldc2l	0, cr15, [sl, #12]!
    10d8:	strcc	lr, [r1, #-1903]	; 0xfffff891
    10dc:	andlt	pc, r4, sl, asr #17
    10e0:	andcs	lr, r0, pc, asr #15
    10e4:			; <UNDEFINED> instruction: 0xf8b4f002
    10e8:	rscle	r2, r6, r0, lsl #16
    10ec:	strb	r2, [r4, -r2]!
    10f0:	andcs	r4, r2, #36, 22	; 0x9000
    10f4:	tstcs	r1, r4, lsr #16
    10f8:	ldrbtmi	r5, [r8], #-2299	; 0xfffff705
    10fc:			; <UNDEFINED> instruction: 0xf7ff681b
    1100:			; <UNDEFINED> instruction: 0xf898edf2
    1104:	stmdblt	fp!, {ip, sp}
    1108:			; <UNDEFINED> instruction: 0xf0022000
    110c:	stmdacs	r0, {r0, r5, r7, fp, ip, sp, lr, pc}
    1110:	ubfx	sp, ip, #1, #12
    1114:	ldrbtmi	r4, [r8], #-2077	; 0xfffff7e3
    1118:	ldc2l	0, cr15, [r8, #-12]!
    111c:			; <UNDEFINED> instruction: 0xf7ffe7f4
    1120:	svclt	0x0000edc8
    1124:	andeq	r5, r1, lr, ror #31
    1128:	andeq	r0, r0, r0, lsl #2
    112c:	andeq	r6, r1, ip, lsl r1
    1130:	andeq	r5, r1, r2, ror #31
    1134:	andeq	r6, r1, sl, ror r1
    1138:	strdeq	r6, [r1], -ip
    113c:	strdeq	r6, [r1], -sl
    1140:	strdeq	r6, [r1], -r8
    1144:	andeq	r5, r1, sl, lsl pc
    1148:	andeq	r5, r0, lr, lsl #5
    114c:	andeq	r6, r1, r0, lsl #1
    1150:	andeq	r5, r0, lr, ror #4
    1154:	andeq	r5, r0, r4, ror #8
    1158:	andeq	r5, r0, lr, lsr r8
    115c:	andeq	r5, r0, r4, asr #3
    1160:	andeq	r5, r0, r2, asr #16
    1164:	andeq	r5, r0, r2, asr #16
    1168:	andeq	r5, r0, r8, asr #16
    116c:	andeq	r5, r0, ip, lsl #17
    1170:	andeq	r5, r0, lr, lsr r9
    1174:	andeq	r5, r0, r4, ror #16
    1178:	andeq	r5, r0, sl, lsr r9
    117c:	strheq	r6, [r1], -ip
    1180:	muleq	r1, ip, r0
    1184:	andeq	r0, r0, r4, lsl r1
    1188:	andeq	r5, r0, r2, asr #17
    118c:	andeq	r5, r0, sl, lsr #17
    1190:	bleq	3d2d4 <pclose@plt+0x3c408>
    1194:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1198:	strbtmi	fp, [sl], -r2, lsl #24
    119c:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    11a0:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    11a4:	ldrmi	sl, [sl], #776	; 0x308
    11a8:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    11ac:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    11b0:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    11b4:			; <UNDEFINED> instruction: 0xf85a4b06
    11b8:	stmdami	r6, {r0, r1, ip, sp}
    11bc:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    11c0:	stcl	7, cr15, [r8, #1020]	; 0x3fc
    11c4:	mrc	7, 3, APSR_nzcv, cr6, cr15, {7}
    11c8:	andeq	r5, r1, r4, lsl sp
    11cc:	strdeq	r0, [r0], -r4
    11d0:	andeq	r0, r0, r0, lsl r1
    11d4:	andeq	r0, r0, r8, lsl r1
    11d8:	ldr	r3, [pc, #20]	; 11f4 <pclose@plt+0x328>
    11dc:	ldr	r2, [pc, #20]	; 11f8 <pclose@plt+0x32c>
    11e0:	add	r3, pc, r3
    11e4:	ldr	r2, [r3, r2]
    11e8:	cmp	r2, #0
    11ec:	bxeq	lr
    11f0:	b	d84 <__gmon_start__@plt>
    11f4:	strdeq	r5, [r1], -r4
    11f8:	andeq	r0, r0, r8, lsl #2
    11fc:	blmi	1d321c <pclose@plt+0x1d2350>
    1200:	bmi	1d23e8 <pclose@plt+0x1d151c>
    1204:	addmi	r4, r3, #2063597568	; 0x7b000000
    1208:	andle	r4, r3, sl, ror r4
    120c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1210:	ldrmi	fp, [r8, -r3, lsl #2]
    1214:	svclt	0x00004770
    1218:	andeq	r5, r1, r4, lsr #29
    121c:	andeq	r5, r1, r0, lsr #29
    1220:	ldrdeq	r5, [r1], -r0
    1224:	strdeq	r0, [r0], -ip
    1228:	stmdbmi	r9, {r3, fp, lr}
    122c:	bmi	252414 <pclose@plt+0x251548>
    1230:	bne	25241c <pclose@plt+0x251550>
    1234:	svceq	0x00cb447a
    1238:			; <UNDEFINED> instruction: 0x01a1eb03
    123c:	andle	r1, r3, r9, asr #32
    1240:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1244:	ldrmi	fp, [r8, -r3, lsl #2]
    1248:	svclt	0x00004770
    124c:	andeq	r5, r1, r8, ror lr
    1250:	andeq	r5, r1, r4, ror lr
    1254:	andeq	r5, r1, r4, lsr #25
    1258:	andeq	r0, r0, r0, lsr #2
    125c:	blmi	2ae684 <pclose@plt+0x2ad7b8>
    1260:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1264:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1268:	blmi	26f81c <pclose@plt+0x26e950>
    126c:	ldrdlt	r5, [r3, -r3]!
    1270:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1274:			; <UNDEFINED> instruction: 0xf7ff6818
    1278:			; <UNDEFINED> instruction: 0xf7ffecd4
    127c:	blmi	1c1180 <pclose@plt+0x1c02b4>
    1280:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1284:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1288:	andeq	r5, r1, r2, asr #28
    128c:	andeq	r5, r1, r4, ror ip
    1290:	strdeq	r0, [r0], -r8
    1294:	andeq	r5, r1, lr, lsl #27
    1298:	andeq	r5, r1, r2, lsr #28
    129c:	svclt	0x0000e7c4
    12a0:	cfstr32mi	mvfx11, [sl, #-224]	; 0xffffff20
    12a4:	stmdavs	ip!, {r0, r2, r3, r4, r5, r6, sl, lr}
    12a8:	ldc2	0, cr15, [lr], #16
    12ac:	andle	r4, r8, ip, lsr #5
    12b0:	stmdavs	r4!, {r5, r9, sl, lr}
    12b4:	andsvs	r6, ip, r3, asr #16
    12b8:			; <UNDEFINED> instruction: 0xf7ff6063
    12bc:	adcmi	lr, ip, #57856	; 0xe200
    12c0:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    12c4:			; <UNDEFINED> instruction: 0xf0044038
    12c8:	svclt	0x0000bc97
    12cc:	andeq	r5, r1, r4, lsl #28
    12d0:			; <UNDEFINED> instruction: 0xf7ffb508
    12d4:	stmdavs	r1, {r2, r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}
    12d8:			; <UNDEFINED> instruction: 0xf0012000
    12dc:	stmdami	r3, {r0, r1, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    12e0:			; <UNDEFINED> instruction: 0xf0034478
    12e4:	mulcs	r0, r3, ip
    12e8:	svclt	0x0000bd08
    12ec:	andeq	r4, r0, r0, asr ip
    12f0:			; <UNDEFINED> instruction: 0x4604b510
    12f4:			; <UNDEFINED> instruction: 0xf7ff2010
    12f8:			; <UNDEFINED> instruction: 0xb128ed22
    12fc:	ldmib	r4, {r2, r3, r4, r8, ip, sp, pc}^
    1300:	stmib	r0, {r1, r8, r9, sp}^
    1304:	ldclt	3, cr2, [r0, #-8]
    1308:			; <UNDEFINED> instruction: 0x4010e8bd
    130c:	svclt	0x0000e7e0
    1310:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    1314:			; <UNDEFINED> instruction: 0x47706918
    1318:	muleq	r1, r6, sp
    131c:	ldrbtmi	r4, [fp], #-2821	; 0xfffff4fb
    1320:	andeq	lr, r4, #3457024	; 0x34c000
    1324:	tstvs	r8, r1
    1328:	svclt	0x00c44290
    132c:			; <UNDEFINED> instruction: 0x4610611a
    1330:	svclt	0x00004770
    1334:	andeq	r5, r1, sl, lsl #27
    1338:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    133c:			; <UNDEFINED> instruction: 0x47706118
    1340:	andeq	r5, r1, lr, ror #26
    1344:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    1348:			; <UNDEFINED> instruction: 0x47706958
    134c:	andeq	r5, r1, r2, ror #26
    1350:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    1354:			; <UNDEFINED> instruction: 0x47706998
    1358:	andeq	r5, r1, r6, asr sp
    135c:	andcs	r4, r1, #2048	; 0x800
    1360:	orrsvs	r4, sl, fp, ror r4
    1364:	svclt	0x00004770
    1368:	andeq	r5, r1, r8, asr #26
    136c:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    1370:			; <UNDEFINED> instruction: 0x477069d8
    1374:	andeq	r5, r1, sl, lsr sp
    1378:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    137c:			; <UNDEFINED> instruction: 0x477061d8
    1380:	andeq	r5, r1, lr, lsr #26
    1384:	andcc	r4, r1, r3, lsl #22
    1388:	ldmdbvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    138c:	svclt	0x00b84283
    1390:	ldrbmi	r2, [r0, -r0]!
    1394:	andeq	r5, r1, r0, lsr #26
    1398:	strle	r3, [r2, #-2049]	; 0xfffff7ff
    139c:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    13a0:			; <UNDEFINED> instruction: 0x47706958
    13a4:	andeq	r5, r1, sl, lsl #26
    13a8:	blmi	36e7d0 <pclose@plt+0x36d904>
    13ac:			; <UNDEFINED> instruction: 0x3320447b
    13b0:	svclt	0x00084298
    13b4:	andle	r2, fp, r0
    13b8:	ldrmi	r4, [r9], -r2, lsl #12
    13bc:	and	r2, r3, r0
    13c0:			; <UNDEFINED> instruction: 0xf100429a
    13c4:	andle	r0, r3, r1
    13c8:	addmi	r6, fp, #1769472	; 0x1b0000
    13cc:	stmdblt	r0, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
    13d0:	stmdami	r4, {r3, r8, sl, fp, ip, sp, pc}
    13d4:			; <UNDEFINED> instruction: 0xf0034478
    13d8:			; <UNDEFINED> instruction: 0xf04ffc19
    13dc:	stclt	0, cr3, [r8, #-1020]	; 0xfffffc04
    13e0:	strdeq	r5, [r1], -ip
    13e4:	andeq	r4, r0, r0, ror fp
    13e8:	blmi	8ee8d0 <pclose@plt+0x8eda04>
    13ec:			; <UNDEFINED> instruction: 0xf103447b
    13f0:	addsmi	r0, r0, #32, 4
    13f4:	stmvs	r1, {r0, r4, r5, ip, lr, pc}
    13f8:	blvs	1692c10 <pclose@plt+0x1691d44>
    13fc:	tstvs	r8, #1
    1400:	mulle	r5, r1, r2
    1404:	andcs	r6, r0, #152, 22	; 0x26000
    1408:			; <UNDEFINED> instruction: 0xf7ff6359
    140c:	ldmiblt	r0, {r2, r3, r4, r5, r8, sl, fp, sp, lr, pc}^
    1410:	ldcmi	8, cr6, [sl], {229}	; 0xe5
    1414:	ldrbtmi	r1, [ip], #-3178	; 0xfffff396
    1418:	teqeq	ip, r4, lsl #2	; <UNPREDICTABLE>
    141c:	subeq	pc, r0, r4, lsl #2
    1420:	stc2	0, cr15, [ip], {4}
    1424:	blvs	fe8edb4c <pclose@plt+0xfe8ecc80>
    1428:	stcvs	6, cr4, [r0], #-168	; 0xffffff58
    142c:			; <UNDEFINED> instruction: 0xf7ff2101
    1430:	adcmi	lr, r8, #29184	; 0x7200
    1434:	stfvsd	f5, [r2], #-76	; 0xffffffb4
    1438:	blvs	18c9840 <pclose@plt+0x18c8974>
    143c:	strmi	r5, [r3], #-1041	; 0xfffffbef
    1440:	cmnvs	r3, #32, 24	; 0x2000
    1444:			; <UNDEFINED> instruction: 0xf7ffbd38
    1448:	stmdavs	r1, {r1, r6, r7, sl, fp, sp, lr, pc}
    144c:			; <UNDEFINED> instruction: 0xf0012000
    1450:	stmdami	fp, {r0, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    1454:			; <UNDEFINED> instruction: 0xf0034478
    1458:	ldrdcs	pc, [r0], -r9
    145c:			; <UNDEFINED> instruction: 0xf7ffbd38
    1460:	stmdavs	r1, {r1, r2, r4, r5, r7, sl, fp, sp, lr, pc}
    1464:			; <UNDEFINED> instruction: 0xf0012000
    1468:	stmdami	r6, {r0, r2, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    146c:			; <UNDEFINED> instruction: 0xf0034478
    1470:	andcs	pc, r0, sp, asr #23
    1474:	svclt	0x0000bd38
    1478:			; <UNDEFINED> instruction: 0x00015cbc
    147c:	muleq	r1, r2, ip
    1480:	andeq	r4, r0, r0, lsl #22
    1484:	andeq	r4, r0, r0, lsl #22
    1488:	movwcs	fp, #1336	; 0x538
    148c:	ldrbtmi	r4, [sp], #-3339	; 0xfffff2f5
    1490:			; <UNDEFINED> instruction: 0xf00161ab
    1494:			; <UNDEFINED> instruction: 0xf7fff993
    1498:			; <UNDEFINED> instruction: 0x63a8ec38
    149c:	andcs	fp, r1, r8, lsl #2
    14a0:			; <UNDEFINED> instruction: 0x4604bd38
    14a4:	ldc	7, cr15, [r2], {255}	; 0xff
    14a8:	strtmi	r6, [r0], -r1, lsl #16
    14ac:	cdp2	0, 10, cr15, cr2, cr1, {0}
    14b0:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
    14b4:	blx	feabd4ca <pclose@plt+0xfeabc5fe>
    14b8:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    14bc:	andeq	r5, r1, sl, lsl ip
    14c0:	ldrdeq	r4, [r0], -r2
    14c4:	movwcs	r4, #2059	; 0x80b
    14c8:	ldrbtmi	fp, [r8], #-1296	; 0xfffffaf0
    14cc:	ldrmi	r4, [r9], -sl, lsl #24
    14d0:	stmdbpl	r0, {r1, r9, sp}
    14d4:			; <UNDEFINED> instruction: 0xf7ff6800
    14d8:			; <UNDEFINED> instruction: 0xf7ffec80
    14dc:	ldrdlt	pc, [r0, #-245]	; 0xffffff0b
    14e0:	andcs	r4, r1, r6, lsl #22
    14e4:			; <UNDEFINED> instruction: 0xf103447b
    14e8:	stmib	r3, {r5, r9}^
    14ec:	stmib	r3, {r8, r9, ip, sp}^
    14f0:	lfmlt	f2, 4, [r0, #-32]	; 0xffffffe0
    14f4:	andeq	r5, r1, lr, lsl #20
    14f8:	andeq	r0, r0, ip, lsl #2
    14fc:	andeq	r5, r1, r4, asr #23
    1500:			; <UNDEFINED> instruction: 0x4604b538
    1504:			; <UNDEFINED> instruction: 0xf7ffb1c8
    1508:	movwcs	lr, #3170	; 0xc62
    150c:	strmi	r2, [r5], -r4, lsl #2
    1510:	eorvs	r4, fp, r0, lsr #12
    1514:	bl	fe2bf518 <pclose@plt+0xfe2be64c>
    1518:	blle	188d2c <pclose@plt+0x187e60>
    151c:	svcvc	0x0080f5b3
    1520:			; <UNDEFINED> instruction: 0xf44fbfb8
    1524:	ldrmi	r7, [r8], -r0, lsl #7
    1528:	stmdavs	fp!, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    152c:	svclt	0x00142b00
    1530:	addvc	pc, r0, pc, asr #8
    1534:	addvs	pc, r0, pc, asr #8
    1538:	stcmi	13, cr11, [r1], {56}	; 0x38
    153c:			; <UNDEFINED> instruction: 0xe7e2447c
    1540:	andeq	r4, r0, r0, ror #20
    1544:			; <UNDEFINED> instruction: 0x4604b538
    1548:	blx	1bbd562 <pclose@plt+0x1bbc696>
    154c:	rsbeq	r4, r2, sp, lsr #16
    1550:	cfstrdvs	mvd4, [r3], {120}	; 0x78
    1554:	ble	5d1fe8 <pclose@plt+0x5d111c>
    1558:	ldmdane	sp, {r0, r6, r8, fp, sp, lr}^
    155c:	ble	ed1fb8 <pclose@plt+0xed10ec>
    1560:	adcmi	r4, r1, #41984	; 0xa400
    1564:	ldrbtmi	r6, [fp], #-2626	; 0xfffff5be
    1568:	andsvs	r6, sl, r1, asr #8
    156c:	blne	278a80 <pclose@plt+0x277bb4>
    1570:	movwcc	r2, #4864	; 0x1300
    1574:	addsmi	r6, r9, #5373952	; 0x520000
    1578:	stmdbmi	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    157c:	ldrbtmi	r4, [r9], #-2852	; 0xfffff4dc
    1580:	strbvs	r4, [ip], #-1147	; 0xfffffb85
    1584:	eors	r6, r6, sl, lsl r0
    1588:	lfmle	f4, 4, [r1], {147}	; 0x93
    158c:	lfmle	f4, 4, [r2, #-652]!	; 0xfffffd74
    1590:	blne	6d3a18 <pclose@plt+0x6d2b4c>
    1594:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
    1598:	andcc	r6, r1, #589824	; 0x90000
    159c:	addsmi	r6, sl, #4784128	; 0x490000
    15a0:	bmi	775d94 <pclose@plt+0x774ec8>
    15a4:	ldrbtmi	r4, [sl], #-2845	; 0xfffff4e3
    15a8:	ldrbvs	r4, [r4], #-1147	; 0xfffffb85
    15ac:	eor	r6, r2, r9, lsl r0
    15b0:	movwcs	r4, #2331	; 0x91b
    15b4:			; <UNDEFINED> instruction: 0xf100429c
    15b8:	ldrbtmi	r0, [r9], #-544	; 0xfffffde0
    15bc:	andvs	r6, sl, r3, asr #8
    15c0:	movwcc	sp, #7449	; 0x1d19
    15c4:	adcmi	r6, r3, #1179648	; 0x120000
    15c8:	ldmdami	r6, {r0, r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    15cc:	ldrbtmi	r4, [r8], #-2326	; 0xfffff6ea
    15d0:	strbvs	r4, [r3], #-1145	; 0xfffffb87
    15d4:	and	r6, lr, sl
    15d8:	bne	ff8d3a30 <pclose@plt+0xff8d2b64>
    15dc:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
    15e0:	andcc	r6, r1, #589824	; 0x90000
    15e4:	addsmi	r6, sl, #589824	; 0x90000
    15e8:	bmi	475ddc <pclose@plt+0x474f10>
    15ec:	ldrbtmi	r4, [sl], #-2833	; 0xfffff4ef
    15f0:	ldrbvs	r4, [r4], #-1147	; 0xfffffb85
    15f4:			; <UNDEFINED> instruction: 0xf0046019
    15f8:	blmi	4001fc <pclose@plt+0x3ff330>
    15fc:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    1600:	svclt	0x0000bd38
    1604:	andeq	r5, r1, r8, asr fp
    1608:	andeq	r5, r1, r6, lsr #21
    160c:	andeq	r5, r1, sl, lsr #22
    1610:	andeq	r5, r1, ip, lsl #21
    1614:	andeq	r5, r1, r6, ror sl
    1618:	andeq	r5, r1, r2, lsl #22
    161c:	andeq	r5, r1, r4, ror #20
    1620:	andeq	r5, r1, r2, asr sl
    1624:	ldrdeq	r5, [r1], -sl
    1628:	andeq	r5, r1, ip, lsr sl
    162c:	andeq	r5, r1, lr, lsr #20
    1630:			; <UNDEFINED> instruction: 0x00015aba
    1634:	andeq	r5, r1, ip, lsl sl
    1638:	andeq	r5, r1, r0, lsl sl
    163c:			; <UNDEFINED> instruction: 0x4604b538
    1640:	ldrbtmi	r4, [sp], #-3336	; 0xfffff2f8
    1644:			; <UNDEFINED> instruction: 0xf7ff6928
    1648:	stmdbvs	sl!, {r0, r2, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    164c:	andcc	r6, r1, #1753088	; 0x1ac000
    1650:	movwcc	r6, #4394	; 0x112a
    1654:	stmdavs	r1, {r0, r1, r3, r5, r6, r8, sp, lr}
    1658:	subvs	r6, ip, r1, lsr #32
    165c:	rsbvs	r6, r0, r4
    1660:	svclt	0x0000bd38
    1664:	andeq	r5, r1, r6, ror #20
    1668:	mvnsmi	lr, sp, lsr #18
    166c:	tstcs	sl, sl, lsl #12
    1670:			; <UNDEFINED> instruction: 0xf7ff4605
    1674:	strmi	lr, [r4], -ip, asr #23
    1678:	subsle	r2, r5, r0, lsl #16
    167c:	blne	11d4f38 <pclose@plt+0x11d406c>
    1680:	blvs	c92880 <pclose@plt+0xc919b4>
    1684:	ldmiblt	sl!, {r0, r1, r4, r5, r7, r8, r9, fp, sp, lr}
    1688:	ldrtmi	r4, [sl], -r8, lsr #12
    168c:			; <UNDEFINED> instruction: 0xf7ff2101
    1690:	adcsmi	lr, r8, #43008	; 0xa800
    1694:	andscs	sp, r0, r4, lsr #2
    1698:	bl	143f69c <pclose@plt+0x143e7d0>
    169c:	stcmi	3, cr11, [r6, #-608]!	; 0xfffffda0
    16a0:	ldrbtmi	r6, [sp], #-199	; 0xffffff39
    16a4:	addvs	r6, r3, fp, ror #22
    16a8:			; <UNDEFINED> instruction: 0xffc8f7ff
    16ac:			; <UNDEFINED> instruction: 0x1c606b6b
    16b0:	cmnvs	pc, #520093696	; 0x1f000000
    16b4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    16b8:	andcs	r4, r2, #24, 12	; 0x1800000
    16bc:			; <UNDEFINED> instruction: 0xf7ff2100
    16c0:	strmi	lr, [r0], r2, ror #23
    16c4:	blvs	fec3034c <pclose@plt+0xfec2f480>
    16c8:	b	ffb3f6cc <pclose@plt+0xffb3e800>
    16cc:			; <UNDEFINED> instruction: 0x463a6bb3
    16d0:	stmib	r6, {r0, r8, sp}^
    16d4:	strtmi	r8, [r8], -ip
    16d8:	bl	13f6dc <pclose@plt+0x13e810>
    16dc:	ldrhle	r4, [sl], #40	; 0x28
    16e0:			; <UNDEFINED> instruction: 0xf04f4b16
    16e4:	ldrbtmi	r3, [fp], #-767	; 0xfffffd01
    16e8:			; <UNDEFINED> instruction: 0xf7ff635a
    16ec:			; <UNDEFINED> instruction: 0x4603eb70
    16f0:	ldmdavs	r9, {sp}
    16f4:	ldc2l	0, cr15, [lr, #-4]!
    16f8:	ldrbtmi	r4, [r8], #-2065	; 0xfffff7ef
    16fc:	blx	fe1bd710 <pclose@plt+0xfe1bc844>
    1700:	ldmfd	sp!, {sp}
    1704:			; <UNDEFINED> instruction: 0xf7ff81f0
    1708:	stmdacs	r0, {r0, r1, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    170c:			; <UNDEFINED> instruction: 0xe7c6d0d2
    1710:	bl	173f714 <pclose@plt+0x173e848>
    1714:	andcs	r6, r0, r1, lsl #16
    1718:	stc2l	0, cr15, [ip, #-4]!
    171c:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
    1720:	blx	1d3d734 <pclose@plt+0x1d3c868>
    1724:	strb	r2, [r5, r0]
    1728:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
    172c:	blx	1bbd740 <pclose@plt+0x1bbc874>
    1730:	ldr	r4, [pc, r0, lsr #12]!
    1734:	andeq	r5, r1, r8, lsr #20
    1738:	andeq	r5, r1, r6, lsl #20
    173c:	andeq	r5, r1, r2, asr #19
    1740:			; <UNDEFINED> instruction: 0x000048b6
    1744:	andeq	r4, r0, r6, lsr r8
    1748:	andeq	r4, r0, r6, ror r8
    174c:			; <UNDEFINED> instruction: 0x4605b570
    1750:	tstcc	r1, r6, lsl ip
    1754:	stmdbvs	r0!, {r2, r3, r4, r5, r6, sl, lr}^
    1758:	svclt	0x00d44281
    175c:	andcs	r4, r0, r8, lsl #12
    1760:	mrc2	7, 7, pc, cr0, cr15, {7}
    1764:	strtmi	r4, [r8], -r6, lsl #12
    1768:	mcr2	7, 7, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    176c:			; <UNDEFINED> instruction: 0xf7ff4605
    1770:	adcmi	pc, lr, #9664	; 0x25c0
    1774:	ands	sp, r6, sl, lsl #2
    1778:	andvs	r6, r2, sl, lsl r8
    177c:	andsvs	r6, r8, r0, asr r0
    1780:	subvs	r6, r3, sp, lsr #16
    1784:	blx	e3d79c <pclose@plt+0xe3c8d0>
    1788:	andle	r4, ip, lr, lsr #5
    178c:	blx	133d7a4 <pclose@plt+0x133c8d8>
    1790:			; <UNDEFINED> instruction: 0xf7ff4628
    1794:	strtmi	pc, [r3], -sp, lsr #27
    1798:	stmdacs	r0, {r2, r9, sl, lr}
    179c:			; <UNDEFINED> instruction: 0xf004d1ec
    17a0:	strtmi	pc, [r0], -fp, lsr #20
    17a4:	andcs	fp, r1, r0, ror sp
    17a8:	svclt	0x0000bd70
    17ac:	andeq	r5, r1, r4, asr r9
    17b0:	push	{r0, r1, r2, r3, r4, r8, r9, fp, lr}
    17b4:	ldrbtmi	r4, [fp], #-496	; 0xfffffe10
    17b8:	addlt	r4, r2, lr, lsl pc
    17bc:	strcs	r4, [ip, #-3614]	; 0xfffff1e2
    17c0:	tstgt	r2, #3457024	; 0x34c000
    17c4:	ldrbtmi	r4, [lr], #-1151	; 0xfffffb81
    17c8:	andgt	pc, r3, #5120	; 0x1400
    17cc:	and	r1, r4, r9, asr lr
    17d0:	stceq	8, cr15, [ip], {82}	; 0x52
    17d4:	stmdacs	r1, {r2, r3, r9, fp, ip, sp}
    17d8:			; <UNDEFINED> instruction: 0x460bd013
    17dc:			; <UNDEFINED> instruction: 0xf1031c59
    17e0:	ldrshle	r3, [r5, #31]!
    17e4:	strcs	r4, [r0, #-2837]	; 0xfffff4eb
    17e8:	ldrbtmi	r4, [fp], #-2581	; 0xfffff5eb
    17ec:	ldmibvs	ip, {r1, r3, r4, r5, r6, sl, lr}^
    17f0:	ldrdeq	lr, [r4, -r3]
    17f4:	ldrpl	lr, [r3], #-2499	; 0xfffff63d
    17f8:	smlabteq	r0, r2, r9, lr
    17fc:	pop	{r1, ip, sp, pc}
    1800:	ldmib	r2, {r4, r5, r6, r7, r8, pc}^
    1804:	ldrbtvs	r4, [fp], #257	; 0x101
    1808:	ldrdhi	pc, [r0], -r1
    180c:	sbcsle	r4, fp, r0, lsr #11
    1810:	stmdavs	r4!, {r5, r9, sl, lr}
    1814:			; <UNDEFINED> instruction: 0xf0039001
    1818:	stmdals	r1, {r0, r1, r2, r4, r5, r9, fp, ip, sp, lr, pc}
    181c:			; <UNDEFINED> instruction: 0xffd6f000
    1820:			; <UNDEFINED> instruction: 0xf7ff9801
    1824:	strmi	lr, [r0, #2606]!	; 0xa2e
    1828:	ldmib	r6, {r1, r4, r5, r6, r7, r8, ip, lr, pc}^
    182c:	bfi	ip, r2, #6, #6
    1830:	strdeq	r5, [r1], -r2
    1834:	andeq	r5, r1, r4, ror #17
    1838:	andeq	r5, r1, r2, ror #17
    183c:			; <UNDEFINED> instruction: 0x000158be
    1840:	andeq	r5, r1, r8, lsl r8
    1844:			; <UNDEFINED> instruction: 0xf7ffb510
    1848:	stcmi	13, cr15, [lr], {43}	; 0x2b
    184c:			; <UNDEFINED> instruction: 0xffb0f7ff
    1850:	blvs	fe812a48 <pclose@plt+0xfe811b7c>
    1854:			; <UNDEFINED> instruction: 0xf7ffb118
    1858:	ldmdblt	r8!, {r5, r6, r7, r9, fp, sp, lr, pc}
    185c:	blmi	29a6e4 <pclose@plt+0x299818>
    1860:	andcs	r2, r1, r0, lsl #4
    1864:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    1868:	lfmlt	f2, 4, [r0, #-48]	; 0xffffffd0
    186c:	b	febbf870 <pclose@plt+0xfebbe9a4>
    1870:	andcs	r6, r0, r1, lsl #16
    1874:	ldc2	0, cr15, [lr], #4
    1878:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
    187c:			; <UNDEFINED> instruction: 0xf9c6f003
    1880:	ldclt	0, cr2, [r0, #-0]
    1884:	andeq	r5, r1, r8, asr r8
    1888:	andeq	r5, r1, r4, asr #16
    188c:	andeq	r4, r0, lr, asr #14
    1890:			; <UNDEFINED> instruction: 0xf7ffb508
    1894:			; <UNDEFINED> instruction: 0xf04fff8d
    1898:	blmi	10e09c <pclose@plt+0x10d1d0>
    189c:	bmi	1098a4 <pclose@plt+0x1089d8>
    18a0:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    18a4:	smlabtne	r0, r3, r9, lr
    18a8:	cfstr32lt	mvfx6, [r8, #-64]	; 0xffffffc0
    18ac:	andeq	r5, r1, r4, ror #14
    18b0:	andeq	r5, r1, r6, lsl #16
    18b4:	mvnsmi	lr, #737280	; 0xb4000
    18b8:	stcmi	6, cr4, [r9], #-512	; 0xfffffe00
    18bc:	ldrmi	r4, [r1], pc, lsl #12
    18c0:			; <UNDEFINED> instruction: 0xf9b2f004
    18c4:	strcs	r4, [ip, #-1148]	; 0xfffffb84
    18c8:	cmpeq	r4, r4, lsl #2	; <UNPREDICTABLE>
    18cc:	subeq	pc, r8, r4, lsl #2
    18d0:	blx	9cc62 <pclose@plt+0x9bd96>
    18d4:			; <UNDEFINED> instruction: 0xf0045205
    18d8:	movwlt	pc, #2729	; 0xaa9	; <UNPREDICTABLE>
    18dc:			; <UNDEFINED> instruction: 0xf98cf004
    18e0:	tstcs	r2, #212, 18	; 0x350000
    18e4:	blx	15320e <pclose@plt+0x152342>
    18e8:	bl	be4fc <pclose@plt+0xbd630>
    18ec:			; <UNDEFINED> instruction: 0xf8420903
    18f0:			; <UNDEFINED> instruction: 0xf7ff8003
    18f4:	stclvs	14, cr15, [r3], #156	; 0x9c
    18f8:	blx	15cb9a <pclose@plt+0x15bcce>
    18fc:	strmi	r6, [r2], -r3, lsl #12
    1900:			; <UNDEFINED> instruction: 0xf8c94638
    1904:			; <UNDEFINED> instruction: 0xf7ff2008
    1908:			; <UNDEFINED> instruction: 0x4602fe1d
    190c:	tsteq	r2, #212, 18	; 0x350000
    1910:	mrrcne	0, 7, r6, r9, cr2
    1914:	blx	15aca2 <pclose@plt+0x159dd6>
    1918:	pop	{r0, r1}
    191c:			; <UNDEFINED> instruction: 0x460683f8
    1920:	b	153f924 <pclose@plt+0x153ea58>
    1924:	ldrtmi	r6, [r0], -r1, lsl #16
    1928:	stc2l	0, cr15, [r4], #-4
    192c:	ldrbtmi	r4, [r8], #-2061	; 0xfffff7f3
    1930:			; <UNDEFINED> instruction: 0xf96cf003
    1934:	cmnlt	fp, r3, lsr #25
    1938:			; <UNDEFINED> instruction: 0xff3af7ff
    193c:			; <UNDEFINED> instruction: 0xf7ff6ca0
    1940:	blmi	27bfc8 <pclose@plt+0x27b0fc>
    1944:	rscscc	pc, pc, #79	; 0x4f
    1948:	ldrbtmi	r6, [fp], #-1190	; 0xfffffb5a
    194c:	strbvs	r6, [r6, #-1254]!	; 0xfffffb1a
    1950:	andcs	lr, r0, #3194880	; 0x30c000
    1954:			; <UNDEFINED> instruction: 0xf950f004
    1958:	ldmfd	sp!, {sp}
    195c:	svclt	0x000083f8
    1960:	andeq	r5, r1, r4, ror #15
    1964:	andeq	r4, r0, r2, lsl #12
    1968:			; <UNDEFINED> instruction: 0x000156ba
    196c:	ldrbmi	lr, [r0, sp, lsr #18]!
    1970:	ldmdami	sp!, {r2, r9, sl, lr}
    1974:	bmi	f531d4 <pclose@plt+0xf52308>
    1978:	ldrbtmi	fp, [r8], #-130	; 0xffffff7e
    197c:			; <UNDEFINED> instruction: 0xf8df4d3c
    1980:			; <UNDEFINED> instruction: 0x461fa0f4
    1984:	ldrbtmi	r5, [sp], #-2178	; 0xfffff77e
    1988:	ldrdhi	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
    198c:			; <UNDEFINED> instruction: 0xf8df2300
    1990:	ldmdavs	r2, {r2, r3, r5, r6, r7, ip, pc}
    1994:			; <UNDEFINED> instruction: 0xf04f9201
    1998:	ldrbtmi	r0, [sl], #512	; 0x200
    199c:	ldrbtmi	r6, [r8], #297	; 0x129
    19a0:			; <UNDEFINED> instruction: 0x461d44f9
    19a4:	svccs	0x00009300
    19a8:			; <UNDEFINED> instruction: 0x4668d131
    19ac:			; <UNDEFINED> instruction: 0xf838f001
    19b0:	stmdacs	r0, {r5, sp, lr}
    19b4:	blls	35af8 <pclose@plt+0x34c2c>
    19b8:	vstrle	d18, [sl, #-0]
    19bc:	tstle	r3, r2, lsl #22
    19c0:	ldmdavc	sl, {r0, r1, r5, fp, sp, lr}
    19c4:	suble	r2, r8, lr, lsr #20
    19c8:			; <UNDEFINED> instruction: 0xf92ef004
    19cc:			; <UNDEFINED> instruction: 0xf8dab13e
    19d0:	blcs	da18 <pclose@plt+0xcb4c>
    19d4:			; <UNDEFINED> instruction: 0xf103bfc4
    19d8:			; <UNDEFINED> instruction: 0xf8ca33ff
    19dc:	stmdbls	r0, {r4, ip, sp}
    19e0:			; <UNDEFINED> instruction: 0xf7ff6820
    19e4:	teqlt	r0, #1040	; 0x410	; <UNPREDICTABLE>
    19e8:			; <UNDEFINED> instruction: 0x2010f8d8
    19ec:	ldrmi	fp, [r0], -r5, ror #3
    19f0:	stc2	7, cr15, [r8, #1020]!	; 0x3fc
    19f4:	stmdavs	r3!, {r3, r5, r7, sp, lr}
    19f8:	bls	9e04 <pclose@plt+0x8f38>
    19fc:			; <UNDEFINED> instruction: 0xf8c92600
    1a00:	ldrmi	r1, [r3], #-28	; 0xffffffe4
    1a04:			; <UNDEFINED> instruction: 0xf0046023
    1a08:	svccs	0x0000f8f7
    1a0c:	stmdavs	r0!, {r0, r2, r3, r6, r7, ip, lr, pc}
    1a10:	mvnslt	r7, r3, lsl #16
    1a14:			; <UNDEFINED> instruction: 0xf1c01e41
    1a18:	stmdane	r3, {r1}^
    1a1c:			; <UNDEFINED> instruction: 0xf8119300
    1a20:	bcs	28d62c <pclose@plt+0x28c760>
    1a24:			; <UNDEFINED> instruction: 0xe7c9d1f9
    1a28:	ldrmi	r4, [r1], -r8, lsr #12
    1a2c:			; <UNDEFINED> instruction: 0xff42f7ff
    1a30:	stmdacs	r0, {r0, r2, r9, sl, lr}
    1a34:			; <UNDEFINED> instruction: 0xf004d1df
    1a38:	ldrdcs	pc, [r0], -pc	; <UNPREDICTABLE>
    1a3c:	blmi	2d4284 <pclose@plt+0x2d33b8>
    1a40:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1a44:	blls	5bab4 <pclose@plt+0x5abe8>
    1a48:	qaddle	r4, sl, sl
    1a4c:	pop	{r1, ip, sp, pc}
    1a50:	strdcs	r8, [r1], -r0
    1a54:			; <UNDEFINED> instruction: 0x4638e7f2
    1a58:	movwcc	lr, #10224	; 0x27f0
    1a5c:	eorvs	r2, r3, r1
    1a60:			; <UNDEFINED> instruction: 0xf7ffe7ec
    1a64:	svclt	0x0000e926
    1a68:	andeq	r5, r1, lr, asr r5
    1a6c:	andeq	r0, r0, r0, lsl #2
    1a70:	andeq	r5, r1, r2, lsr #14
    1a74:	andeq	r5, r1, lr, lsl #14
    1a78:	andeq	r5, r1, sl, lsl #14
    1a7c:	andeq	r5, r1, r8, lsl #14
    1a80:	muleq	r1, r8, r4
    1a84:	svcmi	0x00f8e92d
    1a88:	pkhbtmi	r4, sl, r7, lsl #12
    1a8c:			; <UNDEFINED> instruction: 0xf7ff4605
    1a90:	adcsmi	pc, sp, #5696	; 0x1640
    1a94:	svclt	0x00d44b28
    1a98:	andcs	r2, r0, #268435456	; 0x10000000
    1a9c:	ldrbtmi	r4, [fp], #-1466	; 0xfffffa46
    1aa0:	andcs	fp, r0, #216, 30	; 0x360
    1aa4:			; <UNDEFINED> instruction: 0x4606611f
    1aa8:	eorsle	r2, fp, r0, lsl #20
    1aac:	bl	fea888a8 <pclose@plt+0xfea879dc>
    1ab0:	strcc	r0, [r1, #-2567]	; 0xfffff5f9
    1ab4:	ldrdlt	pc, [r4], pc	; <UNPREDICTABLE>
    1ab8:			; <UNDEFINED> instruction: 0xf8df2700
    1abc:	ldrbtmi	r8, [fp], #132	; 0x84
    1ac0:	cfstrscc	mvf4, [r1, #-992]	; 0xfffffc20
    1ac4:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1ac8:	adcsvs	lr, ip, r8
    1acc:			; <UNDEFINED> instruction: 0xf8c83d01
    1ad0:			; <UNDEFINED> instruction: 0xf004901c
    1ad4:	stclne	8, cr15, [fp], #-580	; 0xfffffdbc
    1ad8:	andsle	r6, r8, r6, lsr r8
    1adc:			; <UNDEFINED> instruction: 0xf8a4f004
    1ae0:			; <UNDEFINED> instruction: 0xf7ff4630
    1ae4:	strmi	pc, [r4], -r5, lsl #24
    1ae8:			; <UNDEFINED> instruction: 0xf7ffb160
    1aec:	svccs	0x0000fda7
    1af0:			; <UNDEFINED> instruction: 0xf8dbd1eb
    1af4:			; <UNDEFINED> instruction: 0x46382010
    1af8:			; <UNDEFINED> instruction: 0xf7ff4611
    1afc:			; <UNDEFINED> instruction: 0x4607fedb
    1b00:	mvnle	r2, r0, lsl #16
    1b04:			; <UNDEFINED> instruction: 0xf878f004
    1b08:	ldmfd	sp!, {sp}
    1b0c:			; <UNDEFINED> instruction: 0xf8d88ff8
    1b10:			; <UNDEFINED> instruction: 0x46550010
    1b14:			; <UNDEFINED> instruction: 0xf7ff3001
    1b18:			; <UNDEFINED> instruction: 0x4606fd15
    1b1c:			; <UNDEFINED> instruction: 0xf04fb14d
    1b20:	strb	r0, [lr, r0, lsl #20]
    1b24:	streq	lr, [r5, #-2986]	; 0xfffff456
    1b28:	cfstr32cs	mvfx3, [r0, #-4]
    1b2c:	ldrmi	fp, [r2], r8, asr #31
    1b30:	andcs	sp, r1, r0, asr #25
    1b34:	svclt	0x0000e7e9
    1b38:	andeq	r5, r1, sl, lsl #12
    1b3c:	andeq	r5, r1, sl, ror #11
    1b40:	andeq	r5, r1, r8, ror #11
    1b44:	mvnsmi	lr, sp, lsr #18
    1b48:	ldrmi	fp, [r7], -r2, lsl #1
    1b4c:	strmi	r4, [sp], -r6, lsl #12
    1b50:	ldc2l	7, cr15, [ip, #1020]!	; 0x3fc
    1b54:	andlt	fp, r2, r0, lsl r9
    1b58:	ldrhhi	lr, [r0, #141]!	; 0x8d
    1b5c:			; <UNDEFINED> instruction: 0xf864f004
    1b60:	ldrtmi	r4, [r1], -sl, lsr #12
    1b64:			; <UNDEFINED> instruction: 0xf7ff2001
    1b68:	cmplt	r0, #2640	; 0xa50	; <UNPREDICTABLE>
    1b6c:			; <UNDEFINED> instruction: 0x1c684b17
    1b70:	ldmdbvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    1b74:	svclt	0x00c84298
    1b78:			; <UNDEFINED> instruction: 0xf7ff2000
    1b7c:	strmi	pc, [r4], -r3, ror #25
    1b80:			; <UNDEFINED> instruction: 0xf7ff1e70
    1b84:	pkhtbmi	pc, r0, pc, asr #25	; <UNPREDICTABLE>
    1b88:	blmi	47026c <pclose@plt+0x46f3a0>
    1b8c:	strcc	r1, [r1, #-2989]	; 0xfffff453
    1b90:	andmi	pc, r0, r8, asr #17
    1b94:			; <UNDEFINED> instruction: 0xf8c4447b
    1b98:	strcs	r8, [r1], #-4
    1b9c:	bicsvs	r6, ip, r8, asr r9
    1ba0:	cmpvs	sp, r5, asr #22
    1ba4:	svclt	0x00a842ae
    1ba8:	tstvs	lr, lr, lsr #12
    1bac:			; <UNDEFINED> instruction: 0xf824f004
    1bb0:	andlt	r4, r2, r0, lsr #12
    1bb4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    1bb8:	strtmi	r6, [r1], -r0, lsl #16
    1bbc:	ldc2	0, cr15, [ip]
    1bc0:	andls	lr, r1, r3, ror #15
    1bc4:			; <UNDEFINED> instruction: 0xf818f004
    1bc8:	strb	r9, [r4, r1, lsl #16]
    1bcc:	andeq	r5, r1, r8, lsr r5
    1bd0:	andeq	r5, r1, r4, lsl r5
    1bd4:	push	{r3, r4, r5, r8, r9, fp, lr}
    1bd8:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
    1bdc:	strmi	fp, [r2], r3, lsl #1
    1be0:	tstls	r0, r8, asr r9
    1be4:	addmi	r3, r1, #1073741824	; 0x40000000
    1be8:			; <UNDEFINED> instruction: 0x4608bfd4
    1bec:	andls	r2, r1, #0
    1bf0:	stc2	7, cr15, [r8], #1020	; 0x3fc
    1bf4:	ldrbmi	r4, [r0], -r6, lsl #12
    1bf8:	stc2	7, cr15, [r4], #1020	; 0x3fc
    1bfc:	subsle	r4, r8, r6, lsl #5
    1c00:	strmi	r4, [r4], -lr, lsr #30
    1c04:	ldrbtmi	r2, [pc], #-1280	; 1c0c <pclose@plt+0xd40>
    1c08:	ldmdbeq	r8, {r0, r1, r2, r8, ip, sp, lr, pc}^
    1c0c:	ldmdaeq	ip, {r0, r1, r2, r8, ip, sp, lr, pc}^
    1c10:	stmiavs	r2!, {r0, r1, r2, r3, sp, lr, pc}^
    1c14:			; <UNDEFINED> instruction: 0xf004442a
    1c18:			; <UNDEFINED> instruction: 0x4659f891
    1c1c:	ldfvsp	f3, [r8, #576]!	; 0x240
    1c20:	strtmi	r6, [r8], #-2274	; 0xfffff71e
    1c24:	ldmda	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1c28:	stmdavs	r4!, {r0, r1, r5, r6, r7, fp, sp, lr}
    1c2c:	adcmi	r4, r6, #486539264	; 0x1d000000
    1c30:	strtmi	sp, [r0], -ip
    1c34:	blx	ff63fc3a <pclose@plt+0xff63ed6e>
    1c38:	strmi	r4, [r3], r9, asr #12
    1c3c:			; <UNDEFINED> instruction: 0xf1bb4640
    1c40:	mvnle	r0, r0, lsl #30
    1c44:	andlt	r2, r3, r0
    1c48:	svchi	0x00f0e8bd
    1c4c:	cdpmi	12, 1, cr1, cr12, cr12, {5}
    1c50:	ldrbtmi	r4, [lr], #-1570	; 0xfffff9de
    1c54:	cmpeq	r8, r6, lsl #2	; <UNPREDICTABLE>
    1c58:	subseq	pc, ip, r6, lsl #2
    1c5c:			; <UNDEFINED> instruction: 0xf86ef004
    1c60:	rscle	r2, pc, r0, lsl #16
    1c64:	strdcs	r6, [sl], -r3
    1c68:	ldmib	sp, {r8, r9, sl, sp}^
    1c6c:	ldrbpl	r1, [r8, #-512]	; 0xfffffe00
    1c70:	ldclvs	6, cr4, [r3, #320]!	; 0x140
    1c74:	rsbvc	r4, pc, sp, lsl r4	; <UNPREDICTABLE>
    1c78:			; <UNDEFINED> instruction: 0xff64f7ff
    1c7c:	rscle	r2, r1, r0, lsl #16
    1c80:	mvnscc	pc, #-2147483646	; 0x80000002
    1c84:			; <UNDEFINED> instruction: 0xf0036133
    1c88:	ldclvs	15, cr15, [r0, #828]!	; 0x33c
    1c8c:			; <UNDEFINED> instruction: 0xf7ff4621
    1c90:	cmplt	r8, fp, ror #25	; <UNPREDICTABLE>
    1c94:			; <UNDEFINED> instruction: 0x46386932
    1c98:			; <UNDEFINED> instruction: 0xf7ff4611
    1c9c:	msrlt	R8_fiq, fp
    1ca0:	mvnsvs	r2, r1, lsl #8
    1ca4:			; <UNDEFINED> instruction: 0xffa8f003
    1ca8:	strb	r4, [ip, r0, lsr #12]
    1cac:			; <UNDEFINED> instruction: 0xffa4f003
    1cb0:	strcs	lr, [r2], #-1992	; 0xfffff838
    1cb4:	strb	r2, [sl, r0, lsl #10]
    1cb8:	andeq	r5, r1, lr, asr #9
    1cbc:	andeq	r5, r1, r2, lsr #9
    1cc0:	andeq	r5, r1, r6, asr r4
    1cc4:	ldrbmi	lr, [r0, sp, lsr #18]!
    1cc8:			; <UNDEFINED> instruction: 0xf8df460d
    1ccc:			; <UNDEFINED> instruction: 0xf100a0fc
    1cd0:			; <UNDEFINED> instruction: 0x1c6e39ff
    1cd4:	ldrbtmi	r4, [sl], #1556	; 0x614
    1cd8:	ldrmi	r4, [r8], r7, lsl #12
    1cdc:			; <UNDEFINED> instruction: 0x1014f8da
    1ce0:	svclt	0x00b842b1
    1ce4:			; <UNDEFINED> instruction: 0xf0032600
    1ce8:	adcmi	pc, r5, #636	; 0x27c
    1cec:	strmi	fp, [r1, #3864]!	; 0xf18
    1cf0:			; <UNDEFINED> instruction: 0x4630d115
    1cf4:	stc2	7, cr15, [r6], #-1020	; 0xfffffc04
    1cf8:	strbmi	r4, [r8], -r7, lsl #12
    1cfc:	stc2	7, cr15, [r2], #-1020	; 0xfffffc04
    1d00:	andspl	pc, r0, sl, asr #17
    1d04:			; <UNDEFINED> instruction: 0xf1b84606
    1d08:	teqle	sl, r0, lsl #30
    1d0c:	strcs	r4, [r1], #-2863	; 0xfffff4d1
    1d10:	bicsvs	r4, ip, fp, ror r4
    1d14:			; <UNDEFINED> instruction: 0xff70f003
    1d18:	pop	{r5, r9, sl, lr}
    1d1c:			; <UNDEFINED> instruction: 0x463287f0
    1d20:	andcs	r4, r2, r9, asr #12
    1d24:	stc2l	7, cr15, [r6, #1020]	; 0x3fc
    1d28:	suble	r2, r8, r0, lsl #16
    1d2c:			; <UNDEFINED> instruction: 0x3014f8da
    1d30:	strtmi	r1, [r1], -r2, ror #24
    1d34:	addsmi	r2, sl, #2
    1d38:	andcs	fp, r0, #200, 30	; 0x320
    1d3c:	ldc2	7, cr15, [sl, #1020]!	; 0x3fc
    1d40:	eorsle	r2, ip, r0, lsl #16
    1d44:			; <UNDEFINED> instruction: 0xf7ff4630
    1d48:	adcmi	pc, r7, #259072	; 0x3f400
    1d4c:	ldcle	6, cr4, [sp], {130}	; 0x82
    1d50:			; <UNDEFINED> instruction: 0xf7ff4620
    1d54:			; <UNDEFINED> instruction: 0x4606fbf7
    1d58:			; <UNDEFINED> instruction: 0xf7ff4648
    1d5c:	ldmdavs	r7!, {r0, r1, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    1d60:	eorsvs	r6, r3, r3, lsl #16
    1d64:			; <UNDEFINED> instruction: 0xf8da605e
    1d68:	andsvs	r3, pc, r4
    1d6c:			; <UNDEFINED> instruction: 0xf8c0607b
    1d70:			; <UNDEFINED> instruction: 0xf8caa000
    1d74:	blmi	581d8c <pclose@plt+0x580ec0>
    1d78:	tstvs	ip, fp, ror r4
    1d7c:	svceq	0x0000f1b8
    1d80:	ldmdavs	r0!, {r2, r6, r7, ip, lr, pc}
    1d84:			; <UNDEFINED> instruction: 0xf0004639
    1d88:	sbfx	pc, r7, #25, #32
    1d8c:	blne	ffb536b4 <pclose@plt+0xffb527e8>
    1d90:	blx	ff63fd96 <pclose@plt+0xff63eeca>
    1d94:	strmi	r3, [r1], r1, lsl #10
    1d98:			; <UNDEFINED> instruction: 0xf7ff4620
    1d9c:			; <UNDEFINED> instruction: 0xf8d9fbd3
    1da0:	strtmi	r3, [ip], #-0
    1da4:	strmi	r6, [r6], -r7, lsl #16
    1da8:	subsvs	r6, r8, r3
    1dac:	ldrdcc	pc, [r4], -sl
    1db0:	rsbsvs	r6, fp, pc, lsl r0
    1db4:	andge	pc, r0, r9, asr #17
    1db8:	andls	pc, r4, sl, asr #17
    1dbc:			; <UNDEFINED> instruction: 0xf003e7db
    1dc0:	andcs	pc, r0, fp, lsl pc	; <UNPREDICTABLE>
    1dc4:			; <UNDEFINED> instruction: 0x87f0e8bd
    1dc8:	ldrdeq	r5, [r1], -r2
    1dcc:	muleq	r1, r8, r3
    1dd0:	andeq	r5, r1, r0, lsr r3
    1dd4:	mvnsmi	lr, #737280	; 0xb4000
    1dd8:	ldrbtmi	r4, [fp], #-2844	; 0xfffff4e4
    1ddc:	addsmi	r6, sp, #1900544	; 0x1d0000
    1de0:			; <UNDEFINED> instruction: 0xf8dfd02d
    1de4:	strcs	r9, [r0], -ip, rrx
    1de8:			; <UNDEFINED> instruction: 0xf04f4f1a
    1dec:	ldrbtmi	r0, [r9], #2049	; 0x801
    1df0:	ldrbtmi	r6, [pc], #-280	; 1df8 <pclose@plt+0xf2c>
    1df4:	adcsvs	lr, r4, r7
    1df8:			; <UNDEFINED> instruction: 0xf8c7682d
    1dfc:			; <UNDEFINED> instruction: 0xf003801c
    1e00:	adcsmi	pc, sp, #4016	; 0xfb0
    1e04:			; <UNDEFINED> instruction: 0xf003d018
    1e08:	strtmi	pc, [r8], -pc, lsl #30
    1e0c:	blx	1c3fe10 <pclose@plt+0x1c3ef44>
    1e10:	cmnlt	r0, r4, lsl #12
    1e14:	ldc2	7, cr15, [r2], {255}	; 0xff
    1e18:	mvnle	r2, r0, lsl #28
    1e1c:			; <UNDEFINED> instruction: 0x2010f8d9
    1e20:			; <UNDEFINED> instruction: 0x46114630
    1e24:	stc2l	7, cr15, [r6, #-1020]	; 0xfffffc04
    1e28:	stmdacs	r0, {r1, r2, r9, sl, lr}
    1e2c:			; <UNDEFINED> instruction: 0xf003d1e4
    1e30:	andcs	pc, r0, r3, ror #29
    1e34:	mvnshi	lr, #12386304	; 0xbd0000
    1e38:	pop	{r0, sp}
    1e3c:	stmdami	r6, {r3, r4, r5, r6, r7, r8, r9, pc}
    1e40:			; <UNDEFINED> instruction: 0xf0024478
    1e44:	andcs	pc, r0, r3, ror #29
    1e48:	svclt	0x0000e7f4
    1e4c:	andeq	r5, r1, lr, asr #5
    1e50:			; <UNDEFINED> instruction: 0x000152ba
    1e54:			; <UNDEFINED> instruction: 0x000152b6
    1e58:	andeq	r4, r0, r0, lsr #3
    1e5c:	svcmi	0x00f0e92d
    1e60:	mrrcmi	0, 8, fp, ip, cr9
    1e64:	cfstrdvs	mvd4, [r3], #496	; 0x1f0
    1e68:	vqrdmulh.s<illegal width 8>	d18, d0, d0
    1e6c:	blmi	16a20d0 <pclose@plt+0x16a1204>
    1e70:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    1e74:	vmlsl.s8	q9, d0, d0
    1e78:	ldmdavs	fp, {r0, r4, r7, pc}^
    1e7c:	vqdmlsl.s<illegal width 8>	q9, d0, d0
    1e80:	stmdbvs	r3!, {r0, r2, r3, r7, pc}
    1e84:	andcs	r4, r0, r0, lsl #13
    1e88:	stmdbvs	r3!, {r0, r8, r9, ip, pc}^
    1e8c:	stmibvs	r3!, {r1, r8, r9, ip, pc}^
    1e90:			; <UNDEFINED> instruction: 0xf7ff9303
    1e94:			; <UNDEFINED> instruction: 0xf003fb57
    1e98:	stclvs	14, cr15, [r6], #796	; 0x31c
    1e9c:	beq	7e57c <pclose@plt+0x7d6b0>
    1ea0:	stcvs	15, cr11, [r5], #376	; 0x178
    1ea4:	andcs	r4, ip, r1, asr r6
    1ea8:	subs	sp, lr, sp, lsl #10
    1eac:	strbtmi	r6, [r1], -r7, ror #16
    1eb0:	movwcs	r6, #2210	; 0x8a2
    1eb4:	ldmdavs	r2, {r0, r1, r2, r3, r4, r5, r6, fp, sp, lr}
    1eb8:	subsvs	r6, r7, sl, lsr r0
    1ebc:			; <UNDEFINED> instruction: 0xf0832900
    1ec0:	eorvs	r0, r3, r1, lsl #6
    1ec4:	blx	38b7e <pclose@plt+0x37cb2>
    1ec8:			; <UNDEFINED> instruction: 0xf101f201
    1ecc:	stmiane	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, sl, fp, ip, sp}
    1ed0:	blcs	58184 <pclose@plt+0x572b8>
    1ed4:			; <UNDEFINED> instruction: 0xf1a3d06c
    1ed8:	stmible	r7!, {r1, r8, r9, sl}^
    1edc:			; <UNDEFINED> instruction: 0xf1a22f01
    1ee0:	bl	142718 <pclose@plt+0x14184c>
    1ee4:			; <UNDEFINED> instruction: 0xf1a10702
    1ee8:	ldmdale	pc, {r1, r8}^	; <UNPREDICTABLE>
    1eec:			; <UNDEFINED> instruction: 0xec01e9d4
    1ef0:			; <UNDEFINED> instruction: 0xf8d7463c
    1ef4:	stmdbcs	r0, {r2, ip, sp, pc}
    1ef8:			; <UNDEFINED> instruction: 0xf8de58ab
    1efc:	ldmvs	pc!, {ip, pc}	; <UNPREDICTABLE>
    1f00:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
    1f04:	andls	pc, r0, fp, asr #17
    1f08:	andlt	pc, r4, r9, asr #17
    1f0c:	ldrdcs	pc, [r4], -ip
    1f10:	rsbsvs	r6, sl, r7, lsl r0
    1f14:	andgt	pc, r0, lr, asr #17
    1f18:	and	pc, r4, ip, asr #17
    1f1c:	ble	ff499fb0 <pclose@plt+0xff4990e4>
    1f20:	svceq	0x0000f1ba
    1f24:	blmi	b793b0 <pclose@plt+0xb784e4>
    1f28:	stfeqd	f7, [r2], {166}	; 0xa6
    1f2c:	sfmge	f2, 4, [r5, #-48]	; 0xffffffd0
    1f30:	b	13d3124 <pclose@plt+0x13d2258>
    1f34:	ldcvs	12, cr0, [ip], {92}	; 0x5c
    1f38:	blx	881de <pclose@plt+0x87312>
    1f3c:	blx	9375e <pclose@plt+0x92892>
    1f40:			; <UNDEFINED> instruction: 0xf1a67c0c
    1f44:	ldm	r4, {r2, r3, r8, r9}
    1f48:	strbmi	r0, [r7, #-7]!
    1f4c:	stm	r5, {r1, r2, r3, r4, r9, sl, lr}
    1f50:	ldm	r3, {r0, r1, r2}
    1f54:	stm	r4, {r0, r1, r2}
    1f58:	ldrtmi	r0, [ip], -r7
    1f5c:	muleq	r7, r5, r8
    1f60:	streq	pc, [ip, -r7, lsl #2]
    1f64:	andeq	lr, r7, r3, lsl #17
    1f68:			; <UNDEFINED> instruction: 0xf1b8d1eb
    1f6c:			; <UNDEFINED> instruction: 0xd12d0f00
    1f70:	blmi	7147e4 <pclose@plt+0x713918>
    1f74:	cfstrsls	mvf4, [r1, #-488]	; 0xfffffe18
    1f78:	ldmib	r2, {r0, r1, r3, r4, r5, r6, sl, lr}^
    1f7c:	ldcvs	0, cr4, [r9, #-0]
    1f80:	stmib	r3, {r0, r2, r4, sp, lr}^
    1f84:	stmdals	r2, {r2, lr}
    1f88:	ldrsbvs	r6, [r0], #-25	; 0xffffffe7
    1f8c:	ldrvs	r9, [sl, #-2563]	; 0xfffff5fd
    1f90:	cdp2	0, 3, cr15, cr2, cr3, {0}
    1f94:	andlt	r2, r9, r1
    1f98:	svchi	0x00f0e8bd
    1f9c:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
    1fa0:	cdp2	0, 3, cr15, cr4, cr2, {0}
    1fa4:	andlt	r2, r9, r0
    1fa8:	svchi	0x00f0e8bd
    1fac:	str	r4, [r5, r1, ror #12]
    1fb0:	strbtmi	r6, [r1], -r2, ror #16
    1fb4:			; <UNDEFINED> instruction: 0xf8d268a7
    1fb8:			; <UNDEFINED> instruction: 0xf8ccc004
    1fbc:			; <UNDEFINED> instruction: 0xf8d72000
    1fc0:			; <UNDEFINED> instruction: 0xf8c2e000
    1fc4:			; <UNDEFINED> instruction: 0xf8cec004
    1fc8:	ldrb	r7, [r7, -r4]!
    1fcc:	blx	12bdfd6 <pclose@plt+0x12bd10a>
    1fd0:	svclt	0x0000e7ce
    1fd4:	andeq	r5, r1, r4, asr #4
    1fd8:	muleq	r1, r4, r1
    1fdc:	andeq	r5, r1, r8, ror r1
    1fe0:	muleq	r1, r0, r0
    1fe4:	andeq	r5, r1, r0, lsr r1
    1fe8:	andeq	r4, r0, r2, asr r0
    1fec:			; <UNDEFINED> instruction: 0xf7feb108
    1ff0:	strmi	fp, [r8], -r5, ror #28
    1ff4:	mcrlt	7, 5, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    1ff8:	ldrblt	r6, [r0, #-2059]!	; 0xfffff7f5
    1ffc:	strmi	r2, [sp], -r0, lsl #22
    2000:	stcle	6, cr4, [sl, #-24]	; 0xffffffe8
    2004:	ldmdavs	r3!, {sl, sp}
    2008:	biceq	lr, r4, #3072	; 0xc00
    200c:	ldmdavs	r8, {r0, sl, ip, sp}^
    2010:	mrc	7, 1, APSR_nzcv, cr6, cr14, {7}
    2014:	addsmi	r6, ip, #2818048	; 0x2b0000
    2018:	ldmdavs	r0!, {r0, r2, r4, r5, r6, r7, r8, r9, fp, ip, lr, pc}
    201c:			; <UNDEFINED> instruction: 0xf7feb118
    2020:	movwcs	lr, #3632	; 0xe30
    2024:	movwcs	r6, #51	; 0x33
    2028:	ldcllt	0, cr6, [r0, #-172]!	; 0xffffff54
    202c:			; <UNDEFINED> instruction: 0x4606b5f8
    2030:			; <UNDEFINED> instruction: 0x46174610
    2034:			; <UNDEFINED> instruction: 0xf7fe460c
    2038:	stmdavs	r1!, {r1, r2, r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    203c:	strtmi	r4, [r9], #-1541	; 0xfffff9fb
    2040:	tstcc	r1, r0, lsr r8
    2044:			; <UNDEFINED> instruction: 0xffd2f7ff
    2048:	cmplt	r0, r3, lsl #12
    204c:	stclne	8, cr6, [sl], #-128	; 0xffffff80
    2050:			; <UNDEFINED> instruction: 0x46396033
    2054:			; <UNDEFINED> instruction: 0xf7fe4418
    2058:	stmdavs	r3!, {r1, r2, r6, r7, r9, sl, fp, sp, lr, pc}
    205c:	ldrmi	r2, [sp], #-1
    2060:	ldcllt	0, cr6, [r8, #148]!	; 0x94
    2064:	mvnsmi	lr, #737280	; 0xb4000
    2068:	ldrmi	r4, [r8], -r7, lsl #12
    206c:	ldrmi	r4, [r8], sp, lsl #12
    2070:			; <UNDEFINED> instruction: 0xf7fe4691
    2074:	stmdavs	r9!, {r5, r7, r9, sl, fp, sp, lr, pc}
    2078:	sbceq	r3, r9, r1, lsl #2
    207c:	ldmdavs	r8!, {r1, r2, r9, sl, lr}
    2080:			; <UNDEFINED> instruction: 0xffb4f7ff
    2084:	stmdavs	fp!, {r6, r7, r8, ip, sp, pc}
    2088:	eorsvs	r4, r8, r4, lsl #12
    208c:	andcs	r3, r0, #1048576	; 0x100000
    2090:	eorsls	pc, r3, r4, asr #16
    2094:	strbeq	lr, [r3], #2820	; 0xb04
    2098:	rsbvs	r4, r2, r0, lsr r6
    209c:	mcr	7, 2, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    20a0:			; <UNDEFINED> instruction: 0x4632b150
    20a4:	rsbvs	r4, r0, r1, asr #12
    20a8:	mrc	7, 4, APSR_nzcv, cr12, cr14, {7}
    20ac:	andcs	r6, r1, fp, lsr #16
    20b0:	eorvs	r4, fp, r3, lsl #8
    20b4:	mvnshi	lr, #12386304	; 0xbd0000
    20b8:	ldmfd	sp!, {sp}
    20bc:	svclt	0x000083f8
    20c0:	svcmi	0x00f0e92d
    20c4:	vst3.32			; <UNDEFINED> instruction: 0xf483fab3
    20c8:	blhi	bd584 <pclose@plt+0xbc6b8>
    20cc:	stmdbeq	r4!, {r0, r1, r7, r9, sl, lr}^
    20d0:	ldrbeq	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    20d4:	svclt	0x00082a00
    20d8:	ldrmi	r2, [r8], r1, lsl #8
    20dc:	svclt	0x00d82901
    20e0:	streq	pc, [r1], #-68	; 0xffffffbc
    20e4:	addslt	r4, r1, r8, ror r4
    20e8:	mrsls	r2, SP_irq
    20ec:	strbne	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    20f0:	stmdavs	r9, {r0, r6, fp, ip, lr}
    20f4:			; <UNDEFINED> instruction: 0xf04f910f
    20f8:	stmib	fp, {r8}^
    20fc:	stmib	fp, {r8, r9, ip, sp}^
    2100:			; <UNDEFINED> instruction: 0xf89d3302
    2104:	andls	r3, r2, #112	; 0x70
    2108:	stccs	3, cr9, [r0], {6}
    210c:	orrshi	pc, sl, r0, asr #32
    2110:	strtcc	pc, [r0], #2271	; 0x8df
    2114:	beq	7e258 <pclose@plt+0x7d38c>
    2118:	ldrbtmi	r9, [fp], #-1032	; 0xfffffbf8
    211c:			; <UNDEFINED> instruction: 0xf8df930d
    2120:	strls	r3, [r7], #-1176	; 0xfffffb68
    2124:	mcr	4, 0, r4, cr8, cr11, {3}
    2128:	blls	90970 <pclose@plt+0x8faa4>
    212c:	streq	lr, [sl, #2639]	; 0xa4f
    2130:			; <UNDEFINED> instruction: 0xf8531959
    2134:	stmdavc	r3!, {r1, r3, r5, lr}
    2138:			; <UNDEFINED> instruction: 0xf0002b00
    213c:	stmdavc	r2!, {r0, r1, r2, r4, r5, r7, pc}^
    2140:	msreq	CPSR_fsc, #-1073741784	; 0xc0000028
    2144:			; <UNDEFINED> instruction: 0xf383fab3
    2148:	b	13cc950 <pclose@plt+0x13cba84>
    214c:	svclt	0x00081353
    2150:	blcs	ad58 <pclose@plt+0x9e8c>
    2154:	adchi	pc, sl, r0
    2158:			; <UNDEFINED> instruction: 0xf10a9801
    215c:	movwls	r0, #17153	; 0x4301
    2160:	svclt	0x00b44283
    2164:	movwcs	r6, #2123	; 0x84b
    2168:	movwls	r2, #23085	; 0x5a2d
    216c:	adchi	pc, lr, r0
    2170:	strcs	r3, [r0], -r1, lsl #8
    2174:			; <UNDEFINED> instruction: 0xf814250c
    2178:			; <UNDEFINED> instruction: 0xf88d2b01
    217c:			; <UNDEFINED> instruction: 0xf88d6039
    2180:	bcs	a268 <pclose@plt+0x939c>
    2184:			; <UNDEFINED> instruction: 0xf8d8d07c
    2188:	stmdbcs	r0, {ip}
    218c:			; <UNDEFINED> instruction: 0x4640d078
    2190:	and	r2, r4, r0, lsl #6
    2194:	svcne	0x000cf850
    2198:	stmdbcs	r0, {r0, r8, r9, ip, sp}
    219c:	addmi	sp, sl, #112	; 0x70
    21a0:	blx	17698a <pclose@plt+0x175abe>
    21a4:	stmdavc	r1!, {r0, r1, r8, r9, pc}
    21a8:	stmdbcs	r0, {r0, r1, r3, r4, r7, fp, sp, lr}
    21ac:			; <UNDEFINED> instruction: 0xf10bd03e
    21b0:	blcs	25d8 <pclose@plt+0x170c>
    21b4:			; <UNDEFINED> instruction: 0x4623d055
    21b8:			; <UNDEFINED> instruction: 0xf7ff4658
    21bc:	stmdacs	r0, {r0, r1, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    21c0:			; <UNDEFINED> instruction: 0xf8ddd040
    21c4:			; <UNDEFINED> instruction: 0xf8dba010
    21c8:	blcs	e1e0 <pclose@plt+0xd314>
    21cc:	teqhi	r1, r0, asr #32	; <UNPREDICTABLE>
    21d0:	ldrmi	r9, [sl, #2817]	; 0xb01
    21d4:			; <UNDEFINED> instruction: 0xf8dbdba9
    21d8:	stccs	0, cr4, [r0], {4}
    21dc:	msrhi	CPSR_fc, r0, asr #32
    21e0:	cmnlt	fp, r8, lsl #22
    21e4:			; <UNDEFINED> instruction: 0xf10b9b07
    21e8:	svcls	0x00080608
    21ec:			; <UNDEFINED> instruction: 0xf8551f1d
    21f0:	andcs	r3, r0, #4, 30
    21f4:			; <UNDEFINED> instruction: 0x46584631
    21f8:			; <UNDEFINED> instruction: 0xff34f7ff
    21fc:	strcc	fp, [r1], #-784	; 0xfffffcf0
    2200:	ldrhle	r4, [r4, #44]!	; 0x2c
    2204:			; <UNDEFINED> instruction: 0xf10b9b02
    2208:	cfsh32ls	mvfx0, mvfx1, #8
    220c:	streq	lr, [sl], #2819	; 0xb03
    2210:			; <UNDEFINED> instruction: 0xf854e009
    2214:	andcs	r3, r0, #4, 22	; 0x1000
    2218:	ldrbmi	r4, [r8], -r9, lsr #12
    221c:			; <UNDEFINED> instruction: 0xff22f7ff
    2220:	beq	7e650 <pclose@plt+0x7d784>
    2224:	ldrbmi	fp, [r6, #-368]	; 0xfffffe90
    2228:	strd	sp, [r7, -r3]
    222c:			; <UNDEFINED> instruction: 0xf0002b01
    2230:	blmi	ff8a2718 <pclose@plt+0xff8a184c>
    2234:	tsteq	r8, fp, lsl #2	; <UNPREDICTABLE>
    2238:	ldrbtmi	r4, [fp], #-1624	; 0xfffff9a8
    223c:			; <UNDEFINED> instruction: 0xff12f7ff
    2240:			; <UNDEFINED> instruction: 0xd1be2800
    2244:	bmi	ff78a24c <pclose@plt+0xff789380>
    2248:	ldrbtmi	r4, [sl], #-3033	; 0xfffff427
    224c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2250:	subsmi	r9, sl, pc, lsl #22
    2254:			; <UNDEFINED> instruction: 0x81a7f040
    2258:	ldc	0, cr11, [sp], #68	; 0x44
    225c:	pop	{r1, r8, r9, fp, pc}
    2260:	mrc	15, 0, r8, cr8, cr0, {7}
    2264:			; <UNDEFINED> instruction: 0x46583a10
    2268:	mrc2	7, 7, pc, cr12, cr15, {7}
    226c:	rscle	r2, r9, r0, lsl #16
    2270:	blcs	802c8 <pclose@plt+0x7f3fc>
    2274:	eorsvs	pc, r9, sp, lsl #17
    2278:	eorscs	pc, r8, sp, lsl #17
    227c:	orrle	r2, r2, r0, lsl #20
    2280:	streq	pc, [r4], #-267	; 0xfffffef5
    2284:			; <UNDEFINED> instruction: 0xf10b4acf
    2288:	tstls	r3, ip, lsl #2
    228c:			; <UNDEFINED> instruction: 0x4620447a
    2290:	mcr2	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    2294:	bge	3a86a8 <pclose@plt+0x3a77dc>
    2298:			; <UNDEFINED> instruction: 0xf7ff4620
    229c:	bmi	ff2c1dc0 <pclose@plt+0xff2c0ef4>
    22a0:	strtmi	r9, [r0], -r3, lsl #18
    22a4:			; <UNDEFINED> instruction: 0xf7ff447a
    22a8:	str	pc, [ip, r1, asr #29]
    22ac:	blcs	28ecc <pclose@plt+0x28000>
    22b0:	addhi	pc, fp, r0
    22b4:	tsteq	r8, fp, lsl #2	; <UNPREDICTABLE>
    22b8:	andcs	r4, r0, #36700160	; 0x2300000
    22bc:			; <UNDEFINED> instruction: 0xf7ff4658
    22c0:			; <UNDEFINED> instruction: 0xf10afed1
    22c4:	stmdacs	r0, {r0, r9, fp}
    22c8:	ldr	sp, [fp, r2, lsl #3]!
    22cc:	stccs	8, cr7, [r0, #-660]	; 0xfffffd6c
    22d0:	msrhi	SPSR_sx, r0
    22d4:	ldccs	12, cr1, [sp, #-652]!	; 0xfffffd74
    22d8:			; <UNDEFINED> instruction: 0xf0004618
    22dc:	mvnmi	r8, #20, 2
    22e0:	stmdbeq	r3, {r0, r8, r9, fp, sp, lr, pc}
    22e4:	svcpl	0x0001f813
    22e8:	svclt	0x00182d00
    22ec:	mvnsle	r2, sp, lsr sp
    22f0:	ldrdvc	pc, [r0], -r8
    22f4:			; <UNDEFINED> instruction: 0xf0002f00
    22f8:	movwcs	r8, #241	; 0xf1
    22fc:	rscscc	pc, pc, #79	; 0x4f
    2300:	bmi	27ca3c <pclose@plt+0x27bb70>
    2304:	strls	r4, [fp, #-1606]	; 0xfffff9ba
    2308:	ldrmi	r4, [ip], -r2, lsl #13
    230c:	movwls	r4, #13845	; 0x3615
    2310:	eorslt	pc, r0, sp, asr #17
    2314:	ldrdlt	pc, [r4], -r6
    2318:	svceq	0x0000f1bb
    231c:	strbmi	sp, [sl], -r2, lsr #32
    2320:			; <UNDEFINED> instruction: 0x46584651
    2324:	stcl	7, cr15, [r0, #1016]	; 0x3f8
    2328:	ldrbmi	fp, [r8], -r0, ror #19
    232c:	stcl	7, cr15, [r2, #-1016]	; 0xfffffc08
    2330:			; <UNDEFINED> instruction: 0xf0004548
    2334:	stclne	0, cr8, [fp], #-548	; 0xfffffddc
    2338:	strtmi	fp, [r5], -r8, lsl #30
    233c:	movwcs	sp, #49170	; 0xc012
    2340:	vqrdmulh.s<illegal width 8>	d15, d5, d3
    2344:	andeq	lr, r3, #8, 22	; 0x2000
    2348:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    234c:	svclt	0x001c42bb
    2350:	movwls	r2, #13057	; 0x3301
    2354:	stmdbls	r3, {r1, r2, r8, ip, lr, pc}
    2358:	ldmvs	r3!, {r1, r4, r7, fp, sp, lr}
    235c:	svclt	0x0018429a
    2360:	tstls	r3, r1, lsl #2
    2364:	svcvc	0x000cf856
    2368:	svccs	0x00003401
    236c:	blls	f6abc <pclose@plt+0xf5bf0>
    2370:	ldmib	sp, {r1, r3, r5, r9, sl, lr}^
    2374:	ldmib	sp, {r0, r3, r9, fp, lr}^
    2378:	blcs	18fac <pclose@plt+0x180e0>
    237c:			; <UNDEFINED> instruction: 0x4613d17b
    2380:			; <UNDEFINED> instruction: 0xf0003301
    2384:	movwcs	r8, #49323	; 0xc0ab
    2388:	blx	d3bd2 <pclose@plt+0xd2d06>
    238c:	bl	23e394 <pclose@plt+0x23d4c8>
    2390:	ldmvs	r1!, {r9, sl}
    2394:	stmdbcs	r0, {r0, r2, r3, r5, r6, r8, r9, ip, sp, pc}
    2398:	sbcshi	pc, ip, r0
    239c:			; <UNDEFINED> instruction: 0xf1092901
    23a0:	bl	102bb4 <pclose@plt+0x101ce8>
    23a4:	tstle	r3, r2, lsl #6
    23a8:	bcs	19638 <pclose@plt+0x1876c>
    23ac:	adchi	pc, lr, r0
    23b0:	andcs	pc, r0, r8, asr r8	; <UNPREDICTABLE>
    23b4:	tsteq	r8, fp, lsl #2	; <UNPREDICTABLE>
    23b8:			; <UNDEFINED> instruction: 0xf7ff4658
    23bc:			; <UNDEFINED> instruction: 0xf8ddfe53
    23c0:	stmdacs	r0, {r4, sp, pc}
    23c4:	mrcge	4, 7, APSR_nzcv, cr15, cr15, {3}
    23c8:	blls	23c0c0 <pclose@plt+0x23b1f4>
    23cc:	movwcc	r9, #6151	; 0x1807
    23d0:	addseq	r9, ip, r8, lsl #6
    23d4:			; <UNDEFINED> instruction: 0xf7ff4621
    23d8:	andls	pc, r7, r9, lsl #28
    23dc:			; <UNDEFINED> instruction: 0xf43f2800
    23e0:	blls	ae0ac <pclose@plt+0xad1e0>
    23e4:			; <UNDEFINED> instruction: 0xf10a4404
    23e8:	ldmdbpl	fp, {r0, r9, fp}^
    23ec:	stccc	8, cr15, [r4], {68}	; 0x44
    23f0:	stmdbcs	r1, {r1, r2, r3, r5, r6, r7, r9, sl, sp, lr, pc}
    23f4:	blls	1768bc <pclose@plt+0x1759f0>
    23f8:	ldmdavc	fp, {r0, r1, r3, r4, r8, ip, sp, pc}
    23fc:			; <UNDEFINED> instruction: 0xf0402b00
    2400:			; <UNDEFINED> instruction: 0xf10b80c1
    2404:	bmi	1c4341c <pclose@plt+0x1c42550>
    2408:	tsteq	ip, fp, lsl #2	; <UNPREDICTABLE>
    240c:			; <UNDEFINED> instruction: 0xa010f8dd
    2410:			; <UNDEFINED> instruction: 0x4620447a
    2414:			; <UNDEFINED> instruction: 0xf7ff9103
    2418:	ldmdavs	r2!, {r0, r3, r9, sl, fp, ip, sp, lr, pc}^
    241c:	stmdbls	r3, {r5, r9, sl, lr}
    2420:	mcr2	7, 0, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    2424:	stmdbls	r3, {r1, r3, r5, r6, r9, fp, lr}
    2428:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    242c:	ldc2l	7, cr15, [lr, #1020]!	; 0x3fc
    2430:			; <UNDEFINED> instruction: 0xf10be6c9
    2434:	ldrbmi	r0, [r8], -r8, lsl #2
    2438:	ldc2l	7, cr15, [lr, #1020]	; 0x3fc
    243c:	tstlt	r8, r7, lsl #16
    2440:	ldc	7, cr15, [lr], {254}	; 0xfe
    2444:	ldrbt	r2, [lr], r1
    2448:	ldmib	sp, {r0, r1, r5, r9, sl, lr}^
    244c:	cfstr32ls	mvfx10, [r9], {10}
    2450:			; <UNDEFINED> instruction: 0xf8dd461a
    2454:			; <UNDEFINED> instruction: 0xe796b030
    2458:			; <UNDEFINED> instruction: 0xf10b4b5e
    245c:			; <UNDEFINED> instruction: 0xf8580108
    2460:	ldrbmi	r2, [r8], -r0
    2464:			; <UNDEFINED> instruction: 0xf7ff447b
    2468:			; <UNDEFINED> instruction: 0xf8ddfdfd
    246c:	stmdacs	r0, {r4, sp, pc}
    2470:	mcrge	4, 5, pc, cr9, cr15, {3}	; <UNPREDICTABLE>
    2474:			; <UNDEFINED> instruction: 0xf10be6e6
    2478:	bmi	15c3890 <pclose@plt+0x15c29c4>
    247c:	tsteq	ip, fp, lsl #2	; <UNPREDICTABLE>
    2480:	ldrbtmi	r9, [sl], #-259	; 0xfffffefd
    2484:			; <UNDEFINED> instruction: 0xf7ff4628
    2488:	stmdbls	r3, {r0, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    248c:	strtmi	r4, [r8], -r2, lsr #12
    2490:	stc2l	7, cr15, [ip, #1020]	; 0x3fc
    2494:	stmdbls	r3, {r0, r4, r6, r9, fp, lr}
    2498:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    249c:	stc2l	7, cr15, [r6, #1020]	; 0x3fc
    24a0:	blls	17beec <pclose@plt+0x17b020>
    24a4:	ldmdavc	fp, {r0, r1, r4, r8, ip, sp, pc}
    24a8:	cmple	r7, r0, lsl #22
    24ac:	streq	pc, [r4], #-267	; 0xfffffef5
    24b0:			; <UNDEFINED> instruction: 0xf10b4a4b
    24b4:			; <UNDEFINED> instruction: 0xf8dd010c
    24b8:	ldrbtmi	sl, [sl], #-16
    24bc:	tstls	r3, r0, lsr #12
    24c0:	ldc2	7, cr15, [r4, #1020]!	; 0x3fc
    24c4:	bge	3a88d8 <pclose@plt+0x3a7a0c>
    24c8:			; <UNDEFINED> instruction: 0xf7ff4620
    24cc:	bmi	1181b90 <pclose@plt+0x1180cc4>
    24d0:	strtmi	r9, [r0], -r3, lsl #18
    24d4:			; <UNDEFINED> instruction: 0xf7ff447a
    24d8:	ldrbt	pc, [r4], -r9, lsr #27	; <UNPREDICTABLE>
    24dc:	streq	pc, [r4, #-267]	; 0xfffffef5
    24e0:	tsteq	ip, fp, lsl #2	; <UNPREDICTABLE>
    24e4:	strtmi	r9, [r8], -sp, lsl #20
    24e8:			; <UNDEFINED> instruction: 0xf7ff9103
    24ec:	stmdbls	r3, {r0, r1, r2, r3, r4, r7, r8, sl, fp, ip, sp, lr, pc}
    24f0:	strtmi	r4, [r8], -r2, lsr #12
    24f4:	ldc2	7, cr15, [sl, #1020]	; 0x3fc
    24f8:	stmdbls	r3, {r0, r1, r3, r4, r5, r9, fp, lr}
    24fc:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    2500:	ldc2	7, cr15, [r4, #1020]	; 0x3fc
    2504:			; <UNDEFINED> instruction: 0xf04fe65f
    2508:	ldrbt	r0, [r1], r0, lsl #18
    250c:	streq	pc, [r4], #-267	; 0xfffffef5
    2510:			; <UNDEFINED> instruction: 0xf10b4a36
    2514:			; <UNDEFINED> instruction: 0xf8dd010c
    2518:	ldrbtmi	sl, [sl], #-16
    251c:	tstls	r3, r0, lsr #12
    2520:	stc2	7, cr15, [r4, #1020]	; 0x3fc
    2524:			; <UNDEFINED> instruction: 0x46206872
    2528:			; <UNDEFINED> instruction: 0xf7ff9903
    252c:	bmi	c41b30 <pclose@plt+0xc40c64>
    2530:	strtmi	r9, [r0], -r3, lsl #18
    2534:			; <UNDEFINED> instruction: 0xf7ff447a
    2538:			; <UNDEFINED> instruction: 0xe644fd79
    253c:			; <UNDEFINED> instruction: 0xf10b9b05
    2540:	ldrbmi	r0, [r8], -r8, lsl #2
    2544:	stc2	7, cr15, [lr, #1020]	; 0x3fc
    2548:			; <UNDEFINED> instruction: 0xf43f2800
    254c:			; <UNDEFINED> instruction: 0xf10aae7b
    2550:	ldrt	r0, [r8], -r2, lsl #20
    2554:	streq	pc, [r4], #-267	; 0xfffffef5
    2558:	bl	2d4df8 <pclose@plt+0x2d3f2c>
    255c:			; <UNDEFINED> instruction: 0xf8dd0103
    2560:	ldrbtmi	sl, [sl], #-16
    2564:	tstls	r3, r0, lsr #12
    2568:	stc2l	7, cr15, [r0, #-1020]!	; 0xfffffc04
    256c:			; <UNDEFINED> instruction: 0x46206872
    2570:			; <UNDEFINED> instruction: 0xf7ff9903
    2574:	bmi	841ae8 <pclose@plt+0x840c1c>
    2578:	strtmi	r9, [r0], -r3, lsl #18
    257c:			; <UNDEFINED> instruction: 0xf7ff447a
    2580:			; <UNDEFINED> instruction: 0xe620fd55
    2584:	andcs	pc, r0, r8, asr r8	; <UNPREDICTABLE>
    2588:	tsteq	r8, fp, lsl #2	; <UNPREDICTABLE>
    258c:	ldrbmi	r9, [r8], -r5, lsl #22
    2590:	stc2l	7, cr15, [r8, #-1020]!	; 0xfffffc04
    2594:	beq	be9c4 <pclose@plt+0xbdaf8>
    2598:			; <UNDEFINED> instruction: 0xf47f2800
    259c:			; <UNDEFINED> instruction: 0xe651ae14
    25a0:			; <UNDEFINED> instruction: 0xa010f8dd
    25a4:			; <UNDEFINED> instruction: 0xf7fee617
    25a8:	svclt	0x0000eb84
    25ac:	strdeq	r4, [r1], -r4	; <UNPREDICTABLE>
    25b0:	andeq	r0, r0, r0, lsl #2
    25b4:	andeq	r3, r0, r2, lsl #30
    25b8:	andeq	r4, r0, r4, lsr #15
    25bc:	andeq	r4, r0, lr, lsl #13
    25c0:	andeq	r4, r1, lr, lsl #25
    25c4:	andeq	r3, r0, r8, ror #27
    25c8:	andeq	r3, r0, ip, lsl #27
    25cc:	andeq	r3, r0, r4, lsr #24
    25d0:	andeq	r3, r0, r2, lsr ip
    25d4:	andeq	r4, r0, r4, ror #8
    25d8:	andeq	r3, r0, lr, ror fp
    25dc:	andeq	r3, r0, r2, ror fp
    25e0:	andeq	r3, r0, lr, asr #23
    25e4:	andeq	r3, r0, ip, asr fp
    25e8:	andeq	r3, r0, r2, lsr fp
    25ec:	andeq	r3, r0, sl, lsl fp
    25f0:	andeq	r3, r0, r8, lsr #22
    25f4:	ldrdeq	r3, [r0], -r2
    25f8:	andeq	r3, r0, r4, asr #21
    25fc:	mrseq	pc, (UNDEF: 24)	; <UNPREDICTABLE>
    2600:			; <UNDEFINED> instruction: 0x4604b510
    2604:	ldc2l	7, cr15, [r8], #1020	; 0x3fc
    2608:	tstlt	r8, r0, ror #16
    260c:	bl	e4060c <pclose@plt+0xe3f740>
    2610:	rsbvs	r2, r3, r0, lsl #6
    2614:	rscvs	r2, r3, r0, lsl #6
    2618:	svclt	0x0000bd10
    261c:	ldrbmi	r6, [r0, -r0, asr #16]!
    2620:	ldrbmi	r6, [r0, -r0, lsl #17]!
    2624:	blle	18ca2c <pclose@plt+0x18bb60>
    2628:	addsmi	r6, r9, #8585216	; 0x830000
    262c:	stmdavs	r3, {r0, r1, r9, fp, ip, lr, pc}
    2630:	eorseq	pc, r1, r3, asr r8	; <UNPREDICTABLE>
    2634:	andcs	r4, r0, r0, ror r7
    2638:	svclt	0x00004770
    263c:	blle	28ca44 <pclose@plt+0x28bb78>
    2640:	addsmi	r6, r9, #8585216	; 0x830000
    2644:	stmdavs	r3, {r2, r9, fp, ip, lr, pc}
    2648:	biceq	lr, r1, r3, lsl #22
    264c:	ldrbmi	r6, [r0, -r8, asr #16]!
    2650:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    2654:	stmdami	r2, {r4, r5, r6, r8, r9, sl, lr}
    2658:			; <UNDEFINED> instruction: 0x47704478
    265c:	andeq	r4, r0, r6, ror r2
    2660:	andeq	r4, r0, r0, ror r2
    2664:			; <UNDEFINED> instruction: 0xf003b508
    2668:	blmi	2811ec <pclose@plt+0x280320>
    266c:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    2670:			; <UNDEFINED> instruction: 0xf7feb108
    2674:	blmi	1fd294 <pclose@plt+0x1fc3c8>
    2678:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    267c:	andcs	lr, r0, #3194880	; 0x30c000
    2680:	andcs	lr, r2, #3194880	; 0x30c000
    2684:	pop	{r1, r3, r4, r8, sp, lr}
    2688:			; <UNDEFINED> instruction: 0xf0034008
    268c:	svclt	0x0000bab5
    2690:	muleq	r1, ip, sl
    2694:	andeq	r4, r1, lr, lsl #21
    2698:	ldrbtmi	r4, [sl], #-2573	; 0xfffff5f3
    269c:	ldrdcc	lr, [r2, -r2]
    26a0:	lfmle	f4, 4, [r2, #-612]	; 0xfffffd9c
    26a4:	bl	9c6f4 <pclose@plt+0x9b828>
    26a8:	and	r0, r1, r3, lsl #5
    26ac:	mulle	r8, r9, r2
    26b0:	bleq	140800 <pclose@plt+0x13f934>
    26b4:	stmdacs	r0, {r0, r8, r9, ip, sp}
    26b8:	bmi	1b6aa0 <pclose@plt+0x1b5bd4>
    26bc:	addsvs	r4, r3, sl, ror r4
    26c0:	blmi	154488 <pclose@plt+0x1535bc>
    26c4:	addsvs	r4, r9, fp, ror r4
    26c8:	andcs	r4, r0, r0, ror r7
    26cc:	svclt	0x00004770
    26d0:	andeq	r4, r1, lr, ror #20
    26d4:	andeq	r4, r1, ip, asr #20
    26d8:	andeq	r4, r1, r4, asr #20
    26dc:			; <UNDEFINED> instruction: 0x4606b570
    26e0:	blx	fe8be6f4 <pclose@plt+0xfe8bd828>
    26e4:	ldrbtmi	r4, [sp], #-3346	; 0xfffff2ee
    26e8:	tsteq	r0, r5, lsl #2	; <UNPREDICTABLE>
    26ec:	strtmi	r6, [r8], -sl, ror #17
    26f0:	addseq	r3, r2, r1, lsl #4
    26f4:	blx	17be70a <pclose@plt+0x17bd83e>
    26f8:			; <UNDEFINED> instruction: 0xf003b150
    26fc:	stmiavs	fp!, {r0, r2, r3, r4, r5, r6, r9, fp, ip, sp, lr, pc}^
    2700:	strcs	r6, [r1], #-2090	; 0xfffff7d6
    2704:	ldmdbne	r9, {r5, r9, sl, lr}
    2708:			; <UNDEFINED> instruction: 0xf84260e9
    270c:	ldcllt	0, cr6, [r0, #-140]!	; 0xffffff74
    2710:			; <UNDEFINED> instruction: 0xf7fe4604
    2714:	stmdavs	r1, {r2, r3, r4, r6, r8, r9, fp, sp, lr, pc}
    2718:			; <UNDEFINED> instruction: 0xf0004620
    271c:	stmdami	r5, {r0, r1, r3, r5, r6, r8, sl, fp, ip, sp, lr, pc}
    2720:			; <UNDEFINED> instruction: 0xf0024478
    2724:			; <UNDEFINED> instruction: 0xf003fa73
    2728:	strtmi	pc, [r0], -r7, ror #20
    272c:	svclt	0x0000bd70
    2730:	andeq	r4, r1, r2, lsr #20
    2734:	andeq	r3, r0, r0, lsl r8
    2738:	eorle	r4, r7, r8, lsl #5
    273c:	andcs	fp, r0, #240, 8	; 0xf0000000
    2740:			; <UNDEFINED> instruction: 0x46944d13
    2744:	stmiavs	ip!, {r0, r2, r3, r4, r5, r6, sl, lr}^
    2748:	movwpl	lr, #2517	; 0x9d5
    274c:	svclt	0x00c82c00
    2750:	sfmle	f2, 4, [r2], {-0}
    2754:	adcmi	lr, r2, #15
    2758:	movwcc	sp, #4118	; 0x1016
    275c:	adcmi	r3, r3, #268435456	; 0x10000000
    2760:	movwcs	fp, #4008	; 0xfa8
    2764:	eorvs	pc, r3, r5, asr r8	; <UNPREDICTABLE>
    2768:	streq	lr, [r3, r5, lsl #22]
    276c:	mvnsle	r4, r6, lsl #5
    2770:			; <UNDEFINED> instruction: 0xf8c72201
    2774:	stmdavs	r0, {lr, pc}
    2778:	mvnle	r4, r1, lsl #5
    277c:	bmi	16ebcc <pclose@plt+0x16dd00>
    2780:	subsvs	r4, r3, sl, ror r4
    2784:			; <UNDEFINED> instruction: 0x4770bcf0
    2788:	ldrb	r2, [r4, r1, lsl #4]!
    278c:	svclt	0x00004770
    2790:	andeq	r4, r1, r4, asr #19
    2794:	andeq	r4, r1, r8, lsl #19
    2798:	cfstr32mi	mvfx11, [r7], {16}
    279c:	stmdavs	r0!, {r2, r3, r4, r5, r6, sl, lr}
    27a0:			; <UNDEFINED> instruction: 0xf7feb140
    27a4:			; <UNDEFINED> instruction: 0xf7fefdcf
    27a8:	stmdavs	r3!, {r0, r2, r3, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    27ac:	blx	fec09014 <pclose@plt+0xfec08148>
    27b0:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    27b4:	svclt	0x0000bd10
    27b8:	andeq	r4, r1, r0, lsl #19
    27bc:	andcs	r4, r0, #2048	; 0x800
    27c0:	andsvs	r4, sl, fp, ror r4
    27c4:	svclt	0x00004770
    27c8:	andeq	r4, r1, ip, asr r9
    27cc:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    27d0:	addmi	r6, r2, #1703936	; 0x1a0000
    27d4:	andcs	fp, r0, #4, 30
    27d8:			; <UNDEFINED> instruction: 0x4770601a
    27dc:	andeq	r4, r1, lr, asr #18
    27e0:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    27e4:			; <UNDEFINED> instruction: 0x47706858
    27e8:	andeq	r4, r1, sl, lsr r9
    27ec:	svcmi	0x00f0e92d
    27f0:	stc	6, cr4, [sp, #-20]!	; 0xffffffec
    27f4:	strmi	r8, [r8], -r2, lsl #22
    27f8:	addslt	r4, r1, pc, ror fp
    27fc:	bmi	1fe7014 <pclose@plt+0x1fe6148>
    2800:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2804:	movwls	r6, #63515	; 0xf81b
    2808:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    280c:	ldc2	7, cr15, [sl, #1016]!	; 0x3f8
    2810:	mrc2	7, 4, pc, cr8, cr14, {7}
    2814:	strtmi	r4, [r8], -r3, lsl #12
    2818:	movwls	r4, #22044	; 0x561c
    281c:	mrc2	7, 4, pc, cr2, cr14, {7}
    2820:	ldrbtmi	r4, [sl], #-2679	; 0xfffff589
    2824:	sfmcs	f1, 1, [r0, #-24]	; 0xffffffe8
    2828:	sbcshi	pc, lr, r0
    282c:	strmi	r4, [r1], r4, lsl #5
    2830:	sbcshi	pc, r8, r0
    2834:	strbmi	r9, [r8], -r4, lsl #20
    2838:			; <UNDEFINED> instruction: 0xf0020093
    283c:			; <UNDEFINED> instruction: 0xf0030202
    2840:	movwls	r0, #37640	; 0x9308
    2844:	andls	r4, r7, #113664	; 0x1bc00
    2848:	movwls	r4, #33915	; 0x847b
    284c:	ldrbtmi	r4, [fp], #-2926	; 0xfffff492
    2850:	bcc	43e078 <pclose@plt+0x43d1ac>
    2854:	stc2l	7, cr15, [r8, #1016]	; 0x3f8
    2858:	stmdacs	r0, {r2, r9, sl, lr}
    285c:			; <UNDEFINED> instruction: 0x4628d05f
    2860:	beq	b3ec9c <pclose@plt+0xb3ddd0>
    2864:	stc2l	7, cr15, [r8, #-1016]!	; 0xfffffc08
    2868:			; <UNDEFINED> instruction: 0x1c6a9b08
    286c:	ldrdpl	pc, [ip], -r9
    2870:	ldm	r3, {r1, r9, ip, pc}
    2874:	blmi	1942888 <pclose@plt+0x19419bc>
    2878:	stm	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    287c:	ldm	r3, {r0, r1}
    2880:	blge	342894 <pclose@plt+0x3419c8>
    2884:	andeq	lr, r3, r3, lsl #17
    2888:	blcs	294ac <pclose@plt+0x285e0>
    288c:	addshi	pc, fp, r0, asr #32
    2890:	blmi	17cdc98 <pclose@plt+0x17ccdcc>
    2894:	adchi	pc, r3, r0, asr #6
    2898:	bl	1290b0 <pclose@plt+0x1281e4>
    289c:	cdpls	8, 0, cr0, cr9, cr5, {0}
    28a0:	bleq	7e8b0 <pclose@plt+0x7d9e4>
    28a4:	ldmpl	r7, {r1, r2, r9, fp, ip, pc}^
    28a8:	andls	pc, ip, sp, asr #17
    28ac:	ldmdavs	r9!, {r0, r2, sp, lr, pc}
    28b0:			; <UNDEFINED> instruction: 0xf7fe4628
    28b4:	strbmi	lr, [r4, #-2786]	; 0xfffff51e
    28b8:			; <UNDEFINED> instruction: 0xf814d018
    28bc:			; <UNDEFINED> instruction: 0xf1bb5b01
    28c0:	rscsle	r0, r4, r0, lsl #30
    28c4:			; <UNDEFINED> instruction: 0xf9e2f003
    28c8:	addmi	r3, r6, #1048576	; 0x100000
    28cc:			; <UNDEFINED> instruction: 0xf1a5dc34
    28d0:	ldmdavs	sl!, {r5, r8, r9}
    28d4:	ldmdale	ip!, {r1, r2, r3, r4, r6, r8, r9, fp, sp}
    28d8:	svclt	0x00182d5c
    28dc:	subsle	r2, r3, r4, lsr #26
    28e0:			; <UNDEFINED> instruction: 0x46284611
    28e4:	b	ff2408e4 <pclose@plt+0xff23fa18>
    28e8:	mvnle	r4, r4, asr #10
    28ec:	ldrdls	pc, [ip], -sp
    28f0:	ldc2l	0, cr15, [sl], #-0
    28f4:	cmnle	r4, r0, lsl #16
    28f8:	ldmdavs	r9!, {r2, r8, r9, fp, ip, pc}
    28fc:	ldrble	r0, [sp], #-2011	; 0xfffff825
    2900:			; <UNDEFINED> instruction: 0xf7fe200a
    2904:			; <UNDEFINED> instruction: 0xf8d9eaba
    2908:	blls	166910 <pclose@plt+0x165a44>
    290c:	rsble	r4, r9, fp, asr #10
    2910:	stcls	6, cr4, [r2, #-288]	; 0xfffffee0
    2914:	stc2l	7, cr15, [r8, #-1016]!	; 0xfffffc08
    2918:	stmdacs	r0, {r2, r9, sl, lr}
    291c:	bmi	f76fa0 <pclose@plt+0xf760d4>
    2920:	ldrbtmi	r4, [sl], #-2869	; 0xfffff4cb
    2924:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2928:	subsmi	r9, sl, pc, lsl #22
    292c:	andslt	sp, r1, r2, ror #2
    2930:	blhi	bdc2c <pclose@plt+0xbcd60>
    2934:	svchi	0x00f0e8bd
    2938:	andcs	r6, r2, #3866624	; 0x3b0000
    293c:	beq	43e1a4 <pclose@plt+0x43d2d8>
    2940:			; <UNDEFINED> instruction: 0xf7fe2101
    2944:			; <UNDEFINED> instruction: 0xf1a5e9d0
    2948:	blcs	17835d0 <pclose@plt+0x1782704>
    294c:			; <UNDEFINED> instruction: 0x465e683a
    2950:	strtmi	sp, [r9], -r2, asr #19
    2954:	andls	r4, r1, #80, 12	; 0x5000000
    2958:	b	cc0958 <pclose@plt+0xcbfa8c>
    295c:	ldrmi	r9, [r1], -r1, lsl #20
    2960:	subscs	r4, ip, r1, lsl #13
    2964:	b	fe240964 <pclose@plt+0xfe23fa98>
    2968:	svclt	0x00182d00
    296c:	svceq	0x0000f1b9
    2970:	bl	fea769bc <pclose@plt+0xfea75af0>
    2974:	bge	4035a4 <pclose@plt+0x4026d8>
    2978:	ldmdavs	r9!, {r0, r1, r4, sl, lr}
    297c:			; <UNDEFINED> instruction: 0xf8133601
    2980:			; <UNDEFINED> instruction: 0xf7fe0c0c
    2984:			; <UNDEFINED> instruction: 0xe796ea7a
    2988:	subscs	r4, ip, r1, lsl r6
    298c:	b	1d4098c <pclose@plt+0x1d3fac0>
    2990:	ldmdavs	sl!, {r0, r9, sl, ip, sp}
    2994:	stmibeq	r8!, {r2, r5, r7, r8, r9, sl, sp, lr, pc}
    2998:	eorscc	r6, r0, r9, lsr r8
    299c:			; <UNDEFINED> instruction: 0xf7fe3603
    29a0:	vmull.u<illegal width 8>	q15, d5, d0[7]
    29a4:	ldmdavs	r9!, {r1, r6, r7}
    29a8:			; <UNDEFINED> instruction: 0xf7fe3030
    29ac:			; <UNDEFINED> instruction: 0xf005ea66
    29b0:	ldmdavs	r9!, {r0, r1, r2}
    29b4:			; <UNDEFINED> instruction: 0xf7fe3030
    29b8:	ldrb	lr, [ip, -r0, ror #20]!
    29bc:			; <UNDEFINED> instruction: 0xf7fe2024
    29c0:	ldmdavs	r9!, {r2, r3, r4, r6, r9, fp, sp, lr, pc}
    29c4:			; <UNDEFINED> instruction: 0xf7fee79c
    29c8:	ldmdbmi	r3, {r0, r1, r5, r7, sl, fp, ip, sp, lr, pc}
    29cc:			; <UNDEFINED> instruction: 0x46024479
    29d0:			; <UNDEFINED> instruction: 0xf7fe2001
    29d4:	vstrcs	s28, [r0, #-56]	; 0xffffffc8
    29d8:			; <UNDEFINED> instruction: 0xf73f4b0d
    29dc:	bls	1ae758 <pclose@plt+0x1ad88c>
    29e0:			; <UNDEFINED> instruction: 0xe78558d7
    29e4:	ldr	r2, [sl, r1]
    29e8:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
    29ec:			; <UNDEFINED> instruction: 0xf90ef002
    29f0:	ldr	r4, [r4, r8, lsr #12]
    29f4:	ldmdb	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    29f8:	andeq	r0, r0, r0, lsl #2
    29fc:	ldrdeq	r4, [r1], -r8
    2a00:			; <UNDEFINED> instruction: 0x000146b6
    2a04:	andeq	r3, r0, ip, ror #16
    2a08:	andeq	r3, r0, r2, ror #16
    2a0c:	andeq	r3, r0, r4, asr #16
    2a10:	andeq	r0, r0, r4, lsl r1
    2a14:			; <UNDEFINED> instruction: 0x000145b6
    2a18:	andeq	r3, r0, r0, ror #13
    2a1c:	andeq	r3, r0, sl, asr r5
    2a20:	bmi	e9570c <pclose@plt+0xe94840>
    2a24:	svcmi	0x00f0e92d
    2a28:	mrcmi	4, 1, r4, cr9, cr11, {3}
    2a2c:	strcs	fp, [r0, #-131]	; 0xffffff7d
    2a30:	ldrbtmi	r2, [lr], #-1794	; 0xfffff8fe
    2a34:			; <UNDEFINED> instruction: 0xf8539001
    2a38:			; <UNDEFINED> instruction: 0xf1068002
    2a3c:			; <UNDEFINED> instruction: 0xf1060a08
    2a40:			; <UNDEFINED> instruction: 0xf8d8090c
    2a44:			; <UNDEFINED> instruction: 0xf1050000
    2a48:			; <UNDEFINED> instruction: 0xf7fe0b01
    2a4c:			; <UNDEFINED> instruction: 0x463aea3a
    2a50:			; <UNDEFINED> instruction: 0x46044651
    2a54:			; <UNDEFINED> instruction: 0xf0034648
    2a58:	stmdacs	r0, {r0, r4, r5, r6, r8, fp, ip, sp, lr, pc}
    2a5c:	stclne	0, cr13, [r3], #-240	; 0xffffff10
    2a60:	ldmvs	r2!, {r1, r3, r4, ip, lr, pc}^
    2a64:	orrslt	r5, r4, r4, asr r5
    2a68:	ldrbmi	r2, [sp], -sl, lsl #24
    2a6c:	streq	pc, [r2, -r5, lsl #2]
    2a70:	ldmvs	r1!, {r0, r1, r2, r5, r6, r7, r8, ip, lr, pc}^
    2a74:	blls	4aa7c <pclose@plt+0x49bb0>
    2a78:	andcc	r6, r1, #7471104	; 0x720000
    2a7c:			; <UNDEFINED> instruction: 0xf8016072
    2a80:	ldmvs	r0!, {r0, r1, r3}^
    2a84:	andlt	pc, r0, r3, asr #17
    2a88:	pop	{r0, r1, ip, sp, pc}
    2a8c:	usub8mi	r8, sp, r0
    2a90:	stc2l	7, cr15, [r4], #-1016	; 0xfffffc08
    2a94:	ldrb	r1, [r4, pc, lsr #25]
    2a98:	ldrdeq	pc, [r0], -r8
    2a9c:	ldm	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2aa0:	stmiblt	r0!, {r2, r9, sl, lr}^
    2aa4:	ldrdeq	pc, [r0], -r8
    2aa8:	ldmdb	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2aac:	sbcle	r2, r8, r0, lsl #16
    2ab0:	ldrbtmi	r4, [r8], #-2072	; 0xfffff7e8
    2ab4:			; <UNDEFINED> instruction: 0xf8aaf002
    2ab8:	ldrdeq	pc, [r0], -r8
    2abc:	ldmib	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2ac0:			; <UNDEFINED> instruction: 0x701c68f3
    2ac4:	andsvs	r9, ip, r1, lsl #22
    2ac8:	ldmdavs	r3!, {r0, r2, r4, r8, ip, sp, pc}^
    2acc:	rsbsvs	r3, r3, r1, lsl #6
    2ad0:	ldrbtmi	r4, [fp], #-2833	; 0xfffff4ef
    2ad4:			; <UNDEFINED> instruction: 0xe7d768d8
    2ad8:	andsvs	r9, r8, r1, lsl #22
    2adc:			; <UNDEFINED> instruction: 0xf7fee7d4
    2ae0:	stmdavs	r1, {r1, r2, r4, r5, r6, r8, fp, sp, lr, pc}
    2ae4:	ldrbtmi	r4, [r8], #-2061	; 0xfffff7f3
    2ae8:	blx	fe13eaf2 <pclose@plt+0xfe13dc26>
    2aec:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
    2af0:			; <UNDEFINED> instruction: 0xf88cf002
    2af4:	ldrdeq	pc, [r0], -r8
    2af8:	ldmib	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2afc:	movwcs	r9, #2561	; 0xa01
    2b00:	andsvs	r4, r3, r8, lsl r6
    2b04:	svclt	0x0000e7c0
    2b08:			; <UNDEFINED> instruction: 0x000144b0
    2b0c:	andeq	r0, r0, ip, lsl #2
    2b10:	andeq	r4, r1, sl, ror #13
    2b14:	andeq	r3, r0, r6, lsr #12
    2b18:	andeq	r4, r1, sl, asr #12
    2b1c:	andeq	r3, r0, sl, ror #11
    2b20:	ldrdeq	r3, [r0], -r6
    2b24:	svcmi	0x00f0e92d
    2b28:	blmi	156ed4c <pclose@plt+0x156de80>
    2b2c:	tstls	r1, r5, lsl r6
    2b30:	ldmdbmi	r4, {r8, r9, sl, sp}^
    2b34:	ldrbtmi	r9, [r9], #-2
    2b38:	ldrdgt	pc, [r0], -r0
    2b3c:			; <UNDEFINED> instruction: 0xf10c58cb
    2b40:	ldmdavs	fp, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}
    2b44:			; <UNDEFINED> instruction: 0xf04f9305
    2b48:			; <UNDEFINED> instruction: 0xf8120300
    2b4c:	ldrtmi	r1, [fp], -r1, lsl #30
    2b50:	stmdbcs	sl, {r0, r8, r9, sl, ip, sp}
    2b54:	svccs	0x0001d1f9
    2b58:	cdpne	0, 5, cr13, cr12, cr15, {3}
    2b5c:	tsteq	r3, ip, lsl #22
    2b60:	bleq	3eca4 <pclose@plt+0x3ddd8>
    2b64:	bcc	7ab7c <pclose@plt+0x79cb0>
    2b68:	bleq	7ed9c <pclose@plt+0x7ded0>
    2b6c:	andle	r4, r4, r2, ror #10
    2b70:			; <UNDEFINED> instruction: 0xf811460a
    2b74:	ldmdacs	ip, {r0, r8, sl, fp}^
    2b78:			; <UNDEFINED> instruction: 0xf1bbd0f5
    2b7c:	subsle	r0, ip, r0, lsl #30
    2b80:	ldrdhi	pc, [r4, -pc]
    2b84:	movwls	r1, #15514	; 0x3c9a
    2b88:			; <UNDEFINED> instruction: 0xf10844f8
    2b8c:	cps	#16
    2b90:			; <UNDEFINED> instruction: 0xf0030014
    2b94:	stmdacs	r0, {r0, r1, r4, r6, r7, fp, ip, sp, lr, pc}
    2b98:	blls	b6cf0 <pclose@plt+0xb5e24>
    2b9c:			; <UNDEFINED> instruction: 0xf8d8463a
    2ba0:	svcmi	0x003a0014
    2ba4:	blls	dcc10 <pclose@plt+0xdbd44>
    2ba8:			; <UNDEFINED> instruction: 0xf107447f
    2bac:			; <UNDEFINED> instruction: 0xf1070a10
    2bb0:	vstrcs.16	s0, [r0, #-40]	; 0xffffffd8	; <UNPREDICTABLE>
    2bb4:	ldrmi	fp, [ip], -r8, lsl #30
    2bb8:	stmda	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2bbc:			; <UNDEFINED> instruction: 0x2014f8d8
    2bc0:	ldmdaeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
    2bc4:	ldrmi	r9, [r3], #-2819	; 0xfffff4fd
    2bc8:			; <UNDEFINED> instruction: 0xf803220a
    2bcc:	strbmi	r2, [r0], -r1, lsl #24
    2bd0:			; <UNDEFINED> instruction: 0xff26f7ff
    2bd4:	stmdacs	r0, {r1, r2, r9, sl, lr}
    2bd8:	bls	136cdc <pclose@plt+0x135e10>
    2bdc:	vldmdble	ip!, {s4-s3}
    2be0:	ldrbmi	r4, [r1], -r2, lsr #8
    2be4:	strbmi	r3, [r8], -r1, lsl #4
    2be8:			; <UNDEFINED> instruction: 0xf8a8f003
    2bec:	eorsle	r2, r4, r0, lsl #16
    2bf0:			; <UNDEFINED> instruction: 0x46316978
    2bf4:	strtmi	r9, [r0], #-2564	; 0xfffff5fc
    2bf8:	stmda	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2bfc:	ldmdbvs	r8!, {r2, r8, r9, fp, ip, pc}^
    2c00:	bl	cd80c <pclose@plt+0xcc940>
    2c04:	stcle	12, cr0, [sl, #-16]!
    2c08:	streq	pc, [r2], #-444	; 0xfffffe44
    2c0c:			; <UNDEFINED> instruction: 0xf10cd427
    2c10:	andcs	r3, r0, #267386880	; 0xff00000
    2c14:	and	r1, r3, r3, lsl #19
    2c18:			; <UNDEFINED> instruction: 0xf0824283
    2c1c:	andle	r0, r3, r1, lsl #4
    2c20:	stcne	8, cr15, [r1, #-76]	; 0xffffffb4
    2c24:	rscsle	r2, r7, ip, asr r9
    2c28:	strbtmi	fp, [r0], #-458	; 0xfffffe36
    2c2c:	stccs	3, cr2, [r0, #-40]	; 0xffffffd8
    2c30:	ldrtmi	fp, [r4], -r8, lsl #30
    2c34:	stccc	8, cr15, [r2], {-0}
    2c38:	blls	7cb64 <pclose@plt+0x7bc98>
    2c3c:	blls	6f070 <pclose@plt+0x6e1a4>
    2c40:	andcs	r6, r1, pc, lsl r0
    2c44:	blmi	395494 <pclose@plt+0x3945c8>
    2c48:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2c4c:	blls	15ccbc <pclose@plt+0x15bdf0>
    2c50:	tstle	r3, sl, asr r0
    2c54:	pop	{r0, r1, r2, ip, sp, pc}
    2c58:	strdcs	r8, [r0], -r0
    2c5c:	blmi	37cc2c <pclose@plt+0x37bd60>
    2c60:			; <UNDEFINED> instruction: 0xf8002200
    2c64:	ldrbtmi	r2, [fp], #-12
    2c68:	ldmdbvs	fp, {r1, r9, fp, ip, pc}^
    2c6c:	blls	5acc0 <pclose@plt+0x59df4>
    2c70:	rscle	r2, r6, r0, lsl #22
    2c74:			; <UNDEFINED> instruction: 0xf8c34658
    2c78:	strb	ip, [r3, r0]!
    2c7c:	ldmda	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2c80:	andeq	r0, r0, r0, lsl #2
    2c84:	andeq	r4, r1, r2, lsr #7
    2c88:	muleq	r1, r4, r5
    2c8c:	andeq	r4, r1, r4, ror r5
    2c90:	muleq	r1, r0, r2
    2c94:			; <UNDEFINED> instruction: 0x000144b6
    2c98:	svcmi	0x00f0e92d
    2c9c:	stc	6, cr4, [sp, #-544]!	; 0xfffffde0
    2ca0:	bmi	fec658b0 <pclose@plt+0xfec649e4>
    2ca4:	stmdavc	r3, {r1, r3, r4, r5, r6, sl, lr}
    2ca8:	blcs	86eed4 <pclose@plt+0x86e008>
    2cac:	andls	r9, r5, #1
    2cb0:	rschi	pc, r0, r0
    2cb4:			; <UNDEFINED> instruction: 0xf8f6f003
    2cb8:	ldrbtmi	r4, [r9], #-2476	; 0xfffff654
    2cbc:	svc	0x00c2f7fd
    2cc0:	svccs	0x00004607
    2cc4:	mrshi	pc, (UNDEF: 66)	; <UNPREDICTABLE>
    2cc8:	cdpmi	6, 10, cr4, cr9, cr0, {2}
    2ccc:	ldc2	7, cr15, [sl], #-1016	; 0xfffffc08
    2cd0:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2cd4:			; <UNDEFINED> instruction: 0x464c447e
    2cd8:			; <UNDEFINED> instruction: 0x900046b3
    2cdc:	blx	e40cde <pclose@plt+0xe3fe12>
    2ce0:	ldrbtmi	r4, [fp], #-2980	; 0xfffff45c
    2ce4:	andls	r9, r7, r3, lsl #6
    2ce8:	blx	b40cea <pclose@plt+0xb3fe1e>
    2cec:	tsteq	r8, #-2147483647	; 0x80000001	; <UNPREDICTABLE>
    2cf0:	cfmadd32	mvax2, mvfx4, mvfx8, mvfx14
    2cf4:	andls	r3, r4, r0, lsl sl
    2cf8:	stc2l	7, cr15, [lr, #-1020]	; 0xfffffc04
    2cfc:	strbmi	r4, [r0], -r3, lsl #12
    2d00:			; <UNDEFINED> instruction: 0xf7fe9306
    2d04:			; <UNDEFINED> instruction: 0xf10bfb19
    2d08:	strcs	r0, [r0, #-2588]	; 0xfffff5e4
    2d0c:			; <UNDEFINED> instruction: 0x46c24653
    2d10:	ldrmi	r4, [ip], -r0, lsr #13
    2d14:	bne	43e57c <pclose@plt+0x43d6b0>
    2d18:	strtmi	r1, [r0], -sl, lsr #25
    2d1c:			; <UNDEFINED> instruction: 0xf0039502
    2d20:	strmi	pc, [r3], -sp, lsl #16
    2d24:	blcs	1460c <pclose@plt+0x13740>
    2d28:	addshi	pc, r1, r0
    2d2c:	stmia	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2d30:	subsle	r1, r2, r2, asr #24
    2d34:			; <UNDEFINED> instruction: 0x301cf8db
    2d38:	bls	90144 <pclose@plt+0x8f278>
    2d3c:			; <UNDEFINED> instruction: 0xb1f05498
    2d40:	mvnle	r2, sl, lsl #16
    2d44:			; <UNDEFINED> instruction: 0x301cf8db
    2d48:	ldrbmi	r4, [r0], r4, asr #12
    2d4c:	ldrbpl	r2, [sl, #-512]	; 0xfffffe00
    2d50:			; <UNDEFINED> instruction: 0xf8d39b03
    2d54:			; <UNDEFINED> instruction: 0xf1baa01c
    2d58:	eorle	r0, r2, r0, lsl #30
    2d5c:			; <UNDEFINED> instruction: 0xff64f002
    2d60:	tsteq	r9, r5, lsl #22
    2d64:	strtmi	r4, [ip], #-1616	; 0xfffff9b0
    2d68:	ldc2l	7, cr15, [lr], #-1016	; 0xfffffc08
    2d6c:	blls	2f454 <pclose@plt+0x2e588>
    2d70:	movwls	r6, #2075	; 0x81b
    2d74:	adcsvs	fp, r3, r6, lsr r1
    2d78:			; <UNDEFINED> instruction: 0xff3ef002
    2d7c:			; <UNDEFINED> instruction: 0xf7fee7c3
    2d80:	strb	pc, [r7, sp, ror #21]	; <UNPREDICTABLE>
    2d84:	blx	ff140d84 <pclose@plt+0xff13feb8>
    2d88:			; <UNDEFINED> instruction: 0xf7fe9002
    2d8c:	stmdbls	r2, {r0, r6, r7, r9, fp, ip, sp, lr, pc}
    2d90:	ldrtmi	r4, [r0], -r2, lsl #12
    2d94:	stc2	7, cr15, [lr, #1016]	; 0x3f8
    2d98:	stmdacs	r0, {r1, r2, r9, sl, lr}
    2d9c:			; <UNDEFINED> instruction: 0xf002d1ec
    2da0:			; <UNDEFINED> instruction: 0xf04fff2b
    2da4:	blls	501a8 <pclose@plt+0x4f2dc>
    2da8:	ldmdavc	fp, {r3, r4, r5, r9, sl, lr}
    2dac:	rsble	r2, r8, r1, lsr #22
    2db0:	ldmda	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2db4:	andle	r1, sl, r3, ror #24
    2db8:			; <UNDEFINED> instruction: 0xf0402800
    2dbc:			; <UNDEFINED> instruction: 0xf00080ba
    2dc0:	stmdacs	r0, {r0, r2, r3, r9, fp, ip, sp, lr, pc}
    2dc4:			; <UNDEFINED> instruction: 0xf7fed060
    2dc8:	bl	fe84185c <pclose@plt+0xfe840990>
    2dcc:	strtmi	r0, [r0], -r8, lsl #8
    2dd0:	ldc	0, cr11, [sp], #36	; 0x24
    2dd4:	pop	{r1, r8, r9, fp, pc}
    2dd8:			; <UNDEFINED> instruction: 0xf8db8ff0
    2ddc:			; <UNDEFINED> instruction: 0x4644301c
    2de0:	ldrbmi	r9, [r0], r2
    2de4:			; <UNDEFINED> instruction: 0xf04f4638
    2de8:			; <UNDEFINED> instruction: 0xf8030a00
    2dec:			; <UNDEFINED> instruction: 0xf7fda005
    2df0:	stmdacs	r0, {r1, r2, r3, r6, r8, r9, sl, fp, sp, lr, pc}
    2df4:			; <UNDEFINED> instruction: 0xf8dbd16f
    2df8:	bllt	154ae70 <pclose@plt+0x1549fa4>
    2dfc:	sbcsle	r2, r0, r0, lsl #20
    2e00:			; <UNDEFINED> instruction: 0xf1b89b04
    2e04:	bl	fea06a0c <pclose@plt+0xfea05b40>
    2e08:	blx	fecc3a1c <pclose@plt+0xfecc2b50>
    2e0c:	b	13ffc20 <pclose@plt+0x13fed54>
    2e10:	svclt	0x00081353
    2e14:	blcs	ba1c <pclose@plt+0xab50>
    2e18:	blls	1b6f14 <pclose@plt+0x1b6048>
    2e1c:	svclt	0x00182c00
    2e20:	cmnle	ip, r0, lsl #22
    2e24:	svceq	0x0000f1b9
    2e28:			; <UNDEFINED> instruction: 0xf7fed174
    2e2c:	stmdacs	r0, {r0, r4, r7, r9, fp, ip, sp, lr, pc}
    2e30:	stccs	0, cr13, [r0], {185}	; 0xb9
    2e34:			; <UNDEFINED> instruction: 0x464bbf14
    2e38:	blcs	ba44 <pclose@plt+0xab78>
    2e3c:			; <UNDEFINED> instruction: 0xf7fed0b3
    2e40:			; <UNDEFINED> instruction: 0xf7fefa81
    2e44:	blmi	1341c48 <pclose@plt+0x1340d7c>
    2e48:	andsvs	r4, r8, fp, ror r4
    2e4c:	ldrbmi	lr, [r0], fp, lsr #15
    2e50:	movwcs	lr, #42919	; 0xa7a7
    2e54:			; <UNDEFINED> instruction: 0xf8db5553
    2e58:			; <UNDEFINED> instruction: 0xf04f301c
    2e5c:	strtmi	r0, [fp], #-2305	; 0xfffff6ff
    2e60:			; <UNDEFINED> instruction: 0xf7fe7058
    2e64:	stmdacs	r0, {r0, r2, r4, r5, r6, r9, fp, ip, sp, lr, pc}
    2e68:	svcge	0x0072f47f
    2e6c:			; <UNDEFINED> instruction: 0xf04f3501
    2e70:	strb	r0, [sp, -r1, lsl #18]!
    2e74:	andcc	r4, r1, r1, asr #18
    2e78:			; <UNDEFINED> instruction: 0xf7fd4479
    2e7c:	strmi	lr, [r7], -r6, ror #31
    2e80:			; <UNDEFINED> instruction: 0xf7fee71f
    2e84:	ldr	lr, [r5, r4, lsr #16]
    2e88:			; <UNDEFINED> instruction: 0x4622493d
    2e8c:	ldrbtmi	r2, [r9], #-1
    2e90:	svc	0x00aef7fd
    2e94:	blls	13ccf8 <pclose@plt+0x13be2c>
    2e98:	svceq	0x0000f1b9
    2e9c:	ldrmi	sp, [r8, #42]	; 0x2a
    2ea0:	stcls	0, cr13, [r5, #-224]	; 0xffffff20
    2ea4:	blmi	dcb6f0 <pclose@plt+0xdca824>
    2ea8:	ldmdami	r7!, {r0, r8, sp}
    2eac:	ldrbtmi	r5, [r8], #-2283	; 0xfffff715
    2eb0:			; <UNDEFINED> instruction: 0xf7fd681b
    2eb4:			; <UNDEFINED> instruction: 0xf7feef18
    2eb8:	blls	2017ec <pclose@plt+0x200920>
    2ebc:	svclt	0x00182b00
    2ec0:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2ec4:	svclt	0x00142800
    2ec8:	andcs	r4, r0, r8, asr #12
    2ecc:			; <UNDEFINED> instruction: 0xf43f2800
    2ed0:	strcc	sl, [r1], #-3946	; 0xfffff096
    2ed4:	bls	bcc78 <pclose@plt+0xbbdac>
    2ed8:			; <UNDEFINED> instruction: 0xf7fd9200
    2edc:	stmdavs	r1, {r3, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    2ee0:			; <UNDEFINED> instruction: 0xf0004650
    2ee4:	bls	41508 <pclose@plt+0x4063c>
    2ee8:	ldrbtmi	r4, [r8], #-2088	; 0xfffff7d8
    2eec:			; <UNDEFINED> instruction: 0xf0014614
    2ef0:	ldrb	pc, [r8, -sp, lsl #29]	; <UNPREDICTABLE>
    2ef4:	umullsle	r4, r8, r8, r5
    2ef8:	blx	ac0ef8 <pclose@plt+0xac002c>
    2efc:	stcls	7, cr14, [r5, #-332]	; 0xfffffeb4
    2f00:	blmi	80b74c <pclose@plt+0x80a880>
    2f04:	stmdami	r2!, {r0, r8, sp}
    2f08:	ldrbtmi	r5, [r8], #-2283	; 0xfffff715
    2f0c:			; <UNDEFINED> instruction: 0xf7fd681b
    2f10:	str	lr, [sl, sl, ror #29]
    2f14:	blx	740f14 <pclose@plt+0x740048>
    2f18:	orrle	r2, r6, r0, lsl #16
    2f1c:	andscs	r9, r1, #320	; 0x140
    2f20:	tstcs	r1, r8, lsl fp
    2f24:	stmiapl	fp!, {r0, r1, r3, r4, fp, lr}^
    2f28:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    2f2c:	mrc	7, 6, APSR_nzcv, cr10, cr13, {7}
    2f30:			; <UNDEFINED> instruction: 0xf7fde77b
    2f34:			; <UNDEFINED> instruction: 0xf04fef4c
    2f38:	stmdavs	r1, {r0, r1, r2, r3, r4, r5, r6, r7, sl, ip, sp}
    2f3c:			; <UNDEFINED> instruction: 0xf0009801
    2f40:	ldmdami	r5, {r0, r3, r4, r6, r8, fp, ip, sp, lr, pc}
    2f44:			; <UNDEFINED> instruction: 0xf0014478
    2f48:	strb	pc, [r0, -r1, ror #28]	; <UNPREDICTABLE>
    2f4c:	svc	0x003ef7fd
    2f50:	ldrbtcc	pc, [pc], #79	; 2f58 <pclose@plt+0x208c>	; <UNPREDICTABLE>
    2f54:	stmdals	r1, {r0, fp, sp, lr}
    2f58:			; <UNDEFINED> instruction: 0xf94cf000
    2f5c:	ldrbtmi	r4, [r8], #-2063	; 0xfffff7f1
    2f60:	cdp2	0, 5, cr15, cr4, cr1, {0}
    2f64:	svclt	0x0000e733
    2f68:	andeq	r4, r1, r4, lsr r2
    2f6c:	andeq	r3, r0, sl, asr #29
    2f70:	andeq	r4, r1, r8, asr #8
    2f74:	andeq	r4, r1, sl, lsr r4
    2f78:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
    2f7c:	andeq	r3, r0, ip, lsl #26
    2f80:			; <UNDEFINED> instruction: 0x000032be
    2f84:	andeq	r0, r0, r4, lsl r1
    2f88:	andeq	r3, r0, r6, lsr #5
    2f8c:	andeq	r3, r0, lr, lsl r2
    2f90:	andeq	r3, r0, r6, lsl r2
    2f94:	andeq	r3, r0, ip, lsr #4
    2f98:	strdeq	r3, [r0], -r0
    2f9c:	muleq	r0, r2, r1
    2fa0:	svcmi	0x00f0e92d
    2fa4:	stmdavc	r6, {r0, r1, r7, r9, sl, lr}
    2fa8:	strmi	fp, [ip], -r5, lsl #1
    2fac:	mcrcs	6, 1, r4, cr1, cr5, {0}
    2fb0:	rsbsle	r4, sl, pc, lsl r6
    2fb4:			; <UNDEFINED> instruction: 0xff76f002
    2fb8:			; <UNDEFINED> instruction: 0xf7fd4621
    2fbc:	strmi	lr, [r0], r4, asr #28
    2fc0:	svceq	0x0000f1b8
    2fc4:	addshi	pc, sl, r0
    2fc8:			; <UNDEFINED> instruction: 0x462842bd
    2fcc:	strcs	fp, [r0], #-4044	; 0xfffff034
    2fd0:	cfstrscs	mvf2, [r0, #-4]
    2fd4:	strcs	fp, [r0], #-3848	; 0xfffff0f8
    2fd8:			; <UNDEFINED> instruction: 0xf7fe9402
    2fdc:			; <UNDEFINED> instruction: 0x4606fab3
    2fe0:	rsbsle	r2, r8, r0, lsl #24
    2fe4:	movwcs	r4, #1705	; 0x6a9
    2fe8:	movwls	r9, #5379	; 0x1503
    2fec:			; <UNDEFINED> instruction: 0xf7fe4630
    2ff0:			; <UNDEFINED> instruction: 0x4604f9fb
    2ff4:	rsble	r2, sl, r0, lsl #16
    2ff8:			; <UNDEFINED> instruction: 0xf7fe68f5
    2ffc:	strbmi	pc, [r8, #-2467]	; 0xfffff65d	; <UNPREDICTABLE>
    3000:			; <UNDEFINED> instruction: 0xf105d049
    3004:			; <UNDEFINED> instruction: 0xf04f0a01
    3008:	strbpl	r0, [r3, #-778]!	; 0xfffffcf6
    300c:	bl	8a99c <pclose@plt+0x89ad0>
    3010:	and	r0, r5, sl, lsl #10
    3014:	bleq	8106c <pclose@plt+0x801a0>
    3018:	svc	0x001cf7fd
    301c:	andsle	r1, r7, r3, asr #24
    3020:	strbmi	r1, [r1], -fp, lsr #22
    3024:	ble	ffd4dc2c <pclose@plt+0xffd4cd60>
    3028:			; <UNDEFINED> instruction: 0xf1199b01
    302c:	ldmdavs	r6!, {r0, r8, fp}
    3030:	movwls	r4, #5203	; 0x1453
    3034:	movwcs	fp, #7956	; 0x1f14
    3038:	strbmi	r2, [pc, #-768]	; 2d40 <pclose@plt+0x1e74>
    303c:	movwcs	fp, #4020	; 0xfb4
    3040:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    3044:	bicsle	r2, r1, r0, lsl #22
    3048:			; <UNDEFINED> instruction: 0xf8dd9d03
    304c:	and	sl, fp, r4
    3050:			; <UNDEFINED> instruction: 0xf7fd4682
    3054:	stcls	14, cr14, [r3, #-752]	; 0xfffffd10
    3058:	andcs	r6, r0, r1, lsl #16
    305c:			; <UNDEFINED> instruction: 0xf8caf000
    3060:	ldrbtmi	r4, [r8], #-2093	; 0xfffff7d3
    3064:	ldc2l	0, cr15, [r2, #4]
    3068:	mulcc	r0, fp, r8
    306c:	blcs	854974 <pclose@plt+0x853aa8>
    3070:			; <UNDEFINED> instruction: 0xf7fdd022
    3074:			; <UNDEFINED> instruction: 0x4604eed2
    3078:	svceq	0x0000f1ba
    307c:	bllt	1b39d70 <pclose@plt+0x1b38ea4>
    3080:			; <UNDEFINED> instruction: 0xf8acf000
    3084:	blls	af80c <pclose@plt+0xae940>
    3088:	blne	1f6f4bc <pclose@plt+0x1f6e5f0>
    308c:	strtmi	r1, [r0], -ip, ror #24
    3090:	pop	{r0, r2, ip, sp, pc}
    3094:			; <UNDEFINED> instruction: 0xf7fe8ff0
    3098:	stmdacs	r0, {r0, r1, r3, r4, r6, r8, fp, ip, sp, lr, pc}
    309c:			; <UNDEFINED> instruction: 0xf7ffd0b1
    30a0:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    30a4:	strtmi	sp, [sl], sp, lsr #1
    30a8:	ldmdbmi	ip, {r4, r5, r7, r8, r9, sl, sp, lr, pc}
    30ac:	ldrbtmi	r3, [r9], #-1
    30b0:	mcr	7, 6, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
    30b4:	str	r4, [r3, r0, lsl #13]
    30b8:	svc	0x0008f7fd
    30bc:	ldrb	r4, [fp, r4, lsl #12]
    30c0:			; <UNDEFINED> instruction: 0x46524917
    30c4:	ldrbtmi	r2, [r9], #-1
    30c8:	mrc	7, 4, APSR_nzcv, cr2, cr13, {7}
    30cc:	stcls	7, cr14, [r3, #-876]	; 0xfffffc94
    30d0:	bcc	fffff214 <pclose@plt+0xffffe348>
    30d4:			; <UNDEFINED> instruction: 0xf8dde7c8
    30d8:	strb	sl, [r5, r8]
    30dc:	mrc	7, 3, APSR_nzcv, cr6, cr13, {7}
    30e0:	ldrbtcc	pc, [pc], #79	; 30e8 <pclose@plt+0x221c>	; <UNPREDICTABLE>
    30e4:	ldrbmi	r6, [r8], -r1, lsl #16
    30e8:			; <UNDEFINED> instruction: 0xf884f000
    30ec:	ldrbtmi	r4, [r8], #-2061	; 0xfffff7f3
    30f0:	stc2	0, cr15, [ip, #4]
    30f4:			; <UNDEFINED> instruction: 0xf04fe7cb
    30f8:			; <UNDEFINED> instruction: 0xe7c834ff
    30fc:	mcr	7, 3, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
    3100:	ldrbtcc	pc, [pc], #79	; 3108 <pclose@plt+0x223c>	; <UNPREDICTABLE>
    3104:	ldrbmi	r6, [r8], -r1, lsl #16
    3108:			; <UNDEFINED> instruction: 0xf874f000
    310c:	ldrbtmi	r4, [r8], #-2054	; 0xfffff7fa
    3110:	ldc2l	0, cr15, [ip, #-4]!
    3114:	svclt	0x0000e7bb
    3118:	andeq	r3, r0, r2, lsr #2
    311c:	strheq	r3, [r0], -sl
    3120:	andeq	r3, r0, r6, lsl #1
    3124:	andeq	r3, r0, sl, lsr #1
    3128:	andeq	r3, r0, lr, asr r0
    312c:	stmdavc	r3, {r3, r8, sl, ip, sp, pc}
    3130:	andle	r2, r6, r1, lsr #22
    3134:	tstle	sl, lr, lsr #22
    3138:	blcs	ba124c <pclose@plt+0xba0380>
    313c:	stmvc	r3, {r0, r1, r2, r8, ip, lr, pc}
    3140:	stmdami	r6, {r0, r1, r3, r5, r8, fp, ip, sp, pc}
    3144:			; <UNDEFINED> instruction: 0xf0014478
    3148:	andcs	pc, r0, r1, ror #26
    314c:			; <UNDEFINED> instruction: 0x212fbd08
    3150:	mrc	7, 1, APSR_nzcv, cr6, cr13, {7}
    3154:	mvnsle	r2, r0, lsl #16
    3158:	stclt	0, cr2, [r8, #-4]
    315c:	andeq	r3, r0, ip, asr #1
    3160:			; <UNDEFINED> instruction: 0x460cb570
    3164:	addlt	r4, r4, r3, lsl sp
    3168:	tstlt	r8, sp, ror r4
    316c:	ldmdblt	r3, {r0, r1, fp, ip, sp, lr}
    3170:	mullt	r4, r4, r9
    3174:	mrcmi	13, 0, fp, cr0, cr0, {3}
    3178:	bmi	40b584 <pclose@plt+0x40a6b8>
    317c:	stmibpl	lr!, {r4, r8, r9, fp, lr}
    3180:	andls	r4, r0, sl, ror r4
    3184:	andls	r4, r2, #2063597568	; 0x7b000000
    3188:	andls	r6, r1, #48, 16	; 0x300000
    318c:	ldrbtmi	r4, [sl], #-2573	; 0xfffff5f3
    3190:	mrc	7, 1, APSR_nzcv, cr6, cr13, {7}
    3194:	rscle	r2, ip, r0, lsl #24
    3198:	tstcs	r1, r7, lsl #16
    319c:	bmi	2d5dcc <pclose@plt+0x2d4f00>
    31a0:	ldrbtmi	r5, [fp], #-2088	; 0xfffff7d8
    31a4:	ldmdavs	fp, {r1, r3, r4, r5, r6, sl, lr}
    31a8:	andlt	r6, r4, r0, lsl #16
    31ac:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    31b0:	mcrlt	7, 1, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
    31b4:	andeq	r3, r1, r0, ror sp
    31b8:	andeq	r0, r0, r4, lsl #2
    31bc:	andeq	r3, r0, r8, asr #14
    31c0:	andeq	r3, r0, r8, rrx
    31c4:	muleq	r0, sl, r0
    31c8:	andeq	r3, r1, r6, ror #29
    31cc:	muleq	r0, r0, r0
    31d0:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    31d4:			; <UNDEFINED> instruction: 0x47706818
    31d8:	andeq	r3, r1, sl, ror #30
    31dc:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    31e0:			; <UNDEFINED> instruction: 0x47706858
    31e4:	andeq	r3, r1, lr, asr pc
    31e8:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    31ec:			; <UNDEFINED> instruction: 0x47706898
    31f0:	andeq	r3, r1, r2, asr pc
    31f4:	blmi	495a40 <pclose@plt+0x494b74>
    31f8:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    31fc:	ldmiblt	sl, {r1, r4, r6, fp, sp, lr}
    3200:	ldrblt	r4, [r0, #-2576]!	; 0xfffff5f0
    3204:	ldmpl	lr, {r2, r3, r9, sl, lr}
    3208:	tstlt	r8, r5, lsr r8
    320c:	stmdblt	r3!, {r0, r1, fp, ip, sp, lr}^
    3210:			; <UNDEFINED> instruction: 0xf7fd4620
    3214:	bmi	33e8b4 <pclose@plt+0x33d9e8>
    3218:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    321c:	strtmi	r4, [r8], -r3, lsl #12
    3220:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    3224:	stcllt	7, cr15, [sl, #1012]!	; 0x3f4
    3228:	bmi	214ff0 <pclose@plt+0x214124>
    322c:	tstcs	r1, r3, lsl #12
    3230:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    3234:	stcl	7, cr15, [r4, #1012]!	; 0x3f4
    3238:			; <UNDEFINED> instruction: 0xe7e96835
    323c:	andeq	r3, r1, r4, asr #30
    3240:	ldrdeq	r3, [r1], -lr
    3244:	andeq	r0, r0, r4, lsl #2
    3248:	andeq	r3, r0, r6, lsl r0
    324c:	andeq	r3, r0, sl, lsr #32
    3250:	ldrsbgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    3254:	blmi	514a60 <pclose@plt+0x513b94>
    3258:	ldrbtmi	r2, [ip], #3
    325c:	addslt	fp, r9, r0, lsl #10
    3260:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    3264:	ldmdavs	fp, {r1, r3, r5, r6, r9, sl, lr}
    3268:			; <UNDEFINED> instruction: 0xf04f9317
    326c:			; <UNDEFINED> instruction: 0xf7fd0300
    3270:	ldmiblt	r0, {r2, r7, r8, sl, fp, sp, lr, pc}
    3274:	vst2.8	{d9-d10}, [r0], r4
    3278:			; <UNDEFINED> instruction: 0xf5a04070
    327c:	blx	fec13284 <pclose@plt+0xfec123b8>
    3280:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    3284:	blmi	215ab0 <pclose@plt+0x214be4>
    3288:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    328c:	blls	5dd2fc <pclose@plt+0x5dc430>
    3290:	qaddle	r4, sl, r4
    3294:			; <UNDEFINED> instruction: 0xf85db019
    3298:	andcs	pc, r1, r4, lsl #22
    329c:			; <UNDEFINED> instruction: 0xf7fde7f2
    32a0:	svclt	0x0000ed08
    32a4:	andeq	r3, r1, lr, ror ip
    32a8:	andeq	r0, r0, r0, lsl #2
    32ac:	andeq	r3, r1, r0, asr ip
    32b0:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    32b4:	tstlt	r3, fp, lsl r8
    32b8:	andcs	lr, r1, r8, lsr r7
    32bc:	svclt	0x00004770
    32c0:	andeq	r3, r1, sl, lsl #29
    32c4:			; <UNDEFINED> instruction: 0x4604b510
    32c8:	stcl	7, cr15, [r2, #-1012]!	; 0xfffffc0c
    32cc:	stmdavs	r4, {r0, r1, r5, r9, sl, lr}
    32d0:			; <UNDEFINED> instruction: 0xf8134618
    32d4:			; <UNDEFINED> instruction: 0xf1b22b01
    32d8:			; <UNDEFINED> instruction: 0xf834010a
    32dc:	svclt	0x00182012
    32e0:	b	44b6ec <pclose@plt+0x44a820>
    32e4:	mvnsle	r3, r2, asr r2
    32e8:	svclt	0x0000bd10
    32ec:	bmi	ff115a00 <pclose@plt+0xff114b34>
    32f0:	blmi	ff1144dc <pclose@plt+0xff113610>
    32f4:	svcmi	0x00f0e92d
    32f8:	stmpl	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    32fc:	strmi	fp, [r3], r5, lsl #1
    3300:	ldmdavs	r2, {fp, sp, lr}
    3304:			; <UNDEFINED> instruction: 0xf04f9203
    3308:			; <UNDEFINED> instruction: 0xf04f0200
    330c:			; <UNDEFINED> instruction: 0x601a32ff
    3310:	subsvs	r2, sl, r1, lsl #12
    3314:			; <UNDEFINED> instruction: 0xffd6f7ff
    3318:	rscls	pc, ip, #14614528	; 0xdf0000
    331c:	rscge	pc, ip, #14614528	; 0xdf0000
    3320:	rschi	pc, ip, #14614528	; 0xdf0000
    3324:	ldrbtmi	r4, [sl], #1273	; 0x4f9
    3328:			; <UNDEFINED> instruction: 0xf8cb44f8
    332c:	strmi	r0, [r4], -r0
    3330:	stc	7, cr15, [lr, #-1012]!	; 0xfffffc0c
    3334:	strmi	r6, [r7], -r2, lsl #16
    3338:			; <UNDEFINED> instruction: 0xf8327825
    333c:	ldreq	r3, [fp, #-21]	; 0xffffffeb
    3340:			; <UNDEFINED> instruction: 0xf1a5d444
    3344:	blcs	d83f70 <pclose@plt+0xd830a4>
    3348:	sbchi	pc, r0, r0, lsl #4
    334c:			; <UNDEFINED> instruction: 0xf003e8df
    3350:	mrclt	14, 5, fp, cr14, cr3, {5}
    3354:	mrclt	14, 5, fp, cr14, cr14, {5}
    3358:	mrclt	14, 5, fp, cr14, cr14, {5}
    335c:	mrclt	14, 5, fp, cr14, cr14, {5}
    3360:	mrclt	14, 5, fp, cr14, cr14, {5}
    3364:			; <UNDEFINED> instruction: 0xb3bebebe
    3368:	ldrhtge	fp, [lr], lr
    336c:	cdplt	14, 6, cr11, cr10, cr5, {4}
    3370:	ldrbhi	fp, [r2, #-3774]	; 0xfffff142
    3374:	mrclt	0, 0, sl, cr12, cr2, {2}
    3378:	mrclt	14, 5, fp, cr14, cr14, {5}
    337c:	mrclt	14, 5, fp, cr14, cr14, {5}
    3380:	mcrlt	14, 4, fp, cr5, cr14, {5}
    3384:			; <UNDEFINED> instruction: 0x001cbebe
    3388:			; <UNDEFINED> instruction: 0xf0002e00
    338c:			; <UNDEFINED> instruction: 0xf1a5810c
    3390:	ldrbmi	r0, [r8], -pc, lsr #2
    3394:			; <UNDEFINED> instruction: 0xf181fab1
    3398:			; <UNDEFINED> instruction: 0xf0010949
    339c:	blmi	fe783200 <pclose@plt+0xfe782334>
    33a0:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, sl, lr}
    33a4:	vmov.i32	d22, #8	; 0x00000008
    33a8:			; <UNDEFINED> instruction: 0xf8db80fb
    33ac:	ldmdavs	sl!, {lr}
    33b0:	adcmi	r7, fp, #2293760	; 0x230000
    33b4:	strcc	fp, [r1], #-3842	; 0xfffff0fe
    33b8:	andmi	pc, r0, fp, asr #17
    33bc:	adcsle	r2, fp, r0, lsl #12
    33c0:	strcs	r7, [r0], -r5, lsr #16
    33c4:	andscc	pc, r5, r2, lsr r8	; <UNPREDICTABLE>
    33c8:	ldrle	r0, [sl, #1307]!	; 0x51b
    33cc:	strtmi	sl, [r1], -r2, lsl #16
    33d0:			; <UNDEFINED> instruction: 0xf002465a
    33d4:	stmdacs	r0, {r0, r1, r2, r5, r6, sl, fp, ip, sp, lr, pc}
    33d8:	rschi	pc, r2, r0
    33dc:			; <UNDEFINED> instruction: 0xf0002e00
    33e0:	bmi	fe363638 <pclose@plt+0xfe36276c>
    33e4:	blls	8cbec <pclose@plt+0x8bd20>
    33e8:			; <UNDEFINED> instruction: 0xf8db447a
    33ec:	andsvs	r4, r3, r0
    33f0:			; <UNDEFINED> instruction: 0xe7a1683a
    33f4:			; <UNDEFINED> instruction: 0xf0402e00
    33f8:	stmdavc	r3!, {r2, r4, r5, r7, pc}^
    33fc:	andsvs	pc, r3, r2, lsr r8	; <UNPREDICTABLE>
    3400:			; <UNDEFINED> instruction: 0x6600f416
    3404:	addshi	pc, ip, r0, asr #32
    3408:			; <UNDEFINED> instruction: 0x2d2b4984
    340c:	streq	pc, [r1], #-260	; 0xfffffefc
    3410:	andmi	pc, r0, fp, asr #17
    3414:	stmdavs	fp, {r0, r3, r4, r5, r6, sl, lr}
    3418:	movwcc	fp, #7948	; 0x1f0c
    341c:	mvnscc	pc, #-1073741824	; 0xc0000000
    3420:	str	r6, [r9, fp]
    3424:			; <UNDEFINED> instruction: 0xf0002e00
    3428:	stcne	0, cr8, [r3], #760	; 0x2f8
    342c:	andcc	pc, r0, fp, asr #17
    3430:	blcc	18615c4 <pclose@plt+0x18606f8>
    3434:	vpadd.i8	d2, d0, d9
    3438:	ldclmi	0, cr8, [r9], #-824	; 0xfffffcc8
    343c:	bl	114634 <pclose@plt+0x113768>
    3440:	ldcvs	3, cr0, [r8, #524]	; 0x20c
    3444:			; <UNDEFINED> instruction: 0xffb0f7fd
    3448:	eorvs	r2, r0, r0, lsl #16
    344c:	adchi	pc, r8, r0, asr #5
    3450:	ldrdmi	pc, [r0], -fp
    3454:	ldmdavs	sl!, {r9, sl, sp}
    3458:	cdpcs	7, 0, cr14, cr0, cr14, {3}
    345c:			; <UNDEFINED> instruction: 0xf8d9d15f
    3460:	blcs	f468 <pclose@plt+0xe59c>
    3464:	addshi	pc, pc, r0, asr #5
    3468:			; <UNDEFINED> instruction: 0xff6cf7fd
    346c:	ldrdcc	pc, [r0], -r9
    3470:	vrshr.s64	d20, d8, #64
    3474:	ldccs	0, cr8, [fp, #-608]!	; 0xfffffda0
    3478:	adchi	pc, r4, r0
    347c:	ldrdmi	pc, [r0], -fp
    3480:			; <UNDEFINED> instruction: 0xf8ca683a
    3484:	strcc	r3, [r1], #-4
    3488:			; <UNDEFINED> instruction: 0xf8cb2601
    348c:	ldrb	r4, [r3, -r0]
    3490:			; <UNDEFINED> instruction: 0xf0002e00
    3494:	stccs	0, cr8, [lr, #-544]!	; 0xfffffde0
    3498:	streq	pc, [r1], #-260	; 0xfffffefc
    349c:	andmi	pc, r0, fp, asr #17
    34a0:			; <UNDEFINED> instruction: 0xf7fdd04b
    34a4:	blmi	18031e8 <pclose@plt+0x180231c>
    34a8:			; <UNDEFINED> instruction: 0xf8db2600
    34ac:	ldrbtmi	r4, [fp], #-0
    34b0:	andsvs	r6, r8, sl, lsr r8
    34b4:	stclne	7, cr14, [r0], #-256	; 0xffffff00
    34b8:	andeq	pc, r0, fp, asr #17
    34bc:			; <UNDEFINED> instruction: 0xf7ff9201
    34c0:	bls	830cc <pclose@plt+0x82200>
    34c4:			; <UNDEFINED> instruction: 0xf8cb4604
    34c8:	ldr	r0, [r5, -r0]!
    34cc:	ldrbtmi	r4, [ip], #-3158	; 0xfffff3aa
    34d0:	ldmdblt	r6!, {r0, r1, r5, fp, sp, lr}
    34d4:	blle	198e0dc <pclose@plt+0x198d210>
    34d8:			; <UNDEFINED> instruction: 0xff34f7fd
    34dc:	addsmi	r6, r8, #2293760	; 0x230000
    34e0:	blcs	3a26c <pclose@plt+0x393a0>
    34e4:	bmi	147a204 <pclose@plt+0x1479338>
    34e8:	ldmdavs	r2, {r1, r3, r4, r5, r6, sl, lr}^
    34ec:	svclt	0x00a82a00
    34f0:	blle	74b500 <pclose@plt+0x74a634>
    34f4:	blmi	1095e34 <pclose@plt+0x1094f68>
    34f8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    34fc:	blls	dd56c <pclose@plt+0xdc6a0>
    3500:	cmnle	r8, sl, asr r0
    3504:	pop	{r0, r2, ip, sp, pc}
    3508:	bmi	12a74d0 <pclose@plt+0x12a6604>
    350c:	ldrbtmi	r9, [sl], #-2306	; 0xfffff6fe
    3510:	ldrdmi	pc, [r0], -fp
    3514:	strmi	r6, [fp], #-2067	; 0xfffff7ed
    3518:	ldmdavs	sl!, {r0, r1, r4, sp, lr}
    351c:			; <UNDEFINED> instruction: 0xf8d8e70c
    3520:	blcs	f538 <pclose@plt+0xe66c>
    3524:			; <UNDEFINED> instruction: 0xf8d8db2e
    3528:			; <UNDEFINED> instruction: 0xf8c83000
    352c:	str	r3, [sl, r4]!
    3530:	bmi	104b53c <pclose@plt+0x104a670>
    3534:	subsvs	r4, r3, sl, ror r4
    3538:			; <UNDEFINED> instruction: 0xf7fde7dc
    353c:	ldr	pc, [r2, r9, ror #29]!
    3540:	strtmi	sl, [r1], -r2, lsl #16
    3544:			; <UNDEFINED> instruction: 0xf002465a
    3548:	movtlt	pc, #35757	; 0x8bad	; <UNPREDICTABLE>
    354c:			; <UNDEFINED> instruction: 0x2600493b
    3550:	ldrbtmi	r9, [r9], #-2562	; 0xfffff5fe
    3554:	ldrdmi	pc, [r0], -fp
    3558:	ldrmi	r6, [r3], #-2059	; 0xfffff7f5
    355c:	andvs	r6, fp, sl, lsr r8
    3560:			; <UNDEFINED> instruction: 0xf7fde6ea
    3564:	blmi	dc30c0 <pclose@plt+0xdc21f4>
    3568:	ldrbtmi	r6, [fp], #-2106	; 0xfffff7c6
    356c:	ldrdmi	pc, [r0], -fp
    3570:	smlald	r6, r2, r8, r0
    3574:	mcr2	7, 6, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
    3578:	ldrbtmi	r4, [sl], #-2610	; 0xfffff5ce
    357c:	andcs	r4, r0, r3, lsl #12
    3580:	bfi	r6, r3, #0, #23
    3584:	svclt	0x00182d3b
    3588:	eorle	r2, r1, r1
    358c:	ldrbtmi	r4, [ip], #-3118	; 0xfffff3d2
    3590:			; <UNDEFINED> instruction: 0xf7fd6060
    3594:	ldmdavs	sl!, {r0, r1, r2, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    3598:			; <UNDEFINED> instruction: 0xf8db6020
    359c:	ldrb	r4, [r2, -r0]!
    35a0:	rscscc	pc, pc, pc, asr #32
    35a4:	stcmi	7, cr14, [r9], #-664	; 0xfffffd68
    35a8:	stmdbmi	r9!, {r4, r6, r9, sp}
    35ac:	ldrbtmi	r4, [r9], #-1148	; 0xfffffb84
    35b0:	andeq	pc, r8, r4, lsl #2
    35b4:	ldc	7, cr15, [r6], {253}	; 0xfd
    35b8:			; <UNDEFINED> instruction: 0xf04f2300
    35bc:			; <UNDEFINED> instruction: 0xf88430ff
    35c0:			; <UNDEFINED> instruction: 0xe7973057
    35c4:			; <UNDEFINED> instruction: 0xf7fd4618
    35c8:			; <UNDEFINED> instruction: 0xf8d9feb7
    35cc:	ldrb	r3, [r5, -r0]
    35d0:	mrc2	7, 4, pc, cr14, cr13, {7}
    35d4:	ldcmi	7, cr14, [pc], {218}	; 0xda
    35d8:	ldmdbmi	pc, {r4, r6, r9, sp}	; <UNPREDICTABLE>
    35dc:	ldrbtmi	r4, [r9], #-1148	; 0xfffffb84
    35e0:	andeq	pc, r8, r4, lsl #2
    35e4:	bl	fffc15e0 <pclose@plt+0xfffc0714>
    35e8:	rscscc	pc, pc, pc, asr #32
    35ec:	eorvs	r2, r0, r0, lsl #6
    35f0:	subscc	pc, r7, r4, lsl #17
    35f4:			; <UNDEFINED> instruction: 0xf7fde77e
    35f8:	svclt	0x0000eb5c
    35fc:	andeq	r3, r1, r8, ror #23
    3600:	andeq	r0, r0, r0, lsl #2
    3604:	andeq	r3, r1, r0, asr lr
    3608:	andeq	r3, r1, r4, lsr #28
    360c:	andeq	r3, r1, r2, lsr #28
    3610:	andeq	r3, r1, r0, lsr #28
    3614:	andeq	r3, r1, r8, lsr #27
    3618:	andeq	r3, r1, r0, ror #26
    361c:	andeq	r3, r1, r4, lsr sp
    3620:	andeq	r3, r1, ip, lsl #26
    3624:	muleq	r1, sl, ip
    3628:	andeq	r3, r1, sl, ror ip
    362c:	andeq	r3, r1, r0, ror #24
    3630:	andeq	r3, r1, r0, ror #19
    3634:	andeq	r3, r1, sl, lsr ip
    3638:	andeq	r3, r1, r4, lsl ip
    363c:	strdeq	r3, [r1], -r6
    3640:	ldrdeq	r3, [r1], -lr
    3644:	andeq	r3, r1, lr, asr #23
    3648:			; <UNDEFINED> instruction: 0x00013bba
    364c:	muleq	r1, ip, fp
    3650:	muleq	r0, r6, r9
    3654:	andeq	r3, r1, ip, ror #22
    3658:	strdeq	r3, [r0], -r6
    365c:			; <UNDEFINED> instruction: 0xb1bab510
    3660:	ldrbtmi	r4, [fp], #-2833	; 0xfffff4ef
    3664:	stmdacs	r0, {r3, r4, r6, fp, sp, lr}
    3668:	ldcmi	13, cr13, [r0], {4}
    366c:	stmdavs	r3!, {r2, r3, r4, r5, r6, sl, lr}
    3670:	ble	494084 <pclose@plt+0x4931b8>
    3674:	subscs	r4, r0, #3584	; 0xe00
    3678:	ldrbtmi	r4, [ip], #-2318	; 0xfffff6f2
    367c:			; <UNDEFINED> instruction: 0xf1044479
    3680:			; <UNDEFINED> instruction: 0xf7fd0008
    3684:	movwcs	lr, #2992	; 0xbb0
    3688:			; <UNDEFINED> instruction: 0xf8844618
    368c:	ldclt	0, cr3, [r0, #-348]	; 0xfffffea4
    3690:	ldrbtmi	r4, [fp], #-2825	; 0xfffff4f7
    3694:	andne	lr, r0, r3, asr #19
    3698:			; <UNDEFINED> instruction: 0xf7fde7e5
    369c:	stmdavs	r3!, {r0, r1, r4, r6, r9, sl, fp, ip, sp, lr, pc}
    36a0:	blle	ff9d4108 <pclose@plt+0xff9d323c>
    36a4:	ldclt	0, cr2, [r0, #-4]
    36a8:	andeq	r3, r1, r6, ror #21
    36ac:	ldrdeq	r3, [r1], -ip
    36b0:	andeq	r3, r1, lr, asr #21
    36b4:	andeq	r2, r0, r8, asr #17
    36b8:			; <UNDEFINED> instruction: 0x00013ab6
    36bc:	addlt	fp, r2, r0, lsl r5
    36c0:			; <UNDEFINED> instruction: 0xf7fd9001
    36c4:	strmi	pc, [r4], -r5, lsr #28
    36c8:	mcr2	7, 1, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
    36cc:	strmi	r9, [r1], -r1, lsl #20
    36d0:	andlt	r4, r2, r0, lsr #12
    36d4:			; <UNDEFINED> instruction: 0x4010e8bd
    36d8:	svclt	0x0000e7c0
    36dc:	ldrbmi	lr, [r0, sp, lsr #18]!
    36e0:	ldmdbmi	lr!, {r3, r7, r9, sl, lr}
    36e4:	ldrmi	r4, [r7], -r5, lsl #12
    36e8:			; <UNDEFINED> instruction: 0xf082fab2
    36ec:	ldrbtmi	r4, [r9], #-2620	; 0xfffff5c4
    36f0:	stmdavs	fp!, {r1, r7, ip, sp, pc}
    36f4:			; <UNDEFINED> instruction: 0xf04f0940
    36f8:	stmpl	sl, {r8, fp}
    36fc:	ldmdavs	r2, {r1, r3, r5, r6, r7, r9, sl, lr}
    3700:			; <UNDEFINED> instruction: 0xf04f9201
    3704:	ldmdavc	ip, {r9}
    3708:	ldrteq	pc, [r1], -r4, lsr #3	; <UNPREDICTABLE>
    370c:	stmdale	r2!, {r3, r9, sl, fp, sp}
    3710:	andls	pc, r0, sp, asr #17
    3714:	teqle	r8, r0, lsl #16
    3718:			; <UNDEFINED> instruction: 0x462a4619
    371c:			; <UNDEFINED> instruction: 0xf0024650
    3720:	orrslt	pc, r0, #790528	; 0xc1000
    3724:	bcs	29f2c <pclose@plt+0x29060>
    3728:	stmdavs	fp!, {r0, r1, r2, r3, r5, r8, sl, fp, ip, lr, pc}
    372c:	ldmdavc	ip, {r1, r3, r4, r5, sp, lr}
    3730:	eorseq	pc, r1, #164, 2	; 0x29
    3734:	stmdble	r8!, {r3, r9, fp, sp}
    3738:	andsle	r2, pc, r7, ror #24
    373c:			; <UNDEFINED> instruction: 0xf04f2c6c
    3740:	tstle	ip, r1
    3744:	ldrdcs	pc, [r0], -r8
    3748:	ldrle	r0, [r7], #-2006	; 0xfffff82a
    374c:	andeq	pc, r1, #66	; 0x42
    3750:	andcs	pc, r0, r8, asr #17
    3754:	stclcs	0, cr14, [r7], #-60	; 0xffffffc4
    3758:	stclcs	0, cr13, [ip], #-188	; 0xffffff44
    375c:	stclcs	0, cr13, [lr], #-968	; 0xfffffc38
    3760:	ldclcs	0, cr13, [r0], #-192	; 0xffffff40
    3764:			; <UNDEFINED> instruction: 0xf8d8d10a
    3768:	ldrbeq	r2, [r1, -r0]
    376c:			; <UNDEFINED> instruction: 0xf042d406
    3770:			; <UNDEFINED> instruction: 0xf8c80204
    3774:	movwcc	r2, #4096	; 0x1000
    3778:	strb	r6, [r4, fp, lsr #32]
    377c:	eorvs	r1, sl, sl, asr ip
    3780:	blcs	2a17f4 <pclose@plt+0x2a0928>
    3784:	andcs	fp, r1, r8, lsl #30
    3788:	ldcmi	0, cr13, [r6], {12}
    378c:	ldmdbmi	r6, {r4, r6, r9, sp}
    3790:	ldrbtmi	r4, [r9], #-1148	; 0xfffffb84
    3794:	andeq	pc, r8, r4, lsl #2
    3798:	bl	941794 <pclose@plt+0x9408c8>
    379c:	ldrmi	r2, [r8], -r0, lsl #6
    37a0:	subscc	pc, r7, r4, lsl #17
    37a4:	blmi	395ff0 <pclose@plt+0x395124>
    37a8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    37ac:	blls	5d81c <pclose@plt+0x5c950>
    37b0:	tstle	r0, sl, asr r0
    37b4:	pop	{r1, ip, sp, pc}
    37b8:	stmdacs	r0, {r4, r5, r6, r7, r8, r9, sl, pc}
    37bc:	ldrsbtvs	sp, [r8], -lr
    37c0:	ldrb	r2, [r8, r1]
    37c4:	ldrdcs	pc, [r0], -r8
    37c8:	ldrble	r0, [r7], #1940	; 0x794
    37cc:	andeq	pc, r2, #66	; 0x42
    37d0:	andcs	pc, r0, r8, asr #17
    37d4:			; <UNDEFINED> instruction: 0xf7fde7cf
    37d8:	svclt	0x0000ea6c
    37dc:	andeq	r3, r1, sl, ror #15
    37e0:	andeq	r0, r0, r0, lsl #2
    37e4:			; <UNDEFINED> instruction: 0x000139b8
    37e8:	andeq	r3, r0, sl, asr r2
    37ec:	andeq	r3, r1, r0, lsr r7
    37f0:	blmi	fe216214 <pclose@plt+0xfe215348>
    37f4:	push	{r1, r3, r4, r5, r6, sl, lr}
    37f8:	strdlt	r4, [r5], r0
    37fc:	pkhtbmi	r5, r0, r3, asr #17
    3800:	ldmdavs	fp, {sl, sp}
    3804:			; <UNDEFINED> instruction: 0xf04f9303
    3808:	strls	r0, [r2], #-768	; 0xfffffd00
    380c:	stc2l	7, cr15, [r0], #1020	; 0x3fc
    3810:	stmdacs	r0, {ip, pc}
    3814:	adcshi	pc, r1, r0, asr #32
    3818:	andcs	sl, r1, #32768	; 0x8000
    381c:			; <UNDEFINED> instruction: 0xf7ff4640
    3820:	stmdacs	r0, {r0, r7, r8, fp, ip, sp, lr, pc}
    3824:	addshi	pc, sp, r0
    3828:	bls	96a1c <pclose@plt+0x95b50>
    382c:	andcc	r4, r1, #124, 8	; 0x7c000000
    3830:	biceq	pc, r0, r4, lsl #2
    3834:	sbceq	pc, r4, r4, lsl #2
    3838:	blx	fe03f848 <pclose@plt+0xfe03e97c>
    383c:			; <UNDEFINED> instruction: 0xf0002800
    3840:			; <UNDEFINED> instruction: 0xf8d88090
    3844:	ldmdavc	r2, {sp}
    3848:			; <UNDEFINED> instruction: 0xf0002a21
    384c:			; <UNDEFINED> instruction: 0xf8d480a3
    3850:	smlawtcs	r1, r4, r0, r2
    3854:	andsvc	r2, r1, r1, lsl #8
    3858:	ldrdcs	pc, [r0], -r8
    385c:	stmdbcs	sl, {r0, r4, fp, ip, sp, lr}
    3860:	svcmi	0x006ed05a
    3864:	cdpmi	6, 6, cr4, cr14, cr5, {2}
    3868:	ldrbtmi	r4, [pc], #-2926	; 3870 <pclose@plt+0x29a4>
    386c:			; <UNDEFINED> instruction: 0xf107447e
    3870:	ldrbtmi	r0, [fp], #-3008	; 0xfffff440
    3874:	beq	ff13fc98 <pclose@plt+0xff13edcc>
    3878:	stmibeq	r0, {r1, r2, r8, ip, sp, lr, pc}^
    387c:	eor	r9, r5, r1, lsl #6
    3880:	ldmdavs	r8, {r0, r8, r9, fp, ip, pc}
    3884:	bcs	21894 <pclose@plt+0x209c8>
    3888:	addshi	pc, lr, r0
    388c:	blx	2bf89e <pclose@plt+0x2be9d2>
    3890:			; <UNDEFINED> instruction: 0xf7fd4680
    3894:			; <UNDEFINED> instruction: 0x4649ea90
    3898:			; <UNDEFINED> instruction: 0xf1064603
    389c:	ldmdbne	sl, {r2, r6, r7}
    38a0:			; <UNDEFINED> instruction: 0xf0029302
    38a4:	stmdacs	r0, {r0, r1, r3, r6, r9, fp, ip, sp, lr, pc}
    38a8:			; <UNDEFINED> instruction: 0xf8d6d05b
    38ac:	strbmi	r0, [r1], -r4, asr #1
    38b0:	movwcs	r9, #6658	; 0x1a02
    38b4:	movwls	r4, #1056	; 0x420
    38b8:	stmib	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    38bc:	stmdbls	r2, {r1, r3, r5, fp, sp, lr}
    38c0:	eorvs	r3, sl, r1, lsl #4
    38c4:	ldmdavc	r1, {r2, r3, sl, lr}
    38c8:	eorle	r2, r4, sl, lsl #18
    38cc:	sbcsle	r2, r7, r5, lsr #18
    38d0:	stmdaeq	r2, {r2, r8, ip, sp, lr, pc}
    38d4:			; <UNDEFINED> instruction: 0x46504659
    38d8:			; <UNDEFINED> instruction: 0xf0024642
    38dc:	stmdacs	r0, {r0, r1, r2, r3, r5, r9, fp, ip, sp, lr, pc}
    38e0:	stmdavs	r9!, {r0, r1, r2, r3, r4, r5, ip, lr, pc}
    38e4:	stfeqd	f7, [r1], {4}
    38e8:	eorvs	r1, r8, r8, asr #24
    38ec:			; <UNDEFINED> instruction: 0xf8d77809
    38f0:	ldmdbcs	ip, {r2, r6, r7}^
    38f4:	svclt	0x00115501
    38f8:	stmdavs	r9!, {r2, r5, r6, r9, sl, lr}
    38fc:	mcrrne	6, 4, r4, sl, cr4
    3900:	eorvs	fp, sl, r1, lsl #30
    3904:			; <UNDEFINED> instruction: 0xf8d77809
    3908:			; <UNDEFINED> instruction: 0xf80220c4
    390c:	stmdavs	sl!, {r2, r3, ip}
    3910:	stmdbcs	sl, {r0, r4, fp, ip, sp, lr}
    3914:	ssatmi	sp, #9, sl, asr #3
    3918:			; <UNDEFINED> instruction: 0xf8c83201
    391c:	ldmdavc	r3, {sp}
    3920:	rscsle	r2, r9, sl, lsl #22
    3924:	stclne	14, cr4, [r2], #-256	; 0xffffff00
    3928:			; <UNDEFINED> instruction: 0xf106447e
    392c:	cps	#16
    3930:			; <UNDEFINED> instruction: 0xf00200cc
    3934:	lsllt	pc, r3, #20	; <UNPREDICTABLE>
    3938:			; <UNDEFINED> instruction: 0xf8d64622
    393c:			; <UNDEFINED> instruction: 0xf8d610c4
    3940:			; <UNDEFINED> instruction: 0xf7fd00cc
    3944:			; <UNDEFINED> instruction: 0xf8d6e9aa
    3948:	andcs	r3, r0, #204	; 0xcc
    394c:	sbcmi	pc, r8, r6, asr #17
    3950:	blls	18dc0 <pclose@plt+0x17ef4>
    3954:	cmple	r5, r0, lsl #22
    3958:	ldrbtmi	r4, [fp], #-2868	; 0xfffff4cc
    395c:	ldrdeq	pc, [ip], #131	; 0x83
    3960:	andcs	lr, r0, r0
    3964:	blmi	ad6234 <pclose@plt+0xad5368>
    3968:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    396c:	blls	dd9dc <pclose@plt+0xdcb10>
    3970:	qdaddle	r4, sl, fp
    3974:	pop	{r0, r2, ip, sp, pc}
    3978:	stcmi	15, cr8, [lr, #-960]!	; 0xfffffc40
    397c:	stmdbmi	lr!, {r4, r6, r9, sp}
    3980:	ldrbtmi	r4, [r9], #-1149	; 0xfffffb83
    3984:	andeq	pc, r8, r5, lsl #2
    3988:	b	b41984 <pclose@plt+0xb40ab8>
    398c:			; <UNDEFINED> instruction: 0xf8854620
    3990:	ubfx	r4, r7, #0, #8
    3994:	ldrdcs	pc, [r8], #132	; 0x84
    3998:	vstmdble	r9!, {s4-s3}
    399c:	stc2	7, cr15, [r4], #-1020	; 0xfffffc04
    39a0:	ldrdne	pc, [ip], #132	; 0x84
    39a4:	stmdavc	sl, {r3, r8, ip, sp, pc}^
    39a8:	bmi	9305f8 <pclose@plt+0x92f72c>
    39ac:	movwls	r2, #769	; 0x301
    39b0:	ldmib	r2, {r1, r3, r4, r5, r6, sl, lr}^
    39b4:			; <UNDEFINED> instruction: 0x46220431
    39b8:	stmdb	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    39bc:	ldrdcs	pc, [r0], -r8
    39c0:			; <UNDEFINED> instruction: 0xf8c83201
    39c4:	strb	r2, [r9, -r0]
    39c8:			; <UNDEFINED> instruction: 0x46154c1d
    39cc:	subscs	r4, r0, #475136	; 0x74000
    39d0:	ldrbtmi	r4, [r9], #-1148	; 0xfffffb84
    39d4:	andeq	pc, r8, r4, lsl #2
    39d8:	b	1419d4 <pclose@plt+0x140b08>
    39dc:			; <UNDEFINED> instruction: 0xf8844628
    39e0:	sbfx	r5, r7, #0, #32
    39e4:	ldrdeq	pc, [ip], #134	; 0x86
    39e8:			; <UNDEFINED> instruction: 0xf7fd3001
    39ec:	ldr	lr, [r3, r0, lsr #19]!
    39f0:	subscs	r4, r0, #5376	; 0x1500
    39f4:	ldrbtmi	r4, [ip], #-2325	; 0xfffff6eb
    39f8:			; <UNDEFINED> instruction: 0xf1044479
    39fc:			; <UNDEFINED> instruction: 0xf7fd0008
    3a00:	movwcs	lr, #2546	; 0x9f2
    3a04:			; <UNDEFINED> instruction: 0xf8844618
    3a08:	sbfx	r3, r7, #0, #12
    3a0c:	ldmdb	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3a10:	andeq	r3, r1, r4, ror #13
    3a14:	andeq	r0, r0, r0, lsl #2
    3a18:	andeq	r3, r1, ip, lsl r9
    3a1c:	ldrdeq	r3, [r1], -lr
    3a20:	ldrdeq	r3, [r1], -ip
    3a24:	andeq	r3, r1, r2, lsr #16
    3a28:	andeq	r3, r1, r0, lsr #16
    3a2c:	andeq	r3, r1, lr, ror #15
    3a30:	andeq	r3, r1, r0, ror r5
    3a34:	andeq	r3, r1, r8, asr #15
    3a38:	andeq	r2, r0, lr, lsl #17
    3a3c:	muleq	r1, r8, r7
    3a40:	andeq	r3, r1, r8, ror r7
    3a44:	andeq	r3, r0, r6, asr #32
    3a48:	andeq	r3, r1, r2, asr r7
    3a4c:	andeq	r3, r0, ip
    3a50:	blmi	1256378 <pclose@plt+0x12554ac>
    3a54:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    3a58:	ldmpl	r3, {r2, r9, sl, lr}^
    3a5c:	andcs	fp, r0, r2, lsl #1
    3a60:	ldmdavs	fp, {r0, r2, r3, r9, sl, lr}
    3a64:			; <UNDEFINED> instruction: 0xf04f9301
    3a68:			; <UNDEFINED> instruction: 0xf7fd0300
    3a6c:	strmi	pc, [r6], -r9, asr #26
    3a70:			; <UNDEFINED> instruction: 0xf7ff6820
    3a74:	eorvs	pc, r0, r7, lsr #24
    3a78:	blcs	2a1a8c <pclose@plt+0x2a0bc0>
    3a7c:	stfcsd	f5, [r0, #-332]	; 0xfffffeb4
    3a80:	ldcmi	0, cr13, [lr, #-240]!	; 0xffffff10
    3a84:	ldrbtmi	r1, [sp], #-3186	; 0xfffff38e
    3a88:	bicseq	pc, r4, r5, lsl #2
    3a8c:	sbcseq	pc, r8, r5, lsl #2
    3a90:			; <UNDEFINED> instruction: 0xf954f002
    3a94:	suble	r2, r4, r0, lsl #16
    3a98:	ldmdavc	sl, {r0, r1, r5, fp, sp, lr}
    3a9c:	subsle	r2, pc, sl, lsl #20
    3aa0:	movwcs	r4, #1576	; 0x628
    3aa4:	ldrsbne	pc, [r8], #128	; 0x80	; <UNPREDICTABLE>
    3aa8:	movwcc	r5, #5322	; 0x14ca
    3aac:	mrrcne	8, 2, r6, r1, cr2
    3ab0:	ldmdavc	r2, {r0, r5, sp, lr}^
    3ab4:	mvnsle	r2, sl, lsl #20
    3ab8:	tstcs	r0, r1, lsr sl
    3abc:			; <UNDEFINED> instruction: 0xf8d2447a
    3ac0:	ldrbpl	r2, [r1], #216	; 0xd8
    3ac4:	ldmdavc	sl, {r0, r1, r5, fp, sp, lr}
    3ac8:	tstle	r4, sl, lsl #20
    3acc:	eorvs	r3, r3, r1, lsl #6
    3ad0:	bcs	2a1b40 <pclose@plt+0x2a0c74>
    3ad4:	stcmi	0, cr13, [fp], #-1000	; 0xfffffc18
    3ad8:			; <UNDEFINED> instruction: 0xf8d4447c
    3adc:			; <UNDEFINED> instruction: 0xf7ff00d8
    3ae0:	mvnslt	pc, r7, ror #23
    3ae4:	ldrsbeq	pc, [r8], #132	; 0x84	; <UNPREDICTABLE>
    3ae8:	blmi	8d638c <pclose@plt+0x8d54c0>
    3aec:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3af0:	blls	5db60 <pclose@plt+0x5cc94>
    3af4:	teqle	fp, sl, asr r0
    3af8:	ldcllt	0, cr11, [r0, #-8]!
    3afc:	ldrbtmi	r4, [fp], #-2851	; 0xfffff4dd
    3b00:	ldmdavc	sp, {r0, r1, r3, r4, fp, sp, lr}
    3b04:			; <UNDEFINED> instruction: 0xd1bc2d00
    3b08:	subscs	r4, r0, #8448	; 0x2100
    3b0c:	ldrbtmi	r4, [ip], #-2337	; 0xfffff6df
    3b10:			; <UNDEFINED> instruction: 0xf1044479
    3b14:			; <UNDEFINED> instruction: 0xf7fd0008
    3b18:	strtmi	lr, [r8], -r6, ror #18
    3b1c:	subspl	pc, r7, r4, lsl #17
    3b20:	andcs	lr, r0, r2, ror #15
    3b24:	andcs	lr, r1, #224, 14	; 0x3800000
    3b28:	strtmi	r4, [r0], -r9, ror #12
    3b2c:	strls	r2, [r0, #-1280]	; 0xfffffb00
    3b30:			; <UNDEFINED> instruction: 0xfff8f7fe
    3b34:	rscsle	r2, r4, r0, lsl #16
    3b38:	ldmdavc	sl, {r0, r1, r5, fp, sp, lr}
    3b3c:	andsle	r2, r1, r1, lsr #20
    3b40:	adcsmi	r9, r3, #0, 22
    3b44:	ldcmi	13, cr13, [r4], {157}	; 0x9d
    3b48:	ldmdbmi	r4, {r4, r6, r9, sp}
    3b4c:	ldrbtmi	r4, [r9], #-1148	; 0xfffffb84
    3b50:	andeq	pc, r8, r4, lsl #2
    3b54:	stmdb	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3b58:			; <UNDEFINED> instruction: 0xf8844628
    3b5c:			; <UNDEFINED> instruction: 0xe7c35057
    3b60:	str	r2, [r9, r0, lsl #6]!
    3b64:	strtmi	r3, [r0], -r1, lsl #6
    3b68:			; <UNDEFINED> instruction: 0xf7ff6023
    3b6c:	ldr	pc, [fp, r1, asr #28]!
    3b70:	ldm	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3b74:	andeq	r3, r1, r4, lsl #9
    3b78:	andeq	r0, r0, r0, lsl #2
    3b7c:	andeq	r3, r1, r2, asr #13
    3b80:	andeq	r3, r1, ip, lsl #13
    3b84:	andeq	r3, r1, r0, ror r6
    3b88:	andeq	r3, r1, ip, ror #7
    3b8c:	muleq	r1, r6, r5
    3b90:	andeq	r3, r1, sl, lsr r6
    3b94:	andeq	r2, r0, r8, lsl #30
    3b98:	strdeq	r3, [r1], -ip
    3b9c:	ldrdeq	r2, [r0], -lr
    3ba0:			; <UNDEFINED> instruction: 0x4604b538
    3ba4:	ldm	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3ba8:			; <UNDEFINED> instruction: 0xf8336803
    3bac:			; <UNDEFINED> instruction: 0xf4133014
    3bb0:	svclt	0x00185400
    3bb4:	andle	r2, r0, r0
    3bb8:	stcmi	13, cr11, [r6, #-224]	; 0xffffff20
    3bbc:	stmdbmi	r6, {r4, r6, r9, sp}
    3bc0:	ldrbtmi	r4, [r9], #-1149	; 0xfffffb83
    3bc4:	andeq	pc, r8, r5, lsl #2
    3bc8:	stmdb	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3bcc:			; <UNDEFINED> instruction: 0xf8852001
    3bd0:	ldclt	0, cr4, [r8, #-348]!	; 0xfffffea4
    3bd4:	andeq	r3, r1, r8, lsl #11
    3bd8:	andeq	r2, r0, lr, ror lr
    3bdc:	bicslt	fp, r9, r0, lsl r5
    3be0:	ldrbtmi	r4, [fp], #-2831	; 0xfffff4f1
    3be4:	stmdacs	r0, {r3, r4, fp, sp, lr}
    3be8:			; <UNDEFINED> instruction: 0xf7fddd08
    3bec:	blmi	382aa0 <pclose@plt+0x381bd4>
    3bf0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    3bf4:	blle	5465c <pclose@plt+0x53790>
    3bf8:	ldclt	0, cr2, [r0, #-4]
    3bfc:	subscs	r4, r0, #2560	; 0xa00
    3c00:	ldrbtmi	r4, [ip], #-2314	; 0xfffff6f6
    3c04:			; <UNDEFINED> instruction: 0xf1044479
    3c08:			; <UNDEFINED> instruction: 0xf7fd0008
    3c0c:	movwcs	lr, #2284	; 0x8ec
    3c10:			; <UNDEFINED> instruction: 0xf8844618
    3c14:	ldclt	0, cr3, [r0, #-348]	; 0xfffffea4
    3c18:	ldrbtmi	r4, [fp], #-2821	; 0xfffff4fb
    3c1c:			; <UNDEFINED> instruction: 0xe7e26018
    3c20:	andeq	r3, r1, r6, ror #10
    3c24:	andeq	r3, r1, r8, asr r5
    3c28:	andeq	r3, r1, r6, asr #10
    3c2c:	andeq	r2, r0, r0, asr #6
    3c30:	andeq	r3, r1, lr, lsr #10
    3c34:	mvnsmi	lr, sp, lsr #18
    3c38:	ldcmi	6, cr4, [lr, #-56]	; 0xffffffc8
    3c3c:	ldmib	r5, {r0, r2, r3, r4, r5, r6, sl, lr}^
    3c40:			; <UNDEFINED> instruction: 0xf7ff7800
    3c44:			; <UNDEFINED> instruction: 0x1e04fb53
    3c48:			; <UNDEFINED> instruction: 0x2000bfb8
    3c4c:			; <UNDEFINED> instruction: 0xf7ffdb15
    3c50:	blx	fed42784 <pclose@plt+0xfed418b8>
    3c54:	ldmdbeq	fp, {r2, r7, r8, r9, ip, sp, lr, pc}^
    3c58:	svclt	0x00142800
    3c5c:	andcs	r4, r0, r8, lsl r6
    3c60:	stmdavs	fp!, {r5, r6, r7, r8, fp, ip, sp, pc}
    3c64:	blle	28e86c <pclose@plt+0x28d9a0>
    3c68:	blx	1b41c66 <pclose@plt+0x1b40d9a>
    3c6c:	addsmi	r6, r8, #2818048	; 0x2b0000
    3c70:	andcs	sp, r1, r5, lsl #22
    3c74:	stmib	r5, {r0, r1, r4, r5, sp, lr}^
    3c78:	pop	{fp, ip, sp, lr}
    3c7c:	stfmid	f0, [lr], {240}	; 0xf0
    3c80:	stmdbmi	lr, {r4, r6, r9, sp}
    3c84:	ldrbtmi	r4, [r9], #-1148	; 0xfffffb84
    3c88:	andeq	pc, r8, r4, lsl #2
    3c8c:	stmia	sl!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3c90:	ldrmi	r2, [r8], -r0, lsl #6
    3c94:	subscc	pc, r7, r4, lsl #17
    3c98:	ldrhhi	lr, [r0, #141]!	; 0x8d
    3c9c:			; <UNDEFINED> instruction: 0xf1054908
    3ca0:	subscs	r0, r0, #8
    3ca4:			; <UNDEFINED> instruction: 0xf7fd4479
    3ca8:	movwcs	lr, #2206	; 0x89e
    3cac:			; <UNDEFINED> instruction: 0xf8854618
    3cb0:	ubfx	r3, r7, #0, #3
    3cb4:	andeq	r3, r1, ip, lsl #10
    3cb8:	andeq	r3, r1, r4, asr #9
    3cbc:			; <UNDEFINED> instruction: 0x000022be
    3cc0:			; <UNDEFINED> instruction: 0x00002db8
    3cc4:	subscs	fp, r0, #16, 10	; 0x4000000
    3cc8:	stmdbmi	r7, {r1, r2, sl, fp, lr}
    3ccc:	ldrbtmi	r4, [r9], #-1148	; 0xfffffb84
    3cd0:	andeq	pc, r8, r4, lsl #2
    3cd4:	stm	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3cd8:	andcs	r2, r1, r0, lsl #6
    3cdc:	subscc	pc, r7, r4, lsl #17
    3ce0:	svclt	0x0000bd10
    3ce4:	andeq	r3, r1, ip, ror r4
    3ce8:	andeq	r2, r0, r6, lsr #27
    3cec:	addlt	fp, r3, r0, lsr r5
    3cf0:			; <UNDEFINED> instruction: 0xf7fd4605
    3cf4:	stcmi	8, cr14, [ip], {96}	; 0x60
    3cf8:			; <UNDEFINED> instruction: 0xf104447c
    3cfc:	stfnee	f0, [r2], {220}	; 0xdc
    3d00:	rsceq	pc, r0, r4, lsl #2
    3d04:			; <UNDEFINED> instruction: 0xf0029201
    3d08:	cmplt	r8, r9, lsl r8	; <UNPREDICTABLE>
    3d0c:	strtmi	r9, [r9], -r1, lsl #20
    3d10:	ldrdeq	pc, [r0], #132	; 0x84	; <UNPREDICTABLE>
    3d14:	svc	0x00c0f7fc
    3d18:			; <UNDEFINED> instruction: 0xf8d44b04
    3d1c:	andcs	r2, r1, r0, ror #1
    3d20:	andsvs	r4, sl, fp, ror r4
    3d24:	ldclt	0, cr11, [r0, #-12]!
    3d28:	andeq	r3, r1, r0, asr r4
    3d2c:	andeq	r3, r1, r4, ror r3
    3d30:	ldrbmi	lr, [r0, sp, lsr #18]!
    3d34:			; <UNDEFINED> instruction: 0xf8df4615
    3d38:	addlt	r2, r6, ip, lsl ip
    3d3c:	ldccc	8, cr15, [r8], {223}	; 0xdf
    3d40:	ldrbtmi	r4, [sl], #-1550	; 0xfffff9f2
    3d44:			; <UNDEFINED> instruction: 0xf8df4604
    3d48:	ldmpl	r3, {r2, r4, sl, fp, ip, sp, lr}^
    3d4c:	ldmdavs	fp, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    3d50:			; <UNDEFINED> instruction: 0xf04f9305
    3d54:	movwcs	r0, #768	; 0x300
    3d58:			; <UNDEFINED> instruction: 0xf7ff9302
    3d5c:			; <UNDEFINED> instruction: 0xf1b0fac7
    3d60:	vmlal.s8	q8, d0, d0
    3d64:	stmdavs	r0!, {r2, r3, r5, r6, r7, pc}
    3d68:	blx	feb41d6c <pclose@plt+0xfeb40ea0>
    3d6c:	eorvs	r1, r3, r3, asr #24
    3d70:	mulls	r0, r0, r8
    3d74:	andeq	pc, sl, #1073741866	; 0x4000002a
    3d78:	vpmin.s8	q1, q0, q8
    3d7c:	ldm	pc, {r0, r1, r5, r6, r7, pc}^	; <UNPREDICTABLE>
    3d80:	cmneq	r5, #18	; <UNPREDICTABLE>
    3d84:	rsceq	r0, r1, r1, ror #1
    3d88:	rsceq	r0, r1, r1, ror #1
    3d8c:	rsceq	r0, r1, r1, ror #1
    3d90:	rsceq	r0, r1, r1, ror #1
    3d94:	rsceq	r0, r1, r1, ror #1
    3d98:	rsceq	r0, r1, r1, ror #1
    3d9c:	rsceq	r0, r1, r1, ror #1
    3da0:	rsceq	r0, r1, r1, ror #1
    3da4:	rsceq	r0, r1, r1, ror #1
    3da8:	rsceq	r0, r1, r1, ror #1
    3dac:	rsceq	r0, r1, r1, ror #1
    3db0:	rsceq	r0, r1, sl, lsl #8
    3db4:	rsceq	r0, r1, r1, ror r0
    3db8:	rsceq	r0, r1, r1, ror #1
    3dbc:	rsceq	r0, r1, r1, ror #1
    3dc0:	rsceq	r0, r1, r1, ror #1
    3dc4:	rsceq	r0, r1, r1, ror #1
    3dc8:	rsceq	r0, r1, r1, ror #1
    3dcc:	rsceq	r0, r1, r1, ror #1
    3dd0:	rsceq	r0, r1, r1, ror #1
    3dd4:	rsceq	r0, r1, r1, ror #1
    3dd8:	rsceq	r0, r1, r1, ror #1
    3ddc:	rsceq	r0, r1, r1, ror #1
    3de0:	rsceq	r0, r1, r1, ror #1
    3de4:	rsceq	r0, r1, r1, ror #1
    3de8:	rsceq	r0, r1, r0, lsr #5
    3dec:	rsceq	r0, r1, r1, ror #1
    3df0:	rsceq	r0, r1, r1, ror #1
    3df4:	rsceq	r0, r1, r1, ror #1
    3df8:	smlaleq	r0, r1, sp, r0
    3dfc:	strdeq	r0, [r9, #2]
    3e00:	rsceq	r0, r1, r1, ror #1
    3e04:	rsceq	r0, r1, r1, ror #1
    3e08:	rsceq	r0, r1, r1, ror #1
    3e0c:	cmneq	sp, r1, ror #1
    3e10:	rsceq	r0, r1, sp, ror r1
    3e14:	rsceq	r0, r1, r1, ror #1
    3e18:	rscseq	r0, r2, r1, ror #1
    3e1c:	rsceq	r0, r1, pc, ror #3
    3e20:	rsceq	r0, r1, r1, ror #1
    3e24:	rsceq	r0, r1, r1, ror #1
    3e28:	rsceq	r0, r1, r1, ror #1
    3e2c:	rsceq	r0, r1, r1, ror #1
    3e30:	rsceq	r0, r1, r8, asr r2
    3e34:	strbteq	r0, [r3], #1067	; 0x42b
    3e38:	ldrteq	r0, [fp], #149	; 0x95
    3e3c:	strdeq	r0, [r9, #2]
    3e40:	ldrbeq	r0, [r9], #-976	; 0xfffffc30
    3e44:	orrseq	r0, ip, r3, ror #5
    3e48:	orrseq	r0, ip, r0, ror r2
    3e4c:	orrseq	r0, ip, r1, ror #1
    3e50:	orrseq	r0, r5, #1073741855	; 0x4000001f
    3e54:	cmpeq	r1, #671088640	; 0x28000000
    3e58:	ldrhteq	r0, [r2], #39	; 0x27
    3e5c:	mvneq	r0, #-1073741765	; 0xc000003b
    3e60:	streq	r0, [r0], #714	; 0x2ca
    3e64:	eorvs	r3, r3, r1, lsl #6
    3e68:	stccs	8, cr15, [r1], {19}
    3e6c:	mvnsle	r2, sl, lsl #20
    3e70:	stmdblt	r8!, {r1, fp, ip, pc}^
    3e74:	bcs	ffa421f8 <pclose@plt+0xffa4132c>
    3e78:	bcc	ff7421fc <pclose@plt+0xff741330>
    3e7c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3e80:	blls	15def0 <pclose@plt+0x15d024>
    3e84:			; <UNDEFINED> instruction: 0xf040405a
    3e88:	andlt	r8, r6, r9, ror #12
    3e8c:			; <UNDEFINED> instruction: 0x87f0e8bd
    3e90:	blx	fc1e8c <pclose@plt+0xfc0fc0>
    3e94:			; <UNDEFINED> instruction: 0xf7fd4604
    3e98:	bls	c278c <pclose@plt+0xc18c0>
    3e9c:	strtmi	r4, [r0], -r1, lsl #12
    3ea0:	stc2	7, cr15, [r4], #1016	; 0x3f8
    3ea4:	suble	r2, sl, r0, lsl #16
    3ea8:	strb	r2, [r3, r0]!
    3eac:	blx	17c1ea8 <pclose@plt+0x17c0fdc>
    3eb0:	svclt	0x00182800
    3eb4:	svceq	0x0003f116
    3eb8:	rscshi	pc, ip, r0, asr #32
    3ebc:	svceq	0x0000f1b8
    3ec0:	ldrbthi	pc, [r4], #-64	; 0xffffffc0	; <UNPREDICTABLE>
    3ec4:	ldmdavc	r8, {r0, r1, r5, fp, sp, lr}
    3ec8:	mcr2	7, 3, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    3ecc:	bllt	fec156d8 <pclose@plt+0xfec1480c>
    3ed0:			; <UNDEFINED> instruction: 0xf7ff4620
    3ed4:			; <UNDEFINED> instruction: 0x4604fdbd
    3ed8:			; <UNDEFINED> instruction: 0xf7fdb388
    3edc:			; <UNDEFINED> instruction: 0x462afa33
    3ee0:	andcs	r4, r1, r1, lsl #12
    3ee4:	mcr2	7, 1, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
    3ee8:			; <UNDEFINED> instruction: 0xf7fdb348
    3eec:	teqlt	r0, #43776	; 0xab00	; <UNPREDICTABLE>
    3ef0:	blx	ff2c1eec <pclose@plt+0xff2c1020>
    3ef4:			; <UNDEFINED> instruction: 0xf0002800
    3ef8:	stmdavc	r3!, {r0, r2, r3, r5, r9, sl, pc}
    3efc:	svclt	0x00182b00
    3f00:			; <UNDEFINED> instruction: 0xf0402b21
    3f04:	blcs	24538 <pclose@plt+0x2366c>
    3f08:	rscshi	pc, pc, r0
    3f0c:	tstcs	r0, r0, lsr #12
    3f10:	mcr2	7, 6, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    3f14:	blle	48df1c <pclose@plt+0x48d050>
    3f18:	ldc2	7, cr15, [sl], #1012	; 0x3f4
    3f1c:			; <UNDEFINED> instruction: 0xf7fd2000
    3f20:	str	pc, [r5, fp, lsr #20]!
    3f24:	bmi	f422a8 <pclose@plt+0xf413dc>
    3f28:			; <UNDEFINED> instruction: 0xf8df2250
    3f2c:	ldrbtmi	r1, [ip], #-2620	; 0xfffff5c4
    3f30:			; <UNDEFINED> instruction: 0xf1044479
    3f34:			; <UNDEFINED> instruction: 0xf7fc0008
    3f38:			; <UNDEFINED> instruction: 0xf884ef56
    3f3c:			; <UNDEFINED> instruction: 0xf06f5057
    3f40:	ldr	r0, [r7, r1]
    3f44:	bmi	9422c8 <pclose@plt+0x9413fc>
    3f48:			; <UNDEFINED> instruction: 0xf8df2250
    3f4c:	ldrbtmi	r1, [ip], #-2596	; 0xfffff5dc
    3f50:			; <UNDEFINED> instruction: 0xf1044479
    3f54:			; <UNDEFINED> instruction: 0xf7fc0008
    3f58:	movwcs	lr, #3910	; 0xf46
    3f5c:	andeq	pc, r1, pc, rrx
    3f60:	subscc	pc, r7, r4, lsl #17
    3f64:	stccs	7, cr14, [r0, #-536]	; 0xfffffde8
    3f68:	ldrbhi	pc, [sl, #64]!	; 0x40	; <UNPREDICTABLE>
    3f6c:	bicseq	pc, pc, #9
    3f70:	strbeq	pc, [r7], -r9, lsr #3	; <UNPREDICTABLE>
    3f74:	movteq	pc, #29091	; 0x71a3	; <UNPREDICTABLE>
    3f78:			; <UNDEFINED> instruction: 0xf686fab6
    3f7c:			; <UNDEFINED> instruction: 0xf383fab3
    3f80:	ldmdbeq	fp, {r1, r2, r4, r5, r6, r8, fp}^
    3f84:			; <UNDEFINED> instruction: 0xf7fd9303
    3f88:			; <UNDEFINED> instruction: 0x4642f9dd
    3f8c:	andcs	r4, r1, r1, lsl #12
    3f90:	blx	1941f96 <pclose@plt+0x19410ca>
    3f94:	sbcsle	r2, r2, r0, lsl #16
    3f98:	ldmibne	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    3f9c:	blls	d5824 <pclose@plt+0xd4958>
    3fa0:	ldmib	r1, {r0, r3, r4, r5, r6, sl, lr}^
    3fa4:			; <UNDEFINED> instruction: 0xf0012100
    3fa8:	stmdacs	r0, {r0, r1, r3, r5, r8, fp, ip, sp, lr, pc}
    3fac:			; <UNDEFINED> instruction: 0xf1b9d0c7
    3fb0:	svclt	0x00080f56
    3fb4:	streq	pc, [r1], -r6, asr #32
    3fb8:	cfmadd32cs	mvax0, mvfx9, mvfx0, mvfx3
    3fbc:	ldrhi	pc, [sp], #0
    3fc0:	strtmi	sl, [sl], -r2, lsl #18
    3fc4:			; <UNDEFINED> instruction: 0xf7ff4620
    3fc8:	stmdacs	r0, {r0, r3, r7, r8, r9, fp, ip, sp, lr, pc}
    3fcc:	ldmib	sp, {r0, r1, r2, r4, r5, r7, ip, lr, pc}^
    3fd0:	cfmadd32cs	mvax0, mvfx8, mvfx0, mvfx2
    3fd4:	ldrhi	pc, [r3], #0
    3fd8:	blx	ffac1fd6 <pclose@plt+0xffac110a>
    3fdc:	ldmibvc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    3fe0:			; <UNDEFINED> instruction: 0xf107447f
    3fe4:			; <UNDEFINED> instruction: 0xf7fe09e4
    3fe8:	stmdacs	r0, {r0, r1, r2, r4, r6, r8, r9, fp, ip, sp, lr, pc}
    3fec:	svcge	0x0040f43f
    3ff0:			; <UNDEFINED> instruction: 0xf9daf7fd
    3ff4:			; <UNDEFINED> instruction: 0xf9a0f7fd
    3ff8:			; <UNDEFINED> instruction: 0xf98af7fd
    3ffc:	blle	fe78e004 <pclose@plt+0xfe78d138>
    4000:	movwcs	fp, #878	; 0x36e
    4004:			; <UNDEFINED> instruction: 0xf7fd9304
    4008:	strmi	pc, [r2], r3, lsl #19
    400c:			; <UNDEFINED> instruction: 0xf980f7fd
    4010:	strmi	r4, [r1], -r2, asr #12
    4014:			; <UNDEFINED> instruction: 0xf7fe4650
    4018:	stmdacs	r0, {r0, r3, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    401c:			; <UNDEFINED> instruction: 0xf10dd08f
    4020:			; <UNDEFINED> instruction: 0x46500a10
    4024:	ldc2l	7, cr15, [ip], #1016	; 0x3f8
    4028:	stmdacs	r0, {r5, sp, lr}
    402c:	blls	138250 <pclose@plt+0x137384>
    4030:	vstrle	d2, [r4]
    4034:			; <UNDEFINED> instruction: 0xf0002b01
    4038:	blcs	a4f5c <pclose@plt+0xa4090>
    403c:	bichi	pc, fp, #64	; 0x40
    4040:	blcs	9a2054 <pclose@plt+0x9a1188>
    4044:	bichi	pc, r7, #64	; 0x40
    4048:	blcs	2a215c <pclose@plt+0x2a1290>
    404c:	bichi	pc, r3, #64	; 0x40
    4050:	blcs	22264 <pclose@plt+0x21398>
    4054:			; <UNDEFINED> instruction: 0x83bff040
    4058:			; <UNDEFINED> instruction: 0xf0002d00
    405c:	strtmi	r8, [fp], -r2, lsr #11
    4060:	and	r6, r0, r5, lsr #32
    4064:	ldmdavc	fp, {r0, r1, r5, fp, sp, lr}
    4068:	adcsle	r2, ip, r0, lsl #22
    406c:	tstcs	r0, r1, lsl #4
    4070:			; <UNDEFINED> instruction: 0xf7ff4620
    4074:	stmdacs	r0, {r0, r2, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}
    4078:			; <UNDEFINED> instruction: 0xe760daf4
    407c:	svceq	0x0000f1b8
    4080:	ldrhi	pc, [r1, #-64]!	; 0xffffffc0
    4084:	strtmi	sl, [r0], -r2, lsl #18
    4088:			; <UNDEFINED> instruction: 0xf7ff2200
    408c:	stmdacs	r0, {r0, r1, r2, r5, r8, r9, fp, ip, sp, lr, pc}
    4090:	svcge	0x0055f43f
    4094:	svceq	0x0050f1b9
    4098:	strbhi	pc, [r3], #-0	; <UNPREDICTABLE>
    409c:	svceq	0x0071f1b9
    40a0:	adcshi	pc, r9, r0, asr #32
    40a4:			; <UNDEFINED> instruction: 0xf962f7fd
    40a8:	svclt	0x00182800
    40ac:	svceq	0x0003f116
    40b0:	adcshi	pc, r1, r0
    40b4:	andeq	pc, r2, pc, rrx
    40b8:			; <UNDEFINED> instruction: 0xf1b9e6dc
    40bc:	svclt	0x00040f6c
    40c0:	movwls	r2, #13057	; 0x3301
    40c4:			; <UNDEFINED> instruction: 0xf1b9d005
    40c8:	svclt	0x000c0f6e
    40cc:	movwcs	r2, #17154	; 0x4302
    40d0:	strbmi	r9, [r0], -r3, lsl #6
    40d4:	blx	ffcc20d8 <pclose@plt+0xffcc120c>
    40d8:			; <UNDEFINED> instruction: 0xf43f2800
    40dc:	stmdbge	r2, {r4, r5, r8, r9, sl, fp, sp, pc}
    40e0:	andcs	r4, r0, #32, 12	; 0x2000000
    40e4:	blx	ffec20e8 <pclose@plt+0xffec121c>
    40e8:			; <UNDEFINED> instruction: 0xf43f2800
    40ec:			; <UNDEFINED> instruction: 0xf8dfaf28
    40f0:	ldmib	sp, {r2, r3, r7, fp, ip, sp}^
    40f4:	ldrbtmi	r4, [fp], #-514	; 0xfffffdfe
    40f8:	ldmib	r3, {r1, r5, r8, r9, lr}^
    40fc:			; <UNDEFINED> instruction: 0xf7fe1000
    4100:	stmdacs	r0, {r0, r2, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    4104:	mrcge	4, 6, APSR_nzcv, cr0, cr15, {3}
    4108:			; <UNDEFINED> instruction: 0xf8dfe719
    410c:	ldrbtmi	r3, [fp], #-2164	; 0xfffff78c
    4110:	usat	r6, #27, ip, lsl #16
    4114:	svceq	0x0000f1b8
    4118:	strbthi	pc, [ip], #64	; 0x40	; <UNPREDICTABLE>
    411c:	strtmi	sl, [r0], -r2, lsl #18
    4120:			; <UNDEFINED> instruction: 0xf7ff2200
    4124:	stmdacs	r0, {r0, r1, r3, r4, r6, r7, r9, fp, ip, sp, lr, pc}
    4128:	svcge	0x0009f43f
    412c:	svceq	0x0048f1b9
    4130:	strhi	pc, [r2], #-0
    4134:	svceq	0x0068f1b9
    4138:			; <UNDEFINED> instruction: 0xf8dfd007
    413c:	ldrbtmi	r3, [fp], #-2120	; 0xfffff7b8
    4140:	ldrdcc	pc, [ip], #131	; 0x83	; <UNPREDICTABLE>
    4144:			; <UNDEFINED> instruction: 0xf43f2b00
    4148:			; <UNDEFINED> instruction: 0xf8dfae93
    414c:	ldrbtmi	r0, [r8], #-2108	; 0xfffff7c4
    4150:	blcs	22964 <pclose@plt+0x21a98>
    4154:	mcrge	4, 4, pc, cr12, cr15, {1}	; <UNPREDICTABLE>
    4158:			; <UNDEFINED> instruction: 0xf7fc3008
    415c:	str	lr, [r7], r8, ror #27
    4160:			; <UNDEFINED> instruction: 0xf0027842
    4164:	ldmdbcs	r1, {r0, r1, r2, r3, r4, r6, r7, r8}^
    4168:	svclt	0x00049203
    416c:	eorvs	r1, r3, r3, lsl #25
    4170:			; <UNDEFINED> instruction: 0xf7ff7818
    4174:			; <UNDEFINED> instruction: 0x4601fd15
    4178:			; <UNDEFINED> instruction: 0xf47f2800
    417c:	strtmi	sl, [r0], -r0, ror #29
    4180:	stc2l	7, cr15, [r6], #-1020	; 0xfffffc04
    4184:	stmdacs	r0, {r2, r9, sl, lr}
    4188:	mrcge	4, 6, APSR_nzcv, cr9, cr15, {1}
    418c:	svceq	0x0000f1b8
    4190:	movwhi	pc, #64	; 0x40	; <UNPREDICTABLE>
    4194:			; <UNDEFINED> instruction: 0xf8d6f7fd
    4198:			; <UNDEFINED> instruction: 0xf0402800
    419c:			; <UNDEFINED> instruction: 0xf8df82fb
    41a0:	ldrbtmi	r3, [fp], #-2028	; 0xfffff814
    41a4:	stmdahi	r0, {r0, r1, r6, r7, r8, fp, sp, lr, pc}
    41a8:	ubfxcc	pc, pc, #17, #5
    41ac:	ldrbtmi	r7, [fp], #-2082	; 0xfffff7de
    41b0:	ldmdavc	fp, {r0, r1, r3, r4, fp, sp, lr}
    41b4:	bcs	8726c8 <pclose@plt+0x8717fc>
    41b8:	andle	r4, fp, r0, lsr #12
    41bc:	ldc2	7, cr15, [r6, #1020]	; 0x3fc
    41c0:			; <UNDEFINED> instruction: 0xf43f2800
    41c4:	stmdavc	r2!, {r2, r3, r4, r5, r7, r9, sl, fp, sp, pc}
    41c8:	ldmdblt	sl, {r5, r9, sl, lr}
    41cc:			; <UNDEFINED> instruction: 0x37c4f8df
    41d0:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    41d4:	svceq	0x0057f1b9
    41d8:			; <UNDEFINED> instruction: 0x83b9f000
    41dc:	sbfxne	pc, pc, #17, #25
    41e0:			; <UNDEFINED> instruction: 0xf8df4479
    41e4:	ldrbtmi	r2, [sl], #-1976	; 0xfffff848
    41e8:	andcc	lr, r0, #3440640	; 0x348000
    41ec:	mrc2	7, 6, pc, cr8, cr14, {7}
    41f0:	andls	r2, r4, r0, lsl #16
    41f4:	mcrge	6, 5, pc, cr3, cr15, {7}	; <UNPREDICTABLE>
    41f8:			; <UNDEFINED> instruction: 0xf8a4f7fd
    41fc:	addsmi	r9, r8, #4, 22	; 0x1000
    4200:	ldrthi	pc, [r3], #-0	; <UNPREDICTABLE>
    4204:	blcs	1c6ae18 <pclose@plt+0x1c69f4c>
    4208:	strhi	pc, [pc], #0	; 4210 <pclose@plt+0x3344>
    420c:	nopeq	{35}	; 0x23
    4210:			; <UNDEFINED> instruction: 0xf47f2b51
    4214:			; <UNDEFINED> instruction: 0xf04fae2d
    4218:			; <UNDEFINED> instruction: 0xe62b30ff
    421c:			; <UNDEFINED> instruction: 0xf7ff4620
    4220:	stmdacs	r0, {r0, r2, r5, r6, r8, sl, fp, ip, sp, lr, pc}
    4224:	mcrge	4, 4, pc, cr11, cr15, {1}	; <UNPREDICTABLE>
    4228:	blcs	222bc <pclose@plt+0x213f0>
    422c:	mcrge	4, 3, pc, cr14, cr15, {3}	; <UNPREDICTABLE>
    4230:	stmdbge	r2, {r0, r1, r3, r5, r6, r8, r9, sl, sp, lr, pc}
    4234:	strtmi	r2, [r0], -r0, lsl #4
    4238:	blx	144223c <pclose@plt+0x1441370>
    423c:			; <UNDEFINED> instruction: 0xf43f2800
    4240:	stccs	14, cr10, [r0, #-504]	; 0xfffffe08
    4244:	mvnshi	pc, #0
    4248:	smmlsne	r4, pc, r8, pc	; <UNPREDICTABLE>
    424c:	strtmi	r4, [r0], -fp, lsr #12
    4250:	ldrbtmi	r2, [r9], #-512	; 0xfffffe00
    4254:			; <UNDEFINED> instruction: 0xf7fd6809
    4258:	stmdacs	r0, {r0, r3, r7, r8, r9, fp, ip, sp, lr, pc}
    425c:	mcrge	4, 0, pc, cr8, cr15, {3}	; <UNPREDICTABLE>
    4260:	strbmi	lr, [r0], -sp, ror #12
    4264:	blx	ac2268 <pclose@plt+0xac139c>
    4268:			; <UNDEFINED> instruction: 0xf43f2800
    426c:	stmdbge	r4, {r3, r5, r6, r9, sl, fp, sp, pc}
    4270:			; <UNDEFINED> instruction: 0xf7ff4620
    4274:	stmdacs	r0, {r0, r1, r2, r3, r4, r6, r7, sl, fp, ip, sp, lr, pc}
    4278:	mcrge	4, 3, pc, cr1, cr15, {1}	; <UNPREDICTABLE>
    427c:			; <UNDEFINED> instruction: 0x6724f8df
    4280:	ldrbtmi	r9, [lr], #-2820	; 0xfffff4fc
    4284:	addsmi	r6, r3, #7471104	; 0x720000
    4288:	ldmdavs	r2!, {r0, r1, r8, r9, fp, ip, lr, pc}
    428c:	vrshr.s64	d20, d3, #64
    4290:	stmdbge	r2, {r0, r2, r4, r7, sl, pc}
    4294:	andcs	r4, r0, #32, 12	; 0x2000000
    4298:	blx	84229c <pclose@plt+0x8413d0>
    429c:			; <UNDEFINED> instruction: 0xf43f2800
    42a0:	stccs	14, cr10, [r0, #-312]	; 0xfffffec8
    42a4:	strhi	pc, [r3], #-0
    42a8:	usateq	pc, #28, pc, asr #17	; <UNPREDICTABLE>
    42ac:	bls	115b60 <pclose@plt+0x114c94>
    42b0:	ldmib	r0, {r3, r4, r5, r6, sl, lr}^
    42b4:			; <UNDEFINED> instruction: 0xf7fd1000
    42b8:	stmdacs	r0, {r0, r2, r8, sl, fp, ip, sp, lr, pc}
    42bc:	cfldrdge	mvd15, [r8, #508]	; 0x1fc
    42c0:	stmdbge	r2, {r0, r2, r3, r4, r5, r9, sl, sp, lr, pc}
    42c4:	andcs	r4, r0, #32, 12	; 0x2000000
    42c8:	blx	2422cc <pclose@plt+0x241400>
    42cc:			; <UNDEFINED> instruction: 0xf43f2800
    42d0:			; <UNDEFINED> instruction: 0xf1b8ae36
    42d4:			; <UNDEFINED> instruction: 0xf0000f00
    42d8:			; <UNDEFINED> instruction: 0xf8df83b1
    42dc:	ldrbtmi	r3, [fp], #-1744	; 0xfffff930
    42e0:			; <UNDEFINED> instruction: 0xf8df681a
    42e4:	andcs	r1, r1, ip, asr #13
    42e8:			; <UNDEFINED> instruction: 0xf7fc4479
    42ec:	ldr	lr, [pc, #3458]!	; 5076 <pclose@plt+0x41aa>
    42f0:	svceq	0x0000f1b8
    42f4:	mvnshi	pc, #64	; 0x40
    42f8:	strtmi	sl, [r0], -r2, lsl #18
    42fc:			; <UNDEFINED> instruction: 0xf7ff2200
    4300:	stmdacs	r0, {r0, r2, r3, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    4304:	mrcge	4, 0, APSR_nzcv, cr11, cr15, {1}
    4308:			; <UNDEFINED> instruction: 0xf7fd4628
    430c:	stmdacs	r0, {r0, r1, r2, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    4310:	cfstrsge	mvf15, [lr, #508]!	; 0x1fc
    4314:			; <UNDEFINED> instruction: 0x4640e613
    4318:			; <UNDEFINED> instruction: 0xf9d0f7ff
    431c:			; <UNDEFINED> instruction: 0xf43f2800
    4320:	stmdbge	r2, {r1, r2, r3, r9, sl, fp, sp, pc}
    4324:	andcs	r4, r0, #32, 12	; 0x2000000
    4328:			; <UNDEFINED> instruction: 0xf9d8f7ff
    432c:			; <UNDEFINED> instruction: 0xf43f2800
    4330:			; <UNDEFINED> instruction: 0xf8dfae06
    4334:	ldrbtmi	r3, [fp], #-1664	; 0xfffff980
    4338:	ldrdne	lr, [r0], -r3
    433c:	blx	1c2338 <pclose@plt+0x1c146c>
    4340:			; <UNDEFINED> instruction: 0xf47f2800
    4344:	ldrb	sl, [sl, #3477]!	; 0xd95
    4348:			; <UNDEFINED> instruction: 0x566cf8df
    434c:	eorvs	r1, r3, r3, lsl #25
    4350:	stmdavc	r2, {r0, r2, r3, r4, r5, r6, sl, lr}^
    4354:	andls	r6, r3, #2818048	; 0x2b0000
    4358:			; <UNDEFINED> instruction: 0xf0002b00
    435c:	stmdbge	r2, {r0, r4, r5, r6, r7, r8, r9, pc}
    4360:	andcs	r4, r0, #32, 12	; 0x2000000
    4364:			; <UNDEFINED> instruction: 0xf9baf7ff
    4368:			; <UNDEFINED> instruction: 0xf43f2800
    436c:	stmdavs	r8!, {r3, r5, r6, r7, r8, sl, fp, sp, pc}
    4370:			; <UNDEFINED> instruction: 0xf8e8f7fd
    4374:	blcc	186af88 <pclose@plt+0x186a0bc>
    4378:	vpadd.i8	d2, d0, d9
    437c:	addseq	r8, fp, r8, asr #7
    4380:	ldcvs	8, cr1, [r2, #936]	; 0x3a8
    4384:			; <UNDEFINED> instruction: 0xf0002a00
    4388:			; <UNDEFINED> instruction: 0xf8df83bc
    438c:	ldrbtmi	r2, [sl], #-1584	; 0xfffff9d0
    4390:	ldrvs	r4, [r8, #1043]	; 0x413
    4394:	strbmi	lr, [r0], -ip, ror #10
    4398:			; <UNDEFINED> instruction: 0xf990f7ff
    439c:			; <UNDEFINED> instruction: 0xf43f2800
    43a0:	stmdavs	r1!, {r1, r2, r3, r6, r7, r8, sl, fp, sp, pc}
    43a4:			; <UNDEFINED> instruction: 0xf8df2600
    43a8:			; <UNDEFINED> instruction: 0x46379618
    43ac:			; <UNDEFINED> instruction: 0x8614f8df
    43b0:	ldrbtmi	r7, [r9], #2059	; 0x80b
    43b4:			; <UNDEFINED> instruction: 0xe01744f8
    43b8:			; <UNDEFINED> instruction: 0x970407f0
    43bc:	mvnshi	pc, r0, lsl #2
    43c0:	strtmi	sl, [r2], -r4, lsl #16
    43c4:	stc2l	0, cr15, [lr], #-4
    43c8:			; <UNDEFINED> instruction: 0xf0002800
    43cc:	blls	124bac <pclose@plt+0x123ce0>
    43d0:	vqrdmulh.s<illegal width 8>	d18, d0, d0
    43d4:	stmdavs	r1!, {r1, r4, r5, r6, r7, r8, pc}
    43d8:	streq	pc, [r1], -r6, asr #32
    43dc:	andcc	pc, r0, r8, asr #17
    43e0:	blcs	2a2414 <pclose@plt+0x2a1548>
    43e4:	rsbhi	pc, lr, #0
    43e8:	eorseq	pc, r1, #-1073741784	; 0xc0000028
    43ec:	stmible	r3!, {r3, r9, fp, sp}^
    43f0:			; <UNDEFINED> instruction: 0xf0002b70
    43f4:	vqsub.s8	d8, d0, d2
    43f8:	blcs	2a4b10 <pclose@plt+0x2a3c44>
    43fc:	rsbhi	pc, r0, #0
    4400:			; <UNDEFINED> instruction: 0xf0402b67
    4404:			; <UNDEFINED> instruction: 0x07f28211
    4408:	bicshi	pc, r7, r0, lsl #2
    440c:	ldrdcc	pc, [r0], -r9
    4410:			; <UNDEFINED> instruction: 0xf0463101
    4414:	blx	fecc5c20 <pclose@plt+0xfecc4d54>
    4418:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    441c:	andcc	pc, r0, r9, asr #17
    4420:	ldrb	r6, [sp, r1, lsr #32]
    4424:			; <UNDEFINED> instruction: 0xf7ff4640
    4428:	stmdacs	r0, {r0, r3, r6, r8, fp, ip, sp, lr, pc}
    442c:	cfstrsge	mvf15, [r7, #252]	; 0xfc
    4430:	strtmi	sl, [r0], -r4, lsl #18
    4434:	blx	fffc243a <pclose@plt+0xfffc156e>
    4438:			; <UNDEFINED> instruction: 0xf43f2800
    443c:	stmdbge	r2, {r7, r8, sl, fp, sp, pc}
    4440:	andcs	r4, r0, #32, 12	; 0x2000000
    4444:			; <UNDEFINED> instruction: 0xf94af7ff
    4448:			; <UNDEFINED> instruction: 0xf43f2800
    444c:	stccs	13, cr10, [r0, #-480]	; 0xfffffe20
    4450:	teqhi	r1, #0	; <UNPREDICTABLE>
    4454:	ldrbcc	pc, [r0, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    4458:	ldrbtmi	r9, [fp], #-2564	; 0xfffff5fc
    445c:	ldrdne	lr, [r0], -r3
    4460:	blx	44245e <pclose@plt+0x441592>
    4464:			; <UNDEFINED> instruction: 0xf47f2800
    4468:	strb	sl, [r8, #-3331]!	; 0xfffff2fd
    446c:			; <UNDEFINED> instruction: 0xff50f7fc
    4470:			; <UNDEFINED> instruction: 0xf7fe4604
    4474:			; <UNDEFINED> instruction: 0xf085feb9
    4478:	strbmi	r0, [r1], -r1, lsl #4
    447c:	streq	pc, [r1, #-2]
    4480:	svclt	0x000c2800
    4484:	andcs	r4, r1, r8, lsr #12
    4488:			; <UNDEFINED> instruction: 0xf7ff4420
    448c:	stmdacs	r0, {r0, r1, r2, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    4490:	cfldrdge	mvd15, [r5, #-252]	; 0xffffff04
    4494:	ldrcc	pc, [r4, #-2271]!	; 0xfffff721
    4498:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    449c:			; <UNDEFINED> instruction: 0x46086819
    44a0:			; <UNDEFINED> instruction: 0xf9a4f7fe
    44a4:			; <UNDEFINED> instruction: 0xf47f2800
    44a8:	strb	sl, [r8, #-3299]	; 0xfffff31d
    44ac:			; <UNDEFINED> instruction: 0xf7ff7840
    44b0:	stmdacs	r0, {r0, r1, r2, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    44b4:	cfstrdge	mvd15, [r3, #-508]	; 0xfffffe04
    44b8:	svceq	0x0000f1b8
    44bc:	sbchi	pc, r6, #0
    44c0:	tstcs	r0, r0, lsr #12
    44c4:	blx	ff1424c8 <pclose@plt+0xff1415fc>
    44c8:	stmdacs	r0, {r2, r9, sl, lr}
    44cc:	cfldrsge	mvf15, [r7, #-252]!	; 0xffffff04
    44d0:	ldrbtcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    44d4:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    44d8:	stmdblt	r3, {r0, r1, r3, r4, fp, ip, sp, lr}^
    44dc:	blcs	8624f0 <pclose@plt+0x861624>
    44e0:	adcshi	pc, sp, #0
    44e4:	stc2	7, cr15, [r2], {255}	; 0xff
    44e8:			; <UNDEFINED> instruction: 0xf43f2800
    44ec:	stccs	13, cr10, [r0, #-160]	; 0xffffff60
    44f0:	adcshi	pc, r8, #0
    44f4:	ldmdblt	fp, {r0, r1, r5, fp, ip, sp, lr}
    44f8:	ldrbcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    44fc:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    4500:	ldrbcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    4504:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
    4508:			; <UNDEFINED> instruction: 0xf7fe6819
    450c:	stmdacs	r0, {r0, r2, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    4510:			; <UNDEFINED> instruction: 0xf6ff9004
    4514:			; <UNDEFINED> instruction: 0xf43fad14
    4518:	andcs	sl, r1, fp, lsr #25
    451c:			; <UNDEFINED> instruction: 0xff2cf7fc
    4520:	stmdbge	r2, {r1, r2, r5, r7, sl, sp, lr, pc}
    4524:	strtmi	r2, [r0], -r0, lsl #4
    4528:			; <UNDEFINED> instruction: 0xf8d8f7ff
    452c:			; <UNDEFINED> instruction: 0xf43f2800
    4530:	stccs	13, cr10, [r0, #-24]	; 0xffffffe8
    4534:	addshi	pc, r0, #0
    4538:	strtne	pc, [r0], #2271	; 0x8df
    453c:	strtmi	r4, [r0], -fp, lsr #12
    4540:	ldrbtmi	r2, [r9], #-513	; 0xfffffdff
    4544:			; <UNDEFINED> instruction: 0xf7fd6809
    4548:	stmdacs	r0, {r0, r4, r9, fp, ip, sp, lr, pc}
    454c:	cfldrsge	mvf15, [r0], {127}	; 0x7f
    4550:			; <UNDEFINED> instruction: 0xf8dfe4f5
    4554:	ldrbtmi	r6, [lr], #-1164	; 0xfffffb74
    4558:	blcs	1e62c <pclose@plt+0x1d760>
    455c:	rscshi	pc, r0, #192, 4
    4560:	mrc2	7, 7, pc, cr0, cr12, {7}
    4564:	addsmi	r6, r8, #3342336	; 0x330000
    4568:	rschi	pc, sl, #192, 4
    456c:	strtmi	sl, [r0], -r2, lsl #18
    4570:			; <UNDEFINED> instruction: 0xf7ff2200
    4574:	stmdacs	r0, {r0, r1, r4, r5, r7, fp, ip, sp, lr, pc}
    4578:	cfstrdge	mvd15, [r1], #252	; 0xfc
    457c:			; <UNDEFINED> instruction: 0xf0002d00
    4580:			; <UNDEFINED> instruction: 0xf8df8287
    4584:	ldrbtmi	r3, [fp], #-1120	; 0xfffffba0
    4588:			; <UNDEFINED> instruction: 0xf7fd6818
    458c:	stmdacs	r0, {r0, r1, r5, sl, fp, ip, sp, lr, pc}
    4590:	cfstrdge	mvd15, [lr], #-508	; 0xfffffe04
    4594:			; <UNDEFINED> instruction: 0xf1b8e4d3
    4598:			; <UNDEFINED> instruction: 0xf0400f00
    459c:			; <UNDEFINED> instruction: 0x46208296
    45a0:			; <UNDEFINED> instruction: 0xf926f7ff
    45a4:			; <UNDEFINED> instruction: 0xf43f2800
    45a8:	andcc	sl, r1, sl, asr #25
    45ac:	bl	ff7c25a4 <pclose@plt+0xff7c16d8>
    45b0:	vmlal.s8	q9, d0, d0
    45b4:			; <UNDEFINED> instruction: 0xf7fe82ef
    45b8:	stmdacs	r0, {r0, r4, r9, sl, fp, ip, sp, lr, pc}
    45bc:	cfldrdge	mvd15, [r8], {127}	; 0x7f
    45c0:	strtcc	pc, [r4], #-2271	; 0xfffff721
    45c4:			; <UNDEFINED> instruction: 0xf8df2202
    45c8:	tstcs	r1, r4, lsr #8
    45cc:	ldrbtmi	r5, [r8], #-2299	; 0xfffff705
    45d0:			; <UNDEFINED> instruction: 0xf7fc681b
    45d4:	strb	lr, [fp], #-2952	; 0xfffff478
    45d8:			; <UNDEFINED> instruction: 0xf7ff4640
    45dc:	stmdacs	r0, {r0, r1, r2, r3, r5, r6, fp, ip, sp, lr, pc}
    45e0:	cfstrsge	mvf15, [sp], #252	; 0xfc
    45e4:	andcs	sl, r0, #32768	; 0x8000
    45e8:			; <UNDEFINED> instruction: 0xf7ff4620
    45ec:	stmdacs	r0, {r0, r1, r2, r4, r5, r6, fp, ip, sp, lr, pc}
    45f0:	cfstrsge	mvf15, [r5], #252	; 0xfc
    45f4:			; <UNDEFINED> instruction: 0xf0002d00
    45f8:	cdpmi	2, 15, cr8, cr13, cr5, {2}
    45fc:	ldrbtmi	r4, [lr], #-1578	; 0xfffff9d6
    4600:	ldrdne	lr, [r0], -r6
    4604:	blx	fe7c2600 <pclose@plt+0xfe7c1734>
    4608:			; <UNDEFINED> instruction: 0xf43f2800
    460c:			; <UNDEFINED> instruction: 0xf7fcac98
    4610:	andls	pc, r1, pc, ror lr	; <UNPREDICTABLE>
    4614:	mrc2	7, 3, pc, cr12, cr12, {7}
    4618:			; <UNDEFINED> instruction: 0x462b6872
    461c:	addsmi	r9, r0, #16384	; 0x4000
    4620:	svclt	0x00b44620
    4624:	andcs	r2, r1, #0, 4
    4628:			; <UNDEFINED> instruction: 0xf9a0f7fd
    462c:			; <UNDEFINED> instruction: 0xf47f2800
    4630:	str	sl, [r4], #3103	; 0xc1f
    4634:	mcr2	7, 3, pc, cr12, cr12, {7}	; <UNPREDICTABLE>
    4638:			; <UNDEFINED> instruction: 0xf7fc4606
    463c:	strbmi	pc, [r2], -r9, ror #28	; <UNPREDICTABLE>
    4640:	ldrtmi	r4, [r0], -r1, lsl #12
    4644:			; <UNDEFINED> instruction: 0xf7ff3101
    4648:	stmdacs	r0, {r0, r3, fp, ip, sp, lr, pc}
    464c:	cfldrdge	mvd15, [r7], #-252	; 0xffffff04
    4650:	strtmi	sl, [r0], -r2, lsl #18
    4654:			; <UNDEFINED> instruction: 0xf7ff2200
    4658:	stmdacs	r0, {r0, r6, fp, ip, sp, lr, pc}
    465c:	cfstrdge	mvd15, [pc], #-252	; 4568 <pclose@plt+0x369c>
    4660:			; <UNDEFINED> instruction: 0xf0002d00
    4664:	blmi	ff8e4e9c <pclose@plt+0xff8e3fd0>
    4668:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    466c:	addmi	r1, r8, #0
    4670:	blge	fffc2174 <pclose@plt+0xfffc12a8>
    4674:			; <UNDEFINED> instruction: 0xf7fd462a
    4678:	stmdacs	r0, {r0, r2, r3, r5, r7, r9, fp, ip, sp, lr, pc}
    467c:	blge	ffe41880 <pclose@plt+0xffe409b4>
    4680:			; <UNDEFINED> instruction: 0xf7fce45d
    4684:			; <UNDEFINED> instruction: 0xf085fe45
    4688:	strbmi	r0, [r1], -r1, lsl #10
    468c:			; <UNDEFINED> instruction: 0xf7ff4428
    4690:	stmdacs	r0, {r0, r2, r5, r7, r9, fp, ip, sp, lr, pc}
    4694:	cfldrdge	mvd15, [r3], {63}	; 0x3f
    4698:	stmdavc	fp, {r0, r5, fp, sp, lr}
    469c:	blcs	213368 <pclose@plt+0x21249c>
    46a0:	stmdage	r3, {r0, r3, fp, ip, lr, pc}
    46a4:			; <UNDEFINED> instruction: 0xf0014622
    46a8:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}
    46ac:	cfstrdge	mvd15, [r7], {63}	; 0x3f
    46b0:			; <UNDEFINED> instruction: 0xf0019803
    46b4:	stmdbge	r2, {r0, r2, r5, r6, r7, r9, fp, ip, sp, lr, pc}
    46b8:	andcs	r4, r0, #32, 12	; 0x2000000
    46bc:			; <UNDEFINED> instruction: 0xf80ef7ff
    46c0:			; <UNDEFINED> instruction: 0xf43f2800
    46c4:	mcrmi	12, 6, sl, cr12, cr12, {1}
    46c8:	ldmdavs	r4!, {r1, r2, r3, r4, r5, r6, sl, lr}
    46cc:	mrc2	7, 1, pc, cr10, cr12, {7}
    46d0:			; <UNDEFINED> instruction: 0xf0014605
    46d4:	ldmdavs	r3!, {r0, r5, r6, r7, r9, fp, ip, sp, lr, pc}
    46d8:	blcc	556ec <pclose@plt+0x54820>
    46dc:	vrshr.s64	d4, d13, #64
    46e0:			; <UNDEFINED> instruction: 0xf7fc8096
    46e4:	strmi	pc, [r1], -pc, lsr #28
    46e8:	strtmi	r9, [r0], -r2, lsl #20
    46ec:			; <UNDEFINED> instruction: 0xf87ef7fe
    46f0:			; <UNDEFINED> instruction: 0xf47f2800
    46f4:	strt	sl, [r2], #-3033	; 0xfffff427
    46f8:	svceq	0x0000f1b8
    46fc:	bicshi	pc, lr, r0, asr #32
    4700:	ldmdavc	r8, {r0, r1, r5, fp, sp, lr}
    4704:	blx	1342708 <pclose@plt+0x134183c>
    4708:	stmdacs	r0, {r0, r2, r9, sl, lr}
    470c:	cfldrsge	mvf15, [r7], {127}	; 0x7f
    4710:	stc2l	7, cr15, [sl, #-1016]!	; 0xfffffc08
    4714:	strtmi	r4, [r0], -r1, lsl #12
    4718:			; <UNDEFINED> instruction: 0xf99af7ff
    471c:			; <UNDEFINED> instruction: 0xf43f2800
    4720:	stmdavc	r3, {r1, r2, r3, sl, fp, sp, pc}
    4724:			; <UNDEFINED> instruction: 0xf43f2b21
    4728:	strdlt	sl, [r3, -sp]!
    472c:	blx	ff7c2730 <pclose@plt+0xff7c1864>
    4730:			; <UNDEFINED> instruction: 0xf43f2800
    4734:	blmi	fec6f74c <pclose@plt+0xfec6e880>
    4738:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    473c:	blx	fecc074a <pclose@plt+0xfecbf87e>
    4740:	b	ffd42738 <pclose@plt+0xffd4186c>
    4744:	bllt	fe542748 <pclose@plt+0xfe54187c>
    4748:			; <UNDEFINED> instruction: 0xf7fe4640
    474c:	stmdacs	r0, {r0, r1, r2, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    4750:	blge	ffd81854 <pclose@plt+0xffd80988>
    4754:	strtmi	sl, [r0], -r2, lsl #18
    4758:			; <UNDEFINED> instruction: 0xf7fe2200
    475c:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    4760:	blge	ffb81864 <pclose@plt+0xffb80998>
    4764:			; <UNDEFINED> instruction: 0xf0002d00
    4768:	blmi	fe964db0 <pclose@plt+0xfe963ee4>
    476c:	ldrbtmi	r4, [fp], #-1578	; 0xfffff9d6
    4770:	ldrdne	lr, [r0], -r3
    4774:			; <UNDEFINED> instruction: 0xf9e6f7fd
    4778:			; <UNDEFINED> instruction: 0xf47f2800
    477c:			; <UNDEFINED> instruction: 0xf7ffab79
    4780:	blcs	1cb3700 <pclose@plt+0x1cb2834>
    4784:			; <UNDEFINED> instruction: 0x0770d150
    4788:	tstcc	r1, r7, lsl r4
    478c:	streq	pc, [r4], -r6, asr #32
    4790:	strt	r6, [r5], -r1, lsr #32
    4794:	ldc2l	7, cr15, [r6, #1008]	; 0x3f0
    4798:	strmi	r4, [r1], -r2, asr #12
    479c:			; <UNDEFINED> instruction: 0xf7fe2001
    47a0:	stmdacs	r0, {r0, r2, r3, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    47a4:	cfstrsge	mvf15, [r0, #-508]	; 0xfffffe04
    47a8:	bllt	ff2827ac <pclose@plt+0xff2818e0>
    47ac:	blx	fe2c27b0 <pclose@plt+0xfe2c18e4>
    47b0:			; <UNDEFINED> instruction: 0xf43f2800
    47b4:			; <UNDEFINED> instruction: 0xf7ffab87
    47b8:	vldmiami	r2, {d11-<overflow reg d43>}
    47bc:	ldmibmi	r2, {r4, r6, r9, sp}
    47c0:	ldrbtmi	r4, [r9], #-1148	; 0xfffffb84
    47c4:	bllt	ff1827c8 <pclose@plt+0xff1818fc>
    47c8:	blcs	2a27dc <pclose@plt+0x2a1910>
    47cc:	stmdavc	r3, {r0, r1, r8, ip, lr, pc}^
    47d0:			; <UNDEFINED> instruction: 0xf43f2b00
    47d4:	ldrbmi	sl, [r1], -r8, lsl #24
    47d8:	strtmi	r2, [r0], -r0, lsl #4
    47dc:			; <UNDEFINED> instruction: 0xf9a2f7fe
    47e0:			; <UNDEFINED> instruction: 0xf43f2800
    47e4:	bls	12f69c <pclose@plt+0x12e7d0>
    47e8:	rsceq	pc, r8, r7, lsl #2
    47ec:	andcc	r4, r1, #76546048	; 0x4900000
    47f0:	blx	fe9407fc <pclose@plt+0xfe93f930>
    47f4:			; <UNDEFINED> instruction: 0xf43f2800
    47f8:	bls	12f688 <pclose@plt+0x12e7bc>
    47fc:			; <UNDEFINED> instruction: 0xf8d76821
    4800:	andcc	r0, r1, #232	; 0xe8
    4804:	b	12427fc <pclose@plt+0x1241930>
    4808:	ldrdpl	pc, [r8], #135	; 0x87	; <UNPREDICTABLE>
    480c:			; <UNDEFINED> instruction: 0xf001e427
    4810:	ldmdavs	r1!, {r0, r1, r6, r9, fp, ip, sp, lr, pc}
    4814:	cdpne	4, 4, cr4, cr1, cr8, {0}
    4818:	ldreq	lr, [r3, r6, ror #14]!
    481c:	smlabtcc	r1, sp, r4, sp
    4820:	streq	pc, [r2], -r6, asr #32
    4824:	ldrb	r6, [fp, #33]	; 0x21
    4828:	bicle	r2, r6, r0, lsl #28
    482c:			; <UNDEFINED> instruction: 0xf0004620
    4830:	stmdacs	r0, {r0, r2, r6, r7, sl, fp, ip, sp, lr, pc}
    4834:	blge	fe101938 <pclose@plt+0xfe100a6c>
    4838:	qsub16mi	r4, r9, r4
    483c:			; <UNDEFINED> instruction: 0x46204b74
    4840:	ldrbtmi	r6, [pc], #-2082	; 4848 <pclose@plt+0x397c>
    4844:			; <UNDEFINED> instruction: 0xf04f447b
    4848:			; <UNDEFINED> instruction: 0xf8920c01
    484c:			; <UNDEFINED> instruction: 0xf8c78000
    4850:			; <UNDEFINED> instruction: 0xf8c360f8
    4854:			; <UNDEFINED> instruction: 0xf000c000
    4858:	stmdacs	r0, {r0, r2, r3, r7, r8, sl, fp, ip, sp, lr, pc}
    485c:	blge	1c01960 <pclose@plt+0x1c00a94>
    4860:	ldmdavc	sl, {r0, r1, r5, fp, sp, lr}
    4864:			; <UNDEFINED> instruction: 0xf0002a0a
    4868:	ldrmi	r8, [r0, #401]	; 0x191
    486c:	movwcc	fp, #7940	; 0x1f04
    4870:	cdpmi	0, 6, cr6, cr8, cr3, {1}
    4874:	stclmi	6, cr4, [r8], #-128	; 0xffffff80
    4878:	ldrbtmi	r4, [ip], #-1150	; 0xfffffb82
    487c:	mvnseq	pc, r4, lsl #2
    4880:			; <UNDEFINED> instruction: 0xf7fe4632
    4884:	stmdacs	r0, {r0, r1, r3, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    4888:	blge	168198c <pclose@plt+0x1680ac0>
    488c:	ldrsbtcc	pc, [r8], #132	; 0x84	; <UNPREDICTABLE>
    4890:	andeq	pc, r7, #19
    4894:	andcs	fp, r4, #8, 30
    4898:	movwls	r6, #8306	; 0x2072
    489c:			; <UNDEFINED> instruction: 0xf0002d00
    48a0:	bmi	17a4e00 <pclose@plt+0x17a3f34>
    48a4:	ldmdami	lr, {r0, r1, r3, r5, r9, sl, lr}^
    48a8:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    48ac:	ldmib	r0, {r1, r4, fp, sp, lr}^
    48b0:			; <UNDEFINED> instruction: 0xf0001000
    48b4:	stmdacs	r0, {r0, r1, r4, r9, sl, fp, ip, sp, lr, pc}
    48b8:	bge	ff6c1abc <pclose@plt+0xff6c0bf0>
    48bc:	bllt	10028c0 <pclose@plt+0x10019f4>
    48c0:	streq	pc, [r8], -r6, asr #32
    48c4:	ldc2l	0, cr15, [r0], #-0
    48c8:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    48cc:	mrshi	pc, SPSR	; <UNPREDICTABLE>
    48d0:	strle	r0, [r5, #-1907]	; 0xfffff88d
    48d4:			; <UNDEFINED> instruction: 0xf0004620
    48d8:	stmdacs	r0, {r0, r4, r5, r6, sl, fp, ip, sp, lr, pc}
    48dc:	blge	c019e0 <pclose@plt+0xc00b14>
    48e0:	sbfxeq	r4, r0, #20, #18
    48e4:			; <UNDEFINED> instruction: 0xf8d2447a
    48e8:	ldrble	r3, [r6, #248]	; 0xf8
    48ec:	ldrbtmi	r4, [r9], #-2382	; 0xfffff6b2
    48f0:	submi	r6, fp, r9, asr #16
    48f4:	rscscc	pc, r8, r2, asr #17
    48f8:			; <UNDEFINED> instruction: 0xf8dde7cf
    48fc:			; <UNDEFINED> instruction: 0xf7fe8008
    4900:	stmdacs	r0, {r0, r1, r4, r5, r6, sl, fp, ip, sp, lr, pc}
    4904:	sbchi	pc, r7, r0
    4908:	ldmdavc	sl, {r0, r1, r5, fp, sp, lr}
    490c:			; <UNDEFINED> instruction: 0xf0402a0a
    4910:	ldmdavc	lr, {r1, r6, r7, pc}^
    4914:			; <UNDEFINED> instruction: 0xf0402e00
    4918:	stclmi	0, cr8, [r4, #-760]	; 0xfffffd08
    491c:			; <UNDEFINED> instruction: 0xf7ff447d
    4920:	bmi	10f3694 <pclose@plt+0x10f27c8>
    4924:			; <UNDEFINED> instruction: 0xf8d2447a
    4928:	blx	fecd0d00 <pclose@plt+0xfeccfe34>
    492c:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
    4930:	rscscc	pc, r4, r2, asr #17
    4934:	blt	fe742938 <pclose@plt+0xfe741a6c>
    4938:	ldrbtmi	r4, [sl], #-2622	; 0xfffff5c2
    493c:	ldrdcc	pc, [ip], #130	; 0x82	; <UNPREDICTABLE>
    4940:			; <UNDEFINED> instruction: 0xf383fab3
    4944:			; <UNDEFINED> instruction: 0xf8c2095b
    4948:			; <UNDEFINED> instruction: 0xf7ff30ec
    494c:	ldmdbmi	sl!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp, pc}
    4950:	strb	r4, [r6], #-1145	; 0xfffffb87
    4954:	muleq	r1, r6, r1
    4958:	andeq	r0, r0, r0, lsl #2
    495c:	andeq	r3, r1, ip, lsl #3
    4960:	andeq	r3, r1, ip, asr r0
    4964:	andeq	r3, r1, sl, lsl r2
    4968:	andeq	r2, r0, r0, ror #22
    496c:	strdeq	r3, [r1], -sl
    4970:	andeq	r2, r0, r4, asr #23
    4974:	andeq	r3, r1, r8, lsr #3
    4978:	andeq	r3, r1, r8, ror #2
    497c:	andeq	r3, r1, r2, asr r0
    4980:	andeq	r2, r1, r6, lsl #31
    4984:	andeq	r3, r1, sl
    4988:	strdeq	r2, [r1], -sl
    498c:	andeq	r2, r1, r6, lsr #31
    4990:	andeq	r2, r1, r6, ror #29
    4994:	andeq	r2, r1, r4, asr #29
    4998:	andeq	r1, r0, r8, lsl #31
    499c:	andeq	r2, r1, r2, ror #30
    49a0:	strdeq	r2, [r1], -r6
    49a4:	andeq	r2, r1, r6, asr #29
    49a8:	muleq	r1, r8, lr
    49ac:	andeq	r2, r1, sl, ror #28
    49b0:	andeq	r2, r0, r8, lsl #16
    49b4:	andeq	r2, r1, r2, lsl lr
    49b8:	strdeq	r2, [r1], -r8
    49bc:			; <UNDEFINED> instruction: 0x00012dba
    49c0:	ldrdeq	r2, [r1], -sl
    49c4:	ldrdeq	r2, [r1], -r8
    49c8:	andeq	r2, r1, lr, ror #25
    49cc:	andeq	r2, r1, lr, lsr #25
    49d0:	andeq	r2, r1, r0, asr #23
    49d4:	muleq	r1, r8, fp
    49d8:	andeq	r2, r1, r2, asr #24
    49dc:	andeq	r2, r1, r6, lsl #24
    49e0:	strdeq	r2, [r1], -r2	; <UNPREDICTABLE>
    49e4:	andeq	r2, r1, r2, asr #23
    49e8:	andeq	r0, r0, r4, lsl r1
    49ec:	andeq	r2, r0, r2, asr #10
    49f0:	andeq	r2, r1, sl, asr #22
    49f4:	andeq	r2, r1, r0, ror #21
    49f8:	andeq	r2, r1, r0, lsl #21
    49fc:	andeq	r2, r1, ip, asr r9
    4a00:	ldrdeq	r2, [r1], -sl
    4a04:	andeq	r2, r1, r8, lsl #19
    4a08:	andeq	r2, r0, sl, lsr #4
    4a0c:	andeq	r2, r1, r6, lsl #18
    4a10:	andeq	r2, r1, r8, asr #16
    4a14:	andeq	r2, r1, r4, lsl r8
    4a18:	andeq	r2, r1, lr, asr #17
    4a1c:	andeq	r2, r1, r4, ror #15
    4a20:	muleq	r1, lr, r8
    4a24:	andeq	r2, r1, r4, ror #16
    4a28:	muleq	r1, lr, r7
    4a2c:	andeq	r2, r0, ip, ror #2
    4a30:	andeq	r2, r1, r4, lsr #16
    4a34:	andeq	r2, r1, lr, lsl #16
    4a38:	andeq	r2, r0, ip, lsr r1
    4a3c:	stc2	7, cr15, [r2], {252}	; 0xfc
    4a40:	strb	r4, [lr], #-1538	; 0xfffff9fe
    4a44:	mrc2	7, 5, pc, cr4, cr12, {7}
    4a48:	bllt	fffc2a4c <pclose@plt+0xfffc1b80>
    4a4c:	ldc2l	7, cr15, [sl], #-1008	; 0xfffffc10
    4a50:	ldrbtmi	r4, [fp], #-2913	; 0xfffff49f
    4a54:	ldr	r6, [r3, #-24]!	; 0xffffffe8
    4a58:	mcr2	7, 5, pc, cr10, cr12, {7}	; <UNPREDICTABLE>
    4a5c:	cfstr32cs	mvfx14, [r0, #-432]	; 0xfffffe50
    4a60:	cfstrdge	mvd15, [lr, #-508]	; 0xfffffe04
    4a64:	mcr2	7, 5, pc, cr4, cr12, {7}	; <UNPREDICTABLE>
    4a68:	stmdavc	r3!, {r2, r6, r8, sl, sp, lr, pc}
    4a6c:			; <UNDEFINED> instruction: 0xf43f2b21
    4a70:	andcs	sl, r0, r9, asr #23
    4a74:	stc2	7, cr15, [r0], {252}	; 0xfc
    4a78:			; <UNDEFINED> instruction: 0xf7ff9b03
    4a7c:			; <UNDEFINED> instruction: 0xf7fcbbc7
    4a80:	ldrb	pc, [r0, #3735]!	; 0xe97	; <UNPREDICTABLE>
    4a84:	mrc2	7, 4, pc, cr4, cr12, {7}
    4a88:			; <UNDEFINED> instruction: 0xf7fce5b7
    4a8c:			; <UNDEFINED> instruction: 0xe66cfe91
    4a90:	mcr2	7, 4, pc, cr14, cr12, {7}	; <UNPREDICTABLE>
    4a94:	andcs	lr, r0, #490733568	; 0x1d400000
    4a98:	ldrmi	r4, [r1], -r0, lsr #12
    4a9c:			; <UNDEFINED> instruction: 0xf842f7fe
    4aa0:			; <UNDEFINED> instruction: 0xf43f2800
    4aa4:	stmdavs	r5!, {r2, r3, r6, r9, fp, sp, pc}
    4aa8:			; <UNDEFINED> instruction: 0xf7ff2600
    4aac:			; <UNDEFINED> instruction: 0xf7fcba95
    4ab0:			; <UNDEFINED> instruction: 0xf7fffe7f
    4ab4:			; <UNDEFINED> instruction: 0xf7fcbbf9
    4ab8:	strb	pc, [fp], #3707	; 0xe7b	; <UNPREDICTABLE>
    4abc:			; <UNDEFINED> instruction: 0xf902f7ff
    4ac0:			; <UNDEFINED> instruction: 0xf43f2800
    4ac4:			; <UNDEFINED> instruction: 0xf7ffae1d
    4ac8:			; <UNDEFINED> instruction: 0xf7ffba3a
    4acc:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, r7, fp, ip, sp, lr, pc}
    4ad0:	cfstrdge	mvd15, [r5, #-252]!	; 0xffffff04
    4ad4:	blt	d02ad8 <pclose@plt+0xd01c0c>
    4ad8:			; <UNDEFINED> instruction: 0xf8f4f7ff
    4adc:			; <UNDEFINED> instruction: 0xf43f2800
    4ae0:			; <UNDEFINED> instruction: 0xf7ffac0b
    4ae4:			; <UNDEFINED> instruction: 0xf7ffba2c
    4ae8:	stmdacs	r0, {r0, r2, r3, r5, r6, r7, fp, ip, sp, lr, pc}
    4aec:	bge	ff2c1bf0 <pclose@plt+0xff2c0d24>
    4af0:	blt	982af4 <pclose@plt+0x981c28>
    4af4:			; <UNDEFINED> instruction: 0xf8e6f7ff
    4af8:			; <UNDEFINED> instruction: 0xf43f2800
    4afc:			; <UNDEFINED> instruction: 0xf7ffab0f
    4b00:			; <UNDEFINED> instruction: 0xf8d5ba1e
    4b04:	andcc	r2, r1, #240	; 0xf0
    4b08:	rscscs	pc, r0, r5, asr #17
    4b0c:	ldmdbmi	r3!, {r0, r2, r3, r4, r5, sl, sp, lr, pc}
    4b10:	andeq	pc, r8, r5, lsl #2
    4b14:	ldrbtmi	r2, [r9], #-592	; 0xfffffdb0
    4b18:	stmdb	r4!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4b1c:			; <UNDEFINED> instruction: 0xf06f2300
    4b20:			; <UNDEFINED> instruction: 0xf8850001
    4b24:			; <UNDEFINED> instruction: 0xf7ff3057
    4b28:			; <UNDEFINED> instruction: 0xf7fcb9a5
    4b2c:	stmdacs	r0, {r0, r1, r2, r3, r4, sl, fp, ip, sp, lr, pc}
    4b30:			; <UNDEFINED> instruction: 0xf116bf18
    4b34:			; <UNDEFINED> instruction: 0xf47f0f03
    4b38:	blls	ef634 <pclose@plt+0xee768>
    4b3c:	bllt	19c2b40 <pclose@plt+0x19c1c74>
    4b40:	subscs	r4, r0, #9984	; 0x2700
    4b44:	ldrbtmi	r4, [ip], #-2343	; 0xfffff6d9
    4b48:			; <UNDEFINED> instruction: 0xf7ff4479
    4b4c:			; <UNDEFINED> instruction: 0xf7fcba02
    4b50:	strt	pc, [r6], pc, lsr #28
    4b54:	andeq	pc, r3, pc, rrx
    4b58:	stmiblt	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4b5c:	stmia	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4b60:	subscs	r4, r0, #8448	; 0x2100
    4b64:	ldrbtmi	r4, [ip], #-2337	; 0xfffff6df
    4b68:			; <UNDEFINED> instruction: 0xf7ff4479
    4b6c:			; <UNDEFINED> instruction: 0x4c20b9f2
    4b70:	stmdbmi	r0!, {r4, r6, r9, sp}
    4b74:	ldrbtmi	r4, [r9], #-1148	; 0xfffffb84
    4b78:	andeq	pc, r8, r4, lsl #2
    4b7c:	ldmdb	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4b80:	andeq	pc, r1, pc, rrx
    4b84:	subsvc	pc, r7, r4, lsl #17
    4b88:	ldmdblt	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4b8c:			; <UNDEFINED> instruction: 0xf8c72304
    4b90:			; <UNDEFINED> instruction: 0xe66e30f8
    4b94:	subscs	r4, r0, #24, 24	; 0x1800
    4b98:	ldrbtmi	r4, [ip], #-2328	; 0xfffff6e8
    4b9c:			; <UNDEFINED> instruction: 0xf7ff4479
    4ba0:			; <UNDEFINED> instruction: 0x4c17b9d8
    4ba4:	ldmdbmi	r7, {r4, r6, r9, sp}
    4ba8:	ldrbtmi	r4, [r9], #-1148	; 0xfffffb84
    4bac:	andeq	pc, r8, r4, lsl #2
    4bb0:	ldmdb	r8, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4bb4:	subspl	pc, r7, r4, lsl #17
    4bb8:	stmiblt	r1, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4bbc:			; <UNDEFINED> instruction: 0xf1064912
    4bc0:	subscs	r0, r0, #8
    4bc4:			; <UNDEFINED> instruction: 0xf7fc4479
    4bc8:	movwcs	lr, #2318	; 0x90e
    4bcc:	andeq	pc, r1, pc, rrx
    4bd0:	subscc	pc, r7, r6, lsl #17
    4bd4:	stmdblt	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4bd8:	strdeq	r2, [r1], -r6
    4bdc:			; <UNDEFINED> instruction: 0x00001ebe
    4be0:	andeq	r2, r1, r2, lsl #12
    4be4:	strdeq	r1, [r0], -ip
    4be8:	andeq	r2, r1, r2, ror #11
    4bec:	andeq	r1, r0, ip, lsr pc
    4bf0:	ldrdeq	r2, [r1], -r4
    4bf4:	andeq	r1, r0, lr, asr pc
    4bf8:	andeq	r2, r1, lr, lsr #11
    4bfc:	andeq	r1, r0, r8, asr pc
    4c00:	andeq	r2, r1, r0, lsr #11
    4c04:	andeq	r1, r0, sl, asr lr
    4c08:	strdeq	r1, [r0], -ip
    4c0c:			; <UNDEFINED> instruction: 0x4601b510
    4c10:	subscs	r4, r0, #1280	; 0x500
    4c14:			; <UNDEFINED> instruction: 0xf104447c
    4c18:			; <UNDEFINED> instruction: 0xf7fc0008
    4c1c:	movwcs	lr, #2276	; 0x8e4
    4c20:	subscc	pc, r7, r4, lsl #17
    4c24:	svclt	0x0000bd10
    4c28:	andeq	r2, r1, r4, lsr r5
    4c2c:	addlt	fp, r3, r0, lsr r5
    4c30:			; <UNDEFINED> instruction: 0xf7fc4605
    4c34:	stcmi	8, cr14, [lr], {192}	; 0xc0
    4c38:			; <UNDEFINED> instruction: 0xf104447c
    4c3c:	stfnee	f0, [r2], {252}	; 0xfc
    4c40:	addvc	pc, r0, r4, lsl #10
    4c44:			; <UNDEFINED> instruction: 0xf0019201
    4c48:	cmnlt	r0, r9, ror r8	; <UNPREDICTABLE>
    4c4c:	strtmi	r9, [r9], -r1, lsl #20
    4c50:	ldrdeq	pc, [r0, -r4]
    4c54:	stmda	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4c58:			; <UNDEFINED> instruction: 0xf8d44a06
    4c5c:	movwcs	r1, #4352	; 0x1100
    4c60:			; <UNDEFINED> instruction: 0x4618447a
    4c64:	rscscc	pc, r4, r4, asr #17
    4c68:	andlt	r6, r3, r1, asr r0
    4c6c:	svclt	0x0000bd30
    4c70:	andeq	r2, r1, r0, lsl r5
    4c74:	andeq	r2, r1, r4, lsr r4
    4c78:	andcs	r4, r1, #2048	; 0x800
    4c7c:			; <UNDEFINED> instruction: 0xf8c3447b
    4c80:	ldrbmi	r2, [r0, -ip, ror #1]!
    4c84:	andeq	r2, r1, ip, asr #9
    4c88:	ldrbtlt	r4, [r0], #-2574	; 0xfffff5f2
    4c8c:			; <UNDEFINED> instruction: 0xf8d2447a
    4c90:	strdlt	r4, [ip, r0]!
    4c94:	subscc	r2, r4, #0, 10
    4c98:	strtmi	r4, [lr], -fp, lsr #12
    4c9c:	svcne	0x0004f852
    4ca0:	addmi	r3, r1, #67108864	; 0x4000000
    4ca4:			; <UNDEFINED> instruction: 0xf104bf02
    4ca8:			; <UNDEFINED> instruction: 0x601634ff
    4cac:	blcs	68e0b8 <pclose@plt+0x68d1ec>
    4cb0:	stccs	15, cr11, [r0], {24}
    4cb4:			; <UNDEFINED> instruction: 0xb11dd1f2
    4cb8:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    4cbc:	rscsmi	pc, r0, r3, asr #17
    4cc0:			; <UNDEFINED> instruction: 0x4770bc70
    4cc4:			; <UNDEFINED> instruction: 0x000124bc
    4cc8:	andeq	r2, r1, lr, lsl #9
    4ccc:	blmi	fe1176e0 <pclose@plt+0xfe116814>
    4cd0:	push	{r1, r3, r4, r5, r6, sl, lr}
    4cd4:	strdlt	r4, [r9], r0
    4cd8:	bmi	fe09b02c <pclose@plt+0xfe09a160>
    4cdc:	movwls	r6, #30747	; 0x781b
    4ce0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4ce4:	ldrbtmi	r2, [sl], #-768	; 0xfffffd00
    4ce8:	movwls	r9, #20483	; 0x5003
    4cec:	movwls	r4, #26132	; 0x6614
    4cf0:			; <UNDEFINED> instruction: 0xf0009202
    4cf4:			; <UNDEFINED> instruction: 0xf000ff99
    4cf8:	blmi	1f04b7c <pclose@plt+0x1f03cb0>
    4cfc:			; <UNDEFINED> instruction: 0xf7fb58e0
    4d00:	stmdacs	r0, {r1, r3, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    4d04:	adcshi	pc, r4, r0, asr #32
    4d08:			; <UNDEFINED> instruction: 0xf0004604
    4d0c:	blmi	1e04ae8 <pclose@plt+0x1e03c1c>
    4d10:	ldrsbhi	pc, [ip, #143]	; 0x8f	; <UNPREDICTABLE>
    4d14:	vaddmi.f32	s19, s14, s4
    4d18:			; <UNDEFINED> instruction: 0xf8df44f8
    4d1c:			; <UNDEFINED> instruction: 0xf10891dc
    4d20:	ldmpl	r7, {r3, r9, fp}^
    4d24:	ldrbtmi	r4, [r9], #1150	; 0x47e
    4d28:	strtmi	lr, [r1], -r3, lsr #32
    4d2c:	andcs	sl, r0, #4, 16	; 0x40000
    4d30:			; <UNDEFINED> instruction: 0xfffef7fe
    4d34:	stmdacs	r0, {r2, r9, sl, lr}
    4d38:	mcrrne	0, 6, sp, r1, cr0
    4d3c:	stcls	0, cr13, [r2, #-236]	; 0xffffff14
    4d40:	blmi	1a8d550 <pclose@plt+0x1a8c684>
    4d44:	stmdami	sp!, {r0, r8, sp}^
    4d48:	ldrbtmi	r5, [r8], #-2283	; 0xfffff715
    4d4c:			; <UNDEFINED> instruction: 0xf7fb681b
    4d50:	blls	100c80 <pclose@plt+0xffdb4>
    4d54:	blls	1731c8 <pclose@plt+0x1722fc>
    4d58:	movwcs	fp, #6411	; 0x190b
    4d5c:	stclne	3, cr9, [r2], #20
    4d60:	andcs	sp, r0, r9, asr r0
    4d64:	blx	1d42d64 <pclose@plt+0x1d41e98>
    4d68:	cmnle	r5, r0, lsl #16
    4d6c:			; <UNDEFINED> instruction: 0xf0001d23
    4d70:	ldmdavs	r8!, {r3, r4, r7, pc}
    4d74:	svc	0x0072f7fb
    4d78:	blmi	186b588 <pclose@plt+0x186a6bc>
    4d7c:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
    4d80:	svc	0x006cf7fb
    4d84:	ble	cfd8c <pclose@plt+0xceec0>
    4d88:	ldrdcc	pc, [ip], #136	; 0x88	; <UNPREDICTABLE>
    4d8c:	cmple	sp, r0, lsl #22
    4d90:			; <UNDEFINED> instruction: 0xf8d6ad06
    4d94:	ldmiblt	fp, {r2, r4, r5, r6, r7, ip, sp}^
    4d98:			; <UNDEFINED> instruction: 0xf7fd4628
    4d9c:	andls	pc, r4, r1, asr #28
    4da0:	blls	1b1ae8 <pclose@plt+0x1b0c1c>
    4da4:	vstmiale	r0, {d18-d17}
    4da8:	blx	ff842da0 <pclose@plt+0xff841ed4>
    4dac:	svceq	0x0003f114
    4db0:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    4db4:	stmdals	r5, {r0, r4, r6, r8, ip, lr, pc}
    4db8:	blmi	1257708 <pclose@plt+0x125683c>
    4dbc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4dc0:	blls	1dee30 <pclose@plt+0x1ddf64>
    4dc4:			; <UNDEFINED> instruction: 0xf040405a
    4dc8:	andlt	r8, r9, r7, lsl #1
    4dcc:	svchi	0x00f0e8bd
    4dd0:	bls	97af0 <pclose@plt+0x96c24>
    4dd4:	ldrdeq	pc, [r4], -r9
    4dd8:	andlt	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    4ddc:	ldrdne	pc, [r0], -fp
    4de0:	ldmda	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4de4:	ldrdeq	pc, [r0], -fp
    4de8:	svc	0x0038f7fb
    4dec:			; <UNDEFINED> instruction: 0xf7fd4628
    4df0:	andls	pc, r4, r7, lsl lr	; <UNPREDICTABLE>
    4df4:	bicsle	r2, r4, r0, lsl #16
    4df8:	ldrb	r2, [sp, r2]
    4dfc:	blmi	eeb60c <pclose@plt+0xeea740>
    4e00:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
    4e04:	svc	0x002af7fb
    4e08:	blmi	f6b618 <pclose@plt+0xf6a74c>
    4e0c:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
    4e10:	svc	0x0024f7fb
    4e14:	ldcmi	7, cr14, [ip, #-756]!	; 0xfffffd0c
    4e18:	ldmdbmi	ip!, {r4, r6, r9, sp}
    4e1c:	ldrbtmi	r4, [r9], #-1149	; 0xfffffb83
    4e20:	andeq	pc, r8, r5, lsl #2
    4e24:	svc	0x00def7fb
    4e28:	movwcs	r2, #0
    4e2c:	subscc	pc, r7, r5, lsl #17
    4e30:	blx	3c2e30 <pclose@plt+0x3c1f64>
    4e34:	addsle	r2, r9, r0, lsl #16
    4e38:	ldrbtmi	r4, [sp], #-3381	; 0xfffff2cb
    4e3c:	ldrdcc	pc, [ip], #133	; 0x85	; <UNPREDICTABLE>
    4e40:	teqle	r9, r0, lsl #22
    4e44:			; <UNDEFINED> instruction: 0xd1b63404
    4e48:	ldr	r2, [r5, r1]!
    4e4c:			; <UNDEFINED> instruction: 0xf7fb4650
    4e50:	ldmdavs	r8!, {r1, r2, r3, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    4e54:	svc	0x0002f7fb
    4e58:	blls	fecc8 <pclose@plt+0xfddfc>
    4e5c:	streq	pc, [r2], #-111	; 0xffffff91
    4e60:			; <UNDEFINED> instruction: 0xf47f2b00
    4e64:	movwcs	sl, #12140	; 0x2f6c
    4e68:	streq	pc, [r2], #-111	; 0xffffff91
    4e6c:	strb	r9, [r6, -r5, lsl #6]!
    4e70:	andcs	r9, r3, #512	; 0x200
    4e74:	tstcs	r1, sp, lsl fp
    4e78:	stcmi	8, cr4, [r7, #-152]!	; 0xffffff68
    4e7c:	ldrbtmi	r5, [r8], #-2275	; 0xfffff71d
    4e80:			; <UNDEFINED> instruction: 0xf04f447d
    4e84:	ldmdavs	fp, {r0, r1, r2, r3, r4, r5, r6, r7, sl, ip, sp}
    4e88:	svc	0x002cf7fb
    4e8c:			; <UNDEFINED> instruction: 0xf1054923
    4e90:	subscs	r0, r0, #8
    4e94:			; <UNDEFINED> instruction: 0xf7fb4479
    4e98:	movwcs	lr, #4006	; 0xfa6
    4e9c:	subscc	pc, r7, r5, lsl #17
    4ea0:	ldmdami	pc, {r0, r2, r4, r5, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    4ea4:			; <UNDEFINED> instruction: 0xf8d04478
    4ea8:	blcs	11260 <pclose@plt+0x10394>
    4eac:	andcc	sp, r8, ip, asr #1
    4eb0:	svc	0x003cf7fb
    4eb4:	ldrb	r2, [pc, -r1]!
    4eb8:	strcc	r9, [r8, #-2562]	; 0xfffff5fe
    4ebc:	ldmpl	r3, {r4, r8, r9, fp, lr}^
    4ec0:			; <UNDEFINED> instruction: 0xf7fd681e
    4ec4:	bmi	604100 <pclose@plt+0x603234>
    4ec8:	strls	r2, [r0, #-257]	; 0xfffffeff
    4ecc:			; <UNDEFINED> instruction: 0x4603447a
    4ed0:			; <UNDEFINED> instruction: 0xf7fb4630
    4ed4:			; <UNDEFINED> instruction: 0xe7b5ef96
    4ed8:	mcr	7, 7, pc, cr10, cr11, {7}	; <UNPREDICTABLE>
    4edc:	andeq	r2, r1, r8, lsl #4
    4ee0:	andeq	r0, r0, r0, lsl #2
    4ee4:	strdeq	r2, [r1], -r2	; <UNPREDICTABLE>
    4ee8:	andeq	r0, r0, ip, lsl r1
    4eec:	andeq	r0, r0, r4, lsl r1
    4ef0:	andeq	r2, r1, r0, lsr r4
    4ef4:	andeq	r2, r1, r4, lsr #8
    4ef8:	andeq	r2, r1, lr, ror #6
    4efc:	andeq	r1, r0, r2, ror ip
    4f00:	andeq	r0, r0, r4, lsl #2
    4f04:	andeq	r2, r1, ip, lsl r1
    4f08:	andeq	r2, r1, ip, lsr #6
    4f0c:	andeq	r1, r0, r6, lsl sp
    4f10:	andeq	r2, r1, lr, lsl #6
    4f14:	andeq	r1, r0, r6, lsr #25
    4f18:	andeq	r2, r1, r8, asr #5
    4f1c:	muleq	r0, r4, ip
    4f20:	andeq	r2, r1, r4, lsr #5
    4f24:	andeq	r1, r0, r4, lsl #25
    4f28:	push	{r0, r1, fp, sp, lr}
    4f2c:			; <UNDEFINED> instruction: 0x468843f0
    4f30:	addslt	r4, r7, sp, lsl #19
    4f34:	ldrbtmi	r4, [r9], #-2701	; 0xfffff573
    4f38:	stmpl	sl, {r0, r1, r2, r3, r4, fp, ip, sp, lr}
    4f3c:	ldmdavs	r2, {r5, r8, r9, sl, fp, sp}
    4f40:			; <UNDEFINED> instruction: 0xf04f9215
    4f44:			; <UNDEFINED> instruction: 0xf0000200
    4f48:	svccs	0x000a8101
    4f4c:	addhi	pc, r9, r0
    4f50:	andvs	r1, r2, sl, asr ip
    4f54:			; <UNDEFINED> instruction: 0x4606785d
    4f58:			; <UNDEFINED> instruction: 0xf00042bd
    4f5c:			; <UNDEFINED> instruction: 0xf0888082
    4f60:	stccs	3, cr0, [sl, #-4]
    4f64:	movwcs	fp, #3860	; 0xf14
    4f68:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    4f6c:	cmnle	r8, r0, lsl #22
    4f70:	svclt	0x00022d0a
    4f74:			; <UNDEFINED> instruction: 0x461d4614
    4f78:	andsle	r2, sp, r1, lsl #4
    4f7c:	vmin.s8	d20, d9, d1
    4f80:	and	r0, r4, r1
    4f84:	svclt	0x001842af
    4f88:	andsle	r2, r3, sl, lsl #26
    4f8c:	ldclcs	6, cr4, [fp, #-132]	; 0xffffff7c
    4f90:			; <UNDEFINED> instruction: 0xf101784b
    4f94:	rsbsle	r0, r4, r1, lsl #8
    4f98:	svclt	0x00182d5c
    4f9c:	mvnsle	r4, sp, lsl r6
    4fa0:			; <UNDEFINED> instruction: 0xf0002b0a
    4fa4:	strmi	r8, [ip], -sp, asr #1
    4fa8:	svcpl	0x0002f814
    4fac:	svclt	0x001842af
    4fb0:	mvnle	r2, sl, lsl #26
    4fb4:			; <UNDEFINED> instruction: 0x1c6a1aa5
    4fb8:			; <UNDEFINED> instruction: 0x91b4f8df
    4fbc:			; <UNDEFINED> instruction: 0xf10944f9
    4fc0:			; <UNDEFINED> instruction: 0xf1090144
    4fc4:			; <UNDEFINED> instruction: 0xf0000048
    4fc8:	stmdacs	r0, {r0, r3, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    4fcc:	adcshi	pc, r0, r0
    4fd0:			; <UNDEFINED> instruction: 0x462a6831
    4fd4:	ldrdeq	pc, [r8], #-137	; 0xffffff77
    4fd8:	mrc	7, 2, APSR_nzcv, cr14, cr11, {7}
    4fdc:	ldrdcc	pc, [r8], #-137	; 0xffffff77
    4fe0:	ldrbpl	r2, [sl, #-512]	; 0xfffffe00
    4fe4:			; <UNDEFINED> instruction: 0xf7fc6034
    4fe8:			; <UNDEFINED> instruction: 0xf8d9f9b3
    4fec:	cmnlt	r8, r8, asr #32
    4ff0:	stcle	13, cr2, [fp, #-0]
    4ff4:	andcs	r1, sl, #1552	; 0x610
    4ff8:			; <UNDEFINED> instruction: 0xf811440d
    4ffc:	stmdblt	r3, {r0, r8, r9, sl, fp, ip, sp}
    5000:	addmi	r7, sp, #10
    5004:	blmi	16f97f0 <pclose@plt+0x16f8924>
    5008:	cfldrsvs	mvf4, [ip], {123}	; 0x7b
    500c:			; <UNDEFINED> instruction: 0xf0002c00
    5010:			; <UNDEFINED> instruction: 0xf1b8808f
    5014:	andle	r0, r4, r0, lsl #30
    5018:	ldmdavc	fp, {r0, r1, r4, r5, fp, sp, lr}
    501c:			; <UNDEFINED> instruction: 0xf04042bb
    5020:	ldclmi	0, cr8, [r5, #-524]	; 0xfffffdf4
    5024:	cfstrsvs	mvf4, [r8], #-500	; 0xfffffe0c
    5028:	stmdacs	r0, {r0, r1, r3, r5, r6, r7, sl, fp, sp, lr}
    502c:	addsmi	sp, r8, #105	; 0x69
    5030:			; <UNDEFINED> instruction: 0xf7fbd067
    5034:	stcvs	14, cr14, [r8], #-400	; 0xfffffe70
    5038:	andcs	r4, r0, #34603008	; 0x2100000
    503c:	svc	0x0016f7fb
    5040:	rsble	r2, sp, r0, lsl #16
    5044:	stcge	12, cr4, [r1, #-308]	; 0xfffffecc
    5048:	ldrbtmi	r2, [ip], #-848	; 0xfffffcb0
    504c:	stcvs	6, cr4, [r1], #-168	; 0xffffff58
    5050:	ldcl	7, cr15, [lr, #1004]!	; 0x3ec
    5054:			; <UNDEFINED> instruction: 0xf7ff4628
    5058:	movwcs	pc, #3545	; 0xdd9	; <UNPREDICTABLE>
    505c:	strtvs	r4, [r3], #-1560	; 0xfffff9e8
    5060:	mcrrmi	0, 0, lr, r7, cr4
    5064:	cfstrsvs	mvf4, [r0], #-496	; 0xfffffe10
    5068:	rsble	r2, r3, r0, lsl #16
    506c:	blmi	fd7988 <pclose@plt+0xfd6abc>
    5070:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5074:	blls	55f0e4 <pclose@plt+0x55e218>
    5078:	cmnle	r3, sl, asr r0
    507c:	pop	{r0, r1, r2, r4, ip, sp, pc}
    5080:	blcs	17a6048 <pclose@plt+0x17a517c>
    5084:	stcne	15, cr11, [ip], {4}
    5088:	blcs	17632bc <pclose@plt+0x17623f0>
    508c:	blcs	2b9158 <pclose@plt+0x2b828c>
    5090:	blcs	16f9220 <pclose@plt+0x16f8354>
    5094:	andle	r7, r9, r1, ror #16
    5098:	svclt	0x0018295d
    509c:			; <UNDEFINED> instruction: 0xf104290a
    50a0:	eorle	r0, r1, r1, lsl #8
    50a4:	blcs	16d68d8 <pclose@plt+0x16d5a0c>
    50a8:	mvnsle	r7, r1, ror #16
    50ac:	msreq	CPSR_fsx, #1073741864	; 0x40000028
    50b0:	blcs	3f1c24 <pclose@plt+0x3f0d58>
    50b4:	blx	83b47c <pclose@plt+0x83a5b0>
    50b8:	ldrbeq	pc, [fp, r3, lsl #6]	; <UNPREDICTABLE>
    50bc:	strcc	fp, [r1], #-3928	; 0xfffff0a8
    50c0:	stmiavc	r5!, {r4, r5, r6, r7, r8, sl, ip, lr, pc}
    50c4:	strtmi	r3, [fp], -r2, lsl #8
    50c8:	blcs	2bd0e0 <pclose@plt+0x2bc214>
    50cc:	ldrmi	sp, [sp], -r4, asr #32
    50d0:	svccc	0x0001f814
    50d4:	mvnsle	r2, sp, asr fp
    50d8:	mvnsle	r4, sp, lsl #5
    50dc:	strcc	r7, [r1], #-2145	; 0xfffff79f
    50e0:	svclt	0x0018295d
    50e4:	bicsle	r2, sp, sl, lsl #18
    50e8:	teqle	r5, sp, asr r9
    50ec:	svcpl	0x0001f814
    50f0:	stmdavc	r3!, {r3, r6, r8, r9, sl, sp, lr, pc}^
    50f4:	blcs	1752100 <pclose@plt+0x1751234>
    50f8:	blcs	2b4d60 <pclose@plt+0x2b3e94>
    50fc:	ldrmi	sp, [r9], -r9, asr #3
    5100:	stmdami	r1!, {r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    5104:	andcs	r4, r0, #34603008	; 0x2100000
    5108:	addmi	r4, r3, #120, 8	; 0x78000000
    510c:			; <UNDEFINED> instruction: 0xf103bf08
    5110:	blmi	785198 <pclose@plt+0x7842cc>
    5114:	ldrvs	r4, [r8], #-1147	; 0xfffffb85
    5118:	mcr	7, 5, pc, cr8, cr11, {7}	; <UNPREDICTABLE>
    511c:	orrsle	r2, r1, r0, lsl #16
    5120:	ldrbtmi	r4, [fp], #-2843	; 0xfffff4e5
    5124:			; <UNDEFINED> instruction: 0xe7a16c18
    5128:	ldrbtmi	r4, [r8], #-2074	; 0xfffff7e6
    512c:	stc2l	7, cr15, [lr, #-1020]!	; 0xfffffc04
    5130:	ldr	r2, [fp, r0]
    5134:	ldrbtmi	r4, [r8], #-2072	; 0xfffff7e8
    5138:	stc2l	7, cr15, [r8, #-1020]!	; 0xfffffc04
    513c:	ldr	r6, [r5, r0, lsr #24]
    5140:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
    5144:	stc2l	7, cr15, [r2, #-1020]!	; 0xfffffc04
    5148:	str	r2, [pc, r0]
    514c:	ldrbtmi	r4, [r8], #-2068	; 0xfffff7ec
    5150:	ldc2l	7, cr15, [ip, #-1020]	; 0xfffffc04
    5154:	str	r2, [r9, r0]
    5158:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
    515c:	ldc2l	7, cr15, [r6, #-1020]	; 0xfffffc04
    5160:	str	r2, [r3, r0]
    5164:	stc	7, cr15, [r4, #1004]!	; 0x3ec
    5168:	andeq	r1, r1, r2, lsr #31
    516c:	andeq	r0, r0, r0, lsl #2
    5170:	muleq	r1, r0, r2
    5174:	andeq	r2, r1, r4, asr #4
    5178:	andeq	r2, r1, r8, lsr #4
    517c:	andeq	r2, r1, r2, lsl #4
    5180:	andeq	r2, r1, r8, ror #3
    5184:	andeq	r1, r1, r8, ror #28
    5188:	andeq	r2, r1, r4, asr #2
    518c:	andeq	r2, r1, r8, lsr r1
    5190:	andeq	r2, r1, sl, lsr #2
    5194:	andeq	r1, r0, r6, lsr #21
    5198:	andeq	r1, r0, r2, asr sl
    519c:	andeq	r1, r0, r6, ror sl
    51a0:	andeq	r1, r0, lr, lsl sl
    51a4:	andeq	r1, r0, r2, asr #20
    51a8:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    51ac:	stmdacc	r0, {r3, r4, r6, r7, sl, fp, sp, lr}
    51b0:	andcs	fp, r1, r8, lsl pc
    51b4:	svclt	0x00004770
    51b8:	andeq	r2, r1, r2, lsr #1
    51bc:	addlt	fp, r2, r0, lsl r5
    51c0:			; <UNDEFINED> instruction: 0xf0009001
    51c4:	stmdals	r1, {r0, r4, r5, r8, sl, fp, ip, sp, lr, pc}
    51c8:			; <UNDEFINED> instruction: 0xf7ff2101
    51cc:	strmi	pc, [r4], -sp, lsr #29
    51d0:	blmi	271718 <pclose@plt+0x27084c>
    51d4:	cfldrdvs	mvd4, [r8], {123}	; 0x7b
    51d8:	andle	r4, r5, r0, lsr #5
    51dc:			; <UNDEFINED> instruction: 0xf7fbb108
    51e0:	blmi	1c0820 <pclose@plt+0x1bf954>
    51e4:	ldrbvs	r4, [ip], #1147	; 0x47b
    51e8:	stc2	0, cr15, [r6, #-0]
    51ec:	svclt	0x00181e20
    51f0:	andlt	r2, r2, r1
    51f4:	svclt	0x0000bd10
    51f8:	andeq	r2, r1, r8, ror r0
    51fc:	andeq	r2, r1, r8, rrx
    5200:	svcmi	0x00f0e92d
    5204:	stmdavs	r4, {r1, r2, r3, r9, sl, lr}
    5208:	stmdavc	r4!, {r0, r1, r7, ip, sp, pc}
    520c:	svclt	0x00182c0a
    5210:	svclt	0x000c2c20
    5214:	tstcs	r0, r1, lsl #2
    5218:	strmi	sp, [r5], -sl, asr #32
    521c:			; <UNDEFINED> instruction: 0x46984617
    5220:	mcr2	7, 4, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    5224:	stmdacs	r0, {r0, r7, r9, sl, lr}
    5228:	stmdavs	fp!, {r1, r2, r3, r4, r5, ip, lr, pc}
    522c:	adcmi	r7, r2, #1703936	; 0x1a0000
    5230:	movwcc	fp, #7940	; 0x1f04
    5234:			; <UNDEFINED> instruction: 0xf7fd602b
    5238:			; <UNDEFINED> instruction: 0x4630fa15
    523c:			; <UNDEFINED> instruction: 0xf982f7fc
    5240:			; <UNDEFINED> instruction: 0x460542be
    5244:			; <UNDEFINED> instruction: 0xf04fdc3c
    5248:	ands	r0, r0, r0, lsl #20
    524c:	ldrbmi	r2, [r9], -r0, lsl #6
    5250:			; <UNDEFINED> instruction: 0x4648461a
    5254:	andge	pc, r0, sp, asr #17
    5258:	ldc	7, cr15, [r8, #-1004]!	; 0xfffffc14
    525c:			; <UNDEFINED> instruction: 0xf080fab0
    5260:	strbmi	r0, [r0, #-2368]	; 0xfffff6c0
    5264:			; <UNDEFINED> instruction: 0x3601d01b
    5268:	adcsmi	r6, r7, #2949120	; 0x2d0000
    526c:	strtmi	sp, [r8], -r8, lsr #22
    5270:			; <UNDEFINED> instruction: 0xf8baf7fc
    5274:			; <UNDEFINED> instruction: 0xb1b84683
    5278:			; <UNDEFINED> instruction: 0xf86af7fc
    527c:	rscle	r2, r5, r0, lsl #16
    5280:	bcs	1f630 <pclose@plt+0x1e764>
    5284:			; <UNDEFINED> instruction: 0xf10bdde2
    5288:	strtmi	r3, [r2], #-1279	; 0xfffffb01
    528c:	svccc	0x0001f814
    5290:			; <UNDEFINED> instruction: 0xf04fb913
    5294:	eorvc	r0, r3, sl, lsl #6
    5298:			; <UNDEFINED> instruction: 0xd1f74294
    529c:			; <UNDEFINED> instruction: 0x4628e7d6
    52a0:	blx	74329c <pclose@plt+0x7423d0>
    52a4:	bicsle	r2, lr, r0, lsl #16
    52a8:	andlt	r2, r3, r0
    52ac:	svchi	0x00f0e8bd
    52b0:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
    52b4:	stc2	7, cr15, [sl], #1020	; 0x3fc
    52b8:	andlt	r2, r3, r0
    52bc:	svchi	0x00f0e8bd
    52c0:	andlt	r2, r3, r1
    52c4:	svchi	0x00f0e8bd
    52c8:			; <UNDEFINED> instruction: 0x000018ba
    52cc:	ldrbmi	lr, [r0, sp, lsr #18]!
    52d0:	addlt	r4, r2, lr, lsl #12
    52d4:			; <UNDEFINED> instruction: 0xf7ff2100
    52d8:	strmi	pc, [r7], -r7, lsr #28
    52dc:			; <UNDEFINED> instruction: 0xf818f7fc
    52e0:	eorsle	r2, lr, r0, lsl #30
    52e4:			; <UNDEFINED> instruction: 0xf04f4604
    52e8:			; <UNDEFINED> instruction: 0xf04f0800
    52ec:	strtmi	r0, [r0], -sl, lsl #18
    52f0:			; <UNDEFINED> instruction: 0xf7fcb32e
    52f4:	strmi	pc, [r4], -r7, asr #16
    52f8:			; <UNDEFINED> instruction: 0x4620b19c
    52fc:			; <UNDEFINED> instruction: 0xf922f7fc
    5300:			; <UNDEFINED> instruction: 0xf7fc4682
    5304:			; <UNDEFINED> instruction: 0x4605f871
    5308:			; <UNDEFINED> instruction: 0xf7fcb358
    530c:	ldmiblt	r0, {r0, r5, fp, ip, sp, lr, pc}^
    5310:	strtmi	r2, [r9], -r0, lsl #6
    5314:			; <UNDEFINED> instruction: 0x4638461a
    5318:	andhi	pc, r0, sp, asr #17
    531c:	ldcl	7, cr15, [r6], {251}	; 0xfb
    5320:			; <UNDEFINED> instruction: 0xf7fbb148
    5324:	adcmi	pc, r0, #980	; 0x3d4
    5328:	ldmdami	r1, {r0, r5, r6, r7, r8, ip, lr, pc}
    532c:	ldrbtcc	pc, [pc], #79	; 5334 <pclose@plt+0x4468>	; <UNPREDICTABLE>
    5330:			; <UNDEFINED> instruction: 0xf7ff4478
    5334:	strtmi	pc, [r0], -fp, ror #24
    5338:	pop	{r1, ip, sp, pc}
    533c:			; <UNDEFINED> instruction: 0xf7fc87f0
    5340:	strmi	pc, [r4], -fp, lsr #16
    5344:			; <UNDEFINED> instruction: 0xf8dae7d8
    5348:	stmdbcs	r0, {r2, r3, ip}
    534c:	cdpne	13, 6, cr13, cr11, cr0, {7}
    5350:			; <UNDEFINED> instruction: 0xf8134419
    5354:	stmdblt	sl, {r0, r8, r9, sl, fp, sp}
    5358:	andls	pc, r0, r3, lsl #17
    535c:	mvnsle	r4, fp, lsl #5
    5360:			; <UNDEFINED> instruction: 0xf04fe7d6
    5364:			; <UNDEFINED> instruction: 0x462034ff
    5368:	pop	{r1, ip, sp, pc}
    536c:	svclt	0x000087f0
    5370:			; <UNDEFINED> instruction: 0x000018bc
    5374:	push	{r1, fp, sp, lr}
    5378:			; <UNDEFINED> instruction: 0x46894ff0
    537c:	addlt	r4, r3, pc, asr #18
    5380:	ldrbtmi	r4, [r9], #-2895	; 0xfffff4b1
    5384:	stmiapl	fp, {r1, r2, r4, fp, ip, sp, lr}^
    5388:	ldmdavs	fp, {r1, r3, r9, sl, fp, sp}
    538c:			; <UNDEFINED> instruction: 0xf04f9301
    5390:			; <UNDEFINED> instruction: 0xf0000300
    5394:	strmi	r8, [r5], -r6, lsl #1
    5398:	eorvs	r1, r8, r0, asr ip
    539c:	blcs	9634f0 <pclose@plt+0x962624>
    53a0:	svcmi	0x0048d058
    53a4:	ldrbtmi	r2, [pc], #-1024	; 53ac <pclose@plt+0x44e0>
    53a8:	beq	15417cc <pclose@plt+0x1540900>
    53ac:	ldmdaeq	r8, {r0, r1, r2, r8, ip, sp, lr, pc}^
    53b0:	blcs	2bd428 <pclose@plt+0x2bc55c>
    53b4:			; <UNDEFINED> instruction: 0xf1b9d104
    53b8:	andsle	r0, r9, r0, lsl #30
    53bc:			; <UNDEFINED> instruction: 0xb1bb7843
    53c0:	bleq	c17d8 <pclose@plt+0xc090c>
    53c4:			; <UNDEFINED> instruction: 0x46404651
    53c8:			; <UNDEFINED> instruction: 0xf000465a
    53cc:	stmdacs	r0, {r0, r1, r2, r4, r5, r7, sl, fp, ip, sp, lr, pc}
    53d0:	stmdavs	fp!, {r1, r2, r3, r4, r5, ip, lr, pc}
    53d4:	stfeqd	f7, [r1], {4}
    53d8:	eorvs	r1, sl, sl, asr ip
    53dc:	ldcvs	8, cr7, [r9, #108]!	; 0x6c
    53e0:	strpl	r2, [fp, #-2908]	; 0xfffff4a4
    53e4:	stmdavs	r8!, {r2, r3, r6, ip, lr, pc}
    53e8:	stmdavc	r3, {r2, r5, r6, r9, sl, lr}
    53ec:			; <UNDEFINED> instruction: 0xd1e0429e
    53f0:	stclne	13, cr4, [r2], #-212	; 0xffffff2c
    53f4:			; <UNDEFINED> instruction: 0xf105447d
    53f8:			; <UNDEFINED> instruction: 0xf1050154
    53fc:			; <UNDEFINED> instruction: 0xf0000058
    5400:	msrlt	CPSR_f, #40192	; 0x9d00
    5404:	andcs	r6, r0, #10944	; 0x2ac0
    5408:			; <UNDEFINED> instruction: 0xf000551a
    540c:	ldmib	r5, {r0, r2, r3, sl, fp, ip, sp, lr, pc}^
    5410:	sfmvs	f1, 4, [r8, #80]!	; 0x50
    5414:	strbvs	r6, [ip, #3627]!	; 0xe2b
    5418:	strvs	r6, [r9, #1320]!	; 0x528
    541c:	strbvs	r6, [fp, #-1578]!	; 0xfffff9d6
    5420:	blx	ffac142a <pclose@plt+0xffac055e>
    5424:	bmi	a4d430 <pclose@plt+0xa4c564>
    5428:	ldrbtmi	r4, [sl], #-2853	; 0xfffff4db
    542c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5430:	subsmi	r9, sl, r1, lsl #22
    5434:	andlt	sp, r3, r0, asr #2
    5438:	svchi	0x00f0e8bd
    543c:	movwcs	r4, #1640	; 0x668
    5440:			; <UNDEFINED> instruction: 0xf7fd9300
    5444:	eorvs	pc, r8, sp, ror #21
    5448:	blls	31890 <pclose@plt+0x309c4>
    544c:			; <UNDEFINED> instruction: 0xdc252b00
    5450:	strb	r2, [r8, r0]!
    5454:	adcsmi	r7, r1, #9502720	; 0x910000
    5458:	stmdbcs	sl, {r2, ip, lr, pc}
    545c:			; <UNDEFINED> instruction: 0xf1b9d1a1
    5460:			; <UNDEFINED> instruction: 0xd1240f00
    5464:	andcc	r4, r2, #26624	; 0x6800
    5468:	eorvs	r2, sl, r1
    546c:	cfldrsvs	mvf4, [ip, #-492]	; 0xfffffe14
    5470:	bicsle	r2, r8, r0, lsl #24
    5474:	ldrbtmi	r4, [r8], #-2071	; 0xfffff7e9
    5478:	blx	ff24347e <pclose@plt+0xff2425b2>
    547c:	ldrb	r4, [r2, r0, lsr #12]
    5480:	mrrcne	8, 2, r6, sl, cr11
    5484:	ldmdavc	sl, {r1, r3, r5, sp, lr}
    5488:			; <UNDEFINED> instruction: 0xf1b96dbb
    548c:	svclt	0x00080f00
    5490:			; <UNDEFINED> instruction: 0xf8032a0a
    5494:	svclt	0x0018200c
    5498:	sbcle	r6, pc, r8, lsr #16
    549c:	ldrbmi	r7, [ip], -r3, lsl #16
    54a0:	stmdami	sp, {r2, r7, r8, r9, sl, sp, lr, pc}
    54a4:			; <UNDEFINED> instruction: 0xf7ff4478
    54a8:			; <UNDEFINED> instruction: 0x2000fbb1
    54ac:	ldmvc	r1, {r0, r1, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    54b0:			; <UNDEFINED> instruction: 0xf47f2900
    54b4:			; <UNDEFINED> instruction: 0xe7d5af76
    54b8:	bl	ffec34ac <pclose@plt+0xffec25e0>
    54bc:	andeq	r1, r1, r6, asr fp
    54c0:	andeq	r0, r0, r0, lsl #2
    54c4:	andeq	r1, r1, r6, lsr #29
    54c8:	andeq	r1, r1, r8, asr lr
    54cc:	andeq	r1, r1, lr, lsr #21
    54d0:	andeq	r1, r1, r0, ror #27
    54d4:	andeq	r1, r0, lr, asr r6
    54d8:	andeq	r1, r0, ip, lsr #14
    54dc:	svcmi	0x00f0e92d
    54e0:	blhi	c099c <pclose@plt+0xbfad0>
    54e4:	ldrbmi	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    54e8:	sbcslt	r4, r3, ip, ror r4
    54ec:			; <UNDEFINED> instruction: 0xf8df9312
    54f0:	andls	r3, r8, ip, asr #8
    54f4:	stmiapl	r3!, {r2, r3, r9, ip, pc}^
    54f8:	cmpls	r1, #1769472	; 0x1b0000
    54fc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5500:	tstls	r1, #45056	; 0xb000
    5504:	cmnhi	sl, r0, lsl #2	; <UNPREDICTABLE>
    5508:	ldrtcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    550c:			; <UNDEFINED> instruction: 0xf8df2100
    5510:	addmi	r0, sl, #52, 8	; 0x34000000
    5514:	movwls	r4, #54395	; 0xd47b
    5518:	msreq	SPSR_s, #-1073741824	; 0xc0000000
    551c:	svclt	0x00cc4478
    5520:	andcs	r2, r1, #0, 4
    5524:	bcc	440d4c <pclose@plt+0x43fe80>
    5528:	msreq	SPSR_s, #0, 2
    552c:	mcr	1, 0, r9, cr8, cr3, {0}
    5530:	mulls	lr, r0, sl
    5534:	tstls	pc, r5, lsl #4
    5538:			; <UNDEFINED> instruction: 0xf7fc9808
    553c:	strmi	pc, [r4], -r3, lsl #16
    5540:			; <UNDEFINED> instruction: 0xff52f7fb
    5544:	stmdacs	r0, {r0, r3, ip, pc}
    5548:	mvnhi	pc, r0
    554c:			; <UNDEFINED> instruction: 0xff00f7fb
    5550:	stmiavs	r2!, {r4, r5, r6, r8, ip, sp, pc}^
    5554:	andsls	r2, r0, #0, 20
    5558:	blls	27c990 <pclose@plt+0x27bac4>
    555c:	blcc	4d98c <pclose@plt+0x4cac0>
    5560:			; <UNDEFINED> instruction: 0x4690441a
    5564:	svccs	0x0001f813
    5568:	andsvc	fp, r9, r2, lsl #18
    556c:	mvnsle	r4, r3, asr #10
    5570:	tstls	r0, #14876672	; 0xe30000
    5574:	strdcs	r4, [r0], -r4	; <UNPREDICTABLE>
    5578:	blge	56c9a4 <pclose@plt+0x56bad8>
    557c:	andls	r4, r0, r9, ror r4
    5580:	movwls	r2, #16926	; 0x421e
    5584:	strtmi	r6, [r9], -r8, asr #25
    5588:	bl	fe84357c <pclose@plt+0xfe8426b0>
    558c:			; <UNDEFINED> instruction: 0xf0402800
    5590:			; <UNDEFINED> instruction: 0xf8df8127
    5594:			; <UNDEFINED> instruction: 0x4604a3b8
    5598:	andls	r4, r3, r6, lsl #12
    559c:	strdls	r4, [sl], -sl
    55a0:			; <UNDEFINED> instruction: 0xf8dde035
    55a4:	stmiami	sl!, {r3, r4, r6, pc}^
    55a8:	streq	lr, [r8, -r6, lsl #22]
    55ac:			; <UNDEFINED> instruction: 0xf1004478
    55b0:	ldrtmi	r0, [sl], -r4, ror #2
    55b4:			; <UNDEFINED> instruction: 0xf0003068
    55b8:	stmdacs	r0, {r0, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    55bc:			; <UNDEFINED> instruction: 0x81b1f000
    55c0:	mcr2	7, 6, pc, cr6, cr11, {7}	; <UNPREDICTABLE>
    55c4:			; <UNDEFINED> instruction: 0xf0402800
    55c8:	blmi	ff8a5a60 <pclose@plt+0xff8a4b94>
    55cc:	strbmi	r4, [r2], -r9, lsr #12
    55d0:	mrcvs	4, 4, r4, cr8, cr11, {3}
    55d4:			; <UNDEFINED> instruction: 0x463e4430
    55d8:	bl	17c35cc <pclose@plt+0x17c2700>
    55dc:	ldrmi	r9, [sp], #-2838	; 0xfffff4ea
    55e0:	blcs	23694 <pclose@plt+0x227c8>
    55e4:	msrhi	CPSR_sxc, r0
    55e8:			; <UNDEFINED> instruction: 0xf0849a05
    55ec:	tstmi	r3, #67108864	; 0x4000000
    55f0:	msrhi	CPSR_, r0
    55f4:	andcs	r4, r1, #216, 16	; 0xd80000
    55f8:	strtmi	r9, [r9], -r4, lsl #22
    55fc:	andls	r4, r0, #120, 8	; 0x78000000
    5600:	sfmvs	f2, 2, [r0], {30}
    5604:	bl	18c35f8 <pclose@plt+0x18c272c>
    5608:			; <UNDEFINED> instruction: 0xf0402800
    560c:	bls	325a64 <pclose@plt+0x324b98>
    5610:	vstrle	s4, [r4, #-0]
    5614:	movwcc	r9, #6915	; 0x1b03
    5618:	addsmi	r9, sl, #201326592	; 0xc000000
    561c:	svcls	0x0015d1c1
    5620:	ldmibne	ip!, {r0, r2, r3, r8, r9, fp, ip, pc}
    5624:	bne	440e8c <pclose@plt+0x43ffc0>
    5628:	rsbeq	pc, r8, r3, lsl #2
    562c:			; <UNDEFINED> instruction: 0xf0004622
    5630:	stmdacs	r0, {r0, r2, r7, r8, r9, fp, ip, sp, lr, pc}
    5634:	cmnhi	r5, r0	; <UNPREDICTABLE>
    5638:	mcr2	7, 4, pc, cr10, cr11, {7}	; <UNPREDICTABLE>
    563c:			; <UNDEFINED> instruction: 0xf0402800
    5640:			; <UNDEFINED> instruction: 0xf8da80b9
    5644:	ldrtmi	r0, [sl], -r8, rrx
    5648:	ldrtmi	r4, [r0], #-1577	; 0xfffff9d7
    564c:	bl	943640 <pclose@plt+0x942774>
    5650:	ldrdcs	pc, [ip], #-138	; 0xffffff76
    5654:	ldrsbcc	pc, [ip], #-138	; 0xffffff76	; <UNPREDICTABLE>
    5658:	blcs	1fca8 <pclose@plt+0x1eddc>
    565c:	vhsub.u8	d25, d0, d6
    5660:			; <UNDEFINED> instruction: 0xf8df8081
    5664:			; <UNDEFINED> instruction: 0x260082f8
    5668:	andsge	pc, ip, sp, asr #17
    566c:			; <UNDEFINED> instruction: 0xf8dd44f8
    5670:	ands	sl, r7, r8, lsr r0
    5674:	cdp	12, 1, cr1, cr8, cr7, {3}
    5678:			; <UNDEFINED> instruction: 0xf10a1a90
    567c:	ldrtmi	r0, [sl], -r8, rrx
    5680:	blx	174168a <pclose@plt+0x17407be>
    5684:			; <UNDEFINED> instruction: 0xf0002800
    5688:			; <UNDEFINED> instruction: 0xf8da814c
    568c:			; <UNDEFINED> instruction: 0xf8da2050
    5690:	ldcpl	0, cr3, [r2, #416]	; 0x1a0
    5694:			; <UNDEFINED> instruction: 0x463c551a
    5698:			; <UNDEFINED> instruction: 0x36014bb1
    569c:	cfldrdvs	mvd4, [fp, #492]	; 0x1ec
    56a0:	ble	1756120 <pclose@plt+0x1755254>
    56a4:	ldrsbcc	pc, [r0], #-136	; 0xffffff78	; <UNPREDICTABLE>
    56a8:	bcs	99cd18 <pclose@plt+0x99be4c>
    56ac:	bcs	1739780 <pclose@plt+0x17388b4>
    56b0:	strcc	sp, [r1], -r0, ror #3
    56b4:			; <UNDEFINED> instruction: 0xf1a35d9b
    56b8:	bcs	205f84 <pclose@plt+0x2050b8>
    56bc:	bls	1bba2c <pclose@plt+0x1bab60>
    56c0:	addsmi	r3, sl, #48, 22	; 0xc000
    56c4:	stmdbls	r4, {r1, r2, r4, r6, r7, r8, r9, fp, ip, lr, pc}
    56c8:	rsbeq	pc, r8, r8, lsl #2
    56cc:	sbceq	lr, r3, #1024	; 0x400
    56d0:	eorsvc	pc, r3, r1, asr r8	; <UNPREDICTABLE>
    56d4:	msreq	SPSR_s, r8, lsl #2
    56d8:	ldrdlt	pc, [r4], -r2
    56dc:	bl	2e9b10 <pclose@plt+0x2e8c44>
    56e0:	bl	fea47af8 <pclose@plt+0xfea46c2c>
    56e4:			; <UNDEFINED> instruction: 0xf0000207
    56e8:	stmdacs	r0, {r0, r3, r5, r8, r9, fp, ip, sp, lr, pc}
    56ec:	tsthi	r9, r0	; <UNPREDICTABLE>
    56f0:	ble	ff456c74 <pclose@plt+0xff455da8>
    56f4:	blne	192bb28 <pclose@plt+0x192ac5c>
    56f8:	blne	ff9169ac <pclose@plt+0xff915ae0>
    56fc:	stmibne	fp!, {r2, r5, r6, r8, fp, ip, sp}^
    5700:			; <UNDEFINED> instruction: 0xf81318e2
    5704:	vdivvs.f64	d12, d8, d1
    5708:			; <UNDEFINED> instruction: 0xf800459b
    570c:	mvnsle	ip, r2
    5710:	streq	lr, [r7], #-2985	; 0xfffff457
    5714:	svcls	0x0016e7c0
    5718:	bleq	1941b40 <pclose@plt+0x1940c74>
    571c:	ldrsbls	pc, [r4], #-141	; 0xffffff73	; <UNPREDICTABLE>
    5720:	rsbeq	pc, r8, r8, lsl #2
    5724:			; <UNDEFINED> instruction: 0x4659193a
    5728:	andeq	lr, r9, #165888	; 0x28800
    572c:	blx	1c1736 <pclose@plt+0x1c086a>
    5730:			; <UNDEFINED> instruction: 0xf0002800
    5734:	ldrmi	r8, [r9, #246]!	; 0xf6
    5738:	bl	17c1f8 <pclose@plt+0x17b32c>
    573c:	stmibne	r8!, {r0, r3, r8, r9}^
    5740:			; <UNDEFINED> instruction: 0x0c03eba4
    5744:	bl	317050 <pclose@plt+0x316184>
    5748:			; <UNDEFINED> instruction: 0xf8130b03
    574c:	vdivvs.f64	d14, d10, d1
    5750:			; <UNDEFINED> instruction: 0xf8024298
    5754:	mvnsle	lr, fp
    5758:	streq	lr, [r9, -r7, lsr #23]
    575c:			; <UNDEFINED> instruction: 0xe79b443c
    5760:			; <UNDEFINED> instruction: 0xa01cf8dd
    5764:	stclne	15, cr4, [r2], #-508	; 0xfffffe04
    5768:	ldrbtmi	r4, [pc], #-1574	; 5770 <pclose@plt+0x48a4>
    576c:	msreq	SPSR_s, r7, lsl #2
    5770:	rsbeq	pc, r8, r7, lsl #2
    5774:	blx	ff8c177c <pclose@plt+0xff8c08b0>
    5778:			; <UNDEFINED> instruction: 0xf0002800
    577c:	mrcvs	0, 5, r8, cr11, cr2, {6}
    5780:	adcsmi	r2, ip, #0, 14
    5784:	vorr.i32	d21, #983040	; 0x000f0000
    5788:	blls	5a5ac0 <pclose@plt+0x5a4bf4>
    578c:	bls	14e798 <pclose@plt+0x14d8cc>
    5790:	blcs	1680c <pclose@plt+0x15940>
    5794:	andcs	fp, r0, #24, 30	; 0x60
    5798:			; <UNDEFINED> instruction: 0xf43f2a00
    579c:	blls	2b1428 <pclose@plt+0x2b055c>
    57a0:			; <UNDEFINED> instruction: 0xf0402b00
    57a4:	stmdavc	fp!, {r6, r7, pc}
    57a8:	suble	r2, r3, r0, lsl #22
    57ac:	movwls	r2, #41729	; 0xa301
    57b0:			; <UNDEFINED> instruction: 0xe71f461c
    57b4:	bcs	2c014 <pclose@plt+0x2b148>
    57b8:	svcge	0x0043f77f
    57bc:	vmulne.f32	s7, s22, s2
    57c0:	andcs	r4, r0, sl, lsr #8
    57c4:	svcne	0x0001f813
    57c8:	svclt	0x0008290a
    57cc:	addsmi	r7, r3, #24
    57d0:			; <UNDEFINED> instruction: 0xe736d1f8
    57d4:	blx	4417dc <pclose@plt+0x440910>
    57d8:			; <UNDEFINED> instruction: 0xf7fb9413
    57dc:	mulls	r8, r9, sp
    57e0:	blls	3ec008 <pclose@plt+0x3eb13c>
    57e4:	andls	r3, r8, #268435456	; 0x10000000
    57e8:	movwcc	r9, #6673	; 0x1a11
    57ec:	addsmi	r9, r3, #1006632960	; 0x3c000000
    57f0:	mcrge	7, 5, pc, cr2, cr15, {3}	; <UNPREDICTABLE>
    57f4:	andscc	lr, r2, #3620864	; 0x374000
    57f8:	tstls	r2, #1275068416	; 0x4c000000
    57fc:	andcs	r9, r1, r2, lsl fp
    5800:			; <UNDEFINED> instruction: 0xf0402b00
    5804:	ldmdami	r8, {r0, r7, pc}^
    5808:			; <UNDEFINED> instruction: 0xf7ff4478
    580c:	ldmdals	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    5810:			; <UNDEFINED> instruction: 0xf1b8e07a
    5814:			; <UNDEFINED> instruction: 0xf77f0f00
    5818:			; <UNDEFINED> instruction: 0xf108aed8
    581c:	mcrne	2, 3, r3, cr11, cr15, {7}
    5820:	andcs	r4, r0, sl, lsr #8
    5824:	svcne	0x0001f813
    5828:	svclt	0x0008290a
    582c:	addsmi	r7, r3, #24
    5830:			; <UNDEFINED> instruction: 0xe6cad1f8
    5834:	bls	40e840 <pclose@plt+0x40d974>
    5838:	stmdami	ip, {r0, r3, r8, r9, fp, ip, pc}^
    583c:	bl	fe8d6890 <pclose@plt+0xfe8d59c4>
    5840:	ldrbtmi	r0, [r8], #-2053	; 0xfffff7fb
    5844:	streq	lr, [r8, -r6, lsl #22]
    5848:	msreq	SPSR_s, r0, lsl #2
    584c:	strhtcc	r1, [r8], #-202	; 0xffffff36
    5850:	blx	1d41858 <pclose@plt+0x1d4098c>
    5854:	rsble	r2, r4, r0, lsl #16
    5858:	ldc2l	7, cr15, [sl, #-1004]!	; 0xfffffc14
    585c:			; <UNDEFINED> instruction: 0xf1b8b168
    5860:	stcle	15, cr0, [sl, #-0]
    5864:	andcs	r1, r0, fp, ror #28
    5868:	tsteq	r8, r3, lsl #22
    586c:	svccs	0x0001f813
    5870:	svclt	0x00082a0a
    5874:	addmi	r7, fp, #24
    5878:			; <UNDEFINED> instruction: 0xf8dfd1f8
    587c:			; <UNDEFINED> instruction: 0x464290f4
    5880:	ldrbtmi	r4, [r9], #1577	; 0x629
    5884:	ldrdeq	pc, [r8], #-137	; 0xffffff77	; <UNPREDICTABLE>
    5888:			; <UNDEFINED> instruction: 0xf7fb4430
    588c:	blmi	e800ac <pclose@plt+0xe7f1e0>
    5890:	ldrdcs	pc, [r8], #-137	; 0xffffff77	; <UNPREDICTABLE>
    5894:	ldmdahi	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    5898:	stccs	3, cr5, [r0], {211}	; 0xd3
    589c:	strcc	sp, [r1, -r0, lsr #1]
    58a0:	blle	f914a8 <pclose@plt+0xf905dc>
    58a4:			; <UNDEFINED> instruction: 0xf8d9d09c
    58a8:			; <UNDEFINED> instruction: 0xf0006068
    58ac:	stmdbls	r8, {r0, r2, r3, r4, r5, r7, r8, fp, ip, sp, lr, pc}
    58b0:	ldrtmi	r9, [r7], #-2578	; 0xfffff5ee
    58b4:			; <UNDEFINED> instruction: 0xf7fc4608
    58b8:	tstlt	r0, #1130496	; 0x114000	; <UNPREDICTABLE>
    58bc:	strcs	r9, [r0, #-2824]	; 0xfffff4f8
    58c0:			; <UNDEFINED> instruction: 0xf7fb1e58
    58c4:	and	pc, r7, r9, lsr sp	; <UNPREDICTABLE>
    58c8:	stc2	7, cr15, [r2, #-1004]!	; 0xfffffc14
    58cc:	mrc2	7, 1, pc, cr10, cr11, {7}
    58d0:	adcsmi	r6, r7, #168	; 0xa8
    58d4:	svcge	0x007ef43f
    58d8:			; <UNDEFINED> instruction: 0x46301bb9
    58dc:	mcr2	7, 6, pc, cr4, cr11, {7}	; <UNPREDICTABLE>
    58e0:	cmnlt	r0, r6, lsl #12
    58e4:	mvnle	r2, r0, lsl #26
    58e8:	ldc2	7, cr15, [r2, #-1004]	; 0xfffffc14
    58ec:			; <UNDEFINED> instruction: 0xf7fb9003
    58f0:	stmdbls	r3, {r0, r1, r2, r3, r8, sl, fp, ip, sp, lr, pc}
    58f4:	strtmi	r4, [r8], -r2, lsl #12
    58f8:			; <UNDEFINED> instruction: 0xffdcf7fb
    58fc:	stmdacs	r0, {r0, r2, r9, sl, lr}
    5900:			; <UNDEFINED> instruction: 0xf000d1e7
    5904:	andcs	pc, r0, r9, ror r9	; <UNPREDICTABLE>
    5908:	blmi	31817c <pclose@plt+0x3172b0>
    590c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5910:	blls	145f980 <pclose@plt+0x145eab4>
    5914:	qaddle	r4, sl, ip
    5918:	ldc	0, cr11, [sp], #332	; 0x14c
    591c:	pop	{r1, r8, r9, fp, pc}
    5920:	strdcs	r8, [r0], -r0
    5924:	ldmdami	r5, {r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    5928:			; <UNDEFINED> instruction: 0xf7ff4478
    592c:	ldrtmi	pc, [r8], -pc, ror #18	; <UNPREDICTABLE>
    5930:			; <UNDEFINED> instruction: 0xf7fbe7ea
    5934:	svclt	0x0000e9be
    5938:	strdeq	r1, [r1], -r0
    593c:	andeq	r0, r0, r0, lsl #2
    5940:	andeq	r1, r1, r8, lsr sp
    5944:	andeq	r1, r1, r0, lsr sp
    5948:	ldrdeq	r1, [r1], -r0
    594c:			; <UNDEFINED> instruction: 0x00011cb0
    5950:	andeq	r1, r1, r0, lsr #25
    5954:	andeq	r1, r1, ip, ror ip
    5958:	andeq	r1, r1, r0, asr ip
    595c:	andeq	r1, r1, r0, ror #23
    5960:			; <UNDEFINED> instruction: 0x00011bb0
    5964:	andeq	r1, r1, r2, ror #21
    5968:	andeq	r1, r0, r4, ror #7
    596c:	andeq	r1, r1, sl, lsl #20
    5970:	andeq	r1, r1, sl, asr #19
    5974:	andeq	r0, r0, r0, ror #23
    5978:	andeq	r1, r1, ip, asr #11
    597c:	ldrdeq	r1, [r0], -r0
    5980:	ldrsbtgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    5984:	tstmi	r3, r5, asr #4	; <UNPREDICTABLE>
    5988:	andcs	r4, r0, fp, lsl fp
    598c:	strlt	r4, [r0, #-1276]	; 0xfffffb04
    5990:			; <UNDEFINED> instruction: 0xf85cb085
    5994:	bge	519a8 <pclose@plt+0x50adc>
    5998:	movwls	r6, #14363	; 0x381b
    599c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    59a0:	stmib	r6!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    59a4:	blle	48f9ac <pclose@plt+0x48eae0>
    59a8:			; <UNDEFINED> instruction: 0x3004f8bd
    59ac:			; <UNDEFINED> instruction: 0xf5b21eda
    59b0:	stmdale	r3, {r0, r2, r4, r8, r9, sl, fp, ip, sp, lr}
    59b4:	blcc	98200 <pclose@plt+0x97334>
    59b8:	andsvs	r4, r3, sl, ror r4
    59bc:			; <UNDEFINED> instruction: 0x2006f8bd
    59c0:	mvnsvs	pc, r0, asr #4
    59c4:	movweq	pc, #37282	; 0x91a2	; <UNPREDICTABLE>
    59c8:	addmi	fp, fp, #-1342177271	; 0xb0000009
    59cc:	bmi	33bdfc <pclose@plt+0x33af30>
    59d0:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
    59d4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    59d8:	subsmi	r9, sl, r3, lsl #22
    59dc:	andlt	sp, r5, r7, lsl #2
    59e0:	blx	143b5e <pclose@plt+0x142c92>
    59e4:	bcc	218608 <pclose@plt+0x21773c>
    59e8:	subsvs	r4, sl, fp, ror r4
    59ec:			; <UNDEFINED> instruction: 0xf7fbe7ef
    59f0:	svclt	0x0000e960
    59f4:	andeq	r1, r1, ip, asr #10
    59f8:	andeq	r0, r0, r0, lsl #2
    59fc:	andeq	r1, r1, r4, ror #13
    5a00:	andeq	r1, r1, r6, lsl #10
    5a04:			; <UNDEFINED> instruction: 0x000116b4
    5a08:	blmi	498254 <pclose@plt+0x497388>
    5a0c:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
    5a10:	ldmpl	r3, {r2, r5, r7, ip, sp, pc}^
    5a14:	stmdage	r1, {r2, r9, sl, lr}
    5a18:			; <UNDEFINED> instruction: 0x9323681b
    5a1c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5a20:			; <UNDEFINED> instruction: 0xf7fb9100
    5a24:	andcs	lr, r0, #12, 20	; 0xc000
    5a28:	strbtmi	r4, [r9], -r0, lsr #12
    5a2c:	orrpl	pc, r0, #79	; 0x4f
    5a30:			; <UNDEFINED> instruction: 0xf7fb9321
    5a34:	bmi	23ff84 <pclose@plt+0x23f0b8>
    5a38:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    5a3c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5a40:	subsmi	r9, sl, r3, lsr #22
    5a44:	eorlt	sp, r4, r1, lsl #2
    5a48:			; <UNDEFINED> instruction: 0xf7fbbd10
    5a4c:	svclt	0x0000e932
    5a50:	andeq	r1, r1, ip, asr #9
    5a54:	andeq	r0, r0, r0, lsl #2
    5a58:	muleq	r1, lr, r4
    5a5c:	strcs	r4, [r0], #-2363	; 0xfffff6c5
    5a60:	ldrbtmi	r4, [r9], #-2619	; 0xfffff5c5
    5a64:	strlt	r4, [r0, #2875]	; 0xb3b
    5a68:	stmpl	sl, {r2, r7, ip, sp, pc}
    5a6c:	ldmdavs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
    5a70:			; <UNDEFINED> instruction: 0xf04f9203
    5a74:	bmi	e0627c <pclose@plt+0xe053b0>
    5a78:	muleq	r3, r3, r8
    5a7c:	cfstrseq	mvf4, [fp], {122}	; 0x7a
    5a80:	andls	r6, r1, r4, lsl r0
    5a84:	andne	pc, r8, sp, lsr #17
    5a88:	andcc	pc, sl, sp, lsl #17
    5a8c:	mrrc2	7, 15, pc, sl, cr11	; <UNPREDICTABLE>
    5a90:			; <UNDEFINED> instruction: 0xf7fbb110
    5a94:	ldmdblt	r0, {r0, r1, r3, r5, r6, sl, fp, ip, sp, lr, pc}
    5a98:			; <UNDEFINED> instruction: 0xf7fb2000
    5a9c:			; <UNDEFINED> instruction: 0xf7fbe980
    5aa0:	stcge	12, cr15, [r1], {81}	; 0x51
    5aa4:	andcs	r4, r1, #737280	; 0xb4000
    5aa8:			; <UNDEFINED> instruction: 0x46034479
    5aac:			; <UNDEFINED> instruction: 0xf7fd4620
    5ab0:	stmdacs	r0, {r0, r1, r2, r4, r5, r6, r9, fp, ip, sp, lr, pc}
    5ab4:	stmdami	sl!, {r4, r5, r6, r7, r9, fp, ip, lr, pc}
    5ab8:			; <UNDEFINED> instruction: 0xf7fb4478
    5abc:			; <UNDEFINED> instruction: 0x4680e932
    5ac0:	eorsle	r2, sp, r0, lsl #16
    5ac4:	ldmdb	r6!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5ac8:	movlt	r4, #5242880	; 0x500000
    5acc:	movweq	lr, #2824	; 0xb08
    5ad0:	stcvs	8, cr15, [r1], {19}
    5ad4:	svclt	0x00183e2f
    5ad8:	stmibne	r7, {r0, r9, sl, sp}
    5adc:	stmdbeq	r7, {r0, r1, r2, r8, ip, sp, lr, pc}
    5ae0:			; <UNDEFINED> instruction: 0xf7fb2000
    5ae4:	strbmi	pc, [r8, #-3341]	; 0xfffff2f3	; <UNPREDICTABLE>
    5ae8:	andcs	sp, r1, r2, lsl #24
    5aec:	ldmdb	r6, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5af0:			; <UNDEFINED> instruction: 0xf7fb1df8
    5af4:	vstrcs.16	s28, [r0, #-72]	; 0xffffffb8	; <UNPREDICTABLE>
    5af8:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    5afc:	rscsle	r4, r4, r7, lsl #12
    5b00:	strtmi	r4, [sl], -r1, asr #12
    5b04:	stmia	r8, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5b08:			; <UNDEFINED> instruction: 0x232fb10e
    5b0c:	stmiahi	r1!, {r0, r1, r3, r4, r5, r6, r8, sl, ip, lr}
    5b10:	stmibvc	r2!, {r1, r2, r3, r4, r5, sl, lr}
    5b14:	stmdals	r1, {r0, r1, r4, r5, r6, r8, fp, ip}
    5b18:	addshi	r5, r9, r0, ror r1
    5b1c:			; <UNDEFINED> instruction: 0xf7fb719a
    5b20:	ldmdbmi	r0, {r0, r4, sl, fp, ip, sp, lr, pc}
    5b24:	ldrbtmi	r2, [r9], #-513	; 0xfffffdff
    5b28:	ldrtmi	r4, [r8], -r3, lsl #12
    5b2c:	blx	e43b28 <pclose@plt+0xe42c5c>
    5b30:	ble	fec4fb38 <pclose@plt+0xfec4ec6c>
    5b34:			; <UNDEFINED> instruction: 0x2701e7d9
    5b38:	stmdbeq	r8, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    5b3c:			; <UNDEFINED> instruction: 0xe7cf463e
    5b40:			; <UNDEFINED> instruction: 0xf04f2701
    5b44:	ldrtmi	r0, [lr], -r8, lsl #18
    5b48:	strb	r4, [r9, r5, lsl #12]
    5b4c:	andeq	r1, r1, r6, ror r4
    5b50:	andeq	r0, r0, r0, lsl #2
    5b54:			; <UNDEFINED> instruction: 0x000011b0
    5b58:	andeq	r1, r1, ip, lsr r8
    5b5c:	andeq	r0, r0, r0, asr #13
    5b60:	andeq	r1, r0, ip, asr r1
    5b64:	andeq	r0, r0, r2, asr #12
    5b68:	blmi	132f90 <pclose@plt+0x1320c4>
    5b6c:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
    5b70:	andcs	fp, r1, #-2147483644	; 0x80000004
    5b74:	stclt	0, cr6, [r8, #-104]	; 0xffffff98
    5b78:			; <UNDEFINED> instruction: 0xff70f7ff
    5b7c:	andeq	r1, r1, ip, asr #14
    5b80:			; <UNDEFINED> instruction: 0x26004912
    5b84:	ldrbtmi	r4, [r9], #-2578	; 0xfffff5ee
    5b88:	strlt	r4, [r0, #-2834]	; 0xfffff4ee
    5b8c:	stmpl	sl, {r0, r2, r5, r7, ip, sp, pc}
    5b90:	ldrbtmi	sl, [fp], #-3075	; 0xfffff3fd
    5b94:	ldmdavs	r2, {r4, r8, sl, fp, lr}
    5b98:			; <UNDEFINED> instruction: 0xf04f9223
    5b9c:	andls	r0, r1, r0, lsl #4
    5ba0:	addsvs	r4, lr, r0, lsr #12
    5ba4:	stmdb	sl, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5ba8:	strtmi	r9, [r0], -r1, lsl #18
    5bac:			; <UNDEFINED> instruction: 0xf7fb447d
    5bb0:	ldrtmi	lr, [r2], -ip, asr #17
    5bb4:	andcs	r4, r1, r1, lsr #12
    5bb8:	ldmda	r6, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5bbc:			; <UNDEFINED> instruction: 0xf04f4a07
    5bc0:			; <UNDEFINED> instruction: 0x462b31ff
    5bc4:			; <UNDEFINED> instruction: 0xf7fb58a8
    5bc8:	svclt	0x0000e92e
    5bcc:	andeq	r1, r1, r2, asr r3
    5bd0:	andeq	r0, r0, r0, lsl #2
    5bd4:	andeq	r1, r1, r6, lsr #14
    5bd8:	andeq	r1, r1, ip, lsr #6
    5bdc:	andeq	r0, r0, ip, lsl r1
    5be0:	blmi	133008 <pclose@plt+0x13213c>
    5be4:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
    5be8:	andcs	fp, r1, #-2147483644	; 0x80000004
    5bec:	stclt	0, cr6, [r8, #-616]	; 0xfffffd98
    5bf0:			; <UNDEFINED> instruction: 0xffc6f7ff
    5bf4:	ldrdeq	r1, [r1], -r4
    5bf8:	strlt	r4, [r8, #-2570]	; 0xfffff5f6
    5bfc:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}^
    5c00:	blcs	1480c <pclose@plt+0x13940>
    5c04:	subsvs	fp, r3, r8, asr #31
    5c08:	stclt	13, cr13, [r8, #-0]
    5c0c:	tstcs	r0, r3, lsl r8
    5c10:	stmdblt	fp!, {r0, r4, r6, sp, lr}
    5c14:	blcs	1fe68 <pclose@plt+0x1ef9c>
    5c18:	strdcs	sp, [r2], -r7
    5c1c:			; <UNDEFINED> instruction: 0xffb0f7ff
    5c20:			; <UNDEFINED> instruction: 0xff1cf7ff
    5c24:			; <UNDEFINED> instruction: 0x000116bc
    5c28:	ldrbtmi	r4, [sl], #-2562	; 0xfffff5fe
    5c2c:	movwcc	r6, #6227	; 0x1853
    5c30:			; <UNDEFINED> instruction: 0x47706053
    5c34:	andeq	r1, r1, lr, lsl #13
    5c38:	strlt	r2, [r8, #-28]	; 0xffffffe4
    5c3c:	mcr2	7, 5, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    5c40:			; <UNDEFINED> instruction: 0xf7fb2000
    5c44:	ldmdblt	r0!, {r1, r2, r5, r8, fp, sp, lr, pc}^
    5c48:	andcs	r4, r1, sl, lsl #18
    5c4c:			; <UNDEFINED> instruction: 0xf7ff4479
    5c50:	ldrdcs	pc, [r1, -fp]
    5c54:			; <UNDEFINED> instruction: 0xf7ff2003
    5c58:	stmdbmi	r7, {r0, r1, r2, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    5c5c:			; <UNDEFINED> instruction: 0x4008e8bd
    5c60:	andcs	r4, r2, r9, ror r4
    5c64:	stmdbmi	r5, {r4, r6, r7, r9, sl, sp, lr, pc}
    5c68:	ldrbtmi	r2, [r9], #-28	; 0xffffffe4
    5c6c:	mcr2	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    5c70:	svclt	0x0000e7ea
    5c74:			; <UNDEFINED> instruction: 0xffffff19
    5c78:			; <UNDEFINED> instruction: 0xffffff7d
    5c7c:			; <UNDEFINED> instruction: 0xfffffd13
    5c80:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    5c84:			; <UNDEFINED> instruction: 0x47706018
    5c88:	andeq	r1, r1, sl, lsl r4
    5c8c:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    5c90:			; <UNDEFINED> instruction: 0x47706858
    5c94:	andeq	r1, r1, lr, lsl #8
    5c98:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    5c9c:			; <UNDEFINED> instruction: 0x47706818
    5ca0:	andeq	r1, r1, r2, lsl #8
    5ca4:			; <UNDEFINED> instruction: 0x4616b5f0
    5ca8:	addlt	r4, r3, pc, lsl sl
    5cac:			; <UNDEFINED> instruction: 0x460c4b1f
    5cb0:			; <UNDEFINED> instruction: 0x4607447a
    5cb4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    5cb8:			; <UNDEFINED> instruction: 0xf04f9301
    5cbc:			; <UNDEFINED> instruction: 0xf7fb0300
    5cc0:	movwcs	lr, #2182	; 0x886
    5cc4:	strbtmi	r2, [r9], -sl, lsl #4
    5cc8:	strtmi	r4, [r0], -r5, lsl #12
    5ccc:			; <UNDEFINED> instruction: 0xf7fa602b
    5cd0:	bls	41ba8 <pclose@plt+0x40cdc>
    5cd4:	tstlt	r6, r8, lsr r0
    5cd8:	addsmi	r6, r4, #50	; 0x32
    5cdc:	stmdavs	sl!, {r0, r3, r4, ip, lr, pc}
    5ce0:	svcmi	0x0000f1b0
    5ce4:	bcs	8b594c <pclose@plt+0x8b4a80>
    5ce8:	andcs	fp, r1, r8, lsl pc
    5cec:	bmi	439d18 <pclose@plt+0x438e4c>
    5cf0:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
    5cf4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5cf8:	subsmi	r9, sl, r1, lsl #22
    5cfc:	andlt	sp, r3, r1, lsl r1
    5d00:	stmdami	ip, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    5d04:			; <UNDEFINED> instruction: 0xf7fe4478
    5d08:	movwcs	pc, #3969	; 0xf81	; <UNPREDICTABLE>
    5d0c:	eorsvs	r4, fp, r8, lsl r6
    5d10:	stmdami	r9, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    5d14:			; <UNDEFINED> instruction: 0xf7fe4478
    5d18:	movwcs	pc, #3961	; 0xf79	; <UNPREDICTABLE>
    5d1c:	eorsvs	r4, fp, r8, lsl r6
    5d20:			; <UNDEFINED> instruction: 0xf7fae7e5
    5d24:	svclt	0x0000efc6
    5d28:	andeq	r1, r1, r8, lsr #4
    5d2c:	andeq	r0, r0, r0, lsl #2
    5d30:	andeq	r1, r1, r6, ror #3
    5d34:	andeq	r0, r0, r8, lsr pc
    5d38:	andeq	r0, r0, r0, lsl pc
    5d3c:	stmdavs	fp, {r3, r4, r5, r6, r7, r8, sl, ip, sp, pc}
    5d40:	svclt	0x00a84293
    5d44:	ble	74dd50 <pclose@plt+0x74ce84>
    5d48:	svcvc	0x0000f5b2
    5d4c:	svclt	0x00a84607
    5d50:	stmdavs	r0, {r1, r4, r6, r9, ip}
    5d54:	svclt	0x00b4460e
    5d58:	tstvc	r0, pc, asr #8	; <UNPREDICTABLE>
    5d5c:	bmi	4c67b4 <pclose@plt+0x4c58e8>
    5d60:			; <UNDEFINED> instruction: 0x460cbfb8
    5d64:	svclt	0x00a8447a
    5d68:	ldmdavs	r3, {r0, r5, r9, sl, lr}^
    5d6c:	subsvs	r3, r3, r1, lsl #6
    5d70:			; <UNDEFINED> instruction: 0xf7fab148
    5d74:	strmi	lr, [r5], -r6, lsr #31
    5d78:	eorsvs	fp, r4, r5, asr r1
    5d7c:			; <UNDEFINED> instruction: 0xf7ff603d
    5d80:	andcs	pc, r1, fp, lsr pc	; <UNPREDICTABLE>
    5d84:			; <UNDEFINED> instruction: 0x4608bdf8
    5d88:	svc	0x00d8f7fa
    5d8c:	ldrb	r4, [r3, r5, lsl #12]!
    5d90:	ldmda	ip, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5d94:	strtmi	r6, [r8], -r1, lsl #16
    5d98:	blx	b43d94 <pclose@plt+0xb42ec8>
    5d9c:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
    5da0:			; <UNDEFINED> instruction: 0xff34f7fe
    5da4:			; <UNDEFINED> instruction: 0xff28f7ff
    5da8:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
    5dac:	andeq	r1, r1, r4, asr r5
    5db0:	muleq	r0, r2, r1
    5db4:	stmdavs	fp, {r3, r4, r5, r6, r7, r8, sl, ip, sp, pc}
    5db8:	svclt	0x00a84293
    5dbc:	ble	74ddc8 <pclose@plt+0x74cefc>
    5dc0:	svcvc	0x0000f5b2
    5dc4:	svclt	0x00a84607
    5dc8:	stmdavs	r0, {r1, r4, r6, r9, ip}
    5dcc:	svclt	0x00b4460e
    5dd0:	tstvc	r0, pc, asr #8	; <UNPREDICTABLE>
    5dd4:	bmi	4c682c <pclose@plt+0x4c5960>
    5dd8:			; <UNDEFINED> instruction: 0x460cbfb8
    5ddc:	svclt	0x00a8447a
    5de0:	ldmdavs	r3, {r0, r5, r9, sl, lr}^
    5de4:	subsvs	r3, r3, r1, lsl #6
    5de8:			; <UNDEFINED> instruction: 0xf7fab148
    5dec:	strmi	lr, [r5], -sl, ror #30
    5df0:	eorsvs	fp, r4, r5, asr r1
    5df4:			; <UNDEFINED> instruction: 0xf7ff603d
    5df8:	strdcs	pc, [r1], -pc	; <UNPREDICTABLE>
    5dfc:			; <UNDEFINED> instruction: 0x4608bdf8
    5e00:	svc	0x009cf7fa
    5e04:	ldrb	r4, [r3, r5, lsl #12]!
    5e08:	svc	0x00e0f7fa
    5e0c:	strtmi	r6, [r8], -r1, lsl #16
    5e10:			; <UNDEFINED> instruction: 0xf9f0f7fd
    5e14:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
    5e18:	mrc2	7, 7, pc, cr8, cr14, {7}
    5e1c:	mcr2	7, 7, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    5e20:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
    5e24:	ldrdeq	r1, [r1], -ip
    5e28:	andeq	r0, r0, sl, lsl r1
    5e2c:	stmdavs	fp, {r3, r4, r5, r6, r7, r8, sl, ip, sp, pc}
    5e30:	svclt	0x00a84293
    5e34:	ble	74de40 <pclose@plt+0x74cf74>
    5e38:	svcvc	0x0000f5b2
    5e3c:	svclt	0x00a84607
    5e40:	stmdavs	r0, {r1, r4, r6, r9, ip}
    5e44:	svclt	0x00b4460e
    5e48:	tstvc	r0, pc, asr #8	; <UNPREDICTABLE>
    5e4c:	bmi	4c68a4 <pclose@plt+0x4c59d8>
    5e50:			; <UNDEFINED> instruction: 0x460cbfb8
    5e54:	svclt	0x00a8447a
    5e58:	ldmdavs	r3, {r0, r5, r9, sl, lr}^
    5e5c:	subsvs	r3, r3, r1, lsl #6
    5e60:			; <UNDEFINED> instruction: 0xf7fab148
    5e64:	strmi	lr, [r5], -lr, lsr #30
    5e68:	eorsvs	fp, r4, r5, asr r1
    5e6c:			; <UNDEFINED> instruction: 0xf7ff603d
    5e70:	andcs	pc, r1, r3, asr #29
    5e74:			; <UNDEFINED> instruction: 0x4608bdf8
    5e78:	svc	0x0060f7fa
    5e7c:	ldrb	r4, [r3, r5, lsl #12]!
    5e80:	svc	0x00a4f7fa
    5e84:	strtmi	r6, [r8], -r1, lsl #16
    5e88:			; <UNDEFINED> instruction: 0xf9b4f7fd
    5e8c:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
    5e90:	mrc2	7, 5, pc, cr12, cr14, {7}
    5e94:	mrc2	7, 5, pc, cr0, cr15, {7}
    5e98:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
    5e9c:	andeq	r1, r1, r4, ror #8
    5ea0:	andeq	r0, r0, r2, lsr #1
    5ea4:			; <UNDEFINED> instruction: 0x4604b538
    5ea8:	svc	0x0084f7fa
    5eac:	ldrbtmi	r4, [sp], #-3340	; 0xfffff2f4
    5eb0:	tsteq	ip, r5, lsl #2	; <UNPREDICTABLE>
    5eb4:			; <UNDEFINED> instruction: 0xf1051c42
    5eb8:			; <UNDEFINED> instruction: 0xf7ff0010
    5ebc:	msrlt	(UNDEF: 120), pc
    5ec0:	andcs	r4, r0, #40, 12	; 0x2800000
    5ec4:	stmdbvs	r1, {r0, r1, r5, fp, ip, sp, lr}
    5ec8:	svclt	0x00042b5c
    5ecc:	strcc	r7, [r1], #-2147	; 0xfffff79d
    5ed0:	strpl	r3, [fp], #1025	; 0x401
    5ed4:	blcs	126e0 <pclose@plt+0x11814>
    5ed8:	stmdbvs	r0, {r2, r4, r5, r6, r7, r8, ip, lr, pc}
    5edc:	svclt	0x0000bd38
    5ee0:	andeq	r1, r1, sl, lsl #8
    5ee4:	mvnsmi	lr, #737280	; 0xb4000
    5ee8:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    5eec:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    5ef0:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    5ef4:	mrc	7, 3, APSR_nzcv, cr14, cr10, {7}
    5ef8:	blne	1d970f4 <pclose@plt+0x1d96228>
    5efc:	strhle	r1, [sl], -r6
    5f00:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    5f04:	svccc	0x0004f855
    5f08:	strbmi	r3, [sl], -r1, lsl #8
    5f0c:	ldrtmi	r4, [r8], -r1, asr #12
    5f10:	adcmi	r4, r6, #152, 14	; 0x2600000
    5f14:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    5f18:	svclt	0x000083f8
    5f1c:	andeq	r0, r1, r2, ror #29
    5f20:	ldrdeq	r0, [r1], -r8
    5f24:	svclt	0x00004770

Disassembly of section .fini:

00005f28 <.fini>:
    5f28:	push	{r3, lr}
    5f2c:	pop	{r3, pc}
