# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do ScalingUnit_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/altera/13.0sp1/ScalingUnit {C:/altera/13.0sp1/ScalingUnit/ScalingUnit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:47:58 on Nov 16,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/altera/13.0sp1/ScalingUnit" C:/altera/13.0sp1/ScalingUnit/ScalingUnit.sv 
# -- Compiling module ScalingUnit
# 
# Top level modules:
# 	ScalingUnit
# End time: 15:47:58 on Nov 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/altera/13.0sp1/ScalingUnit {C:/altera/13.0sp1/ScalingUnit/tb_ScalingUnit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:47:58 on Nov 16,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/altera/13.0sp1/ScalingUnit" C:/altera/13.0sp1/ScalingUnit/tb_ScalingUnit.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 15:47:58 on Nov 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneii_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 15:47:58 on Nov 16,2025
# Loading sv_std.std
# Loading work.testbench
# ** Error (suppressible): (vsim-19) Failed to access library 'cycloneii_ver' at "cycloneii_ver".
# No such file or directory. (errno = ENOENT)
# Loading work.ScalingUnit
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# --- Bat dau Testbench Nang cao ---
# [Stimulus] Da nap 11 test case vao hang doi.
# [Stimulus] Bat dau gui chuoi du lieu (back-to-back)...
# [Checker] PASS: Ket qua = 12 (Dung)
# [Checker] PASS: Ket qua = 127 (Dung)
# [Checker] PASS: Ket qua = -128 (Dung)
# [Checker] PASS: Ket qua = 40 (Dung)
# [Checker] PASS: Ket qua = 70 (Dung)
# [Checker] PASS: Ket qua = 127 (Dung)
# [Checker] PASS: Ket qua = 127 (Dung)
# [Checker] PASS: Ket qua = -128 (Dung)
# [Stimulus] Da gui 11 test case. Dang cho ket qua...
# [Checker] PASS: Ket qua = -128 (Dung)
# [Checker] PASS: Ket qua = 1 (Dung)
# [Checker] PASS: Ket qua = 0 (Dung)
# --- Ket thuc Testbench ---
# [STATUS] PASSED!
#          Tat ca 11 test case deu dung.
# ** Note: $stop    : C:/altera/13.0sp1/ScalingUnit/tb_ScalingUnit.sv(193)
#    Time: 335 ns  Iteration: 1  Instance: /testbench
# Break in Module testbench at C:/altera/13.0sp1/ScalingUnit/tb_ScalingUnit.sv line 193
# End time: 16:21:31 on Nov 16,2025, Elapsed time: 0:33:33
# Errors: 1, Warnings: 0
