ARM GAS  /tmp/ccDodXXR.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"tim.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.MX_TIM1_Init,"ax",%progbits
  19              		.align	1
  20              		.global	MX_TIM1_Init
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MX_TIM1_Init:
  26              	.LFB335:
  27              		.file 1 "Src/tim.c"
   1:Src/tim.c     **** /* USER CODE BEGIN Header */
   2:Src/tim.c     **** /**
   3:Src/tim.c     ****   ******************************************************************************
   4:Src/tim.c     ****   * @file    tim.c
   5:Src/tim.c     ****   * @brief   This file provides code for the configuration
   6:Src/tim.c     ****   *          of the TIM instances.
   7:Src/tim.c     ****   ******************************************************************************
   8:Src/tim.c     ****   * @attention
   9:Src/tim.c     ****   *
  10:Src/tim.c     ****   * Copyright (c) 2024 STMicroelectronics.
  11:Src/tim.c     ****   * All rights reserved.
  12:Src/tim.c     ****   *
  13:Src/tim.c     ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Src/tim.c     ****   * in the root directory of this software component.
  15:Src/tim.c     ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Src/tim.c     ****   *
  17:Src/tim.c     ****   ******************************************************************************
  18:Src/tim.c     ****   */
  19:Src/tim.c     **** /* USER CODE END Header */
  20:Src/tim.c     **** /* Includes ------------------------------------------------------------------*/
  21:Src/tim.c     **** #include "tim.h"
  22:Src/tim.c     **** 
  23:Src/tim.c     **** /* USER CODE BEGIN 0 */
  24:Src/tim.c     **** 
  25:Src/tim.c     **** /* USER CODE END 0 */
  26:Src/tim.c     **** 
  27:Src/tim.c     **** TIM_HandleTypeDef htim1;
  28:Src/tim.c     **** TIM_HandleTypeDef htim2;
  29:Src/tim.c     **** TIM_HandleTypeDef htim3;
  30:Src/tim.c     **** TIM_HandleTypeDef htim4;
  31:Src/tim.c     **** TIM_HandleTypeDef htim5;
ARM GAS  /tmp/ccDodXXR.s 			page 2


  32:Src/tim.c     **** TIM_HandleTypeDef htim6;
  33:Src/tim.c     **** TIM_HandleTypeDef htim7;
  34:Src/tim.c     **** TIM_HandleTypeDef htim8;
  35:Src/tim.c     **** TIM_HandleTypeDef htim12;
  36:Src/tim.c     **** TIM_HandleTypeDef htim13;
  37:Src/tim.c     **** TIM_HandleTypeDef htim14;
  38:Src/tim.c     **** TIM_HandleTypeDef htim15;
  39:Src/tim.c     **** TIM_HandleTypeDef htim16;
  40:Src/tim.c     **** TIM_HandleTypeDef htim17;
  41:Src/tim.c     **** 
  42:Src/tim.c     **** /* TIM1 init function */
  43:Src/tim.c     **** void MX_TIM1_Init(void)
  44:Src/tim.c     **** {
  28              		.loc 1 44 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 32
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 00B5     		push	{lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 14, -4
  36 0002 89B0     		sub	sp, sp, #36
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 40
  45:Src/tim.c     **** 
  46:Src/tim.c     ****   /* USER CODE BEGIN TIM1_Init 0 */
  47:Src/tim.c     **** 
  48:Src/tim.c     ****   /* USER CODE END TIM1_Init 0 */
  49:Src/tim.c     **** 
  50:Src/tim.c     ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  39              		.loc 1 50 3 view .LVU1
  40              		.loc 1 50 26 is_stmt 0 view .LVU2
  41 0004 0023     		movs	r3, #0
  42 0006 0493     		str	r3, [sp, #16]
  43 0008 0593     		str	r3, [sp, #20]
  44 000a 0693     		str	r3, [sp, #24]
  45 000c 0793     		str	r3, [sp, #28]
  51:Src/tim.c     ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  46              		.loc 1 51 3 is_stmt 1 view .LVU3
  47              		.loc 1 51 27 is_stmt 0 view .LVU4
  48 000e 0193     		str	r3, [sp, #4]
  49 0010 0293     		str	r3, [sp, #8]
  50 0012 0393     		str	r3, [sp, #12]
  52:Src/tim.c     **** 
  53:Src/tim.c     ****   /* USER CODE BEGIN TIM1_Init 1 */
  54:Src/tim.c     **** 
  55:Src/tim.c     ****   /* USER CODE END TIM1_Init 1 */
  56:Src/tim.c     ****   htim1.Instance = TIM1;
  51              		.loc 1 56 3 is_stmt 1 view .LVU5
  52              		.loc 1 56 18 is_stmt 0 view .LVU6
  53 0014 1648     		ldr	r0, .L9
  54 0016 174A     		ldr	r2, .L9+4
  55 0018 0260     		str	r2, [r0]
  57:Src/tim.c     ****   htim1.Init.Prescaler = 600-1;
  56              		.loc 1 57 3 is_stmt 1 view .LVU7
  57              		.loc 1 57 24 is_stmt 0 view .LVU8
  58 001a 40F25722 		movw	r2, #599
ARM GAS  /tmp/ccDodXXR.s 			page 3


  59 001e 4260     		str	r2, [r0, #4]
  58:Src/tim.c     ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  60              		.loc 1 58 3 is_stmt 1 view .LVU9
  61              		.loc 1 58 26 is_stmt 0 view .LVU10
  62 0020 8360     		str	r3, [r0, #8]
  59:Src/tim.c     ****   htim1.Init.Period = 10-1;
  63              		.loc 1 59 3 is_stmt 1 view .LVU11
  64              		.loc 1 59 21 is_stmt 0 view .LVU12
  65 0022 0922     		movs	r2, #9
  66 0024 C260     		str	r2, [r0, #12]
  60:Src/tim.c     ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  67              		.loc 1 60 3 is_stmt 1 view .LVU13
  68              		.loc 1 60 28 is_stmt 0 view .LVU14
  69 0026 0361     		str	r3, [r0, #16]
  61:Src/tim.c     ****   htim1.Init.RepetitionCounter = 0;
  70              		.loc 1 61 3 is_stmt 1 view .LVU15
  71              		.loc 1 61 32 is_stmt 0 view .LVU16
  72 0028 4361     		str	r3, [r0, #20]
  62:Src/tim.c     ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  73              		.loc 1 62 3 is_stmt 1 view .LVU17
  74              		.loc 1 62 32 is_stmt 0 view .LVU18
  75 002a 8361     		str	r3, [r0, #24]
  63:Src/tim.c     ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
  76              		.loc 1 63 3 is_stmt 1 view .LVU19
  77              		.loc 1 63 7 is_stmt 0 view .LVU20
  78 002c FFF7FEFF 		bl	HAL_TIM_Base_Init
  79              	.LVL0:
  80              		.loc 1 63 6 view .LVU21
  81 0030 A0B9     		cbnz	r0, .L6
  82              	.L2:
  64:Src/tim.c     ****   {
  65:Src/tim.c     ****     Error_Handler();
  66:Src/tim.c     ****   }
  67:Src/tim.c     ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  83              		.loc 1 67 3 is_stmt 1 view .LVU22
  84              		.loc 1 67 34 is_stmt 0 view .LVU23
  85 0032 4FF48053 		mov	r3, #4096
  86 0036 0493     		str	r3, [sp, #16]
  68:Src/tim.c     ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
  87              		.loc 1 68 3 is_stmt 1 view .LVU24
  88              		.loc 1 68 7 is_stmt 0 view .LVU25
  89 0038 04A9     		add	r1, sp, #16
  90 003a 0D48     		ldr	r0, .L9
  91 003c FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
  92              	.LVL1:
  93              		.loc 1 68 6 view .LVU26
  94 0040 78B9     		cbnz	r0, .L7
  95              	.L3:
  69:Src/tim.c     ****   {
  70:Src/tim.c     ****     Error_Handler();
  71:Src/tim.c     ****   }
  72:Src/tim.c     ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
  96              		.loc 1 72 3 is_stmt 1 view .LVU27
  97              		.loc 1 72 37 is_stmt 0 view .LVU28
  98 0042 2023     		movs	r3, #32
  99 0044 0193     		str	r3, [sp, #4]
  73:Src/tim.c     ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
ARM GAS  /tmp/ccDodXXR.s 			page 4


 100              		.loc 1 73 3 is_stmt 1 view .LVU29
 101              		.loc 1 73 38 is_stmt 0 view .LVU30
 102 0046 0023     		movs	r3, #0
 103 0048 0293     		str	r3, [sp, #8]
  74:Src/tim.c     ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 104              		.loc 1 74 3 is_stmt 1 view .LVU31
 105              		.loc 1 74 33 is_stmt 0 view .LVU32
 106 004a 0393     		str	r3, [sp, #12]
  75:Src/tim.c     ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 107              		.loc 1 75 3 is_stmt 1 view .LVU33
 108              		.loc 1 75 7 is_stmt 0 view .LVU34
 109 004c 01A9     		add	r1, sp, #4
 110 004e 0848     		ldr	r0, .L9
 111 0050 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 112              	.LVL2:
 113              		.loc 1 75 6 view .LVU35
 114 0054 40B9     		cbnz	r0, .L8
 115              	.L1:
  76:Src/tim.c     ****   {
  77:Src/tim.c     ****     Error_Handler();
  78:Src/tim.c     ****   }
  79:Src/tim.c     ****   /* USER CODE BEGIN TIM1_Init 2 */
  80:Src/tim.c     **** 
  81:Src/tim.c     ****   /* USER CODE END TIM1_Init 2 */
  82:Src/tim.c     **** 
  83:Src/tim.c     **** }
 116              		.loc 1 83 1 view .LVU36
 117 0056 09B0     		add	sp, sp, #36
 118              	.LCFI2:
 119              		.cfi_remember_state
 120              		.cfi_def_cfa_offset 4
 121              		@ sp needed
 122 0058 5DF804FB 		ldr	pc, [sp], #4
 123              	.L6:
 124              	.LCFI3:
 125              		.cfi_restore_state
  65:Src/tim.c     ****   }
 126              		.loc 1 65 5 is_stmt 1 view .LVU37
 127 005c FFF7FEFF 		bl	Error_Handler
 128              	.LVL3:
 129 0060 E7E7     		b	.L2
 130              	.L7:
  70:Src/tim.c     ****   }
 131              		.loc 1 70 5 view .LVU38
 132 0062 FFF7FEFF 		bl	Error_Handler
 133              	.LVL4:
 134 0066 ECE7     		b	.L3
 135              	.L8:
  77:Src/tim.c     ****   }
 136              		.loc 1 77 5 view .LVU39
 137 0068 FFF7FEFF 		bl	Error_Handler
 138              	.LVL5:
 139              		.loc 1 83 1 is_stmt 0 view .LVU40
 140 006c F3E7     		b	.L1
 141              	.L10:
 142 006e 00BF     		.align	2
 143              	.L9:
ARM GAS  /tmp/ccDodXXR.s 			page 5


 144 0070 00000000 		.word	.LANCHOR0
 145 0074 00000140 		.word	1073807360
 146              		.cfi_endproc
 147              	.LFE335:
 149              		.section	.text.MX_TIM4_Init,"ax",%progbits
 150              		.align	1
 151              		.global	MX_TIM4_Init
 152              		.syntax unified
 153              		.thumb
 154              		.thumb_func
 156              	MX_TIM4_Init:
 157              	.LFB338:
  84:Src/tim.c     **** /* TIM2 init function */
  85:Src/tim.c     **** void MX_TIM2_Init(void)
  86:Src/tim.c     **** {
  87:Src/tim.c     **** 
  88:Src/tim.c     ****   /* USER CODE BEGIN TIM2_Init 0 */
  89:Src/tim.c     **** 
  90:Src/tim.c     ****   /* USER CODE END TIM2_Init 0 */
  91:Src/tim.c     **** 
  92:Src/tim.c     ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  93:Src/tim.c     ****   TIM_IC_InitTypeDef sConfigIC = {0};
  94:Src/tim.c     ****   TIM_OC_InitTypeDef sConfigOC = {0};
  95:Src/tim.c     **** 
  96:Src/tim.c     ****   /* USER CODE BEGIN TIM2_Init 1 */
  97:Src/tim.c     **** 
  98:Src/tim.c     ****   /* USER CODE END TIM2_Init 1 */
  99:Src/tim.c     ****   htim2.Instance = TIM2;
 100:Src/tim.c     ****   htim2.Init.Prescaler = 0;
 101:Src/tim.c     ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 102:Src/tim.c     ****   htim2.Init.Period = 4294967295;
 103:Src/tim.c     ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 104:Src/tim.c     ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 105:Src/tim.c     ****   if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 106:Src/tim.c     ****   {
 107:Src/tim.c     ****     Error_Handler();
 108:Src/tim.c     ****   }
 109:Src/tim.c     ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 110:Src/tim.c     ****   {
 111:Src/tim.c     ****     Error_Handler();
 112:Src/tim.c     ****   }
 113:Src/tim.c     ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 114:Src/tim.c     ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 115:Src/tim.c     ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 116:Src/tim.c     ****   {
 117:Src/tim.c     ****     Error_Handler();
 118:Src/tim.c     ****   }
 119:Src/tim.c     ****   sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 120:Src/tim.c     ****   sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 121:Src/tim.c     ****   sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 122:Src/tim.c     ****   sConfigIC.ICFilter = 0;
 123:Src/tim.c     ****   if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 124:Src/tim.c     ****   {
 125:Src/tim.c     ****     Error_Handler();
 126:Src/tim.c     ****   }
 127:Src/tim.c     ****   if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 128:Src/tim.c     ****   {
ARM GAS  /tmp/ccDodXXR.s 			page 6


 129:Src/tim.c     ****     Error_Handler();
 130:Src/tim.c     ****   }
 131:Src/tim.c     ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 132:Src/tim.c     ****   sConfigOC.Pulse = 0;
 133:Src/tim.c     ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 134:Src/tim.c     ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 135:Src/tim.c     ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 136:Src/tim.c     ****   {
 137:Src/tim.c     ****     Error_Handler();
 138:Src/tim.c     ****   }
 139:Src/tim.c     ****   /* USER CODE BEGIN TIM2_Init 2 */
 140:Src/tim.c     **** 
 141:Src/tim.c     ****   /* USER CODE END TIM2_Init 2 */
 142:Src/tim.c     ****   HAL_TIM_MspPostInit(&htim2);
 143:Src/tim.c     **** 
 144:Src/tim.c     **** }
 145:Src/tim.c     **** /* TIM3 init function */
 146:Src/tim.c     **** void MX_TIM3_Init(void)
 147:Src/tim.c     **** {
 148:Src/tim.c     **** 
 149:Src/tim.c     ****   /* USER CODE BEGIN TIM3_Init 0 */
 150:Src/tim.c     **** 
 151:Src/tim.c     ****   /* USER CODE END TIM3_Init 0 */
 152:Src/tim.c     **** 
 153:Src/tim.c     ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 154:Src/tim.c     ****   TIM_OC_InitTypeDef sConfigOC = {0};
 155:Src/tim.c     **** 
 156:Src/tim.c     ****   /* USER CODE BEGIN TIM3_Init 1 */
 157:Src/tim.c     **** 
 158:Src/tim.c     ****   /* USER CODE END TIM3_Init 1 */
 159:Src/tim.c     ****   htim3.Instance = TIM3;
 160:Src/tim.c     ****   htim3.Init.Prescaler = 0;
 161:Src/tim.c     ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 162:Src/tim.c     ****   htim3.Init.Period = 65535;
 163:Src/tim.c     ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 164:Src/tim.c     ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 165:Src/tim.c     ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 166:Src/tim.c     ****   {
 167:Src/tim.c     ****     Error_Handler();
 168:Src/tim.c     ****   }
 169:Src/tim.c     ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 170:Src/tim.c     ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 171:Src/tim.c     ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 172:Src/tim.c     ****   {
 173:Src/tim.c     ****     Error_Handler();
 174:Src/tim.c     ****   }
 175:Src/tim.c     ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 176:Src/tim.c     ****   sConfigOC.Pulse = 0;
 177:Src/tim.c     ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 178:Src/tim.c     ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 179:Src/tim.c     ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 180:Src/tim.c     ****   {
 181:Src/tim.c     ****     Error_Handler();
 182:Src/tim.c     ****   }
 183:Src/tim.c     ****   /* USER CODE BEGIN TIM3_Init 2 */
 184:Src/tim.c     **** 
 185:Src/tim.c     ****   /* USER CODE END TIM3_Init 2 */
ARM GAS  /tmp/ccDodXXR.s 			page 7


 186:Src/tim.c     ****   HAL_TIM_MspPostInit(&htim3);
 187:Src/tim.c     **** 
 188:Src/tim.c     **** }
 189:Src/tim.c     **** /* TIM4 init function */
 190:Src/tim.c     **** void MX_TIM4_Init(void)
 191:Src/tim.c     **** {
 158              		.loc 1 191 1 is_stmt 1 view -0
 159              		.cfi_startproc
 160              		@ args = 0, pretend = 0, frame = 64
 161              		@ frame_needed = 0, uses_anonymous_args = 0
 162 0000 00B5     		push	{lr}
 163              	.LCFI4:
 164              		.cfi_def_cfa_offset 4
 165              		.cfi_offset 14, -4
 166 0002 91B0     		sub	sp, sp, #68
 167              	.LCFI5:
 168              		.cfi_def_cfa_offset 72
 192:Src/tim.c     **** 
 193:Src/tim.c     ****   /* USER CODE BEGIN TIM4_Init 0 */
 194:Src/tim.c     **** 
 195:Src/tim.c     ****   /* USER CODE END TIM4_Init 0 */
 196:Src/tim.c     **** 
 197:Src/tim.c     ****   TIM_Encoder_InitTypeDef sConfig = {0};
 169              		.loc 1 197 3 view .LVU42
 170              		.loc 1 197 27 is_stmt 0 view .LVU43
 171 0004 2422     		movs	r2, #36
 172 0006 0021     		movs	r1, #0
 173 0008 07A8     		add	r0, sp, #28
 174 000a FFF7FEFF 		bl	memset
 175              	.LVL6:
 198:Src/tim.c     ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 176              		.loc 1 198 3 is_stmt 1 view .LVU44
 177              		.loc 1 198 27 is_stmt 0 view .LVU45
 178 000e 0023     		movs	r3, #0
 179 0010 0493     		str	r3, [sp, #16]
 180 0012 0593     		str	r3, [sp, #20]
 181 0014 0693     		str	r3, [sp, #24]
 199:Src/tim.c     ****   TIM_IC_InitTypeDef sConfigIC = {0};
 182              		.loc 1 199 3 is_stmt 1 view .LVU46
 183              		.loc 1 199 22 is_stmt 0 view .LVU47
 184 0016 0093     		str	r3, [sp]
 185 0018 0193     		str	r3, [sp, #4]
 186 001a 0293     		str	r3, [sp, #8]
 187 001c 0393     		str	r3, [sp, #12]
 200:Src/tim.c     **** 
 201:Src/tim.c     ****   /* USER CODE BEGIN TIM4_Init 1 */
 202:Src/tim.c     **** 
 203:Src/tim.c     ****   /* USER CODE END TIM4_Init 1 */
 204:Src/tim.c     ****   htim4.Instance = TIM4;
 188              		.loc 1 204 3 is_stmt 1 view .LVU48
 189              		.loc 1 204 18 is_stmt 0 view .LVU49
 190 001e 2048     		ldr	r0, .L21
 191 0020 204A     		ldr	r2, .L21+4
 192 0022 0260     		str	r2, [r0]
 205:Src/tim.c     ****   htim4.Init.Prescaler = 0;
 193              		.loc 1 205 3 is_stmt 1 view .LVU50
 194              		.loc 1 205 24 is_stmt 0 view .LVU51
ARM GAS  /tmp/ccDodXXR.s 			page 8


 195 0024 4360     		str	r3, [r0, #4]
 206:Src/tim.c     ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 196              		.loc 1 206 3 is_stmt 1 view .LVU52
 197              		.loc 1 206 26 is_stmt 0 view .LVU53
 198 0026 8360     		str	r3, [r0, #8]
 207:Src/tim.c     ****   htim4.Init.Period = 65535;
 199              		.loc 1 207 3 is_stmt 1 view .LVU54
 200              		.loc 1 207 21 is_stmt 0 view .LVU55
 201 0028 4FF6FF72 		movw	r2, #65535
 202 002c C260     		str	r2, [r0, #12]
 208:Src/tim.c     ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 203              		.loc 1 208 3 is_stmt 1 view .LVU56
 204              		.loc 1 208 28 is_stmt 0 view .LVU57
 205 002e 0361     		str	r3, [r0, #16]
 209:Src/tim.c     ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 206              		.loc 1 209 3 is_stmt 1 view .LVU58
 207              		.loc 1 209 32 is_stmt 0 view .LVU59
 208 0030 8361     		str	r3, [r0, #24]
 210:Src/tim.c     ****   if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 209              		.loc 1 210 3 is_stmt 1 view .LVU60
 210              		.loc 1 210 7 is_stmt 0 view .LVU61
 211 0032 FFF7FEFF 		bl	HAL_TIM_IC_Init
 212              	.LVL7:
 213              		.loc 1 210 6 view .LVU62
 214 0036 30BB     		cbnz	r0, .L17
 215              	.L12:
 211:Src/tim.c     ****   {
 212:Src/tim.c     ****     Error_Handler();
 213:Src/tim.c     ****   }
 214:Src/tim.c     ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 216              		.loc 1 214 3 is_stmt 1 view .LVU63
 217              		.loc 1 214 23 is_stmt 0 view .LVU64
 218 0038 0122     		movs	r2, #1
 219 003a 0792     		str	r2, [sp, #28]
 215:Src/tim.c     ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 220              		.loc 1 215 3 is_stmt 1 view .LVU65
 221              		.loc 1 215 23 is_stmt 0 view .LVU66
 222 003c 0023     		movs	r3, #0
 223 003e 0893     		str	r3, [sp, #32]
 216:Src/tim.c     ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 224              		.loc 1 216 3 is_stmt 1 view .LVU67
 225              		.loc 1 216 24 is_stmt 0 view .LVU68
 226 0040 0992     		str	r2, [sp, #36]
 217:Src/tim.c     ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 227              		.loc 1 217 3 is_stmt 1 view .LVU69
 228              		.loc 1 217 24 is_stmt 0 view .LVU70
 229 0042 0A93     		str	r3, [sp, #40]
 218:Src/tim.c     ****   sConfig.IC1Filter = 0;
 230              		.loc 1 218 3 is_stmt 1 view .LVU71
 231              		.loc 1 218 21 is_stmt 0 view .LVU72
 232 0044 0B93     		str	r3, [sp, #44]
 219:Src/tim.c     ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 233              		.loc 1 219 3 is_stmt 1 view .LVU73
 234              		.loc 1 219 23 is_stmt 0 view .LVU74
 235 0046 0C93     		str	r3, [sp, #48]
 220:Src/tim.c     ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 236              		.loc 1 220 3 is_stmt 1 view .LVU75
ARM GAS  /tmp/ccDodXXR.s 			page 9


 237              		.loc 1 220 24 is_stmt 0 view .LVU76
 238 0048 0D92     		str	r2, [sp, #52]
 221:Src/tim.c     ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 239              		.loc 1 221 3 is_stmt 1 view .LVU77
 240              		.loc 1 221 24 is_stmt 0 view .LVU78
 241 004a 0E93     		str	r3, [sp, #56]
 222:Src/tim.c     ****   sConfig.IC2Filter = 0;
 242              		.loc 1 222 3 is_stmt 1 view .LVU79
 243              		.loc 1 222 21 is_stmt 0 view .LVU80
 244 004c 0F93     		str	r3, [sp, #60]
 223:Src/tim.c     ****   if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 245              		.loc 1 223 3 is_stmt 1 view .LVU81
 246              		.loc 1 223 7 is_stmt 0 view .LVU82
 247 004e 07A9     		add	r1, sp, #28
 248 0050 1348     		ldr	r0, .L21
 249 0052 FFF7FEFF 		bl	HAL_TIM_Encoder_Init
 250              	.LVL8:
 251              		.loc 1 223 6 view .LVU83
 252 0056 C8B9     		cbnz	r0, .L18
 253              	.L13:
 224:Src/tim.c     ****   {
 225:Src/tim.c     ****     Error_Handler();
 226:Src/tim.c     ****   }
 227:Src/tim.c     ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 254              		.loc 1 227 3 is_stmt 1 view .LVU84
 255              		.loc 1 227 37 is_stmt 0 view .LVU85
 256 0058 0023     		movs	r3, #0
 257 005a 0493     		str	r3, [sp, #16]
 228:Src/tim.c     ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 258              		.loc 1 228 3 is_stmt 1 view .LVU86
 259              		.loc 1 228 33 is_stmt 0 view .LVU87
 260 005c 0693     		str	r3, [sp, #24]
 229:Src/tim.c     ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 261              		.loc 1 229 3 is_stmt 1 view .LVU88
 262              		.loc 1 229 7 is_stmt 0 view .LVU89
 263 005e 04A9     		add	r1, sp, #16
 264 0060 0F48     		ldr	r0, .L21
 265 0062 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 266              	.LVL9:
 267              		.loc 1 229 6 view .LVU90
 268 0066 A0B9     		cbnz	r0, .L19
 269              	.L14:
 230:Src/tim.c     ****   {
 231:Src/tim.c     ****     Error_Handler();
 232:Src/tim.c     ****   }
 233:Src/tim.c     ****   sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 270              		.loc 1 233 3 is_stmt 1 view .LVU91
 271              		.loc 1 233 24 is_stmt 0 view .LVU92
 272 0068 0023     		movs	r3, #0
 273 006a 0093     		str	r3, [sp]
 234:Src/tim.c     ****   sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 274              		.loc 1 234 3 is_stmt 1 view .LVU93
 275              		.loc 1 234 25 is_stmt 0 view .LVU94
 276 006c 0122     		movs	r2, #1
 277 006e 0192     		str	r2, [sp, #4]
 235:Src/tim.c     ****   sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 278              		.loc 1 235 3 is_stmt 1 view .LVU95
ARM GAS  /tmp/ccDodXXR.s 			page 10


 279              		.loc 1 235 25 is_stmt 0 view .LVU96
 280 0070 0293     		str	r3, [sp, #8]
 236:Src/tim.c     ****   sConfigIC.ICFilter = 0;
 281              		.loc 1 236 3 is_stmt 1 view .LVU97
 282              		.loc 1 236 22 is_stmt 0 view .LVU98
 283 0072 0393     		str	r3, [sp, #12]
 237:Src/tim.c     ****   if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 284              		.loc 1 237 3 is_stmt 1 view .LVU99
 285              		.loc 1 237 7 is_stmt 0 view .LVU100
 286 0074 0822     		movs	r2, #8
 287 0076 6946     		mov	r1, sp
 288 0078 0948     		ldr	r0, .L21
 289 007a FFF7FEFF 		bl	HAL_TIM_IC_ConfigChannel
 290              	.LVL10:
 291              		.loc 1 237 6 view .LVU101
 292 007e 58B9     		cbnz	r0, .L20
 293              	.L11:
 238:Src/tim.c     ****   {
 239:Src/tim.c     ****     Error_Handler();
 240:Src/tim.c     ****   }
 241:Src/tim.c     ****   /* USER CODE BEGIN TIM4_Init 2 */
 242:Src/tim.c     **** 
 243:Src/tim.c     ****   /* USER CODE END TIM4_Init 2 */
 244:Src/tim.c     **** 
 245:Src/tim.c     **** }
 294              		.loc 1 245 1 view .LVU102
 295 0080 11B0     		add	sp, sp, #68
 296              	.LCFI6:
 297              		.cfi_remember_state
 298              		.cfi_def_cfa_offset 4
 299              		@ sp needed
 300 0082 5DF804FB 		ldr	pc, [sp], #4
 301              	.L17:
 302              	.LCFI7:
 303              		.cfi_restore_state
 212:Src/tim.c     ****   }
 304              		.loc 1 212 5 is_stmt 1 view .LVU103
 305 0086 FFF7FEFF 		bl	Error_Handler
 306              	.LVL11:
 307 008a D5E7     		b	.L12
 308              	.L18:
 225:Src/tim.c     ****   }
 309              		.loc 1 225 5 view .LVU104
 310 008c FFF7FEFF 		bl	Error_Handler
 311              	.LVL12:
 312 0090 E2E7     		b	.L13
 313              	.L19:
 231:Src/tim.c     ****   }
 314              		.loc 1 231 5 view .LVU105
 315 0092 FFF7FEFF 		bl	Error_Handler
 316              	.LVL13:
 317 0096 E7E7     		b	.L14
 318              	.L20:
 239:Src/tim.c     ****   }
 319              		.loc 1 239 5 view .LVU106
 320 0098 FFF7FEFF 		bl	Error_Handler
 321              	.LVL14:
ARM GAS  /tmp/ccDodXXR.s 			page 11


 322              		.loc 1 245 1 is_stmt 0 view .LVU107
 323 009c F0E7     		b	.L11
 324              	.L22:
 325 009e 00BF     		.align	2
 326              	.L21:
 327 00a0 00000000 		.word	.LANCHOR1
 328 00a4 00080040 		.word	1073743872
 329              		.cfi_endproc
 330              	.LFE338:
 332              		.section	.text.MX_TIM5_Init,"ax",%progbits
 333              		.align	1
 334              		.global	MX_TIM5_Init
 335              		.syntax unified
 336              		.thumb
 337              		.thumb_func
 339              	MX_TIM5_Init:
 340              	.LFB339:
 246:Src/tim.c     **** /* TIM5 init function */
 247:Src/tim.c     **** void MX_TIM5_Init(void)
 248:Src/tim.c     **** {
 341              		.loc 1 248 1 is_stmt 1 view -0
 342              		.cfi_startproc
 343              		@ args = 0, pretend = 0, frame = 48
 344              		@ frame_needed = 0, uses_anonymous_args = 0
 345 0000 00B5     		push	{lr}
 346              	.LCFI8:
 347              		.cfi_def_cfa_offset 4
 348              		.cfi_offset 14, -4
 349 0002 8DB0     		sub	sp, sp, #52
 350              	.LCFI9:
 351              		.cfi_def_cfa_offset 56
 249:Src/tim.c     **** 
 250:Src/tim.c     ****   /* USER CODE BEGIN TIM5_Init 0 */
 251:Src/tim.c     **** 
 252:Src/tim.c     ****   /* USER CODE END TIM5_Init 0 */
 253:Src/tim.c     **** 
 254:Src/tim.c     ****   TIM_Encoder_InitTypeDef sConfig = {0};
 352              		.loc 1 254 3 view .LVU109
 353              		.loc 1 254 27 is_stmt 0 view .LVU110
 354 0004 2422     		movs	r2, #36
 355 0006 0021     		movs	r1, #0
 356 0008 03A8     		add	r0, sp, #12
 357 000a FFF7FEFF 		bl	memset
 358              	.LVL15:
 255:Src/tim.c     ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 359              		.loc 1 255 3 is_stmt 1 view .LVU111
 360              		.loc 1 255 27 is_stmt 0 view .LVU112
 361 000e 0023     		movs	r3, #0
 362 0010 0093     		str	r3, [sp]
 363 0012 0193     		str	r3, [sp, #4]
 364 0014 0293     		str	r3, [sp, #8]
 256:Src/tim.c     **** 
 257:Src/tim.c     ****   /* USER CODE BEGIN TIM5_Init 1 */
 258:Src/tim.c     **** 
 259:Src/tim.c     ****   /* USER CODE END TIM5_Init 1 */
 260:Src/tim.c     ****   htim5.Instance = TIM5;
 365              		.loc 1 260 3 is_stmt 1 view .LVU113
ARM GAS  /tmp/ccDodXXR.s 			page 12


 366              		.loc 1 260 18 is_stmt 0 view .LVU114
 367 0016 1148     		ldr	r0, .L29
 368 0018 114A     		ldr	r2, .L29+4
 369 001a 0260     		str	r2, [r0]
 261:Src/tim.c     ****   htim5.Init.Prescaler = 0;
 370              		.loc 1 261 3 is_stmt 1 view .LVU115
 371              		.loc 1 261 24 is_stmt 0 view .LVU116
 372 001c 4360     		str	r3, [r0, #4]
 262:Src/tim.c     ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 373              		.loc 1 262 3 is_stmt 1 view .LVU117
 374              		.loc 1 262 26 is_stmt 0 view .LVU118
 375 001e 8360     		str	r3, [r0, #8]
 263:Src/tim.c     ****   htim5.Init.Period = 4294967295;
 376              		.loc 1 263 3 is_stmt 1 view .LVU119
 377              		.loc 1 263 21 is_stmt 0 view .LVU120
 378 0020 4FF0FF32 		mov	r2, #-1
 379 0024 C260     		str	r2, [r0, #12]
 264:Src/tim.c     ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 380              		.loc 1 264 3 is_stmt 1 view .LVU121
 381              		.loc 1 264 28 is_stmt 0 view .LVU122
 382 0026 0361     		str	r3, [r0, #16]
 265:Src/tim.c     ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 383              		.loc 1 265 3 is_stmt 1 view .LVU123
 384              		.loc 1 265 32 is_stmt 0 view .LVU124
 385 0028 8361     		str	r3, [r0, #24]
 266:Src/tim.c     ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 386              		.loc 1 266 3 is_stmt 1 view .LVU125
 387              		.loc 1 266 23 is_stmt 0 view .LVU126
 388 002a 0123     		movs	r3, #1
 389 002c 0393     		str	r3, [sp, #12]
 267:Src/tim.c     ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 390              		.loc 1 267 3 is_stmt 1 view .LVU127
 268:Src/tim.c     ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 391              		.loc 1 268 3 view .LVU128
 392              		.loc 1 268 24 is_stmt 0 view .LVU129
 393 002e 0593     		str	r3, [sp, #20]
 269:Src/tim.c     ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 394              		.loc 1 269 3 is_stmt 1 view .LVU130
 270:Src/tim.c     ****   sConfig.IC1Filter = 0;
 395              		.loc 1 270 3 view .LVU131
 271:Src/tim.c     ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 396              		.loc 1 271 3 view .LVU132
 272:Src/tim.c     ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 397              		.loc 1 272 3 view .LVU133
 398              		.loc 1 272 24 is_stmt 0 view .LVU134
 399 0030 0993     		str	r3, [sp, #36]
 273:Src/tim.c     ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 400              		.loc 1 273 3 is_stmt 1 view .LVU135
 274:Src/tim.c     ****   sConfig.IC2Filter = 0;
 401              		.loc 1 274 3 view .LVU136
 275:Src/tim.c     ****   if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 402              		.loc 1 275 3 view .LVU137
 403              		.loc 1 275 7 is_stmt 0 view .LVU138
 404 0032 03A9     		add	r1, sp, #12
 405 0034 FFF7FEFF 		bl	HAL_TIM_Encoder_Init
 406              	.LVL16:
 407              		.loc 1 275 6 view .LVU139
ARM GAS  /tmp/ccDodXXR.s 			page 13


 408 0038 50B9     		cbnz	r0, .L27
 409              	.L24:
 276:Src/tim.c     ****   {
 277:Src/tim.c     ****     Error_Handler();
 278:Src/tim.c     ****   }
 279:Src/tim.c     ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 410              		.loc 1 279 3 is_stmt 1 view .LVU140
 411              		.loc 1 279 37 is_stmt 0 view .LVU141
 412 003a 0023     		movs	r3, #0
 413 003c 0093     		str	r3, [sp]
 280:Src/tim.c     ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 414              		.loc 1 280 3 is_stmt 1 view .LVU142
 415              		.loc 1 280 33 is_stmt 0 view .LVU143
 416 003e 0293     		str	r3, [sp, #8]
 281:Src/tim.c     ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 417              		.loc 1 281 3 is_stmt 1 view .LVU144
 418              		.loc 1 281 7 is_stmt 0 view .LVU145
 419 0040 6946     		mov	r1, sp
 420 0042 0648     		ldr	r0, .L29
 421 0044 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 422              	.LVL17:
 423              		.loc 1 281 6 view .LVU146
 424 0048 28B9     		cbnz	r0, .L28
 425              	.L23:
 282:Src/tim.c     ****   {
 283:Src/tim.c     ****     Error_Handler();
 284:Src/tim.c     ****   }
 285:Src/tim.c     ****   /* USER CODE BEGIN TIM5_Init 2 */
 286:Src/tim.c     **** 
 287:Src/tim.c     ****   /* USER CODE END TIM5_Init 2 */
 288:Src/tim.c     **** 
 289:Src/tim.c     **** }
 426              		.loc 1 289 1 view .LVU147
 427 004a 0DB0     		add	sp, sp, #52
 428              	.LCFI10:
 429              		.cfi_remember_state
 430              		.cfi_def_cfa_offset 4
 431              		@ sp needed
 432 004c 5DF804FB 		ldr	pc, [sp], #4
 433              	.L27:
 434              	.LCFI11:
 435              		.cfi_restore_state
 277:Src/tim.c     ****   }
 436              		.loc 1 277 5 is_stmt 1 view .LVU148
 437 0050 FFF7FEFF 		bl	Error_Handler
 438              	.LVL18:
 439 0054 F1E7     		b	.L24
 440              	.L28:
 283:Src/tim.c     ****   }
 441              		.loc 1 283 5 view .LVU149
 442 0056 FFF7FEFF 		bl	Error_Handler
 443              	.LVL19:
 444              		.loc 1 289 1 is_stmt 0 view .LVU150
 445 005a F6E7     		b	.L23
 446              	.L30:
 447              		.align	2
 448              	.L29:
ARM GAS  /tmp/ccDodXXR.s 			page 14


 449 005c 00000000 		.word	.LANCHOR2
 450 0060 000C0040 		.word	1073744896
 451              		.cfi_endproc
 452              	.LFE339:
 454              		.section	.text.MX_TIM6_Init,"ax",%progbits
 455              		.align	1
 456              		.global	MX_TIM6_Init
 457              		.syntax unified
 458              		.thumb
 459              		.thumb_func
 461              	MX_TIM6_Init:
 462              	.LFB340:
 290:Src/tim.c     **** /* TIM6 init function */
 291:Src/tim.c     **** void MX_TIM6_Init(void)
 292:Src/tim.c     **** {
 463              		.loc 1 292 1 is_stmt 1 view -0
 464              		.cfi_startproc
 465              		@ args = 0, pretend = 0, frame = 16
 466              		@ frame_needed = 0, uses_anonymous_args = 0
 467 0000 00B5     		push	{lr}
 468              	.LCFI12:
 469              		.cfi_def_cfa_offset 4
 470              		.cfi_offset 14, -4
 471 0002 85B0     		sub	sp, sp, #20
 472              	.LCFI13:
 473              		.cfi_def_cfa_offset 24
 293:Src/tim.c     **** 
 294:Src/tim.c     ****   /* USER CODE BEGIN TIM6_Init 0 */
 295:Src/tim.c     **** 
 296:Src/tim.c     ****   /* USER CODE END TIM6_Init 0 */
 297:Src/tim.c     **** 
 298:Src/tim.c     ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 474              		.loc 1 298 3 view .LVU152
 475              		.loc 1 298 27 is_stmt 0 view .LVU153
 476 0004 0023     		movs	r3, #0
 477 0006 0193     		str	r3, [sp, #4]
 478 0008 0293     		str	r3, [sp, #8]
 479 000a 0393     		str	r3, [sp, #12]
 299:Src/tim.c     **** 
 300:Src/tim.c     ****   /* USER CODE BEGIN TIM6_Init 1 */
 301:Src/tim.c     **** 
 302:Src/tim.c     ****   /* USER CODE END TIM6_Init 1 */
 303:Src/tim.c     ****   htim6.Instance = TIM6;
 480              		.loc 1 303 3 is_stmt 1 view .LVU154
 481              		.loc 1 303 18 is_stmt 0 view .LVU155
 482 000c 0E48     		ldr	r0, .L37
 483 000e 0F4A     		ldr	r2, .L37+4
 484 0010 0260     		str	r2, [r0]
 304:Src/tim.c     ****   htim6.Init.Prescaler = 0;
 485              		.loc 1 304 3 is_stmt 1 view .LVU156
 486              		.loc 1 304 24 is_stmt 0 view .LVU157
 487 0012 4360     		str	r3, [r0, #4]
 305:Src/tim.c     ****   htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 488              		.loc 1 305 3 is_stmt 1 view .LVU158
 489              		.loc 1 305 26 is_stmt 0 view .LVU159
 490 0014 8360     		str	r3, [r0, #8]
 306:Src/tim.c     ****   htim6.Init.Period = 65535;
ARM GAS  /tmp/ccDodXXR.s 			page 15


 491              		.loc 1 306 3 is_stmt 1 view .LVU160
 492              		.loc 1 306 21 is_stmt 0 view .LVU161
 493 0016 4FF6FF72 		movw	r2, #65535
 494 001a C260     		str	r2, [r0, #12]
 307:Src/tim.c     ****   htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 495              		.loc 1 307 3 is_stmt 1 view .LVU162
 496              		.loc 1 307 32 is_stmt 0 view .LVU163
 497 001c 8361     		str	r3, [r0, #24]
 308:Src/tim.c     ****   if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 498              		.loc 1 308 3 is_stmt 1 view .LVU164
 499              		.loc 1 308 7 is_stmt 0 view .LVU165
 500 001e FFF7FEFF 		bl	HAL_TIM_Base_Init
 501              	.LVL20:
 502              		.loc 1 308 6 view .LVU166
 503 0022 50B9     		cbnz	r0, .L35
 504              	.L32:
 309:Src/tim.c     ****   {
 310:Src/tim.c     ****     Error_Handler();
 311:Src/tim.c     ****   }
 312:Src/tim.c     ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 505              		.loc 1 312 3 is_stmt 1 view .LVU167
 506              		.loc 1 312 37 is_stmt 0 view .LVU168
 507 0024 0023     		movs	r3, #0
 508 0026 0193     		str	r3, [sp, #4]
 313:Src/tim.c     ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 509              		.loc 1 313 3 is_stmt 1 view .LVU169
 510              		.loc 1 313 33 is_stmt 0 view .LVU170
 511 0028 0393     		str	r3, [sp, #12]
 314:Src/tim.c     ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 512              		.loc 1 314 3 is_stmt 1 view .LVU171
 513              		.loc 1 314 7 is_stmt 0 view .LVU172
 514 002a 01A9     		add	r1, sp, #4
 515 002c 0648     		ldr	r0, .L37
 516 002e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 517              	.LVL21:
 518              		.loc 1 314 6 view .LVU173
 519 0032 28B9     		cbnz	r0, .L36
 520              	.L31:
 315:Src/tim.c     ****   {
 316:Src/tim.c     ****     Error_Handler();
 317:Src/tim.c     ****   }
 318:Src/tim.c     ****   /* USER CODE BEGIN TIM6_Init 2 */
 319:Src/tim.c     **** 
 320:Src/tim.c     ****   /* USER CODE END TIM6_Init 2 */
 321:Src/tim.c     **** 
 322:Src/tim.c     **** }
 521              		.loc 1 322 1 view .LVU174
 522 0034 05B0     		add	sp, sp, #20
 523              	.LCFI14:
 524              		.cfi_remember_state
 525              		.cfi_def_cfa_offset 4
 526              		@ sp needed
 527 0036 5DF804FB 		ldr	pc, [sp], #4
 528              	.L35:
 529              	.LCFI15:
 530              		.cfi_restore_state
 310:Src/tim.c     ****   }
ARM GAS  /tmp/ccDodXXR.s 			page 16


 531              		.loc 1 310 5 is_stmt 1 view .LVU175
 532 003a FFF7FEFF 		bl	Error_Handler
 533              	.LVL22:
 534 003e F1E7     		b	.L32
 535              	.L36:
 316:Src/tim.c     ****   }
 536              		.loc 1 316 5 view .LVU176
 537 0040 FFF7FEFF 		bl	Error_Handler
 538              	.LVL23:
 539              		.loc 1 322 1 is_stmt 0 view .LVU177
 540 0044 F6E7     		b	.L31
 541              	.L38:
 542 0046 00BF     		.align	2
 543              	.L37:
 544 0048 00000000 		.word	.LANCHOR3
 545 004c 00100040 		.word	1073745920
 546              		.cfi_endproc
 547              	.LFE340:
 549              		.section	.text.MX_TIM7_Init,"ax",%progbits
 550              		.align	1
 551              		.global	MX_TIM7_Init
 552              		.syntax unified
 553              		.thumb
 554              		.thumb_func
 556              	MX_TIM7_Init:
 557              	.LFB341:
 323:Src/tim.c     **** /* TIM7 init function */
 324:Src/tim.c     **** void MX_TIM7_Init(void)
 325:Src/tim.c     **** {
 558              		.loc 1 325 1 is_stmt 1 view -0
 559              		.cfi_startproc
 560              		@ args = 0, pretend = 0, frame = 16
 561              		@ frame_needed = 0, uses_anonymous_args = 0
 562 0000 00B5     		push	{lr}
 563              	.LCFI16:
 564              		.cfi_def_cfa_offset 4
 565              		.cfi_offset 14, -4
 566 0002 85B0     		sub	sp, sp, #20
 567              	.LCFI17:
 568              		.cfi_def_cfa_offset 24
 326:Src/tim.c     **** 
 327:Src/tim.c     ****   /* USER CODE BEGIN TIM7_Init 0 */
 328:Src/tim.c     **** 
 329:Src/tim.c     ****   /* USER CODE END TIM7_Init 0 */
 330:Src/tim.c     **** 
 331:Src/tim.c     ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 569              		.loc 1 331 3 view .LVU179
 570              		.loc 1 331 27 is_stmt 0 view .LVU180
 571 0004 0023     		movs	r3, #0
 572 0006 0193     		str	r3, [sp, #4]
 573 0008 0293     		str	r3, [sp, #8]
 574 000a 0393     		str	r3, [sp, #12]
 332:Src/tim.c     **** 
 333:Src/tim.c     ****   /* USER CODE BEGIN TIM7_Init 1 */
 334:Src/tim.c     **** 
 335:Src/tim.c     ****   /* USER CODE END TIM7_Init 1 */
 336:Src/tim.c     ****   htim7.Instance = TIM7;
ARM GAS  /tmp/ccDodXXR.s 			page 17


 575              		.loc 1 336 3 is_stmt 1 view .LVU181
 576              		.loc 1 336 18 is_stmt 0 view .LVU182
 577 000c 0E48     		ldr	r0, .L45
 578 000e 0F4A     		ldr	r2, .L45+4
 579 0010 0260     		str	r2, [r0]
 337:Src/tim.c     ****   htim7.Init.Prescaler = 0;
 580              		.loc 1 337 3 is_stmt 1 view .LVU183
 581              		.loc 1 337 24 is_stmt 0 view .LVU184
 582 0012 4360     		str	r3, [r0, #4]
 338:Src/tim.c     ****   htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 583              		.loc 1 338 3 is_stmt 1 view .LVU185
 584              		.loc 1 338 26 is_stmt 0 view .LVU186
 585 0014 8360     		str	r3, [r0, #8]
 339:Src/tim.c     ****   htim7.Init.Period = 65535;
 586              		.loc 1 339 3 is_stmt 1 view .LVU187
 587              		.loc 1 339 21 is_stmt 0 view .LVU188
 588 0016 4FF6FF72 		movw	r2, #65535
 589 001a C260     		str	r2, [r0, #12]
 340:Src/tim.c     ****   htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 590              		.loc 1 340 3 is_stmt 1 view .LVU189
 591              		.loc 1 340 32 is_stmt 0 view .LVU190
 592 001c 8361     		str	r3, [r0, #24]
 341:Src/tim.c     ****   if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 593              		.loc 1 341 3 is_stmt 1 view .LVU191
 594              		.loc 1 341 7 is_stmt 0 view .LVU192
 595 001e FFF7FEFF 		bl	HAL_TIM_Base_Init
 596              	.LVL24:
 597              		.loc 1 341 6 view .LVU193
 598 0022 50B9     		cbnz	r0, .L43
 599              	.L40:
 342:Src/tim.c     ****   {
 343:Src/tim.c     ****     Error_Handler();
 344:Src/tim.c     ****   }
 345:Src/tim.c     ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 600              		.loc 1 345 3 is_stmt 1 view .LVU194
 601              		.loc 1 345 37 is_stmt 0 view .LVU195
 602 0024 0023     		movs	r3, #0
 603 0026 0193     		str	r3, [sp, #4]
 346:Src/tim.c     ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 604              		.loc 1 346 3 is_stmt 1 view .LVU196
 605              		.loc 1 346 33 is_stmt 0 view .LVU197
 606 0028 0393     		str	r3, [sp, #12]
 347:Src/tim.c     ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 607              		.loc 1 347 3 is_stmt 1 view .LVU198
 608              		.loc 1 347 7 is_stmt 0 view .LVU199
 609 002a 01A9     		add	r1, sp, #4
 610 002c 0648     		ldr	r0, .L45
 611 002e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 612              	.LVL25:
 613              		.loc 1 347 6 view .LVU200
 614 0032 28B9     		cbnz	r0, .L44
 615              	.L39:
 348:Src/tim.c     ****   {
 349:Src/tim.c     ****     Error_Handler();
 350:Src/tim.c     ****   }
 351:Src/tim.c     ****   /* USER CODE BEGIN TIM7_Init 2 */
 352:Src/tim.c     **** 
ARM GAS  /tmp/ccDodXXR.s 			page 18


 353:Src/tim.c     ****   /* USER CODE END TIM7_Init 2 */
 354:Src/tim.c     **** 
 355:Src/tim.c     **** }
 616              		.loc 1 355 1 view .LVU201
 617 0034 05B0     		add	sp, sp, #20
 618              	.LCFI18:
 619              		.cfi_remember_state
 620              		.cfi_def_cfa_offset 4
 621              		@ sp needed
 622 0036 5DF804FB 		ldr	pc, [sp], #4
 623              	.L43:
 624              	.LCFI19:
 625              		.cfi_restore_state
 343:Src/tim.c     ****   }
 626              		.loc 1 343 5 is_stmt 1 view .LVU202
 627 003a FFF7FEFF 		bl	Error_Handler
 628              	.LVL26:
 629 003e F1E7     		b	.L40
 630              	.L44:
 349:Src/tim.c     ****   }
 631              		.loc 1 349 5 view .LVU203
 632 0040 FFF7FEFF 		bl	Error_Handler
 633              	.LVL27:
 634              		.loc 1 355 1 is_stmt 0 view .LVU204
 635 0044 F6E7     		b	.L39
 636              	.L46:
 637 0046 00BF     		.align	2
 638              	.L45:
 639 0048 00000000 		.word	.LANCHOR4
 640 004c 00140040 		.word	1073746944
 641              		.cfi_endproc
 642              	.LFE341:
 644              		.section	.text.MX_TIM8_Init,"ax",%progbits
 645              		.align	1
 646              		.global	MX_TIM8_Init
 647              		.syntax unified
 648              		.thumb
 649              		.thumb_func
 651              	MX_TIM8_Init:
 652              	.LFB342:
 356:Src/tim.c     **** /* TIM8 init function */
 357:Src/tim.c     **** void MX_TIM8_Init(void)
 358:Src/tim.c     **** {
 653              		.loc 1 358 1 is_stmt 1 view -0
 654              		.cfi_startproc
 655              		@ args = 0, pretend = 0, frame = 48
 656              		@ frame_needed = 0, uses_anonymous_args = 0
 657 0000 00B5     		push	{lr}
 658              	.LCFI20:
 659              		.cfi_def_cfa_offset 4
 660              		.cfi_offset 14, -4
 661 0002 8DB0     		sub	sp, sp, #52
 662              	.LCFI21:
 663              		.cfi_def_cfa_offset 56
 359:Src/tim.c     **** 
 360:Src/tim.c     ****   /* USER CODE BEGIN TIM8_Init 0 */
 361:Src/tim.c     **** 
ARM GAS  /tmp/ccDodXXR.s 			page 19


 362:Src/tim.c     ****   /* USER CODE END TIM8_Init 0 */
 363:Src/tim.c     **** 
 364:Src/tim.c     ****   TIM_Encoder_InitTypeDef sConfig = {0};
 664              		.loc 1 364 3 view .LVU206
 665              		.loc 1 364 27 is_stmt 0 view .LVU207
 666 0004 2422     		movs	r2, #36
 667 0006 0021     		movs	r1, #0
 668 0008 03A8     		add	r0, sp, #12
 669 000a FFF7FEFF 		bl	memset
 670              	.LVL28:
 365:Src/tim.c     ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 671              		.loc 1 365 3 is_stmt 1 view .LVU208
 672              		.loc 1 365 27 is_stmt 0 view .LVU209
 673 000e 0023     		movs	r3, #0
 674 0010 0093     		str	r3, [sp]
 675 0012 0193     		str	r3, [sp, #4]
 676 0014 0293     		str	r3, [sp, #8]
 366:Src/tim.c     **** 
 367:Src/tim.c     ****   /* USER CODE BEGIN TIM8_Init 1 */
 368:Src/tim.c     **** 
 369:Src/tim.c     ****   /* USER CODE END TIM8_Init 1 */
 370:Src/tim.c     ****   htim8.Instance = TIM8;
 677              		.loc 1 370 3 is_stmt 1 view .LVU210
 678              		.loc 1 370 18 is_stmt 0 view .LVU211
 679 0016 1248     		ldr	r0, .L53
 680 0018 124A     		ldr	r2, .L53+4
 681 001a 0260     		str	r2, [r0]
 371:Src/tim.c     ****   htim8.Init.Prescaler = 0;
 682              		.loc 1 371 3 is_stmt 1 view .LVU212
 683              		.loc 1 371 24 is_stmt 0 view .LVU213
 684 001c 4360     		str	r3, [r0, #4]
 372:Src/tim.c     ****   htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 685              		.loc 1 372 3 is_stmt 1 view .LVU214
 686              		.loc 1 372 26 is_stmt 0 view .LVU215
 687 001e 8360     		str	r3, [r0, #8]
 373:Src/tim.c     ****   htim8.Init.Period = 65535;
 688              		.loc 1 373 3 is_stmt 1 view .LVU216
 689              		.loc 1 373 21 is_stmt 0 view .LVU217
 690 0020 4FF6FF72 		movw	r2, #65535
 691 0024 C260     		str	r2, [r0, #12]
 374:Src/tim.c     ****   htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 692              		.loc 1 374 3 is_stmt 1 view .LVU218
 693              		.loc 1 374 28 is_stmt 0 view .LVU219
 694 0026 0361     		str	r3, [r0, #16]
 375:Src/tim.c     ****   htim8.Init.RepetitionCounter = 0;
 695              		.loc 1 375 3 is_stmt 1 view .LVU220
 696              		.loc 1 375 32 is_stmt 0 view .LVU221
 697 0028 4361     		str	r3, [r0, #20]
 376:Src/tim.c     ****   htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 698              		.loc 1 376 3 is_stmt 1 view .LVU222
 699              		.loc 1 376 32 is_stmt 0 view .LVU223
 700 002a 8361     		str	r3, [r0, #24]
 377:Src/tim.c     ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 701              		.loc 1 377 3 is_stmt 1 view .LVU224
 702              		.loc 1 377 23 is_stmt 0 view .LVU225
 703 002c 0123     		movs	r3, #1
 704 002e 0393     		str	r3, [sp, #12]
ARM GAS  /tmp/ccDodXXR.s 			page 20


 378:Src/tim.c     ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 705              		.loc 1 378 3 is_stmt 1 view .LVU226
 379:Src/tim.c     ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 706              		.loc 1 379 3 view .LVU227
 707              		.loc 1 379 24 is_stmt 0 view .LVU228
 708 0030 0593     		str	r3, [sp, #20]
 380:Src/tim.c     ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 709              		.loc 1 380 3 is_stmt 1 view .LVU229
 381:Src/tim.c     ****   sConfig.IC1Filter = 0;
 710              		.loc 1 381 3 view .LVU230
 382:Src/tim.c     ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 711              		.loc 1 382 3 view .LVU231
 383:Src/tim.c     ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 712              		.loc 1 383 3 view .LVU232
 713              		.loc 1 383 24 is_stmt 0 view .LVU233
 714 0032 0993     		str	r3, [sp, #36]
 384:Src/tim.c     ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 715              		.loc 1 384 3 is_stmt 1 view .LVU234
 385:Src/tim.c     ****   sConfig.IC2Filter = 0;
 716              		.loc 1 385 3 view .LVU235
 386:Src/tim.c     ****   if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 717              		.loc 1 386 3 view .LVU236
 718              		.loc 1 386 7 is_stmt 0 view .LVU237
 719 0034 03A9     		add	r1, sp, #12
 720 0036 FFF7FEFF 		bl	HAL_TIM_Encoder_Init
 721              	.LVL29:
 722              		.loc 1 386 6 view .LVU238
 723 003a 58B9     		cbnz	r0, .L51
 724              	.L48:
 387:Src/tim.c     ****   {
 388:Src/tim.c     ****     Error_Handler();
 389:Src/tim.c     ****   }
 390:Src/tim.c     ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 725              		.loc 1 390 3 is_stmt 1 view .LVU239
 726              		.loc 1 390 37 is_stmt 0 view .LVU240
 727 003c 0023     		movs	r3, #0
 728 003e 0093     		str	r3, [sp]
 391:Src/tim.c     ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 729              		.loc 1 391 3 is_stmt 1 view .LVU241
 730              		.loc 1 391 38 is_stmt 0 view .LVU242
 731 0040 0193     		str	r3, [sp, #4]
 392:Src/tim.c     ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 732              		.loc 1 392 3 is_stmt 1 view .LVU243
 733              		.loc 1 392 33 is_stmt 0 view .LVU244
 734 0042 0293     		str	r3, [sp, #8]
 393:Src/tim.c     ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 735              		.loc 1 393 3 is_stmt 1 view .LVU245
 736              		.loc 1 393 7 is_stmt 0 view .LVU246
 737 0044 6946     		mov	r1, sp
 738 0046 0648     		ldr	r0, .L53
 739 0048 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 740              	.LVL30:
 741              		.loc 1 393 6 view .LVU247
 742 004c 28B9     		cbnz	r0, .L52
 743              	.L47:
 394:Src/tim.c     ****   {
 395:Src/tim.c     ****     Error_Handler();
ARM GAS  /tmp/ccDodXXR.s 			page 21


 396:Src/tim.c     ****   }
 397:Src/tim.c     ****   /* USER CODE BEGIN TIM8_Init 2 */
 398:Src/tim.c     **** 
 399:Src/tim.c     ****   /* USER CODE END TIM8_Init 2 */
 400:Src/tim.c     **** 
 401:Src/tim.c     **** }
 744              		.loc 1 401 1 view .LVU248
 745 004e 0DB0     		add	sp, sp, #52
 746              	.LCFI22:
 747              		.cfi_remember_state
 748              		.cfi_def_cfa_offset 4
 749              		@ sp needed
 750 0050 5DF804FB 		ldr	pc, [sp], #4
 751              	.L51:
 752              	.LCFI23:
 753              		.cfi_restore_state
 388:Src/tim.c     ****   }
 754              		.loc 1 388 5 is_stmt 1 view .LVU249
 755 0054 FFF7FEFF 		bl	Error_Handler
 756              	.LVL31:
 757 0058 F0E7     		b	.L48
 758              	.L52:
 395:Src/tim.c     ****   }
 759              		.loc 1 395 5 view .LVU250
 760 005a FFF7FEFF 		bl	Error_Handler
 761              	.LVL32:
 762              		.loc 1 401 1 is_stmt 0 view .LVU251
 763 005e F6E7     		b	.L47
 764              	.L54:
 765              		.align	2
 766              	.L53:
 767 0060 00000000 		.word	.LANCHOR5
 768 0064 00040140 		.word	1073808384
 769              		.cfi_endproc
 770              	.LFE342:
 772              		.section	.text.MX_TIM12_Init,"ax",%progbits
 773              		.align	1
 774              		.global	MX_TIM12_Init
 775              		.syntax unified
 776              		.thumb
 777              		.thumb_func
 779              	MX_TIM12_Init:
 780              	.LFB343:
 402:Src/tim.c     **** /* TIM12 init function */
 403:Src/tim.c     **** void MX_TIM12_Init(void)
 404:Src/tim.c     **** {
 781              		.loc 1 404 1 is_stmt 1 view -0
 782              		.cfi_startproc
 783              		@ args = 0, pretend = 0, frame = 40
 784              		@ frame_needed = 0, uses_anonymous_args = 0
 785 0000 00B5     		push	{lr}
 786              	.LCFI24:
 787              		.cfi_def_cfa_offset 4
 788              		.cfi_offset 14, -4
 789 0002 8BB0     		sub	sp, sp, #44
 790              	.LCFI25:
 791              		.cfi_def_cfa_offset 48
ARM GAS  /tmp/ccDodXXR.s 			page 22


 405:Src/tim.c     **** 
 406:Src/tim.c     ****   /* USER CODE BEGIN TIM12_Init 0 */
 407:Src/tim.c     **** 
 408:Src/tim.c     ****   /* USER CODE END TIM12_Init 0 */
 409:Src/tim.c     **** 
 410:Src/tim.c     ****   TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 792              		.loc 1 410 3 view .LVU253
 793              		.loc 1 410 26 is_stmt 0 view .LVU254
 794 0004 0023     		movs	r3, #0
 795 0006 0593     		str	r3, [sp, #20]
 796 0008 0693     		str	r3, [sp, #24]
 797 000a 0793     		str	r3, [sp, #28]
 798 000c 0893     		str	r3, [sp, #32]
 799 000e 0993     		str	r3, [sp, #36]
 411:Src/tim.c     ****   TIM_IC_InitTypeDef sConfigIC = {0};
 800              		.loc 1 411 3 is_stmt 1 view .LVU255
 801              		.loc 1 411 22 is_stmt 0 view .LVU256
 802 0010 0193     		str	r3, [sp, #4]
 803 0012 0293     		str	r3, [sp, #8]
 804 0014 0393     		str	r3, [sp, #12]
 805 0016 0493     		str	r3, [sp, #16]
 412:Src/tim.c     **** 
 413:Src/tim.c     ****   /* USER CODE BEGIN TIM12_Init 1 */
 414:Src/tim.c     **** 
 415:Src/tim.c     ****   /* USER CODE END TIM12_Init 1 */
 416:Src/tim.c     ****   htim12.Instance = TIM12;
 806              		.loc 1 416 3 is_stmt 1 view .LVU257
 807              		.loc 1 416 19 is_stmt 0 view .LVU258
 808 0018 1E48     		ldr	r0, .L65
 809 001a 1F4A     		ldr	r2, .L65+4
 810 001c 0260     		str	r2, [r0]
 417:Src/tim.c     ****   htim12.Init.Prescaler = 0;
 811              		.loc 1 417 3 is_stmt 1 view .LVU259
 812              		.loc 1 417 25 is_stmt 0 view .LVU260
 813 001e 4360     		str	r3, [r0, #4]
 418:Src/tim.c     ****   htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 814              		.loc 1 418 3 is_stmt 1 view .LVU261
 815              		.loc 1 418 27 is_stmt 0 view .LVU262
 816 0020 8360     		str	r3, [r0, #8]
 419:Src/tim.c     ****   htim12.Init.Period = 65535;
 817              		.loc 1 419 3 is_stmt 1 view .LVU263
 818              		.loc 1 419 22 is_stmt 0 view .LVU264
 819 0022 4FF6FF72 		movw	r2, #65535
 820 0026 C260     		str	r2, [r0, #12]
 420:Src/tim.c     ****   htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 821              		.loc 1 420 3 is_stmt 1 view .LVU265
 822              		.loc 1 420 29 is_stmt 0 view .LVU266
 823 0028 0361     		str	r3, [r0, #16]
 421:Src/tim.c     ****   htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 824              		.loc 1 421 3 is_stmt 1 view .LVU267
 825              		.loc 1 421 33 is_stmt 0 view .LVU268
 826 002a 8361     		str	r3, [r0, #24]
 422:Src/tim.c     ****   if (HAL_TIM_IC_Init(&htim12) != HAL_OK)
 827              		.loc 1 422 3 is_stmt 1 view .LVU269
 828              		.loc 1 422 7 is_stmt 0 view .LVU270
 829 002c FFF7FEFF 		bl	HAL_TIM_IC_Init
 830              	.LVL33:
ARM GAS  /tmp/ccDodXXR.s 			page 23


 831              		.loc 1 422 6 view .LVU271
 832 0030 20BB     		cbnz	r0, .L61
 833              	.L56:
 423:Src/tim.c     ****   {
 424:Src/tim.c     ****     Error_Handler();
 425:Src/tim.c     ****   }
 426:Src/tim.c     ****   sSlaveConfig.SlaveMode = TIM_SLAVEMODE_RESET;
 834              		.loc 1 426 3 is_stmt 1 view .LVU272
 835              		.loc 1 426 26 is_stmt 0 view .LVU273
 836 0032 0423     		movs	r3, #4
 837 0034 0593     		str	r3, [sp, #20]
 427:Src/tim.c     ****   sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 838              		.loc 1 427 3 is_stmt 1 view .LVU274
 839              		.loc 1 427 29 is_stmt 0 view .LVU275
 840 0036 5023     		movs	r3, #80
 841 0038 0693     		str	r3, [sp, #24]
 428:Src/tim.c     ****   sSlaveConfig.TriggerPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 842              		.loc 1 428 3 is_stmt 1 view .LVU276
 843              		.loc 1 428 32 is_stmt 0 view .LVU277
 844 003a 0023     		movs	r3, #0
 845 003c 0793     		str	r3, [sp, #28]
 429:Src/tim.c     ****   sSlaveConfig.TriggerPrescaler = TIM_ICPSC_DIV1;
 846              		.loc 1 429 3 is_stmt 1 view .LVU278
 847              		.loc 1 429 33 is_stmt 0 view .LVU279
 848 003e 0893     		str	r3, [sp, #32]
 430:Src/tim.c     ****   sSlaveConfig.TriggerFilter = 0;
 849              		.loc 1 430 3 is_stmt 1 view .LVU280
 850              		.loc 1 430 30 is_stmt 0 view .LVU281
 851 0040 0993     		str	r3, [sp, #36]
 431:Src/tim.c     ****   if (HAL_TIM_SlaveConfigSynchro(&htim12, &sSlaveConfig) != HAL_OK)
 852              		.loc 1 431 3 is_stmt 1 view .LVU282
 853              		.loc 1 431 7 is_stmt 0 view .LVU283
 854 0042 05A9     		add	r1, sp, #20
 855 0044 1348     		ldr	r0, .L65
 856 0046 FFF7FEFF 		bl	HAL_TIM_SlaveConfigSynchro
 857              	.LVL34:
 858              		.loc 1 431 6 view .LVU284
 859 004a D0B9     		cbnz	r0, .L62
 860              	.L57:
 432:Src/tim.c     ****   {
 433:Src/tim.c     ****     Error_Handler();
 434:Src/tim.c     ****   }
 435:Src/tim.c     ****   sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 861              		.loc 1 435 3 is_stmt 1 view .LVU285
 862              		.loc 1 435 24 is_stmt 0 view .LVU286
 863 004c 0022     		movs	r2, #0
 864 004e 0192     		str	r2, [sp, #4]
 436:Src/tim.c     ****   sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 865              		.loc 1 436 3 is_stmt 1 view .LVU287
 866              		.loc 1 436 25 is_stmt 0 view .LVU288
 867 0050 0123     		movs	r3, #1
 868 0052 0293     		str	r3, [sp, #8]
 437:Src/tim.c     ****   sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 869              		.loc 1 437 3 is_stmt 1 view .LVU289
 870              		.loc 1 437 25 is_stmt 0 view .LVU290
 871 0054 0392     		str	r2, [sp, #12]
 438:Src/tim.c     ****   sConfigIC.ICFilter = 0;
ARM GAS  /tmp/ccDodXXR.s 			page 24


 872              		.loc 1 438 3 is_stmt 1 view .LVU291
 873              		.loc 1 438 22 is_stmt 0 view .LVU292
 874 0056 0492     		str	r2, [sp, #16]
 439:Src/tim.c     ****   if (HAL_TIM_IC_ConfigChannel(&htim12, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 875              		.loc 1 439 3 is_stmt 1 view .LVU293
 876              		.loc 1 439 7 is_stmt 0 view .LVU294
 877 0058 01A9     		add	r1, sp, #4
 878 005a 0E48     		ldr	r0, .L65
 879 005c FFF7FEFF 		bl	HAL_TIM_IC_ConfigChannel
 880              	.LVL35:
 881              		.loc 1 439 6 view .LVU295
 882 0060 90B9     		cbnz	r0, .L63
 883              	.L58:
 440:Src/tim.c     ****   {
 441:Src/tim.c     ****     Error_Handler();
 442:Src/tim.c     ****   }
 443:Src/tim.c     ****   sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_FALLING;
 884              		.loc 1 443 3 is_stmt 1 view .LVU296
 885              		.loc 1 443 24 is_stmt 0 view .LVU297
 886 0062 0223     		movs	r3, #2
 887 0064 0193     		str	r3, [sp, #4]
 444:Src/tim.c     ****   sConfigIC.ICSelection = TIM_ICSELECTION_INDIRECTTI;
 888              		.loc 1 444 3 is_stmt 1 view .LVU298
 889              		.loc 1 444 25 is_stmt 0 view .LVU299
 890 0066 0293     		str	r3, [sp, #8]
 445:Src/tim.c     ****   if (HAL_TIM_IC_ConfigChannel(&htim12, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 891              		.loc 1 445 3 is_stmt 1 view .LVU300
 892              		.loc 1 445 7 is_stmt 0 view .LVU301
 893 0068 0422     		movs	r2, #4
 894 006a 0DEB0201 		add	r1, sp, r2
 895 006e 0948     		ldr	r0, .L65
 896 0070 FFF7FEFF 		bl	HAL_TIM_IC_ConfigChannel
 897              	.LVL36:
 898              		.loc 1 445 6 view .LVU302
 899 0074 58B9     		cbnz	r0, .L64
 900              	.L55:
 446:Src/tim.c     ****   {
 447:Src/tim.c     ****     Error_Handler();
 448:Src/tim.c     ****   }
 449:Src/tim.c     ****   /* USER CODE BEGIN TIM12_Init 2 */
 450:Src/tim.c     **** 
 451:Src/tim.c     ****   /* USER CODE END TIM12_Init 2 */
 452:Src/tim.c     **** 
 453:Src/tim.c     **** }
 901              		.loc 1 453 1 view .LVU303
 902 0076 0BB0     		add	sp, sp, #44
 903              	.LCFI26:
 904              		.cfi_remember_state
 905              		.cfi_def_cfa_offset 4
 906              		@ sp needed
 907 0078 5DF804FB 		ldr	pc, [sp], #4
 908              	.L61:
 909              	.LCFI27:
 910              		.cfi_restore_state
 424:Src/tim.c     ****   }
 911              		.loc 1 424 5 is_stmt 1 view .LVU304
 912 007c FFF7FEFF 		bl	Error_Handler
ARM GAS  /tmp/ccDodXXR.s 			page 25


 913              	.LVL37:
 914 0080 D7E7     		b	.L56
 915              	.L62:
 433:Src/tim.c     ****   }
 916              		.loc 1 433 5 view .LVU305
 917 0082 FFF7FEFF 		bl	Error_Handler
 918              	.LVL38:
 919 0086 E1E7     		b	.L57
 920              	.L63:
 441:Src/tim.c     ****   }
 921              		.loc 1 441 5 view .LVU306
 922 0088 FFF7FEFF 		bl	Error_Handler
 923              	.LVL39:
 924 008c E9E7     		b	.L58
 925              	.L64:
 447:Src/tim.c     ****   }
 926              		.loc 1 447 5 view .LVU307
 927 008e FFF7FEFF 		bl	Error_Handler
 928              	.LVL40:
 929              		.loc 1 453 1 is_stmt 0 view .LVU308
 930 0092 F0E7     		b	.L55
 931              	.L66:
 932              		.align	2
 933              	.L65:
 934 0094 00000000 		.word	.LANCHOR6
 935 0098 00180040 		.word	1073747968
 936              		.cfi_endproc
 937              	.LFE343:
 939              		.section	.text.MX_TIM13_Init,"ax",%progbits
 940              		.align	1
 941              		.global	MX_TIM13_Init
 942              		.syntax unified
 943              		.thumb
 944              		.thumb_func
 946              	MX_TIM13_Init:
 947              	.LFB344:
 454:Src/tim.c     **** /* TIM13 init function */
 455:Src/tim.c     **** void MX_TIM13_Init(void)
 456:Src/tim.c     **** {
 948              		.loc 1 456 1 is_stmt 1 view -0
 949              		.cfi_startproc
 950              		@ args = 0, pretend = 0, frame = 0
 951              		@ frame_needed = 0, uses_anonymous_args = 0
 952 0000 08B5     		push	{r3, lr}
 953              	.LCFI28:
 954              		.cfi_def_cfa_offset 8
 955              		.cfi_offset 3, -8
 956              		.cfi_offset 14, -4
 457:Src/tim.c     **** 
 458:Src/tim.c     ****   /* USER CODE BEGIN TIM13_Init 0 */
 459:Src/tim.c     **** 
 460:Src/tim.c     ****   /* USER CODE END TIM13_Init 0 */
 461:Src/tim.c     **** 
 462:Src/tim.c     ****   /* USER CODE BEGIN TIM13_Init 1 */
 463:Src/tim.c     **** 
 464:Src/tim.c     ****   /* USER CODE END TIM13_Init 1 */
 465:Src/tim.c     ****   htim13.Instance = TIM13;
ARM GAS  /tmp/ccDodXXR.s 			page 26


 957              		.loc 1 465 3 view .LVU310
 958              		.loc 1 465 19 is_stmt 0 view .LVU311
 959 0002 0948     		ldr	r0, .L71
 960 0004 094B     		ldr	r3, .L71+4
 961 0006 0360     		str	r3, [r0]
 466:Src/tim.c     ****   htim13.Init.Prescaler = 0;
 962              		.loc 1 466 3 is_stmt 1 view .LVU312
 963              		.loc 1 466 25 is_stmt 0 view .LVU313
 964 0008 0023     		movs	r3, #0
 965 000a 4360     		str	r3, [r0, #4]
 467:Src/tim.c     ****   htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 966              		.loc 1 467 3 is_stmt 1 view .LVU314
 967              		.loc 1 467 27 is_stmt 0 view .LVU315
 968 000c 8360     		str	r3, [r0, #8]
 468:Src/tim.c     ****   htim13.Init.Period = 65535;
 969              		.loc 1 468 3 is_stmt 1 view .LVU316
 970              		.loc 1 468 22 is_stmt 0 view .LVU317
 971 000e 4FF6FF72 		movw	r2, #65535
 972 0012 C260     		str	r2, [r0, #12]
 469:Src/tim.c     ****   htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 973              		.loc 1 469 3 is_stmt 1 view .LVU318
 974              		.loc 1 469 29 is_stmt 0 view .LVU319
 975 0014 0361     		str	r3, [r0, #16]
 470:Src/tim.c     ****   htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 976              		.loc 1 470 3 is_stmt 1 view .LVU320
 977              		.loc 1 470 33 is_stmt 0 view .LVU321
 978 0016 8361     		str	r3, [r0, #24]
 471:Src/tim.c     ****   if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 979              		.loc 1 471 3 is_stmt 1 view .LVU322
 980              		.loc 1 471 7 is_stmt 0 view .LVU323
 981 0018 FFF7FEFF 		bl	HAL_TIM_Base_Init
 982              	.LVL41:
 983              		.loc 1 471 6 view .LVU324
 984 001c 00B9     		cbnz	r0, .L70
 985              	.L67:
 472:Src/tim.c     ****   {
 473:Src/tim.c     ****     Error_Handler();
 474:Src/tim.c     ****   }
 475:Src/tim.c     ****   /* USER CODE BEGIN TIM13_Init 2 */
 476:Src/tim.c     **** 
 477:Src/tim.c     ****   /* USER CODE END TIM13_Init 2 */
 478:Src/tim.c     **** 
 479:Src/tim.c     **** }
 986              		.loc 1 479 1 view .LVU325
 987 001e 08BD     		pop	{r3, pc}
 988              	.L70:
 473:Src/tim.c     ****   }
 989              		.loc 1 473 5 is_stmt 1 view .LVU326
 990 0020 FFF7FEFF 		bl	Error_Handler
 991              	.LVL42:
 992              		.loc 1 479 1 is_stmt 0 view .LVU327
 993 0024 FBE7     		b	.L67
 994              	.L72:
 995 0026 00BF     		.align	2
 996              	.L71:
 997 0028 00000000 		.word	.LANCHOR7
 998 002c 001C0040 		.word	1073748992
ARM GAS  /tmp/ccDodXXR.s 			page 27


 999              		.cfi_endproc
 1000              	.LFE344:
 1002              		.section	.text.MX_TIM15_Init,"ax",%progbits
 1003              		.align	1
 1004              		.global	MX_TIM15_Init
 1005              		.syntax unified
 1006              		.thumb
 1007              		.thumb_func
 1009              	MX_TIM15_Init:
 1010              	.LFB346:
 480:Src/tim.c     **** /* TIM14 init function */
 481:Src/tim.c     **** void MX_TIM14_Init(void)
 482:Src/tim.c     **** {
 483:Src/tim.c     **** 
 484:Src/tim.c     ****   /* USER CODE BEGIN TIM14_Init 0 */
 485:Src/tim.c     **** 
 486:Src/tim.c     ****   /* USER CODE END TIM14_Init 0 */
 487:Src/tim.c     **** 
 488:Src/tim.c     ****   TIM_OC_InitTypeDef sConfigOC = {0};
 489:Src/tim.c     **** 
 490:Src/tim.c     ****   /* USER CODE BEGIN TIM14_Init 1 */
 491:Src/tim.c     **** 
 492:Src/tim.c     ****   /* USER CODE END TIM14_Init 1 */
 493:Src/tim.c     ****   htim14.Instance = TIM14;
 494:Src/tim.c     ****   htim14.Init.Prescaler = 0;
 495:Src/tim.c     ****   htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 496:Src/tim.c     ****   htim14.Init.Period = 65535;
 497:Src/tim.c     ****   htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 498:Src/tim.c     ****   htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 499:Src/tim.c     ****   if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 500:Src/tim.c     ****   {
 501:Src/tim.c     ****     Error_Handler();
 502:Src/tim.c     ****   }
 503:Src/tim.c     ****   if (HAL_TIM_PWM_Init(&htim14) != HAL_OK)
 504:Src/tim.c     ****   {
 505:Src/tim.c     ****     Error_Handler();
 506:Src/tim.c     ****   }
 507:Src/tim.c     ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 508:Src/tim.c     ****   sConfigOC.Pulse = 0;
 509:Src/tim.c     ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 510:Src/tim.c     ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 511:Src/tim.c     ****   if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 512:Src/tim.c     ****   {
 513:Src/tim.c     ****     Error_Handler();
 514:Src/tim.c     ****   }
 515:Src/tim.c     ****   /* USER CODE BEGIN TIM14_Init 2 */
 516:Src/tim.c     **** 
 517:Src/tim.c     ****   /* USER CODE END TIM14_Init 2 */
 518:Src/tim.c     ****   HAL_TIM_MspPostInit(&htim14);
 519:Src/tim.c     **** 
 520:Src/tim.c     **** }
 521:Src/tim.c     **** /* TIM15 init function */
 522:Src/tim.c     **** void MX_TIM15_Init(void)
 523:Src/tim.c     **** {
 1011              		.loc 1 523 1 is_stmt 1 view -0
 1012              		.cfi_startproc
 1013              		@ args = 0, pretend = 0, frame = 32
ARM GAS  /tmp/ccDodXXR.s 			page 28


 1014              		@ frame_needed = 0, uses_anonymous_args = 0
 1015 0000 00B5     		push	{lr}
 1016              	.LCFI29:
 1017              		.cfi_def_cfa_offset 4
 1018              		.cfi_offset 14, -4
 1019 0002 89B0     		sub	sp, sp, #36
 1020              	.LCFI30:
 1021              		.cfi_def_cfa_offset 40
 524:Src/tim.c     **** 
 525:Src/tim.c     ****   /* USER CODE BEGIN TIM15_Init 0 */
 526:Src/tim.c     **** 
 527:Src/tim.c     ****   /* USER CODE END TIM15_Init 0 */
 528:Src/tim.c     **** 
 529:Src/tim.c     ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1022              		.loc 1 529 3 view .LVU329
 1023              		.loc 1 529 27 is_stmt 0 view .LVU330
 1024 0004 0023     		movs	r3, #0
 1025 0006 0593     		str	r3, [sp, #20]
 1026 0008 0693     		str	r3, [sp, #24]
 1027 000a 0793     		str	r3, [sp, #28]
 530:Src/tim.c     ****   TIM_IC_InitTypeDef sConfigIC = {0};
 1028              		.loc 1 530 3 is_stmt 1 view .LVU331
 1029              		.loc 1 530 22 is_stmt 0 view .LVU332
 1030 000c 0193     		str	r3, [sp, #4]
 1031 000e 0293     		str	r3, [sp, #8]
 1032 0010 0393     		str	r3, [sp, #12]
 1033 0012 0493     		str	r3, [sp, #16]
 531:Src/tim.c     **** 
 532:Src/tim.c     ****   /* USER CODE BEGIN TIM15_Init 1 */
 533:Src/tim.c     **** 
 534:Src/tim.c     ****   /* USER CODE END TIM15_Init 1 */
 535:Src/tim.c     ****   htim15.Instance = TIM15;
 1034              		.loc 1 535 3 is_stmt 1 view .LVU333
 1035              		.loc 1 535 19 is_stmt 0 view .LVU334
 1036 0014 1748     		ldr	r0, .L81
 1037 0016 184A     		ldr	r2, .L81+4
 1038 0018 0260     		str	r2, [r0]
 536:Src/tim.c     ****   htim15.Init.Prescaler = 0;
 1039              		.loc 1 536 3 is_stmt 1 view .LVU335
 1040              		.loc 1 536 25 is_stmt 0 view .LVU336
 1041 001a 4360     		str	r3, [r0, #4]
 537:Src/tim.c     ****   htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 1042              		.loc 1 537 3 is_stmt 1 view .LVU337
 1043              		.loc 1 537 27 is_stmt 0 view .LVU338
 1044 001c 8360     		str	r3, [r0, #8]
 538:Src/tim.c     ****   htim15.Init.Period = 65535;
 1045              		.loc 1 538 3 is_stmt 1 view .LVU339
 1046              		.loc 1 538 22 is_stmt 0 view .LVU340
 1047 001e 4FF6FF72 		movw	r2, #65535
 1048 0022 C260     		str	r2, [r0, #12]
 539:Src/tim.c     ****   htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1049              		.loc 1 539 3 is_stmt 1 view .LVU341
 1050              		.loc 1 539 29 is_stmt 0 view .LVU342
 1051 0024 0361     		str	r3, [r0, #16]
 540:Src/tim.c     ****   htim15.Init.RepetitionCounter = 0;
 1052              		.loc 1 540 3 is_stmt 1 view .LVU343
 1053              		.loc 1 540 33 is_stmt 0 view .LVU344
ARM GAS  /tmp/ccDodXXR.s 			page 29


 1054 0026 4361     		str	r3, [r0, #20]
 541:Src/tim.c     ****   htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1055              		.loc 1 541 3 is_stmt 1 view .LVU345
 1056              		.loc 1 541 33 is_stmt 0 view .LVU346
 1057 0028 8361     		str	r3, [r0, #24]
 542:Src/tim.c     ****   if (HAL_TIM_IC_Init(&htim15) != HAL_OK)
 1058              		.loc 1 542 3 is_stmt 1 view .LVU347
 1059              		.loc 1 542 7 is_stmt 0 view .LVU348
 1060 002a FFF7FEFF 		bl	HAL_TIM_IC_Init
 1061              	.LVL43:
 1062              		.loc 1 542 6 view .LVU349
 1063 002e B8B9     		cbnz	r0, .L78
 1064              	.L74:
 543:Src/tim.c     ****   {
 544:Src/tim.c     ****     Error_Handler();
 545:Src/tim.c     ****   }
 546:Src/tim.c     ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 1065              		.loc 1 546 3 is_stmt 1 view .LVU350
 1066              		.loc 1 546 37 is_stmt 0 view .LVU351
 1067 0030 0023     		movs	r3, #0
 1068 0032 0593     		str	r3, [sp, #20]
 547:Src/tim.c     ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1069              		.loc 1 547 3 is_stmt 1 view .LVU352
 1070              		.loc 1 547 33 is_stmt 0 view .LVU353
 1071 0034 0793     		str	r3, [sp, #28]
 548:Src/tim.c     ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 1072              		.loc 1 548 3 is_stmt 1 view .LVU354
 1073              		.loc 1 548 7 is_stmt 0 view .LVU355
 1074 0036 05A9     		add	r1, sp, #20
 1075 0038 0E48     		ldr	r0, .L81
 1076 003a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1077              	.LVL44:
 1078              		.loc 1 548 6 view .LVU356
 1079 003e 90B9     		cbnz	r0, .L79
 1080              	.L75:
 549:Src/tim.c     ****   {
 550:Src/tim.c     ****     Error_Handler();
 551:Src/tim.c     ****   }
 552:Src/tim.c     ****   sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 1081              		.loc 1 552 3 is_stmt 1 view .LVU357
 1082              		.loc 1 552 24 is_stmt 0 view .LVU358
 1083 0040 0023     		movs	r3, #0
 1084 0042 0193     		str	r3, [sp, #4]
 553:Src/tim.c     ****   sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 1085              		.loc 1 553 3 is_stmt 1 view .LVU359
 1086              		.loc 1 553 25 is_stmt 0 view .LVU360
 1087 0044 0122     		movs	r2, #1
 1088 0046 0292     		str	r2, [sp, #8]
 554:Src/tim.c     ****   sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 1089              		.loc 1 554 3 is_stmt 1 view .LVU361
 1090              		.loc 1 554 25 is_stmt 0 view .LVU362
 1091 0048 0393     		str	r3, [sp, #12]
 555:Src/tim.c     ****   sConfigIC.ICFilter = 0;
 1092              		.loc 1 555 3 is_stmt 1 view .LVU363
 1093              		.loc 1 555 22 is_stmt 0 view .LVU364
 1094 004a 0493     		str	r3, [sp, #16]
 556:Src/tim.c     ****   if (HAL_TIM_IC_ConfigChannel(&htim15, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
ARM GAS  /tmp/ccDodXXR.s 			page 30


 1095              		.loc 1 556 3 is_stmt 1 view .LVU365
 1096              		.loc 1 556 7 is_stmt 0 view .LVU366
 1097 004c 0422     		movs	r2, #4
 1098 004e 0DEB0201 		add	r1, sp, r2
 1099 0052 0848     		ldr	r0, .L81
 1100 0054 FFF7FEFF 		bl	HAL_TIM_IC_ConfigChannel
 1101              	.LVL45:
 1102              		.loc 1 556 6 view .LVU367
 1103 0058 40B9     		cbnz	r0, .L80
 1104              	.L73:
 557:Src/tim.c     ****   {
 558:Src/tim.c     ****     Error_Handler();
 559:Src/tim.c     ****   }
 560:Src/tim.c     ****   /* USER CODE BEGIN TIM15_Init 2 */
 561:Src/tim.c     **** 
 562:Src/tim.c     ****   /* USER CODE END TIM15_Init 2 */
 563:Src/tim.c     **** 
 564:Src/tim.c     **** }
 1105              		.loc 1 564 1 view .LVU368
 1106 005a 09B0     		add	sp, sp, #36
 1107              	.LCFI31:
 1108              		.cfi_remember_state
 1109              		.cfi_def_cfa_offset 4
 1110              		@ sp needed
 1111 005c 5DF804FB 		ldr	pc, [sp], #4
 1112              	.L78:
 1113              	.LCFI32:
 1114              		.cfi_restore_state
 544:Src/tim.c     ****   }
 1115              		.loc 1 544 5 is_stmt 1 view .LVU369
 1116 0060 FFF7FEFF 		bl	Error_Handler
 1117              	.LVL46:
 1118 0064 E4E7     		b	.L74
 1119              	.L79:
 550:Src/tim.c     ****   }
 1120              		.loc 1 550 5 view .LVU370
 1121 0066 FFF7FEFF 		bl	Error_Handler
 1122              	.LVL47:
 1123 006a E9E7     		b	.L75
 1124              	.L80:
 558:Src/tim.c     ****   }
 1125              		.loc 1 558 5 view .LVU371
 1126 006c FFF7FEFF 		bl	Error_Handler
 1127              	.LVL48:
 1128              		.loc 1 564 1 is_stmt 0 view .LVU372
 1129 0070 F3E7     		b	.L73
 1130              	.L82:
 1131 0072 00BF     		.align	2
 1132              	.L81:
 1133 0074 00000000 		.word	.LANCHOR8
 1134 0078 00400140 		.word	1073823744
 1135              		.cfi_endproc
 1136              	.LFE346:
 1138              		.section	.text.MX_TIM16_Init,"ax",%progbits
 1139              		.align	1
 1140              		.global	MX_TIM16_Init
 1141              		.syntax unified
ARM GAS  /tmp/ccDodXXR.s 			page 31


 1142              		.thumb
 1143              		.thumb_func
 1145              	MX_TIM16_Init:
 1146              	.LFB347:
 565:Src/tim.c     **** /* TIM16 init function */
 566:Src/tim.c     **** void MX_TIM16_Init(void)
 567:Src/tim.c     **** {
 1147              		.loc 1 567 1 is_stmt 1 view -0
 1148              		.cfi_startproc
 1149              		@ args = 0, pretend = 0, frame = 0
 1150              		@ frame_needed = 0, uses_anonymous_args = 0
 1151 0000 08B5     		push	{r3, lr}
 1152              	.LCFI33:
 1153              		.cfi_def_cfa_offset 8
 1154              		.cfi_offset 3, -8
 1155              		.cfi_offset 14, -4
 568:Src/tim.c     **** 
 569:Src/tim.c     ****   /* USER CODE BEGIN TIM16_Init 0 */
 570:Src/tim.c     **** 
 571:Src/tim.c     ****   /* USER CODE END TIM16_Init 0 */
 572:Src/tim.c     **** 
 573:Src/tim.c     ****   /* USER CODE BEGIN TIM16_Init 1 */
 574:Src/tim.c     **** 
 575:Src/tim.c     ****   /* USER CODE END TIM16_Init 1 */
 576:Src/tim.c     ****   htim16.Instance = TIM16;
 1156              		.loc 1 576 3 view .LVU374
 1157              		.loc 1 576 19 is_stmt 0 view .LVU375
 1158 0002 0948     		ldr	r0, .L87
 1159 0004 094B     		ldr	r3, .L87+4
 1160 0006 0360     		str	r3, [r0]
 577:Src/tim.c     ****   htim16.Init.Prescaler = 0;
 1161              		.loc 1 577 3 is_stmt 1 view .LVU376
 1162              		.loc 1 577 25 is_stmt 0 view .LVU377
 1163 0008 0023     		movs	r3, #0
 1164 000a 4360     		str	r3, [r0, #4]
 578:Src/tim.c     ****   htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 1165              		.loc 1 578 3 is_stmt 1 view .LVU378
 1166              		.loc 1 578 27 is_stmt 0 view .LVU379
 1167 000c 8360     		str	r3, [r0, #8]
 579:Src/tim.c     ****   htim16.Init.Period = 65535;
 1168              		.loc 1 579 3 is_stmt 1 view .LVU380
 1169              		.loc 1 579 22 is_stmt 0 view .LVU381
 1170 000e 4FF6FF72 		movw	r2, #65535
 1171 0012 C260     		str	r2, [r0, #12]
 580:Src/tim.c     ****   htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1172              		.loc 1 580 3 is_stmt 1 view .LVU382
 1173              		.loc 1 580 29 is_stmt 0 view .LVU383
 1174 0014 0361     		str	r3, [r0, #16]
 581:Src/tim.c     ****   htim16.Init.RepetitionCounter = 0;
 1175              		.loc 1 581 3 is_stmt 1 view .LVU384
 1176              		.loc 1 581 33 is_stmt 0 view .LVU385
 1177 0016 4361     		str	r3, [r0, #20]
 582:Src/tim.c     ****   htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1178              		.loc 1 582 3 is_stmt 1 view .LVU386
 1179              		.loc 1 582 33 is_stmt 0 view .LVU387
 1180 0018 8361     		str	r3, [r0, #24]
 583:Src/tim.c     ****   if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
ARM GAS  /tmp/ccDodXXR.s 			page 32


 1181              		.loc 1 583 3 is_stmt 1 view .LVU388
 1182              		.loc 1 583 7 is_stmt 0 view .LVU389
 1183 001a FFF7FEFF 		bl	HAL_TIM_Base_Init
 1184              	.LVL49:
 1185              		.loc 1 583 6 view .LVU390
 1186 001e 00B9     		cbnz	r0, .L86
 1187              	.L83:
 584:Src/tim.c     ****   {
 585:Src/tim.c     ****     Error_Handler();
 586:Src/tim.c     ****   }
 587:Src/tim.c     ****   /* USER CODE BEGIN TIM16_Init 2 */
 588:Src/tim.c     **** 
 589:Src/tim.c     ****   /* USER CODE END TIM16_Init 2 */
 590:Src/tim.c     **** 
 591:Src/tim.c     **** }
 1188              		.loc 1 591 1 view .LVU391
 1189 0020 08BD     		pop	{r3, pc}
 1190              	.L86:
 585:Src/tim.c     ****   }
 1191              		.loc 1 585 5 is_stmt 1 view .LVU392
 1192 0022 FFF7FEFF 		bl	Error_Handler
 1193              	.LVL50:
 1194              		.loc 1 591 1 is_stmt 0 view .LVU393
 1195 0026 FBE7     		b	.L83
 1196              	.L88:
 1197              		.align	2
 1198              	.L87:
 1199 0028 00000000 		.word	.LANCHOR9
 1200 002c 00440140 		.word	1073824768
 1201              		.cfi_endproc
 1202              	.LFE347:
 1204              		.section	.text.MX_TIM17_Init,"ax",%progbits
 1205              		.align	1
 1206              		.global	MX_TIM17_Init
 1207              		.syntax unified
 1208              		.thumb
 1209              		.thumb_func
 1211              	MX_TIM17_Init:
 1212              	.LFB348:
 592:Src/tim.c     **** /* TIM17 init function */
 593:Src/tim.c     **** void MX_TIM17_Init(void)
 594:Src/tim.c     **** {
 1213              		.loc 1 594 1 is_stmt 1 view -0
 1214              		.cfi_startproc
 1215              		@ args = 0, pretend = 0, frame = 0
 1216              		@ frame_needed = 0, uses_anonymous_args = 0
 1217 0000 08B5     		push	{r3, lr}
 1218              	.LCFI34:
 1219              		.cfi_def_cfa_offset 8
 1220              		.cfi_offset 3, -8
 1221              		.cfi_offset 14, -4
 595:Src/tim.c     **** 
 596:Src/tim.c     ****   /* USER CODE BEGIN TIM17_Init 0 */
 597:Src/tim.c     **** 
 598:Src/tim.c     ****   /* USER CODE END TIM17_Init 0 */
 599:Src/tim.c     **** 
 600:Src/tim.c     ****   /* USER CODE BEGIN TIM17_Init 1 */
ARM GAS  /tmp/ccDodXXR.s 			page 33


 601:Src/tim.c     **** 
 602:Src/tim.c     ****   /* USER CODE END TIM17_Init 1 */
 603:Src/tim.c     ****   htim17.Instance = TIM17;
 1222              		.loc 1 603 3 view .LVU395
 1223              		.loc 1 603 19 is_stmt 0 view .LVU396
 1224 0002 0948     		ldr	r0, .L93
 1225 0004 094B     		ldr	r3, .L93+4
 1226 0006 0360     		str	r3, [r0]
 604:Src/tim.c     ****   htim17.Init.Prescaler = 0;
 1227              		.loc 1 604 3 is_stmt 1 view .LVU397
 1228              		.loc 1 604 25 is_stmt 0 view .LVU398
 1229 0008 0023     		movs	r3, #0
 1230 000a 4360     		str	r3, [r0, #4]
 605:Src/tim.c     ****   htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 1231              		.loc 1 605 3 is_stmt 1 view .LVU399
 1232              		.loc 1 605 27 is_stmt 0 view .LVU400
 1233 000c 8360     		str	r3, [r0, #8]
 606:Src/tim.c     ****   htim17.Init.Period = 65535;
 1234              		.loc 1 606 3 is_stmt 1 view .LVU401
 1235              		.loc 1 606 22 is_stmt 0 view .LVU402
 1236 000e 4FF6FF72 		movw	r2, #65535
 1237 0012 C260     		str	r2, [r0, #12]
 607:Src/tim.c     ****   htim17.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1238              		.loc 1 607 3 is_stmt 1 view .LVU403
 1239              		.loc 1 607 29 is_stmt 0 view .LVU404
 1240 0014 0361     		str	r3, [r0, #16]
 608:Src/tim.c     ****   htim17.Init.RepetitionCounter = 0;
 1241              		.loc 1 608 3 is_stmt 1 view .LVU405
 1242              		.loc 1 608 33 is_stmt 0 view .LVU406
 1243 0016 4361     		str	r3, [r0, #20]
 609:Src/tim.c     ****   htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1244              		.loc 1 609 3 is_stmt 1 view .LVU407
 1245              		.loc 1 609 33 is_stmt 0 view .LVU408
 1246 0018 8361     		str	r3, [r0, #24]
 610:Src/tim.c     ****   if (HAL_TIM_Base_Init(&htim17) != HAL_OK)
 1247              		.loc 1 610 3 is_stmt 1 view .LVU409
 1248              		.loc 1 610 7 is_stmt 0 view .LVU410
 1249 001a FFF7FEFF 		bl	HAL_TIM_Base_Init
 1250              	.LVL51:
 1251              		.loc 1 610 6 view .LVU411
 1252 001e 00B9     		cbnz	r0, .L92
 1253              	.L89:
 611:Src/tim.c     ****   {
 612:Src/tim.c     ****     Error_Handler();
 613:Src/tim.c     ****   }
 614:Src/tim.c     ****   /* USER CODE BEGIN TIM17_Init 2 */
 615:Src/tim.c     **** 
 616:Src/tim.c     ****   /* USER CODE END TIM17_Init 2 */
 617:Src/tim.c     **** 
 618:Src/tim.c     **** }
 1254              		.loc 1 618 1 view .LVU412
 1255 0020 08BD     		pop	{r3, pc}
 1256              	.L92:
 612:Src/tim.c     ****   }
 1257              		.loc 1 612 5 is_stmt 1 view .LVU413
 1258 0022 FFF7FEFF 		bl	Error_Handler
 1259              	.LVL52:
ARM GAS  /tmp/ccDodXXR.s 			page 34


 1260              		.loc 1 618 1 is_stmt 0 view .LVU414
 1261 0026 FBE7     		b	.L89
 1262              	.L94:
 1263              		.align	2
 1264              	.L93:
 1265 0028 00000000 		.word	.LANCHOR10
 1266 002c 00480140 		.word	1073825792
 1267              		.cfi_endproc
 1268              	.LFE348:
 1270              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 1271              		.align	1
 1272              		.global	HAL_TIM_Base_MspInit
 1273              		.syntax unified
 1274              		.thumb
 1275              		.thumb_func
 1277              	HAL_TIM_Base_MspInit:
 1278              	.LVL53:
 1279              	.LFB349:
 619:Src/tim.c     **** 
 620:Src/tim.c     **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 621:Src/tim.c     **** {
 1280              		.loc 1 621 1 is_stmt 1 view -0
 1281              		.cfi_startproc
 1282              		@ args = 0, pretend = 0, frame = 32
 1283              		@ frame_needed = 0, uses_anonymous_args = 0
 1284              		.loc 1 621 1 is_stmt 0 view .LVU416
 1285 0000 00B5     		push	{lr}
 1286              	.LCFI35:
 1287              		.cfi_def_cfa_offset 4
 1288              		.cfi_offset 14, -4
 1289 0002 89B0     		sub	sp, sp, #36
 1290              	.LCFI36:
 1291              		.cfi_def_cfa_offset 40
 622:Src/tim.c     **** 
 623:Src/tim.c     ****   if(tim_baseHandle->Instance==TIM1)
 1292              		.loc 1 623 3 is_stmt 1 view .LVU417
 1293              		.loc 1 623 20 is_stmt 0 view .LVU418
 1294 0004 0368     		ldr	r3, [r0]
 1295              		.loc 1 623 5 view .LVU419
 1296 0006 404A     		ldr	r2, .L110
 1297 0008 9342     		cmp	r3, r2
 1298 000a 1FD0     		beq	.L104
 624:Src/tim.c     ****   {
 625:Src/tim.c     ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 626:Src/tim.c     **** 
 627:Src/tim.c     ****   /* USER CODE END TIM1_MspInit 0 */
 628:Src/tim.c     ****     /* TIM1 clock enable */
 629:Src/tim.c     ****     __HAL_RCC_TIM1_CLK_ENABLE();
 630:Src/tim.c     **** 
 631:Src/tim.c     ****     /* TIM1 interrupt Init */
 632:Src/tim.c     ****     HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 633:Src/tim.c     ****     HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 634:Src/tim.c     ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 635:Src/tim.c     **** 
 636:Src/tim.c     ****   /* USER CODE END TIM1_MspInit 1 */
 637:Src/tim.c     ****   }
 638:Src/tim.c     ****   else if(tim_baseHandle->Instance==TIM6)
ARM GAS  /tmp/ccDodXXR.s 			page 35


 1299              		.loc 1 638 8 is_stmt 1 view .LVU420
 1300              		.loc 1 638 10 is_stmt 0 view .LVU421
 1301 000c 3F4A     		ldr	r2, .L110+4
 1302 000e 9342     		cmp	r3, r2
 1303 0010 32D0     		beq	.L105
 639:Src/tim.c     ****   {
 640:Src/tim.c     ****   /* USER CODE BEGIN TIM6_MspInit 0 */
 641:Src/tim.c     **** 
 642:Src/tim.c     ****   /* USER CODE END TIM6_MspInit 0 */
 643:Src/tim.c     ****     /* TIM6 clock enable */
 644:Src/tim.c     ****     __HAL_RCC_TIM6_CLK_ENABLE();
 645:Src/tim.c     ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 646:Src/tim.c     **** 
 647:Src/tim.c     ****   /* USER CODE END TIM6_MspInit 1 */
 648:Src/tim.c     ****   }
 649:Src/tim.c     ****   else if(tim_baseHandle->Instance==TIM7)
 1304              		.loc 1 649 8 is_stmt 1 view .LVU422
 1305              		.loc 1 649 10 is_stmt 0 view .LVU423
 1306 0012 3F4A     		ldr	r2, .L110+8
 1307 0014 9342     		cmp	r3, r2
 1308 0016 3FD0     		beq	.L106
 650:Src/tim.c     ****   {
 651:Src/tim.c     ****   /* USER CODE BEGIN TIM7_MspInit 0 */
 652:Src/tim.c     **** 
 653:Src/tim.c     ****   /* USER CODE END TIM7_MspInit 0 */
 654:Src/tim.c     ****     /* TIM7 clock enable */
 655:Src/tim.c     ****     __HAL_RCC_TIM7_CLK_ENABLE();
 656:Src/tim.c     ****   /* USER CODE BEGIN TIM7_MspInit 1 */
 657:Src/tim.c     **** 
 658:Src/tim.c     ****   /* USER CODE END TIM7_MspInit 1 */
 659:Src/tim.c     ****   }
 660:Src/tim.c     ****   else if(tim_baseHandle->Instance==TIM13)
 1309              		.loc 1 660 8 is_stmt 1 view .LVU424
 1310              		.loc 1 660 10 is_stmt 0 view .LVU425
 1311 0018 3E4A     		ldr	r2, .L110+12
 1312 001a 9342     		cmp	r3, r2
 1313 001c 4AD0     		beq	.L107
 661:Src/tim.c     ****   {
 662:Src/tim.c     ****   /* USER CODE BEGIN TIM13_MspInit 0 */
 663:Src/tim.c     **** 
 664:Src/tim.c     ****   /* USER CODE END TIM13_MspInit 0 */
 665:Src/tim.c     ****     /* TIM13 clock enable */
 666:Src/tim.c     ****     __HAL_RCC_TIM13_CLK_ENABLE();
 667:Src/tim.c     ****   /* USER CODE BEGIN TIM13_MspInit 1 */
 668:Src/tim.c     **** 
 669:Src/tim.c     ****   /* USER CODE END TIM13_MspInit 1 */
 670:Src/tim.c     ****   }
 671:Src/tim.c     ****   else if(tim_baseHandle->Instance==TIM14)
 1314              		.loc 1 671 8 is_stmt 1 view .LVU426
 1315              		.loc 1 671 10 is_stmt 0 view .LVU427
 1316 001e 3E4A     		ldr	r2, .L110+16
 1317 0020 9342     		cmp	r3, r2
 1318 0022 55D0     		beq	.L108
 672:Src/tim.c     ****   {
 673:Src/tim.c     ****   /* USER CODE BEGIN TIM14_MspInit 0 */
 674:Src/tim.c     **** 
 675:Src/tim.c     ****   /* USER CODE END TIM14_MspInit 0 */
ARM GAS  /tmp/ccDodXXR.s 			page 36


 676:Src/tim.c     ****     /* TIM14 clock enable */
 677:Src/tim.c     ****     __HAL_RCC_TIM14_CLK_ENABLE();
 678:Src/tim.c     ****   /* USER CODE BEGIN TIM14_MspInit 1 */
 679:Src/tim.c     **** 
 680:Src/tim.c     ****   /* USER CODE END TIM14_MspInit 1 */
 681:Src/tim.c     ****   }
 682:Src/tim.c     ****   else if(tim_baseHandle->Instance==TIM16)
 1319              		.loc 1 682 8 is_stmt 1 view .LVU428
 1320              		.loc 1 682 10 is_stmt 0 view .LVU429
 1321 0024 3D4A     		ldr	r2, .L110+20
 1322 0026 9342     		cmp	r3, r2
 1323 0028 60D0     		beq	.L109
 683:Src/tim.c     ****   {
 684:Src/tim.c     ****   /* USER CODE BEGIN TIM16_MspInit 0 */
 685:Src/tim.c     **** 
 686:Src/tim.c     ****   /* USER CODE END TIM16_MspInit 0 */
 687:Src/tim.c     ****     /* TIM16 clock enable */
 688:Src/tim.c     ****     __HAL_RCC_TIM16_CLK_ENABLE();
 689:Src/tim.c     ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 690:Src/tim.c     **** 
 691:Src/tim.c     ****   /* USER CODE END TIM16_MspInit 1 */
 692:Src/tim.c     ****   }
 693:Src/tim.c     ****   else if(tim_baseHandle->Instance==TIM17)
 1324              		.loc 1 693 8 is_stmt 1 view .LVU430
 1325              		.loc 1 693 10 is_stmt 0 view .LVU431
 1326 002a 3D4A     		ldr	r2, .L110+24
 1327 002c 9342     		cmp	r3, r2
 1328 002e 30D1     		bne	.L95
 694:Src/tim.c     ****   {
 695:Src/tim.c     ****   /* USER CODE BEGIN TIM17_MspInit 0 */
 696:Src/tim.c     **** 
 697:Src/tim.c     ****   /* USER CODE END TIM17_MspInit 0 */
 698:Src/tim.c     ****     /* TIM17 clock enable */
 699:Src/tim.c     ****     __HAL_RCC_TIM17_CLK_ENABLE();
 1329              		.loc 1 699 5 is_stmt 1 view .LVU432
 1330              	.LBB2:
 1331              		.loc 1 699 5 view .LVU433
 1332              		.loc 1 699 5 view .LVU434
 1333 0030 3C4B     		ldr	r3, .L110+28
 1334 0032 D3F8F020 		ldr	r2, [r3, #240]
 1335 0036 42F48022 		orr	r2, r2, #262144
 1336 003a C3F8F020 		str	r2, [r3, #240]
 1337              		.loc 1 699 5 view .LVU435
 1338 003e D3F8F030 		ldr	r3, [r3, #240]
 1339 0042 03F48023 		and	r3, r3, #262144
 1340 0046 0793     		str	r3, [sp, #28]
 1341              		.loc 1 699 5 view .LVU436
 1342 0048 079B     		ldr	r3, [sp, #28]
 1343              	.LBE2:
 1344              		.loc 1 699 5 view .LVU437
 700:Src/tim.c     ****   /* USER CODE BEGIN TIM17_MspInit 1 */
 701:Src/tim.c     **** 
 702:Src/tim.c     ****   /* USER CODE END TIM17_MspInit 1 */
 703:Src/tim.c     ****   }
 704:Src/tim.c     **** }
 1345              		.loc 1 704 1 is_stmt 0 view .LVU438
 1346 004a 22E0     		b	.L95
ARM GAS  /tmp/ccDodXXR.s 			page 37


 1347              	.L104:
 629:Src/tim.c     **** 
 1348              		.loc 1 629 5 is_stmt 1 view .LVU439
 1349              	.LBB3:
 629:Src/tim.c     **** 
 1350              		.loc 1 629 5 view .LVU440
 629:Src/tim.c     **** 
 1351              		.loc 1 629 5 view .LVU441
 1352 004c 354B     		ldr	r3, .L110+28
 1353 004e D3F8F020 		ldr	r2, [r3, #240]
 1354 0052 42F00102 		orr	r2, r2, #1
 1355 0056 C3F8F020 		str	r2, [r3, #240]
 629:Src/tim.c     **** 
 1356              		.loc 1 629 5 view .LVU442
 1357 005a D3F8F030 		ldr	r3, [r3, #240]
 1358 005e 03F00103 		and	r3, r3, #1
 1359 0062 0193     		str	r3, [sp, #4]
 629:Src/tim.c     **** 
 1360              		.loc 1 629 5 view .LVU443
 1361 0064 019B     		ldr	r3, [sp, #4]
 1362              	.LBE3:
 629:Src/tim.c     **** 
 1363              		.loc 1 629 5 view .LVU444
 632:Src/tim.c     ****     HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 1364              		.loc 1 632 5 view .LVU445
 1365 0066 0022     		movs	r2, #0
 1366 0068 1146     		mov	r1, r2
 1367 006a 1920     		movs	r0, #25
 1368              	.LVL54:
 632:Src/tim.c     ****     HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 1369              		.loc 1 632 5 is_stmt 0 view .LVU446
 1370 006c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 1371              	.LVL55:
 633:Src/tim.c     ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 1372              		.loc 1 633 5 is_stmt 1 view .LVU447
 1373 0070 1920     		movs	r0, #25
 1374 0072 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1375              	.LVL56:
 1376 0076 0CE0     		b	.L95
 1377              	.LVL57:
 1378              	.L105:
 644:Src/tim.c     ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 1379              		.loc 1 644 5 view .LVU448
 1380              	.LBB4:
 644:Src/tim.c     ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 1381              		.loc 1 644 5 view .LVU449
 644:Src/tim.c     ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 1382              		.loc 1 644 5 view .LVU450
 1383 0078 2A4B     		ldr	r3, .L110+28
 1384 007a D3F8E820 		ldr	r2, [r3, #232]
 1385 007e 42F01002 		orr	r2, r2, #16
 1386 0082 C3F8E820 		str	r2, [r3, #232]
 644:Src/tim.c     ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 1387              		.loc 1 644 5 view .LVU451
 1388 0086 D3F8E830 		ldr	r3, [r3, #232]
 1389 008a 03F01003 		and	r3, r3, #16
 1390 008e 0293     		str	r3, [sp, #8]
ARM GAS  /tmp/ccDodXXR.s 			page 38


 644:Src/tim.c     ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 1391              		.loc 1 644 5 view .LVU452
 1392 0090 029B     		ldr	r3, [sp, #8]
 1393              	.LBE4:
 644:Src/tim.c     ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 1394              		.loc 1 644 5 view .LVU453
 1395              	.LVL58:
 1396              	.L95:
 1397              		.loc 1 704 1 is_stmt 0 view .LVU454
 1398 0092 09B0     		add	sp, sp, #36
 1399              	.LCFI37:
 1400              		.cfi_remember_state
 1401              		.cfi_def_cfa_offset 4
 1402              		@ sp needed
 1403 0094 5DF804FB 		ldr	pc, [sp], #4
 1404              	.LVL59:
 1405              	.L106:
 1406              	.LCFI38:
 1407              		.cfi_restore_state
 655:Src/tim.c     ****   /* USER CODE BEGIN TIM7_MspInit 1 */
 1408              		.loc 1 655 5 is_stmt 1 view .LVU455
 1409              	.LBB5:
 655:Src/tim.c     ****   /* USER CODE BEGIN TIM7_MspInit 1 */
 1410              		.loc 1 655 5 view .LVU456
 655:Src/tim.c     ****   /* USER CODE BEGIN TIM7_MspInit 1 */
 1411              		.loc 1 655 5 view .LVU457
 1412 0098 224B     		ldr	r3, .L110+28
 1413 009a D3F8E820 		ldr	r2, [r3, #232]
 1414 009e 42F02002 		orr	r2, r2, #32
 1415 00a2 C3F8E820 		str	r2, [r3, #232]
 655:Src/tim.c     ****   /* USER CODE BEGIN TIM7_MspInit 1 */
 1416              		.loc 1 655 5 view .LVU458
 1417 00a6 D3F8E830 		ldr	r3, [r3, #232]
 1418 00aa 03F02003 		and	r3, r3, #32
 1419 00ae 0393     		str	r3, [sp, #12]
 655:Src/tim.c     ****   /* USER CODE BEGIN TIM7_MspInit 1 */
 1420              		.loc 1 655 5 view .LVU459
 1421 00b0 039B     		ldr	r3, [sp, #12]
 1422              	.LBE5:
 655:Src/tim.c     ****   /* USER CODE BEGIN TIM7_MspInit 1 */
 1423              		.loc 1 655 5 view .LVU460
 1424 00b2 EEE7     		b	.L95
 1425              	.L107:
 666:Src/tim.c     ****   /* USER CODE BEGIN TIM13_MspInit 1 */
 1426              		.loc 1 666 5 view .LVU461
 1427              	.LBB6:
 666:Src/tim.c     ****   /* USER CODE BEGIN TIM13_MspInit 1 */
 1428              		.loc 1 666 5 view .LVU462
 666:Src/tim.c     ****   /* USER CODE BEGIN TIM13_MspInit 1 */
 1429              		.loc 1 666 5 view .LVU463
 1430 00b4 1B4B     		ldr	r3, .L110+28
 1431 00b6 D3F8E820 		ldr	r2, [r3, #232]
 1432 00ba 42F08002 		orr	r2, r2, #128
 1433 00be C3F8E820 		str	r2, [r3, #232]
 666:Src/tim.c     ****   /* USER CODE BEGIN TIM13_MspInit 1 */
 1434              		.loc 1 666 5 view .LVU464
 1435 00c2 D3F8E830 		ldr	r3, [r3, #232]
ARM GAS  /tmp/ccDodXXR.s 			page 39


 1436 00c6 03F08003 		and	r3, r3, #128
 1437 00ca 0493     		str	r3, [sp, #16]
 666:Src/tim.c     ****   /* USER CODE BEGIN TIM13_MspInit 1 */
 1438              		.loc 1 666 5 view .LVU465
 1439 00cc 049B     		ldr	r3, [sp, #16]
 1440              	.LBE6:
 666:Src/tim.c     ****   /* USER CODE BEGIN TIM13_MspInit 1 */
 1441              		.loc 1 666 5 view .LVU466
 1442 00ce E0E7     		b	.L95
 1443              	.L108:
 677:Src/tim.c     ****   /* USER CODE BEGIN TIM14_MspInit 1 */
 1444              		.loc 1 677 5 view .LVU467
 1445              	.LBB7:
 677:Src/tim.c     ****   /* USER CODE BEGIN TIM14_MspInit 1 */
 1446              		.loc 1 677 5 view .LVU468
 677:Src/tim.c     ****   /* USER CODE BEGIN TIM14_MspInit 1 */
 1447              		.loc 1 677 5 view .LVU469
 1448 00d0 144B     		ldr	r3, .L110+28
 1449 00d2 D3F8E820 		ldr	r2, [r3, #232]
 1450 00d6 42F48072 		orr	r2, r2, #256
 1451 00da C3F8E820 		str	r2, [r3, #232]
 677:Src/tim.c     ****   /* USER CODE BEGIN TIM14_MspInit 1 */
 1452              		.loc 1 677 5 view .LVU470
 1453 00de D3F8E830 		ldr	r3, [r3, #232]
 1454 00e2 03F48073 		and	r3, r3, #256
 1455 00e6 0593     		str	r3, [sp, #20]
 677:Src/tim.c     ****   /* USER CODE BEGIN TIM14_MspInit 1 */
 1456              		.loc 1 677 5 view .LVU471
 1457 00e8 059B     		ldr	r3, [sp, #20]
 1458              	.LBE7:
 677:Src/tim.c     ****   /* USER CODE BEGIN TIM14_MspInit 1 */
 1459              		.loc 1 677 5 view .LVU472
 1460 00ea D2E7     		b	.L95
 1461              	.L109:
 688:Src/tim.c     ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 1462              		.loc 1 688 5 view .LVU473
 1463              	.LBB8:
 688:Src/tim.c     ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 1464              		.loc 1 688 5 view .LVU474
 688:Src/tim.c     ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 1465              		.loc 1 688 5 view .LVU475
 1466 00ec 0D4B     		ldr	r3, .L110+28
 1467 00ee D3F8F020 		ldr	r2, [r3, #240]
 1468 00f2 42F40032 		orr	r2, r2, #131072
 1469 00f6 C3F8F020 		str	r2, [r3, #240]
 688:Src/tim.c     ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 1470              		.loc 1 688 5 view .LVU476
 1471 00fa D3F8F030 		ldr	r3, [r3, #240]
 1472 00fe 03F40033 		and	r3, r3, #131072
 1473 0102 0693     		str	r3, [sp, #24]
 688:Src/tim.c     ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 1474              		.loc 1 688 5 view .LVU477
 1475 0104 069B     		ldr	r3, [sp, #24]
 1476              	.LBE8:
 688:Src/tim.c     ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 1477              		.loc 1 688 5 view .LVU478
 1478 0106 C4E7     		b	.L95
ARM GAS  /tmp/ccDodXXR.s 			page 40


 1479              	.L111:
 1480              		.align	2
 1481              	.L110:
 1482 0108 00000140 		.word	1073807360
 1483 010c 00100040 		.word	1073745920
 1484 0110 00140040 		.word	1073746944
 1485 0114 001C0040 		.word	1073748992
 1486 0118 00200040 		.word	1073750016
 1487 011c 00440140 		.word	1073824768
 1488 0120 00480140 		.word	1073825792
 1489 0124 00440258 		.word	1476543488
 1490              		.cfi_endproc
 1491              	.LFE349:
 1493              		.section	.text.HAL_TIM_IC_MspInit,"ax",%progbits
 1494              		.align	1
 1495              		.global	HAL_TIM_IC_MspInit
 1496              		.syntax unified
 1497              		.thumb
 1498              		.thumb_func
 1500              	HAL_TIM_IC_MspInit:
 1501              	.LVL60:
 1502              	.LFB350:
 705:Src/tim.c     **** 
 706:Src/tim.c     **** void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* tim_icHandle)
 707:Src/tim.c     **** {
 1503              		.loc 1 707 1 view -0
 1504              		.cfi_startproc
 1505              		@ args = 0, pretend = 0, frame = 64
 1506              		@ frame_needed = 0, uses_anonymous_args = 0
 1507              		.loc 1 707 1 is_stmt 0 view .LVU480
 1508 0000 30B5     		push	{r4, r5, lr}
 1509              	.LCFI39:
 1510              		.cfi_def_cfa_offset 12
 1511              		.cfi_offset 4, -12
 1512              		.cfi_offset 5, -8
 1513              		.cfi_offset 14, -4
 1514 0002 91B0     		sub	sp, sp, #68
 1515              	.LCFI40:
 1516              		.cfi_def_cfa_offset 80
 708:Src/tim.c     **** 
 709:Src/tim.c     ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1517              		.loc 1 709 3 is_stmt 1 view .LVU481
 1518              		.loc 1 709 20 is_stmt 0 view .LVU482
 1519 0004 0023     		movs	r3, #0
 1520 0006 0B93     		str	r3, [sp, #44]
 1521 0008 0C93     		str	r3, [sp, #48]
 1522 000a 0D93     		str	r3, [sp, #52]
 1523 000c 0E93     		str	r3, [sp, #56]
 1524 000e 0F93     		str	r3, [sp, #60]
 710:Src/tim.c     ****   if(tim_icHandle->Instance==TIM2)
 1525              		.loc 1 710 3 is_stmt 1 view .LVU483
 1526              		.loc 1 710 18 is_stmt 0 view .LVU484
 1527 0010 0368     		ldr	r3, [r0]
 1528              		.loc 1 710 5 view .LVU485
 1529 0012 B3F1804F 		cmp	r3, #1073741824
 1530 0016 0BD0     		beq	.L118
 711:Src/tim.c     ****   {
ARM GAS  /tmp/ccDodXXR.s 			page 41


 712:Src/tim.c     ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 713:Src/tim.c     **** 
 714:Src/tim.c     ****   /* USER CODE END TIM2_MspInit 0 */
 715:Src/tim.c     ****     /* TIM2 clock enable */
 716:Src/tim.c     ****     __HAL_RCC_TIM2_CLK_ENABLE();
 717:Src/tim.c     **** 
 718:Src/tim.c     ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 719:Src/tim.c     ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 720:Src/tim.c     ****     /**TIM2 GPIO Configuration
 721:Src/tim.c     ****     PA0     ------> TIM2_CH1
 722:Src/tim.c     ****     PB10     ------> TIM2_CH3
 723:Src/tim.c     ****     */
 724:Src/tim.c     ****     GPIO_InitStruct.Pin = GPIO_PIN_0;
 725:Src/tim.c     ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 726:Src/tim.c     ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 727:Src/tim.c     ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 728:Src/tim.c     ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 729:Src/tim.c     ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 730:Src/tim.c     **** 
 731:Src/tim.c     ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
 732:Src/tim.c     ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 733:Src/tim.c     ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 734:Src/tim.c     ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 735:Src/tim.c     ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 736:Src/tim.c     ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 737:Src/tim.c     **** 
 738:Src/tim.c     ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 739:Src/tim.c     **** 
 740:Src/tim.c     ****   /* USER CODE END TIM2_MspInit 1 */
 741:Src/tim.c     ****   }
 742:Src/tim.c     ****   else if(tim_icHandle->Instance==TIM4)
 1531              		.loc 1 742 8 is_stmt 1 view .LVU486
 1532              		.loc 1 742 10 is_stmt 0 view .LVU487
 1533 0018 644A     		ldr	r2, .L122
 1534 001a 9342     		cmp	r3, r2
 1535 001c 43D0     		beq	.L119
 743:Src/tim.c     ****   {
 744:Src/tim.c     ****   /* USER CODE BEGIN TIM4_MspInit 0 */
 745:Src/tim.c     **** 
 746:Src/tim.c     ****   /* USER CODE END TIM4_MspInit 0 */
 747:Src/tim.c     ****     /* TIM4 clock enable */
 748:Src/tim.c     ****     __HAL_RCC_TIM4_CLK_ENABLE();
 749:Src/tim.c     **** 
 750:Src/tim.c     ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 751:Src/tim.c     ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 752:Src/tim.c     ****     /**TIM4 GPIO Configuration
 753:Src/tim.c     ****     PB8     ------> TIM4_CH3
 754:Src/tim.c     ****     PD12     ------> TIM4_CH1
 755:Src/tim.c     ****     PD13     ------> TIM4_CH2
 756:Src/tim.c     ****     */
 757:Src/tim.c     ****     GPIO_InitStruct.Pin = GPIO_PIN_8;
 758:Src/tim.c     ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 759:Src/tim.c     ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 760:Src/tim.c     ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 761:Src/tim.c     ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 762:Src/tim.c     ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 763:Src/tim.c     **** 
ARM GAS  /tmp/ccDodXXR.s 			page 42


 764:Src/tim.c     ****     GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 765:Src/tim.c     ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 766:Src/tim.c     ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 767:Src/tim.c     ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 768:Src/tim.c     ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 769:Src/tim.c     ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 770:Src/tim.c     **** 
 771:Src/tim.c     ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 772:Src/tim.c     **** 
 773:Src/tim.c     ****   /* USER CODE END TIM4_MspInit 1 */
 774:Src/tim.c     ****   }
 775:Src/tim.c     ****   else if(tim_icHandle->Instance==TIM12)
 1536              		.loc 1 775 8 is_stmt 1 view .LVU488
 1537              		.loc 1 775 10 is_stmt 0 view .LVU489
 1538 001e 644A     		ldr	r2, .L122+4
 1539 0020 9342     		cmp	r3, r2
 1540 0022 7CD0     		beq	.L120
 776:Src/tim.c     ****   {
 777:Src/tim.c     ****   /* USER CODE BEGIN TIM12_MspInit 0 */
 778:Src/tim.c     **** 
 779:Src/tim.c     ****   /* USER CODE END TIM12_MspInit 0 */
 780:Src/tim.c     ****     /* TIM12 clock enable */
 781:Src/tim.c     ****     __HAL_RCC_TIM12_CLK_ENABLE();
 782:Src/tim.c     **** 
 783:Src/tim.c     ****     __HAL_RCC_GPIOH_CLK_ENABLE();
 784:Src/tim.c     ****     /**TIM12 GPIO Configuration
 785:Src/tim.c     ****     PH6     ------> TIM12_CH1
 786:Src/tim.c     ****     */
 787:Src/tim.c     ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
 788:Src/tim.c     ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 789:Src/tim.c     ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 790:Src/tim.c     ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 791:Src/tim.c     ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM12;
 792:Src/tim.c     ****     HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 793:Src/tim.c     **** 
 794:Src/tim.c     ****   /* USER CODE BEGIN TIM12_MspInit 1 */
 795:Src/tim.c     **** 
 796:Src/tim.c     ****   /* USER CODE END TIM12_MspInit 1 */
 797:Src/tim.c     ****   }
 798:Src/tim.c     ****   else if(tim_icHandle->Instance==TIM15)
 1541              		.loc 1 798 8 is_stmt 1 view .LVU490
 1542              		.loc 1 798 10 is_stmt 0 view .LVU491
 1543 0024 634A     		ldr	r2, .L122+8
 1544 0026 9342     		cmp	r3, r2
 1545 0028 00F09C80 		beq	.L121
 1546              	.LVL61:
 1547              	.L112:
 799:Src/tim.c     ****   {
 800:Src/tim.c     ****   /* USER CODE BEGIN TIM15_MspInit 0 */
 801:Src/tim.c     **** 
 802:Src/tim.c     ****   /* USER CODE END TIM15_MspInit 0 */
 803:Src/tim.c     ****     /* TIM15 clock enable */
 804:Src/tim.c     ****     __HAL_RCC_TIM15_CLK_ENABLE();
 805:Src/tim.c     **** 
 806:Src/tim.c     ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 807:Src/tim.c     ****     /**TIM15 GPIO Configuration
 808:Src/tim.c     ****     PE6     ------> TIM15_CH2
ARM GAS  /tmp/ccDodXXR.s 			page 43


 809:Src/tim.c     ****     */
 810:Src/tim.c     ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
 811:Src/tim.c     ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 812:Src/tim.c     ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 813:Src/tim.c     ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 814:Src/tim.c     ****     GPIO_InitStruct.Alternate = GPIO_AF4_TIM15;
 815:Src/tim.c     ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 816:Src/tim.c     **** 
 817:Src/tim.c     ****   /* USER CODE BEGIN TIM15_MspInit 1 */
 818:Src/tim.c     **** 
 819:Src/tim.c     ****   /* USER CODE END TIM15_MspInit 1 */
 820:Src/tim.c     ****   }
 821:Src/tim.c     **** }
 1548              		.loc 1 821 1 view .LVU492
 1549 002c 11B0     		add	sp, sp, #68
 1550              	.LCFI41:
 1551              		.cfi_remember_state
 1552              		.cfi_def_cfa_offset 12
 1553              		@ sp needed
 1554 002e 30BD     		pop	{r4, r5, pc}
 1555              	.LVL62:
 1556              	.L118:
 1557              	.LCFI42:
 1558              		.cfi_restore_state
 716:Src/tim.c     **** 
 1559              		.loc 1 716 5 is_stmt 1 view .LVU493
 1560              	.LBB9:
 716:Src/tim.c     **** 
 1561              		.loc 1 716 5 view .LVU494
 716:Src/tim.c     **** 
 1562              		.loc 1 716 5 view .LVU495
 1563 0030 614B     		ldr	r3, .L122+12
 1564 0032 D3F8E820 		ldr	r2, [r3, #232]
 1565 0036 42F00102 		orr	r2, r2, #1
 1566 003a C3F8E820 		str	r2, [r3, #232]
 716:Src/tim.c     **** 
 1567              		.loc 1 716 5 view .LVU496
 1568 003e D3F8E820 		ldr	r2, [r3, #232]
 1569 0042 02F00102 		and	r2, r2, #1
 1570 0046 0192     		str	r2, [sp, #4]
 716:Src/tim.c     **** 
 1571              		.loc 1 716 5 view .LVU497
 1572 0048 019A     		ldr	r2, [sp, #4]
 1573              	.LBE9:
 716:Src/tim.c     **** 
 1574              		.loc 1 716 5 view .LVU498
 718:Src/tim.c     ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 1575              		.loc 1 718 5 view .LVU499
 1576              	.LBB10:
 718:Src/tim.c     ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 1577              		.loc 1 718 5 view .LVU500
 718:Src/tim.c     ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 1578              		.loc 1 718 5 view .LVU501
 1579 004a D3F8E020 		ldr	r2, [r3, #224]
 1580 004e 42F00102 		orr	r2, r2, #1
 1581 0052 C3F8E020 		str	r2, [r3, #224]
 718:Src/tim.c     ****     __HAL_RCC_GPIOB_CLK_ENABLE();
ARM GAS  /tmp/ccDodXXR.s 			page 44


 1582              		.loc 1 718 5 view .LVU502
 1583 0056 D3F8E020 		ldr	r2, [r3, #224]
 1584 005a 02F00102 		and	r2, r2, #1
 1585 005e 0292     		str	r2, [sp, #8]
 718:Src/tim.c     ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 1586              		.loc 1 718 5 view .LVU503
 1587 0060 029A     		ldr	r2, [sp, #8]
 1588              	.LBE10:
 718:Src/tim.c     ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 1589              		.loc 1 718 5 view .LVU504
 719:Src/tim.c     ****     /**TIM2 GPIO Configuration
 1590              		.loc 1 719 5 view .LVU505
 1591              	.LBB11:
 719:Src/tim.c     ****     /**TIM2 GPIO Configuration
 1592              		.loc 1 719 5 view .LVU506
 719:Src/tim.c     ****     /**TIM2 GPIO Configuration
 1593              		.loc 1 719 5 view .LVU507
 1594 0062 D3F8E020 		ldr	r2, [r3, #224]
 1595 0066 42F00202 		orr	r2, r2, #2
 1596 006a C3F8E020 		str	r2, [r3, #224]
 719:Src/tim.c     ****     /**TIM2 GPIO Configuration
 1597              		.loc 1 719 5 view .LVU508
 1598 006e D3F8E030 		ldr	r3, [r3, #224]
 1599 0072 03F00203 		and	r3, r3, #2
 1600 0076 0393     		str	r3, [sp, #12]
 719:Src/tim.c     ****     /**TIM2 GPIO Configuration
 1601              		.loc 1 719 5 view .LVU509
 1602 0078 039B     		ldr	r3, [sp, #12]
 1603              	.LBE11:
 719:Src/tim.c     ****     /**TIM2 GPIO Configuration
 1604              		.loc 1 719 5 view .LVU510
 724:Src/tim.c     ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1605              		.loc 1 724 5 view .LVU511
 724:Src/tim.c     ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1606              		.loc 1 724 25 is_stmt 0 view .LVU512
 1607 007a 0124     		movs	r4, #1
 1608 007c 0B94     		str	r4, [sp, #44]
 725:Src/tim.c     ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1609              		.loc 1 725 5 is_stmt 1 view .LVU513
 725:Src/tim.c     ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1610              		.loc 1 725 26 is_stmt 0 view .LVU514
 1611 007e 0225     		movs	r5, #2
 1612 0080 0C95     		str	r5, [sp, #48]
 726:Src/tim.c     ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1613              		.loc 1 726 5 is_stmt 1 view .LVU515
 727:Src/tim.c     ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 1614              		.loc 1 727 5 view .LVU516
 728:Src/tim.c     ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1615              		.loc 1 728 5 view .LVU517
 728:Src/tim.c     ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1616              		.loc 1 728 31 is_stmt 0 view .LVU518
 1617 0082 0F94     		str	r4, [sp, #60]
 729:Src/tim.c     **** 
 1618              		.loc 1 729 5 is_stmt 1 view .LVU519
 1619 0084 0BA9     		add	r1, sp, #44
 1620 0086 4D48     		ldr	r0, .L122+16
 1621              	.LVL63:
ARM GAS  /tmp/ccDodXXR.s 			page 45


 729:Src/tim.c     **** 
 1622              		.loc 1 729 5 is_stmt 0 view .LVU520
 1623 0088 FFF7FEFF 		bl	HAL_GPIO_Init
 1624              	.LVL64:
 731:Src/tim.c     ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1625              		.loc 1 731 5 is_stmt 1 view .LVU521
 731:Src/tim.c     ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1626              		.loc 1 731 25 is_stmt 0 view .LVU522
 1627 008c 4FF48063 		mov	r3, #1024
 1628 0090 0B93     		str	r3, [sp, #44]
 732:Src/tim.c     ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1629              		.loc 1 732 5 is_stmt 1 view .LVU523
 732:Src/tim.c     ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1630              		.loc 1 732 26 is_stmt 0 view .LVU524
 1631 0092 0C95     		str	r5, [sp, #48]
 733:Src/tim.c     ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1632              		.loc 1 733 5 is_stmt 1 view .LVU525
 733:Src/tim.c     ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1633              		.loc 1 733 26 is_stmt 0 view .LVU526
 1634 0094 0023     		movs	r3, #0
 1635 0096 0D93     		str	r3, [sp, #52]
 734:Src/tim.c     ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 1636              		.loc 1 734 5 is_stmt 1 view .LVU527
 734:Src/tim.c     ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 1637              		.loc 1 734 27 is_stmt 0 view .LVU528
 1638 0098 0E93     		str	r3, [sp, #56]
 735:Src/tim.c     ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1639              		.loc 1 735 5 is_stmt 1 view .LVU529
 735:Src/tim.c     ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1640              		.loc 1 735 31 is_stmt 0 view .LVU530
 1641 009a 0F94     		str	r4, [sp, #60]
 736:Src/tim.c     **** 
 1642              		.loc 1 736 5 is_stmt 1 view .LVU531
 1643 009c 0BA9     		add	r1, sp, #44
 1644 009e 4848     		ldr	r0, .L122+20
 1645 00a0 FFF7FEFF 		bl	HAL_GPIO_Init
 1646              	.LVL65:
 1647 00a4 C2E7     		b	.L112
 1648              	.LVL66:
 1649              	.L119:
 748:Src/tim.c     **** 
 1650              		.loc 1 748 5 view .LVU532
 1651              	.LBB12:
 748:Src/tim.c     **** 
 1652              		.loc 1 748 5 view .LVU533
 748:Src/tim.c     **** 
 1653              		.loc 1 748 5 view .LVU534
 1654 00a6 444B     		ldr	r3, .L122+12
 1655 00a8 D3F8E820 		ldr	r2, [r3, #232]
 1656 00ac 42F00402 		orr	r2, r2, #4
 1657 00b0 C3F8E820 		str	r2, [r3, #232]
 748:Src/tim.c     **** 
 1658              		.loc 1 748 5 view .LVU535
 1659 00b4 D3F8E820 		ldr	r2, [r3, #232]
 1660 00b8 02F00402 		and	r2, r2, #4
 1661 00bc 0492     		str	r2, [sp, #16]
 748:Src/tim.c     **** 
ARM GAS  /tmp/ccDodXXR.s 			page 46


 1662              		.loc 1 748 5 view .LVU536
 1663 00be 049A     		ldr	r2, [sp, #16]
 1664              	.LBE12:
 748:Src/tim.c     **** 
 1665              		.loc 1 748 5 view .LVU537
 750:Src/tim.c     ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 1666              		.loc 1 750 5 view .LVU538
 1667              	.LBB13:
 750:Src/tim.c     ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 1668              		.loc 1 750 5 view .LVU539
 750:Src/tim.c     ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 1669              		.loc 1 750 5 view .LVU540
 1670 00c0 D3F8E020 		ldr	r2, [r3, #224]
 1671 00c4 42F00202 		orr	r2, r2, #2
 1672 00c8 C3F8E020 		str	r2, [r3, #224]
 750:Src/tim.c     ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 1673              		.loc 1 750 5 view .LVU541
 1674 00cc D3F8E020 		ldr	r2, [r3, #224]
 1675 00d0 02F00202 		and	r2, r2, #2
 1676 00d4 0592     		str	r2, [sp, #20]
 750:Src/tim.c     ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 1677              		.loc 1 750 5 view .LVU542
 1678 00d6 059A     		ldr	r2, [sp, #20]
 1679              	.LBE13:
 750:Src/tim.c     ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 1680              		.loc 1 750 5 view .LVU543
 751:Src/tim.c     ****     /**TIM4 GPIO Configuration
 1681              		.loc 1 751 5 view .LVU544
 1682              	.LBB14:
 751:Src/tim.c     ****     /**TIM4 GPIO Configuration
 1683              		.loc 1 751 5 view .LVU545
 751:Src/tim.c     ****     /**TIM4 GPIO Configuration
 1684              		.loc 1 751 5 view .LVU546
 1685 00d8 D3F8E020 		ldr	r2, [r3, #224]
 1686 00dc 42F00802 		orr	r2, r2, #8
 1687 00e0 C3F8E020 		str	r2, [r3, #224]
 751:Src/tim.c     ****     /**TIM4 GPIO Configuration
 1688              		.loc 1 751 5 view .LVU547
 1689 00e4 D3F8E030 		ldr	r3, [r3, #224]
 1690 00e8 03F00803 		and	r3, r3, #8
 1691 00ec 0693     		str	r3, [sp, #24]
 751:Src/tim.c     ****     /**TIM4 GPIO Configuration
 1692              		.loc 1 751 5 view .LVU548
 1693 00ee 069B     		ldr	r3, [sp, #24]
 1694              	.LBE14:
 751:Src/tim.c     ****     /**TIM4 GPIO Configuration
 1695              		.loc 1 751 5 view .LVU549
 757:Src/tim.c     ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1696              		.loc 1 757 5 view .LVU550
 757:Src/tim.c     ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1697              		.loc 1 757 25 is_stmt 0 view .LVU551
 1698 00f0 4FF48073 		mov	r3, #256
 1699 00f4 0B93     		str	r3, [sp, #44]
 758:Src/tim.c     ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1700              		.loc 1 758 5 is_stmt 1 view .LVU552
 758:Src/tim.c     ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1701              		.loc 1 758 26 is_stmt 0 view .LVU553
ARM GAS  /tmp/ccDodXXR.s 			page 47


 1702 00f6 0224     		movs	r4, #2
 1703 00f8 0C94     		str	r4, [sp, #48]
 759:Src/tim.c     ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1704              		.loc 1 759 5 is_stmt 1 view .LVU554
 760:Src/tim.c     ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 1705              		.loc 1 760 5 view .LVU555
 761:Src/tim.c     ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1706              		.loc 1 761 5 view .LVU556
 761:Src/tim.c     ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1707              		.loc 1 761 31 is_stmt 0 view .LVU557
 1708 00fa 0F94     		str	r4, [sp, #60]
 762:Src/tim.c     **** 
 1709              		.loc 1 762 5 is_stmt 1 view .LVU558
 1710 00fc 0BA9     		add	r1, sp, #44
 1711 00fe 3048     		ldr	r0, .L122+20
 1712              	.LVL67:
 762:Src/tim.c     **** 
 1713              		.loc 1 762 5 is_stmt 0 view .LVU559
 1714 0100 FFF7FEFF 		bl	HAL_GPIO_Init
 1715              	.LVL68:
 764:Src/tim.c     ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1716              		.loc 1 764 5 is_stmt 1 view .LVU560
 764:Src/tim.c     ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1717              		.loc 1 764 25 is_stmt 0 view .LVU561
 1718 0104 4FF44053 		mov	r3, #12288
 1719 0108 0B93     		str	r3, [sp, #44]
 765:Src/tim.c     ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1720              		.loc 1 765 5 is_stmt 1 view .LVU562
 765:Src/tim.c     ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1721              		.loc 1 765 26 is_stmt 0 view .LVU563
 1722 010a 0C94     		str	r4, [sp, #48]
 766:Src/tim.c     ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1723              		.loc 1 766 5 is_stmt 1 view .LVU564
 766:Src/tim.c     ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1724              		.loc 1 766 26 is_stmt 0 view .LVU565
 1725 010c 0023     		movs	r3, #0
 1726 010e 0D93     		str	r3, [sp, #52]
 767:Src/tim.c     ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 1727              		.loc 1 767 5 is_stmt 1 view .LVU566
 767:Src/tim.c     ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 1728              		.loc 1 767 27 is_stmt 0 view .LVU567
 1729 0110 0E93     		str	r3, [sp, #56]
 768:Src/tim.c     ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 1730              		.loc 1 768 5 is_stmt 1 view .LVU568
 768:Src/tim.c     ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 1731              		.loc 1 768 31 is_stmt 0 view .LVU569
 1732 0112 0F94     		str	r4, [sp, #60]
 769:Src/tim.c     **** 
 1733              		.loc 1 769 5 is_stmt 1 view .LVU570
 1734 0114 0BA9     		add	r1, sp, #44
 1735 0116 2B48     		ldr	r0, .L122+24
 1736 0118 FFF7FEFF 		bl	HAL_GPIO_Init
 1737              	.LVL69:
 1738 011c 86E7     		b	.L112
 1739              	.LVL70:
 1740              	.L120:
 781:Src/tim.c     **** 
ARM GAS  /tmp/ccDodXXR.s 			page 48


 1741              		.loc 1 781 5 view .LVU571
 1742              	.LBB15:
 781:Src/tim.c     **** 
 1743              		.loc 1 781 5 view .LVU572
 781:Src/tim.c     **** 
 1744              		.loc 1 781 5 view .LVU573
 1745 011e 264B     		ldr	r3, .L122+12
 1746 0120 D3F8E820 		ldr	r2, [r3, #232]
 1747 0124 42F04002 		orr	r2, r2, #64
 1748 0128 C3F8E820 		str	r2, [r3, #232]
 781:Src/tim.c     **** 
 1749              		.loc 1 781 5 view .LVU574
 1750 012c D3F8E820 		ldr	r2, [r3, #232]
 1751 0130 02F04002 		and	r2, r2, #64
 1752 0134 0792     		str	r2, [sp, #28]
 781:Src/tim.c     **** 
 1753              		.loc 1 781 5 view .LVU575
 1754 0136 079A     		ldr	r2, [sp, #28]
 1755              	.LBE15:
 781:Src/tim.c     **** 
 1756              		.loc 1 781 5 view .LVU576
 783:Src/tim.c     ****     /**TIM12 GPIO Configuration
 1757              		.loc 1 783 5 view .LVU577
 1758              	.LBB16:
 783:Src/tim.c     ****     /**TIM12 GPIO Configuration
 1759              		.loc 1 783 5 view .LVU578
 783:Src/tim.c     ****     /**TIM12 GPIO Configuration
 1760              		.loc 1 783 5 view .LVU579
 1761 0138 D3F8E020 		ldr	r2, [r3, #224]
 1762 013c 42F08002 		orr	r2, r2, #128
 1763 0140 C3F8E020 		str	r2, [r3, #224]
 783:Src/tim.c     ****     /**TIM12 GPIO Configuration
 1764              		.loc 1 783 5 view .LVU580
 1765 0144 D3F8E030 		ldr	r3, [r3, #224]
 1766 0148 03F08003 		and	r3, r3, #128
 1767 014c 0893     		str	r3, [sp, #32]
 783:Src/tim.c     ****     /**TIM12 GPIO Configuration
 1768              		.loc 1 783 5 view .LVU581
 1769 014e 089B     		ldr	r3, [sp, #32]
 1770              	.LBE16:
 783:Src/tim.c     ****     /**TIM12 GPIO Configuration
 1771              		.loc 1 783 5 view .LVU582
 787:Src/tim.c     ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1772              		.loc 1 787 5 view .LVU583
 787:Src/tim.c     ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1773              		.loc 1 787 25 is_stmt 0 view .LVU584
 1774 0150 4023     		movs	r3, #64
 1775 0152 0B93     		str	r3, [sp, #44]
 788:Src/tim.c     ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1776              		.loc 1 788 5 is_stmt 1 view .LVU585
 788:Src/tim.c     ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1777              		.loc 1 788 26 is_stmt 0 view .LVU586
 1778 0154 0223     		movs	r3, #2
 1779 0156 0C93     		str	r3, [sp, #48]
 789:Src/tim.c     ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1780              		.loc 1 789 5 is_stmt 1 view .LVU587
 790:Src/tim.c     ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM12;
ARM GAS  /tmp/ccDodXXR.s 			page 49


 1781              		.loc 1 790 5 view .LVU588
 791:Src/tim.c     ****     HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 1782              		.loc 1 791 5 view .LVU589
 791:Src/tim.c     ****     HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 1783              		.loc 1 791 31 is_stmt 0 view .LVU590
 1784 0158 0F93     		str	r3, [sp, #60]
 792:Src/tim.c     **** 
 1785              		.loc 1 792 5 is_stmt 1 view .LVU591
 1786 015a 0BA9     		add	r1, sp, #44
 1787 015c 1A48     		ldr	r0, .L122+28
 1788              	.LVL71:
 792:Src/tim.c     **** 
 1789              		.loc 1 792 5 is_stmt 0 view .LVU592
 1790 015e FFF7FEFF 		bl	HAL_GPIO_Init
 1791              	.LVL72:
 1792 0162 63E7     		b	.L112
 1793              	.LVL73:
 1794              	.L121:
 804:Src/tim.c     **** 
 1795              		.loc 1 804 5 is_stmt 1 view .LVU593
 1796              	.LBB17:
 804:Src/tim.c     **** 
 1797              		.loc 1 804 5 view .LVU594
 804:Src/tim.c     **** 
 1798              		.loc 1 804 5 view .LVU595
 1799 0164 144B     		ldr	r3, .L122+12
 1800 0166 D3F8F020 		ldr	r2, [r3, #240]
 1801 016a 42F48032 		orr	r2, r2, #65536
 1802 016e C3F8F020 		str	r2, [r3, #240]
 804:Src/tim.c     **** 
 1803              		.loc 1 804 5 view .LVU596
 1804 0172 D3F8F020 		ldr	r2, [r3, #240]
 1805 0176 02F48032 		and	r2, r2, #65536
 1806 017a 0992     		str	r2, [sp, #36]
 804:Src/tim.c     **** 
 1807              		.loc 1 804 5 view .LVU597
 1808 017c 099A     		ldr	r2, [sp, #36]
 1809              	.LBE17:
 804:Src/tim.c     **** 
 1810              		.loc 1 804 5 view .LVU598
 806:Src/tim.c     ****     /**TIM15 GPIO Configuration
 1811              		.loc 1 806 5 view .LVU599
 1812              	.LBB18:
 806:Src/tim.c     ****     /**TIM15 GPIO Configuration
 1813              		.loc 1 806 5 view .LVU600
 806:Src/tim.c     ****     /**TIM15 GPIO Configuration
 1814              		.loc 1 806 5 view .LVU601
 1815 017e D3F8E020 		ldr	r2, [r3, #224]
 1816 0182 42F01002 		orr	r2, r2, #16
 1817 0186 C3F8E020 		str	r2, [r3, #224]
 806:Src/tim.c     ****     /**TIM15 GPIO Configuration
 1818              		.loc 1 806 5 view .LVU602
 1819 018a D3F8E030 		ldr	r3, [r3, #224]
 1820 018e 03F01003 		and	r3, r3, #16
 1821 0192 0A93     		str	r3, [sp, #40]
 806:Src/tim.c     ****     /**TIM15 GPIO Configuration
 1822              		.loc 1 806 5 view .LVU603
ARM GAS  /tmp/ccDodXXR.s 			page 50


 1823 0194 0A9B     		ldr	r3, [sp, #40]
 1824              	.LBE18:
 806:Src/tim.c     ****     /**TIM15 GPIO Configuration
 1825              		.loc 1 806 5 view .LVU604
 810:Src/tim.c     ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1826              		.loc 1 810 5 view .LVU605
 810:Src/tim.c     ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1827              		.loc 1 810 25 is_stmt 0 view .LVU606
 1828 0196 4023     		movs	r3, #64
 1829 0198 0B93     		str	r3, [sp, #44]
 811:Src/tim.c     ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1830              		.loc 1 811 5 is_stmt 1 view .LVU607
 811:Src/tim.c     ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1831              		.loc 1 811 26 is_stmt 0 view .LVU608
 1832 019a 0223     		movs	r3, #2
 1833 019c 0C93     		str	r3, [sp, #48]
 812:Src/tim.c     ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1834              		.loc 1 812 5 is_stmt 1 view .LVU609
 813:Src/tim.c     ****     GPIO_InitStruct.Alternate = GPIO_AF4_TIM15;
 1835              		.loc 1 813 5 view .LVU610
 814:Src/tim.c     ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 1836              		.loc 1 814 5 view .LVU611
 814:Src/tim.c     ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 1837              		.loc 1 814 31 is_stmt 0 view .LVU612
 1838 019e 0423     		movs	r3, #4
 1839 01a0 0F93     		str	r3, [sp, #60]
 815:Src/tim.c     **** 
 1840              		.loc 1 815 5 is_stmt 1 view .LVU613
 1841 01a2 0BA9     		add	r1, sp, #44
 1842 01a4 0948     		ldr	r0, .L122+32
 1843              	.LVL74:
 815:Src/tim.c     **** 
 1844              		.loc 1 815 5 is_stmt 0 view .LVU614
 1845 01a6 FFF7FEFF 		bl	HAL_GPIO_Init
 1846              	.LVL75:
 1847              		.loc 1 821 1 view .LVU615
 1848 01aa 3FE7     		b	.L112
 1849              	.L123:
 1850              		.align	2
 1851              	.L122:
 1852 01ac 00080040 		.word	1073743872
 1853 01b0 00180040 		.word	1073747968
 1854 01b4 00400140 		.word	1073823744
 1855 01b8 00440258 		.word	1476543488
 1856 01bc 00000258 		.word	1476526080
 1857 01c0 00040258 		.word	1476527104
 1858 01c4 000C0258 		.word	1476529152
 1859 01c8 001C0258 		.word	1476533248
 1860 01cc 00100258 		.word	1476530176
 1861              		.cfi_endproc
 1862              	.LFE350:
 1864              		.section	.text.HAL_TIM_PWM_MspInit,"ax",%progbits
 1865              		.align	1
 1866              		.global	HAL_TIM_PWM_MspInit
 1867              		.syntax unified
 1868              		.thumb
 1869              		.thumb_func
ARM GAS  /tmp/ccDodXXR.s 			page 51


 1871              	HAL_TIM_PWM_MspInit:
 1872              	.LVL76:
 1873              	.LFB351:
 822:Src/tim.c     **** 
 823:Src/tim.c     **** void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
 824:Src/tim.c     **** {
 1874              		.loc 1 824 1 is_stmt 1 view -0
 1875              		.cfi_startproc
 1876              		@ args = 0, pretend = 0, frame = 8
 1877              		@ frame_needed = 0, uses_anonymous_args = 0
 1878              		@ link register save eliminated.
 825:Src/tim.c     **** 
 826:Src/tim.c     ****   if(tim_pwmHandle->Instance==TIM3)
 1879              		.loc 1 826 3 view .LVU617
 1880              		.loc 1 826 19 is_stmt 0 view .LVU618
 1881 0000 0268     		ldr	r2, [r0]
 1882              		.loc 1 826 5 view .LVU619
 1883 0002 0A4B     		ldr	r3, .L131
 1884 0004 9A42     		cmp	r2, r3
 1885 0006 00D0     		beq	.L130
 1886 0008 7047     		bx	lr
 1887              	.L130:
 824:Src/tim.c     **** 
 1888              		.loc 1 824 1 view .LVU620
 1889 000a 82B0     		sub	sp, sp, #8
 1890              	.LCFI43:
 1891              		.cfi_def_cfa_offset 8
 827:Src/tim.c     ****   {
 828:Src/tim.c     ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 829:Src/tim.c     **** 
 830:Src/tim.c     ****   /* USER CODE END TIM3_MspInit 0 */
 831:Src/tim.c     ****     /* TIM3 clock enable */
 832:Src/tim.c     ****     __HAL_RCC_TIM3_CLK_ENABLE();
 1892              		.loc 1 832 5 is_stmt 1 view .LVU621
 1893              	.LBB19:
 1894              		.loc 1 832 5 view .LVU622
 1895              		.loc 1 832 5 view .LVU623
 1896 000c 084B     		ldr	r3, .L131+4
 1897 000e D3F8E820 		ldr	r2, [r3, #232]
 1898 0012 42F00202 		orr	r2, r2, #2
 1899 0016 C3F8E820 		str	r2, [r3, #232]
 1900              		.loc 1 832 5 view .LVU624
 1901 001a D3F8E830 		ldr	r3, [r3, #232]
 1902 001e 03F00203 		and	r3, r3, #2
 1903 0022 0193     		str	r3, [sp, #4]
 1904              		.loc 1 832 5 view .LVU625
 1905 0024 019B     		ldr	r3, [sp, #4]
 1906              	.LBE19:
 1907              		.loc 1 832 5 view .LVU626
 833:Src/tim.c     ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 834:Src/tim.c     **** 
 835:Src/tim.c     ****   /* USER CODE END TIM3_MspInit 1 */
 836:Src/tim.c     ****   }
 837:Src/tim.c     **** }
 1908              		.loc 1 837 1 is_stmt 0 view .LVU627
 1909 0026 02B0     		add	sp, sp, #8
 1910              	.LCFI44:
ARM GAS  /tmp/ccDodXXR.s 			page 52


 1911              		.cfi_def_cfa_offset 0
 1912              		@ sp needed
 1913 0028 7047     		bx	lr
 1914              	.L132:
 1915 002a 00BF     		.align	2
 1916              	.L131:
 1917 002c 00040040 		.word	1073742848
 1918 0030 00440258 		.word	1476543488
 1919              		.cfi_endproc
 1920              	.LFE351:
 1922              		.section	.text.HAL_TIM_Encoder_MspInit,"ax",%progbits
 1923              		.align	1
 1924              		.global	HAL_TIM_Encoder_MspInit
 1925              		.syntax unified
 1926              		.thumb
 1927              		.thumb_func
 1929              	HAL_TIM_Encoder_MspInit:
 1930              	.LVL77:
 1931              	.LFB352:
 838:Src/tim.c     **** 
 839:Src/tim.c     **** void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
 840:Src/tim.c     **** {
 1932              		.loc 1 840 1 is_stmt 1 view -0
 1933              		.cfi_startproc
 1934              		@ args = 0, pretend = 0, frame = 40
 1935              		@ frame_needed = 0, uses_anonymous_args = 0
 1936              		.loc 1 840 1 is_stmt 0 view .LVU629
 1937 0000 00B5     		push	{lr}
 1938              	.LCFI45:
 1939              		.cfi_def_cfa_offset 4
 1940              		.cfi_offset 14, -4
 1941 0002 8BB0     		sub	sp, sp, #44
 1942              	.LCFI46:
 1943              		.cfi_def_cfa_offset 48
 841:Src/tim.c     **** 
 842:Src/tim.c     ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1944              		.loc 1 842 3 is_stmt 1 view .LVU630
 1945              		.loc 1 842 20 is_stmt 0 view .LVU631
 1946 0004 0023     		movs	r3, #0
 1947 0006 0593     		str	r3, [sp, #20]
 1948 0008 0693     		str	r3, [sp, #24]
 1949 000a 0793     		str	r3, [sp, #28]
 1950 000c 0893     		str	r3, [sp, #32]
 1951 000e 0993     		str	r3, [sp, #36]
 843:Src/tim.c     ****   if(tim_encoderHandle->Instance==TIM5)
 1952              		.loc 1 843 3 is_stmt 1 view .LVU632
 1953              		.loc 1 843 23 is_stmt 0 view .LVU633
 1954 0010 0368     		ldr	r3, [r0]
 1955              		.loc 1 843 5 view .LVU634
 1956 0012 284A     		ldr	r2, .L139
 1957 0014 9342     		cmp	r3, r2
 1958 0016 05D0     		beq	.L137
 844:Src/tim.c     ****   {
 845:Src/tim.c     ****   /* USER CODE BEGIN TIM5_MspInit 0 */
 846:Src/tim.c     **** 
 847:Src/tim.c     ****   /* USER CODE END TIM5_MspInit 0 */
 848:Src/tim.c     ****     /* TIM5 clock enable */
ARM GAS  /tmp/ccDodXXR.s 			page 53


 849:Src/tim.c     ****     __HAL_RCC_TIM5_CLK_ENABLE();
 850:Src/tim.c     **** 
 851:Src/tim.c     ****     __HAL_RCC_GPIOH_CLK_ENABLE();
 852:Src/tim.c     ****     /**TIM5 GPIO Configuration
 853:Src/tim.c     ****     PH10     ------> TIM5_CH1
 854:Src/tim.c     ****     PH11     ------> TIM5_CH2
 855:Src/tim.c     ****     */
 856:Src/tim.c     ****     GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 857:Src/tim.c     ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 858:Src/tim.c     ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 859:Src/tim.c     ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 860:Src/tim.c     ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 861:Src/tim.c     ****     HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 862:Src/tim.c     **** 
 863:Src/tim.c     ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 864:Src/tim.c     **** 
 865:Src/tim.c     ****   /* USER CODE END TIM5_MspInit 1 */
 866:Src/tim.c     ****   }
 867:Src/tim.c     ****   else if(tim_encoderHandle->Instance==TIM8)
 1959              		.loc 1 867 8 is_stmt 1 view .LVU635
 1960              		.loc 1 867 10 is_stmt 0 view .LVU636
 1961 0018 274A     		ldr	r2, .L139+4
 1962 001a 9342     		cmp	r3, r2
 1963 001c 26D0     		beq	.L138
 1964              	.LVL78:
 1965              	.L133:
 868:Src/tim.c     ****   {
 869:Src/tim.c     ****   /* USER CODE BEGIN TIM8_MspInit 0 */
 870:Src/tim.c     **** 
 871:Src/tim.c     ****   /* USER CODE END TIM8_MspInit 0 */
 872:Src/tim.c     ****     /* TIM8 clock enable */
 873:Src/tim.c     ****     __HAL_RCC_TIM8_CLK_ENABLE();
 874:Src/tim.c     **** 
 875:Src/tim.c     ****     __HAL_RCC_GPIOI_CLK_ENABLE();
 876:Src/tim.c     ****     /**TIM8 GPIO Configuration
 877:Src/tim.c     ****     PI6     ------> TIM8_CH2
 878:Src/tim.c     ****     PI5     ------> TIM8_CH1
 879:Src/tim.c     ****     */
 880:Src/tim.c     ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_5;
 881:Src/tim.c     ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 882:Src/tim.c     ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 883:Src/tim.c     ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 884:Src/tim.c     ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 885:Src/tim.c     ****     HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 886:Src/tim.c     **** 
 887:Src/tim.c     ****   /* USER CODE BEGIN TIM8_MspInit 1 */
 888:Src/tim.c     **** 
 889:Src/tim.c     ****   /* USER CODE END TIM8_MspInit 1 */
 890:Src/tim.c     ****   }
 891:Src/tim.c     **** }
 1966              		.loc 1 891 1 view .LVU637
 1967 001e 0BB0     		add	sp, sp, #44
 1968              	.LCFI47:
 1969              		.cfi_remember_state
 1970              		.cfi_def_cfa_offset 4
 1971              		@ sp needed
 1972 0020 5DF804FB 		ldr	pc, [sp], #4
ARM GAS  /tmp/ccDodXXR.s 			page 54


 1973              	.LVL79:
 1974              	.L137:
 1975              	.LCFI48:
 1976              		.cfi_restore_state
 849:Src/tim.c     **** 
 1977              		.loc 1 849 5 is_stmt 1 view .LVU638
 1978              	.LBB20:
 849:Src/tim.c     **** 
 1979              		.loc 1 849 5 view .LVU639
 849:Src/tim.c     **** 
 1980              		.loc 1 849 5 view .LVU640
 1981 0024 254B     		ldr	r3, .L139+8
 1982 0026 D3F8E820 		ldr	r2, [r3, #232]
 1983 002a 42F00802 		orr	r2, r2, #8
 1984 002e C3F8E820 		str	r2, [r3, #232]
 849:Src/tim.c     **** 
 1985              		.loc 1 849 5 view .LVU641
 1986 0032 D3F8E820 		ldr	r2, [r3, #232]
 1987 0036 02F00802 		and	r2, r2, #8
 1988 003a 0192     		str	r2, [sp, #4]
 849:Src/tim.c     **** 
 1989              		.loc 1 849 5 view .LVU642
 1990 003c 019A     		ldr	r2, [sp, #4]
 1991              	.LBE20:
 849:Src/tim.c     **** 
 1992              		.loc 1 849 5 view .LVU643
 851:Src/tim.c     ****     /**TIM5 GPIO Configuration
 1993              		.loc 1 851 5 view .LVU644
 1994              	.LBB21:
 851:Src/tim.c     ****     /**TIM5 GPIO Configuration
 1995              		.loc 1 851 5 view .LVU645
 851:Src/tim.c     ****     /**TIM5 GPIO Configuration
 1996              		.loc 1 851 5 view .LVU646
 1997 003e D3F8E020 		ldr	r2, [r3, #224]
 1998 0042 42F08002 		orr	r2, r2, #128
 1999 0046 C3F8E020 		str	r2, [r3, #224]
 851:Src/tim.c     ****     /**TIM5 GPIO Configuration
 2000              		.loc 1 851 5 view .LVU647
 2001 004a D3F8E030 		ldr	r3, [r3, #224]
 2002 004e 03F08003 		and	r3, r3, #128
 2003 0052 0293     		str	r3, [sp, #8]
 851:Src/tim.c     ****     /**TIM5 GPIO Configuration
 2004              		.loc 1 851 5 view .LVU648
 2005 0054 029B     		ldr	r3, [sp, #8]
 2006              	.LBE21:
 851:Src/tim.c     ****     /**TIM5 GPIO Configuration
 2007              		.loc 1 851 5 view .LVU649
 856:Src/tim.c     ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2008              		.loc 1 856 5 view .LVU650
 856:Src/tim.c     ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2009              		.loc 1 856 25 is_stmt 0 view .LVU651
 2010 0056 4FF44063 		mov	r3, #3072
 2011 005a 0593     		str	r3, [sp, #20]
 857:Src/tim.c     ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2012              		.loc 1 857 5 is_stmt 1 view .LVU652
 857:Src/tim.c     ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2013              		.loc 1 857 26 is_stmt 0 view .LVU653
ARM GAS  /tmp/ccDodXXR.s 			page 55


 2014 005c 0223     		movs	r3, #2
 2015 005e 0693     		str	r3, [sp, #24]
 858:Src/tim.c     ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 2016              		.loc 1 858 5 is_stmt 1 view .LVU654
 859:Src/tim.c     ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 2017              		.loc 1 859 5 view .LVU655
 860:Src/tim.c     ****     HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 2018              		.loc 1 860 5 view .LVU656
 860:Src/tim.c     ****     HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 2019              		.loc 1 860 31 is_stmt 0 view .LVU657
 2020 0060 0993     		str	r3, [sp, #36]
 861:Src/tim.c     **** 
 2021              		.loc 1 861 5 is_stmt 1 view .LVU658
 2022 0062 05A9     		add	r1, sp, #20
 2023 0064 1648     		ldr	r0, .L139+12
 2024              	.LVL80:
 861:Src/tim.c     **** 
 2025              		.loc 1 861 5 is_stmt 0 view .LVU659
 2026 0066 FFF7FEFF 		bl	HAL_GPIO_Init
 2027              	.LVL81:
 2028 006a D8E7     		b	.L133
 2029              	.LVL82:
 2030              	.L138:
 873:Src/tim.c     **** 
 2031              		.loc 1 873 5 is_stmt 1 view .LVU660
 2032              	.LBB22:
 873:Src/tim.c     **** 
 2033              		.loc 1 873 5 view .LVU661
 873:Src/tim.c     **** 
 2034              		.loc 1 873 5 view .LVU662
 2035 006c 134B     		ldr	r3, .L139+8
 2036 006e D3F8F020 		ldr	r2, [r3, #240]
 2037 0072 42F00202 		orr	r2, r2, #2
 2038 0076 C3F8F020 		str	r2, [r3, #240]
 873:Src/tim.c     **** 
 2039              		.loc 1 873 5 view .LVU663
 2040 007a D3F8F020 		ldr	r2, [r3, #240]
 2041 007e 02F00202 		and	r2, r2, #2
 2042 0082 0392     		str	r2, [sp, #12]
 873:Src/tim.c     **** 
 2043              		.loc 1 873 5 view .LVU664
 2044 0084 039A     		ldr	r2, [sp, #12]
 2045              	.LBE22:
 873:Src/tim.c     **** 
 2046              		.loc 1 873 5 view .LVU665
 875:Src/tim.c     ****     /**TIM8 GPIO Configuration
 2047              		.loc 1 875 5 view .LVU666
 2048              	.LBB23:
 875:Src/tim.c     ****     /**TIM8 GPIO Configuration
 2049              		.loc 1 875 5 view .LVU667
 875:Src/tim.c     ****     /**TIM8 GPIO Configuration
 2050              		.loc 1 875 5 view .LVU668
 2051 0086 D3F8E020 		ldr	r2, [r3, #224]
 2052 008a 42F48072 		orr	r2, r2, #256
 2053 008e C3F8E020 		str	r2, [r3, #224]
 875:Src/tim.c     ****     /**TIM8 GPIO Configuration
 2054              		.loc 1 875 5 view .LVU669
ARM GAS  /tmp/ccDodXXR.s 			page 56


 2055 0092 D3F8E030 		ldr	r3, [r3, #224]
 2056 0096 03F48073 		and	r3, r3, #256
 2057 009a 0493     		str	r3, [sp, #16]
 875:Src/tim.c     ****     /**TIM8 GPIO Configuration
 2058              		.loc 1 875 5 view .LVU670
 2059 009c 049B     		ldr	r3, [sp, #16]
 2060              	.LBE23:
 875:Src/tim.c     ****     /**TIM8 GPIO Configuration
 2061              		.loc 1 875 5 view .LVU671
 880:Src/tim.c     ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2062              		.loc 1 880 5 view .LVU672
 880:Src/tim.c     ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2063              		.loc 1 880 25 is_stmt 0 view .LVU673
 2064 009e 6023     		movs	r3, #96
 2065 00a0 0593     		str	r3, [sp, #20]
 881:Src/tim.c     ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2066              		.loc 1 881 5 is_stmt 1 view .LVU674
 881:Src/tim.c     ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2067              		.loc 1 881 26 is_stmt 0 view .LVU675
 2068 00a2 0223     		movs	r3, #2
 2069 00a4 0693     		str	r3, [sp, #24]
 882:Src/tim.c     ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 2070              		.loc 1 882 5 is_stmt 1 view .LVU676
 883:Src/tim.c     ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 2071              		.loc 1 883 5 view .LVU677
 884:Src/tim.c     ****     HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 2072              		.loc 1 884 5 view .LVU678
 884:Src/tim.c     ****     HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 2073              		.loc 1 884 31 is_stmt 0 view .LVU679
 2074 00a6 0323     		movs	r3, #3
 2075 00a8 0993     		str	r3, [sp, #36]
 885:Src/tim.c     **** 
 2076              		.loc 1 885 5 is_stmt 1 view .LVU680
 2077 00aa 05A9     		add	r1, sp, #20
 2078 00ac 0548     		ldr	r0, .L139+16
 2079              	.LVL83:
 885:Src/tim.c     **** 
 2080              		.loc 1 885 5 is_stmt 0 view .LVU681
 2081 00ae FFF7FEFF 		bl	HAL_GPIO_Init
 2082              	.LVL84:
 2083              		.loc 1 891 1 view .LVU682
 2084 00b2 B4E7     		b	.L133
 2085              	.L140:
 2086              		.align	2
 2087              	.L139:
 2088 00b4 000C0040 		.word	1073744896
 2089 00b8 00040140 		.word	1073808384
 2090 00bc 00440258 		.word	1476543488
 2091 00c0 001C0258 		.word	1476533248
 2092 00c4 00200258 		.word	1476534272
 2093              		.cfi_endproc
 2094              	.LFE352:
 2096              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 2097              		.align	1
 2098              		.global	HAL_TIM_MspPostInit
 2099              		.syntax unified
 2100              		.thumb
ARM GAS  /tmp/ccDodXXR.s 			page 57


 2101              		.thumb_func
 2103              	HAL_TIM_MspPostInit:
 2104              	.LVL85:
 2105              	.LFB353:
 892:Src/tim.c     **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 893:Src/tim.c     **** {
 2106              		.loc 1 893 1 is_stmt 1 view -0
 2107              		.cfi_startproc
 2108              		@ args = 0, pretend = 0, frame = 32
 2109              		@ frame_needed = 0, uses_anonymous_args = 0
 2110              		.loc 1 893 1 is_stmt 0 view .LVU684
 2111 0000 00B5     		push	{lr}
 2112              	.LCFI49:
 2113              		.cfi_def_cfa_offset 4
 2114              		.cfi_offset 14, -4
 2115 0002 89B0     		sub	sp, sp, #36
 2116              	.LCFI50:
 2117              		.cfi_def_cfa_offset 40
 894:Src/tim.c     **** 
 895:Src/tim.c     ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 2118              		.loc 1 895 3 is_stmt 1 view .LVU685
 2119              		.loc 1 895 20 is_stmt 0 view .LVU686
 2120 0004 0023     		movs	r3, #0
 2121 0006 0393     		str	r3, [sp, #12]
 2122 0008 0493     		str	r3, [sp, #16]
 2123 000a 0593     		str	r3, [sp, #20]
 2124 000c 0693     		str	r3, [sp, #24]
 2125 000e 0793     		str	r3, [sp, #28]
 896:Src/tim.c     ****   if(timHandle->Instance==TIM2)
 2126              		.loc 1 896 3 is_stmt 1 view .LVU687
 2127              		.loc 1 896 15 is_stmt 0 view .LVU688
 2128 0010 0368     		ldr	r3, [r0]
 2129              		.loc 1 896 5 view .LVU689
 2130 0012 B3F1804F 		cmp	r3, #1073741824
 2131 0016 08D0     		beq	.L146
 897:Src/tim.c     ****   {
 898:Src/tim.c     ****   /* USER CODE BEGIN TIM2_MspPostInit 0 */
 899:Src/tim.c     **** 
 900:Src/tim.c     ****   /* USER CODE END TIM2_MspPostInit 0 */
 901:Src/tim.c     ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 902:Src/tim.c     ****     /**TIM2 GPIO Configuration
 903:Src/tim.c     ****     PA3     ------> TIM2_CH4
 904:Src/tim.c     ****     */
 905:Src/tim.c     ****     GPIO_InitStruct.Pin = GPIO_PIN_3;
 906:Src/tim.c     ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 907:Src/tim.c     ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 908:Src/tim.c     ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 909:Src/tim.c     ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 910:Src/tim.c     ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 911:Src/tim.c     **** 
 912:Src/tim.c     ****   /* USER CODE BEGIN TIM2_MspPostInit 1 */
 913:Src/tim.c     **** 
 914:Src/tim.c     ****   /* USER CODE END TIM2_MspPostInit 1 */
 915:Src/tim.c     ****   }
 916:Src/tim.c     ****   else if(timHandle->Instance==TIM3)
 2132              		.loc 1 916 8 is_stmt 1 view .LVU690
 2133              		.loc 1 916 10 is_stmt 0 view .LVU691
ARM GAS  /tmp/ccDodXXR.s 			page 58


 2134 0018 284A     		ldr	r2, .L149
 2135 001a 9342     		cmp	r3, r2
 2136 001c 1DD0     		beq	.L147
 917:Src/tim.c     ****   {
 918:Src/tim.c     ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
 919:Src/tim.c     **** 
 920:Src/tim.c     ****   /* USER CODE END TIM3_MspPostInit 0 */
 921:Src/tim.c     **** 
 922:Src/tim.c     ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 923:Src/tim.c     ****     /**TIM3 GPIO Configuration
 924:Src/tim.c     ****     PA6     ------> TIM3_CH1
 925:Src/tim.c     ****     */
 926:Src/tim.c     ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
 927:Src/tim.c     ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 928:Src/tim.c     ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 929:Src/tim.c     ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 930:Src/tim.c     ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 931:Src/tim.c     ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 932:Src/tim.c     **** 
 933:Src/tim.c     ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 934:Src/tim.c     **** 
 935:Src/tim.c     ****   /* USER CODE END TIM3_MspPostInit 1 */
 936:Src/tim.c     ****   }
 937:Src/tim.c     ****   else if(timHandle->Instance==TIM14)
 2137              		.loc 1 937 8 is_stmt 1 view .LVU692
 2138              		.loc 1 937 10 is_stmt 0 view .LVU693
 2139 001e 284A     		ldr	r2, .L149+4
 2140 0020 9342     		cmp	r3, r2
 2141 0022 31D0     		beq	.L148
 2142              	.LVL86:
 2143              	.L141:
 938:Src/tim.c     ****   {
 939:Src/tim.c     ****   /* USER CODE BEGIN TIM14_MspPostInit 0 */
 940:Src/tim.c     **** 
 941:Src/tim.c     ****   /* USER CODE END TIM14_MspPostInit 0 */
 942:Src/tim.c     **** 
 943:Src/tim.c     ****     __HAL_RCC_GPIOF_CLK_ENABLE();
 944:Src/tim.c     ****     /**TIM14 GPIO Configuration
 945:Src/tim.c     ****     PF9     ------> TIM14_CH1
 946:Src/tim.c     ****     */
 947:Src/tim.c     ****     GPIO_InitStruct.Pin = GPIO_PIN_9;
 948:Src/tim.c     ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 949:Src/tim.c     ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 950:Src/tim.c     ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 951:Src/tim.c     ****     GPIO_InitStruct.Alternate = GPIO_AF9_TIM14;
 952:Src/tim.c     ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 953:Src/tim.c     **** 
 954:Src/tim.c     ****   /* USER CODE BEGIN TIM14_MspPostInit 1 */
 955:Src/tim.c     **** 
 956:Src/tim.c     ****   /* USER CODE END TIM14_MspPostInit 1 */
 957:Src/tim.c     ****   }
 958:Src/tim.c     **** 
 959:Src/tim.c     **** }
 2144              		.loc 1 959 1 view .LVU694
 2145 0024 09B0     		add	sp, sp, #36
 2146              	.LCFI51:
 2147              		.cfi_remember_state
ARM GAS  /tmp/ccDodXXR.s 			page 59


 2148              		.cfi_def_cfa_offset 4
 2149              		@ sp needed
 2150 0026 5DF804FB 		ldr	pc, [sp], #4
 2151              	.LVL87:
 2152              	.L146:
 2153              	.LCFI52:
 2154              		.cfi_restore_state
 901:Src/tim.c     ****     /**TIM2 GPIO Configuration
 2155              		.loc 1 901 5 is_stmt 1 view .LVU695
 2156              	.LBB24:
 901:Src/tim.c     ****     /**TIM2 GPIO Configuration
 2157              		.loc 1 901 5 view .LVU696
 901:Src/tim.c     ****     /**TIM2 GPIO Configuration
 2158              		.loc 1 901 5 view .LVU697
 2159 002a 264B     		ldr	r3, .L149+8
 2160 002c D3F8E020 		ldr	r2, [r3, #224]
 2161 0030 42F00102 		orr	r2, r2, #1
 2162 0034 C3F8E020 		str	r2, [r3, #224]
 901:Src/tim.c     ****     /**TIM2 GPIO Configuration
 2163              		.loc 1 901 5 view .LVU698
 2164 0038 D3F8E030 		ldr	r3, [r3, #224]
 2165 003c 03F00103 		and	r3, r3, #1
 2166 0040 0093     		str	r3, [sp]
 901:Src/tim.c     ****     /**TIM2 GPIO Configuration
 2167              		.loc 1 901 5 view .LVU699
 2168 0042 009B     		ldr	r3, [sp]
 2169              	.LBE24:
 901:Src/tim.c     ****     /**TIM2 GPIO Configuration
 2170              		.loc 1 901 5 view .LVU700
 905:Src/tim.c     ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2171              		.loc 1 905 5 view .LVU701
 905:Src/tim.c     ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2172              		.loc 1 905 25 is_stmt 0 view .LVU702
 2173 0044 0823     		movs	r3, #8
 2174 0046 0393     		str	r3, [sp, #12]
 906:Src/tim.c     ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2175              		.loc 1 906 5 is_stmt 1 view .LVU703
 906:Src/tim.c     ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2176              		.loc 1 906 26 is_stmt 0 view .LVU704
 2177 0048 0223     		movs	r3, #2
 2178 004a 0493     		str	r3, [sp, #16]
 907:Src/tim.c     ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 2179              		.loc 1 907 5 is_stmt 1 view .LVU705
 908:Src/tim.c     ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 2180              		.loc 1 908 5 view .LVU706
 909:Src/tim.c     ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 2181              		.loc 1 909 5 view .LVU707
 909:Src/tim.c     ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 2182              		.loc 1 909 31 is_stmt 0 view .LVU708
 2183 004c 0123     		movs	r3, #1
 2184 004e 0793     		str	r3, [sp, #28]
 910:Src/tim.c     **** 
 2185              		.loc 1 910 5 is_stmt 1 view .LVU709
 2186 0050 03A9     		add	r1, sp, #12
 2187 0052 1D48     		ldr	r0, .L149+12
 2188              	.LVL88:
 910:Src/tim.c     **** 
ARM GAS  /tmp/ccDodXXR.s 			page 60


 2189              		.loc 1 910 5 is_stmt 0 view .LVU710
 2190 0054 FFF7FEFF 		bl	HAL_GPIO_Init
 2191              	.LVL89:
 2192 0058 E4E7     		b	.L141
 2193              	.LVL90:
 2194              	.L147:
 922:Src/tim.c     ****     /**TIM3 GPIO Configuration
 2195              		.loc 1 922 5 is_stmt 1 view .LVU711
 2196              	.LBB25:
 922:Src/tim.c     ****     /**TIM3 GPIO Configuration
 2197              		.loc 1 922 5 view .LVU712
 922:Src/tim.c     ****     /**TIM3 GPIO Configuration
 2198              		.loc 1 922 5 view .LVU713
 2199 005a 1A4B     		ldr	r3, .L149+8
 2200 005c D3F8E020 		ldr	r2, [r3, #224]
 2201 0060 42F00102 		orr	r2, r2, #1
 2202 0064 C3F8E020 		str	r2, [r3, #224]
 922:Src/tim.c     ****     /**TIM3 GPIO Configuration
 2203              		.loc 1 922 5 view .LVU714
 2204 0068 D3F8E030 		ldr	r3, [r3, #224]
 2205 006c 03F00103 		and	r3, r3, #1
 2206 0070 0193     		str	r3, [sp, #4]
 922:Src/tim.c     ****     /**TIM3 GPIO Configuration
 2207              		.loc 1 922 5 view .LVU715
 2208 0072 019B     		ldr	r3, [sp, #4]
 2209              	.LBE25:
 922:Src/tim.c     ****     /**TIM3 GPIO Configuration
 2210              		.loc 1 922 5 view .LVU716
 926:Src/tim.c     ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2211              		.loc 1 926 5 view .LVU717
 926:Src/tim.c     ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2212              		.loc 1 926 25 is_stmt 0 view .LVU718
 2213 0074 4023     		movs	r3, #64
 2214 0076 0393     		str	r3, [sp, #12]
 927:Src/tim.c     ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2215              		.loc 1 927 5 is_stmt 1 view .LVU719
 927:Src/tim.c     ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2216              		.loc 1 927 26 is_stmt 0 view .LVU720
 2217 0078 0223     		movs	r3, #2
 2218 007a 0493     		str	r3, [sp, #16]
 928:Src/tim.c     ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 2219              		.loc 1 928 5 is_stmt 1 view .LVU721
 929:Src/tim.c     ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 2220              		.loc 1 929 5 view .LVU722
 930:Src/tim.c     ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 2221              		.loc 1 930 5 view .LVU723
 930:Src/tim.c     ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 2222              		.loc 1 930 31 is_stmt 0 view .LVU724
 2223 007c 0793     		str	r3, [sp, #28]
 931:Src/tim.c     **** 
 2224              		.loc 1 931 5 is_stmt 1 view .LVU725
 2225 007e 03A9     		add	r1, sp, #12
 2226 0080 1148     		ldr	r0, .L149+12
 2227              	.LVL91:
 931:Src/tim.c     **** 
 2228              		.loc 1 931 5 is_stmt 0 view .LVU726
 2229 0082 FFF7FEFF 		bl	HAL_GPIO_Init
ARM GAS  /tmp/ccDodXXR.s 			page 61


 2230              	.LVL92:
 2231 0086 CDE7     		b	.L141
 2232              	.LVL93:
 2233              	.L148:
 943:Src/tim.c     ****     /**TIM14 GPIO Configuration
 2234              		.loc 1 943 5 is_stmt 1 view .LVU727
 2235              	.LBB26:
 943:Src/tim.c     ****     /**TIM14 GPIO Configuration
 2236              		.loc 1 943 5 view .LVU728
 943:Src/tim.c     ****     /**TIM14 GPIO Configuration
 2237              		.loc 1 943 5 view .LVU729
 2238 0088 0E4B     		ldr	r3, .L149+8
 2239 008a D3F8E020 		ldr	r2, [r3, #224]
 2240 008e 42F02002 		orr	r2, r2, #32
 2241 0092 C3F8E020 		str	r2, [r3, #224]
 943:Src/tim.c     ****     /**TIM14 GPIO Configuration
 2242              		.loc 1 943 5 view .LVU730
 2243 0096 D3F8E030 		ldr	r3, [r3, #224]
 2244 009a 03F02003 		and	r3, r3, #32
 2245 009e 0293     		str	r3, [sp, #8]
 943:Src/tim.c     ****     /**TIM14 GPIO Configuration
 2246              		.loc 1 943 5 view .LVU731
 2247 00a0 029B     		ldr	r3, [sp, #8]
 2248              	.LBE26:
 943:Src/tim.c     ****     /**TIM14 GPIO Configuration
 2249              		.loc 1 943 5 view .LVU732
 947:Src/tim.c     ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2250              		.loc 1 947 5 view .LVU733
 947:Src/tim.c     ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 2251              		.loc 1 947 25 is_stmt 0 view .LVU734
 2252 00a2 4FF40073 		mov	r3, #512
 2253 00a6 0393     		str	r3, [sp, #12]
 948:Src/tim.c     ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2254              		.loc 1 948 5 is_stmt 1 view .LVU735
 948:Src/tim.c     ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 2255              		.loc 1 948 26 is_stmt 0 view .LVU736
 2256 00a8 0223     		movs	r3, #2
 2257 00aa 0493     		str	r3, [sp, #16]
 949:Src/tim.c     ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 2258              		.loc 1 949 5 is_stmt 1 view .LVU737
 950:Src/tim.c     ****     GPIO_InitStruct.Alternate = GPIO_AF9_TIM14;
 2259              		.loc 1 950 5 view .LVU738
 951:Src/tim.c     ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 2260              		.loc 1 951 5 view .LVU739
 951:Src/tim.c     ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 2261              		.loc 1 951 31 is_stmt 0 view .LVU740
 2262 00ac 0923     		movs	r3, #9
 2263 00ae 0793     		str	r3, [sp, #28]
 952:Src/tim.c     **** 
 2264              		.loc 1 952 5 is_stmt 1 view .LVU741
 2265 00b0 03A9     		add	r1, sp, #12
 2266 00b2 0648     		ldr	r0, .L149+16
 2267              	.LVL94:
 952:Src/tim.c     **** 
 2268              		.loc 1 952 5 is_stmt 0 view .LVU742
 2269 00b4 FFF7FEFF 		bl	HAL_GPIO_Init
 2270              	.LVL95:
ARM GAS  /tmp/ccDodXXR.s 			page 62


 2271              		.loc 1 959 1 view .LVU743
 2272 00b8 B4E7     		b	.L141
 2273              	.L150:
 2274 00ba 00BF     		.align	2
 2275              	.L149:
 2276 00bc 00040040 		.word	1073742848
 2277 00c0 00200040 		.word	1073750016
 2278 00c4 00440258 		.word	1476543488
 2279 00c8 00000258 		.word	1476526080
 2280 00cc 00140258 		.word	1476531200
 2281              		.cfi_endproc
 2282              	.LFE353:
 2284              		.section	.text.MX_TIM2_Init,"ax",%progbits
 2285              		.align	1
 2286              		.global	MX_TIM2_Init
 2287              		.syntax unified
 2288              		.thumb
 2289              		.thumb_func
 2291              	MX_TIM2_Init:
 2292              	.LFB336:
  86:Src/tim.c     **** 
 2293              		.loc 1 86 1 is_stmt 1 view -0
 2294              		.cfi_startproc
 2295              		@ args = 0, pretend = 0, frame = 56
 2296              		@ frame_needed = 0, uses_anonymous_args = 0
 2297 0000 00B5     		push	{lr}
 2298              	.LCFI53:
 2299              		.cfi_def_cfa_offset 4
 2300              		.cfi_offset 14, -4
 2301 0002 8FB0     		sub	sp, sp, #60
 2302              	.LCFI54:
 2303              		.cfi_def_cfa_offset 64
  92:Src/tim.c     ****   TIM_IC_InitTypeDef sConfigIC = {0};
 2304              		.loc 1 92 3 view .LVU745
  92:Src/tim.c     ****   TIM_IC_InitTypeDef sConfigIC = {0};
 2305              		.loc 1 92 27 is_stmt 0 view .LVU746
 2306 0004 0023     		movs	r3, #0
 2307 0006 0B93     		str	r3, [sp, #44]
 2308 0008 0C93     		str	r3, [sp, #48]
 2309 000a 0D93     		str	r3, [sp, #52]
  93:Src/tim.c     ****   TIM_OC_InitTypeDef sConfigOC = {0};
 2310              		.loc 1 93 3 is_stmt 1 view .LVU747
  93:Src/tim.c     ****   TIM_OC_InitTypeDef sConfigOC = {0};
 2311              		.loc 1 93 22 is_stmt 0 view .LVU748
 2312 000c 0793     		str	r3, [sp, #28]
 2313 000e 0893     		str	r3, [sp, #32]
 2314 0010 0993     		str	r3, [sp, #36]
 2315 0012 0A93     		str	r3, [sp, #40]
  94:Src/tim.c     **** 
 2316              		.loc 1 94 3 is_stmt 1 view .LVU749
  94:Src/tim.c     **** 
 2317              		.loc 1 94 22 is_stmt 0 view .LVU750
 2318 0014 0093     		str	r3, [sp]
 2319 0016 0193     		str	r3, [sp, #4]
 2320 0018 0293     		str	r3, [sp, #8]
 2321 001a 0393     		str	r3, [sp, #12]
 2322 001c 0493     		str	r3, [sp, #16]
ARM GAS  /tmp/ccDodXXR.s 			page 63


 2323 001e 0593     		str	r3, [sp, #20]
 2324 0020 0693     		str	r3, [sp, #24]
  99:Src/tim.c     ****   htim2.Init.Prescaler = 0;
 2325              		.loc 1 99 3 is_stmt 1 view .LVU751
  99:Src/tim.c     ****   htim2.Init.Prescaler = 0;
 2326              		.loc 1 99 18 is_stmt 0 view .LVU752
 2327 0022 2848     		ldr	r0, .L165
 2328 0024 4FF08042 		mov	r2, #1073741824
 2329 0028 0260     		str	r2, [r0]
 100:Src/tim.c     ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 2330              		.loc 1 100 3 is_stmt 1 view .LVU753
 100:Src/tim.c     ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 2331              		.loc 1 100 24 is_stmt 0 view .LVU754
 2332 002a 4360     		str	r3, [r0, #4]
 101:Src/tim.c     ****   htim2.Init.Period = 4294967295;
 2333              		.loc 1 101 3 is_stmt 1 view .LVU755
 101:Src/tim.c     ****   htim2.Init.Period = 4294967295;
 2334              		.loc 1 101 26 is_stmt 0 view .LVU756
 2335 002c 8360     		str	r3, [r0, #8]
 102:Src/tim.c     ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 2336              		.loc 1 102 3 is_stmt 1 view .LVU757
 102:Src/tim.c     ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 2337              		.loc 1 102 21 is_stmt 0 view .LVU758
 2338 002e 4FF0FF32 		mov	r2, #-1
 2339 0032 C260     		str	r2, [r0, #12]
 103:Src/tim.c     ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 2340              		.loc 1 103 3 is_stmt 1 view .LVU759
 103:Src/tim.c     ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 2341              		.loc 1 103 28 is_stmt 0 view .LVU760
 2342 0034 0361     		str	r3, [r0, #16]
 104:Src/tim.c     ****   if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 2343              		.loc 1 104 3 is_stmt 1 view .LVU761
 104:Src/tim.c     ****   if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 2344              		.loc 1 104 32 is_stmt 0 view .LVU762
 2345 0036 8361     		str	r3, [r0, #24]
 105:Src/tim.c     ****   {
 2346              		.loc 1 105 3 is_stmt 1 view .LVU763
 105:Src/tim.c     ****   {
 2347              		.loc 1 105 7 is_stmt 0 view .LVU764
 2348 0038 FFF7FEFF 		bl	HAL_TIM_IC_Init
 2349              	.LVL96:
 105:Src/tim.c     ****   {
 2350              		.loc 1 105 6 view .LVU765
 2351 003c 0028     		cmp	r0, #0
 2352 003e 2FD1     		bne	.L159
 2353              	.L152:
 109:Src/tim.c     ****   {
 2354              		.loc 1 109 3 is_stmt 1 view .LVU766
 109:Src/tim.c     ****   {
 2355              		.loc 1 109 7 is_stmt 0 view .LVU767
 2356 0040 2048     		ldr	r0, .L165
 2357 0042 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 2358              	.LVL97:
 109:Src/tim.c     ****   {
 2359              		.loc 1 109 6 view .LVU768
 2360 0046 0028     		cmp	r0, #0
 2361 0048 2DD1     		bne	.L160
ARM GAS  /tmp/ccDodXXR.s 			page 64


 2362              	.L153:
 113:Src/tim.c     ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 2363              		.loc 1 113 3 is_stmt 1 view .LVU769
 113:Src/tim.c     ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 2364              		.loc 1 113 37 is_stmt 0 view .LVU770
 2365 004a 0023     		movs	r3, #0
 2366 004c 0B93     		str	r3, [sp, #44]
 114:Src/tim.c     ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 2367              		.loc 1 114 3 is_stmt 1 view .LVU771
 114:Src/tim.c     ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 2368              		.loc 1 114 33 is_stmt 0 view .LVU772
 2369 004e 0D93     		str	r3, [sp, #52]
 115:Src/tim.c     ****   {
 2370              		.loc 1 115 3 is_stmt 1 view .LVU773
 115:Src/tim.c     ****   {
 2371              		.loc 1 115 7 is_stmt 0 view .LVU774
 2372 0050 0BA9     		add	r1, sp, #44
 2373 0052 1C48     		ldr	r0, .L165
 2374 0054 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 2375              	.LVL98:
 115:Src/tim.c     ****   {
 2376              		.loc 1 115 6 view .LVU775
 2377 0058 40BB     		cbnz	r0, .L161
 2378              	.L154:
 119:Src/tim.c     ****   sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 2379              		.loc 1 119 3 is_stmt 1 view .LVU776
 119:Src/tim.c     ****   sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 2380              		.loc 1 119 24 is_stmt 0 view .LVU777
 2381 005a 0022     		movs	r2, #0
 2382 005c 0792     		str	r2, [sp, #28]
 120:Src/tim.c     ****   sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 2383              		.loc 1 120 3 is_stmt 1 view .LVU778
 120:Src/tim.c     ****   sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 2384              		.loc 1 120 25 is_stmt 0 view .LVU779
 2385 005e 0123     		movs	r3, #1
 2386 0060 0893     		str	r3, [sp, #32]
 121:Src/tim.c     ****   sConfigIC.ICFilter = 0;
 2387              		.loc 1 121 3 is_stmt 1 view .LVU780
 121:Src/tim.c     ****   sConfigIC.ICFilter = 0;
 2388              		.loc 1 121 25 is_stmt 0 view .LVU781
 2389 0062 0992     		str	r2, [sp, #36]
 122:Src/tim.c     ****   if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 2390              		.loc 1 122 3 is_stmt 1 view .LVU782
 122:Src/tim.c     ****   if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 2391              		.loc 1 122 22 is_stmt 0 view .LVU783
 2392 0064 0A92     		str	r2, [sp, #40]
 123:Src/tim.c     ****   {
 2393              		.loc 1 123 3 is_stmt 1 view .LVU784
 123:Src/tim.c     ****   {
 2394              		.loc 1 123 7 is_stmt 0 view .LVU785
 2395 0066 07A9     		add	r1, sp, #28
 2396 0068 1648     		ldr	r0, .L165
 2397 006a FFF7FEFF 		bl	HAL_TIM_IC_ConfigChannel
 2398              	.LVL99:
 123:Src/tim.c     ****   {
 2399              		.loc 1 123 6 view .LVU786
 2400 006e 00BB     		cbnz	r0, .L162
ARM GAS  /tmp/ccDodXXR.s 			page 65


 2401              	.L155:
 127:Src/tim.c     ****   {
 2402              		.loc 1 127 3 is_stmt 1 view .LVU787
 127:Src/tim.c     ****   {
 2403              		.loc 1 127 7 is_stmt 0 view .LVU788
 2404 0070 0822     		movs	r2, #8
 2405 0072 07A9     		add	r1, sp, #28
 2406 0074 1348     		ldr	r0, .L165
 2407 0076 FFF7FEFF 		bl	HAL_TIM_IC_ConfigChannel
 2408              	.LVL100:
 127:Src/tim.c     ****   {
 2409              		.loc 1 127 6 view .LVU789
 2410 007a E8B9     		cbnz	r0, .L163
 2411              	.L156:
 131:Src/tim.c     ****   sConfigOC.Pulse = 0;
 2412              		.loc 1 131 3 is_stmt 1 view .LVU790
 131:Src/tim.c     ****   sConfigOC.Pulse = 0;
 2413              		.loc 1 131 20 is_stmt 0 view .LVU791
 2414 007c 6023     		movs	r3, #96
 2415 007e 0093     		str	r3, [sp]
 132:Src/tim.c     ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 2416              		.loc 1 132 3 is_stmt 1 view .LVU792
 132:Src/tim.c     ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 2417              		.loc 1 132 19 is_stmt 0 view .LVU793
 2418 0080 0023     		movs	r3, #0
 2419 0082 0193     		str	r3, [sp, #4]
 133:Src/tim.c     ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 2420              		.loc 1 133 3 is_stmt 1 view .LVU794
 133:Src/tim.c     ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 2421              		.loc 1 133 24 is_stmt 0 view .LVU795
 2422 0084 0293     		str	r3, [sp, #8]
 134:Src/tim.c     ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 2423              		.loc 1 134 3 is_stmt 1 view .LVU796
 134:Src/tim.c     ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 2424              		.loc 1 134 24 is_stmt 0 view .LVU797
 2425 0086 0493     		str	r3, [sp, #16]
 135:Src/tim.c     ****   {
 2426              		.loc 1 135 3 is_stmt 1 view .LVU798
 135:Src/tim.c     ****   {
 2427              		.loc 1 135 7 is_stmt 0 view .LVU799
 2428 0088 0C22     		movs	r2, #12
 2429 008a 6946     		mov	r1, sp
 2430 008c 0D48     		ldr	r0, .L165
 2431 008e FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 2432              	.LVL101:
 135:Src/tim.c     ****   {
 2433              		.loc 1 135 6 view .LVU800
 2434 0092 A0B9     		cbnz	r0, .L164
 2435              	.L157:
 142:Src/tim.c     **** 
 2436              		.loc 1 142 3 is_stmt 1 view .LVU801
 2437 0094 0B48     		ldr	r0, .L165
 2438 0096 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 2439              	.LVL102:
 144:Src/tim.c     **** /* TIM3 init function */
 2440              		.loc 1 144 1 is_stmt 0 view .LVU802
 2441 009a 0FB0     		add	sp, sp, #60
ARM GAS  /tmp/ccDodXXR.s 			page 66


 2442              	.LCFI55:
 2443              		.cfi_remember_state
 2444              		.cfi_def_cfa_offset 4
 2445              		@ sp needed
 2446 009c 5DF804FB 		ldr	pc, [sp], #4
 2447              	.L159:
 2448              	.LCFI56:
 2449              		.cfi_restore_state
 107:Src/tim.c     ****   }
 2450              		.loc 1 107 5 is_stmt 1 view .LVU803
 2451 00a0 FFF7FEFF 		bl	Error_Handler
 2452              	.LVL103:
 2453 00a4 CCE7     		b	.L152
 2454              	.L160:
 111:Src/tim.c     ****   }
 2455              		.loc 1 111 5 view .LVU804
 2456 00a6 FFF7FEFF 		bl	Error_Handler
 2457              	.LVL104:
 2458 00aa CEE7     		b	.L153
 2459              	.L161:
 117:Src/tim.c     ****   }
 2460              		.loc 1 117 5 view .LVU805
 2461 00ac FFF7FEFF 		bl	Error_Handler
 2462              	.LVL105:
 2463 00b0 D3E7     		b	.L154
 2464              	.L162:
 125:Src/tim.c     ****   }
 2465              		.loc 1 125 5 view .LVU806
 2466 00b2 FFF7FEFF 		bl	Error_Handler
 2467              	.LVL106:
 2468 00b6 DBE7     		b	.L155
 2469              	.L163:
 129:Src/tim.c     ****   }
 2470              		.loc 1 129 5 view .LVU807
 2471 00b8 FFF7FEFF 		bl	Error_Handler
 2472              	.LVL107:
 2473 00bc DEE7     		b	.L156
 2474              	.L164:
 137:Src/tim.c     ****   }
 2475              		.loc 1 137 5 view .LVU808
 2476 00be FFF7FEFF 		bl	Error_Handler
 2477              	.LVL108:
 2478 00c2 E7E7     		b	.L157
 2479              	.L166:
 2480              		.align	2
 2481              	.L165:
 2482 00c4 00000000 		.word	.LANCHOR11
 2483              		.cfi_endproc
 2484              	.LFE336:
 2486              		.section	.text.MX_TIM3_Init,"ax",%progbits
 2487              		.align	1
 2488              		.global	MX_TIM3_Init
 2489              		.syntax unified
 2490              		.thumb
 2491              		.thumb_func
 2493              	MX_TIM3_Init:
 2494              	.LFB337:
ARM GAS  /tmp/ccDodXXR.s 			page 67


 147:Src/tim.c     **** 
 2495              		.loc 1 147 1 view -0
 2496              		.cfi_startproc
 2497              		@ args = 0, pretend = 0, frame = 40
 2498              		@ frame_needed = 0, uses_anonymous_args = 0
 2499 0000 00B5     		push	{lr}
 2500              	.LCFI57:
 2501              		.cfi_def_cfa_offset 4
 2502              		.cfi_offset 14, -4
 2503 0002 8BB0     		sub	sp, sp, #44
 2504              	.LCFI58:
 2505              		.cfi_def_cfa_offset 48
 153:Src/tim.c     ****   TIM_OC_InitTypeDef sConfigOC = {0};
 2506              		.loc 1 153 3 view .LVU810
 153:Src/tim.c     ****   TIM_OC_InitTypeDef sConfigOC = {0};
 2507              		.loc 1 153 27 is_stmt 0 view .LVU811
 2508 0004 0023     		movs	r3, #0
 2509 0006 0793     		str	r3, [sp, #28]
 2510 0008 0893     		str	r3, [sp, #32]
 2511 000a 0993     		str	r3, [sp, #36]
 154:Src/tim.c     **** 
 2512              		.loc 1 154 3 is_stmt 1 view .LVU812
 154:Src/tim.c     **** 
 2513              		.loc 1 154 22 is_stmt 0 view .LVU813
 2514 000c 0093     		str	r3, [sp]
 2515 000e 0193     		str	r3, [sp, #4]
 2516 0010 0293     		str	r3, [sp, #8]
 2517 0012 0393     		str	r3, [sp, #12]
 2518 0014 0493     		str	r3, [sp, #16]
 2519 0016 0593     		str	r3, [sp, #20]
 2520 0018 0693     		str	r3, [sp, #24]
 159:Src/tim.c     ****   htim3.Init.Prescaler = 0;
 2521              		.loc 1 159 3 is_stmt 1 view .LVU814
 159:Src/tim.c     ****   htim3.Init.Prescaler = 0;
 2522              		.loc 1 159 18 is_stmt 0 view .LVU815
 2523 001a 1748     		ldr	r0, .L175
 2524 001c 174A     		ldr	r2, .L175+4
 2525 001e 0260     		str	r2, [r0]
 160:Src/tim.c     ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 2526              		.loc 1 160 3 is_stmt 1 view .LVU816
 160:Src/tim.c     ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 2527              		.loc 1 160 24 is_stmt 0 view .LVU817
 2528 0020 4360     		str	r3, [r0, #4]
 161:Src/tim.c     ****   htim3.Init.Period = 65535;
 2529              		.loc 1 161 3 is_stmt 1 view .LVU818
 161:Src/tim.c     ****   htim3.Init.Period = 65535;
 2530              		.loc 1 161 26 is_stmt 0 view .LVU819
 2531 0022 8360     		str	r3, [r0, #8]
 162:Src/tim.c     ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 2532              		.loc 1 162 3 is_stmt 1 view .LVU820
 162:Src/tim.c     ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 2533              		.loc 1 162 21 is_stmt 0 view .LVU821
 2534 0024 4FF6FF72 		movw	r2, #65535
 2535 0028 C260     		str	r2, [r0, #12]
 163:Src/tim.c     ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 2536              		.loc 1 163 3 is_stmt 1 view .LVU822
 163:Src/tim.c     ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
ARM GAS  /tmp/ccDodXXR.s 			page 68


 2537              		.loc 1 163 28 is_stmt 0 view .LVU823
 2538 002a 0361     		str	r3, [r0, #16]
 164:Src/tim.c     ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 2539              		.loc 1 164 3 is_stmt 1 view .LVU824
 164:Src/tim.c     ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 2540              		.loc 1 164 32 is_stmt 0 view .LVU825
 2541 002c 8361     		str	r3, [r0, #24]
 165:Src/tim.c     ****   {
 2542              		.loc 1 165 3 is_stmt 1 view .LVU826
 165:Src/tim.c     ****   {
 2543              		.loc 1 165 7 is_stmt 0 view .LVU827
 2544 002e FFF7FEFF 		bl	HAL_TIM_PWM_Init
 2545              	.LVL109:
 165:Src/tim.c     ****   {
 2546              		.loc 1 165 6 view .LVU828
 2547 0032 C0B9     		cbnz	r0, .L172
 2548              	.L168:
 169:Src/tim.c     ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 2549              		.loc 1 169 3 is_stmt 1 view .LVU829
 169:Src/tim.c     ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 2550              		.loc 1 169 37 is_stmt 0 view .LVU830
 2551 0034 0023     		movs	r3, #0
 2552 0036 0793     		str	r3, [sp, #28]
 170:Src/tim.c     ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 2553              		.loc 1 170 3 is_stmt 1 view .LVU831
 170:Src/tim.c     ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 2554              		.loc 1 170 33 is_stmt 0 view .LVU832
 2555 0038 0993     		str	r3, [sp, #36]
 171:Src/tim.c     ****   {
 2556              		.loc 1 171 3 is_stmt 1 view .LVU833
 171:Src/tim.c     ****   {
 2557              		.loc 1 171 7 is_stmt 0 view .LVU834
 2558 003a 07A9     		add	r1, sp, #28
 2559 003c 0E48     		ldr	r0, .L175
 2560 003e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 2561              	.LVL110:
 171:Src/tim.c     ****   {
 2562              		.loc 1 171 6 view .LVU835
 2563 0042 98B9     		cbnz	r0, .L173
 2564              	.L169:
 175:Src/tim.c     ****   sConfigOC.Pulse = 0;
 2565              		.loc 1 175 3 is_stmt 1 view .LVU836
 175:Src/tim.c     ****   sConfigOC.Pulse = 0;
 2566              		.loc 1 175 20 is_stmt 0 view .LVU837
 2567 0044 6023     		movs	r3, #96
 2568 0046 0093     		str	r3, [sp]
 176:Src/tim.c     ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 2569              		.loc 1 176 3 is_stmt 1 view .LVU838
 176:Src/tim.c     ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 2570              		.loc 1 176 19 is_stmt 0 view .LVU839
 2571 0048 0022     		movs	r2, #0
 2572 004a 0192     		str	r2, [sp, #4]
 177:Src/tim.c     ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 2573              		.loc 1 177 3 is_stmt 1 view .LVU840
 177:Src/tim.c     ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 2574              		.loc 1 177 24 is_stmt 0 view .LVU841
 2575 004c 0292     		str	r2, [sp, #8]
ARM GAS  /tmp/ccDodXXR.s 			page 69


 178:Src/tim.c     ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 2576              		.loc 1 178 3 is_stmt 1 view .LVU842
 178:Src/tim.c     ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 2577              		.loc 1 178 24 is_stmt 0 view .LVU843
 2578 004e 0492     		str	r2, [sp, #16]
 179:Src/tim.c     ****   {
 2579              		.loc 1 179 3 is_stmt 1 view .LVU844
 179:Src/tim.c     ****   {
 2580              		.loc 1 179 7 is_stmt 0 view .LVU845
 2581 0050 6946     		mov	r1, sp
 2582 0052 0948     		ldr	r0, .L175
 2583 0054 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 2584              	.LVL111:
 179:Src/tim.c     ****   {
 2585              		.loc 1 179 6 view .LVU846
 2586 0058 58B9     		cbnz	r0, .L174
 2587              	.L170:
 186:Src/tim.c     **** 
 2588              		.loc 1 186 3 is_stmt 1 view .LVU847
 2589 005a 0748     		ldr	r0, .L175
 2590 005c FFF7FEFF 		bl	HAL_TIM_MspPostInit
 2591              	.LVL112:
 188:Src/tim.c     **** /* TIM4 init function */
 2592              		.loc 1 188 1 is_stmt 0 view .LVU848
 2593 0060 0BB0     		add	sp, sp, #44
 2594              	.LCFI59:
 2595              		.cfi_remember_state
 2596              		.cfi_def_cfa_offset 4
 2597              		@ sp needed
 2598 0062 5DF804FB 		ldr	pc, [sp], #4
 2599              	.L172:
 2600              	.LCFI60:
 2601              		.cfi_restore_state
 167:Src/tim.c     ****   }
 2602              		.loc 1 167 5 is_stmt 1 view .LVU849
 2603 0066 FFF7FEFF 		bl	Error_Handler
 2604              	.LVL113:
 2605 006a E3E7     		b	.L168
 2606              	.L173:
 173:Src/tim.c     ****   }
 2607              		.loc 1 173 5 view .LVU850
 2608 006c FFF7FEFF 		bl	Error_Handler
 2609              	.LVL114:
 2610 0070 E8E7     		b	.L169
 2611              	.L174:
 181:Src/tim.c     ****   }
 2612              		.loc 1 181 5 view .LVU851
 2613 0072 FFF7FEFF 		bl	Error_Handler
 2614              	.LVL115:
 2615 0076 F0E7     		b	.L170
 2616              	.L176:
 2617              		.align	2
 2618              	.L175:
 2619 0078 00000000 		.word	.LANCHOR12
 2620 007c 00040040 		.word	1073742848
 2621              		.cfi_endproc
 2622              	.LFE337:
ARM GAS  /tmp/ccDodXXR.s 			page 70


 2624              		.section	.text.MX_TIM14_Init,"ax",%progbits
 2625              		.align	1
 2626              		.global	MX_TIM14_Init
 2627              		.syntax unified
 2628              		.thumb
 2629              		.thumb_func
 2631              	MX_TIM14_Init:
 2632              	.LFB345:
 482:Src/tim.c     **** 
 2633              		.loc 1 482 1 view -0
 2634              		.cfi_startproc
 2635              		@ args = 0, pretend = 0, frame = 32
 2636              		@ frame_needed = 0, uses_anonymous_args = 0
 2637 0000 00B5     		push	{lr}
 2638              	.LCFI61:
 2639              		.cfi_def_cfa_offset 4
 2640              		.cfi_offset 14, -4
 2641 0002 89B0     		sub	sp, sp, #36
 2642              	.LCFI62:
 2643              		.cfi_def_cfa_offset 40
 488:Src/tim.c     **** 
 2644              		.loc 1 488 3 view .LVU853
 488:Src/tim.c     **** 
 2645              		.loc 1 488 22 is_stmt 0 view .LVU854
 2646 0004 0023     		movs	r3, #0
 2647 0006 0193     		str	r3, [sp, #4]
 2648 0008 0293     		str	r3, [sp, #8]
 2649 000a 0393     		str	r3, [sp, #12]
 2650 000c 0493     		str	r3, [sp, #16]
 2651 000e 0593     		str	r3, [sp, #20]
 2652 0010 0693     		str	r3, [sp, #24]
 2653 0012 0793     		str	r3, [sp, #28]
 493:Src/tim.c     ****   htim14.Init.Prescaler = 0;
 2654              		.loc 1 493 3 is_stmt 1 view .LVU855
 493:Src/tim.c     ****   htim14.Init.Prescaler = 0;
 2655              		.loc 1 493 19 is_stmt 0 view .LVU856
 2656 0014 1548     		ldr	r0, .L185
 2657 0016 164A     		ldr	r2, .L185+4
 2658 0018 0260     		str	r2, [r0]
 494:Src/tim.c     ****   htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 2659              		.loc 1 494 3 is_stmt 1 view .LVU857
 494:Src/tim.c     ****   htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 2660              		.loc 1 494 25 is_stmt 0 view .LVU858
 2661 001a 4360     		str	r3, [r0, #4]
 495:Src/tim.c     ****   htim14.Init.Period = 65535;
 2662              		.loc 1 495 3 is_stmt 1 view .LVU859
 495:Src/tim.c     ****   htim14.Init.Period = 65535;
 2663              		.loc 1 495 27 is_stmt 0 view .LVU860
 2664 001c 8360     		str	r3, [r0, #8]
 496:Src/tim.c     ****   htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 2665              		.loc 1 496 3 is_stmt 1 view .LVU861
 496:Src/tim.c     ****   htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 2666              		.loc 1 496 22 is_stmt 0 view .LVU862
 2667 001e 4FF6FF72 		movw	r2, #65535
 2668 0022 C260     		str	r2, [r0, #12]
 497:Src/tim.c     ****   htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 2669              		.loc 1 497 3 is_stmt 1 view .LVU863
ARM GAS  /tmp/ccDodXXR.s 			page 71


 497:Src/tim.c     ****   htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 2670              		.loc 1 497 29 is_stmt 0 view .LVU864
 2671 0024 0361     		str	r3, [r0, #16]
 498:Src/tim.c     ****   if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 2672              		.loc 1 498 3 is_stmt 1 view .LVU865
 498:Src/tim.c     ****   if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 2673              		.loc 1 498 33 is_stmt 0 view .LVU866
 2674 0026 8361     		str	r3, [r0, #24]
 499:Src/tim.c     ****   {
 2675              		.loc 1 499 3 is_stmt 1 view .LVU867
 499:Src/tim.c     ****   {
 2676              		.loc 1 499 7 is_stmt 0 view .LVU868
 2677 0028 FFF7FEFF 		bl	HAL_TIM_Base_Init
 2678              	.LVL116:
 499:Src/tim.c     ****   {
 2679              		.loc 1 499 6 view .LVU869
 2680 002c A0B9     		cbnz	r0, .L182
 2681              	.L178:
 503:Src/tim.c     ****   {
 2682              		.loc 1 503 3 is_stmt 1 view .LVU870
 503:Src/tim.c     ****   {
 2683              		.loc 1 503 7 is_stmt 0 view .LVU871
 2684 002e 0F48     		ldr	r0, .L185
 2685 0030 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 2686              	.LVL117:
 503:Src/tim.c     ****   {
 2687              		.loc 1 503 6 view .LVU872
 2688 0034 98B9     		cbnz	r0, .L183
 2689              	.L179:
 507:Src/tim.c     ****   sConfigOC.Pulse = 0;
 2690              		.loc 1 507 3 is_stmt 1 view .LVU873
 507:Src/tim.c     ****   sConfigOC.Pulse = 0;
 2691              		.loc 1 507 20 is_stmt 0 view .LVU874
 2692 0036 6023     		movs	r3, #96
 2693 0038 0193     		str	r3, [sp, #4]
 508:Src/tim.c     ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 2694              		.loc 1 508 3 is_stmt 1 view .LVU875
 508:Src/tim.c     ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 2695              		.loc 1 508 19 is_stmt 0 view .LVU876
 2696 003a 0022     		movs	r2, #0
 2697 003c 0292     		str	r2, [sp, #8]
 509:Src/tim.c     ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 2698              		.loc 1 509 3 is_stmt 1 view .LVU877
 509:Src/tim.c     ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 2699              		.loc 1 509 24 is_stmt 0 view .LVU878
 2700 003e 0392     		str	r2, [sp, #12]
 510:Src/tim.c     ****   if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 2701              		.loc 1 510 3 is_stmt 1 view .LVU879
 510:Src/tim.c     ****   if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 2702              		.loc 1 510 24 is_stmt 0 view .LVU880
 2703 0040 0592     		str	r2, [sp, #20]
 511:Src/tim.c     ****   {
 2704              		.loc 1 511 3 is_stmt 1 view .LVU881
 511:Src/tim.c     ****   {
 2705              		.loc 1 511 7 is_stmt 0 view .LVU882
 2706 0042 01A9     		add	r1, sp, #4
 2707 0044 0948     		ldr	r0, .L185
ARM GAS  /tmp/ccDodXXR.s 			page 72


 2708 0046 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 2709              	.LVL118:
 511:Src/tim.c     ****   {
 2710              		.loc 1 511 6 view .LVU883
 2711 004a 58B9     		cbnz	r0, .L184
 2712              	.L180:
 518:Src/tim.c     **** 
 2713              		.loc 1 518 3 is_stmt 1 view .LVU884
 2714 004c 0748     		ldr	r0, .L185
 2715 004e FFF7FEFF 		bl	HAL_TIM_MspPostInit
 2716              	.LVL119:
 520:Src/tim.c     **** /* TIM15 init function */
 2717              		.loc 1 520 1 is_stmt 0 view .LVU885
 2718 0052 09B0     		add	sp, sp, #36
 2719              	.LCFI63:
 2720              		.cfi_remember_state
 2721              		.cfi_def_cfa_offset 4
 2722              		@ sp needed
 2723 0054 5DF804FB 		ldr	pc, [sp], #4
 2724              	.L182:
 2725              	.LCFI64:
 2726              		.cfi_restore_state
 501:Src/tim.c     ****   }
 2727              		.loc 1 501 5 is_stmt 1 view .LVU886
 2728 0058 FFF7FEFF 		bl	Error_Handler
 2729              	.LVL120:
 2730 005c E7E7     		b	.L178
 2731              	.L183:
 505:Src/tim.c     ****   }
 2732              		.loc 1 505 5 view .LVU887
 2733 005e FFF7FEFF 		bl	Error_Handler
 2734              	.LVL121:
 2735 0062 E8E7     		b	.L179
 2736              	.L184:
 513:Src/tim.c     ****   }
 2737              		.loc 1 513 5 view .LVU888
 2738 0064 FFF7FEFF 		bl	Error_Handler
 2739              	.LVL122:
 2740 0068 F0E7     		b	.L180
 2741              	.L186:
 2742 006a 00BF     		.align	2
 2743              	.L185:
 2744 006c 00000000 		.word	.LANCHOR13
 2745 0070 00200040 		.word	1073750016
 2746              		.cfi_endproc
 2747              	.LFE345:
 2749              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 2750              		.align	1
 2751              		.global	HAL_TIM_Base_MspDeInit
 2752              		.syntax unified
 2753              		.thumb
 2754              		.thumb_func
 2756              	HAL_TIM_Base_MspDeInit:
 2757              	.LVL123:
 2758              	.LFB354:
 960:Src/tim.c     **** 
 961:Src/tim.c     **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
ARM GAS  /tmp/ccDodXXR.s 			page 73


 962:Src/tim.c     **** {
 2759              		.loc 1 962 1 view -0
 2760              		.cfi_startproc
 2761              		@ args = 0, pretend = 0, frame = 0
 2762              		@ frame_needed = 0, uses_anonymous_args = 0
 2763              		.loc 1 962 1 is_stmt 0 view .LVU890
 2764 0000 08B5     		push	{r3, lr}
 2765              	.LCFI65:
 2766              		.cfi_def_cfa_offset 8
 2767              		.cfi_offset 3, -8
 2768              		.cfi_offset 14, -4
 963:Src/tim.c     **** 
 964:Src/tim.c     ****   if(tim_baseHandle->Instance==TIM1)
 2769              		.loc 1 964 3 is_stmt 1 view .LVU891
 2770              		.loc 1 964 20 is_stmt 0 view .LVU892
 2771 0002 0368     		ldr	r3, [r0]
 2772              		.loc 1 964 5 view .LVU893
 2773 0004 274A     		ldr	r2, .L202
 2774 0006 9342     		cmp	r3, r2
 2775 0008 19D0     		beq	.L196
 965:Src/tim.c     ****   {
 966:Src/tim.c     ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 967:Src/tim.c     **** 
 968:Src/tim.c     ****   /* USER CODE END TIM1_MspDeInit 0 */
 969:Src/tim.c     ****     /* Peripheral clock disable */
 970:Src/tim.c     ****     __HAL_RCC_TIM1_CLK_DISABLE();
 971:Src/tim.c     **** 
 972:Src/tim.c     ****     /* TIM1 interrupt Deinit */
 973:Src/tim.c     ****     HAL_NVIC_DisableIRQ(TIM1_UP_IRQn);
 974:Src/tim.c     ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 975:Src/tim.c     **** 
 976:Src/tim.c     ****   /* USER CODE END TIM1_MspDeInit 1 */
 977:Src/tim.c     ****   }
 978:Src/tim.c     ****   else if(tim_baseHandle->Instance==TIM6)
 2776              		.loc 1 978 8 is_stmt 1 view .LVU894
 2777              		.loc 1 978 10 is_stmt 0 view .LVU895
 2778 000a 274A     		ldr	r2, .L202+4
 2779 000c 9342     		cmp	r3, r2
 2780 000e 21D0     		beq	.L197
 979:Src/tim.c     ****   {
 980:Src/tim.c     ****   /* USER CODE BEGIN TIM6_MspDeInit 0 */
 981:Src/tim.c     **** 
 982:Src/tim.c     ****   /* USER CODE END TIM6_MspDeInit 0 */
 983:Src/tim.c     ****     /* Peripheral clock disable */
 984:Src/tim.c     ****     __HAL_RCC_TIM6_CLK_DISABLE();
 985:Src/tim.c     ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 986:Src/tim.c     **** 
 987:Src/tim.c     ****   /* USER CODE END TIM6_MspDeInit 1 */
 988:Src/tim.c     ****   }
 989:Src/tim.c     ****   else if(tim_baseHandle->Instance==TIM7)
 2781              		.loc 1 989 8 is_stmt 1 view .LVU896
 2782              		.loc 1 989 10 is_stmt 0 view .LVU897
 2783 0010 264A     		ldr	r2, .L202+8
 2784 0012 9342     		cmp	r3, r2
 2785 0014 26D0     		beq	.L198
 990:Src/tim.c     ****   {
 991:Src/tim.c     ****   /* USER CODE BEGIN TIM7_MspDeInit 0 */
ARM GAS  /tmp/ccDodXXR.s 			page 74


 992:Src/tim.c     **** 
 993:Src/tim.c     ****   /* USER CODE END TIM7_MspDeInit 0 */
 994:Src/tim.c     ****     /* Peripheral clock disable */
 995:Src/tim.c     ****     __HAL_RCC_TIM7_CLK_DISABLE();
 996:Src/tim.c     ****   /* USER CODE BEGIN TIM7_MspDeInit 1 */
 997:Src/tim.c     **** 
 998:Src/tim.c     ****   /* USER CODE END TIM7_MspDeInit 1 */
 999:Src/tim.c     ****   }
1000:Src/tim.c     ****   else if(tim_baseHandle->Instance==TIM13)
 2786              		.loc 1 1000 8 is_stmt 1 view .LVU898
 2787              		.loc 1 1000 10 is_stmt 0 view .LVU899
 2788 0016 264A     		ldr	r2, .L202+12
 2789 0018 9342     		cmp	r3, r2
 2790 001a 2BD0     		beq	.L199
1001:Src/tim.c     ****   {
1002:Src/tim.c     ****   /* USER CODE BEGIN TIM13_MspDeInit 0 */
1003:Src/tim.c     **** 
1004:Src/tim.c     ****   /* USER CODE END TIM13_MspDeInit 0 */
1005:Src/tim.c     ****     /* Peripheral clock disable */
1006:Src/tim.c     ****     __HAL_RCC_TIM13_CLK_DISABLE();
1007:Src/tim.c     ****   /* USER CODE BEGIN TIM13_MspDeInit 1 */
1008:Src/tim.c     **** 
1009:Src/tim.c     ****   /* USER CODE END TIM13_MspDeInit 1 */
1010:Src/tim.c     ****   }
1011:Src/tim.c     ****   else if(tim_baseHandle->Instance==TIM14)
 2791              		.loc 1 1011 8 is_stmt 1 view .LVU900
 2792              		.loc 1 1011 10 is_stmt 0 view .LVU901
 2793 001c 254A     		ldr	r2, .L202+16
 2794 001e 9342     		cmp	r3, r2
 2795 0020 30D0     		beq	.L200
1012:Src/tim.c     ****   {
1013:Src/tim.c     ****   /* USER CODE BEGIN TIM14_MspDeInit 0 */
1014:Src/tim.c     **** 
1015:Src/tim.c     ****   /* USER CODE END TIM14_MspDeInit 0 */
1016:Src/tim.c     ****     /* Peripheral clock disable */
1017:Src/tim.c     ****     __HAL_RCC_TIM14_CLK_DISABLE();
1018:Src/tim.c     ****   /* USER CODE BEGIN TIM14_MspDeInit 1 */
1019:Src/tim.c     **** 
1020:Src/tim.c     ****   /* USER CODE END TIM14_MspDeInit 1 */
1021:Src/tim.c     ****   }
1022:Src/tim.c     ****   else if(tim_baseHandle->Instance==TIM16)
 2796              		.loc 1 1022 8 is_stmt 1 view .LVU902
 2797              		.loc 1 1022 10 is_stmt 0 view .LVU903
 2798 0022 254A     		ldr	r2, .L202+20
 2799 0024 9342     		cmp	r3, r2
 2800 0026 35D0     		beq	.L201
1023:Src/tim.c     ****   {
1024:Src/tim.c     ****   /* USER CODE BEGIN TIM16_MspDeInit 0 */
1025:Src/tim.c     **** 
1026:Src/tim.c     ****   /* USER CODE END TIM16_MspDeInit 0 */
1027:Src/tim.c     ****     /* Peripheral clock disable */
1028:Src/tim.c     ****     __HAL_RCC_TIM16_CLK_DISABLE();
1029:Src/tim.c     ****   /* USER CODE BEGIN TIM16_MspDeInit 1 */
1030:Src/tim.c     **** 
1031:Src/tim.c     ****   /* USER CODE END TIM16_MspDeInit 1 */
1032:Src/tim.c     ****   }
1033:Src/tim.c     ****   else if(tim_baseHandle->Instance==TIM17)
ARM GAS  /tmp/ccDodXXR.s 			page 75


 2801              		.loc 1 1033 8 is_stmt 1 view .LVU904
 2802              		.loc 1 1033 10 is_stmt 0 view .LVU905
 2803 0028 244A     		ldr	r2, .L202+24
 2804 002a 9342     		cmp	r3, r2
 2805 002c 19D1     		bne	.L187
1034:Src/tim.c     ****   {
1035:Src/tim.c     ****   /* USER CODE BEGIN TIM17_MspDeInit 0 */
1036:Src/tim.c     **** 
1037:Src/tim.c     ****   /* USER CODE END TIM17_MspDeInit 0 */
1038:Src/tim.c     ****     /* Peripheral clock disable */
1039:Src/tim.c     ****     __HAL_RCC_TIM17_CLK_DISABLE();
 2806              		.loc 1 1039 5 is_stmt 1 view .LVU906
 2807 002e 244A     		ldr	r2, .L202+28
 2808 0030 D2F8F030 		ldr	r3, [r2, #240]
 2809 0034 23F48023 		bic	r3, r3, #262144
 2810 0038 C2F8F030 		str	r3, [r2, #240]
1040:Src/tim.c     ****   /* USER CODE BEGIN TIM17_MspDeInit 1 */
1041:Src/tim.c     **** 
1042:Src/tim.c     ****   /* USER CODE END TIM17_MspDeInit 1 */
1043:Src/tim.c     ****   }
1044:Src/tim.c     **** }
 2811              		.loc 1 1044 1 is_stmt 0 view .LVU907
 2812 003c 11E0     		b	.L187
 2813              	.L196:
 970:Src/tim.c     **** 
 2814              		.loc 1 970 5 is_stmt 1 view .LVU908
 2815 003e 204A     		ldr	r2, .L202+28
 2816 0040 D2F8F030 		ldr	r3, [r2, #240]
 2817 0044 23F00103 		bic	r3, r3, #1
 2818 0048 C2F8F030 		str	r3, [r2, #240]
 973:Src/tim.c     ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 2819              		.loc 1 973 5 view .LVU909
 2820 004c 1920     		movs	r0, #25
 2821              	.LVL124:
 973:Src/tim.c     ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 2822              		.loc 1 973 5 is_stmt 0 view .LVU910
 2823 004e FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 2824              	.LVL125:
 2825 0052 06E0     		b	.L187
 2826              	.LVL126:
 2827              	.L197:
 984:Src/tim.c     ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 2828              		.loc 1 984 5 is_stmt 1 view .LVU911
 2829 0054 1A4A     		ldr	r2, .L202+28
 2830 0056 D2F8E830 		ldr	r3, [r2, #232]
 2831 005a 23F01003 		bic	r3, r3, #16
 2832 005e C2F8E830 		str	r3, [r2, #232]
 2833              	.LVL127:
 2834              	.L187:
 2835              		.loc 1 1044 1 is_stmt 0 view .LVU912
 2836 0062 08BD     		pop	{r3, pc}
 2837              	.LVL128:
 2838              	.L198:
 995:Src/tim.c     ****   /* USER CODE BEGIN TIM7_MspDeInit 1 */
 2839              		.loc 1 995 5 is_stmt 1 view .LVU913
 2840 0064 164A     		ldr	r2, .L202+28
 2841 0066 D2F8E830 		ldr	r3, [r2, #232]
ARM GAS  /tmp/ccDodXXR.s 			page 76


 2842 006a 23F02003 		bic	r3, r3, #32
 2843 006e C2F8E830 		str	r3, [r2, #232]
 2844 0072 F6E7     		b	.L187
 2845              	.L199:
1006:Src/tim.c     ****   /* USER CODE BEGIN TIM13_MspDeInit 1 */
 2846              		.loc 1 1006 5 view .LVU914
 2847 0074 124A     		ldr	r2, .L202+28
 2848 0076 D2F8E830 		ldr	r3, [r2, #232]
 2849 007a 23F08003 		bic	r3, r3, #128
 2850 007e C2F8E830 		str	r3, [r2, #232]
 2851 0082 EEE7     		b	.L187
 2852              	.L200:
1017:Src/tim.c     ****   /* USER CODE BEGIN TIM14_MspDeInit 1 */
 2853              		.loc 1 1017 5 view .LVU915
 2854 0084 0E4A     		ldr	r2, .L202+28
 2855 0086 D2F8E830 		ldr	r3, [r2, #232]
 2856 008a 23F48073 		bic	r3, r3, #256
 2857 008e C2F8E830 		str	r3, [r2, #232]
 2858 0092 E6E7     		b	.L187
 2859              	.L201:
1028:Src/tim.c     ****   /* USER CODE BEGIN TIM16_MspDeInit 1 */
 2860              		.loc 1 1028 5 view .LVU916
 2861 0094 0A4A     		ldr	r2, .L202+28
 2862 0096 D2F8F030 		ldr	r3, [r2, #240]
 2863 009a 23F40033 		bic	r3, r3, #131072
 2864 009e C2F8F030 		str	r3, [r2, #240]
 2865 00a2 DEE7     		b	.L187
 2866              	.L203:
 2867              		.align	2
 2868              	.L202:
 2869 00a4 00000140 		.word	1073807360
 2870 00a8 00100040 		.word	1073745920
 2871 00ac 00140040 		.word	1073746944
 2872 00b0 001C0040 		.word	1073748992
 2873 00b4 00200040 		.word	1073750016
 2874 00b8 00440140 		.word	1073824768
 2875 00bc 00480140 		.word	1073825792
 2876 00c0 00440258 		.word	1476543488
 2877              		.cfi_endproc
 2878              	.LFE354:
 2880              		.section	.text.HAL_TIM_IC_MspDeInit,"ax",%progbits
 2881              		.align	1
 2882              		.global	HAL_TIM_IC_MspDeInit
 2883              		.syntax unified
 2884              		.thumb
 2885              		.thumb_func
 2887              	HAL_TIM_IC_MspDeInit:
 2888              	.LVL129:
 2889              	.LFB355:
1045:Src/tim.c     **** 
1046:Src/tim.c     **** void HAL_TIM_IC_MspDeInit(TIM_HandleTypeDef* tim_icHandle)
1047:Src/tim.c     **** {
 2890              		.loc 1 1047 1 view -0
 2891              		.cfi_startproc
 2892              		@ args = 0, pretend = 0, frame = 0
 2893              		@ frame_needed = 0, uses_anonymous_args = 0
 2894              		.loc 1 1047 1 is_stmt 0 view .LVU918
ARM GAS  /tmp/ccDodXXR.s 			page 77


 2895 0000 08B5     		push	{r3, lr}
 2896              	.LCFI66:
 2897              		.cfi_def_cfa_offset 8
 2898              		.cfi_offset 3, -8
 2899              		.cfi_offset 14, -4
1048:Src/tim.c     **** 
1049:Src/tim.c     ****   if(tim_icHandle->Instance==TIM2)
 2900              		.loc 1 1049 3 is_stmt 1 view .LVU919
 2901              		.loc 1 1049 18 is_stmt 0 view .LVU920
 2902 0002 0368     		ldr	r3, [r0]
 2903              		.loc 1 1049 5 view .LVU921
 2904 0004 B3F1804F 		cmp	r3, #1073741824
 2905 0008 09D0     		beq	.L210
1050:Src/tim.c     ****   {
1051:Src/tim.c     ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
1052:Src/tim.c     **** 
1053:Src/tim.c     ****   /* USER CODE END TIM2_MspDeInit 0 */
1054:Src/tim.c     ****     /* Peripheral clock disable */
1055:Src/tim.c     ****     __HAL_RCC_TIM2_CLK_DISABLE();
1056:Src/tim.c     **** 
1057:Src/tim.c     ****     /**TIM2 GPIO Configuration
1058:Src/tim.c     ****     PA0     ------> TIM2_CH1
1059:Src/tim.c     ****     PB10     ------> TIM2_CH3
1060:Src/tim.c     ****     PA3     ------> TIM2_CH4
1061:Src/tim.c     ****     */
1062:Src/tim.c     ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_3);
1063:Src/tim.c     **** 
1064:Src/tim.c     ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10);
1065:Src/tim.c     **** 
1066:Src/tim.c     ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
1067:Src/tim.c     **** 
1068:Src/tim.c     ****   /* USER CODE END TIM2_MspDeInit 1 */
1069:Src/tim.c     ****   }
1070:Src/tim.c     ****   else if(tim_icHandle->Instance==TIM4)
 2906              		.loc 1 1070 8 is_stmt 1 view .LVU922
 2907              		.loc 1 1070 10 is_stmt 0 view .LVU923
 2908 000a 224A     		ldr	r2, .L214
 2909 000c 9342     		cmp	r3, r2
 2910 000e 17D0     		beq	.L211
1071:Src/tim.c     ****   {
1072:Src/tim.c     ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
1073:Src/tim.c     **** 
1074:Src/tim.c     ****   /* USER CODE END TIM4_MspDeInit 0 */
1075:Src/tim.c     ****     /* Peripheral clock disable */
1076:Src/tim.c     ****     __HAL_RCC_TIM4_CLK_DISABLE();
1077:Src/tim.c     **** 
1078:Src/tim.c     ****     /**TIM4 GPIO Configuration
1079:Src/tim.c     ****     PB8     ------> TIM4_CH3
1080:Src/tim.c     ****     PD12     ------> TIM4_CH1
1081:Src/tim.c     ****     PD13     ------> TIM4_CH2
1082:Src/tim.c     ****     */
1083:Src/tim.c     ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8);
1084:Src/tim.c     **** 
1085:Src/tim.c     ****     HAL_GPIO_DeInit(GPIOD, GPIO_PIN_12|GPIO_PIN_13);
1086:Src/tim.c     **** 
1087:Src/tim.c     ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
1088:Src/tim.c     **** 
ARM GAS  /tmp/ccDodXXR.s 			page 78


1089:Src/tim.c     ****   /* USER CODE END TIM4_MspDeInit 1 */
1090:Src/tim.c     ****   }
1091:Src/tim.c     ****   else if(tim_icHandle->Instance==TIM12)
 2911              		.loc 1 1091 8 is_stmt 1 view .LVU924
 2912              		.loc 1 1091 10 is_stmt 0 view .LVU925
 2913 0010 214A     		ldr	r2, .L214+4
 2914 0012 9342     		cmp	r3, r2
 2915 0014 26D0     		beq	.L212
1092:Src/tim.c     ****   {
1093:Src/tim.c     ****   /* USER CODE BEGIN TIM12_MspDeInit 0 */
1094:Src/tim.c     **** 
1095:Src/tim.c     ****   /* USER CODE END TIM12_MspDeInit 0 */
1096:Src/tim.c     ****     /* Peripheral clock disable */
1097:Src/tim.c     ****     __HAL_RCC_TIM12_CLK_DISABLE();
1098:Src/tim.c     **** 
1099:Src/tim.c     ****     /**TIM12 GPIO Configuration
1100:Src/tim.c     ****     PH6     ------> TIM12_CH1
1101:Src/tim.c     ****     */
1102:Src/tim.c     ****     HAL_GPIO_DeInit(GPIOH, GPIO_PIN_6);
1103:Src/tim.c     **** 
1104:Src/tim.c     ****   /* USER CODE BEGIN TIM12_MspDeInit 1 */
1105:Src/tim.c     **** 
1106:Src/tim.c     ****   /* USER CODE END TIM12_MspDeInit 1 */
1107:Src/tim.c     ****   }
1108:Src/tim.c     ****   else if(tim_icHandle->Instance==TIM15)
 2916              		.loc 1 1108 8 is_stmt 1 view .LVU926
 2917              		.loc 1 1108 10 is_stmt 0 view .LVU927
 2918 0016 214A     		ldr	r2, .L214+8
 2919 0018 9342     		cmp	r3, r2
 2920 001a 2FD0     		beq	.L213
 2921              	.LVL130:
 2922              	.L204:
1109:Src/tim.c     ****   {
1110:Src/tim.c     ****   /* USER CODE BEGIN TIM15_MspDeInit 0 */
1111:Src/tim.c     **** 
1112:Src/tim.c     ****   /* USER CODE END TIM15_MspDeInit 0 */
1113:Src/tim.c     ****     /* Peripheral clock disable */
1114:Src/tim.c     ****     __HAL_RCC_TIM15_CLK_DISABLE();
1115:Src/tim.c     **** 
1116:Src/tim.c     ****     /**TIM15 GPIO Configuration
1117:Src/tim.c     ****     PE6     ------> TIM15_CH2
1118:Src/tim.c     ****     */
1119:Src/tim.c     ****     HAL_GPIO_DeInit(GPIOE, GPIO_PIN_6);
1120:Src/tim.c     **** 
1121:Src/tim.c     ****   /* USER CODE BEGIN TIM15_MspDeInit 1 */
1122:Src/tim.c     **** 
1123:Src/tim.c     ****   /* USER CODE END TIM15_MspDeInit 1 */
1124:Src/tim.c     ****   }
1125:Src/tim.c     **** }
 2923              		.loc 1 1125 1 view .LVU928
 2924 001c 08BD     		pop	{r3, pc}
 2925              	.LVL131:
 2926              	.L210:
1055:Src/tim.c     **** 
 2927              		.loc 1 1055 5 is_stmt 1 view .LVU929
 2928 001e 204A     		ldr	r2, .L214+12
 2929 0020 D2F8E830 		ldr	r3, [r2, #232]
ARM GAS  /tmp/ccDodXXR.s 			page 79


 2930 0024 23F00103 		bic	r3, r3, #1
 2931 0028 C2F8E830 		str	r3, [r2, #232]
1062:Src/tim.c     **** 
 2932              		.loc 1 1062 5 view .LVU930
 2933 002c 0921     		movs	r1, #9
 2934 002e 1D48     		ldr	r0, .L214+16
 2935              	.LVL132:
1062:Src/tim.c     **** 
 2936              		.loc 1 1062 5 is_stmt 0 view .LVU931
 2937 0030 FFF7FEFF 		bl	HAL_GPIO_DeInit
 2938              	.LVL133:
1064:Src/tim.c     **** 
 2939              		.loc 1 1064 5 is_stmt 1 view .LVU932
 2940 0034 4FF48061 		mov	r1, #1024
 2941 0038 1B48     		ldr	r0, .L214+20
 2942 003a FFF7FEFF 		bl	HAL_GPIO_DeInit
 2943              	.LVL134:
 2944 003e EDE7     		b	.L204
 2945              	.LVL135:
 2946              	.L211:
1076:Src/tim.c     **** 
 2947              		.loc 1 1076 5 view .LVU933
 2948 0040 174A     		ldr	r2, .L214+12
 2949 0042 D2F8E830 		ldr	r3, [r2, #232]
 2950 0046 23F00403 		bic	r3, r3, #4
 2951 004a C2F8E830 		str	r3, [r2, #232]
1083:Src/tim.c     **** 
 2952              		.loc 1 1083 5 view .LVU934
 2953 004e 4FF48071 		mov	r1, #256
 2954 0052 1548     		ldr	r0, .L214+20
 2955              	.LVL136:
1083:Src/tim.c     **** 
 2956              		.loc 1 1083 5 is_stmt 0 view .LVU935
 2957 0054 FFF7FEFF 		bl	HAL_GPIO_DeInit
 2958              	.LVL137:
1085:Src/tim.c     **** 
 2959              		.loc 1 1085 5 is_stmt 1 view .LVU936
 2960 0058 4FF44051 		mov	r1, #12288
 2961 005c 1348     		ldr	r0, .L214+24
 2962 005e FFF7FEFF 		bl	HAL_GPIO_DeInit
 2963              	.LVL138:
 2964 0062 DBE7     		b	.L204
 2965              	.LVL139:
 2966              	.L212:
1097:Src/tim.c     **** 
 2967              		.loc 1 1097 5 view .LVU937
 2968 0064 0E4A     		ldr	r2, .L214+12
 2969 0066 D2F8E830 		ldr	r3, [r2, #232]
 2970 006a 23F04003 		bic	r3, r3, #64
 2971 006e C2F8E830 		str	r3, [r2, #232]
1102:Src/tim.c     **** 
 2972              		.loc 1 1102 5 view .LVU938
 2973 0072 4021     		movs	r1, #64
 2974 0074 0E48     		ldr	r0, .L214+28
 2975              	.LVL140:
1102:Src/tim.c     **** 
 2976              		.loc 1 1102 5 is_stmt 0 view .LVU939
ARM GAS  /tmp/ccDodXXR.s 			page 80


 2977 0076 FFF7FEFF 		bl	HAL_GPIO_DeInit
 2978              	.LVL141:
 2979 007a CFE7     		b	.L204
 2980              	.LVL142:
 2981              	.L213:
1114:Src/tim.c     **** 
 2982              		.loc 1 1114 5 is_stmt 1 view .LVU940
 2983 007c 084A     		ldr	r2, .L214+12
 2984 007e D2F8F030 		ldr	r3, [r2, #240]
 2985 0082 23F48033 		bic	r3, r3, #65536
 2986 0086 C2F8F030 		str	r3, [r2, #240]
1119:Src/tim.c     **** 
 2987              		.loc 1 1119 5 view .LVU941
 2988 008a 4021     		movs	r1, #64
 2989 008c 0948     		ldr	r0, .L214+32
 2990              	.LVL143:
1119:Src/tim.c     **** 
 2991              		.loc 1 1119 5 is_stmt 0 view .LVU942
 2992 008e FFF7FEFF 		bl	HAL_GPIO_DeInit
 2993              	.LVL144:
 2994              		.loc 1 1125 1 view .LVU943
 2995 0092 C3E7     		b	.L204
 2996              	.L215:
 2997              		.align	2
 2998              	.L214:
 2999 0094 00080040 		.word	1073743872
 3000 0098 00180040 		.word	1073747968
 3001 009c 00400140 		.word	1073823744
 3002 00a0 00440258 		.word	1476543488
 3003 00a4 00000258 		.word	1476526080
 3004 00a8 00040258 		.word	1476527104
 3005 00ac 000C0258 		.word	1476529152
 3006 00b0 001C0258 		.word	1476533248
 3007 00b4 00100258 		.word	1476530176
 3008              		.cfi_endproc
 3009              	.LFE355:
 3011              		.section	.text.HAL_TIM_PWM_MspDeInit,"ax",%progbits
 3012              		.align	1
 3013              		.global	HAL_TIM_PWM_MspDeInit
 3014              		.syntax unified
 3015              		.thumb
 3016              		.thumb_func
 3018              	HAL_TIM_PWM_MspDeInit:
 3019              	.LVL145:
 3020              	.LFB356:
1126:Src/tim.c     **** 
1127:Src/tim.c     **** void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef* tim_pwmHandle)
1128:Src/tim.c     **** {
 3021              		.loc 1 1128 1 is_stmt 1 view -0
 3022              		.cfi_startproc
 3023              		@ args = 0, pretend = 0, frame = 0
 3024              		@ frame_needed = 0, uses_anonymous_args = 0
 3025              		@ link register save eliminated.
1129:Src/tim.c     **** 
1130:Src/tim.c     ****   if(tim_pwmHandle->Instance==TIM3)
 3026              		.loc 1 1130 3 view .LVU945
 3027              		.loc 1 1130 19 is_stmt 0 view .LVU946
ARM GAS  /tmp/ccDodXXR.s 			page 81


 3028 0000 0268     		ldr	r2, [r0]
 3029              		.loc 1 1130 5 view .LVU947
 3030 0002 064B     		ldr	r3, .L219
 3031 0004 9A42     		cmp	r2, r3
 3032 0006 00D0     		beq	.L218
 3033              	.L216:
1131:Src/tim.c     ****   {
1132:Src/tim.c     ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
1133:Src/tim.c     **** 
1134:Src/tim.c     ****   /* USER CODE END TIM3_MspDeInit 0 */
1135:Src/tim.c     ****     /* Peripheral clock disable */
1136:Src/tim.c     ****     __HAL_RCC_TIM3_CLK_DISABLE();
1137:Src/tim.c     ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
1138:Src/tim.c     **** 
1139:Src/tim.c     ****   /* USER CODE END TIM3_MspDeInit 1 */
1140:Src/tim.c     ****   }
1141:Src/tim.c     **** }
 3034              		.loc 1 1141 1 view .LVU948
 3035 0008 7047     		bx	lr
 3036              	.L218:
1136:Src/tim.c     ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 3037              		.loc 1 1136 5 is_stmt 1 view .LVU949
 3038 000a 054A     		ldr	r2, .L219+4
 3039 000c D2F8E830 		ldr	r3, [r2, #232]
 3040 0010 23F00203 		bic	r3, r3, #2
 3041 0014 C2F8E830 		str	r3, [r2, #232]
 3042              		.loc 1 1141 1 is_stmt 0 view .LVU950
 3043 0018 F6E7     		b	.L216
 3044              	.L220:
 3045 001a 00BF     		.align	2
 3046              	.L219:
 3047 001c 00040040 		.word	1073742848
 3048 0020 00440258 		.word	1476543488
 3049              		.cfi_endproc
 3050              	.LFE356:
 3052              		.section	.text.HAL_TIM_Encoder_MspDeInit,"ax",%progbits
 3053              		.align	1
 3054              		.global	HAL_TIM_Encoder_MspDeInit
 3055              		.syntax unified
 3056              		.thumb
 3057              		.thumb_func
 3059              	HAL_TIM_Encoder_MspDeInit:
 3060              	.LVL146:
 3061              	.LFB357:
1142:Src/tim.c     **** 
1143:Src/tim.c     **** void HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef* tim_encoderHandle)
1144:Src/tim.c     **** {
 3062              		.loc 1 1144 1 is_stmt 1 view -0
 3063              		.cfi_startproc
 3064              		@ args = 0, pretend = 0, frame = 0
 3065              		@ frame_needed = 0, uses_anonymous_args = 0
 3066              		.loc 1 1144 1 is_stmt 0 view .LVU952
 3067 0000 08B5     		push	{r3, lr}
 3068              	.LCFI67:
 3069              		.cfi_def_cfa_offset 8
 3070              		.cfi_offset 3, -8
 3071              		.cfi_offset 14, -4
ARM GAS  /tmp/ccDodXXR.s 			page 82


1145:Src/tim.c     **** 
1146:Src/tim.c     ****   if(tim_encoderHandle->Instance==TIM5)
 3072              		.loc 1 1146 3 is_stmt 1 view .LVU953
 3073              		.loc 1 1146 23 is_stmt 0 view .LVU954
 3074 0002 0368     		ldr	r3, [r0]
 3075              		.loc 1 1146 5 view .LVU955
 3076 0004 0F4A     		ldr	r2, .L227
 3077 0006 9342     		cmp	r3, r2
 3078 0008 03D0     		beq	.L225
1147:Src/tim.c     ****   {
1148:Src/tim.c     ****   /* USER CODE BEGIN TIM5_MspDeInit 0 */
1149:Src/tim.c     **** 
1150:Src/tim.c     ****   /* USER CODE END TIM5_MspDeInit 0 */
1151:Src/tim.c     ****     /* Peripheral clock disable */
1152:Src/tim.c     ****     __HAL_RCC_TIM5_CLK_DISABLE();
1153:Src/tim.c     **** 
1154:Src/tim.c     ****     /**TIM5 GPIO Configuration
1155:Src/tim.c     ****     PH10     ------> TIM5_CH1
1156:Src/tim.c     ****     PH11     ------> TIM5_CH2
1157:Src/tim.c     ****     */
1158:Src/tim.c     ****     HAL_GPIO_DeInit(GPIOH, GPIO_PIN_10|GPIO_PIN_11);
1159:Src/tim.c     **** 
1160:Src/tim.c     ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
1161:Src/tim.c     **** 
1162:Src/tim.c     ****   /* USER CODE END TIM5_MspDeInit 1 */
1163:Src/tim.c     ****   }
1164:Src/tim.c     ****   else if(tim_encoderHandle->Instance==TIM8)
 3079              		.loc 1 1164 8 is_stmt 1 view .LVU956
 3080              		.loc 1 1164 10 is_stmt 0 view .LVU957
 3081 000a 0F4A     		ldr	r2, .L227+4
 3082 000c 9342     		cmp	r3, r2
 3083 000e 0DD0     		beq	.L226
 3084              	.LVL147:
 3085              	.L221:
1165:Src/tim.c     ****   {
1166:Src/tim.c     ****   /* USER CODE BEGIN TIM8_MspDeInit 0 */
1167:Src/tim.c     **** 
1168:Src/tim.c     ****   /* USER CODE END TIM8_MspDeInit 0 */
1169:Src/tim.c     ****     /* Peripheral clock disable */
1170:Src/tim.c     ****     __HAL_RCC_TIM8_CLK_DISABLE();
1171:Src/tim.c     **** 
1172:Src/tim.c     ****     /**TIM8 GPIO Configuration
1173:Src/tim.c     ****     PI6     ------> TIM8_CH2
1174:Src/tim.c     ****     PI5     ------> TIM8_CH1
1175:Src/tim.c     ****     */
1176:Src/tim.c     ****     HAL_GPIO_DeInit(GPIOI, GPIO_PIN_6|GPIO_PIN_5);
1177:Src/tim.c     **** 
1178:Src/tim.c     ****   /* USER CODE BEGIN TIM8_MspDeInit 1 */
1179:Src/tim.c     **** 
1180:Src/tim.c     ****   /* USER CODE END TIM8_MspDeInit 1 */
1181:Src/tim.c     ****   }
1182:Src/tim.c     **** }
 3086              		.loc 1 1182 1 view .LVU958
 3087 0010 08BD     		pop	{r3, pc}
 3088              	.LVL148:
 3089              	.L225:
1152:Src/tim.c     **** 
ARM GAS  /tmp/ccDodXXR.s 			page 83


 3090              		.loc 1 1152 5 is_stmt 1 view .LVU959
 3091 0012 0E4A     		ldr	r2, .L227+8
 3092 0014 D2F8E830 		ldr	r3, [r2, #232]
 3093 0018 23F00803 		bic	r3, r3, #8
 3094 001c C2F8E830 		str	r3, [r2, #232]
1158:Src/tim.c     **** 
 3095              		.loc 1 1158 5 view .LVU960
 3096 0020 4FF44061 		mov	r1, #3072
 3097 0024 0A48     		ldr	r0, .L227+12
 3098              	.LVL149:
1158:Src/tim.c     **** 
 3099              		.loc 1 1158 5 is_stmt 0 view .LVU961
 3100 0026 FFF7FEFF 		bl	HAL_GPIO_DeInit
 3101              	.LVL150:
 3102 002a F1E7     		b	.L221
 3103              	.LVL151:
 3104              	.L226:
1170:Src/tim.c     **** 
 3105              		.loc 1 1170 5 is_stmt 1 view .LVU962
 3106 002c 074A     		ldr	r2, .L227+8
 3107 002e D2F8F030 		ldr	r3, [r2, #240]
 3108 0032 23F00203 		bic	r3, r3, #2
 3109 0036 C2F8F030 		str	r3, [r2, #240]
1176:Src/tim.c     **** 
 3110              		.loc 1 1176 5 view .LVU963
 3111 003a 6021     		movs	r1, #96
 3112 003c 0548     		ldr	r0, .L227+16
 3113              	.LVL152:
1176:Src/tim.c     **** 
 3114              		.loc 1 1176 5 is_stmt 0 view .LVU964
 3115 003e FFF7FEFF 		bl	HAL_GPIO_DeInit
 3116              	.LVL153:
 3117              		.loc 1 1182 1 view .LVU965
 3118 0042 E5E7     		b	.L221
 3119              	.L228:
 3120              		.align	2
 3121              	.L227:
 3122 0044 000C0040 		.word	1073744896
 3123 0048 00040140 		.word	1073808384
 3124 004c 00440258 		.word	1476543488
 3125 0050 001C0258 		.word	1476533248
 3126 0054 00200258 		.word	1476534272
 3127              		.cfi_endproc
 3128              	.LFE357:
 3130              		.global	htim17
 3131              		.global	htim16
 3132              		.global	htim15
 3133              		.global	htim14
 3134              		.global	htim13
 3135              		.global	htim12
 3136              		.global	htim8
 3137              		.global	htim7
 3138              		.global	htim6
 3139              		.global	htim5
 3140              		.global	htim4
 3141              		.global	htim3
 3142              		.global	htim2
ARM GAS  /tmp/ccDodXXR.s 			page 84


 3143              		.global	htim1
 3144              		.section	.bss.htim1,"aw",%nobits
 3145              		.align	2
 3146              		.set	.LANCHOR0,. + 0
 3149              	htim1:
 3150 0000 00000000 		.space	76
 3150      00000000 
 3150      00000000 
 3150      00000000 
 3150      00000000 
 3151              		.section	.bss.htim12,"aw",%nobits
 3152              		.align	2
 3153              		.set	.LANCHOR6,. + 0
 3156              	htim12:
 3157 0000 00000000 		.space	76
 3157      00000000 
 3157      00000000 
 3157      00000000 
 3157      00000000 
 3158              		.section	.bss.htim13,"aw",%nobits
 3159              		.align	2
 3160              		.set	.LANCHOR7,. + 0
 3163              	htim13:
 3164 0000 00000000 		.space	76
 3164      00000000 
 3164      00000000 
 3164      00000000 
 3164      00000000 
 3165              		.section	.bss.htim14,"aw",%nobits
 3166              		.align	2
 3167              		.set	.LANCHOR13,. + 0
 3170              	htim14:
 3171 0000 00000000 		.space	76
 3171      00000000 
 3171      00000000 
 3171      00000000 
 3171      00000000 
 3172              		.section	.bss.htim15,"aw",%nobits
 3173              		.align	2
 3174              		.set	.LANCHOR8,. + 0
 3177              	htim15:
 3178 0000 00000000 		.space	76
 3178      00000000 
 3178      00000000 
 3178      00000000 
 3178      00000000 
 3179              		.section	.bss.htim16,"aw",%nobits
 3180              		.align	2
 3181              		.set	.LANCHOR9,. + 0
 3184              	htim16:
 3185 0000 00000000 		.space	76
 3185      00000000 
 3185      00000000 
 3185      00000000 
 3185      00000000 
 3186              		.section	.bss.htim17,"aw",%nobits
 3187              		.align	2
ARM GAS  /tmp/ccDodXXR.s 			page 85


 3188              		.set	.LANCHOR10,. + 0
 3191              	htim17:
 3192 0000 00000000 		.space	76
 3192      00000000 
 3192      00000000 
 3192      00000000 
 3192      00000000 
 3193              		.section	.bss.htim2,"aw",%nobits
 3194              		.align	2
 3195              		.set	.LANCHOR11,. + 0
 3198              	htim2:
 3199 0000 00000000 		.space	76
 3199      00000000 
 3199      00000000 
 3199      00000000 
 3199      00000000 
 3200              		.section	.bss.htim3,"aw",%nobits
 3201              		.align	2
 3202              		.set	.LANCHOR12,. + 0
 3205              	htim3:
 3206 0000 00000000 		.space	76
 3206      00000000 
 3206      00000000 
 3206      00000000 
 3206      00000000 
 3207              		.section	.bss.htim4,"aw",%nobits
 3208              		.align	2
 3209              		.set	.LANCHOR1,. + 0
 3212              	htim4:
 3213 0000 00000000 		.space	76
 3213      00000000 
 3213      00000000 
 3213      00000000 
 3213      00000000 
 3214              		.section	.bss.htim5,"aw",%nobits
 3215              		.align	2
 3216              		.set	.LANCHOR2,. + 0
 3219              	htim5:
 3220 0000 00000000 		.space	76
 3220      00000000 
 3220      00000000 
 3220      00000000 
 3220      00000000 
 3221              		.section	.bss.htim6,"aw",%nobits
 3222              		.align	2
 3223              		.set	.LANCHOR3,. + 0
 3226              	htim6:
 3227 0000 00000000 		.space	76
 3227      00000000 
 3227      00000000 
 3227      00000000 
 3227      00000000 
 3228              		.section	.bss.htim7,"aw",%nobits
 3229              		.align	2
 3230              		.set	.LANCHOR4,. + 0
 3233              	htim7:
 3234 0000 00000000 		.space	76
ARM GAS  /tmp/ccDodXXR.s 			page 86


 3234      00000000 
 3234      00000000 
 3234      00000000 
 3234      00000000 
 3235              		.section	.bss.htim8,"aw",%nobits
 3236              		.align	2
 3237              		.set	.LANCHOR5,. + 0
 3240              	htim8:
 3241 0000 00000000 		.space	76
 3241      00000000 
 3241      00000000 
 3241      00000000 
 3241      00000000 
 3242              		.text
 3243              	.Letext0:
 3244              		.file 2 "/home/julius/University/JKU/NetworkedES/arm/arm-none-eabi/include/machine/_default_types.
 3245              		.file 3 "/home/julius/University/JKU/NetworkedES/arm/arm-none-eabi/include/sys/_stdint.h"
 3246              		.file 4 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h743xx.h"
 3247              		.file 5 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 3248              		.file 6 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 3249              		.file 7 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 3250              		.file 8 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h"
 3251              		.file 9 "Inc/tim.h"
 3252              		.file 10 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h"
 3253              		.file 11 "Inc/main.h"
 3254              		.file 12 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h"
 3255              		.file 13 "<built-in>"
ARM GAS  /tmp/ccDodXXR.s 			page 87


DEFINED SYMBOLS
                            *ABS*:0000000000000000 tim.c
     /tmp/ccDodXXR.s:19     .text.MX_TIM1_Init:0000000000000000 $t
     /tmp/ccDodXXR.s:25     .text.MX_TIM1_Init:0000000000000000 MX_TIM1_Init
     /tmp/ccDodXXR.s:144    .text.MX_TIM1_Init:0000000000000070 $d
     /tmp/ccDodXXR.s:150    .text.MX_TIM4_Init:0000000000000000 $t
     /tmp/ccDodXXR.s:156    .text.MX_TIM4_Init:0000000000000000 MX_TIM4_Init
     /tmp/ccDodXXR.s:327    .text.MX_TIM4_Init:00000000000000a0 $d
     /tmp/ccDodXXR.s:333    .text.MX_TIM5_Init:0000000000000000 $t
     /tmp/ccDodXXR.s:339    .text.MX_TIM5_Init:0000000000000000 MX_TIM5_Init
     /tmp/ccDodXXR.s:449    .text.MX_TIM5_Init:000000000000005c $d
     /tmp/ccDodXXR.s:455    .text.MX_TIM6_Init:0000000000000000 $t
     /tmp/ccDodXXR.s:461    .text.MX_TIM6_Init:0000000000000000 MX_TIM6_Init
     /tmp/ccDodXXR.s:544    .text.MX_TIM6_Init:0000000000000048 $d
     /tmp/ccDodXXR.s:550    .text.MX_TIM7_Init:0000000000000000 $t
     /tmp/ccDodXXR.s:556    .text.MX_TIM7_Init:0000000000000000 MX_TIM7_Init
     /tmp/ccDodXXR.s:639    .text.MX_TIM7_Init:0000000000000048 $d
     /tmp/ccDodXXR.s:645    .text.MX_TIM8_Init:0000000000000000 $t
     /tmp/ccDodXXR.s:651    .text.MX_TIM8_Init:0000000000000000 MX_TIM8_Init
     /tmp/ccDodXXR.s:767    .text.MX_TIM8_Init:0000000000000060 $d
     /tmp/ccDodXXR.s:773    .text.MX_TIM12_Init:0000000000000000 $t
     /tmp/ccDodXXR.s:779    .text.MX_TIM12_Init:0000000000000000 MX_TIM12_Init
     /tmp/ccDodXXR.s:934    .text.MX_TIM12_Init:0000000000000094 $d
     /tmp/ccDodXXR.s:940    .text.MX_TIM13_Init:0000000000000000 $t
     /tmp/ccDodXXR.s:946    .text.MX_TIM13_Init:0000000000000000 MX_TIM13_Init
     /tmp/ccDodXXR.s:997    .text.MX_TIM13_Init:0000000000000028 $d
     /tmp/ccDodXXR.s:1003   .text.MX_TIM15_Init:0000000000000000 $t
     /tmp/ccDodXXR.s:1009   .text.MX_TIM15_Init:0000000000000000 MX_TIM15_Init
     /tmp/ccDodXXR.s:1133   .text.MX_TIM15_Init:0000000000000074 $d
     /tmp/ccDodXXR.s:1139   .text.MX_TIM16_Init:0000000000000000 $t
     /tmp/ccDodXXR.s:1145   .text.MX_TIM16_Init:0000000000000000 MX_TIM16_Init
     /tmp/ccDodXXR.s:1199   .text.MX_TIM16_Init:0000000000000028 $d
     /tmp/ccDodXXR.s:1205   .text.MX_TIM17_Init:0000000000000000 $t
     /tmp/ccDodXXR.s:1211   .text.MX_TIM17_Init:0000000000000000 MX_TIM17_Init
     /tmp/ccDodXXR.s:1265   .text.MX_TIM17_Init:0000000000000028 $d
     /tmp/ccDodXXR.s:1271   .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/ccDodXXR.s:1277   .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/ccDodXXR.s:1482   .text.HAL_TIM_Base_MspInit:0000000000000108 $d
     /tmp/ccDodXXR.s:1494   .text.HAL_TIM_IC_MspInit:0000000000000000 $t
     /tmp/ccDodXXR.s:1500   .text.HAL_TIM_IC_MspInit:0000000000000000 HAL_TIM_IC_MspInit
     /tmp/ccDodXXR.s:1852   .text.HAL_TIM_IC_MspInit:00000000000001ac $d
     /tmp/ccDodXXR.s:1865   .text.HAL_TIM_PWM_MspInit:0000000000000000 $t
     /tmp/ccDodXXR.s:1871   .text.HAL_TIM_PWM_MspInit:0000000000000000 HAL_TIM_PWM_MspInit
     /tmp/ccDodXXR.s:1917   .text.HAL_TIM_PWM_MspInit:000000000000002c $d
     /tmp/ccDodXXR.s:1923   .text.HAL_TIM_Encoder_MspInit:0000000000000000 $t
     /tmp/ccDodXXR.s:1929   .text.HAL_TIM_Encoder_MspInit:0000000000000000 HAL_TIM_Encoder_MspInit
     /tmp/ccDodXXR.s:2088   .text.HAL_TIM_Encoder_MspInit:00000000000000b4 $d
     /tmp/ccDodXXR.s:2097   .text.HAL_TIM_MspPostInit:0000000000000000 $t
     /tmp/ccDodXXR.s:2103   .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
     /tmp/ccDodXXR.s:2276   .text.HAL_TIM_MspPostInit:00000000000000bc $d
     /tmp/ccDodXXR.s:2285   .text.MX_TIM2_Init:0000000000000000 $t
     /tmp/ccDodXXR.s:2291   .text.MX_TIM2_Init:0000000000000000 MX_TIM2_Init
     /tmp/ccDodXXR.s:2482   .text.MX_TIM2_Init:00000000000000c4 $d
     /tmp/ccDodXXR.s:2487   .text.MX_TIM3_Init:0000000000000000 $t
     /tmp/ccDodXXR.s:2493   .text.MX_TIM3_Init:0000000000000000 MX_TIM3_Init
     /tmp/ccDodXXR.s:2619   .text.MX_TIM3_Init:0000000000000078 $d
     /tmp/ccDodXXR.s:2625   .text.MX_TIM14_Init:0000000000000000 $t
ARM GAS  /tmp/ccDodXXR.s 			page 88


     /tmp/ccDodXXR.s:2631   .text.MX_TIM14_Init:0000000000000000 MX_TIM14_Init
     /tmp/ccDodXXR.s:2744   .text.MX_TIM14_Init:000000000000006c $d
     /tmp/ccDodXXR.s:2750   .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/ccDodXXR.s:2756   .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/ccDodXXR.s:2869   .text.HAL_TIM_Base_MspDeInit:00000000000000a4 $d
     /tmp/ccDodXXR.s:2881   .text.HAL_TIM_IC_MspDeInit:0000000000000000 $t
     /tmp/ccDodXXR.s:2887   .text.HAL_TIM_IC_MspDeInit:0000000000000000 HAL_TIM_IC_MspDeInit
     /tmp/ccDodXXR.s:2999   .text.HAL_TIM_IC_MspDeInit:0000000000000094 $d
     /tmp/ccDodXXR.s:3012   .text.HAL_TIM_PWM_MspDeInit:0000000000000000 $t
     /tmp/ccDodXXR.s:3018   .text.HAL_TIM_PWM_MspDeInit:0000000000000000 HAL_TIM_PWM_MspDeInit
     /tmp/ccDodXXR.s:3047   .text.HAL_TIM_PWM_MspDeInit:000000000000001c $d
     /tmp/ccDodXXR.s:3053   .text.HAL_TIM_Encoder_MspDeInit:0000000000000000 $t
     /tmp/ccDodXXR.s:3059   .text.HAL_TIM_Encoder_MspDeInit:0000000000000000 HAL_TIM_Encoder_MspDeInit
     /tmp/ccDodXXR.s:3122   .text.HAL_TIM_Encoder_MspDeInit:0000000000000044 $d
     /tmp/ccDodXXR.s:3191   .bss.htim17:0000000000000000 htim17
     /tmp/ccDodXXR.s:3184   .bss.htim16:0000000000000000 htim16
     /tmp/ccDodXXR.s:3177   .bss.htim15:0000000000000000 htim15
     /tmp/ccDodXXR.s:3170   .bss.htim14:0000000000000000 htim14
     /tmp/ccDodXXR.s:3163   .bss.htim13:0000000000000000 htim13
     /tmp/ccDodXXR.s:3156   .bss.htim12:0000000000000000 htim12
     /tmp/ccDodXXR.s:3240   .bss.htim8:0000000000000000 htim8
     /tmp/ccDodXXR.s:3233   .bss.htim7:0000000000000000 htim7
     /tmp/ccDodXXR.s:3226   .bss.htim6:0000000000000000 htim6
     /tmp/ccDodXXR.s:3219   .bss.htim5:0000000000000000 htim5
     /tmp/ccDodXXR.s:3212   .bss.htim4:0000000000000000 htim4
     /tmp/ccDodXXR.s:3205   .bss.htim3:0000000000000000 htim3
     /tmp/ccDodXXR.s:3198   .bss.htim2:0000000000000000 htim2
     /tmp/ccDodXXR.s:3149   .bss.htim1:0000000000000000 htim1
     /tmp/ccDodXXR.s:3145   .bss.htim1:0000000000000000 $d
     /tmp/ccDodXXR.s:3152   .bss.htim12:0000000000000000 $d
     /tmp/ccDodXXR.s:3159   .bss.htim13:0000000000000000 $d
     /tmp/ccDodXXR.s:3166   .bss.htim14:0000000000000000 $d
     /tmp/ccDodXXR.s:3173   .bss.htim15:0000000000000000 $d
     /tmp/ccDodXXR.s:3180   .bss.htim16:0000000000000000 $d
     /tmp/ccDodXXR.s:3187   .bss.htim17:0000000000000000 $d
     /tmp/ccDodXXR.s:3194   .bss.htim2:0000000000000000 $d
     /tmp/ccDodXXR.s:3201   .bss.htim3:0000000000000000 $d
     /tmp/ccDodXXR.s:3208   .bss.htim4:0000000000000000 $d
     /tmp/ccDodXXR.s:3215   .bss.htim5:0000000000000000 $d
     /tmp/ccDodXXR.s:3222   .bss.htim6:0000000000000000 $d
     /tmp/ccDodXXR.s:3229   .bss.htim7:0000000000000000 $d
     /tmp/ccDodXXR.s:3236   .bss.htim8:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
memset
HAL_TIM_IC_Init
HAL_TIM_Encoder_Init
HAL_TIM_IC_ConfigChannel
HAL_TIM_SlaveConfigSynchro
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_Init
HAL_TIM_PWM_Init
ARM GAS  /tmp/ccDodXXR.s 			page 89


HAL_TIM_PWM_ConfigChannel
HAL_NVIC_DisableIRQ
HAL_GPIO_DeInit
