/* */
/*###############################################################################*/
/*#                                                    */
/*#        Technology     : TSMC 16nm CMOS Logic FinFet (FFC) HKMG*/
/*#        Memory Type    : TSMC 16nm FFC Two Port Register File with d130 bit cell*/
/*#        Library Name   : ts6n16ffcllsvta8x32m1fw (user specify : ts6n16ffcllsvta8x32m1fw)*/
/*#        Library Version: 170a*/
/*#        Generated Time : 2025/06/18, 13:10:29*/
/*###############################################################################*/
/*# STATEMENT OF USE                                                             */
/*#                                                                              */
/*#  This information contains confidential and proprietary information of TSMC. */
/*# No part of this information may be reproduced, transmitted, transcribed,     */
/*# stored in a retrieval system, or translated into any human or computer       */
/*# language, in any form or by any means, electronic, mechanical, magnetic,     */
/*# optical, chemical, manual, or otherwise, without the prior written permission*/
/*# of TSMC. This information was prepared for informational purpose and is for  */
/*# use by TSMC's customers only. TSMC reserves the right to make changes in the */
/*# inforrmation at any time and without notice.                                 */
/**/
/*###############################################################################*/
/*#*Template Version : S_03_44602***************************************************************/
/*#**********************************************************************************************/



library(ts6n16ffcllsvta8x32m1fw_ssgnp0p765vm40c) {
    technology (cmos) ;
    delay_model         : table_lookup ;
    date                : "2025/06/18, 13:10:29" ;
    comment             : "Copyright TSMC" ;
    revision            : v1.0 ;
    simulation          : true ;
    nom_process         : 1 ;
    nom_temperature     : -40.000000 ;
    nom_voltage         : 0.765000 ;

    voltage_map(VDD, 0.765000);  
    voltage_map(VSS, 0.0);
    operating_conditions("ssgnp0p765vm40c"){
        process     : 1 ;
        temperature : -40.000000 ;
        voltage     : 0.765000 ;
        tree_type   : "balanced_tree" ;
    }
    default_operating_conditions    : ssgnp0p765vm40c ;
    default_fanout_load             : 1 ;
    default_inout_pin_cap           : 0.0 ;
    default_input_pin_cap           : 1.0 ;
    default_output_pin_cap          : 0.0 ;
    default_cell_leakage_power      : 0.0 ;
    default_leakage_power_density   : 0.0 ;
    
    slew_lower_threshold_pct_rise   :  10 ;
    slew_upper_threshold_pct_rise   :  90 ;
    slew_derate_from_library        : 1.00 ;
    input_threshold_pct_fall        : 50 ;
    output_threshold_pct_fall       : 50 ;
    input_threshold_pct_rise        : 50 ;
    output_threshold_pct_rise       : 50 ;
    slew_lower_threshold_pct_fall   : 10 ;
    slew_upper_threshold_pct_fall   : 90 ;
    k_volt_cell_leakage_power       : 0.0 ;
    k_temp_cell_leakage_power       : 0.0 ;
    k_process_cell_leakage_power    : 0.0 ;
    k_volt_internal_power           : 0.0 ;
    k_temp_internal_power           : 0.0 ;
    k_process_internal_power        : 0.0 ;

    capacitive_load_unit (1,pf) ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;
    pulling_resistance_unit : "1kohm" ;
    library_features(report_delay_calculation) ;
    library_features(report_power_calculation) ;
    define_cell_area (pad_drivers,pad_driver_sites) ;
    
    input_voltage(cmos) {
        vil : 0.3 * VDD ;
        vih : 0.7 * VDD ;
        vimin : -0.5 ;
        vimax : VDD + 0.5 ;
    }
    input_voltage(cmos_schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(schmitt) {
         vil : 0.3 * VDD ;
         vih : 0.7 * VDD ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(ttl_schmitt) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    input_voltage(pci) {
         vil : 0.8 ;
         vih : 2.0 ;
         vimin : -0.5 ;
         vimax : VDD + 0.5 ;
    }
    output_voltage(cmos) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(cmos_schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(schmitt) {
         vol : 0.3 * VDD ;
         voh : 0.7 * VDD ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(ttl_schmitt) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }
    output_voltage(pci) {
         vol : 0.8 ;
         voh : 2.0 ;
         vomin : -0.5 ;
         vomax : VDD + 0.5 ;
    }

    /* LIBRARY_DEFINES */
    /* LIBRARY_ATTRIBUTE */
    define(functional_peak_current, cell, float);
    lu_table_template (clktree_constraint_template) {
         variable_1 : input_net_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    } 
    lu_table_template (clktran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (asyntran_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (sram_load_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template (sig2sram_constraint_template) {
         variable_1 : related_pin_transition ;
         variable_2 : constrained_pin_transition ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
    }
    lu_table_template (sig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    } 
    lu_table_template (asig2sram_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" ) ;
         index_2 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    power_lut_template(sram_power_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.002000, 0.024900, 0.052700, 0.108400, 0.219700" ) ;
    }
    lu_table_template (waveform_template_name) {
        variable_1 : input_net_transition;
        variable_2 : normalized_voltage;
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ( "0.000000, 0.065000, 0.215835, 0.342510, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1.000000" );
    }
    /* LIBRARY_TEMPLATE */

    normalized_driver_waveform (waveform_template_name) {
        index_1 ( "0.011000, 0.052000, 0.107000, 0.217000, 0.437000" );
        index_2 ( "0.000000, 0.065000, 0.215835, 0.342510, 0.470272, 0.587447, 0.755671, 0.920547, 0.942784, 0.960506, 0.974146, 0.984284, 0.995449, 1.000000" );
        values ( \
              "0.000000, 0.000894, 0.002968, 0.004710, 0.006466, 0.008077, 0.010390, 0.012658, 0.012963, 0.013207, 0.013395, 0.013534, 0.013687, 0.013750",\
              "0.000000, 0.004225, 0.014029, 0.022263, 0.030568, 0.038184, 0.049119, 0.059836, 0.061281, 0.062433, 0.063319, 0.063978, 0.064704, 0.065000",\
              "0.000000, 0.008694, 0.028868, 0.045811, 0.062899, 0.078571, 0.101071, 0.123123, 0.126097, 0.128468, 0.130292, 0.131648, 0.133141, 0.133750",\
              "0.000000, 0.017631, 0.058545, 0.092906, 0.127561, 0.159345, 0.204976, 0.249698, 0.255730, 0.260537, 0.264237, 0.266987, 0.270016, 0.271250",\
              "0.000000, 0.035506, 0.117900, 0.187096, 0.256886, 0.320893, 0.412785, 0.502849, 0.514996, 0.524676, 0.532127, 0.537665, 0.543764, 0.546250"\
               );
    }



    type (AA_2_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 3 ;
        bit_from  : 2 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (AB_2_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 3 ;
        bit_from  : 2 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (D_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    type (BWEB_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }

    
    type (Q_31_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 32 ;
        bit_from  : 31 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    
   type (RCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (WCT_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1;
        bit_to    : 0;
        downto    : true;
    }
   type (KP_2_0) {
        base_type : array;
        data_type : bit;
        bit_width : 3;
        bit_from  : 2;
        bit_to    : 0;
        downto    : true;
    }


    
cell(TS6N16FFCLLSVTA8X32M1FW) {
    is_macro_cell : true;
    memory() {
        type            : ram ;
        address_width   : 3 ;
        word_width      : 32 ;
    }
    functional_peak_current : 14796.860000;
    interface_timing     : TRUE ;
    bus_naming_style     : "%s[%d]" ;
    area                 : 835.030560 ;
    dont_use : TRUE ;
    dont_touch : TRUE ;
    map_only : TRUE ;

    pg_pin(VDD) {
        voltage_name : VDD;
        direction : input;
        pg_type : primary_power;
    }
    pg_pin(VSS) {
        voltage_name : VSS;
        direction : input;
        pg_type : primary_ground;
    }
    
    bus(RCT) {
        bus_type : RCT_1_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.007271;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.830776, 0.847635, 0.868392, 0.902353, 0.956310" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.830776, 0.847635, 0.868392, 0.902353, 0.956310" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.747698, 0.762871, 0.781553, 0.812118, 0.860679" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.747698, 0.762871, 0.781553, 0.812118, 0.860679" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.830776, 0.847635, 0.868392, 0.902353, 0.956310" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.830776, 0.847635, 0.868392, 0.902353, 0.956310" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.747698, 0.762871, 0.781553, 0.812118, 0.860679" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.747698, 0.762871, 0.781553, 0.812118, 0.860679" ) ;
            }
        }
        pin(RCT[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004424") ;
            }
            fall_power("scalar") {
                values ("0.004424") ;
            }
        }  
        }
    }
    bus(WCT) {
        bus_type : WCT_1_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.007061;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.830776, 0.847635, 0.868392, 0.902353, 0.956310" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.830776, 0.847635, 0.868392, 0.902353, 0.956310" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.747698, 0.762871, 0.781553, 0.812118, 0.860679" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.747698, 0.762871, 0.781553, 0.812118, 0.860679" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.830776, 0.847635, 0.868392, 0.902353, 0.956310" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.830776, 0.847635, 0.868392, 0.902353, 0.956310" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.747698, 0.762871, 0.781553, 0.812118, 0.860679" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.747698, 0.762871, 0.781553, 0.812118, 0.860679" ) ;
            }
        }
        pin(WCT[1:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004424") ;
            }
            fall_power("scalar") {
                values ("0.004424") ;
            }
        }  
        }
    }
    bus(KP) {
        bus_type : KP_2_0 ;
        direction : input;
        max_transition  : 0.437000 ;
        capacitance : 0.001690;

        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.830776, 0.847635, 0.868392, 0.902353, 0.956310" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.830776, 0.847635, 0.868392, 0.902353, 0.956310" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "!WEB" ;
      
            sdf_cond        : "check_noidle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
    
      
            when            : "WEB" ;
      
            sdf_cond        : "check_idle_w" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.747698, 0.762871, 0.781553, 0.812118, 0.860679" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.747698, 0.762871, 0.781553, 0.812118, 0.860679" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.830776, 0.847635, 0.868392, 0.902353, 0.956310" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.830776, 0.847635, 0.868392, 0.902353, 0.956310" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "!REB" ;
      
            sdf_cond        : "check_noidle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint("scalar") {
                values ( "0.000000" ) ;
            }
            fall_constraint("scalar") {
                values ( "0.000000" ) ;
            }
        }
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
    
      
            when            : "REB" ;
      
            sdf_cond        : "check_idle_r" ;
    
            rise_constraint(asyntran_constraint_template) {
                values ( "0.747698, 0.762871, 0.781553, 0.812118, 0.860679" ) ;
            }
            
            fall_constraint(asyntran_constraint_template) {
                values ( "0.747698, 0.762871, 0.781553, 0.812118, 0.860679" ) ;
            }
        }
        pin(KP[2:0]) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004424") ;
            }
            fall_power("scalar") {
                values ("0.004424") ;
            }
        }  
        }
    }
 
 
    pin(CLKW) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.003999 ;
        clock           : true ;
        pin_func_type   : active_rising ;

       timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
       }
       timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }               
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLKW" ;
            when : "!WEB" ;
            sdf_cond : "check_web" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.133263, 0.150122, 0.170880, 0.204841, 0.258797" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.277776, 0.294636, 0.315393, 0.349354, 0.403311" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLKW" ;
            when : "!WEB" ;
            sdf_cond : "check_web" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.830776, 0.847635, 0.868392, 0.902353, 0.956310" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.830776, 0.847635, 0.868392, 0.902353, 0.956310" ) ;
            }
        }


        
        timing() {
            timing_type   : recovery_rising ;
            related_pin   : "CLKR" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "check_twrcc" ;
            
            rise_constraint("scalar") {
                values ("0.830776" ) ;
            }
        }

        



        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB &(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]) ";
            rise_power("scalar") {
                values ("0.598713") ;
            }
            fall_power("scalar") {
                values ("0.066524") ;
            }
        }
        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB &(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) ";
            rise_power("scalar") {
                values ("0.536097") ;
            }
            fall_power("scalar") {
                values ("0.059566") ;
            }
        }
        internal_power () {
            related_pg_pin : VDD;
            when : "!WEB & (!(BWEB[31] & BWEB[30] & BWEB[29] & BWEB[28] & BWEB[27] & BWEB[26] & BWEB[25] & BWEB[24] & BWEB[23] & BWEB[22] & BWEB[21] & BWEB[20] & BWEB[19] & BWEB[18] & BWEB[17] & BWEB[16] & BWEB[15] & BWEB[14] & BWEB[13] & BWEB[12] & BWEB[11] & BWEB[10] & BWEB[9] & BWEB[8] & BWEB[7] & BWEB[6] & BWEB[5] & BWEB[4] & BWEB[3] & BWEB[2] & BWEB[1] & BWEB[0]) & !(!BWEB[31] & !BWEB[30] & !BWEB[29] & !BWEB[28] & !BWEB[27] & !BWEB[26] & !BWEB[25] & !BWEB[24] & !BWEB[23] & !BWEB[22] & !BWEB[21] & !BWEB[20] & !BWEB[19] & !BWEB[18] & !BWEB[17] & !BWEB[16] & !BWEB[15] & !BWEB[14] & !BWEB[13] & !BWEB[12] & !BWEB[11] & !BWEB[10] & !BWEB[9] & !BWEB[8] & !BWEB[7] & !BWEB[6] & !BWEB[5] & !BWEB[4] & !BWEB[3] & !BWEB[2] & !BWEB[1] & !BWEB[0]))  ";
            rise_power("scalar") {
                values ("0.567405") ;
            }
            fall_power("scalar") {
                values ("0.063045") ;
            }
        }
        
        internal_power () {
            related_pg_pin : VDD;
            when : "WEB";
            rise_power("scalar") {
                values ("0.006920") ;
            }
            fall_power("scalar") {
                values ("0.000000") ;
            }
        }
        

    }   /* pin(CLKW) */
    
    pin(WEB) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001816 ;
        
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.232857, 0.248719, 0.269802, 0.310134, 0.381036",\
              "0.217909, 0.233771, 0.254854, 0.295186, 0.366088",\
              "0.200390, 0.216252, 0.237335, 0.277667, 0.348569",\
              "0.170913, 0.186774, 0.207857, 0.248189, 0.319091",\
              "0.126914, 0.142776, 0.163859, 0.204191, 0.275093"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.232857, 0.248719, 0.269802, 0.310134, 0.381036",\
              "0.217909, 0.233771, 0.254854, 0.295186, 0.366088",\
              "0.200390, 0.216252, 0.237335, 0.277667, 0.348569",\
              "0.170913, 0.186774, 0.207857, 0.248189, 0.319091",\
              "0.126914, 0.142776, 0.163859, 0.204191, 0.275093"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
             
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.128048, 0.120943, 0.111314, 0.097052, 0.080000",\
              "0.150874, 0.143769, 0.134140, 0.119879, 0.099638",\
              "0.179514, 0.172409, 0.162780, 0.148518, 0.128277",\
              "0.224947, 0.217843, 0.208214, 0.193952, 0.173711",\
              "0.297881, 0.290777, 0.281148, 0.266886, 0.246645"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "0.128048, 0.120943, 0.111314, 0.097052, 0.080000",\
              "0.150874, 0.143769, 0.134140, 0.119879, 0.099638",\
              "0.179514, 0.172409, 0.162780, 0.148518, 0.128277",\
              "0.224947, 0.217843, 0.208214, 0.193952, 0.173711",\
              "0.297881, 0.290777, 0.281148, 0.266886, 0.246645"\
               ) ;
            }
        }

        
        

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.004424") ;
            }
            fall_power("scalar") {
                values ("0.004424") ;
            }
        }  

        
    }   /* pin(WEB) */
    
    
    bus(AA) {
        bus_type        : AA_2_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001409 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.172844, 0.188463, 0.209624, 0.248855, 0.313029",\
              "0.156665, 0.172284, 0.193446, 0.232676, 0.296850",\
              "0.136296, 0.151915, 0.173077, 0.212307, 0.276481",\
              "0.103749, 0.119368, 0.140529, 0.179760, 0.243934",\
              "0.051733, 0.067352, 0.088513, 0.127744, 0.191918"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.172844, 0.188463, 0.209624, 0.248855, 0.313029",\
              "0.156665, 0.172284, 0.193446, 0.232676, 0.296850",\
              "0.136296, 0.151915, 0.173077, 0.212307, 0.276481",\
              "0.103749, 0.119368, 0.140529, 0.179760, 0.243934",\
              "0.051733, 0.067352, 0.088513, 0.127744, 0.191918"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.238921, 0.232077, 0.222600, 0.208311, 0.187869",\
              "0.261747, 0.254903, 0.245426, 0.231137, 0.210695",\
              "0.290387, 0.283542, 0.274066, 0.259777, 0.239335",\
              "0.335820, 0.328976, 0.319499, 0.305211, 0.284768",\
              "0.408754, 0.401910, 0.392433, 0.378145, 0.357702"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.238921, 0.232077, 0.222600, 0.208311, 0.187869",\
              "0.261747, 0.254903, 0.245426, 0.231137, 0.210695",\
              "0.290387, 0.283542, 0.274066, 0.259777, 0.239335",\
              "0.335820, 0.328976, 0.319499, 0.305211, 0.284768",\
              "0.408754, 0.401910, 0.392433, 0.378145, 0.357702"\
               ) ;
            }
        }

        
        pin(AA[2:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.031583") ;
            }
            fall_power("scalar") {
                values ("0.031583") ;
            }
        }   
        }
    }   /* bus(AA) */
    
    
    
    
    bus(D) {
        bus_type        : D_31_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001381 ;
        memory_write() {
            address     : AA ;
            clocked_on  : CLKW ;
        }
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.108584, 0.126166, 0.150204, 0.192911, 0.263857",\
              "0.092405, 0.109988, 0.134025, 0.176732, 0.247678",\
              "0.072036, 0.089619, 0.113656, 0.156363, 0.227309",\
              "0.039489, 0.057072, 0.081109, 0.123816, 0.194762",\
              "0.000000, 0.005055, 0.029093, 0.071800, 0.142746"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.108584, 0.126166, 0.150204, 0.192911, 0.263857",\
              "0.092405, 0.109988, 0.134025, 0.176732, 0.247678",\
              "0.072036, 0.089619, 0.113656, 0.156363, 0.227309",\
              "0.039489, 0.057072, 0.081109, 0.123816, 0.194762",\
              "0.000000, 0.005055, 0.029093, 0.071800, 0.142746"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.338523, 0.320871, 0.297020, 0.260591, 0.203312",\
              "0.354828, 0.337176, 0.313325, 0.276895, 0.219616",\
              "0.375284, 0.357633, 0.333782, 0.297352, 0.240073",\
              "0.407737, 0.390085, 0.366234, 0.329805, 0.272526",\
              "0.459832, 0.442181, 0.418330, 0.381900, 0.324622"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.338523, 0.320871, 0.297020, 0.260591, 0.203312",\
              "0.354828, 0.337176, 0.313325, 0.276895, 0.219616",\
              "0.375284, 0.357633, 0.333782, 0.297352, 0.240073",\
              "0.407737, 0.390085, 0.366234, 0.329805, 0.272526",\
              "0.459832, 0.442181, 0.418330, 0.381900, 0.324622"\
               ) ;
            }
        }
        
        
        pin(D[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.008524") ;
            }
            fall_power("scalar") {
                values ("0.008524") ;
            }
        }
        }

    }   /* bus(D) */
    
    

    
    
    bus(BWEB) {
        bus_type        : BWEB_31_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001320 ;
        
       timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.138642, 0.156262, 0.180262, 0.222970, 0.296661",\
              "0.123694, 0.141314, 0.165314, 0.208021, 0.281712",\
              "0.106175, 0.123795, 0.147795, 0.190502, 0.264193",\
              "0.076697, 0.094318, 0.118317, 0.161025, 0.234716",\
              "0.032699, 0.050319, 0.074319, 0.117026, 0.190717"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.138642, 0.156262, 0.180262, 0.222970, 0.296661",\
              "0.123694, 0.141314, 0.165314, 0.208021, 0.281712",\
              "0.106175, 0.123795, 0.147795, 0.190502, 0.264193",\
              "0.076697, 0.094318, 0.118317, 0.161025, 0.234716",\
              "0.032699, 0.050319, 0.074319, 0.117026, 0.190717"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKW" ;
            when            :"(!WEB)" ;
            sdf_cond        :"WE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.273000, 0.256383, 0.236298, 0.201394, 0.143750",\
              "0.289305, 0.272688, 0.252603, 0.217698, 0.160054",\
              "0.309762, 0.293145, 0.273059, 0.238155, 0.180511",\
              "0.342214, 0.325597, 0.305512, 0.270608, 0.212964",\
              "0.394310, 0.377693, 0.357608, 0.322704, 0.265059"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.273000, 0.256383, 0.236298, 0.201394, 0.143750",\
              "0.289305, 0.272688, 0.252603, 0.217698, 0.160054",\
              "0.309762, 0.293145, 0.273059, 0.238155, 0.180511",\
              "0.342214, 0.325597, 0.305512, 0.270608, 0.212964",\
              "0.394310, 0.377693, 0.357608, 0.322704, 0.265059"\
               ) ;
            }
        }

        
        pin(BWEB[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.006410") ;
            }
            fall_power("scalar") {
                values ("0.006410") ;
            }
        }
        }
  
    }   /* bus(BWEB) */
    
    
    
    pin(CLKR) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.004034 ;
        clock           : true ;
        pin_func_type   : active_rising ;
        timing() {
            timing_type  : max_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }
        timing() {
            timing_type  : min_clock_tree_path;
            timing_sense : positive_unate;
            cell_rise( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
            cell_fall( "clktree_constraint_template" ) {
                values  ( "   0,    0,    0,    0,    0" );
            }
        }               
        timing () {
            timing_type : "min_pulse_width" ;
            related_pin : "CLKR" ;
            when : "!REB" ;
            sdf_cond : "check_reb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.100000, 0.100000, 0.100000, 0.100000, 0.100000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.269279, 0.277241, 0.282767, 0.290220, 0.298915" ) ;
            }
        }
        timing () {
            timing_type : "minimum_period" ;
            related_pin : "CLKR" ;
            when : "!REB" ;
            sdf_cond : "check_reb" ;
            rise_constraint ( "clktran_constraint_template" ) {
                values ( "0.604579, 0.612541, 0.618067, 0.625520, 0.874000" ) ;
            }
            fall_constraint ( "clktran_constraint_template" ) {
                values ( "0.604579, 0.612541, 0.618067, 0.625520, 0.874000" ) ;
            }
        }

        timing() {
            
            timing_type   : recovery_rising ;
            related_pin   : "CLKW" ;
            when          : "(!WEB & !REB)" ;
            sdf_cond      : "check_trwcc" ;
            
            rise_constraint("scalar") {
                values ( "0.604579" ) ;
            }
        }
        
        


        internal_power () {
            related_pg_pin : VDD;
            when : "!REB";

            rise_power("scalar") {
                values ("0.284506") ;
            }
            fall_power("scalar") {
                values ("0.426759") ;
            }
        }
        
        
        internal_power () {
            related_pg_pin : VDD;
            when : "REB";
            rise_power("scalar") {
                values ("0.007506") ;
            }
            fall_power("scalar") {
                values ("0.000000") ;
            }
        }
        
    }   /* pin(CLKR) */
    
    
    pin(REB) {
        related_power_pin : VDD;
        related_ground_pin : VSS;
         direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001822 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.257281, 0.273778, 0.295027, 0.336929, 0.406062",\
              "0.239870, 0.256368, 0.277618, 0.319518, 0.388653",\
              "0.220174, 0.236672, 0.257921, 0.299822, 0.368957",\
              "0.191130, 0.207627, 0.228877, 0.270778, 0.339912",\
              "0.143913, 0.160411, 0.181660, 0.223561, 0.292695"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.257281, 0.273778, 0.295027, 0.336929, 0.406062",\
              "0.239870, 0.256368, 0.277618, 0.319518, 0.388653",\
              "0.220174, 0.236672, 0.257921, 0.299822, 0.368957",\
              "0.191130, 0.207627, 0.228877, 0.270778, 0.339912",\
              "0.143913, 0.160411, 0.181660, 0.223561, 0.292695"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.124442, 0.117372, 0.107662, 0.093178, 0.080000",\
              "0.135188, 0.128118, 0.118408, 0.103924, 0.083419",\
              "0.143449, 0.136379, 0.126669, 0.112185, 0.091680",\
              "0.153647, 0.146577, 0.136867, 0.122382, 0.101878",\
              "0.166229, 0.159159, 0.149449, 0.134964, 0.114460"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) { 
                values ( \
              "0.124442, 0.117372, 0.107662, 0.093178, 0.080000",\
              "0.135188, 0.128118, 0.118408, 0.103924, 0.083419",\
              "0.143449, 0.136379, 0.126669, 0.112185, 0.091680",\
              "0.153647, 0.146577, 0.136867, 0.122382, 0.101878",\
              "0.166229, 0.159159, 0.149449, 0.134964, 0.114460"\
               ) ;
            }
        }       
        

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.005025") ;
            }
            fall_power("scalar") {
                values ("0.005025") ;
            }
        }  
    }   /* pin(REB) */
    
    
    bus(AB) {
        bus_type        : AB_2_0 ;
        direction       : input ;
        max_transition  : 0.437000 ;
        capacitance     : 0.001409 ;
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.177174, 0.188820, 0.202357, 0.223436, 0.252572",\
              "0.169527, 0.181173, 0.194710, 0.215789, 0.244926",\
              "0.163672, 0.175317, 0.188855, 0.209934, 0.239070",\
              "0.156387, 0.168032, 0.181570, 0.202649, 0.231785",\
              "0.147410, 0.159056, 0.172593, 0.193672, 0.222809"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.177174, 0.188820, 0.202357, 0.223436, 0.252572",\
              "0.169527, 0.181173, 0.194710, 0.215789, 0.244926",\
              "0.163672, 0.175317, 0.188855, 0.209934, 0.239070",\
              "0.156387, 0.168032, 0.181570, 0.202649, 0.231785",\
              "0.147410, 0.159056, 0.172593, 0.193672, 0.222809"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLKR" ;
            when            :"(!REB)" ;
            sdf_cond        :"RE_nopd" ;
            
            rise_constraint(sig2sram_constraint_template) {
                values ( \
              "0.158554, 0.152714, 0.147226, 0.139799, 0.128912",\
              "0.169300, 0.163460, 0.157972, 0.150545, 0.139658",\
              "0.177561, 0.171720, 0.166233, 0.158806, 0.147919",\
              "0.187758, 0.181918, 0.176430, 0.169004, 0.158116",\
              "0.200341, 0.194500, 0.189013, 0.181587, 0.170699"\
               ) ;
            }
            
            fall_constraint(sig2sram_constraint_template) {
                values ( \
              "0.158554, 0.152714, 0.147226, 0.139799, 0.128912",\
              "0.169300, 0.163460, 0.157972, 0.150545, 0.139658",\
              "0.177561, 0.171720, 0.166233, 0.158806, 0.147919",\
              "0.187758, 0.181918, 0.176430, 0.169004, 0.158116",\
              "0.200341, 0.194500, 0.189013, 0.181587, 0.170699"\
               ) ;
            }
        }

        
        pin(AB[2:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;

        internal_power () {
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.031583") ;
            }
            fall_power("scalar") {
                values ("0.031583") ;
            }
        }  
        }

    }   /* bus(AB) */
    
    


    
    bus(Q) {
        bus_type        : Q_31_0 ;
        direction       : output ;
        max_capacitance : 0.219700 ;
        memory_read() {
            address     : AB ;
        }
        timing() {
            related_pin   : "CLKR" ;
            timing_type   : rising_edge ;
            timing_sense  : non_unate ;

            when          : "!REB" ;
            sdf_cond      : "!REB" ;

            cell_rise(sig2sram_delay_template) {
                values ( \
              "0.276893, 0.311840, 0.347801, 0.413689, 0.542192",\
              "0.284855, 0.319802, 0.355763, 0.421650, 0.550154",\
              "0.290381, 0.325327, 0.361289, 0.427176, 0.555680",\
              "0.297834, 0.332781, 0.368742, 0.434629, 0.563133",\
              "0.306529, 0.341476, 0.377437, 0.443324, 0.571828"\
               ) ;
            }
            
            cell_fall(sig2sram_delay_template) {
                values ( \
              "0.276893, 0.311840, 0.347801, 0.413689, 0.542192",\
              "0.284855, 0.319802, 0.355763, 0.421650, 0.550154",\
              "0.290381, 0.325327, 0.361289, 0.427176, 0.555680",\
              "0.297834, 0.332781, 0.368742, 0.434629, 0.563133",\
              "0.306529, 0.341476, 0.377437, 0.443324, 0.571828"\
               ) ;
            }
            
            retaining_rise(sig2sram_delay_template) {
                values ( \
              "0.137245, 0.161068, 0.185046, 0.230257, 0.315797",\
              "0.144828, 0.168651, 0.192629, 0.237840, 0.323379",\
              "0.150090, 0.173913, 0.197891, 0.243102, 0.328642",\
              "0.157189, 0.181012, 0.204990, 0.250201, 0.335740",\
              "0.165470, 0.189293, 0.213271, 0.258482, 0.344021"\
               ) ;
            }
            
            retaining_fall(sig2sram_delay_template) {
                values ( \
              "0.137245, 0.161068, 0.185046, 0.230257, 0.315797",\
              "0.144828, 0.168651, 0.192629, 0.237840, 0.323379",\
              "0.150090, 0.173913, 0.197891, 0.243102, 0.328642",\
              "0.157189, 0.181012, 0.204990, 0.250201, 0.335740",\
              "0.165470, 0.189293, 0.213271, 0.258482, 0.344021"\
               ) ;
            }
            
            rise_transition(sram_load_template) {
                values ( "0.024090, 0.078288, 0.138744, 0.262852, 0.518913" ) ;

            }
            
            fall_transition(sram_load_template) {
                values ( "0.024090, 0.078288, 0.138744, 0.262852, 0.518913" ) ;

            }
            
            retain_rise_slew(sram_load_template) {
                values ( "0.018630, 0.056913, 0.100288, 0.184320, 0.355951" ) ;
            }
            
            retain_fall_slew(sram_load_template) {
                values ( "0.018630, 0.056913, 0.100288, 0.184320, 0.355951" ) ;
            }
        }




        pin(Q[31:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
            power_down_function : "!VDD + VSS";
        internal_power () {
            related_pg_pin : VDD;
            rise_power(sram_power_template) {
                values ("0.001867, 0.001867, 0.001867, 0.001867, 0.001867") ;
            }
            fall_power(sram_power_template) {
                values ("0.000000, 0.000000, 0.000000, 0.000000, 0.000000") ;
            }
        }
    }
} /* bus(Q) */
    
    
    





    



  leakage_power () {
    related_pg_pin : VDD;
    value : 0.053614;
  }
  


}   /* cell() */

}   /* library() */

