Analysis & Synthesis report for DE10_Replica1
Wed Feb 11 17:44:59 2026
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |DE10_Replica1|Replica1_CORE:ap1|pia_uart:pia|uart_receive:recv|uart_state
 11. State Machine - |DE10_Replica1|Replica1_CORE:ap1|pia_uart:pia|uart_send:send|uart_state
 12. State Machine - |DE10_Replica1|Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|state
 13. Registers Protected by Synthesis
 14. User-Specified and Inferred Latches
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for clock_divider:clk1mhz
 21. Source assignments for clock_divider:clk2mhz
 22. Source assignments for clock_divider:clk5mhz
 23. Source assignments for clock_divider:clk10mhz
 24. Source assignments for clock_divider:clk15mhz
 25. Source assignments for RAM_DE10:\de10_gen_ram:ram|ram_8k:\gen_ram_blocks:0:ram_block|altsyncram:altsyncram_component|altsyncram_pcp3:auto_generated
 26. Source assignments for RAM_DE10:\de10_gen_ram:ram|ram_8k:\gen_ram_blocks:1:ram_block|altsyncram:altsyncram_component|altsyncram_pcp3:auto_generated
 27. Source assignments for RAM_DE10:\de10_gen_ram:ram|ram_8k:\gen_ram_blocks:2:ram_block|altsyncram:altsyncram_component|altsyncram_pcp3:auto_generated
 28. Source assignments for RAM_DE10:\de10_gen_ram:ram|ram_8k:\gen_ram_blocks:3:ram_block|altsyncram:altsyncram_component|altsyncram_pcp3:auto_generated
 29. Source assignments for RAM_DE10:\de10_gen_ram:ram|ram_8k:\gen_ram_blocks:4:ram_block|altsyncram:altsyncram_component|altsyncram_pcp3:auto_generated
 30. Source assignments for RAM_DE10:\de10_gen_ram:ram|ram_8k:\gen_ram_blocks:5:ram_block|altsyncram:altsyncram_component|altsyncram_pcp3:auto_generated
 31. Parameter Settings for User Entity Instance: main_clock:mclk|altpll:altpll_component
 32. Parameter Settings for User Entity Instance: clock_divider:clk1mhz
 33. Parameter Settings for User Entity Instance: clock_divider:clk2mhz
 34. Parameter Settings for User Entity Instance: clock_divider:clk5mhz
 35. Parameter Settings for User Entity Instance: clock_divider:clk10mhz
 36. Parameter Settings for User Entity Instance: clock_divider:clk15mhz
 37. Parameter Settings for User Entity Instance: fractional_clock_divider:uclk
 38. Parameter Settings for User Entity Instance: Replica1_CORE:ap1
 39. Parameter Settings for User Entity Instance: Replica1_CORE:ap1|pia_uart:pia
 40. Parameter Settings for User Entity Instance: Replica1_CORE:ap1|pia_uart:pia|uart_send:send
 41. Parameter Settings for User Entity Instance: Replica1_CORE:ap1|pia_uart:pia|uart_receive:recv
 42. Parameter Settings for User Entity Instance: RAM_DE10:\de10_gen_ram:ram
 43. Parameter Settings for User Entity Instance: RAM_DE10:\de10_gen_ram:ram|ram_8k:\gen_ram_blocks:0:ram_block|altsyncram:altsyncram_component
 44. Parameter Settings for User Entity Instance: RAM_DE10:\de10_gen_ram:ram|ram_8k:\gen_ram_blocks:1:ram_block|altsyncram:altsyncram_component
 45. Parameter Settings for User Entity Instance: RAM_DE10:\de10_gen_ram:ram|ram_8k:\gen_ram_blocks:2:ram_block|altsyncram:altsyncram_component
 46. Parameter Settings for User Entity Instance: RAM_DE10:\de10_gen_ram:ram|ram_8k:\gen_ram_blocks:3:ram_block|altsyncram:altsyncram_component
 47. Parameter Settings for User Entity Instance: RAM_DE10:\de10_gen_ram:ram|ram_8k:\gen_ram_blocks:4:ram_block|altsyncram:altsyncram_component
 48. Parameter Settings for User Entity Instance: RAM_DE10:\de10_gen_ram:ram|ram_8k:\gen_ram_blocks:5:ram_block|altsyncram:altsyncram_component
 49. Parameter Settings for User Entity Instance: sram_sdram_bridge:bridge_inst
 50. Parameter Settings for User Entity Instance: sdram_controller:sdram_inst
 51. altpll Parameter Settings by Entity Instance
 52. altsyncram Parameter Settings by Entity Instance
 53. Port Connectivity Checks: "sdram_controller:sdram_inst"
 54. Port Connectivity Checks: "sram_sdram_bridge:bridge_inst"
 55. Port Connectivity Checks: "Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu"
 56. Port Connectivity Checks: "Replica1_CORE:ap1"
 57. Port Connectivity Checks: "simple_clock_switch:csw"
 58. Port Connectivity Checks: "clock_divider:clk15mhz"
 59. Port Connectivity Checks: "clock_divider:clk10mhz"
 60. Port Connectivity Checks: "clock_divider:clk5mhz"
 61. Port Connectivity Checks: "clock_divider:clk2mhz"
 62. Port Connectivity Checks: "clock_divider:clk1mhz"
 63. Port Connectivity Checks: "main_clock:mclk"
 64. Post-Synthesis Netlist Statistics for Top Partition
 65. Elapsed Time Per Partition
 66. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Feb 11 17:44:59 2026           ;
; Quartus Prime Version              ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Revision Name                      ; DE10_Replica1                                   ;
; Top-level Entity Name              ; DE10_Replica1                                   ;
; Family                             ; MAX 10                                          ;
; Total logic elements               ; 1,330                                           ;
;     Total combinational functions  ; 1,225                                           ;
;     Dedicated logic registers      ; 405                                             ;
; Total registers                    ; 405                                             ;
; Total pins                         ; 185                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 393,216                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
; UFM blocks                         ; 0                                               ;
; ADC blocks                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C6GES   ;                    ;
; Top-level entity name                                            ; DE10_Replica1      ; DE10_Replica1      ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; 24                 ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 32          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processors 5-16        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                                                             ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                 ; Library ;
+--------------------------------------------------------------------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------+---------+
; //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sram_sdram_bridge.vhd        ; yes             ; User VHDL File               ; //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sram_sdram_bridge.vhd        ;         ;
; //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/mx65.vhd                       ; yes             ; User VHDL File               ; //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/mx65.vhd                       ;         ;
; //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_MX65.vhd                   ; yes             ; User VHDL File               ; //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_MX65.vhd                   ;         ;
; //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/hexto7seg.vhd          ; yes             ; User VHDL File               ; //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/hexto7seg.vhd          ;         ;
; //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/pia/pia_uart.vhd       ; yes             ; User VHDL File               ; //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/pia/pia_uart.vhd       ;         ;
; //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/ram_8k.vhd             ; yes             ; User Wizard-Generated File   ; //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/ram_8k.vhd             ;         ;
; //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/RAM_DE10.vhd           ; yes             ; User VHDL File               ; //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/RAM_DE10.vhd           ;         ;
; //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/WOZMON65.vhd                   ; yes             ; User VHDL File               ; //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/WOZMON65.vhd                   ;         ;
; //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/core/Replica1_CORE.vhd             ; yes             ; User VHDL File               ; //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/core/Replica1_CORE.vhd             ;         ;
; //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/fractional_clock_divider.vhd ; yes             ; User VHDL File               ; //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/fractional_clock_divider.vhd ;         ;
; //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/clock_divider.vhd            ; yes             ; User VHDL File               ; //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/clock_divider.vhd            ;         ;
; //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/simple_clock_switch.vhd      ; yes             ; User VHDL File               ; //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/simple_clock_switch.vhd      ;         ;
; //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/pia/uart_send.vhd      ; yes             ; User VHDL File               ; //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/pia/uart_send.vhd      ;         ;
; //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/pia/uart_receive.vhd   ; yes             ; User VHDL File               ; //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/pia/uart_receive.vhd   ;         ;
; //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd      ; yes             ; User VHDL File               ; //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd      ;         ;
; //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/main_clock.vhd         ; yes             ; User Wizard-Generated File   ; //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/main_clock.vhd         ;         ;
; //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/cpu_clock_gen.vhd              ; yes             ; User VHDL File               ; //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/cpu_clock_gen.vhd              ;         ;
; //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd         ; yes             ; User VHDL File               ; //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd         ;         ;
; altpll.tdf                                                                                                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altpll.tdf                                         ;         ;
; aglobal241.inc                                                                                               ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/aglobal241.inc                                     ;         ;
; stratix_pll.inc                                                                                              ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/stratix_pll.inc                                    ;         ;
; stratixii_pll.inc                                                                                            ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/stratixii_pll.inc                                  ;         ;
; cycloneii_pll.inc                                                                                            ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/cycloneii_pll.inc                                  ;         ;
; main_clock_altpll.v                                                                                          ; yes             ; Auto-Found Verilog HDL File  ; //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/db/main_clock_altpll.v ;         ;
; altsyncram.tdf                                                                                               ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf                                     ;         ;
; stratix_ram_block.inc                                                                                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                              ;         ;
; lpm_mux.inc                                                                                                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_mux.inc                                        ;         ;
; lpm_decode.inc                                                                                               ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/lpm_decode.inc                                     ;         ;
; a_rdenreg.inc                                                                                                ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/a_rdenreg.inc                                      ;         ;
; altrom.inc                                                                                                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altrom.inc                                         ;         ;
; altram.inc                                                                                                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altram.inc                                         ;         ;
; altdpram.inc                                                                                                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altdpram.inc                                       ;         ;
; altsyncram_pcp3.tdf                                                                                          ; yes             ; Auto-Found AHDL File         ; //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/db/altsyncram_pcp3.tdf ;         ;
+--------------------------------------------------------------------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                           ;
+---------------------------------------------+-------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                   ;
+---------------------------------------------+-------------------------------------------------------------------------+
; Estimated Total logic elements              ; 1,330                                                                   ;
;                                             ;                                                                         ;
; Total combinational functions               ; 1225                                                                    ;
; Logic element usage by number of LUT inputs ;                                                                         ;
;     -- 4 input functions                    ; 772                                                                     ;
;     -- 3 input functions                    ; 260                                                                     ;
;     -- <=2 input functions                  ; 193                                                                     ;
;                                             ;                                                                         ;
; Logic elements by mode                      ;                                                                         ;
;     -- normal mode                          ; 1135                                                                    ;
;     -- arithmetic mode                      ; 90                                                                      ;
;                                             ;                                                                         ;
; Total registers                             ; 405                                                                     ;
;     -- Dedicated logic registers            ; 405                                                                     ;
;     -- I/O registers                        ; 0                                                                       ;
;                                             ;                                                                         ;
; I/O pins                                    ; 185                                                                     ;
; Total memory bits                           ; 393216                                                                  ;
;                                             ;                                                                         ;
; Embedded Multiplier 9-bit elements          ; 0                                                                       ;
;                                             ;                                                                         ;
; Total PLLs                                  ; 1                                                                       ;
;     -- PLLs                                 ; 1                                                                       ;
;                                             ;                                                                         ;
; Maximum fan-out node                        ; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|Selector42~1 ;
; Maximum fan-out                             ; 179                                                                     ;
; Total fan-out                               ; 6738                                                                    ;
; Average fan-out                             ; 3.18                                                                    ;
+---------------------------------------------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                         ; Entity Name              ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
; |DE10_Replica1                               ; 1225 (4)            ; 405 (4)                   ; 393216      ; 0          ; 0            ; 0       ; 0         ; 185  ; 0            ; 0          ; |DE10_Replica1                                                                                                                              ; DE10_Replica1            ; work         ;
;    |RAM_DE10:\de10_gen_ram:ram|              ; 6 (6)               ; 0 (0)                     ; 393216      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Replica1|RAM_DE10:\de10_gen_ram:ram                                                                                                   ; RAM_DE10                 ; work         ;
;       |ram_8k:\gen_ram_blocks:0:ram_block|   ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Replica1|RAM_DE10:\de10_gen_ram:ram|ram_8k:\gen_ram_blocks:0:ram_block                                                                ; ram_8k                   ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Replica1|RAM_DE10:\de10_gen_ram:ram|ram_8k:\gen_ram_blocks:0:ram_block|altsyncram:altsyncram_component                                ; altsyncram               ; work         ;
;             |altsyncram_pcp3:auto_generated| ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Replica1|RAM_DE10:\de10_gen_ram:ram|ram_8k:\gen_ram_blocks:0:ram_block|altsyncram:altsyncram_component|altsyncram_pcp3:auto_generated ; altsyncram_pcp3          ; work         ;
;       |ram_8k:\gen_ram_blocks:1:ram_block|   ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Replica1|RAM_DE10:\de10_gen_ram:ram|ram_8k:\gen_ram_blocks:1:ram_block                                                                ; ram_8k                   ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Replica1|RAM_DE10:\de10_gen_ram:ram|ram_8k:\gen_ram_blocks:1:ram_block|altsyncram:altsyncram_component                                ; altsyncram               ; work         ;
;             |altsyncram_pcp3:auto_generated| ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Replica1|RAM_DE10:\de10_gen_ram:ram|ram_8k:\gen_ram_blocks:1:ram_block|altsyncram:altsyncram_component|altsyncram_pcp3:auto_generated ; altsyncram_pcp3          ; work         ;
;       |ram_8k:\gen_ram_blocks:2:ram_block|   ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Replica1|RAM_DE10:\de10_gen_ram:ram|ram_8k:\gen_ram_blocks:2:ram_block                                                                ; ram_8k                   ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Replica1|RAM_DE10:\de10_gen_ram:ram|ram_8k:\gen_ram_blocks:2:ram_block|altsyncram:altsyncram_component                                ; altsyncram               ; work         ;
;             |altsyncram_pcp3:auto_generated| ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Replica1|RAM_DE10:\de10_gen_ram:ram|ram_8k:\gen_ram_blocks:2:ram_block|altsyncram:altsyncram_component|altsyncram_pcp3:auto_generated ; altsyncram_pcp3          ; work         ;
;       |ram_8k:\gen_ram_blocks:3:ram_block|   ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Replica1|RAM_DE10:\de10_gen_ram:ram|ram_8k:\gen_ram_blocks:3:ram_block                                                                ; ram_8k                   ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Replica1|RAM_DE10:\de10_gen_ram:ram|ram_8k:\gen_ram_blocks:3:ram_block|altsyncram:altsyncram_component                                ; altsyncram               ; work         ;
;             |altsyncram_pcp3:auto_generated| ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Replica1|RAM_DE10:\de10_gen_ram:ram|ram_8k:\gen_ram_blocks:3:ram_block|altsyncram:altsyncram_component|altsyncram_pcp3:auto_generated ; altsyncram_pcp3          ; work         ;
;       |ram_8k:\gen_ram_blocks:4:ram_block|   ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Replica1|RAM_DE10:\de10_gen_ram:ram|ram_8k:\gen_ram_blocks:4:ram_block                                                                ; ram_8k                   ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Replica1|RAM_DE10:\de10_gen_ram:ram|ram_8k:\gen_ram_blocks:4:ram_block|altsyncram:altsyncram_component                                ; altsyncram               ; work         ;
;             |altsyncram_pcp3:auto_generated| ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Replica1|RAM_DE10:\de10_gen_ram:ram|ram_8k:\gen_ram_blocks:4:ram_block|altsyncram:altsyncram_component|altsyncram_pcp3:auto_generated ; altsyncram_pcp3          ; work         ;
;       |ram_8k:\gen_ram_blocks:5:ram_block|   ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Replica1|RAM_DE10:\de10_gen_ram:ram|ram_8k:\gen_ram_blocks:5:ram_block                                                                ; ram_8k                   ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Replica1|RAM_DE10:\de10_gen_ram:ram|ram_8k:\gen_ram_blocks:5:ram_block|altsyncram:altsyncram_component                                ; altsyncram               ; work         ;
;             |altsyncram_pcp3:auto_generated| ; 0 (0)               ; 0 (0)                     ; 65536       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Replica1|RAM_DE10:\de10_gen_ram:ram|ram_8k:\gen_ram_blocks:5:ram_block|altsyncram:altsyncram_component|altsyncram_pcp3:auto_generated ; altsyncram_pcp3          ; work         ;
;    |Replica1_CORE:ap1|                       ; 841 (62)            ; 236 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Replica1|Replica1_CORE:ap1                                                                                                            ; Replica1_CORE            ; work         ;
;       |CPU_MX65:\gen_cpu0:c2:cpu|            ; 448 (0)             ; 122 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Replica1|Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu                                                                                  ; CPU_MX65                 ; work         ;
;          |cpu_clock_gen:clk|                 ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Replica1|Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|cpu_clock_gen:clk                                                                ; cpu_clock_gen            ; work         ;
;          |mx65:mx65_inst|                    ; 446 (446)           ; 120 (120)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Replica1|Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst                                                                   ; mx65                     ; work         ;
;       |WOZMON65:\woz65:rom|                  ; 205 (205)           ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Replica1|Replica1_CORE:ap1|WOZMON65:\woz65:rom                                                                                        ; WOZMON65                 ; work         ;
;       |pia_uart:pia|                         ; 126 (46)            ; 106 (60)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Replica1|Replica1_CORE:ap1|pia_uart:pia                                                                                               ; pia_uart                 ; work         ;
;          |uart_receive:recv|                 ; 52 (52)             ; 26 (26)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Replica1|Replica1_CORE:ap1|pia_uart:pia|uart_receive:recv                                                                             ; uart_receive             ; work         ;
;          |uart_send:send|                    ; 28 (28)             ; 20 (20)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Replica1|Replica1_CORE:ap1|pia_uart:pia|uart_send:send                                                                                ; uart_send                ; work         ;
;    |clock_divider:clk10mhz|                  ; 3 (3)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Replica1|clock_divider:clk10mhz                                                                                                       ; clock_divider            ; work         ;
;    |clock_divider:clk15mhz|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Replica1|clock_divider:clk15mhz                                                                                                       ; clock_divider            ; work         ;
;    |clock_divider:clk1mhz|                   ; 11 (11)             ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Replica1|clock_divider:clk1mhz                                                                                                        ; clock_divider            ; work         ;
;    |clock_divider:clk2mhz|                   ; 5 (5)               ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Replica1|clock_divider:clk2mhz                                                                                                        ; clock_divider            ; work         ;
;    |clock_divider:clk5mhz|                   ; 3 (3)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Replica1|clock_divider:clk5mhz                                                                                                        ; clock_divider            ; work         ;
;    |fractional_clock_divider:uclk|           ; 55 (55)             ; 28 (28)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Replica1|fractional_clock_divider:uclk                                                                                                ; fractional_clock_divider ; work         ;
;    |hexto7seg:h2|                            ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Replica1|hexto7seg:h2                                                                                                                 ; hexto7seg                ; work         ;
;    |hexto7seg:h3|                            ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Replica1|hexto7seg:h3                                                                                                                 ; hexto7seg                ; work         ;
;    |hexto7seg:h4|                            ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Replica1|hexto7seg:h4                                                                                                                 ; hexto7seg                ; work         ;
;    |hexto7seg:h5|                            ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Replica1|hexto7seg:h5                                                                                                                 ; hexto7seg                ; work         ;
;    |main_clock:mclk|                         ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Replica1|main_clock:mclk                                                                                                              ; main_clock               ; work         ;
;       |altpll:altpll_component|              ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Replica1|main_clock:mclk|altpll:altpll_component                                                                                      ; altpll                   ; work         ;
;          |main_clock_altpll:auto_generated|  ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Replica1|main_clock:mclk|altpll:altpll_component|main_clock_altpll:auto_generated                                                     ; main_clock_altpll        ; work         ;
;    |sdram_controller:sdram_inst|             ; 241 (241)           ; 72 (72)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Replica1|sdram_controller:sdram_inst                                                                                                  ; sdram_controller         ; work         ;
;    |simple_clock_switch:csw|                 ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Replica1|simple_clock_switch:csw                                                                                                      ; simple_clock_switch      ; work         ;
;    |sram_sdram_bridge:bridge_inst|           ; 22 (22)             ; 46 (46)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |DE10_Replica1|sram_sdram_bridge:bridge_inst                                                                                                ; sram_sdram_bridge        ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                    ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------+
; RAM_DE10:\de10_gen_ram:ram|ram_8k:\gen_ram_blocks:0:ram_block|altsyncram:altsyncram_component|altsyncram_pcp3:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 8192         ; 8            ; --           ; --           ; 65536 ; None ;
; RAM_DE10:\de10_gen_ram:ram|ram_8k:\gen_ram_blocks:1:ram_block|altsyncram:altsyncram_component|altsyncram_pcp3:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 8192         ; 8            ; --           ; --           ; 65536 ; None ;
; RAM_DE10:\de10_gen_ram:ram|ram_8k:\gen_ram_blocks:2:ram_block|altsyncram:altsyncram_component|altsyncram_pcp3:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 8192         ; 8            ; --           ; --           ; 65536 ; None ;
; RAM_DE10:\de10_gen_ram:ram|ram_8k:\gen_ram_blocks:3:ram_block|altsyncram:altsyncram_component|altsyncram_pcp3:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 8192         ; 8            ; --           ; --           ; 65536 ; None ;
; RAM_DE10:\de10_gen_ram:ram|ram_8k:\gen_ram_blocks:4:ram_block|altsyncram:altsyncram_component|altsyncram_pcp3:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 8192         ; 8            ; --           ; --           ; 65536 ; None ;
; RAM_DE10:\de10_gen_ram:ram|ram_8k:\gen_ram_blocks:5:ram_block|altsyncram:altsyncram_component|altsyncram_pcp3:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 8192         ; 8            ; --           ; --           ; 65536 ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                          ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                              ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------+-----------------+
; Altera ; RAM: 1-PORT  ; 24.1    ; N/A          ; N/A          ; |DE10_Replica1|RAM_DE10:\de10_gen_ram:ram|ram_8k:\gen_ram_blocks:0:ram_block ; ram_8k.vhd      ;
; Altera ; RAM: 1-PORT  ; 24.1    ; N/A          ; N/A          ; |DE10_Replica1|RAM_DE10:\de10_gen_ram:ram|ram_8k:\gen_ram_blocks:1:ram_block ; ram_8k.vhd      ;
; Altera ; RAM: 1-PORT  ; 24.1    ; N/A          ; N/A          ; |DE10_Replica1|RAM_DE10:\de10_gen_ram:ram|ram_8k:\gen_ram_blocks:2:ram_block ; ram_8k.vhd      ;
; Altera ; RAM: 1-PORT  ; 24.1    ; N/A          ; N/A          ; |DE10_Replica1|RAM_DE10:\de10_gen_ram:ram|ram_8k:\gen_ram_blocks:3:ram_block ; ram_8k.vhd      ;
; Altera ; RAM: 1-PORT  ; 24.1    ; N/A          ; N/A          ; |DE10_Replica1|RAM_DE10:\de10_gen_ram:ram|ram_8k:\gen_ram_blocks:4:ram_block ; ram_8k.vhd      ;
; Altera ; RAM: 1-PORT  ; 24.1    ; N/A          ; N/A          ; |DE10_Replica1|RAM_DE10:\de10_gen_ram:ram|ram_8k:\gen_ram_blocks:5:ram_block ; ram_8k.vhd      ;
; Altera ; ALTPLL       ; 24.1    ; N/A          ; N/A          ; |DE10_Replica1|main_clock:mclk                                               ; main_clock.vhd  ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_Replica1|Replica1_CORE:ap1|pia_uart:pia|uart_receive:recv|uart_state                                                   ;
+------------------------+------------------------+----------------------+----------------------+-----------------------+----------------------+
; Name                   ; uart_state.UART_STROBE ; uart_state.UART_STOP ; uart_state.UART_DATA ; uart_state.UART_START ; uart_state.UART_IDLE ;
+------------------------+------------------------+----------------------+----------------------+-----------------------+----------------------+
; uart_state.UART_IDLE   ; 0                      ; 0                    ; 0                    ; 0                     ; 0                    ;
; uart_state.UART_START  ; 0                      ; 0                    ; 0                    ; 1                     ; 1                    ;
; uart_state.UART_DATA   ; 0                      ; 0                    ; 1                    ; 0                     ; 1                    ;
; uart_state.UART_STOP   ; 0                      ; 1                    ; 0                    ; 0                     ; 1                    ;
; uart_state.UART_STROBE ; 1                      ; 0                    ; 0                    ; 0                     ; 1                    ;
+------------------------+------------------------+----------------------+----------------------+-----------------------+----------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_Replica1|Replica1_CORE:ap1|pia_uart:pia|uart_send:send|uart_state                            ;
+-----------------------+----------------------+----------------------+-----------------------+----------------------+
; Name                  ; uart_state.UART_STOP ; uart_state.UART_DATA ; uart_state.UART_START ; uart_state.UART_IDLE ;
+-----------------------+----------------------+----------------------+-----------------------+----------------------+
; uart_state.UART_IDLE  ; 0                    ; 0                    ; 0                     ; 0                    ;
; uart_state.UART_START ; 0                    ; 0                    ; 1                     ; 1                    ;
; uart_state.UART_DATA  ; 0                    ; 1                    ; 0                     ; 1                    ;
; uart_state.UART_STOP  ; 1                    ; 0                    ; 0                     ; 1                    ;
+-----------------------+----------------------+----------------------+-----------------------+----------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE10_Replica1|Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|state                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------+------------+------------+------------+------------+------------+------------+---------------+-----------------+------------+-----------+------------+-----------------+------------+------------+-----------------+--------------+-------------+------------+------------+------------+-------------------------+-----------------+-----------+------------+--------------------+------------+-----------------+-----------------+------------+-----------------+----------+----------+
; Name                    ; state.TMOD ; state.TFIX ; state.RTS5 ; state.BRK6 ; state.BRK5 ; state.IZX4 ; state.JMPIND4 ; state.RTS4_RTI5 ; state.IZY3 ; state.BR3 ; state.RTI3 ; state.RTS3_RTI4 ; state.PLP3 ; state.PLA3 ; state.BRK3_JSR4 ; state.TWRITE ; state.TREAD ; state.ABY2 ; state.ABX2 ; state.ZPY2 ; state.IZY2_IZX3_JMPIND3 ; state.IZX2_ZPX2 ; state.BR2 ; state.ABS2 ; state.JMPABS2_JSR5 ; state.JSR2 ; state.PLX2_RTX2 ; state.PHP2_BRK4 ; state.PHA2 ; state.BRK2_JSR3 ; state.T1 ; state.T0 ;
+-------------------------+------------+------------+------------+------------+------------+------------+---------------+-----------------+------------+-----------+------------+-----------------+------------+------------+-----------------+--------------+-------------+------------+------------+------------+-------------------------+-----------------+-----------+------------+--------------------+------------+-----------------+-----------------+------------+-----------------+----------+----------+
; state.T0                ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0             ; 0               ; 0          ; 0         ; 0          ; 0               ; 0          ; 0          ; 0               ; 0            ; 0           ; 0          ; 0          ; 0          ; 0                       ; 0               ; 0         ; 0          ; 0                  ; 0          ; 0               ; 0               ; 0          ; 0               ; 0        ; 0        ;
; state.T1                ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0             ; 0               ; 0          ; 0         ; 0          ; 0               ; 0          ; 0          ; 0               ; 0            ; 0           ; 0          ; 0          ; 0          ; 0                       ; 0               ; 0         ; 0          ; 0                  ; 0          ; 0               ; 0               ; 0          ; 0               ; 1        ; 1        ;
; state.BRK2_JSR3         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0             ; 0               ; 0          ; 0         ; 0          ; 0               ; 0          ; 0          ; 0               ; 0            ; 0           ; 0          ; 0          ; 0          ; 0                       ; 0               ; 0         ; 0          ; 0                  ; 0          ; 0               ; 0               ; 0          ; 1               ; 0        ; 1        ;
; state.PHA2              ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0             ; 0               ; 0          ; 0         ; 0          ; 0               ; 0          ; 0          ; 0               ; 0            ; 0           ; 0          ; 0          ; 0          ; 0                       ; 0               ; 0         ; 0          ; 0                  ; 0          ; 0               ; 0               ; 1          ; 0               ; 0        ; 1        ;
; state.PHP2_BRK4         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0             ; 0               ; 0          ; 0         ; 0          ; 0               ; 0          ; 0          ; 0               ; 0            ; 0           ; 0          ; 0          ; 0          ; 0                       ; 0               ; 0         ; 0          ; 0                  ; 0          ; 0               ; 1               ; 0          ; 0               ; 0        ; 1        ;
; state.PLX2_RTX2         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0             ; 0               ; 0          ; 0         ; 0          ; 0               ; 0          ; 0          ; 0               ; 0            ; 0           ; 0          ; 0          ; 0          ; 0                       ; 0               ; 0         ; 0          ; 0                  ; 0          ; 1               ; 0               ; 0          ; 0               ; 0        ; 1        ;
; state.JSR2              ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0             ; 0               ; 0          ; 0         ; 0          ; 0               ; 0          ; 0          ; 0               ; 0            ; 0           ; 0          ; 0          ; 0          ; 0                       ; 0               ; 0         ; 0          ; 0                  ; 1          ; 0               ; 0               ; 0          ; 0               ; 0        ; 1        ;
; state.JMPABS2_JSR5      ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0             ; 0               ; 0          ; 0         ; 0          ; 0               ; 0          ; 0          ; 0               ; 0            ; 0           ; 0          ; 0          ; 0          ; 0                       ; 0               ; 0         ; 0          ; 1                  ; 0          ; 0               ; 0               ; 0          ; 0               ; 0        ; 1        ;
; state.ABS2              ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0             ; 0               ; 0          ; 0         ; 0          ; 0               ; 0          ; 0          ; 0               ; 0            ; 0           ; 0          ; 0          ; 0          ; 0                       ; 0               ; 0         ; 1          ; 0                  ; 0          ; 0               ; 0               ; 0          ; 0               ; 0        ; 1        ;
; state.BR2               ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0             ; 0               ; 0          ; 0         ; 0          ; 0               ; 0          ; 0          ; 0               ; 0            ; 0           ; 0          ; 0          ; 0          ; 0                       ; 0               ; 1         ; 0          ; 0                  ; 0          ; 0               ; 0               ; 0          ; 0               ; 0        ; 1        ;
; state.IZX2_ZPX2         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0             ; 0               ; 0          ; 0         ; 0          ; 0               ; 0          ; 0          ; 0               ; 0            ; 0           ; 0          ; 0          ; 0          ; 0                       ; 1               ; 0         ; 0          ; 0                  ; 0          ; 0               ; 0               ; 0          ; 0               ; 0        ; 1        ;
; state.IZY2_IZX3_JMPIND3 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0             ; 0               ; 0          ; 0         ; 0          ; 0               ; 0          ; 0          ; 0               ; 0            ; 0           ; 0          ; 0          ; 0          ; 1                       ; 0               ; 0         ; 0          ; 0                  ; 0          ; 0               ; 0               ; 0          ; 0               ; 0        ; 1        ;
; state.ZPY2              ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0             ; 0               ; 0          ; 0         ; 0          ; 0               ; 0          ; 0          ; 0               ; 0            ; 0           ; 0          ; 0          ; 1          ; 0                       ; 0               ; 0         ; 0          ; 0                  ; 0          ; 0               ; 0               ; 0          ; 0               ; 0        ; 1        ;
; state.ABX2              ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0             ; 0               ; 0          ; 0         ; 0          ; 0               ; 0          ; 0          ; 0               ; 0            ; 0           ; 0          ; 1          ; 0          ; 0                       ; 0               ; 0         ; 0          ; 0                  ; 0          ; 0               ; 0               ; 0          ; 0               ; 0        ; 1        ;
; state.ABY2              ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0             ; 0               ; 0          ; 0         ; 0          ; 0               ; 0          ; 0          ; 0               ; 0            ; 0           ; 1          ; 0          ; 0          ; 0                       ; 0               ; 0         ; 0          ; 0                  ; 0          ; 0               ; 0               ; 0          ; 0               ; 0        ; 1        ;
; state.TREAD             ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0             ; 0               ; 0          ; 0         ; 0          ; 0               ; 0          ; 0          ; 0               ; 0            ; 1           ; 0          ; 0          ; 0          ; 0                       ; 0               ; 0         ; 0          ; 0                  ; 0          ; 0               ; 0               ; 0          ; 0               ; 0        ; 1        ;
; state.TWRITE            ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0             ; 0               ; 0          ; 0         ; 0          ; 0               ; 0          ; 0          ; 0               ; 1            ; 0           ; 0          ; 0          ; 0          ; 0                       ; 0               ; 0         ; 0          ; 0                  ; 0          ; 0               ; 0               ; 0          ; 0               ; 0        ; 1        ;
; state.BRK3_JSR4         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0             ; 0               ; 0          ; 0         ; 0          ; 0               ; 0          ; 0          ; 1               ; 0            ; 0           ; 0          ; 0          ; 0          ; 0                       ; 0               ; 0         ; 0          ; 0                  ; 0          ; 0               ; 0               ; 0          ; 0               ; 0        ; 1        ;
; state.PLA3              ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0             ; 0               ; 0          ; 0         ; 0          ; 0               ; 0          ; 1          ; 0               ; 0            ; 0           ; 0          ; 0          ; 0          ; 0                       ; 0               ; 0         ; 0          ; 0                  ; 0          ; 0               ; 0               ; 0          ; 0               ; 0        ; 1        ;
; state.PLP3              ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0             ; 0               ; 0          ; 0         ; 0          ; 0               ; 1          ; 0          ; 0               ; 0            ; 0           ; 0          ; 0          ; 0          ; 0                       ; 0               ; 0         ; 0          ; 0                  ; 0          ; 0               ; 0               ; 0          ; 0               ; 0        ; 1        ;
; state.RTS3_RTI4         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0             ; 0               ; 0          ; 0         ; 0          ; 1               ; 0          ; 0          ; 0               ; 0            ; 0           ; 0          ; 0          ; 0          ; 0                       ; 0               ; 0         ; 0          ; 0                  ; 0          ; 0               ; 0               ; 0          ; 0               ; 0        ; 1        ;
; state.RTI3              ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0             ; 0               ; 0          ; 0         ; 1          ; 0               ; 0          ; 0          ; 0               ; 0            ; 0           ; 0          ; 0          ; 0          ; 0                       ; 0               ; 0         ; 0          ; 0                  ; 0          ; 0               ; 0               ; 0          ; 0               ; 0        ; 1        ;
; state.BR3               ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0             ; 0               ; 0          ; 1         ; 0          ; 0               ; 0          ; 0          ; 0               ; 0            ; 0           ; 0          ; 0          ; 0          ; 0                       ; 0               ; 0         ; 0          ; 0                  ; 0          ; 0               ; 0               ; 0          ; 0               ; 0        ; 1        ;
; state.IZY3              ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0             ; 0               ; 1          ; 0         ; 0          ; 0               ; 0          ; 0          ; 0               ; 0            ; 0           ; 0          ; 0          ; 0          ; 0                       ; 0               ; 0         ; 0          ; 0                  ; 0          ; 0               ; 0               ; 0          ; 0               ; 0        ; 1        ;
; state.RTS4_RTI5         ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0             ; 1               ; 0          ; 0         ; 0          ; 0               ; 0          ; 0          ; 0               ; 0            ; 0           ; 0          ; 0          ; 0          ; 0                       ; 0               ; 0         ; 0          ; 0                  ; 0          ; 0               ; 0               ; 0          ; 0               ; 0        ; 1        ;
; state.JMPIND4           ; 0          ; 0          ; 0          ; 0          ; 0          ; 0          ; 1             ; 0               ; 0          ; 0         ; 0          ; 0               ; 0          ; 0          ; 0               ; 0            ; 0           ; 0          ; 0          ; 0          ; 0                       ; 0               ; 0         ; 0          ; 0                  ; 0          ; 0               ; 0               ; 0          ; 0               ; 0        ; 1        ;
; state.IZX4              ; 0          ; 0          ; 0          ; 0          ; 0          ; 1          ; 0             ; 0               ; 0          ; 0         ; 0          ; 0               ; 0          ; 0          ; 0               ; 0            ; 0           ; 0          ; 0          ; 0          ; 0                       ; 0               ; 0         ; 0          ; 0                  ; 0          ; 0               ; 0               ; 0          ; 0               ; 0        ; 1        ;
; state.BRK5              ; 0          ; 0          ; 0          ; 0          ; 1          ; 0          ; 0             ; 0               ; 0          ; 0         ; 0          ; 0               ; 0          ; 0          ; 0               ; 0            ; 0           ; 0          ; 0          ; 0          ; 0                       ; 0               ; 0         ; 0          ; 0                  ; 0          ; 0               ; 0               ; 0          ; 0               ; 0        ; 1        ;
; state.BRK6              ; 0          ; 0          ; 0          ; 1          ; 0          ; 0          ; 0             ; 0               ; 0          ; 0         ; 0          ; 0               ; 0          ; 0          ; 0               ; 0            ; 0           ; 0          ; 0          ; 0          ; 0                       ; 0               ; 0         ; 0          ; 0                  ; 0          ; 0               ; 0               ; 0          ; 0               ; 0        ; 1        ;
; state.RTS5              ; 0          ; 0          ; 1          ; 0          ; 0          ; 0          ; 0             ; 0               ; 0          ; 0         ; 0          ; 0               ; 0          ; 0          ; 0               ; 0            ; 0           ; 0          ; 0          ; 0          ; 0                       ; 0               ; 0         ; 0          ; 0                  ; 0          ; 0               ; 0               ; 0          ; 0               ; 0        ; 1        ;
; state.TFIX              ; 0          ; 1          ; 0          ; 0          ; 0          ; 0          ; 0             ; 0               ; 0          ; 0         ; 0          ; 0               ; 0          ; 0          ; 0               ; 0            ; 0           ; 0          ; 0          ; 0          ; 0                       ; 0               ; 0         ; 0          ; 0                  ; 0          ; 0               ; 0               ; 0          ; 0               ; 0        ; 1        ;
; state.TMOD              ; 1          ; 0          ; 0          ; 0          ; 0          ; 0          ; 0             ; 0               ; 0          ; 0         ; 0          ; 0               ; 0          ; 0          ; 0               ; 0            ; 0           ; 0          ; 0          ; 0          ; 0                       ; 0               ; 0         ; 0          ; 0                  ; 0          ; 0               ; 0               ; 0          ; 0               ; 0        ; 1        ;
+-------------------------+------------+------------+------------+------------+------------+------------+---------------+-----------------+------------+-----------+------------+-----------------+------------+------------+-----------------+--------------+-------------+------------+------------+------------+-------------------------+-----------------+-----------+------------+--------------------+------------+-----------------+-----------------+------------+-----------------+----------+----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                         ;
+------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                            ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; clock_divider:clk1mhz|clk_out_reg        ; yes                                                              ; yes                                        ;
; clock_divider:clk2mhz|clk_out_reg        ; yes                                                              ; yes                                        ;
; clock_divider:clk5mhz|clk_out_reg        ; yes                                                              ; yes                                        ;
; clock_divider:clk10mhz|clk_out_reg       ; yes                                                              ; yes                                        ;
; clock_divider:clk15mhz|clk_out_reg       ; yes                                                              ; yes                                        ;
; Total number of protected registers is 5 ;                                                                  ;                                            ;
+------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                             ;
+-----------------------------------------------------+----------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal              ; Free of Timing Hazards ;
+-----------------------------------------------------+----------------------------------+------------------------+
; sdram_controller:sdram_inst|addr_row_latched[0]     ; sdram_controller:sdram_inst|Mux1 ; yes                    ;
; sdram_controller:sdram_inst|addr_col_latched[0]     ; sdram_controller:sdram_inst|Mux1 ; yes                    ;
; sdram_controller:sdram_inst|addr_col_latched[1]     ; sdram_controller:sdram_inst|Mux1 ; yes                    ;
; sdram_controller:sdram_inst|addr_col_latched[2]     ; sdram_controller:sdram_inst|Mux1 ; yes                    ;
; sdram_controller:sdram_inst|addr_col_latched[3]     ; sdram_controller:sdram_inst|Mux1 ; yes                    ;
; sdram_controller:sdram_inst|addr_col_latched[4]     ; sdram_controller:sdram_inst|Mux1 ; yes                    ;
; sdram_controller:sdram_inst|addr_col_latched[5]     ; sdram_controller:sdram_inst|Mux1 ; yes                    ;
; sdram_controller:sdram_inst|addr_col_latched[6]     ; sdram_controller:sdram_inst|Mux1 ; yes                    ;
; sdram_controller:sdram_inst|addr_col_latched[7]     ; sdram_controller:sdram_inst|Mux1 ; yes                    ;
; sdram_controller:sdram_inst|addr_col_latched[8]     ; sdram_controller:sdram_inst|Mux1 ; yes                    ;
; sdram_controller:sdram_inst|addr_col_latched[9]     ; sdram_controller:sdram_inst|Mux1 ; yes                    ;
; sdram_controller:sdram_inst|byte_en_latched[0]      ; sdram_controller:sdram_inst|Mux1 ; yes                    ;
; sdram_controller:sdram_inst|byte_en_latched[1]      ; sdram_controller:sdram_inst|Mux1 ; yes                    ;
; sdram_controller:sdram_inst|wr_n_latched            ; sdram_controller:sdram_inst|Mux1 ; yes                    ;
; sdram_controller:sdram_inst|din_latched[0]          ; sdram_controller:sdram_inst|Mux1 ; yes                    ;
; sdram_controller:sdram_inst|din_latched[1]          ; sdram_controller:sdram_inst|Mux1 ; yes                    ;
; sdram_controller:sdram_inst|din_latched[2]          ; sdram_controller:sdram_inst|Mux1 ; yes                    ;
; sdram_controller:sdram_inst|din_latched[3]          ; sdram_controller:sdram_inst|Mux1 ; yes                    ;
; sdram_controller:sdram_inst|din_latched[4]          ; sdram_controller:sdram_inst|Mux1 ; yes                    ;
; sdram_controller:sdram_inst|din_latched[5]          ; sdram_controller:sdram_inst|Mux1 ; yes                    ;
; sdram_controller:sdram_inst|din_latched[6]          ; sdram_controller:sdram_inst|Mux1 ; yes                    ;
; sdram_controller:sdram_inst|din_latched[7]          ; sdram_controller:sdram_inst|Mux1 ; yes                    ;
; sdram_controller:sdram_inst|din_latched[8]          ; sdram_controller:sdram_inst|Mux1 ; yes                    ;
; sdram_controller:sdram_inst|din_latched[9]          ; sdram_controller:sdram_inst|Mux1 ; yes                    ;
; sdram_controller:sdram_inst|din_latched[10]         ; sdram_controller:sdram_inst|Mux1 ; yes                    ;
; sdram_controller:sdram_inst|din_latched[11]         ; sdram_controller:sdram_inst|Mux1 ; yes                    ;
; sdram_controller:sdram_inst|din_latched[12]         ; sdram_controller:sdram_inst|Mux1 ; yes                    ;
; sdram_controller:sdram_inst|din_latched[13]         ; sdram_controller:sdram_inst|Mux1 ; yes                    ;
; sdram_controller:sdram_inst|din_latched[14]         ; sdram_controller:sdram_inst|Mux1 ; yes                    ;
; sdram_controller:sdram_inst|din_latched[15]         ; sdram_controller:sdram_inst|Mux1 ; yes                    ;
; Number of user-specified and inferred latches = 30  ;                                  ;                        ;
+-----------------------------------------------------+----------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                             ;
+---------------------------------------------------------------------+------------------------------------------+
; Register name                                                       ; Reason for Removal                       ;
+---------------------------------------------------------------------+------------------------------------------+
; sdram_controller:sdram_inst|debug_cmd[3]                            ; Stuck at GND due to stuck port data_in   ;
; sdram_controller:sdram_inst|sdram_cs_n                              ; Stuck at GND due to stuck port data_in   ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|nmi_mask ; Lost fanout                              ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|b        ; Stuck at VCC due to stuck port data_in   ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|nmi_reg  ; Stuck at GND due to stuck port data_in   ;
; sdram_controller:sdram_inst|sdram_addr[11,12]                       ; Stuck at GND due to stuck port data_in   ;
; sdram_controller:sdram_inst|sdram_ba[0,1]                           ; Stuck at GND due to stuck port data_in   ;
; sdram_controller:sdram_inst|need_refresh                            ; Stuck at GND due to stuck port data_in   ;
; sdram_controller:sdram_inst|refresh_postponed                       ; Lost fanout                              ;
; Replica1_CORE:ap1|pia_uart:pia|tx_data[7]                           ; Stuck at GND due to stuck port data_in   ;
; Replica1_CORE:ap1|pia_uart:pia|uart_send:send|byte[7]               ; Stuck at GND due to stuck port data_in   ;
; sdram_controller:sdram_inst|active_row[1..12]                       ; Stuck at GND due to stuck port data_in   ;
; sdram_controller:sdram_inst|active_bank[0,1]                        ; Stuck at GND due to stuck port data_in   ;
; clock_divider:clk15mhz|cnt                                          ; Merged with clock_divider:clk5mhz|cnt[0] ;
; clock_divider:clk5mhz|cnt[0]                                        ; Merged with clock_divider:clk1mhz|cnt[0] ;
; Total Number of Removed Registers = 29                              ;                                          ;
+---------------------------------------------------------------------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                   ;
+-------------------------------------------+---------------------------+-------------------------------------------------------+
; Register name                             ; Reason for Removal        ; Registers Removed due to This Register                ;
+-------------------------------------------+---------------------------+-------------------------------------------------------+
; sdram_controller:sdram_inst|need_refresh  ; Stuck at GND              ; sdram_controller:sdram_inst|refresh_postponed,        ;
;                                           ; due to stuck port data_in ; sdram_controller:sdram_inst|active_row[10],           ;
;                                           ;                           ; sdram_controller:sdram_inst|active_row[9],            ;
;                                           ;                           ; sdram_controller:sdram_inst|active_row[8],            ;
;                                           ;                           ; sdram_controller:sdram_inst|active_row[7],            ;
;                                           ;                           ; sdram_controller:sdram_inst|active_row[6],            ;
;                                           ;                           ; sdram_controller:sdram_inst|active_row[5],            ;
;                                           ;                           ; sdram_controller:sdram_inst|active_row[4],            ;
;                                           ;                           ; sdram_controller:sdram_inst|active_row[3],            ;
;                                           ;                           ; sdram_controller:sdram_inst|active_row[2],            ;
;                                           ;                           ; sdram_controller:sdram_inst|active_row[1],            ;
;                                           ;                           ; sdram_controller:sdram_inst|active_row[11],           ;
;                                           ;                           ; sdram_controller:sdram_inst|active_bank[1]            ;
; Replica1_CORE:ap1|pia_uart:pia|tx_data[7] ; Stuck at GND              ; Replica1_CORE:ap1|pia_uart:pia|uart_send:send|byte[7] ;
;                                           ; due to stuck port data_in ;                                                       ;
+-------------------------------------------+---------------------------+-------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 405   ;
; Number of registers using Synchronous Clear  ; 14    ;
; Number of registers using Synchronous Load   ; 37    ;
; Number of registers using Asynchronous Clear ; 204   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 279   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------+
; Inverted Register Statistics                                                   ;
+----------------------------------------------------------------------+---------+
; Inverted Register                                                    ; Fan out ;
+----------------------------------------------------------------------+---------+
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adl[0]    ; 2       ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adl[1]    ; 2       ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|reset_reg ; 11      ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adl[2]    ; 2       ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adl[3]    ; 2       ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adl[4]    ; 2       ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adl[5]    ; 3       ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adl[6]    ; 2       ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adl[7]    ; 2       ;
; Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|i         ; 2       ;
; Replica1_CORE:ap1|pia_uart:pia|rx_strobe_sync[2]                     ; 2       ;
; Replica1_CORE:ap1|pia_uart:pia|rx_strobe_prev                        ; 1       ;
; Replica1_CORE:ap1|pia_uart:pia|rx_strobe_sync[1]                     ; 1       ;
; Replica1_CORE:ap1|pia_uart:pia|tx_strobe_n                           ; 5       ;
; Replica1_CORE:ap1|pia_uart:pia|rx_strobe_sync[0]                     ; 1       ;
; Total number of inverted registers = 15                              ;         ;
+----------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------+
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |DE10_Replica1|sdram_controller:sdram_inst|active_row[12]                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE10_Replica1|Replica1_CORE:ap1|pia_uart:pia|crb[3]                                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 0 LEs                ; 12 LEs                 ; Yes        ; |DE10_Replica1|Replica1_CORE:ap1|pia_uart:pia|cra[1]                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE10_Replica1|Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adh[5]         ;
; 3:1                ; 7 bits    ; 14 LEs        ; 0 LEs                ; 14 LEs                 ; Yes        ; |DE10_Replica1|Replica1_CORE:ap1|pia_uart:pia|tx_data[1]                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE10_Replica1|Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|dl[0]          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE10_Replica1|Replica1_CORE:ap1|pia_uart:pia|ddra[4]                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE10_Replica1|Replica1_CORE:ap1|pia_uart:pia|ddrb[4]                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE10_Replica1|Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|pch[1]         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |DE10_Replica1|Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|pcl[2]         ;
; 18:1               ; 4 bits    ; 48 LEs        ; 4 LEs                ; 44 LEs                 ; Yes        ; |DE10_Replica1|sdram_controller:sdram_inst|refresh_count[3]                              ;
; 17:1               ; 16 bits   ; 176 LEs       ; 16 LEs               ; 160 LEs                ; Yes        ; |DE10_Replica1|sdram_controller:sdram_inst|dout[13]                                      ;
; 16:1               ; 7 bits    ; 70 LEs        ; 14 LEs               ; 56 LEs                 ; Yes        ; |DE10_Replica1|sdram_controller:sdram_inst|sdram_addr[6]                                 ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |DE10_Replica1|Replica1_CORE:ap1|pia_uart:pia|uart_receive:recv|clocks[2]                ;
; 10:1               ; 5 bits    ; 30 LEs        ; 20 LEs               ; 10 LEs                 ; Yes        ; |DE10_Replica1|Replica1_CORE:ap1|pia_uart:pia|data_out[0]                                ;
; 18:1               ; 6 bits    ; 72 LEs        ; 24 LEs               ; 48 LEs                 ; Yes        ; |DE10_Replica1|sdram_controller:sdram_inst|seq_count[1]                                  ;
; 18:1               ; 7 bits    ; 84 LEs        ; 14 LEs               ; 70 LEs                 ; Yes        ; |DE10_Replica1|sdram_controller:sdram_inst|seq_count[4]                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE10_Replica1|Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|adl[7]         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE10_Replica1|Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|alu_b[3]       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE10_Replica1|Replica1_CORE:ap1|pia_uart:pia|uart_receive:recv|bitno                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE10_Replica1|Replica1_CORE:ap1|pia_uart:pia|uart_send:send|bitno                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |DE10_Replica1|Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|state          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |DE10_Replica1|Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|control.clcsec ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE10_Replica1|Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|state          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |DE10_Replica1|Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|alu_out[3]     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE10_Replica1|Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|Selector43     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |DE10_Replica1|Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|Selector27     ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |DE10_Replica1|Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst|Selector35     ;
; 1:1                ; 30 bits   ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |DE10_Replica1|sdram_controller:sdram_inst|Mux6                                          ;
; 14:1               ; 2 bits    ; 18 LEs        ; 2 LEs                ; 16 LEs                 ; No         ; |DE10_Replica1|sdram_controller:sdram_inst|Mux15                                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |DE10_Replica1|Replica1_CORE:ap1|pia_uart:pia|uart_send:send|Selector11                  ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; No         ; |DE10_Replica1|Replica1_CORE:ap1|pia_uart:pia|uart_send:send|Selector10                  ;
; 12:1               ; 8 bits    ; 64 LEs        ; 56 LEs               ; 8 LEs                  ; No         ; |DE10_Replica1|Replica1_CORE:ap1|data_bus[2]                                             ;
; 10:1               ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |DE10_Replica1|Replica1_CORE:ap1|pia_uart:pia|uart_receive:recv|Selector12               ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |DE10_Replica1|Replica1_CORE:ap1|pia_uart:pia|uart_receive:recv|Selector11               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------+


+------------------------------------------------+
; Source assignments for clock_divider:clk1mhz   ;
+-------------------+-------+------+-------------+
; Assignment        ; Value ; From ; To          ;
+-------------------+-------+------+-------------+
; PRESERVE_REGISTER ; on    ; -    ; clk_out_reg ;
+-------------------+-------+------+-------------+


+------------------------------------------------+
; Source assignments for clock_divider:clk2mhz   ;
+-------------------+-------+------+-------------+
; Assignment        ; Value ; From ; To          ;
+-------------------+-------+------+-------------+
; PRESERVE_REGISTER ; on    ; -    ; clk_out_reg ;
+-------------------+-------+------+-------------+


+------------------------------------------------+
; Source assignments for clock_divider:clk5mhz   ;
+-------------------+-------+------+-------------+
; Assignment        ; Value ; From ; To          ;
+-------------------+-------+------+-------------+
; PRESERVE_REGISTER ; on    ; -    ; clk_out_reg ;
+-------------------+-------+------+-------------+


+------------------------------------------------+
; Source assignments for clock_divider:clk10mhz  ;
+-------------------+-------+------+-------------+
; Assignment        ; Value ; From ; To          ;
+-------------------+-------+------+-------------+
; PRESERVE_REGISTER ; on    ; -    ; clk_out_reg ;
+-------------------+-------+------+-------------+


+------------------------------------------------+
; Source assignments for clock_divider:clk15mhz  ;
+-------------------+-------+------+-------------+
; Assignment        ; Value ; From ; To          ;
+-------------------+-------+------+-------------+
; PRESERVE_REGISTER ; on    ; -    ; clk_out_reg ;
+-------------------+-------+------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAM_DE10:\de10_gen_ram:ram|ram_8k:\gen_ram_blocks:0:ram_block|altsyncram:altsyncram_component|altsyncram_pcp3:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAM_DE10:\de10_gen_ram:ram|ram_8k:\gen_ram_blocks:1:ram_block|altsyncram:altsyncram_component|altsyncram_pcp3:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAM_DE10:\de10_gen_ram:ram|ram_8k:\gen_ram_blocks:2:ram_block|altsyncram:altsyncram_component|altsyncram_pcp3:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAM_DE10:\de10_gen_ram:ram|ram_8k:\gen_ram_blocks:3:ram_block|altsyncram:altsyncram_component|altsyncram_pcp3:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAM_DE10:\de10_gen_ram:ram|ram_8k:\gen_ram_blocks:4:ram_block|altsyncram:altsyncram_component|altsyncram_pcp3:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAM_DE10:\de10_gen_ram:ram|ram_8k:\gen_ram_blocks:5:ram_block|altsyncram:altsyncram_component|altsyncram_pcp3:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main_clock:mclk|altpll:altpll_component ;
+-------------------------------+------------------------------+-----------------------+
; Parameter Name                ; Value                        ; Type                  ;
+-------------------------------+------------------------------+-----------------------+
; OPERATION_MODE                ; NORMAL                       ; Untyped               ;
; PLL_TYPE                      ; AUTO                         ; Untyped               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=main_clock ; Untyped               ;
; QUALIFY_CONF_DONE             ; OFF                          ; Untyped               ;
; COMPENSATE_CLOCK              ; CLK0                         ; Untyped               ;
; SCAN_CHAIN                    ; LONG                         ; Untyped               ;
; PRIMARY_CLOCK                 ; INCLK0                       ; Untyped               ;
; INCLK0_INPUT_FREQUENCY        ; 20000                        ; Signed Integer        ;
; INCLK1_INPUT_FREQUENCY        ; 0                            ; Untyped               ;
; GATE_LOCK_SIGNAL              ; NO                           ; Untyped               ;
; GATE_LOCK_COUNTER             ; 0                            ; Untyped               ;
; LOCK_HIGH                     ; 1                            ; Untyped               ;
; LOCK_LOW                      ; 1                            ; Untyped               ;
; VALID_LOCK_MULTIPLIER         ; 1                            ; Untyped               ;
; INVALID_LOCK_MULTIPLIER       ; 5                            ; Untyped               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                          ; Untyped               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                          ; Untyped               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                          ; Untyped               ;
; SKIP_VCO                      ; OFF                          ; Untyped               ;
; SWITCH_OVER_COUNTER           ; 0                            ; Untyped               ;
; SWITCH_OVER_TYPE              ; AUTO                         ; Untyped               ;
; FEEDBACK_SOURCE               ; EXTCLK0                      ; Untyped               ;
; BANDWIDTH                     ; 0                            ; Untyped               ;
; BANDWIDTH_TYPE                ; AUTO                         ; Untyped               ;
; SPREAD_FREQUENCY              ; 0                            ; Untyped               ;
; DOWN_SPREAD                   ; 0                            ; Untyped               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                          ; Untyped               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                          ; Untyped               ;
; CLK9_MULTIPLY_BY              ; 0                            ; Untyped               ;
; CLK8_MULTIPLY_BY              ; 0                            ; Untyped               ;
; CLK7_MULTIPLY_BY              ; 0                            ; Untyped               ;
; CLK6_MULTIPLY_BY              ; 0                            ; Untyped               ;
; CLK5_MULTIPLY_BY              ; 1                            ; Untyped               ;
; CLK4_MULTIPLY_BY              ; 1                            ; Untyped               ;
; CLK3_MULTIPLY_BY              ; 1                            ; Untyped               ;
; CLK2_MULTIPLY_BY              ; 3                            ; Signed Integer        ;
; CLK1_MULTIPLY_BY              ; 1                            ; Signed Integer        ;
; CLK0_MULTIPLY_BY              ; 12                           ; Signed Integer        ;
; CLK9_DIVIDE_BY                ; 0                            ; Untyped               ;
; CLK8_DIVIDE_BY                ; 0                            ; Untyped               ;
; CLK7_DIVIDE_BY                ; 0                            ; Untyped               ;
; CLK6_DIVIDE_BY                ; 0                            ; Untyped               ;
; CLK5_DIVIDE_BY                ; 1                            ; Untyped               ;
; CLK4_DIVIDE_BY                ; 1                            ; Untyped               ;
; CLK3_DIVIDE_BY                ; 1                            ; Untyped               ;
; CLK2_DIVIDE_BY                ; 2                            ; Signed Integer        ;
; CLK1_DIVIDE_BY                ; 50                           ; Signed Integer        ;
; CLK0_DIVIDE_BY                ; 5                            ; Signed Integer        ;
; CLK9_PHASE_SHIFT              ; 0                            ; Untyped               ;
; CLK8_PHASE_SHIFT              ; 0                            ; Untyped               ;
; CLK7_PHASE_SHIFT              ; 0                            ; Untyped               ;
; CLK6_PHASE_SHIFT              ; 0                            ; Untyped               ;
; CLK5_PHASE_SHIFT              ; 0                            ; Untyped               ;
; CLK4_PHASE_SHIFT              ; 0                            ; Untyped               ;
; CLK3_PHASE_SHIFT              ; 0                            ; Untyped               ;
; CLK2_PHASE_SHIFT              ; 0                            ; Untyped               ;
; CLK1_PHASE_SHIFT              ; 0                            ; Untyped               ;
; CLK0_PHASE_SHIFT              ; 0                            ; Untyped               ;
; CLK5_TIME_DELAY               ; 0                            ; Untyped               ;
; CLK4_TIME_DELAY               ; 0                            ; Untyped               ;
; CLK3_TIME_DELAY               ; 0                            ; Untyped               ;
; CLK2_TIME_DELAY               ; 0                            ; Untyped               ;
; CLK1_TIME_DELAY               ; 0                            ; Untyped               ;
; CLK0_TIME_DELAY               ; 0                            ; Untyped               ;
; CLK9_DUTY_CYCLE               ; 50                           ; Untyped               ;
; CLK8_DUTY_CYCLE               ; 50                           ; Untyped               ;
; CLK7_DUTY_CYCLE               ; 50                           ; Untyped               ;
; CLK6_DUTY_CYCLE               ; 50                           ; Untyped               ;
; CLK5_DUTY_CYCLE               ; 50                           ; Untyped               ;
; CLK4_DUTY_CYCLE               ; 50                           ; Untyped               ;
; CLK3_DUTY_CYCLE               ; 50                           ; Untyped               ;
; CLK2_DUTY_CYCLE               ; 50                           ; Signed Integer        ;
; CLK1_DUTY_CYCLE               ; 50                           ; Signed Integer        ;
; CLK0_DUTY_CYCLE               ; 50                           ; Signed Integer        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped               ;
; LOCK_WINDOW_UI                ;  0.05                        ; Untyped               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                       ; Untyped               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                       ; Untyped               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                       ; Untyped               ;
; DPA_MULTIPLY_BY               ; 0                            ; Untyped               ;
; DPA_DIVIDE_BY                 ; 1                            ; Untyped               ;
; DPA_DIVIDER                   ; 0                            ; Untyped               ;
; EXTCLK3_MULTIPLY_BY           ; 1                            ; Untyped               ;
; EXTCLK2_MULTIPLY_BY           ; 1                            ; Untyped               ;
; EXTCLK1_MULTIPLY_BY           ; 1                            ; Untyped               ;
; EXTCLK0_MULTIPLY_BY           ; 1                            ; Untyped               ;
; EXTCLK3_DIVIDE_BY             ; 1                            ; Untyped               ;
; EXTCLK2_DIVIDE_BY             ; 1                            ; Untyped               ;
; EXTCLK1_DIVIDE_BY             ; 1                            ; Untyped               ;
; EXTCLK0_DIVIDE_BY             ; 1                            ; Untyped               ;
; EXTCLK3_PHASE_SHIFT           ; 0                            ; Untyped               ;
; EXTCLK2_PHASE_SHIFT           ; 0                            ; Untyped               ;
; EXTCLK1_PHASE_SHIFT           ; 0                            ; Untyped               ;
; EXTCLK0_PHASE_SHIFT           ; 0                            ; Untyped               ;
; EXTCLK3_TIME_DELAY            ; 0                            ; Untyped               ;
; EXTCLK2_TIME_DELAY            ; 0                            ; Untyped               ;
; EXTCLK1_TIME_DELAY            ; 0                            ; Untyped               ;
; EXTCLK0_TIME_DELAY            ; 0                            ; Untyped               ;
; EXTCLK3_DUTY_CYCLE            ; 50                           ; Untyped               ;
; EXTCLK2_DUTY_CYCLE            ; 50                           ; Untyped               ;
; EXTCLK1_DUTY_CYCLE            ; 50                           ; Untyped               ;
; EXTCLK0_DUTY_CYCLE            ; 50                           ; Untyped               ;
; VCO_MULTIPLY_BY               ; 0                            ; Untyped               ;
; VCO_DIVIDE_BY                 ; 0                            ; Untyped               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                            ; Untyped               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                            ; Untyped               ;
; VCO_MIN                       ; 0                            ; Untyped               ;
; VCO_MAX                       ; 0                            ; Untyped               ;
; VCO_CENTER                    ; 0                            ; Untyped               ;
; PFD_MIN                       ; 0                            ; Untyped               ;
; PFD_MAX                       ; 0                            ; Untyped               ;
; M_INITIAL                     ; 0                            ; Untyped               ;
; M                             ; 0                            ; Untyped               ;
; N                             ; 1                            ; Untyped               ;
; M2                            ; 1                            ; Untyped               ;
; N2                            ; 1                            ; Untyped               ;
; SS                            ; 1                            ; Untyped               ;
; C0_HIGH                       ; 0                            ; Untyped               ;
; C1_HIGH                       ; 0                            ; Untyped               ;
; C2_HIGH                       ; 0                            ; Untyped               ;
; C3_HIGH                       ; 0                            ; Untyped               ;
; C4_HIGH                       ; 0                            ; Untyped               ;
; C5_HIGH                       ; 0                            ; Untyped               ;
; C6_HIGH                       ; 0                            ; Untyped               ;
; C7_HIGH                       ; 0                            ; Untyped               ;
; C8_HIGH                       ; 0                            ; Untyped               ;
; C9_HIGH                       ; 0                            ; Untyped               ;
; C0_LOW                        ; 0                            ; Untyped               ;
; C1_LOW                        ; 0                            ; Untyped               ;
; C2_LOW                        ; 0                            ; Untyped               ;
; C3_LOW                        ; 0                            ; Untyped               ;
; C4_LOW                        ; 0                            ; Untyped               ;
; C5_LOW                        ; 0                            ; Untyped               ;
; C6_LOW                        ; 0                            ; Untyped               ;
; C7_LOW                        ; 0                            ; Untyped               ;
; C8_LOW                        ; 0                            ; Untyped               ;
; C9_LOW                        ; 0                            ; Untyped               ;
; C0_INITIAL                    ; 0                            ; Untyped               ;
; C1_INITIAL                    ; 0                            ; Untyped               ;
; C2_INITIAL                    ; 0                            ; Untyped               ;
; C3_INITIAL                    ; 0                            ; Untyped               ;
; C4_INITIAL                    ; 0                            ; Untyped               ;
; C5_INITIAL                    ; 0                            ; Untyped               ;
; C6_INITIAL                    ; 0                            ; Untyped               ;
; C7_INITIAL                    ; 0                            ; Untyped               ;
; C8_INITIAL                    ; 0                            ; Untyped               ;
; C9_INITIAL                    ; 0                            ; Untyped               ;
; C0_MODE                       ; BYPASS                       ; Untyped               ;
; C1_MODE                       ; BYPASS                       ; Untyped               ;
; C2_MODE                       ; BYPASS                       ; Untyped               ;
; C3_MODE                       ; BYPASS                       ; Untyped               ;
; C4_MODE                       ; BYPASS                       ; Untyped               ;
; C5_MODE                       ; BYPASS                       ; Untyped               ;
; C6_MODE                       ; BYPASS                       ; Untyped               ;
; C7_MODE                       ; BYPASS                       ; Untyped               ;
; C8_MODE                       ; BYPASS                       ; Untyped               ;
; C9_MODE                       ; BYPASS                       ; Untyped               ;
; C0_PH                         ; 0                            ; Untyped               ;
; C1_PH                         ; 0                            ; Untyped               ;
; C2_PH                         ; 0                            ; Untyped               ;
; C3_PH                         ; 0                            ; Untyped               ;
; C4_PH                         ; 0                            ; Untyped               ;
; C5_PH                         ; 0                            ; Untyped               ;
; C6_PH                         ; 0                            ; Untyped               ;
; C7_PH                         ; 0                            ; Untyped               ;
; C8_PH                         ; 0                            ; Untyped               ;
; C9_PH                         ; 0                            ; Untyped               ;
; L0_HIGH                       ; 1                            ; Untyped               ;
; L1_HIGH                       ; 1                            ; Untyped               ;
; G0_HIGH                       ; 1                            ; Untyped               ;
; G1_HIGH                       ; 1                            ; Untyped               ;
; G2_HIGH                       ; 1                            ; Untyped               ;
; G3_HIGH                       ; 1                            ; Untyped               ;
; E0_HIGH                       ; 1                            ; Untyped               ;
; E1_HIGH                       ; 1                            ; Untyped               ;
; E2_HIGH                       ; 1                            ; Untyped               ;
; E3_HIGH                       ; 1                            ; Untyped               ;
; L0_LOW                        ; 1                            ; Untyped               ;
; L1_LOW                        ; 1                            ; Untyped               ;
; G0_LOW                        ; 1                            ; Untyped               ;
; G1_LOW                        ; 1                            ; Untyped               ;
; G2_LOW                        ; 1                            ; Untyped               ;
; G3_LOW                        ; 1                            ; Untyped               ;
; E0_LOW                        ; 1                            ; Untyped               ;
; E1_LOW                        ; 1                            ; Untyped               ;
; E2_LOW                        ; 1                            ; Untyped               ;
; E3_LOW                        ; 1                            ; Untyped               ;
; L0_INITIAL                    ; 1                            ; Untyped               ;
; L1_INITIAL                    ; 1                            ; Untyped               ;
; G0_INITIAL                    ; 1                            ; Untyped               ;
; G1_INITIAL                    ; 1                            ; Untyped               ;
; G2_INITIAL                    ; 1                            ; Untyped               ;
; G3_INITIAL                    ; 1                            ; Untyped               ;
; E0_INITIAL                    ; 1                            ; Untyped               ;
; E1_INITIAL                    ; 1                            ; Untyped               ;
; E2_INITIAL                    ; 1                            ; Untyped               ;
; E3_INITIAL                    ; 1                            ; Untyped               ;
; L0_MODE                       ; BYPASS                       ; Untyped               ;
; L1_MODE                       ; BYPASS                       ; Untyped               ;
; G0_MODE                       ; BYPASS                       ; Untyped               ;
; G1_MODE                       ; BYPASS                       ; Untyped               ;
; G2_MODE                       ; BYPASS                       ; Untyped               ;
; G3_MODE                       ; BYPASS                       ; Untyped               ;
; E0_MODE                       ; BYPASS                       ; Untyped               ;
; E1_MODE                       ; BYPASS                       ; Untyped               ;
; E2_MODE                       ; BYPASS                       ; Untyped               ;
; E3_MODE                       ; BYPASS                       ; Untyped               ;
; L0_PH                         ; 0                            ; Untyped               ;
; L1_PH                         ; 0                            ; Untyped               ;
; G0_PH                         ; 0                            ; Untyped               ;
; G1_PH                         ; 0                            ; Untyped               ;
; G2_PH                         ; 0                            ; Untyped               ;
; G3_PH                         ; 0                            ; Untyped               ;
; E0_PH                         ; 0                            ; Untyped               ;
; E1_PH                         ; 0                            ; Untyped               ;
; E2_PH                         ; 0                            ; Untyped               ;
; E3_PH                         ; 0                            ; Untyped               ;
; M_PH                          ; 0                            ; Untyped               ;
; C1_USE_CASC_IN                ; OFF                          ; Untyped               ;
; C2_USE_CASC_IN                ; OFF                          ; Untyped               ;
; C3_USE_CASC_IN                ; OFF                          ; Untyped               ;
; C4_USE_CASC_IN                ; OFF                          ; Untyped               ;
; C5_USE_CASC_IN                ; OFF                          ; Untyped               ;
; C6_USE_CASC_IN                ; OFF                          ; Untyped               ;
; C7_USE_CASC_IN                ; OFF                          ; Untyped               ;
; C8_USE_CASC_IN                ; OFF                          ; Untyped               ;
; C9_USE_CASC_IN                ; OFF                          ; Untyped               ;
; CLK0_COUNTER                  ; G0                           ; Untyped               ;
; CLK1_COUNTER                  ; G0                           ; Untyped               ;
; CLK2_COUNTER                  ; G0                           ; Untyped               ;
; CLK3_COUNTER                  ; G0                           ; Untyped               ;
; CLK4_COUNTER                  ; G0                           ; Untyped               ;
; CLK5_COUNTER                  ; G0                           ; Untyped               ;
; CLK6_COUNTER                  ; E0                           ; Untyped               ;
; CLK7_COUNTER                  ; E1                           ; Untyped               ;
; CLK8_COUNTER                  ; E2                           ; Untyped               ;
; CLK9_COUNTER                  ; E3                           ; Untyped               ;
; L0_TIME_DELAY                 ; 0                            ; Untyped               ;
; L1_TIME_DELAY                 ; 0                            ; Untyped               ;
; G0_TIME_DELAY                 ; 0                            ; Untyped               ;
; G1_TIME_DELAY                 ; 0                            ; Untyped               ;
; G2_TIME_DELAY                 ; 0                            ; Untyped               ;
; G3_TIME_DELAY                 ; 0                            ; Untyped               ;
; E0_TIME_DELAY                 ; 0                            ; Untyped               ;
; E1_TIME_DELAY                 ; 0                            ; Untyped               ;
; E2_TIME_DELAY                 ; 0                            ; Untyped               ;
; E3_TIME_DELAY                 ; 0                            ; Untyped               ;
; M_TIME_DELAY                  ; 0                            ; Untyped               ;
; N_TIME_DELAY                  ; 0                            ; Untyped               ;
; EXTCLK3_COUNTER               ; E3                           ; Untyped               ;
; EXTCLK2_COUNTER               ; E2                           ; Untyped               ;
; EXTCLK1_COUNTER               ; E1                           ; Untyped               ;
; EXTCLK0_COUNTER               ; E0                           ; Untyped               ;
; ENABLE0_COUNTER               ; L0                           ; Untyped               ;
; ENABLE1_COUNTER               ; L0                           ; Untyped               ;
; CHARGE_PUMP_CURRENT           ; 2                            ; Untyped               ;
; LOOP_FILTER_R                 ;  1.000000                    ; Untyped               ;
; LOOP_FILTER_C                 ; 5                            ; Untyped               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                         ; Untyped               ;
; LOOP_FILTER_R_BITS            ; 9999                         ; Untyped               ;
; LOOP_FILTER_C_BITS            ; 9999                         ; Untyped               ;
; VCO_POST_SCALE                ; 0                            ; Untyped               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                            ; Untyped               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                            ; Untyped               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                            ; Untyped               ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                       ; Untyped               ;
; PORT_CLKENA0                  ; PORT_UNUSED                  ; Untyped               ;
; PORT_CLKENA1                  ; PORT_UNUSED                  ; Untyped               ;
; PORT_CLKENA2                  ; PORT_UNUSED                  ; Untyped               ;
; PORT_CLKENA3                  ; PORT_UNUSED                  ; Untyped               ;
; PORT_CLKENA4                  ; PORT_UNUSED                  ; Untyped               ;
; PORT_CLKENA5                  ; PORT_UNUSED                  ; Untyped               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY            ; Untyped               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY            ; Untyped               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY            ; Untyped               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY            ; Untyped               ;
; PORT_EXTCLK0                  ; PORT_UNUSED                  ; Untyped               ;
; PORT_EXTCLK1                  ; PORT_UNUSED                  ; Untyped               ;
; PORT_EXTCLK2                  ; PORT_UNUSED                  ; Untyped               ;
; PORT_EXTCLK3                  ; PORT_UNUSED                  ; Untyped               ;
; PORT_CLKBAD0                  ; PORT_UNUSED                  ; Untyped               ;
; PORT_CLKBAD1                  ; PORT_UNUSED                  ; Untyped               ;
; PORT_CLK0                     ; PORT_USED                    ; Untyped               ;
; PORT_CLK1                     ; PORT_USED                    ; Untyped               ;
; PORT_CLK2                     ; PORT_USED                    ; Untyped               ;
; PORT_CLK3                     ; PORT_UNUSED                  ; Untyped               ;
; PORT_CLK4                     ; PORT_UNUSED                  ; Untyped               ;
; PORT_CLK5                     ; PORT_UNUSED                  ; Untyped               ;
; PORT_CLK6                     ; PORT_UNUSED                  ; Untyped               ;
; PORT_CLK7                     ; PORT_UNUSED                  ; Untyped               ;
; PORT_CLK8                     ; PORT_UNUSED                  ; Untyped               ;
; PORT_CLK9                     ; PORT_UNUSED                  ; Untyped               ;
; PORT_SCANDATA                 ; PORT_UNUSED                  ; Untyped               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                  ; Untyped               ;
; PORT_SCANDONE                 ; PORT_UNUSED                  ; Untyped               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY            ; Untyped               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY            ; Untyped               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                  ; Untyped               ;
; PORT_CLKLOSS                  ; PORT_UNUSED                  ; Untyped               ;
; PORT_INCLK1                   ; PORT_UNUSED                  ; Untyped               ;
; PORT_INCLK0                   ; PORT_USED                    ; Untyped               ;
; PORT_FBIN                     ; PORT_UNUSED                  ; Untyped               ;
; PORT_PLLENA                   ; PORT_UNUSED                  ; Untyped               ;
; PORT_CLKSWITCH                ; PORT_UNUSED                  ; Untyped               ;
; PORT_ARESET                   ; PORT_USED                    ; Untyped               ;
; PORT_PFDENA                   ; PORT_UNUSED                  ; Untyped               ;
; PORT_SCANCLK                  ; PORT_UNUSED                  ; Untyped               ;
; PORT_SCANACLR                 ; PORT_UNUSED                  ; Untyped               ;
; PORT_SCANREAD                 ; PORT_UNUSED                  ; Untyped               ;
; PORT_SCANWRITE                ; PORT_UNUSED                  ; Untyped               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY            ; Untyped               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY            ; Untyped               ;
; PORT_LOCKED                   ; PORT_USED                    ; Untyped               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                  ; Untyped               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY            ; Untyped               ;
; PORT_PHASEDONE                ; PORT_UNUSED                  ; Untyped               ;
; PORT_PHASESTEP                ; PORT_UNUSED                  ; Untyped               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                  ; Untyped               ;
; PORT_SCANCLKENA               ; PORT_UNUSED                  ; Untyped               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                  ; Untyped               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY            ; Untyped               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY            ; Untyped               ;
; M_TEST_SOURCE                 ; 5                            ; Untyped               ;
; C0_TEST_SOURCE                ; 5                            ; Untyped               ;
; C1_TEST_SOURCE                ; 5                            ; Untyped               ;
; C2_TEST_SOURCE                ; 5                            ; Untyped               ;
; C3_TEST_SOURCE                ; 5                            ; Untyped               ;
; C4_TEST_SOURCE                ; 5                            ; Untyped               ;
; C5_TEST_SOURCE                ; 5                            ; Untyped               ;
; C6_TEST_SOURCE                ; 5                            ; Untyped               ;
; C7_TEST_SOURCE                ; 5                            ; Untyped               ;
; C8_TEST_SOURCE                ; 5                            ; Untyped               ;
; C9_TEST_SOURCE                ; 5                            ; Untyped               ;
; CBXI_PARAMETER                ; main_clock_altpll            ; Untyped               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                         ; Untyped               ;
; VCO_PHASE_SHIFT_STEP          ; 0                            ; Untyped               ;
; WIDTH_CLOCK                   ; 5                            ; Signed Integer        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                            ; Untyped               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                          ; Untyped               ;
; DEVICE_FAMILY                 ; MAX 10                       ; Untyped               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                       ; Untyped               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                          ; Untyped               ;
; AUTO_CARRY_CHAINS             ; ON                           ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS          ; OFF                          ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS           ; ON                           ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                          ; IGNORE_CASCADE        ;
+-------------------------------+------------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_divider:clk1mhz ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; divider        ; 30    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_divider:clk2mhz ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; divider        ; 15    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_divider:clk5mhz ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; divider        ; 6     ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_divider:clk10mhz ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; divider        ; 3     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_divider:clk15mhz ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; divider        ; 2     ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fractional_clock_divider:uclk ;
+----------------+----------+------------------------------------------------+
; Parameter Name ; Value    ; Type                                           ;
+----------------+----------+------------------------------------------------+
; clk_freq_hz    ; 50000000 ; Signed Integer                                 ;
; frequency_hz   ; 1843200  ; Signed Integer                                 ;
+----------------+----------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Replica1_CORE:ap1 ;
+----------------+-----------+-----------------------------------+
; Parameter Name ; Value     ; Type                              ;
+----------------+-----------+-----------------------------------+
; board          ; DE10_Lite ; String                            ;
; cpu_type       ; 6502      ; String                            ;
; cpu_core       ; MX65      ; String                            ;
; rom            ; WOZMON65  ; String                            ;
; ram_size_kb    ; 48        ; Signed Integer                    ;
; baud_rate      ; 115200    ; Signed Integer                    ;
; has_aci        ; false     ; Enumerated                        ;
; has_mspi       ; false     ; Enumerated                        ;
; has_timer      ; false     ; Enumerated                        ;
+----------------+-----------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Replica1_CORE:ap1|pia_uart:pia ;
+----------------+---------+--------------------------------------------------+
; Parameter Name ; Value   ; Type                                             ;
+----------------+---------+--------------------------------------------------+
; clk_freq_hz    ; 1843200 ; Signed Integer                                   ;
; baud_rate      ; 115200  ; Signed Integer                                   ;
; bits           ; 8       ; Signed Integer                                   ;
+----------------+---------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Replica1_CORE:ap1|pia_uart:pia|uart_send:send ;
+----------------+---------+-----------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                            ;
+----------------+---------+-----------------------------------------------------------------+
; clk_freq_hz    ; 1843200 ; Signed Integer                                                  ;
; baud_rate      ; 115200  ; Signed Integer                                                  ;
; bits           ; 8       ; Signed Integer                                                  ;
+----------------+---------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Replica1_CORE:ap1|pia_uart:pia|uart_receive:recv ;
+----------------+---------+--------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                               ;
+----------------+---------+--------------------------------------------------------------------+
; clk_freq_hz    ; 1843200 ; Signed Integer                                                     ;
; baud_rate      ; 115200  ; Signed Integer                                                     ;
; bits           ; 8       ; Signed Integer                                                     ;
+----------------+---------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_DE10:\de10_gen_ram:ram ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; ram_size_kb    ; 48    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_DE10:\de10_gen_ram:ram|ram_8k:\gen_ram_blocks:0:ram_block|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                           ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                        ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                 ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                                                 ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                 ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                                 ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                        ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                 ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_pcp3      ; Untyped                                                                        ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_DE10:\de10_gen_ram:ram|ram_8k:\gen_ram_blocks:1:ram_block|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                           ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                        ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                 ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                                                 ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                 ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                                 ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                        ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                 ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_pcp3      ; Untyped                                                                        ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_DE10:\de10_gen_ram:ram|ram_8k:\gen_ram_blocks:2:ram_block|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                           ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                        ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                 ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                                                 ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                 ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                                 ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                        ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                 ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_pcp3      ; Untyped                                                                        ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_DE10:\de10_gen_ram:ram|ram_8k:\gen_ram_blocks:3:ram_block|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                           ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                        ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                 ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                                                 ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                 ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                                 ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                        ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                 ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_pcp3      ; Untyped                                                                        ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_DE10:\de10_gen_ram:ram|ram_8k:\gen_ram_blocks:4:ram_block|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                           ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                        ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                 ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                                                 ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                 ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                                 ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                        ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                 ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_pcp3      ; Untyped                                                                        ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM_DE10:\de10_gen_ram:ram|ram_8k:\gen_ram_blocks:5:ram_block|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                           ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                        ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                 ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                                                 ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                 ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                                 ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                        ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                 ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_pcp3      ; Untyped                                                                        ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sram_sdram_bridge:bridge_inst ;
+------------------+-------+-------------------------------------------------+
; Parameter Name   ; Value ; Type                                            ;
+------------------+-------+-------------------------------------------------+
; addr_bits        ; 12    ; Signed Integer                                  ;
; sdram_mhz        ; 75    ; Signed Integer                                  ;
; generate_refresh ; true  ; Enumerated                                      ;
; use_cache        ; true  ; Enumerated                                      ;
; cache_size_bytes ; 1024  ; Signed Integer                                  ;
; line_size_bytes  ; 16    ; Signed Integer                                  ;
+------------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_controller:sdram_inst ;
+--------------------+-------+---------------------------------------------+
; Parameter Name     ; Value ; Type                                        ;
+--------------------+-------+---------------------------------------------+
; freq_mhz           ; 75    ; Signed Integer                              ;
; row_bits           ; 13    ; Signed Integer                              ;
; col_bits           ; 10    ; Signed Integer                              ;
; use_auto_precharge ; false ; Enumerated                                  ;
; use_auto_refresh   ; false ; Enumerated                                  ;
+--------------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                            ;
+-------------------------------+-----------------------------------------+
; Name                          ; Value                                   ;
+-------------------------------+-----------------------------------------+
; Number of entity instances    ; 1                                       ;
; Entity Instance               ; main_clock:mclk|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                  ;
;     -- PLL_TYPE               ; AUTO                                    ;
;     -- PRIMARY_CLOCK          ; INCLK0                                  ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                   ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                       ;
;     -- VCO_MULTIPLY_BY        ; 0                                       ;
;     -- VCO_DIVIDE_BY          ; 0                                       ;
+-------------------------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                          ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                         ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------+
; Number of entity instances                ; 6                                                                                             ;
; Entity Instance                           ; RAM_DE10:\de10_gen_ram:ram|ram_8k:\gen_ram_blocks:0:ram_block|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                             ;
;     -- NUMWORDS_A                         ; 8192                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 0                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; RAM_DE10:\de10_gen_ram:ram|ram_8k:\gen_ram_blocks:1:ram_block|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                             ;
;     -- NUMWORDS_A                         ; 8192                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 0                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; RAM_DE10:\de10_gen_ram:ram|ram_8k:\gen_ram_blocks:2:ram_block|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                             ;
;     -- NUMWORDS_A                         ; 8192                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 0                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; RAM_DE10:\de10_gen_ram:ram|ram_8k:\gen_ram_blocks:3:ram_block|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                             ;
;     -- NUMWORDS_A                         ; 8192                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 0                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; RAM_DE10:\de10_gen_ram:ram|ram_8k:\gen_ram_blocks:4:ram_block|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                             ;
;     -- NUMWORDS_A                         ; 8192                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 0                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
; Entity Instance                           ; RAM_DE10:\de10_gen_ram:ram|ram_8k:\gen_ram_blocks:5:ram_block|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                   ;
;     -- WIDTH_A                            ; 8                                                                                             ;
;     -- NUMWORDS_A                         ; 8192                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                             ;
;     -- NUMWORDS_B                         ; 0                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                     ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_controller:sdram_inst"                                                                                                                           ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; addr[24..11]   ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refresh_active ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; refresh_req    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sram_sdram_bridge:bridge_inst"                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                                  ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; debug       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; refresh_req ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu"                                         ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; sync  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; nmi_n ; Input  ; Info     ; Stuck at VCC                                                                        ;
; irq_n ; Input  ; Info     ; Stuck at VCC                                                                        ;
; so_n  ; Input  ; Info     ; Stuck at VCC                                                                        ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Replica1_CORE:ap1"                                                                       ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; bus_phi1  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bus_strch ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; bus_bshit ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; la_state  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "simple_clock_switch:csw" ;
+-------------+-------+----------+--------------------+
; Port        ; Type  ; Severity ; Details            ;
+-------------+-------+----------+--------------------+
; clock_debug ; Input ; Info     ; Stuck at VCC       ;
; clock_1hz   ; Input ; Info     ; Stuck at VCC       ;
+-------------+-------+----------+--------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "clock_divider:clk15mhz" ;
+-------+-------+----------+-------------------------+
; Port  ; Type  ; Severity ; Details                 ;
+-------+-------+----------+-------------------------+
; reset ; Input ; Info     ; Stuck at VCC            ;
+-------+-------+----------+-------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "clock_divider:clk10mhz" ;
+-------+-------+----------+-------------------------+
; Port  ; Type  ; Severity ; Details                 ;
+-------+-------+----------+-------------------------+
; reset ; Input ; Info     ; Stuck at VCC            ;
+-------+-------+----------+-------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "clock_divider:clk5mhz" ;
+-------+-------+----------+------------------------+
; Port  ; Type  ; Severity ; Details                ;
+-------+-------+----------+------------------------+
; reset ; Input ; Info     ; Stuck at VCC           ;
+-------+-------+----------+------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "clock_divider:clk2mhz" ;
+-------+-------+----------+------------------------+
; Port  ; Type  ; Severity ; Details                ;
+-------+-------+----------+------------------------+
; reset ; Input ; Info     ; Stuck at VCC           ;
+-------+-------+----------+------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "clock_divider:clk1mhz" ;
+-------+-------+----------+------------------------+
; Port  ; Type  ; Severity ; Details                ;
+-------+-------+----------+------------------------+
; reset ; Input ; Info     ; Stuck at VCC           ;
+-------+-------+----------+------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "main_clock:mclk"                                                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c1   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 185                         ;
; cycloneiii_ff         ; 405                         ;
;     CLR               ; 27                          ;
;     CLR SLD           ; 1                           ;
;     ENA               ; 96                          ;
;     ENA CLR           ; 141                         ;
;     ENA CLR SLD       ; 35                          ;
;     ENA SCLR          ; 7                           ;
;     SCLR              ; 7                           ;
;     SLD               ; 1                           ;
;     plain             ; 90                          ;
; cycloneiii_io_obuf    ; 87                          ;
; cycloneiii_lcell_comb ; 1232                        ;
;     arith             ; 90                          ;
;         2 data inputs ; 68                          ;
;         3 data inputs ; 22                          ;
;     normal            ; 1142                        ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 18                          ;
;         2 data inputs ; 110                         ;
;         3 data inputs ; 238                         ;
;         4 data inputs ; 772                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 48                          ;
;                       ;                             ;
; Max LUT depth         ; 18.50                       ;
; Average LUT depth     ; 6.98                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Wed Feb 11 17:44:47 2026
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_Replica1 -c DE10_Replica1
Info (20032): Parallel compilation is enabled and will use up to 16 processors
Info (12021): Found 2 design units, including 1 entities, in source file //wsl$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/sdram/sram_sdram_bridge.vhd
    Info (12022): Found design unit 1: sram_sdram_bridge-rtl File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sram_sdram_bridge.vhd Line: 121
    Info (12023): Found entity 1: sram_sdram_bridge File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sram_sdram_bridge.vhd Line: 78
Info (12021): Found 2 design units, including 1 entities, in source file //wsl$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/mx65.vhd
    Info (12022): Found design unit 1: mx65-rtl File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/mx65.vhd Line: 28
    Info (12023): Found entity 1: mx65 File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/mx65.vhd Line: 14
Info (12021): Found 2 design units, including 0 entities, in source file //wsl$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/t65_pack.vhd
    Info (12022): Found design unit 1: T65_Pack File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/T65_Pack.vhd Line: 55
    Info (12022): Found design unit 2: T65_Pack-body File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/T65_Pack.vhd Line: 154
Info (12021): Found 2 design units, including 1 entities, in source file //wsl$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/t65_mcode.vhd
    Info (12022): Found design unit 1: T65_MCode-rtl File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/T65_MCode.vhd Line: 94
    Info (12023): Found entity 1: T65_MCode File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/T65_MCode.vhd Line: 58
Info (12021): Found 2 design units, including 1 entities, in source file //wsl$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/t65_alu.vhd
    Info (12022): Found design unit 1: T65_ALU-rtl File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/T65_ALU.vhd Line: 70
    Info (12023): Found entity 1: T65_ALU File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/T65_ALU.vhd Line: 57
Info (12021): Found 2 design units, including 1 entities, in source file //wsl$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/t65.vhd
    Info (12022): Found design unit 1: T65-rtl File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/T65.vhd Line: 166
    Info (12023): Found entity 1: T65 File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/T65.vhd Line: 134
Info (12021): Found 2 design units, including 1 entities, in source file //wsl$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/cpu_t65.vhd
    Info (12022): Found design unit 1: CPU_T65-T65_impl File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_T65.vhd Line: 41
    Info (12023): Found entity 1: CPU_T65 File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_T65.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file //wsl$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/cpu65xx.vhd
    Info (12022): Found design unit 1: cpu65xx-fast File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/cpu65xx.vhd Line: 70
    Info (12023): Found entity 1: cpu65xx File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/cpu65xx.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file //wsl$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/cpu_65xx.vhd
    Info (12022): Found design unit 1: CPU_65XX-CPU65XX_impl File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_65XX.vhd Line: 44
    Info (12023): Found entity 1: CPU_65XX File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_65XX.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file //wsl$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/cpu_mx65.vhd
    Info (12022): Found design unit 1: CPU_MX65-MX65_impl File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_MX65.vhd Line: 43
    Info (12023): Found entity 1: CPU_MX65 File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_MX65.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file hexto7seg.vhd
    Info (12022): Found design unit 1: hexto7seg-rtl File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/hexto7seg.vhd Line: 12
    Info (12023): Found entity 1: hexto7seg File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/hexto7seg.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file //wsl$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/cpu68.vhd
    Info (12022): Found design unit 1: cpu68-CPU_ARCH File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/cpu68.vhd Line: 86
    Info (12023): Found entity 1: cpu68 File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/cpu68.vhd Line: 68
Info (12021): Found 2 design units, including 1 entities, in source file //wsl$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/peripherals/pia/pia_uart.vhd
    Info (12022): Found design unit 1: pia_uart-rtl File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/pia/pia_uart.vhd Line: 33
    Info (12023): Found entity 1: pia_uart File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/pia/pia_uart.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file //wsl$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/peripherals/aci/aci.vhd
    Info (12022): Found design unit 1: aci-rtl File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/aci/aci.vhd Line: 17
    Info (12023): Found entity 1: aci File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/aci/aci.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ram_8k.vhd
    Info (12022): Found design unit 1: ram_8k-SYN File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/ram_8k.vhd Line: 55
    Info (12023): Found entity 1: ram_8k File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/ram_8k.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file //wsl$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/cpu_6800.vhd
    Info (12022): Found design unit 1: CPU_6800-MC6800_impl File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_6800.vhd Line: 44
    Info (12023): Found entity 1: CPU_6800 File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_6800.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file ram_de10.vhd
    Info (12022): Found design unit 1: RAM_DE10-rtl File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/RAM_DE10.vhd Line: 19
    Info (12023): Found entity 1: RAM_DE10 File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/RAM_DE10.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file //wsl$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/rom/wozmon68.vhd
    Info (12022): Found design unit 1: WOZMON68-rtl File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/WOZMON68.vhd Line: 14
    Info (12023): Found entity 1: WOZMON68 File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/WOZMON68.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file //wsl$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/rom/wozmon65.vhd
    Info (12022): Found design unit 1: WOZMON65-rtl File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/WOZMON65.vhd Line: 14
    Info (12023): Found entity 1: WOZMON65 File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/WOZMON65.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file //wsl$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/rom/wozaci.vhd
    Info (12022): Found design unit 1: WOZACI-rtl File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/WOZACI.vhd Line: 14
    Info (12023): Found entity 1: WOZACI File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/WOZACI.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file //wsl$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/rom/basic.vhd
    Info (12022): Found design unit 1: BASIC-rtl File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/BASIC.vhd Line: 14
    Info (12023): Found entity 1: BASIC File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/BASIC.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file //wsl$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/core/replica1_core.vhd
    Info (12022): Found design unit 1: Replica1_CORE-rtl File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/core/Replica1_CORE.vhd Line: 47
    Info (12023): Found entity 1: Replica1_CORE File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/core/Replica1_CORE.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file //wsl$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/utils/fractional_clock_divider.vhd
    Info (12022): Found design unit 1: fractional_clock_divider-rtl File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/fractional_clock_divider.vhd Line: 18
    Info (12023): Found entity 1: fractional_clock_divider File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/fractional_clock_divider.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file //wsl$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/utils/clock_divider.vhd
    Info (12022): Found design unit 1: clock_divider-rtl File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/clock_divider.vhd Line: 14
    Info (12023): Found entity 1: clock_divider File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/clock_divider.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file //wsl$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/utils/prog_clock_divider.vhd
    Info (12022): Found design unit 1: prog_clock_divider-Behavioral File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/prog_clock_divider.vhd Line: 15
    Info (12023): Found entity 1: prog_clock_divider File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/prog_clock_divider.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file //wsl$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/utils/nor_gate.vhd
    Info (12022): Found design unit 1: nor_gate-Behavioral File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/nor_gate.vhd Line: 12
    Info (12023): Found entity 1: nor_gate File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/nor_gate.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file //wsl$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/utils/spi-master.vhd
    Info (12022): Found design unit 1: spi_master-behavioral File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/spi-master.vhd Line: 25
    Info (12023): Found entity 1: spi_master File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/spi-master.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file //wsl$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/utils/debug_clock_button.vhd
    Info (12022): Found design unit 1: debug_clock_button-Behavioral File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/debug_clock_button.vhd Line: 13
    Info (12023): Found entity 1: debug_clock_button File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/debug_clock_button.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file //wsl$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/utils/simple_clock_switch.vhd
    Info (12022): Found design unit 1: simple_clock_switch-Behavioral File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/simple_clock_switch.vhd Line: 28
    Info (12023): Found entity 1: simple_clock_switch File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/simple_clock_switch.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file //wsl$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/peripherals/mspi/mspi-iface.vhd
    Info (12022): Found design unit 1: mspi_iface-rtl File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/mspi/mspi-iface.vhd Line: 22
    Info (12023): Found entity 1: mspi_iface File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/mspi/mspi-iface.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file //wsl$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/peripherals/timer/simple_timer.vhd
    Info (12022): Found design unit 1: simple_timer-rtl File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/timer/simple_timer.vhd Line: 18
    Info (12023): Found entity 1: simple_timer File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/timer/simple_timer.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file //wsl$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/peripherals/pia/uart_send.vhd
    Info (12022): Found design unit 1: uart_send-rtl File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/pia/uart_send.vhd Line: 21
    Info (12023): Found entity 1: uart_send File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/pia/uart_send.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file //wsl$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/peripherals/pia/uart_receive.vhd
    Info (12022): Found design unit 1: uart_receive-rtl File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/pia/uart_receive.vhd Line: 20
    Info (12023): Found entity 1: uart_receive File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/pia/uart_receive.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file de10_replica1.vhd
    Info (12022): Found design unit 1: DE10_Replica1-top File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 62
    Info (12023): Found entity 1: DE10_Replica1 File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file main_clock.vhd
    Info (12022): Found design unit 1: main_clock-SYN File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/main_clock.vhd Line: 56
    Info (12023): Found entity 1: main_clock File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/main_clock.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file //wsl$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/rom/wozmon69.vhd
    Info (12022): Found design unit 1: WOZMON69-rtl File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/WOZMON69.vhd Line: 14
    Info (12023): Found entity 1: WOZMON69 File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/WOZMON69.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file //wsl$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/cpu09.vhd
    Info (12022): Found design unit 1: cpu09-rtl File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/cpu09.vhd Line: 213
    Info (12023): Found entity 1: cpu09 File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/cpu09.vhd Line: 196
Info (12021): Found 2 design units, including 1 entities, in source file //wsl$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/cpu_6809.vhd
    Info (12022): Found design unit 1: CPU_6809-MC6809_impl File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_6809.vhd Line: 44
    Info (12023): Found entity 1: CPU_6809 File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_6809.vhd Line: 15
Info (12021): Found 2 design units, including 1 entities, in source file //wsl$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/rom/mon6809.vhd
    Info (12022): Found design unit 1: MON6809-rtl File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/MON6809.vhd Line: 14
    Info (12023): Found entity 1: MON6809 File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/MON6809.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file //wsl$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/r65c02.vhd
    Info (12022): Found design unit 1: R65C02-Behavioral File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/R65C02.vhd Line: 51
    Info (12023): Found entity 1: R65C02 File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/R65C02.vhd Line: 16
Info (12021): Found 2 design units, including 1 entities, in source file //wsl$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/cpu_r65c02.vhd
    Info (12022): Found design unit 1: CPU_R65C02-CPU_R65C02_impl File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_R65C02.vhd Line: 38
    Info (12023): Found entity 1: CPU_R65C02 File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_R65C02.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file //wsl$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/cpu/cpu_clock_gen.vhd
    Info (12022): Found design unit 1: cpu_clock_gen-Behavioral File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/cpu_clock_gen.vhd Line: 16
    Info (12023): Found entity 1: cpu_clock_gen File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/cpu_clock_gen.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file //wsl$/debian/home/didier/developments/altera/projects/replica1-sdram/rtl/sdram/sdram_controller.vhd
    Info (12022): Found design unit 1: sdram_controller-rtl File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd Line: 203
    Info (12023): Found entity 1: sdram_controller File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd Line: 154
Info (12127): Elaborating entity "DE10_Replica1" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at DE10_Replica1.vhd(39): used implicit default value for signal "LEDR" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 39
Warning (10036): Verilog HDL or VHDL warning at DE10_Replica1.vhd(327): object "phi1" assigned a value but never read File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 327
Warning (10036): Verilog HDL or VHDL warning at DE10_Replica1.vhd(348): object "strch" assigned a value but never read File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 348
Warning (10036): Verilog HDL or VHDL warning at DE10_Replica1.vhd(349): object "bshit" assigned a value but never read File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 349
Warning (10036): Verilog HDL or VHDL warning at DE10_Replica1.vhd(351): object "refresh_reg" assigned a value but never read File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 351
Warning (10036): Verilog HDL or VHDL warning at DE10_Replica1.vhd(352): object "ready_reg" assigned a value but never read File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 352
Warning (10036): Verilog HDL or VHDL warning at DE10_Replica1.vhd(353): object "ack_reg" assigned a value but never read File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 353
Warning (10036): Verilog HDL or VHDL warning at DE10_Replica1.vhd(354): object "req_reg" assigned a value but never read File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 354
Warning (10036): Verilog HDL or VHDL warning at DE10_Replica1.vhd(355): object "wr_reg" assigned a value but never read File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 355
Warning (10036): Verilog HDL or VHDL warning at DE10_Replica1.vhd(356): object "la_state" assigned a value but never read File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 356
Warning (10036): Verilog HDL or VHDL warning at DE10_Replica1.vhd(369): object "debug" assigned a value but never read File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 369
Info (12128): Elaborating entity "hexto7seg" for hierarchy "hexto7seg:h0" File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 391
Info (12128): Elaborating entity "main_clock" for hierarchy "main_clock:mclk" File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 412
Info (12128): Elaborating entity "altpll" for hierarchy "main_clock:mclk|altpll:altpll_component" File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/main_clock.vhd Line: 157
Info (12130): Elaborated megafunction instantiation "main_clock:mclk|altpll:altpll_component" File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/main_clock.vhd Line: 157
Info (12133): Instantiated megafunction "main_clock:mclk|altpll:altpll_component" with the following parameter: File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/main_clock.vhd Line: 157
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "12"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "50"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "3"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=main_clock"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Warning (12125): Using design file db/main_clock_altpll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: main_clock_altpll File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/db/main_clock_altpll.v Line: 31
Info (12128): Elaborating entity "main_clock_altpll" for hierarchy "main_clock:mclk|altpll:altpll_component|main_clock_altpll:auto_generated" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "clock_divider" for hierarchy "clock_divider:clk1mhz" File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 432
Info (12128): Elaborating entity "clock_divider" for hierarchy "clock_divider:clk2mhz" File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 437
Info (12128): Elaborating entity "clock_divider" for hierarchy "clock_divider:clk5mhz" File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 442
Info (12128): Elaborating entity "clock_divider" for hierarchy "clock_divider:clk10mhz" File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 447
Info (12128): Elaborating entity "clock_divider" for hierarchy "clock_divider:clk15mhz" File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 452
Info (12128): Elaborating entity "simple_clock_switch" for hierarchy "simple_clock_switch:csw" File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 457
Info (12128): Elaborating entity "fractional_clock_divider" for hierarchy "fractional_clock_divider:uclk" File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 479
Warning (10631): VHDL Process Statement warning at fractional_clock_divider.vhd(35): inferring latch(es) for signal or variable "accumulator", which holds its previous value in one or more paths through the process File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/fractional_clock_divider.vhd Line: 35
Info (12128): Elaborating entity "Replica1_CORE" for hierarchy "Replica1_CORE:ap1" File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 485
Warning (10541): VHDL Signal Declaration warning at Replica1_CORE.vhd(41): used implicit default value for signal "tape_out" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/core/Replica1_CORE.vhd Line: 41
Warning (10541): VHDL Signal Declaration warning at Replica1_CORE.vhd(383): used implicit default value for signal "mspi_data" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/core/Replica1_CORE.vhd Line: 383
Warning (10541): VHDL Signal Declaration warning at Replica1_CORE.vhd(384): used implicit default value for signal "aci_data" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/core/Replica1_CORE.vhd Line: 384
Warning (10541): VHDL Signal Declaration warning at Replica1_CORE.vhd(385): used implicit default value for signal "timer_data" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/core/Replica1_CORE.vhd Line: 385
Warning (10540): VHDL Signal Declaration warning at Replica1_CORE.vhd(389): used explicit default value for signal "nmi_n" because signal was never assigned a value File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/core/Replica1_CORE.vhd Line: 389
Warning (10540): VHDL Signal Declaration warning at Replica1_CORE.vhd(390): used explicit default value for signal "irq_n" because signal was never assigned a value File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/core/Replica1_CORE.vhd Line: 390
Warning (10540): VHDL Signal Declaration warning at Replica1_CORE.vhd(391): used explicit default value for signal "so_n" because signal was never assigned a value File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/core/Replica1_CORE.vhd Line: 391
Warning (10541): VHDL Signal Declaration warning at Replica1_CORE.vhd(403): used implicit default value for signal "phi1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/core/Replica1_CORE.vhd Line: 403
Warning (10036): Verilog HDL or VHDL warning at Replica1_CORE.vhd(404): object "sync" assigned a value but never read File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/core/Replica1_CORE.vhd Line: 404
Warning (10541): VHDL Signal Declaration warning at Replica1_CORE.vhd(409): used implicit default value for signal "bshit" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/core/Replica1_CORE.vhd Line: 409
Warning (10873): Using initial value X (don't care) for net "spi_cs" at Replica1_CORE.vhd(37) File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/core/Replica1_CORE.vhd Line: 37
Warning (10873): Using initial value X (don't care) for net "spi_sck" at Replica1_CORE.vhd(38) File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/core/Replica1_CORE.vhd Line: 38
Warning (10873): Using initial value X (don't care) for net "spi_mosi" at Replica1_CORE.vhd(39) File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/core/Replica1_CORE.vhd Line: 39
Info (12128): Elaborating entity "CPU_MX65" for hierarchy "Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu" File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/core/Replica1_CORE.vhd Line: 480
Info (12128): Elaborating entity "cpu_clock_gen" for hierarchy "Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|cpu_clock_gen:clk" File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_MX65.vhd Line: 86
Info (12128): Elaborating entity "mx65" for hierarchy "Replica1_CORE:ap1|CPU_MX65:\gen_cpu0:c2:cpu|mx65:mx65_inst" File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/CPU_MX65.vhd Line: 100
Info (12128): Elaborating entity "WOZMON65" for hierarchy "Replica1_CORE:ap1|WOZMON65:\woz65:rom" File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/core/Replica1_CORE.vhd Line: 580
Info (12128): Elaborating entity "pia_uart" for hierarchy "Replica1_CORE:ap1|pia_uart:pia" File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/core/Replica1_CORE.vhd Line: 628
Info (12128): Elaborating entity "uart_send" for hierarchy "Replica1_CORE:ap1|pia_uart:pia|uart_send:send" File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/pia/pia_uart.vhd Line: 85
Info (12128): Elaborating entity "uart_receive" for hierarchy "Replica1_CORE:ap1|pia_uart:pia|uart_receive:recv" File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/pia/pia_uart.vhd Line: 94
Info (12128): Elaborating entity "RAM_DE10" for hierarchy "RAM_DE10:\de10_gen_ram:ram" File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 523
Info (12128): Elaborating entity "ram_8k" for hierarchy "RAM_DE10:\de10_gen_ram:ram|ram_8k:\gen_ram_blocks:0:ram_block" File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/RAM_DE10.vhd Line: 59
Info (12128): Elaborating entity "altsyncram" for hierarchy "RAM_DE10:\de10_gen_ram:ram|ram_8k:\gen_ram_blocks:0:ram_block|altsyncram:altsyncram_component" File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/ram_8k.vhd Line: 62
Info (12130): Elaborated megafunction instantiation "RAM_DE10:\de10_gen_ram:ram|ram_8k:\gen_ram_blocks:0:ram_block|altsyncram:altsyncram_component" File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/ram_8k.vhd Line: 62
Info (12133): Instantiated megafunction "RAM_DE10:\de10_gen_ram:ram|ram_8k:\gen_ram_blocks:0:ram_block|altsyncram:altsyncram_component" with the following parameter: File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/ram_8k.vhd Line: 62
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Warning (12125): Using design file db/altsyncram_pcp3.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: altsyncram_pcp3 File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/db/altsyncram_pcp3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_pcp3" for hierarchy "RAM_DE10:\de10_gen_ram:ram|ram_8k:\gen_ram_blocks:0:ram_block|altsyncram:altsyncram_component|altsyncram_pcp3:auto_generated" File: c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "sram_sdram_bridge" for hierarchy "sram_sdram_bridge:bridge_inst" File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 534
Info (12128): Elaborating entity "sdram_controller" for hierarchy "sdram_controller:sdram_inst" File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 568
Warning (10541): VHDL Signal Declaration warning at sdram_controller.vhd(187): used implicit default value for signal "refresh_active" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd Line: 187
Warning (10631): VHDL Process Statement warning at sdram_controller.vhd(427): inferring latch(es) for signal or variable "refresh_postponed_next", which holds its previous value in one or more paths through the process File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd Line: 427
Warning (10631): VHDL Process Statement warning at sdram_controller.vhd(427): inferring latch(es) for signal or variable "addr_bank_latched", which holds its previous value in one or more paths through the process File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd Line: 427
Warning (10631): VHDL Process Statement warning at sdram_controller.vhd(427): inferring latch(es) for signal or variable "addr_row_latched", which holds its previous value in one or more paths through the process File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd Line: 427
Warning (10631): VHDL Process Statement warning at sdram_controller.vhd(427): inferring latch(es) for signal or variable "addr_col_latched", which holds its previous value in one or more paths through the process File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd Line: 427
Warning (10631): VHDL Process Statement warning at sdram_controller.vhd(427): inferring latch(es) for signal or variable "byte_en_latched", which holds its previous value in one or more paths through the process File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd Line: 427
Warning (10631): VHDL Process Statement warning at sdram_controller.vhd(427): inferring latch(es) for signal or variable "wr_n_latched", which holds its previous value in one or more paths through the process File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd Line: 427
Warning (10631): VHDL Process Statement warning at sdram_controller.vhd(427): inferring latch(es) for signal or variable "din_latched", which holds its previous value in one or more paths through the process File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd Line: 427
Info (10041): Inferred latch for "din_latched[0]" at sdram_controller.vhd(427) File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd Line: 427
Info (10041): Inferred latch for "din_latched[1]" at sdram_controller.vhd(427) File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd Line: 427
Info (10041): Inferred latch for "din_latched[2]" at sdram_controller.vhd(427) File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd Line: 427
Info (10041): Inferred latch for "din_latched[3]" at sdram_controller.vhd(427) File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd Line: 427
Info (10041): Inferred latch for "din_latched[4]" at sdram_controller.vhd(427) File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd Line: 427
Info (10041): Inferred latch for "din_latched[5]" at sdram_controller.vhd(427) File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd Line: 427
Info (10041): Inferred latch for "din_latched[6]" at sdram_controller.vhd(427) File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd Line: 427
Info (10041): Inferred latch for "din_latched[7]" at sdram_controller.vhd(427) File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd Line: 427
Info (10041): Inferred latch for "din_latched[8]" at sdram_controller.vhd(427) File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd Line: 427
Info (10041): Inferred latch for "din_latched[9]" at sdram_controller.vhd(427) File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd Line: 427
Info (10041): Inferred latch for "din_latched[10]" at sdram_controller.vhd(427) File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd Line: 427
Info (10041): Inferred latch for "din_latched[11]" at sdram_controller.vhd(427) File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd Line: 427
Info (10041): Inferred latch for "din_latched[12]" at sdram_controller.vhd(427) File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd Line: 427
Info (10041): Inferred latch for "din_latched[13]" at sdram_controller.vhd(427) File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd Line: 427
Info (10041): Inferred latch for "din_latched[14]" at sdram_controller.vhd(427) File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd Line: 427
Info (10041): Inferred latch for "din_latched[15]" at sdram_controller.vhd(427) File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd Line: 427
Info (10041): Inferred latch for "wr_n_latched" at sdram_controller.vhd(427) File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd Line: 427
Info (10041): Inferred latch for "byte_en_latched[0]" at sdram_controller.vhd(427) File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd Line: 427
Info (10041): Inferred latch for "byte_en_latched[1]" at sdram_controller.vhd(427) File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd Line: 427
Info (10041): Inferred latch for "addr_col_latched[0]" at sdram_controller.vhd(427) File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd Line: 427
Info (10041): Inferred latch for "addr_col_latched[1]" at sdram_controller.vhd(427) File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd Line: 427
Info (10041): Inferred latch for "addr_col_latched[2]" at sdram_controller.vhd(427) File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd Line: 427
Info (10041): Inferred latch for "addr_col_latched[3]" at sdram_controller.vhd(427) File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd Line: 427
Info (10041): Inferred latch for "addr_col_latched[4]" at sdram_controller.vhd(427) File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd Line: 427
Info (10041): Inferred latch for "addr_col_latched[5]" at sdram_controller.vhd(427) File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd Line: 427
Info (10041): Inferred latch for "addr_col_latched[6]" at sdram_controller.vhd(427) File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd Line: 427
Info (10041): Inferred latch for "addr_col_latched[7]" at sdram_controller.vhd(427) File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd Line: 427
Info (10041): Inferred latch for "addr_col_latched[8]" at sdram_controller.vhd(427) File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd Line: 427
Info (10041): Inferred latch for "addr_col_latched[9]" at sdram_controller.vhd(427) File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd Line: 427
Info (10041): Inferred latch for "addr_row_latched[0]" at sdram_controller.vhd(427) File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd Line: 427
Info (10041): Inferred latch for "addr_row_latched[1]" at sdram_controller.vhd(427) File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd Line: 427
Info (10041): Inferred latch for "addr_row_latched[2]" at sdram_controller.vhd(427) File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd Line: 427
Info (10041): Inferred latch for "addr_row_latched[3]" at sdram_controller.vhd(427) File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd Line: 427
Info (10041): Inferred latch for "addr_row_latched[4]" at sdram_controller.vhd(427) File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd Line: 427
Info (10041): Inferred latch for "addr_row_latched[5]" at sdram_controller.vhd(427) File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd Line: 427
Info (10041): Inferred latch for "addr_row_latched[6]" at sdram_controller.vhd(427) File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd Line: 427
Info (10041): Inferred latch for "addr_row_latched[7]" at sdram_controller.vhd(427) File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd Line: 427
Info (10041): Inferred latch for "addr_row_latched[8]" at sdram_controller.vhd(427) File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd Line: 427
Info (10041): Inferred latch for "addr_row_latched[9]" at sdram_controller.vhd(427) File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd Line: 427
Info (10041): Inferred latch for "addr_row_latched[10]" at sdram_controller.vhd(427) File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd Line: 427
Info (10041): Inferred latch for "addr_row_latched[11]" at sdram_controller.vhd(427) File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd Line: 427
Info (10041): Inferred latch for "addr_row_latched[12]" at sdram_controller.vhd(427) File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd Line: 427
Info (10041): Inferred latch for "addr_bank_latched[0]" at sdram_controller.vhd(427) File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd Line: 427
Info (10041): Inferred latch for "addr_bank_latched[1]" at sdram_controller.vhd(427) File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd Line: 427
Info (10041): Inferred latch for "refresh_postponed_next" at sdram_controller.vhd(427) File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd Line: 427
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer simple_clock_switch:csw|Mux0 File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/utils/simple_clock_switch.vhd Line: 32
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276013): RAM logic "Replica1_CORE:ap1|WOZMON65:\woz65:rom|rom" is uninferred because MIF is not supported for the selected family File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/rom/WOZMON65.vhd Line: 17
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "ARDUINO_IO[1]" and its non-tri-state driver. File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 55
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[0]" and its non-tri-state driver. File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 58
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[1]" and its non-tri-state driver. File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 58
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[2]" and its non-tri-state driver. File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 58
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[3]" and its non-tri-state driver. File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 58
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[4]" and its non-tri-state driver. File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 58
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[5]" and its non-tri-state driver. File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 58
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[6]" and its non-tri-state driver. File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 58
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[7]" and its non-tri-state driver. File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 58
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[8]" and its non-tri-state driver. File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 58
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[10]" and its non-tri-state driver. File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 58
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[11]" and its non-tri-state driver. File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 58
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[12]" and its non-tri-state driver. File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 58
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[13]" and its non-tri-state driver. File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 58
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[14]" and its non-tri-state driver. File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 58
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[15]" and its non-tri-state driver. File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 58
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[16]" and its non-tri-state driver. File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 58
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "ARDUINO_IO[0]" has no driver File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 55
    Warning (13040): bidirectional pin "ARDUINO_IO[2]" has no driver File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 55
    Warning (13040): bidirectional pin "ARDUINO_IO[12]" has no driver File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 55
    Warning (13040): bidirectional pin "ARDUINO_IO[5]" has no driver File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 55
    Warning (13040): bidirectional pin "ARDUINO_IO[6]" has no driver File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 55
    Warning (13040): bidirectional pin "ARDUINO_IO[7]" has no driver File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 55
    Warning (13040): bidirectional pin "ARDUINO_IO[8]" has no driver File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 55
    Warning (13040): bidirectional pin "ARDUINO_IO[9]" has no driver File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 55
    Warning (13040): bidirectional pin "ARDUINO_IO[10]" has no driver File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 55
    Warning (13040): bidirectional pin "ARDUINO_IO[14]" has no driver File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 55
    Warning (13040): bidirectional pin "ARDUINO_IO[15]" has no driver File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 55
    Warning (13040): bidirectional pin "ARDUINO_RESET_N" has no driver File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 56
    Warning (13040): bidirectional pin "GPIO[17]" has no driver File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 58
    Warning (13040): bidirectional pin "GPIO[18]" has no driver File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 58
    Warning (13040): bidirectional pin "GPIO[19]" has no driver File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 58
    Warning (13040): bidirectional pin "GPIO[20]" has no driver File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 58
    Warning (13040): bidirectional pin "GPIO[21]" has no driver File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 58
    Warning (13040): bidirectional pin "GPIO[22]" has no driver File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 58
    Warning (13040): bidirectional pin "GPIO[23]" has no driver File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 58
    Warning (13040): bidirectional pin "GPIO[24]" has no driver File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 58
    Warning (13040): bidirectional pin "GPIO[25]" has no driver File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 58
    Warning (13040): bidirectional pin "GPIO[26]" has no driver File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 58
    Warning (13040): bidirectional pin "GPIO[27]" has no driver File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 58
    Warning (13040): bidirectional pin "GPIO[28]" has no driver File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 58
    Warning (13040): bidirectional pin "GPIO[29]" has no driver File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 58
    Warning (13040): bidirectional pin "GPIO[30]" has no driver File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 58
    Warning (13040): bidirectional pin "GPIO[31]" has no driver File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 58
    Warning (13040): bidirectional pin "GPIO[32]" has no driver File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 58
    Warning (13040): bidirectional pin "GPIO[33]" has no driver File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 58
    Warning (13040): bidirectional pin "GPIO[34]" has no driver File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 58
    Warning (13040): bidirectional pin "GPIO[35]" has no driver File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 58
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "ARDUINO_IO[3]" is fed by GND File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 55
    Warning (13033): The pin "ARDUINO_IO[4]" is fed by GND File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 55
    Warning (13033): The pin "ARDUINO_IO[11]" is fed by GND File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 55
    Warning (13033): The pin "ARDUINO_IO[13]" is fed by GND File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 55
    Warning (13033): The pin "GPIO[9]" is fed by GND File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 58
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "sdram_controller:sdram_inst|sdram_dq_next[0]" to the node "sdram_controller:sdram_inst|debug_dq_0" into an OR gate File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/sdram/sdram_controller.vhd Line: 337
Info (13000): Registers with preset signals will power-up high File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/cpu/mx65.vhd Line: 684
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "ARDUINO_IO[1]~synth" File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 55
    Warning (13010): Node "GPIO[0]~synth" File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 58
    Warning (13010): Node "GPIO[1]~synth" File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 58
    Warning (13010): Node "GPIO[2]~synth" File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 58
    Warning (13010): Node "GPIO[3]~synth" File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 58
    Warning (13010): Node "GPIO[4]~synth" File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 58
    Warning (13010): Node "GPIO[5]~synth" File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 58
    Warning (13010): Node "GPIO[6]~synth" File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 58
    Warning (13010): Node "GPIO[7]~synth" File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 58
    Warning (13010): Node "GPIO[8]~synth" File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 58
    Warning (13010): Node "GPIO[10]~synth" File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 58
    Warning (13010): Node "GPIO[11]~synth" File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 58
    Warning (13010): Node "GPIO[12]~synth" File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 58
    Warning (13010): Node "GPIO[13]~synth" File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 58
    Warning (13010): Node "GPIO[14]~synth" File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 58
    Warning (13010): Node "GPIO[15]~synth" File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 58
    Warning (13010): Node "GPIO[16]~synth" File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 58
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 18
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 18
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 19
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 19
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 23
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 30
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 30
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 30
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 30
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 30
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 30
    Warning (13410): Pin "HEX0[6]" is stuck at VCC File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 30
    Warning (13410): Pin "HEX0[7]" is stuck at GND File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 30
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 31
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 31
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 31
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 31
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 31
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 31
    Warning (13410): Pin "HEX1[6]" is stuck at VCC File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 31
    Warning (13410): Pin "HEX1[7]" is stuck at GND File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 31
    Warning (13410): Pin "HEX2[7]" is stuck at GND File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 32
    Warning (13410): Pin "HEX3[7]" is stuck at GND File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 33
    Warning (13410): Pin "HEX4[7]" is stuck at GND File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 34
    Warning (13410): Pin "HEX5[7]" is stuck at GND File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 35
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 39
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 39
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 39
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 39
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 39
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 39
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 39
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 39
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 39
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 39
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register Replica1_CORE:ap1|pia_uart:pia|tx_strobe_n will power up to High File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/rtl/peripherals/pia/pia_uart.vhd Line: 66
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "main_clock:mclk|altpll:altpll_component|main_clock_altpll:auto_generated|pll1" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/db/main_clock_altpll.v Line: 51
Warning (21074): Design contains 12 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_CLK_10" File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 13
    Warning (15610): No output dependent on input pin "MAX10_CLK2_50" File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 16
    Warning (15610): No output dependent on input pin "KEY[1]" File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 37
    Warning (15610): No output dependent on input pin "SW[3]" File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 41
    Warning (15610): No output dependent on input pin "SW[4]" File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 41
    Warning (15610): No output dependent on input pin "SW[5]" File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 41
    Warning (15610): No output dependent on input pin "SW[6]" File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 41
    Warning (15610): No output dependent on input pin "SW[7]" File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 41
    Warning (15610): No output dependent on input pin "SW[8]" File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 41
    Warning (15610): No output dependent on input pin "SW[9]" File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 41
    Warning (15610): No output dependent on input pin "GSENSOR_INT[1]" File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 50
    Warning (15610): No output dependent on input pin "GSENSOR_INT[2]" File: //wsl$/Debian/home/didier/Developments/altera/Projects/replica1-sdram/board/DE10-Lite/DE10_Replica1.vhd Line: 50
Info (21057): Implemented 1606 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 17 input pins
    Info (21059): Implemented 97 output pins
    Info (21060): Implemented 71 bidirectional pins
    Info (21061): Implemented 1372 logic cells
    Info (21064): Implemented 48 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 166 warnings
    Info: Peak virtual memory: 4983 megabytes
    Info: Processing ended: Wed Feb 11 17:44:59 2026
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:14


