[AcqGr1]
1=three_phase_circuit_Sim01/SM_master/port2(1)|signal1(1)|1|1|3||
10=three_phase_circuit_Sim01/SM_master/port4(1)|signal1(1)|4|1|6||
11=three_phase_circuit_Sim01/SM_master/port4(2)|signal1(2)|4|2|6||
12=three_phase_circuit_Sim01/SM_master/port4(3)|signal1(3)|4|3|6||
13=three_phase_circuit_Sim01/SM_master/port4(4)|signal1(4)|4|4|6||
14=three_phase_circuit_Sim01/SM_master/port4(5)|signal1(5)|4|5|6||
15=three_phase_circuit_Sim01/SM_master/port4(6)|signal1(6)|4|6|6||
2=three_phase_circuit_Sim01/SM_master/port2(2)|signal1(2)|1|2|3||
3=three_phase_circuit_Sim01/SM_master/port2(3)|signal1(3)|1|3|3||
4=three_phase_circuit_Sim01/SM_master/port1(1)|signal(1)|2|1|3||
5=three_phase_circuit_Sim01/SM_master/port1(2)|signal(2)|2|2|3||
6=three_phase_circuit_Sim01/SM_master/port1(3)|signal(3)|2|3|3||
7=three_phase_circuit_Sim01/SM_master/port3(1)|signal1(1)|3|1|3||
8=three_phase_circuit_Sim01/SM_master/port3(2)|signal1(2)|3|2|3||
9=three_phase_circuit_Sim01/SM_master/port3(3)|signal1(3)|3|3|3||
nbsignals=15
