# EC5018 High Level Verification with System Verilog and UVM

## Required software

1. Icarus Verilog
2. gtkwave
3. makefile

## How to run a lab project

1. Go to the lab dir
2. Run these commands sequentially `make build` `make synth` `make wave`
3. If you want to clear build files run `make clean`
