INFO: [HLS 200-0] Workspace /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3 opened at Fri Mar 11 01:14:43 +08 2022
INFO: [HLS 200-100] Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-100] Command     config_clock returned 0; 0 sec.
INFO: [HLS 200-100] Execute     open_platform DefaultPlatform 
INFO: [HLS 200-100] Command     open_platform returned 0; 0 sec.
INFO: [HLS 200-100] Execute     import_lib /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/zynq/zynq 
INFO: [HLS 200-100] Execute       source /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/xilinx.lib 
INFO: [HLS 200-100] Execute         source /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/xilinx_interface.lib 
INFO: [HLS 200-100] Execute           source /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/plb46.lib 
INFO: [HLS 200-100] Command           ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute           source /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/fsl.lib 
INFO: [HLS 200-100] Command           ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute           source /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/axi4.lib 
INFO: [HLS 200-100] Command           ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute           source /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/maxi.lib 
INFO: [HLS 200-100] Command           ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute           source /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/saxilite.lib 
INFO: [HLS 200-100] Command           ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute         source /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/dsp48.lib 
INFO: [HLS 200-100] Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute         source /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/ip/dds_compiler.lib 
INFO: [HLS 200-100] Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute         source /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/ip/xfft.lib 
INFO: [HLS 200-100] Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute         source /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/ip/xfir.lib 
INFO: [HLS 200-100] Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/xilinx_old.lib 
INFO: [HLS 200-100] Command       ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute       source /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/xilinx_vivado.lib 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/xilinx.hlp 
INFO: [HLS 200-100] Execute         source /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/target_info.tcl 
INFO: [HLS 200-100] Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute         source /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/xilinx_interface.hlp 
INFO: [HLS 200-100] Execute           source /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/maxi.hlp 
INFO: [HLS 200-100] Command           ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute           source /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/saxilite.hlp 
INFO: [HLS 200-100] Command           ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute         source /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/dsp48.hlp 
INFO: [HLS 200-100] Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/zynq/dsp48e1.hlp 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       get_default_platform 
INFO: [HLS 200-100] Command       get_default_platform returned 0; 0 sec.
INFO: [HLS 200-100] Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
INFO: [HLS 200-100] Command       config_chip_info returned 0; 0 sec.
INFO: [HLS 200-100] Execute       config_chip_info -quiet -speed medium 
INFO: [HLS 200-100] Command       config_chip_info returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/xilinx.hlp 
INFO: [HLS 200-100] Execute         source /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/target_info.tcl 
INFO: [HLS 200-100] Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute         source /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/xilinx_interface.hlp 
INFO: [HLS 200-100] Execute           source /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/maxi.hlp 
INFO: [HLS 200-100] Command           ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute           source /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/saxilite.hlp 
INFO: [HLS 200-100] Command           ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute         source /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/dsp48.hlp 
INFO: [HLS 200-100] Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command     import_lib returned 0; 0.02 sec.
INFO: [HLS 200-100] Execute     source /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/zynq/zynq.gen 
INFO: [HLS 200-100] Execute       source /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/virtex.gen 
INFO: [HLS 200-100] Execute         source /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/xilinx.gen 
INFO: [HLS 200-100] Execute           source /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/plb46.gen 
INFO: [HLS 200-100] Command           ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute           source /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/fsl.gen 
INFO: [HLS 200-100] Command           ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute           source /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/axi4.gen 
INFO: [HLS 200-100] Command           ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute           source /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/nativeAXI4.gen 
INFO: [HLS 200-100] Execute             source /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/saxilite.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute             source /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/maxi.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Command           ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute           source /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
INFO: [HLS 200-100] Command           ap_source returned 0; 0.02 sec.
INFO: [HLS 200-100] Execute           source /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
INFO: [HLS 200-100] Command           ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute           source /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/ip/xfft.gen 
INFO: [HLS 200-100] Command           ap_source returned 0; 0.13 sec.
INFO: [HLS 200-100] Execute           source /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/ip/xfir.gen 
INFO: [HLS 200-100] Command           ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute           source /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/ip/util.gen 
INFO: [HLS 200-100] Command           ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute           source /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/ip/dds_compiler.gen 
INFO: [HLS 200-100] Command           ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Command         ap_source returned 0; 0.18 sec.
INFO: [HLS 200-100] Execute         source /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/dsp48.gen 
INFO: [HLS 200-100] Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command       ap_source returned 0; 0.18 sec.
INFO: [HLS 200-100] Command     ap_source returned 0; 0.18 sec.
INFO: [HLS 200-100] Execute     open_platform DefaultPlatform 
INFO: [HLS 200-100] Command     open_platform returned 0; 0 sec.
INFO: [HLS 200-100] Execute     import_lib /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/zynq/zynq_fpv6 
INFO: [HLS 200-100] Execute       source /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/xilinx_fpv7.lib 
INFO: [HLS 200-100] Execute         source /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/xilinx_hp.lib 
INFO: [HLS 200-100] Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/xilinx_fpv.hlp 
INFO: [HLS 200-100] Execute         source /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/xilinx.hlp 
INFO: [HLS 200-100] Execute           source /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/target_info.tcl 
INFO: [HLS 200-100] Command           ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute           source /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/xilinx_interface.hlp 
INFO: [HLS 200-100] Execute             source /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/maxi.hlp 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute             source /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/saxilite.hlp 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command           ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute           source /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/dsp48.hlp 
INFO: [HLS 200-100] Command           ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/zynq/zynq_hp.hlp 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command     import_lib returned 0; 0.02 sec.
INFO: [HLS 200-100] Execute     source /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
INFO: [HLS 200-100] Execute       source /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command     ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute     set_part xc7z020clg484-1 
INFO: [HLS 200-100] Execute       add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
INFO: [HLS 200-100] Execute         get_default_platform 
INFO: [HLS 200-100] Command         get_default_platform returned 0; 0 sec.
INFO: [HLS 200-100] Execute         license_isbetapart xc7z020 
INFO: [HLS 200-100] Command         license_isbetapart returned 1; 0.02 sec.
INFO: [HLS 200-100] Execute         get_default_platform 
INFO: [HLS 200-100] Command         get_default_platform returned 0; 0 sec.
INFO: [HLS 200-100] Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
INFO: [HLS 200-100] Command         config_chip_info returned 0; 0 sec.
INFO: [HLS 200-100] Execute         config_chip_info -quiet -speed slow 
INFO: [HLS 200-100] Command         config_chip_info returned 0; 0 sec.
INFO: [HLS 200-100] Command       add_library returned 0; 0.02 sec.
INFO: [HLS 200-100] Execute       add_library xilinx/zynq/zynq_fpv6 
INFO: [HLS 200-100] Execute         get_default_platform 
INFO: [HLS 200-100] Command         get_default_platform returned 0; 0 sec.
INFO: [HLS 200-100] Command       add_library returned 0; 0 sec.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-100] Execute       get_default_platform 
INFO: [HLS 200-100] Command       get_default_platform returned 0; 0 sec.
INFO: [HLS 200-100] Command     set_part returned 0; 0.07 sec.
INFO: [HLS 200-100] Execute     get_default_platform 
INFO: [HLS 200-100] Command     get_default_platform returned 0; 0 sec.
INFO: [HLS 200-100] Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
INFO: [HLS 200-100] Command     config_chip_info returned 0; 0 sec.
INFO: [HLS 200-100] Execute     config_chip_info -quiet -speed slow 
INFO: [HLS 200-100] Command     config_chip_info returned 0; 0 sec.
INFO: [HLS 200-100] Command   open_solution returned 0; 0.3 sec.
INFO: [HLS 200-100] Execute   set_part xc7z020clg484-1 
INFO: [HLS 200-100] Execute     add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
INFO: [HLS 200-100] Execute       get_default_platform 
INFO: [HLS 200-100] Command       get_default_platform returned 0; 0 sec.
INFO: [HLS 200-100] Execute       license_isbetapart xc7z020 
INFO: [HLS 200-100] Command       license_isbetapart returned 1; 0 sec.
INFO: [HLS 200-100] Execute       get_default_platform 
INFO: [HLS 200-100] Command       get_default_platform returned 0; 0 sec.
INFO: [HLS 200-100] Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
INFO: [HLS 200-100] Command       config_chip_info returned 0; 0 sec.
INFO: [HLS 200-100] Execute       config_chip_info -quiet -speed slow 
INFO: [HLS 200-100] Command       config_chip_info returned 0; 0 sec.
INFO: [HLS 200-100] Command     add_library returned 0; 0 sec.
INFO: [HLS 200-100] Execute     add_library xilinx/zynq/zynq_fpv6 
INFO: [HLS 200-100] Execute       get_default_platform 
INFO: [HLS 200-100] Command       get_default_platform returned 0; 0 sec.
INFO: [HLS 200-100] Command     add_library returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute     get_default_platform 
INFO: [HLS 200-100] Command     get_default_platform returned 0; 0 sec.
INFO: [HLS 200-100] Command   set_part returned 0; 0.02 sec.
INFO: [HLS 200-100] Execute   create_clock -period 10 -name default 
INFO: [HLS 200-100] Command   create_clock returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute   source ./accel/solution3/directives.tcl 
INFO: [HLS 200-100] Execute     set_directive_pipeline -II 1 mmult_hw/LOAD_W_2 
INFO: [HLS 200-0] Setting directive 'PIPELINE' II=1 
INFO: [HLS 200-100] Command     set_directive_pipeline returned 0; 0 sec.
INFO: [HLS 200-100] Execute     set_directive_pipeline -II 1 mmult_hw/LOAD_I_2 
INFO: [HLS 200-0] Setting directive 'PIPELINE' II=1 
INFO: [HLS 200-0] Setting directive 'PIPELINE' II=1 
INFO: [HLS 200-100] Command     set_directive_pipeline returned 0; 0 sec.
INFO: [HLS 200-100] Execute     set_directive_pipeline -II 1 mmult_hw/LOAD_OFF_1 
INFO: [HLS 200-0] Setting directive 'PIPELINE' II=1 
INFO: [HLS 200-0] Setting directive 'PIPELINE' II=1 
INFO: [HLS 200-0] Setting directive 'PIPELINE' II=1 
INFO: [HLS 200-100] Command     set_directive_pipeline returned 0; 0 sec.
INFO: [HLS 200-100] Execute     set_directive_pipeline -II 1 mmult_hw/L2 
INFO: [HLS 200-0] Setting directive 'PIPELINE' II=1 
INFO: [HLS 200-0] Setting directive 'PIPELINE' II=1 
INFO: [HLS 200-0] Setting directive 'PIPELINE' II=1 
INFO: [HLS 200-0] Setting directive 'PIPELINE' II=1 
INFO: [HLS 200-100] Command     set_directive_pipeline returned 0; 0 sec.
INFO: [HLS 200-100] Execute     set_directive_array_partition -type block -factor 4 -dim 2 mmult_hw weight_buf 
INFO: [HLS 200-0] Setting directive 'PIPELINE' II=1 
INFO: [HLS 200-0] Setting directive 'PIPELINE' II=1 
INFO: [HLS 200-0] Setting directive 'PIPELINE' II=1 
INFO: [HLS 200-0] Setting directive 'PIPELINE' II=1 
INFO: [HLS 200-0] Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredweight_buf block=positionBoolean0type factor=4 dim=2 
INFO: [HLS 200-100] Command     set_directive_array_partition returned 0; 0 sec.
INFO: [HLS 200-100] Execute     set_directive_array_partition -type block -factor 4 -dim 2 mmult_hw in_buf 
INFO: [HLS 200-0] Setting directive 'PIPELINE' II=1 
INFO: [HLS 200-0] Setting directive 'PIPELINE' II=1 
INFO: [HLS 200-0] Setting directive 'PIPELINE' II=1 
INFO: [HLS 200-0] Setting directive 'PIPELINE' II=1 
INFO: [HLS 200-0] Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredweight_buf block=positionBoolean0type factor=4 dim=2 
INFO: [HLS 200-0] Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredin_buf block=positionBoolean0type factor=4 dim=2 
INFO: [HLS 200-100] Command     set_directive_array_partition returned 0; 0 sec.
INFO: [HLS 200-100] Execute     set_directive_pipeline -II 1 mmult_hw/STORE_O_1 
INFO: [HLS 200-0] Setting directive 'PIPELINE' II=1 
INFO: [HLS 200-0] Setting directive 'PIPELINE' II=1 
INFO: [HLS 200-0] Setting directive 'PIPELINE' II=1 
INFO: [HLS 200-0] Setting directive 'PIPELINE' II=1 
INFO: [HLS 200-0] Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredweight_buf block=positionBoolean0type factor=4 dim=2 
INFO: [HLS 200-0] Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredin_buf block=positionBoolean0type factor=4 dim=2 
INFO: [HLS 200-0] Setting directive 'PIPELINE' II=1 
INFO: [HLS 200-100] Command     set_directive_pipeline returned 0; 0 sec.
INFO: [HLS 200-100] Command   ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute   csynth_design 
INFO: [HLS 200-100] Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 
INFO: [HLS 200-10] Analyzing design file './mmult_float.cpp' ... 
INFO: [HLS 200-0] Compiling one TU...
INFO: [HLS 200-100] Execute       is_m_axi_addr64 
INFO: [HLS 200-100] Command       is_m_axi_addr64 returned 0; 0 sec.
INFO: [HLS 200-0] Handling ./mmult_float.cpp as C++
INFO: [HLS 200-0] Syntax Checking before pre-processing...
INFO: [HLS 200-100] Execute       clang  -fno-limit-debug-info -gcc-toolchain "/home/simone/Xilinx/Vivado_HLS/2017.1/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__   -I "/home/simone/Xilinx/Vivado_HLS/2017.1/lnx64/tools/systemc/include" -I "/home/simone/Xilinx/Vivado_HLS/2017.1/include" -I "/home/simone/Xilinx/Vivado_HLS/2017.1/include/ap_sysc" -fexceptions -I "/home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot" -include etc/autopilot_ssdm_op.h "./mmult_float.cpp"  -o "/home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db/mmult_float.pp.00.o" 
INFO: [HLS 200-0] exec clang -fno-limit-debug-info -gcc-toolchain /home/simone/Xilinx/Vivado_HLS/2017.1/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -I /home/simone/Xilinx/Vivado_HLS/2017.1/lnx64/tools/systemc/include -I /home/simone/Xilinx/Vivado_HLS/2017.1/include -I /home/simone/Xilinx/Vivado_HLS/2017.1/include/ap_sysc -fexceptions -I /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot -include etc/autopilot_ssdm_op.h ./mmult_float.cpp -o /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db/mmult_float.pp.00.o
INFO: [HLS 200-100] Command       clang returned 0; 0.77 sec.
INFO: [HLS 200-100] Execute       is_encrypted /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db/mmult_float.pp.00.o 
INFO: [HLS 200-100] Command       is_encrypted returned 0; 0 sec.
INFO: [HLS 200-0] Source preprocessing
INFO: [HLS 200-100] Execute       clang  -fno-limit-debug-info -gcc-toolchain "/home/simone/Xilinx/Vivado_HLS/2017.1/lnx64/tools/gcc" -hls -fno-exceptions  -D__llvm__  -CC -E "./mmult_float.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot" -I "/home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h  -o "/home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db/mmult_float.pp.0.cpp" 
INFO: [HLS 200-0] exec clang -fno-limit-debug-info -gcc-toolchain /home/simone/Xilinx/Vivado_HLS/2017.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -CC -E ./mmult_float.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot -I /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -o /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db/mmult_float.pp.0.cpp
INFO: [HLS 200-100] Command       clang returned 0; 0.09 sec.
INFO: [HLS 200-0] GCC PP time: 0 seconds per iteration
INFO: [HLS 200-0] Setting directive 'PIPELINE' II=1 
INFO: [HLS 200-0] Setting directive 'PIPELINE' II=1 
INFO: [HLS 200-0] Setting directive 'PIPELINE' II=1 
INFO: [HLS 200-0] Setting directive 'PIPELINE' II=1 
INFO: [HLS 200-0] Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredweight_buf block=positionBoolean0type factor=4 dim=2 
INFO: [HLS 200-0] Setting directive 'ARRAY_PARTITION' partition=positionBooleanCmd variable=positionBooleanTextRequiredin_buf block=positionBoolean0type factor=4 dim=2 
INFO: [HLS 200-0] Setting directive 'PIPELINE' II=1 
INFO: [HLS 200-100] Execute       list_core -type functional_unit 
INFO: [HLS 200-100] Command       list_core returned 0; 0 sec.
INFO: [HLS 200-0] CDT Preprocessing...
INFO: [HLS 200-0] Marker-Pragma convertor: /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db/mmult_float.pp.0.cpp /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db/mmult_float.pp.0.cpp.ap-line.cpp /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db/mmult_float.pp.0.cpp.ap-line.cpp.CXX 1
INFO: [HLS 200-0] Converting Markers to Pragmas...
INFO: [HLS 200-100] Execute       cdt  "/home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db/mmult_float.pp.0.cpp.ap-line.cpp"  -m "mmult_hw" -o "/home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db/mmult_float.pp.0.cpp.ap-cdt.cpp" --pp --directive /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/solution3.directive --source /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/./mmult_float.cpp --error /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db --funcunit "AddSub AddSub_DSP AddSubnS DAddSub_fulldsp DAddSub_nodsp DDiv DExp_fulldsp DExp_meddsp DExp_nodsp DLog_fulldsp DLog_meddsp DLog_nodsp DMul_fulldsp DMul_maxdsp DMul_meddsp DMul_nodsp DRSqrt DRecip DSqrt DivnS FAddSub_fulldsp FAddSub_nodsp FDiv FExp_fulldsp FExp_meddsp FExp_nodsp FLog_fulldsp FLog_meddsp FLog_nodsp FMul_fulldsp FMul_maxdsp FMul_meddsp FMul_nodsp FRSqrt_fulldsp FRSqrt_nodsp FRecip_fulldsp FRecip_nodsp FSqrt HAddSub_fulldsp HAddSub_meddsp HAddSub_nodsp HDiv HMul_fulldsp HMul_maxdsp HMul_nodsp HSqrt Mul Mul2S Mul3S Mul4S Mul5S Mul6S Mul_LUT MulnS MuxnS" --ve --vetcl /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db --ca --es --gf --pd --p2d /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db --sd --scff /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db/.systemc_flag --ad 
INFO: [HLS 200-0] Error:Syntax error in source:for (__decltype(__n + 0) __niter = __n;
Error:Missing ; in source:t
Error:Syntax error in source:)
 *__first = __value;
Error:Syntax error in source:for (__decltype(__n + 0) __niter = __n;
Error:Missing ; in source:t
Error:Syntax error in source:)
 *__first = __tmp;
INFO: [HLS 200-100] Command       cdt returned 0; 9.23 sec.
INFO: [HLS 200-0] Marker-Pragma convertor: /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db/mmult_float.pp.0.cpp.ap-cdt.cpp /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db/mmult_float.pragma.0.cpp /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db/mmult_float.pragma.0.cpp.ap-line.CXX 0
INFO: [HLS 200-0] Converting Pragmas to Markers...
INFO: [HLS 200-100] Execute       source /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db/pragma.status.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-0] Pragma Handling...
INFO: [HLS 200-0] Source preprocessing
INFO: [HLS 200-100] Execute       clang  -fno-limit-debug-info -gcc-toolchain "/home/simone/Xilinx/Vivado_HLS/2017.1/lnx64/tools/gcc" -hls -fno-exceptions  -D__llvm__  -CC -E "/home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db/mmult_float.pragma.1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot" -I "/home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h  -o "/home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db/mmult_float.pragma.2.cpp" 
INFO: [HLS 200-0] exec clang -fno-limit-debug-info -gcc-toolchain /home/simone/Xilinx/Vivado_HLS/2017.1/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -CC -E /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db/mmult_float.pragma.1.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot -I /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -o /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db/mmult_float.pragma.2.cpp
INFO: [HLS 200-100] Command       clang returned 0; 0.57 sec.
INFO: [HLS 200-0] Processing labels
INFO: [HLS 200-100] Execute       clang  -fno-limit-debug-info -gcc-toolchain /home/simone/Xilinx/Vivado_HLS/2017.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db/mmult_float.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot" -I "/home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -g -o "/home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db/mmult_float.g.bc" 
INFO: [HLS 200-0] exec clang -fno-limit-debug-info -gcc-toolchain /home/simone/Xilinx/Vivado_HLS/2017.1/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db/mmult_float.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot -I /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -g -o /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db/mmult_float.g.bc
INFO: [HLS 200-100] Command       clang returned 0; 0.32 sec.
INFO: [HLS 200-100] Execute       source /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db/ve_warning.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-100] Execute       source /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db/pragma.status.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 348.102 ; gain = 12.586 ; free physical = 2651 ; free virtual = 12984
INFO: [HLS 200-0] Linking Release ...
INFO: [HLS 200-100] Execute       llvm-ld /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db/mmult_float.bc -disable-opt -L/home/simone/Xilinx/Vivado_HLS/2017.1/lnx64/lib -lm_basic -o /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db/a.o 
INFO: [HLS 200-100] Command       llvm-ld returned 0; 0.04 sec.
INFO: [HLS 200-100] Execute       disassemble /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db/a.o /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db/a.o 
INFO: [HLS 200-100] Execute         is_encrypted /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db/a.o.bc 
INFO: [HLS 200-100] Command         is_encrypted returned 0; 0 sec.
INFO: [HLS 200-100] Command       disassemble returned 0; 0.08 sec.
INFO: [HLS 200-0] Disassemble time: 0 seconds per iteration
INFO: [HLS 200-0] Linking Debug ...
INFO: [HLS 200-100] Execute       llvm-ld /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db/mmult_float.g.bc -disable-opt -L/home/simone/Xilinx/Vivado_HLS/2017.1/lnx64/lib -lm_basic -o /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db/a.g 
INFO: [HLS 200-100] Command       llvm-ld returned 0; 0.07 sec.
INFO: [HLS 200-100] Execute       disassemble /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db/a.g /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db/a.g 
INFO: [HLS 200-100] Execute         is_encrypted /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db/a.g.bc 
INFO: [HLS 200-100] Command         is_encrypted returned 0; 0 sec.
INFO: [HLS 200-100] Command       disassemble returned 0; 0.04 sec.
INFO: [HLS 200-0] Disassemble time: 0 seconds per iteration
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 348.102 ; gain = 12.586 ; free physical = 2648 ; free virtual = 12984
INFO: [HLS 200-100] Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
INFO: [HLS 200-100] Execute         cleanup_all_models 
INFO: [HLS 200-100] Command         cleanup_all_models returned 0; 0 sec.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-100] Execute         transform -promote-dbg-pointer /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db/a.pp.bc -o /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db/a.pp.0.bc -f 
INFO: [HLS 200-100] Command         transform returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute         llvm-ld /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db/a.pp.0.bc -disable-opt -L/home/simone/Xilinx/Vivado_HLS/2017.1/lnx64/lib -lfloatconversion -o /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db/a.g.0 
INFO: [HLS 200-100] Command         llvm-ld returned 0; 0.08 sec.
INFO: [HLS 200-0] Running Standard Transforms...
INFO: [HLS 200-100] Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top mmult_hw -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db/a.g.0.bc -o /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'mmult_hw' (./mmult_float.cpp:61).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'mmult_hw' (./mmult_float.cpp:48).
INFO: [XFORM 203-603] Inlining function 'pop_stream' into 'mmult_hw' (./mmult_float.cpp:39).
INFO: [XFORM 203-603] Inlining function 'push_stream' into 'mmult_hw' (./mmult_float.cpp:86).
INFO: [HLS 200-100] Command         transform returned 0; 0.06 sec.
INFO: [HLS 200-100] Execute         disassemble /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db/a.g.1 /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db/a.g.1 
INFO: [HLS 200-100] Execute           is_encrypted /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db/a.g.1.bc 
INFO: [HLS 200-100] Command           is_encrypted returned 0; 0 sec.
INFO: [HLS 200-100] Command         disassemble returned 0; 0.07 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 348.410 ; gain = 12.895 ; free physical = 2638 ; free virtual = 12976
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-0] Checking Synthesizability 1/2..
INFO: [HLS 200-100] Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db/a.g.1.bc -o /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [HLS 200-100] Command         transform returned 0; 0 sec.
INFO: [HLS 200-0] Checking Synthesizability 2/2..
INFO: [HLS 200-100] Execute         transform -syn-check /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db/a.g.2.prechk.bc -o /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-100] Command         transform returned 0; 0.04 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 348.410 ; gain = 12.895 ; free physical = 2632 ; free virtual = 12971
INFO: [HLS 200-0] Compiler optimizing ...
INFO: [HLS 200-0] Share syncheck's 1.bc for syn flow: copy /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db/a.g.1.bc to /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db/a.o.1.bc
INFO: [HLS 200-0] Presyn 1...
INFO: [HLS 200-100] Execute         transform -hls -tmp /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -simplifycfg -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db/a.o.1.bc -o /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'out_stream.data.V' (./mmult_float.cpp:8).
WARNING: [XFORM 203-1103] Ignored data pack directive on non-struct variable 'in_stream.data.V' (./mmult_float.cpp:8).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'L2' (./mmult_float.cpp:70) in function 'mmult_hw' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'STORE_O_1' (./mmult_float.cpp:81) in function 'mmult_hw' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'L3' (./mmult_float.cpp:73) in function 'mmult_hw' completely.
INFO: [XFORM 203-501] Unrolling loop 'STORE_O_2' (./mmult_float.cpp:82) in function 'mmult_hw' completely.
INFO: [XFORM 203-101] Partitioning array 'weight_buf' (./mmult_float.cpp:29) in dimension 2 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'in_buf' (./mmult_float.cpp:30) in dimension 2 with a block factor 4.
WARNING: [XFORM 203-124] Array  'in_stream.data.V' (./mmult_float.cpp:8): may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.keep.V' (./mmult_float.cpp:8): may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.strb.V' (./mmult_float.cpp:8): may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.user.V' (./mmult_float.cpp:8): may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.last.V' (./mmult_float.cpp:8): may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.id.V' (./mmult_float.cpp:8): may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'in_stream.dest.V' (./mmult_float.cpp:8): may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'out_stream.data.V' (./mmult_float.cpp:8): may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'out_stream.keep.V' (./mmult_float.cpp:8): may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'out_stream.strb.V' (./mmult_float.cpp:8): may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'out_stream.user.V' (./mmult_float.cpp:8): may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'out_stream.last.V' (./mmult_float.cpp:8): may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'out_stream.id.V' (./mmult_float.cpp:8): may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'out_stream.dest.V' (./mmult_float.cpp:8): may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
INFO: [HLS 200-100] Command         transform returned 0; 0.74 sec.
INFO: [HLS 200-0] Presyn 2...
INFO: [HLS 200-100] Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db/a.o.1.tmp.bc -o /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-100] Command         transform returned 0; 0.09 sec.
INFO: [HLS 200-100] Execute         disassemble /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db/a.o.2 /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db/a.o.2 
INFO: [HLS 200-100] Execute           is_encrypted /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db/a.o.2.bc 
INFO: [HLS 200-100] Command           is_encrypted returned 0; 0 sec.
INFO: [HLS 200-100] Command         disassemble returned 0; 0.2 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 476.098 ; gain = 140.582 ; free physical = 2600 ; free virtual = 12942
INFO: [HLS 200-0] Building ssdm...
INFO: [HLS 200-100] Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -interface-preproc -interface-gen -deadargelim -directive-preproc -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -read-loop-dep -dce -bitwidth -loop-dep -norm-name -legalize -validate-dataflow -cdfg-build /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db/a.o.2.bc -o /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOAD_W_1' (./mmult_float.cpp:45:42) in function 'mmult_hw' : 
                         the outer loop is not a perfect loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LOAD_I_1' (./mmult_float.cpp:58:44) in function 'mmult_hw' : 
                         the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'L1' (./mmult_float.cpp:68:38) in function 'mmult_hw'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'LT' (./mmult_float.cpp:55:78) in function 'mmult_hw' : 
                         more than one sub loop.
INFO: [HLS 200-100] Command         transform returned 0; 0.14 sec.
INFO: [HLS 200-100] Execute         disassemble /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db/a.o.3 /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db/a.o.3 
INFO: [HLS 200-100] Execute           is_encrypted /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db/a.o.3.bc 
INFO: [HLS 200-100] Command           is_encrypted returned 0; 0 sec.
INFO: [HLS 200-100] Command         disassemble returned 0; 0.7 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 476.098 ; gain = 140.582 ; free physical = 2593 ; free virtual = 12936
INFO: [HLS 200-0] Finish building internal data model.
INFO: [HLS 200-100] Command       opt_and_import_c returned 0; 2.2 sec.
INFO: [HLS 200-100] Command     elaborate returned 0; 13.64 sec.
INFO: [HLS 200-100] Execute     autosyn 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-0] Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'mmult_hw' ...
INFO: [HLS 200-100] Execute       ap_set_top_model mmult_hw 
INFO: [HLS 200-100] Command       ap_set_top_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       get_model_list mmult_hw -filter all-wo-channel -topdown 
INFO: [HLS 200-100] Command       get_model_list returned 0; 0 sec.
INFO: [HLS 200-100] Execute       preproc_iomode -model mmult_hw 
INFO: [HLS 200-100] Command       preproc_iomode returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute       get_model_list mmult_hw -filter all-wo-channel 
INFO: [HLS 200-100] Command       get_model_list returned 0; 0 sec.
INFO: [HLS 200-0] Model list for configure: mmult_hw
INFO: [HLS 200-0] Configuring Module : mmult_hw ...
INFO: [HLS 200-100] Execute       set_default_model mmult_hw 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       apply_spec_resource_limit mmult_hw 
INFO: [HLS 200-100] Command       apply_spec_resource_limit returned 0; 0 sec.
INFO: [HLS 200-0] Model list for preprocess: mmult_hw
INFO: [HLS 200-0] Preprocessing Module: mmult_hw ...
INFO: [HLS 200-100] Execute       set_default_model mmult_hw 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       cdfg_preprocess -model mmult_hw 
INFO: [HLS 200-100] Command       cdfg_preprocess returned 0; 0.04 sec.
INFO: [HLS 200-100] Execute       rtl_gen_preprocess mmult_hw 
INFO: [HLS 200-100] Command       rtl_gen_preprocess returned 0; 0 sec.
INFO: [HLS 200-0] Model list for synthesis: mmult_hw
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'mmult_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute       set_default_model mmult_hw 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       schedule -model mmult_hw 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOAD_OFF_1'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
INFO: [SCHED 204-61] Pipelining loop 'LOAD_W_2'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
INFO: [SCHED 204-61] Pipelining loop 'LOAD_I_2'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
INFO: [SCHED 204-61] Pipelining loop 'L1_L2'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('in_buf_0_load_2', ./mmult_float.cpp:74) on array 'in_buf[0]', ./mmult_float.cpp:30 due to limited memory ports.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 32, Depth: 1287.
INFO: [SCHED 204-61] Pipelining loop 'STORE_O_1'.
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between axis write on port 'out_stream_data_V' (./mmult_float.cpp:85) and axis write on port 'out_stream_data_V' (./mmult_float.cpp:85).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between axis write on port 'out_stream_data_V' (./mmult_float.cpp:85) and axis write on port 'out_stream_data_V' (./mmult_float.cpp:85).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between axis write on port 'out_stream_data_V' (./mmult_float.cpp:85) and axis write on port 'out_stream_data_V' (./mmult_float.cpp:85).
WARNING: [SCHED 204-68] Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between axis write on port 'out_stream_data_V' (./mmult_float.cpp:85) and axis write on port 'out_stream_data_V' (./mmult_float.cpp:85).
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 5, Depth: 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-100] Command       schedule returned 0; 9.43 sec.
INFO: [HLS 200-111]  Elapsed time: 23.89 seconds; current allocated memory: 106.808 MB.
INFO: [HLS 200-100] Execute       report -o /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db/mmult_hw.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 1.82 sec.
INFO: [HLS 200-100] Execute       db_write -o /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db/mmult_hw.sched.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0 sec.
INFO: [HLS 200-0] Finish scheduling mmult_hw.
INFO: [HLS 200-100] Execute       set_default_model mmult_hw 
INFO: [HLS 200-100] Command       set_default_model returned 0; 0 sec.
INFO: [HLS 200-100] Execute       bind -model mmult_hw 
INFO: [BIND 205-110] clear=
INFO: [BIND 205-110] debug=
INFO: [BIND 205-110] drf=
INFO: [BIND 205-110] effort=
INFO: [BIND 205-110] fast_refine=
INFO: [BIND 205-110] fu_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] global_opt=
INFO: [BIND 205-110] gsearch=
INFO: [BIND 205-110] help=
INFO: [BIND 205-110] help-hidden=
INFO: [BIND 205-110] min_mem_port=
INFO: [BIND 205-110] min_op=
INFO: [BIND 205-110] minreg=
INFO: [BIND 205-110] ml=
INFO: [BIND 205-110] model=mmult_hw
INFO: [BIND 205-110] no_false_path=
INFO: [BIND 205-110] no_min_op=
INFO: [BIND 205-110] normalize=
INFO: [BIND 205-110] quiet=
INFO: [BIND 205-110] refine=
INFO: [BIND 205-110] reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-110] search=
INFO: [BIND 205-110] tight_delay=
INFO: [BIND 205-110] verbose=
INFO: [BIND 205-110] wFF=
INFO: [BIND 205-110] wFU=
INFO: [BIND 205-110] wMUX=
INFO: [BIND 205-110] wNET=
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-100] Command       bind returned 0; 4.27 sec.
INFO: [HLS 200-111]  Elapsed time: 6.09 seconds; current allocated memory: 131.248 MB.
INFO: [HLS 200-100] Execute       report -o /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db/mmult_hw.verbose.bind.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.8 sec.
INFO: [HLS 200-100] Execute       db_write -o /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db/mmult_hw.bind.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 0.26 sec.
INFO: [HLS 200-0] Finish binding mmult_hw.
INFO: [HLS 200-100] Execute       get_model_list mmult_hw -filter all-wo-channel 
INFO: [HLS 200-100] Command       get_model_list returned 0; 0 sec.
INFO: [HLS 200-0] Preprocessing for RTLGen ...
INFO: [HLS 200-100] Execute       rtl_gen_preprocess mmult_hw 
INFO: [HLS 200-100] Command       rtl_gen_preprocess returned 0; 0 sec.
INFO: [HLS 200-0] Model list for RTL generation: mmult_hw
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_hw' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-100] Execute       create_rtl_model mmult_hw -vendor xilinx -mg_file /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db/mmult_hw.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/in_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/in_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/in_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/in_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/in_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/in_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/in_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/out_stream_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/out_stream_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/out_stream_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/out_stream_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/out_stream_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/out_stream_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult_hw/out_stream_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'mmult_hw' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CONTROL_BUS.
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_0' to 'mmult_hw_weight_bbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_1' to 'mmult_hw_weight_bcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_2' to 'mmult_hw_weight_bdEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_weight_buf_3' to 'mmult_hw_weight_beOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_fadd_32ns_32ns_32_5_full_dsp' to 'mmult_hw_fadd_32nfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'mmult_hw_fmul_32ns_32ns_32_4_max_dsp' to 'mmult_hw_fmul_32ng8j' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'mmult_hw' is 6153 from HDL expression: ((1'b1 == ap_CS_fsm_pp3_stage0) & (ap_block_pp3_stage0_flag00011001 == 1'b0))
INFO: [RTGEN 206-100] Generating core module 'mmult_hw_fadd_32nfYi': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mmult_hw_fmul_32ng8j': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_hw'.
INFO: [HLS 200-100] Command       create_rtl_model returned 0; 1.36 sec.
INFO: [HLS 200-111]  Elapsed time: 2.48 seconds; current allocated memory: 151.924 MB.
INFO: [HLS 200-100] Execute       source /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db/mmult_hw.rtl_wrap.cfg.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       gen_rtl mmult_hw -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/syn/systemc/mmult_hw -synmodules mmult_hw 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.03 sec.
INFO: [HLS 200-100] Execute       gen_rtl mmult_hw -istop -style xilinx -f -lang vhdl -o /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/syn/vhdl/mmult_hw 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0.19 sec.
INFO: [HLS 200-100] Execute       gen_rtl mmult_hw -istop -style xilinx -f -lang vlog -o /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/syn/verilog/mmult_hw 
INFO: [HLS 200-100] Command       gen_rtl returned 0; 0 sec.
INFO: [HLS 200-100] Execute       export_constraint_db -o /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db/mmult_hw.constraint.tcl -f -tool general 
INFO: [HLS 200-100] Command       export_constraint_db returned 0; 0 sec.
INFO: [HLS 200-100] Execute       report -model mmult_hw -o /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db/mmult_hw.design.xml -verbose -f -dv 
INFO: [HLS 200-100] Command       report returned 0; 0.98 sec.
INFO: [HLS 200-100] Execute       report -model mmult_hw -o /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db/mmult_hw.sdaccel.xml -verbose -f -sdaccel 
INFO: [HLS 200-100] Command       report returned 0; 1.05 sec.
INFO: [HLS 200-100] Execute       gen_tb_info mmult_hw -o /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db/mmult_hw -p /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db 
INFO: [HLS 200-100] Command       gen_tb_info returned 0; 0 sec.
INFO: [HLS 200-100] Execute       report -model mmult_hw -o /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/syn/report/mmult_hw_csynth.rpt -f 
INFO: [HLS 200-100] Command       report returned 0; 0 sec.
INFO: [HLS 200-100] Execute       report -model mmult_hw -o /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/syn/report/mmult_hw_csynth.xml -f -x 
INFO: [HLS 200-100] Command       report returned 0; 0 sec.
INFO: [HLS 200-100] Execute       report -model mmult_hw -o /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db/mmult_hw.verbose.rpt -verbose -f 
INFO: [HLS 200-100] Command       report returned 0; 0.97 sec.
INFO: [HLS 200-100] Execute       db_write -model mmult_hw -o /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db/mmult_hw.adb -f 
INFO: [HLS 200-100] Command       db_write returned 0; 1.08 sec.
INFO: [HLS 200-100] Execute       sc_get_clocks mmult_hw 
INFO: [HLS 200-100] Command       sc_get_clocks returned 0; 0 sec.
INFO: [HLS 200-100] Execute       sc_get_portdomain mmult_hw 
INFO: [HLS 200-100] Command       sc_get_portdomain returned 0; 0 sec.
INFO: [HLS 200-0] Model list for RTL component generation: mmult_hw
INFO: [HLS 200-0] Handling components in module [mmult_hw] ... 
INFO: [HLS 200-100] Execute       source /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db/mmult_hw.compgen.tcl 
INFO: [HLS 200-0] Found component mmult_hw_fadd_32nfYi.
INFO: [HLS 200-0] Append model mmult_hw_fadd_32nfYi
INFO: [HLS 200-0] Found component mmult_hw_fmul_32ng8j.
INFO: [HLS 200-0] Append model mmult_hw_fmul_32ng8j
INFO: [HLS 200-0] Found component mmult_hw_offset_buf.
INFO: [HLS 200-0] Append model mmult_hw_offset_buf
INFO: [HLS 200-0] Found component mmult_hw_weight_bbkb.
INFO: [HLS 200-0] Append model mmult_hw_weight_bbkb
INFO: [HLS 200-0] Found component mmult_hw_in_buf_0.
INFO: [HLS 200-0] Append model mmult_hw_in_buf_0
INFO: [HLS 200-0] Found component mmult_hw_out_buf.
INFO: [HLS 200-0] Append model mmult_hw_out_buf
INFO: [HLS 200-0] Found component mmult_hw_CONTROL_BUS_s_axi.
INFO: [HLS 200-0] Append model mmult_hw_CONTROL_BUS_s_axi
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-0] Append model mmult_hw
INFO: [HLS 200-0] Generating RTL model list ...
INFO: [HLS 200-0] All models in this session: mmult_hw_fadd_32nfYi mmult_hw_fmul_32ng8j mmult_hw_offset_buf mmult_hw_weight_bbkb mmult_hw_in_buf_0 mmult_hw_out_buf mmult_hw_CONTROL_BUS_s_axi mmult_hw
INFO: [HLS 200-0] To file: write model mmult_hw_fadd_32nfYi
INFO: [HLS 200-0] To file: write model mmult_hw_fmul_32ng8j
INFO: [HLS 200-0] To file: write model mmult_hw_offset_buf
INFO: [HLS 200-0] To file: write model mmult_hw_weight_bbkb
INFO: [HLS 200-0] To file: write model mmult_hw_in_buf_0
INFO: [HLS 200-0] To file: write model mmult_hw_out_buf
INFO: [HLS 200-0] To file: write model mmult_hw_CONTROL_BUS_s_axi
INFO: [HLS 200-0] To file: write model mmult_hw
INFO: [HLS 200-0] Finished generating RTL model list.


INFO: [HLS 200-0] RTL Generation done.
INFO: [HLS 200-0] CAS Generation done.
INFO: [HLS 200-0] CBC Generation done.
INFO: [HLS 200-100] Execute       export_ssdm /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db/a.export.ll 
INFO: [HLS 200-100] Command       export_ssdm returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db/global.setting.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/generic/autopilot/common.gen 
INFO: [HLS 200-100] Execute         source /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/generic/autopilot/APCoreGen.gen 
INFO: [HLS 200-100] Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/generic/autopilot/op.gen 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/generic/autopilot/op_simcore.gen 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/generic/autopilot/interface.gen 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db/global.setting.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/zynq/zynq.gen 
INFO: [HLS 200-100] Execute         source /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/virtex.gen 
INFO: [HLS 200-100] Execute           source /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/xilinx.gen 
INFO: [HLS 200-100] Execute             source /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/plb46.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute             source /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/fsl.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute             source /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/axi4.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute             source /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/nativeAXI4.gen 
INFO: [HLS 200-100] Execute               source /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/saxilite.gen 
INFO: [HLS 200-100] Command               ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute               source /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/maxi.gen 
INFO: [HLS 200-100] Command               ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Command             ap_source returned 0; 0.01 sec.
INFO: [HLS 200-100] Execute             source /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute             source /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute             source /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/ip/xfft.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0.05 sec.
INFO: [HLS 200-100] Execute             source /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/ip/xfir.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute             source /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/ip/util.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute             source /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/ip/dds_compiler.gen 
INFO: [HLS 200-100] Command             ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command           ap_source returned 0; 0.08 sec.
INFO: [HLS 200-100] Execute           source /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/dsp48.gen 
INFO: [HLS 200-100] Command           ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command         ap_source returned 0; 0.09 sec.
INFO: [HLS 200-100] Command       ap_source returned 0; 0.09 sec.
INFO: [HLS 200-100] Execute       source /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
INFO: [HLS 200-100] Execute         source /home/simone/Xilinx/Vivado_HLS/2017.1/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO: [HLS 200-100] Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db/global.setting.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db/global.setting.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db/global.setting.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db/global.setting.tcl 
INFO: [HLS 200-100] Command       ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Execute       source /home/simone/Desktop/cs5222-lab-fpga/zynq/hls/mmult_float/accel/solution3/.autopilot/db/mmult_hw.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'mmult_hw_offset_buf_ram' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mmult_hw_weight_bbkb_ram' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mmult_hw_in_buf_0_ram' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'mmult_hw_out_buf_ram' using block RAMs.
INFO: [HLS 200-100] Execute         source ./CONTROL_BUS.slave.tcl 
INFO: [HLS 200-100] Command         ap_source returned 0; 0 sec.
INFO: [HLS 200-100] Command       ap_source returned 0; 0.08 sec.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 540.098 ; gain = 204.582 ; free physical = 2449 ; free virtual = 12838
INFO: [SYSC 207-301] Generating SystemC RTL for mmult_hw.
INFO: [VHDL 208-304] Generating VHDL RTL for mmult_hw.
INFO: [VLOG 209-307] Generating Verilog RTL for mmult_hw.
INFO: [HLS 200-100] Command     autosyn returned 0; 23.22 sec.
INFO: [HLS 200-100] Command   csynth_design returned 0; 36.86 sec.
INFO: [HLS 200-100] Command ap_source returned 0; 37.2 sec.
INFO: [HLS 200-100] Execute cleanup_all 
INFO: [HLS 200-100] Command cleanup_all returned 0; 0.06 sec.
