Info: Start Nativelink Simulation process

========= EDA Simulation Settings =====================

Sim Mode              :  Gate
Family                :  cycloneive
Quartus root          :  /opt/intelFPGA_lite/19.1/quartus/linux64/
Quartus sim root      :  /opt/intelFPGA_lite/19.1/quartus/eda/sim_lib
Simulation Tool       :  modelsim-altera
Simulation Language   :  vhdl
Version               :  93
Simulation Mode       :  GUI
Sim Output File       :  ALU16_7_1200mv_85c_slow.vho
Sim SDF File       :  ALU16_7_1200mv_85c_vhd_slow.sdo
Sim dir               :  simulation/modelsim

=======================================================

Info: Starting NativeLink simulation with ModelSim-Altera software
Sourced NativeLink script /opt/intelFPGA_lite/19.1/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File ALU16_run_msim_gate_vhdl.do already exists - backing up current file as ALU16_run_msim_gate_vhdl.do.bak2
Info: Spawning ModelSim-Altera Simulation software 
Info: NativeLink simulation flow was successful
