--------------------------------------------------------------------------------
Release 14.2 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.2/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-07-09)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay (setup path):     5.381ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      5.381ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y154.YQ     Tcklo                 0.596   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X57Y155.F2     net (fanout=1)        0.384   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X57Y155.X      Tilo                  0.562   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X52Y153.G3     net (fanout=2)        0.561   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X52Y153.X      Tif5x                 0.853   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X48Y152.G2     net (fanout=1)        0.334   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X48Y152.X      Tif5x                 0.853   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X52Y152.F3     net (fanout=1)        0.582   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X52Y152.CLK    Tfck                  0.656   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O56
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      5.381ns (3.520ns logic, 1.861ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.200ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      2.200ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y154.YQ     Tcklo                 0.596   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X57Y155.F2     net (fanout=1)        0.384   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X57Y155.X      Tilo                  0.562   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X56Y154.BY     net (fanout=2)        0.378   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X56Y154.CLK    Tdick                 0.280   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      2.200ns (1.438ns logic, 0.762ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     1.582ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.582ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y154.YQ     Tcklo                 0.596   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X57Y155.F2     net (fanout=1)        0.384   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X57Y155.CLK    Tfck                  0.602   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.582ns (1.198ns logic, 0.384ns route)
                                                       (75.7% logic, 24.3% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_path" TIG;
--------------------------------------------------------------------------------
Delay (hold path):      1.190ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.190ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y154.YQ     Tcklo                 0.477   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X57Y155.F2     net (fanout=1)        0.307   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X57Y155.CLK    Tckf        (-Th)    -0.406   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.190ns (0.883ns logic, 0.307ns route)
                                                       (74.2% logic, 25.8% route)

--------------------------------------------------------------------------------
Delay (hold path):      1.673ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.673ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y154.YQ     Tcklo                 0.477   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X57Y155.F2     net (fanout=1)        0.307   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X57Y155.X      Tilo                  0.450   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X56Y154.BY     net (fanout=2)        0.302   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X56Y154.CLK    Tckdi       (-Th)    -0.137   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.673ns (1.064ns logic, 0.609ns route)
                                                       (63.6% logic, 36.4% route)

--------------------------------------------------------------------------------
Delay (hold path):      4.219ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.219ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y154.YQ     Tcklo                 0.477   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X57Y155.F2     net (fanout=1)        0.307   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X57Y155.X      Tilo                  0.450   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X52Y153.G3     net (fanout=2)        0.449   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X52Y153.X      Tif5x                 0.682   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X48Y152.G2     net (fanout=1)        0.268   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X48Y152.X      Tif5x                 0.682   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X52Y152.F3     net (fanout=1)        0.466   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X52Y152.CLK    Tckf        (-Th)    -0.438   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O56
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.219ns (2.729ns logic, 1.490ns route)
                                                       (64.7% logic, 35.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_path" TIG;

 11 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------
Delay (setup path):     5.828ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.828ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y169.YQ     Tcko                  0.596   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    SLICE_X63Y153.F1     net (fanout=10)       3.024   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<10>
    SLICE_X63Y153.X      Tilo                  0.562   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X59Y153.G4     net (fanout=1)        0.519   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X59Y153.Y      Tilo                  0.561   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X57Y154.CLK    net (fanout=4)        0.566   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.828ns (1.719ns logic, 4.109ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.133ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.133ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y166.XQ     Tcko                  0.495   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    SLICE_X63Y153.F3     net (fanout=10)       2.430   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<9>
    SLICE_X63Y153.X      Tilo                  0.562   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X59Y153.G4     net (fanout=1)        0.519   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X59Y153.Y      Tilo                  0.561   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X57Y154.CLK    net (fanout=4)        0.566   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.133ns (1.618ns logic, 3.515ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.066ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.066ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y176.YQ     Tcko                  0.524   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X88Y175.F2     net (fanout=2)        0.349   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X88Y175.X      Tilo                  0.601   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X59Y153.G1     net (fanout=10)       2.465   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X59Y153.Y      Tilo                  0.561   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X57Y154.CLK    net (fanout=4)        0.566   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.066ns (1.686ns logic, 3.380ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.927ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.927ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X74Y169.XQ     Tcko                  0.521   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X63Y153.F2     net (fanout=10)       2.198   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X63Y153.X      Tilo                  0.562   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X59Y153.G4     net (fanout=1)        0.519   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X59Y153.Y      Tilo                  0.561   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X57Y154.CLK    net (fanout=4)        0.566   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.927ns (1.644ns logic, 3.283ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.922ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.922ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y166.YQ     Tcko                  0.524   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X63Y153.F4     net (fanout=10)       2.190   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X63Y153.X      Tilo                  0.562   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X59Y153.G4     net (fanout=1)        0.519   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X59Y153.Y      Tilo                  0.561   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X57Y154.CLK    net (fanout=4)        0.566   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.922ns (1.647ns logic, 3.275ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.428ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.428ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y169.YQ     Tcko                  0.524   U_icon_pro/U0/U_ICON/iCORE_ID<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X80Y168.G2     net (fanout=5)        0.615   U_icon_pro/U0/U_ICON/iCORE_ID<0>
    SLICE_X80Y168.Y      Tilo                  0.616   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<15>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X59Y153.G3     net (fanout=10)       1.546   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X59Y153.Y      Tilo                  0.561   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X57Y154.CLK    net (fanout=4)        0.566   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.428ns (1.701ns logic, 2.727ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.345ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.345ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y169.YQ     Tcko                  0.596   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET
    SLICE_X80Y168.G1     net (fanout=5)        0.460   U_icon_pro/U0/U_ICON/iCORE_ID<2>
    SLICE_X80Y168.Y      Tilo                  0.616   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<15>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X59Y153.G3     net (fanout=10)       1.546   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X59Y153.Y      Tilo                  0.561   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X57Y154.CLK    net (fanout=4)        0.566   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.345ns (1.773ns logic, 2.572ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.325ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.325ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y166.YQ     Tcko                  0.596   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X69Y152.G2     net (fanout=3)        1.284   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X69Y152.Y      Tilo                  0.561   icon_control0<4>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X59Y153.G2     net (fanout=9)        0.757   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X59Y153.Y      Tilo                  0.561   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X57Y154.CLK    net (fanout=4)        0.566   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.325ns (1.718ns logic, 2.607ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.274ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.274ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y169.XQ     Tcko                  0.521   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X80Y168.G4     net (fanout=4)        0.464   U_icon_pro/U0/U_ICON/iCORE_ID<3>
    SLICE_X80Y168.Y      Tilo                  0.616   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<15>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X59Y153.G3     net (fanout=10)       1.546   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X59Y153.Y      Tilo                  0.561   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X57Y154.CLK    net (fanout=4)        0.566   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.274ns (1.698ns logic, 2.576ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.262ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.262ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y166.XQ     Tcko                  0.521   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X69Y152.G3     net (fanout=4)        1.296   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X69Y152.Y      Tilo                  0.561   icon_control0<4>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X59Y153.G2     net (fanout=9)        0.757   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X59Y153.Y      Tilo                  0.561   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X57Y154.CLK    net (fanout=4)        0.566   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.262ns (1.643ns logic, 2.619ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.255ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.255ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y169.XQ     Tcko                  0.495   U_icon_pro/U0/U_ICON/iCORE_ID<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X80Y168.G3     net (fanout=5)        0.471   U_icon_pro/U0/U_ICON/iCORE_ID<1>
    SLICE_X80Y168.Y      Tilo                  0.616   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<15>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X59Y153.G3     net (fanout=10)       1.546   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X59Y153.Y      Tilo                  0.561   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X57Y154.CLK    net (fanout=4)        0.566   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.255ns (1.672ns logic, 2.583ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.198ns.
--------------------------------------------------------------------------------
Slack (setup paths):    13.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.198ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y193.YQ    Tcko                  0.524   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X109Y193.BY    net (fanout=7)        0.427   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X109Y193.CLK   Tdick                 0.247   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      1.198ns (0.771ns logic, 0.427ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------
Slack (hold path):      0.882ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.882ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X109Y193.YQ    Tcko                  0.419   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X109Y193.BY    net (fanout=7)        0.341   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X109Y193.CLK   Tckdi       (-Th)    -0.122   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.882ns (0.541ns logic, 0.341ns route)
                                                       (61.3% logic, 38.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.800ns.
--------------------------------------------------------------------------------
Slack (setup path):     8.192ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.808ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y9.YQ       Tcko                  0.524   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X55Y9.BX       net (fanout=2)        1.113   ftop/clkN210/unlock2
    SLICE_X55Y9.CLK      Tdick                 0.171   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.808ns (0.695ns logic, 1.113ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.569ns (Levels of Logic = 1)
  Clock Path Skew:      -0.013ns (0.049 - 0.062)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y9.YQ       Tcko                  0.596   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X55Y9.G2       net (fanout=1)        0.372   ftop/clkN210/locked_d
    SLICE_X55Y9.CLK      Tgck                  0.601   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.569ns (1.197ns logic, 0.372ns route)
                                                       (76.3% logic, 23.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      1.168ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop (FF)
  Destination:          ftop/clkN210/lock_flop2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.181ns (Levels of Logic = 1)
  Clock Path Skew:      0.013ns (0.062 - 0.049)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop to ftop/clkN210/lock_flop2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y9.YQ       Tcko                  0.477   ftop/clkN210/locked_d
                                                       ftop/clkN210/lock_flop
    SLICE_X55Y9.G2       net (fanout=1)        0.298   ftop/clkN210/locked_d
    SLICE_X55Y9.CLK      Tckg        (-Th)    -0.406   ftop/clkN210/unlock3
                                                       ftop/clkN210/edge_cap
                                                       ftop/clkN210/lock_flop2
    -------------------------------------------------  ---------------------------
    Total                                      1.181ns (0.883ns logic, 0.298ns route)
                                                       (74.8% logic, 25.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.372ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/lock_flop2 (FF)
  Destination:          ftop/clkN210/lock_flop3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.372ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/clkIn_O rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/lock_flop2 to ftop/clkN210/lock_flop3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y9.YQ       Tcko                  0.419   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop2
    SLICE_X55Y9.BX       net (fanout=2)        0.891   ftop/clkN210/unlock2
    SLICE_X55Y9.CLK      Tckdi       (-Th)    -0.062   ftop/clkN210/unlock3
                                                       ftop/clkN210/lock_flop3
    -------------------------------------------------  ---------------------------
    Total                                      1.372ns (0.481ns logic, 0.891ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYS0CLK = PERIOD TIMEGRP "SYS0CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.664ns (Tcl)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X54Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.664ns (Tch)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X54Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.672ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.328ns (753.012MHz) (Tcp)
  Physical resource: ftop/clkN210/locked_d/CLK
  Logical resource: ftop/clkN210/lock_flop/CK
  Location pin: SLICE_X54Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X77Y30.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X77Y30.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/rstInD/CLK
  Logical resource: ftop/clkN210/rst_fd/CK
  Location pin: SLICE_X77Y30.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X55Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X55Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop3/CK
  Location pin: SLICE_X55Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X55Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X55Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/clkN210/unlock3/CLK
  Logical resource: ftop/clkN210/lock_flop2/CK
  Location pin: SLICE_X55Y9.CLK
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 14.653ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.347ns (187.021MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpc)
  Physical resource: ftop/clkN210/dcm/CLKIN
  Logical resource: ftop/clkN210/dcm/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: ftop/clkIn_O
--------------------------------------------------------------------------------
Slack: 190.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmpco)
  Physical resource: ftop/clkN210/dcm/CLK0
  Logical resource: ftop/clkN210/dcm/CLK0
  Location pin: DCM_X1Y0.CLK0
  Clock network: ftop/clkN210/clk0_unbuf
--------------------------------------------------------------------------------
Slack: 3205.800ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 3225.800ns (0.310MHz) (Tdcmpdv)
  Physical resource: ftop/clkN210/dcm/CLKDV
  Logical resource: ftop/clkN210/dcm/CLKDV
  Location pin: DCM_X1Y0.CLKDV
  Clock network: ftop/clkN210/clkdv_unbuf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13620 paths analyzed, 1966 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.944ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxfun_inF/data0_reg_9 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_inF/data0_reg_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.885ns (Levels of Logic = 4)
  Clock Path Skew:      -0.059ns (0.527 - 0.586)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxfun_inF/data0_reg_9 to ftop/gbe0/gmac/rxfun_inF/data0_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y28.YQ      Tcko                  0.524   ftop/gbe0/gmac/rxfun_inF_D_OUT<9>
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_9
    SLICE_X85Y29.G3      net (fanout=8)        0.598   ftop/gbe0/gmac/rxfun_inF_D_OUT<9>
    SLICE_X85Y29.Y       Tilo                  0.561   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel_SW2
    SLICE_X85Y29.F3      net (fanout=1)        0.699   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel_SW2/O
    SLICE_X85Y29.X       Tilo                  0.562   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
    SLICE_X88Y37.G2      net (fanout=23)       0.949   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
    SLICE_X88Y37.Y       Tilo                  0.616   ftop/gbe0/gmac/rxfun_inF/N6
                                                       ftop/gbe0/gmac/rxfun_inF/d0d11
    SLICE_X80Y26.F4      net (fanout=10)       1.648   ftop/gbe0/gmac/rxfun_inF/d0d1
    SLICE_X80Y26.X       Tilo                  0.601   ftop/gbe0/gmac/rxfun_outF_D_OUT<34>
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_or0000<4>_SW0
    SLICE_X80Y28.SR      net (fanout=1)        0.694   ftop/gbe0/gmac/rxfun_inF/N10
    SLICE_X80Y28.CLK     Tsrck                 0.433   ftop/gbe0/gmac/rxfun_inF_D_OUT<4>
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      7.885ns (3.297ns logic, 4.588ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.065ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txData_5 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_iobTxData_5/FF1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.865ns (Levels of Logic = 0)
  Clock Path Skew:      -0.070ns (0.695 - 0.765)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O falling at 4.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txData_5 to ftop/gbe0/gmac/gmac/txRS_iobTxData_5/FF1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X112Y154.YQ    Tcko                  0.596   ftop/gbe0/gmac/gmac/txRS_txData<5>
                                                       ftop/gbe0/gmac/gmac/txRS_txData_5
    C25.O2               net (fanout=2)        2.561   ftop/gbe0/gmac/gmac/txRS_txData<5>
    C25.OTCLK2           Tioock                0.708   gmii_txd<5>
                                                       ftop/gbe0/gmac/gmac/txRS_iobTxData_5/FF1
    -------------------------------------------------  ---------------------------
    Total                                      3.865ns (1.304ns logic, 2.561ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.815ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.381 - 0.398)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y144.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg
    SLICE_X104Y150.G4    net (fanout=7)        0.901   ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N
    SLICE_X104Y150.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N50
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X103Y146.G4    net (fanout=17)       0.828   ftop/gbe0/gmac/gmac/N29
    SLICE_X103Y146.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X102Y151.F1    net (fanout=11)       0.782   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X102Y151.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>1
    SLICE_X103Y150.G3    net (fanout=4)        0.065   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
    SLICE_X103Y150.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X106Y161.G1    net (fanout=9)        1.705   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X106Y161.CLK   Tgck                  0.671   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<0>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_0
    -------------------------------------------------  ---------------------------
    Total                                      7.815ns (3.534ns logic, 4.281ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxfun_ptr_0 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_inF/data0_reg_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.767ns (Levels of Logic = 4)
  Clock Path Skew:      -0.059ns (0.527 - 0.586)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxfun_ptr_0 to ftop/gbe0/gmac/rxfun_inF/data0_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y28.YQ      Tcko                  0.596   ftop/gbe0/gmac/rxfun_ptr<1>
                                                       ftop/gbe0/gmac/rxfun_ptr_0
    SLICE_X85Y29.G4      net (fanout=4)        0.408   ftop/gbe0/gmac/rxfun_ptr<0>
    SLICE_X85Y29.Y       Tilo                  0.561   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel_SW2
    SLICE_X85Y29.F3      net (fanout=1)        0.699   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel_SW2/O
    SLICE_X85Y29.X       Tilo                  0.562   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
    SLICE_X88Y37.G2      net (fanout=23)       0.949   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
    SLICE_X88Y37.Y       Tilo                  0.616   ftop/gbe0/gmac/rxfun_inF/N6
                                                       ftop/gbe0/gmac/rxfun_inF/d0d11
    SLICE_X80Y26.F4      net (fanout=10)       1.648   ftop/gbe0/gmac/rxfun_inF/d0d1
    SLICE_X80Y26.X       Tilo                  0.601   ftop/gbe0/gmac/rxfun_outF_D_OUT<34>
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_or0000<4>_SW0
    SLICE_X80Y28.SR      net (fanout=1)        0.694   ftop/gbe0/gmac/rxfun_inF/N10
    SLICE_X80Y28.CLK     Tsrck                 0.433   ftop/gbe0/gmac/rxfun_inF_D_OUT<4>
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      7.767ns (3.369ns logic, 4.398ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxfun_ptr_1 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_inF/data0_reg_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.758ns (Levels of Logic = 4)
  Clock Path Skew:      -0.059ns (0.527 - 0.586)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxfun_ptr_1 to ftop/gbe0/gmac/rxfun_inF/data0_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y28.XQ      Tcko                  0.521   ftop/gbe0/gmac/rxfun_ptr<1>
                                                       ftop/gbe0/gmac/rxfun_ptr_1
    SLICE_X85Y29.G1      net (fanout=3)        0.474   ftop/gbe0/gmac/rxfun_ptr<1>
    SLICE_X85Y29.Y       Tilo                  0.561   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel_SW2
    SLICE_X85Y29.F3      net (fanout=1)        0.699   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel_SW2/O
    SLICE_X85Y29.X       Tilo                  0.562   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
    SLICE_X88Y37.G2      net (fanout=23)       0.949   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
    SLICE_X88Y37.Y       Tilo                  0.616   ftop/gbe0/gmac/rxfun_inF/N6
                                                       ftop/gbe0/gmac/rxfun_inF/d0d11
    SLICE_X80Y26.F4      net (fanout=10)       1.648   ftop/gbe0/gmac/rxfun_inF/d0d1
    SLICE_X80Y26.X       Tilo                  0.601   ftop/gbe0/gmac/rxfun_outF_D_OUT<34>
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_or0000<4>_SW0
    SLICE_X80Y28.SR      net (fanout=1)        0.694   ftop/gbe0/gmac/rxfun_inF/N10
    SLICE_X80Y28.CLK     Tsrck                 0.433   ftop/gbe0/gmac/rxfun_inF_D_OUT<4>
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      7.758ns (3.294ns logic, 4.464ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_39 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_36 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.686ns (Levels of Logic = 5)
  Clock Path Skew:      -0.120ns (0.229 - 0.349)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_39 to ftop/gbe0/gmac/txfun_inF/data0_reg_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y86.YQ      Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<39>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_39
    SLICE_X99Y84.F3      net (fanout=5)        0.670   ftop/gbe0/gmac/txfun_inF_D_OUT<39>
    SLICE_X99Y84.F5      Tif5                  0.688   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_not00001
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_3
    SLICE_X99Y84.FXINA   net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_3
    SLICE_X99Y84.Y       Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_2_f5
    SLICE_X97Y85.F2      net (fanout=3)        0.430   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444
    SLICE_X97Y85.X       Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X93Y81.G3      net (fanout=7)        0.531   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X93Y81.Y       Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N4
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X89Y90.G4      net (fanout=40)       1.474   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X89Y90.Y       Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N18
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<36>_SW0
    SLICE_X88Y90.SR      net (fanout=1)        0.941   ftop/gbe0/gmac/txfun_inF/N20
    SLICE_X88Y90.CLK     Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<36>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_36
    -------------------------------------------------  ---------------------------
    Total                                      7.686ns (3.640ns logic, 4.046ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxfun_inF/data0_reg_9 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_inF/data0_reg_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.741ns (Levels of Logic = 4)
  Clock Path Skew:      -0.059ns (0.527 - 0.586)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxfun_inF/data0_reg_9 to ftop/gbe0/gmac/rxfun_inF/data0_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y28.YQ      Tcko                  0.524   ftop/gbe0/gmac/rxfun_inF_D_OUT<9>
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_9
    SLICE_X85Y29.G3      net (fanout=8)        0.598   ftop/gbe0/gmac/rxfun_inF_D_OUT<9>
    SLICE_X85Y29.Y       Tilo                  0.561   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel_SW2
    SLICE_X85Y29.F3      net (fanout=1)        0.699   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel_SW2/O
    SLICE_X85Y29.X       Tilo                  0.562   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
    SLICE_X86Y37.G4      net (fanout=23)       1.180   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
    SLICE_X86Y37.Y       Tilo                  0.616   ftop/gbe0/gmac/rxfun_inF/N4
                                                       ftop/gbe0/gmac/rxfun_inF/d0h1
    SLICE_X80Y26.F3      net (fanout=10)       1.273   ftop/gbe0/gmac/rxfun_inF/d0h
    SLICE_X80Y26.X       Tilo                  0.601   ftop/gbe0/gmac/rxfun_outF_D_OUT<34>
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_or0000<4>_SW0
    SLICE_X80Y28.SR      net (fanout=1)        0.694   ftop/gbe0/gmac/rxfun_inF/N10
    SLICE_X80Y28.CLK     Tsrck                 0.433   ftop/gbe0/gmac/rxfun_inF_D_OUT<4>
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      7.741ns (3.297ns logic, 4.444ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.205ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_isSOF (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.771ns (Levels of Logic = 5)
  Clock Path Skew:      -0.024ns (0.381 - 0.405)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_isSOF to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y156.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_isSOF
                                                       ftop/gbe0/gmac/gmac/txRS_isSOF
    SLICE_X100Y147.F1    net (fanout=8)        1.390   ftop/gbe0/gmac/gmac/txRS_isSOF
    SLICE_X100Y147.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X103Y146.G3    net (fanout=10)       0.310   ftop/gbe0/gmac/gmac/N34
    SLICE_X103Y146.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X102Y151.F1    net (fanout=11)       0.782   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X102Y151.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>1
    SLICE_X103Y150.G3    net (fanout=4)        0.065   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
    SLICE_X103Y150.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X106Y161.G1    net (fanout=9)        1.705   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X106Y161.CLK   Tgck                  0.671   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<0>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_0
    -------------------------------------------------  ---------------------------
    Total                                      7.771ns (3.519ns logic, 4.252ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.773ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.381 - 0.390)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y144.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9
    SLICE_X104Y150.G1    net (fanout=4)        0.862   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<9>
    SLICE_X104Y150.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N50
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X103Y146.G4    net (fanout=17)       0.828   ftop/gbe0/gmac/gmac/N29
    SLICE_X103Y146.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X102Y151.F1    net (fanout=11)       0.782   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X102Y151.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>1
    SLICE_X103Y150.G3    net (fanout=4)        0.065   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
    SLICE_X103Y150.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X106Y161.G1    net (fanout=9)        1.705   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X106Y161.CLK   Tgck                  0.671   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<0>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_0
    -------------------------------------------------  ---------------------------
    Total                                      7.773ns (3.531ns logic, 4.242ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.234ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.773ns (Levels of Logic = 6)
  Clock Path Skew:      0.007ns (0.381 - 0.374)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y148.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_1
    SLICE_X100Y147.G3    net (fanout=5)        0.737   ftop/gbe0/gmac/gmac/txRS_ifgCnt_value<1>
    SLICE_X100Y147.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_ifgCnt_value_D_IN<2>11
    SLICE_X100Y147.F3    net (fanout=2)        0.042   ftop/gbe0/gmac/gmac/N40
    SLICE_X100Y147.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N34
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>222
    SLICE_X103Y146.G3    net (fanout=10)       0.310   ftop/gbe0/gmac/gmac/N34
    SLICE_X103Y146.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X102Y151.F1    net (fanout=11)       0.782   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X102Y151.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>1
    SLICE_X103Y150.G3    net (fanout=4)        0.065   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
    SLICE_X103Y150.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X106Y161.G1    net (fanout=9)        1.705   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X106Y161.CLK   Tgck                  0.671   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<0>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_0
    -------------------------------------------------  ---------------------------
    Total                                      7.773ns (4.132ns logic, 3.641ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/rxfun_inF/data0_reg_9 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_inF/data0_reg_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.703ns (Levels of Logic = 4)
  Clock Path Skew:      -0.059ns (0.527 - 0.586)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/rxfun_inF/data0_reg_9 to ftop/gbe0/gmac/rxfun_inF/data0_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y28.YQ      Tcko                  0.524   ftop/gbe0/gmac/rxfun_inF_D_OUT<9>
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_9
    SLICE_X85Y29.G3      net (fanout=8)        0.598   ftop/gbe0/gmac/rxfun_inF_D_OUT<9>
    SLICE_X85Y29.Y       Tilo                  0.561   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel_SW2
    SLICE_X85Y29.F3      net (fanout=1)        0.699   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel_SW2/O
    SLICE_X85Y29.X       Tilo                  0.562   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
                                                       ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
    SLICE_X88Y37.G2      net (fanout=23)       0.949   ftop/gbe0/gmac/WILL_FIRE_RL_rxfun_unfunnel
    SLICE_X88Y37.Y       Tilo                  0.616   ftop/gbe0/gmac/rxfun_inF/N6
                                                       ftop/gbe0/gmac/rxfun_inF/d0d11
    SLICE_X80Y27.F4      net (fanout=10)       1.648   ftop/gbe0/gmac/rxfun_inF/d0d1
    SLICE_X80Y27.X       Tilo                  0.601   ftop/gbe0/gmac/rxfun_outF_D_OUT<35>
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_or0000<5>_SW0
    SLICE_X81Y29.SR      net (fanout=1)        0.512   ftop/gbe0/gmac/rxfun_inF/N8
    SLICE_X81Y29.CLK     Tsrck                 0.433   ftop/gbe0/gmac/rxfun_inF_D_OUT<5>
                                                       ftop/gbe0/gmac/rxfun_inF/data0_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      7.703ns (3.297ns logic, 4.406ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.692ns (Levels of Logic = 5)
  Clock Path Skew:      -0.048ns (0.350 - 0.398)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y144.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg
    SLICE_X104Y150.G4    net (fanout=7)        0.901   ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N
    SLICE_X104Y150.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N50
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X102Y146.F1    net (fanout=17)       0.920   ftop/gbe0/gmac/gmac/N29
    SLICE_X102Y146.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N48
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW5
    SLICE_X103Y146.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/N48
    SLICE_X103Y146.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>1
    SLICE_X108Y156.G2    net (fanout=7)        1.555   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
    SLICE_X108Y156.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<17>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<11>11
    SLICE_X106Y153.G1    net (fanout=5)        0.704   ftop/gbe0/gmac/gmac/txRS_crc/N8
    SLICE_X106Y153.CLK   Tgck                  0.671   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<18>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<18>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_18
    -------------------------------------------------  ---------------------------
    Total                                      7.692ns (3.590ns logic, 4.102ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.722ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.381 - 0.398)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y144.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg
    SLICE_X104Y150.G4    net (fanout=7)        0.901   ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N
    SLICE_X104Y150.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N50
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X102Y146.F1    net (fanout=17)       0.920   ftop/gbe0/gmac/gmac/N29
    SLICE_X102Y146.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N48
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW5
    SLICE_X103Y146.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/N48
    SLICE_X103Y146.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>1
    SLICE_X103Y150.G1    net (fanout=7)        0.639   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
    SLICE_X103Y150.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X106Y161.G1    net (fanout=9)        1.705   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X106Y161.CLK   Tgck                  0.671   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<0>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_0
    -------------------------------------------------  ---------------------------
    Total                                      7.722ns (3.535ns logic, 4.187ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_emitFCS_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.717ns (Levels of Logic = 5)
  Clock Path Skew:      -0.020ns (0.381 - 0.401)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_emitFCS_0 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X105Y155.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_emitFCS<1>
                                                       ftop/gbe0/gmac/gmac/txRS_emitFCS_0
    SLICE_X104Y150.G3    net (fanout=27)       0.803   ftop/gbe0/gmac/gmac/txRS_emitFCS<0>
    SLICE_X104Y150.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N50
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X103Y146.G4    net (fanout=17)       0.828   ftop/gbe0/gmac/gmac/N29
    SLICE_X103Y146.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X102Y151.F1    net (fanout=11)       0.782   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X102Y151.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>1
    SLICE_X103Y150.G3    net (fanout=4)        0.065   ftop/gbe0/gmac/gmac/txRS_crc_add_data<7>
    SLICE_X103Y150.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X106Y161.G1    net (fanout=9)        1.705   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X106Y161.CLK   Tgck                  0.671   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<0>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_0
    -------------------------------------------------  ---------------------------
    Total                                      7.717ns (3.534ns logic, 4.183ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_39 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_20 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.621ns (Levels of Logic = 5)
  Clock Path Skew:      -0.115ns (0.234 - 0.349)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_39 to ftop/gbe0/gmac/txfun_inF/data0_reg_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y86.YQ      Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<39>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_39
    SLICE_X99Y84.F3      net (fanout=5)        0.670   ftop/gbe0/gmac/txfun_inF_D_OUT<39>
    SLICE_X99Y84.F5      Tif5                  0.688   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_not00001
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_3
    SLICE_X99Y84.FXINA   net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_3
    SLICE_X99Y84.Y       Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_2_f5
    SLICE_X97Y85.F2      net (fanout=3)        0.430   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444
    SLICE_X97Y85.X       Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X97Y84.G1      net (fanout=7)        0.159   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X97Y84.Y       Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N2
                                                       ftop/gbe0/gmac/txfun_inF/d0h1
    SLICE_X85Y80.G1      net (fanout=40)       1.763   ftop/gbe0/gmac/txfun_inF/d0h
    SLICE_X85Y80.Y       Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N70
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<20>_SW0
    SLICE_X84Y80.SR      net (fanout=1)        0.959   ftop/gbe0/gmac/txfun_inF/N54
    SLICE_X84Y80.CLK     Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<20>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_20
    -------------------------------------------------  ---------------------------
    Total                                      7.621ns (3.640ns logic, 3.981ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/txfun_inF/data0_reg_39 (FF)
  Destination:          ftop/gbe0/gmac/txfun_inF/data0_reg_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.665ns (Levels of Logic = 5)
  Clock Path Skew:      -0.061ns (0.288 - 0.349)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/txfun_inF/data0_reg_39 to ftop/gbe0/gmac/txfun_inF/data0_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y86.YQ      Tcko                  0.596   ftop/gbe0/gmac/txfun_inF_D_OUT<39>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_39
    SLICE_X99Y84.F3      net (fanout=5)        0.670   ftop/gbe0/gmac/txfun_inF_D_OUT<39>
    SLICE_X99Y84.F5      Tif5                  0.688   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_not00001
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_3
    SLICE_X99Y84.FXINA   net (fanout=1)        0.000   ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_3
    SLICE_X99Y84.Y       Tif6y                 0.239   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444
                                                       ftop/gbe0/gmac/Mmux_IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444_2_f5
    SLICE_X97Y85.F2      net (fanout=3)        0.430   ftop/gbe0/gmac/IF_txfun_ptr_0_EQ_0_1_THEN_NOT_txfun_inF_first_ETC___d444
    SLICE_X97Y85.X       Tilo                  0.562   ftop/gbe0/gmac/txfun_inF_DEQ
                                                       ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X93Y81.G3      net (fanout=7)        0.531   ftop/gbe0/gmac/txfun_inF_DEQ
    SLICE_X93Y81.Y       Tilo                  0.561   ftop/gbe0/gmac/txfun_inF/N4
                                                       ftop/gbe0/gmac/txfun_inF/d0d11
    SLICE_X99Y88.F3      net (fanout=40)       1.368   ftop/gbe0/gmac/txfun_inF/d0d1
    SLICE_X99Y88.X       Tilo                  0.562   ftop/gbe0/gmac/txfun_inF/N12
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_or0000<3>_SW0
    SLICE_X98Y88.SR      net (fanout=1)        1.025   ftop/gbe0/gmac/txfun_inF/N12
    SLICE_X98Y88.CLK     Tsrck                 0.433   ftop/gbe0/gmac/txfun_inF_D_OUT<3>
                                                       ftop/gbe0/gmac/txfun_inF/data0_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      7.665ns (3.641ns logic, 4.024ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.643ns (Levels of Logic = 5)
  Clock Path Skew:      -0.048ns (0.350 - 0.398)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y144.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg
    SLICE_X104Y150.G4    net (fanout=7)        0.901   ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N
    SLICE_X104Y150.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N50
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X103Y146.G4    net (fanout=17)       0.828   ftop/gbe0/gmac/gmac/N29
    SLICE_X103Y146.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X103Y146.F3    net (fanout=11)       0.105   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X103Y146.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>1
    SLICE_X108Y156.G2    net (fanout=7)        1.555   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
    SLICE_X108Y156.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<17>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<11>11
    SLICE_X106Y153.G1    net (fanout=5)        0.704   ftop/gbe0/gmac/gmac/txRS_crc/N8
    SLICE_X106Y153.CLK   Tgck                  0.671   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<18>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<18>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_18
    -------------------------------------------------  ---------------------------
    Total                                      7.643ns (3.550ns logic, 4.093ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.673ns (Levels of Logic = 5)
  Clock Path Skew:      -0.017ns (0.381 - 0.398)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y144.YQ    Tcko                  0.524   ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dNotEmptyReg
    SLICE_X104Y150.G4    net (fanout=7)        0.901   ftop/gbe0/gmac/gmac/txRS_txF_dEMPTY_N
    SLICE_X104Y150.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N50
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X103Y146.G4    net (fanout=17)       0.828   ftop/gbe0/gmac/gmac/N29
    SLICE_X103Y146.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_11
    SLICE_X103Y146.F3    net (fanout=11)       0.105   ftop/gbe0/gmac/gmac/MUX_txRS_crc_add_1__SEL_1
    SLICE_X103Y146.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>1
    SLICE_X103Y150.G1    net (fanout=7)        0.639   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
    SLICE_X103Y150.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X106Y161.G1    net (fanout=9)        1.705   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X106Y161.CLK   Tgck                  0.671   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<0>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_0
    -------------------------------------------------  ---------------------------
    Total                                      7.673ns (3.495ns logic, 4.178ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_18 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.650ns (Levels of Logic = 5)
  Clock Path Skew:      -0.040ns (0.350 - 0.390)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y144.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9
    SLICE_X104Y150.G1    net (fanout=4)        0.862   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<9>
    SLICE_X104Y150.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N50
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X102Y146.F1    net (fanout=17)       0.920   ftop/gbe0/gmac/gmac/N29
    SLICE_X102Y146.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N48
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW5
    SLICE_X103Y146.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/N48
    SLICE_X103Y146.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>1
    SLICE_X108Y156.G2    net (fanout=7)        1.555   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
    SLICE_X108Y156.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<17>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<11>11
    SLICE_X106Y153.G1    net (fanout=5)        0.704   ftop/gbe0/gmac/gmac/txRS_crc/N8
    SLICE_X106Y153.CLK   Tgck                  0.671   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<18>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<18>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_18
    -------------------------------------------------  ---------------------------
    Total                                      7.650ns (3.587ns logic, 4.063ns route)
                                                       (46.9% logic, 53.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.680ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.381 - 0.390)
  Source Clock:         ftop/gmiixo_clk_O rising at 0.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9 to ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X102Y144.XQ    Tcko                  0.521   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<9>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dDoutReg_9
    SLICE_X104Y150.G1    net (fanout=4)        0.862   ftop/gbe0/gmac/gmac/txRS_txF_dD_OUT<9>
    SLICE_X104Y150.Y     Tilo                  0.616   ftop/gbe0/gmac/gmac/N50
                                                       ftop/gbe0/gmac/gmac/txRS_txData_D_IN<7>212
    SLICE_X102Y146.F1    net (fanout=17)       0.920   ftop/gbe0/gmac/gmac/N29
    SLICE_X102Y146.X     Tilo                  0.601   ftop/gbe0/gmac/gmac/N48
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<0>1_SW5
    SLICE_X103Y146.F4    net (fanout=1)        0.022   ftop/gbe0/gmac/gmac/N48
    SLICE_X103Y146.X     Tilo                  0.562   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
                                                       ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>1
    SLICE_X103Y150.G1    net (fanout=7)        0.639   ftop/gbe0/gmac/gmac/txRS_crc_add_data<1>
    SLICE_X103Y150.Y     Tilo                  0.561   ftop/gbe0/gmac/gmac/txRS_crc/N12
                                                       ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_rRemainder_XOR_rwAddIn_wget_BIT_0_CONCAT_ETC___d363<26>1
    SLICE_X106Y161.G1    net (fanout=9)        1.705   ftop/gbe0/gmac/gmac/txRS_crc/IF_IF_IF_IF_IF_IF_IF_rRemainder_XOR_rwAddIn_wg_ETC___d368<31>
    SLICE_X106Y161.CLK   Tgck                  0.671   ftop/gbe0/gmac/gmac/txRS_crc/rRemainder<0>
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_D_IN<0>1
                                                       ftop/gbe0/gmac/gmac/txRS_crc/rRemainder_0
    -------------------------------------------------  ---------------------------
    Total                                      7.680ns (3.532ns logic, 4.148ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.696ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_14 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem15.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.813ns (Levels of Logic = 1)
  Clock Path Skew:      0.117ns (0.628 - 0.511)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_14 to ftop/gbe0/gmac/rxF/Mram_fifoMem15.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y14.YQ      Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<14>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_14
    SLICE_X72Y17.BY      net (fanout=2)        0.524   ftop/gbe0/gmac/rxfun_outF_D_OUT<14>
    SLICE_X72Y17.CLK     Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<14>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem15.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.813ns (0.289ns logic, 0.524ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.697ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_14 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem15.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.814ns (Levels of Logic = 1)
  Clock Path Skew:      0.117ns (0.628 - 0.511)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_14 to ftop/gbe0/gmac/rxF/Mram_fifoMem15.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y14.YQ      Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<14>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_14
    SLICE_X72Y17.BY      net (fanout=2)        0.524   ftop/gbe0/gmac/rxfun_outF_D_OUT<14>
    SLICE_X72Y17.CLK     Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<14>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem15.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.814ns (0.290ns logic, 0.524ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.714ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_0 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem1.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.775ns (Levels of Logic = 1)
  Clock Path Skew:      0.061ns (0.279 - 0.218)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_0 to ftop/gbe0/gmac/rxF/Mram_fifoMem1.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y23.XQ      Tcko                  0.417   ftop/gbe0/gmac/rxfun_outF_D_OUT<0>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_0
    SLICE_X76Y23.BY      net (fanout=2)        0.488   ftop/gbe0/gmac/rxfun_outF_D_OUT<0>
    SLICE_X76Y23.CLK     Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem1.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.775ns (0.287ns logic, 0.488ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.715ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_0 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem1.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.776ns (Levels of Logic = 1)
  Clock Path Skew:      0.061ns (0.279 - 0.218)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_0 to ftop/gbe0/gmac/rxF/Mram_fifoMem1.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y23.XQ      Tcko                  0.417   ftop/gbe0/gmac/rxfun_outF_D_OUT<0>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_0
    SLICE_X76Y23.BY      net (fanout=2)        0.488   ftop/gbe0/gmac/rxfun_outF_D_OUT<0>
    SLICE_X76Y23.CLK     Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<0>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem1.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.776ns (0.288ns logic, 0.488ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.731ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_19 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_sr_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.813ns (Levels of Logic = 0)
  Clock Path Skew:      0.082ns (0.574 - 0.492)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_19 to ftop/gbe0/gmac/rxfun_sr_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y27.XQ      Tcko                  0.417   ftop/gbe0/gmac/rxfun_sr<19>
                                                       ftop/gbe0/gmac/rxfun_sr_19
    SLICE_X85Y27.BX      net (fanout=3)        0.334   ftop/gbe0/gmac/rxfun_sr<19>
    SLICE_X85Y27.CLK     Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_sr<29>
                                                       ftop/gbe0/gmac/rxfun_sr_29
    -------------------------------------------------  ---------------------------
    Total                                      0.813ns (0.479ns logic, 0.334ns route)
                                                       (58.9% logic, 41.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.734ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_1 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem2.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 1)
  Clock Path Skew:      0.072ns (0.281 - 0.209)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_1 to ftop/gbe0/gmac/rxF/Mram_fifoMem2.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y24.YQ      Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<1>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_1
    SLICE_X76Y24.BY      net (fanout=2)        0.517   ftop/gbe0/gmac/rxfun_outF_D_OUT<1>
    SLICE_X76Y24.CLK     Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem2.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.289ns logic, 0.517ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.735ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_1 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem2.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.807ns (Levels of Logic = 1)
  Clock Path Skew:      0.072ns (0.281 - 0.209)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_1 to ftop/gbe0/gmac/rxF/Mram_fifoMem2.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y24.YQ      Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<1>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_1
    SLICE_X76Y24.BY      net (fanout=2)        0.517   ftop/gbe0/gmac/rxfun_outF_D_OUT<1>
    SLICE_X76Y24.CLK     Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem2.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.807ns (0.290ns logic, 0.517ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.742ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_23 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data1_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.774ns (Levels of Logic = 0)
  Clock Path Skew:      0.032ns (0.280 - 0.248)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_23 to ftop/gbe0/gmac/rxfun_outF/data1_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y19.XQ      Tcko                  0.396   ftop/gbe0/gmac/rxfun_sr<23>
                                                       ftop/gbe0/gmac/rxfun_sr_23
    SLICE_X81Y18.BX      net (fanout=2)        0.316   ftop/gbe0/gmac/rxfun_sr<23>
    SLICE_X81Y18.CLK     Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_outF/data1_reg<3>
                                                       ftop/gbe0/gmac/rxfun_outF/data1_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.774ns (0.458ns logic, 0.316ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.743ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.745ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.014 - 0.012)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y50.XQ      Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1_1
    SLICE_X93Y51.BX      net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/rxRS_rxF/dSyncReg1<1>
    SLICE_X93Y51.CLK     Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.745ns (0.458ns logic, 0.287ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.747ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_17 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem18.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.792ns (Levels of Logic = 1)
  Clock Path Skew:      0.045ns (0.296 - 0.251)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_17 to ftop/gbe0/gmac/rxF/Mram_fifoMem18.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y17.YQ      Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<17>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_17
    SLICE_X74Y19.BY      net (fanout=2)        0.503   ftop/gbe0/gmac/rxfun_outF_D_OUT<17>
    SLICE_X74Y19.CLK     Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<17>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem18.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.792ns (0.289ns logic, 0.503ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.748ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_17 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem18.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.793ns (Levels of Logic = 1)
  Clock Path Skew:      0.045ns (0.296 - 0.251)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_17 to ftop/gbe0/gmac/rxF/Mram_fifoMem18.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y17.YQ      Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<17>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_17
    SLICE_X74Y19.BY      net (fanout=2)        0.503   ftop/gbe0/gmac/rxfun_outF_D_OUT<17>
    SLICE_X74Y19.CLK     Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<17>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem18.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.793ns (0.290ns logic, 0.503ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.755ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.077 - 0.066)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxF/sSyncReg1_1 to ftop/gbe0/gmac/rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y33.XQ      Tcko                  0.417   ftop/gbe0/gmac/rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/rxF/sSyncReg1_1
    SLICE_X81Y33.BX      net (fanout=1)        0.287   ftop/gbe0/gmac/rxF/sSyncReg1<1>
    SLICE_X81Y33.CLK     Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.759ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.816ns (Levels of Logic = 0)
  Clock Path Skew:      0.057ns (0.333 - 0.276)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_1 to ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y114.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1_1
    SLICE_X94Y114.BX     net (fanout=1)        0.297   ftop/gbe0/gmac/gmac/txRS_txF/sSyncReg1<1>
    SLICE_X94Y114.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.816ns (0.519ns logic, 0.297ns route)
                                                       (63.6% logic, 36.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.759ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_3 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_sr_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.810ns (Levels of Logic = 0)
  Clock Path Skew:      0.051ns (0.257 - 0.206)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_3 to ftop/gbe0/gmac/rxfun_sr_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y23.XQ      Tcko                  0.396   ftop/gbe0/gmac/rxfun_sr<3>
                                                       ftop/gbe0/gmac/rxfun_sr_3
    SLICE_X80Y22.BX      net (fanout=3)        0.312   ftop/gbe0/gmac/rxfun_sr<3>
    SLICE_X80Y22.CLK     Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/rxfun_sr<13>
                                                       ftop/gbe0/gmac/rxfun_sr_13
    -------------------------------------------------  ---------------------------
    Total                                      0.810ns (0.498ns logic, 0.312ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.764ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_2 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem3.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.821ns (Levels of Logic = 1)
  Clock Path Skew:      0.057ns (0.281 - 0.224)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_2 to ftop/gbe0/gmac/rxF/Mram_fifoMem3.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y24.YQ      Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<2>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_2
    SLICE_X76Y25.BY      net (fanout=2)        0.532   ftop/gbe0/gmac/rxfun_outF_D_OUT<2>
    SLICE_X76Y25.CLK     Tdh         (-Th)     0.130   ftop/gbe0/gmac/rxF/_varindex0000<2>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem3.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.821ns (0.289ns logic, 0.532ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.765ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_outF/data0_reg_2 (FF)
  Destination:          ftop/gbe0/gmac/rxF/Mram_fifoMem3.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.822ns (Levels of Logic = 1)
  Clock Path Skew:      0.057ns (0.281 - 0.224)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_outF/data0_reg_2 to ftop/gbe0/gmac/rxF/Mram_fifoMem3.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y24.YQ      Tcko                  0.419   ftop/gbe0/gmac/rxfun_outF_D_OUT<2>
                                                       ftop/gbe0/gmac/rxfun_outF/data0_reg_2
    SLICE_X76Y25.BY      net (fanout=2)        0.532   ftop/gbe0/gmac/rxfun_outF_D_OUT<2>
    SLICE_X76Y25.CLK     Tdh         (-Th)     0.129   ftop/gbe0/gmac/rxF/_varindex0000<2>
                                                       ftop/gbe0/gmac/rxF/Mram_fifoMem3.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.822ns (0.290ns logic, 0.532ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.771ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_15 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_sr_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.774ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.015 - 0.012)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_15 to ftop/gbe0/gmac/rxfun_sr_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y13.XQ      Tcko                  0.396   ftop/gbe0/gmac/rxfun_sr<15>
                                                       ftop/gbe0/gmac/rxfun_sr_15
    SLICE_X81Y12.BX      net (fanout=3)        0.316   ftop/gbe0/gmac/rxfun_sr<15>
    SLICE_X81Y12.CLK     Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_sr<25>
                                                       ftop/gbe0/gmac/rxfun_sr_25
    -------------------------------------------------  ---------------------------
    Total                                      0.774ns (0.458ns logic, 0.316ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.780ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/rxfun_sr_11 (FF)
  Destination:          ftop/gbe0/gmac/rxfun_outF/data1_reg_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.844ns (Levels of Logic = 0)
  Clock Path Skew:      0.064ns (0.280 - 0.216)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/rxfun_sr_11 to ftop/gbe0/gmac/rxfun_outF/data1_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y21.XQ      Tcko                  0.396   ftop/gbe0/gmac/rxfun_sr<11>
                                                       ftop/gbe0/gmac/rxfun_sr_11
    SLICE_X81Y19.BX      net (fanout=3)        0.386   ftop/gbe0/gmac/rxfun_sr<11>
    SLICE_X81Y19.CLK     Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/rxfun_outF/data1_reg<11>
                                                       ftop/gbe0/gmac/rxfun_outF/data1_reg_11
    -------------------------------------------------  ---------------------------
    Total                                      0.844ns (0.458ns logic, 0.386ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.781ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.785ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.027 - 0.023)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_1 to ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y128.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1_1
    SLICE_X96Y129.BX     net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/txRS_txF/dSyncReg1<1>
    SLICE_X96Y129.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/txRS_txF/dEnqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.785ns (0.498ns logic, 0.287ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.781ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/txF/dSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/txF/dEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.785ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.025 - 0.021)
  Source Clock:         ftop/gmiixo_clk_O rising at 8.000ns
  Destination Clock:    ftop/gmiixo_clk_O rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/txF/dSyncReg1_3 to ftop/gbe0/gmac/txF/dEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y62.XQ      Tcko                  0.396   ftop/gbe0/gmac/txF/dSyncReg1<3>
                                                       ftop/gbe0/gmac/txF/dSyncReg1_3
    SLICE_X88Y63.BX      net (fanout=1)        0.287   ftop/gbe0/gmac/txF/dSyncReg1<3>
    SLICE_X88Y63.CLK     Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/txF/dEnqPtr<3>
                                                       ftop/gbe0/gmac/txF/dEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.785ns (0.498ns logic, 0.287ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIISYSCLK = PERIOD TIMEGRP "GMIISYSCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr_3/SR
  Location pin: SLICE_X94Y117.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr_3/SR
  Location pin: SLICE_X94Y117.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr_2/SR
  Location pin: SLICE_X94Y117.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txF/sGEnqPtr_2/SR
  Location pin: SLICE_X94Y117.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr_3/SR
  Location pin: SLICE_X96Y55.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr_3/SR
  Location pin: SLICE_X96Y55.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr_2/SR
  Location pin: SLICE_X96Y55.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr_2/SR
  Location pin: SLICE_X96Y55.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/dEnqPtr_3/SR
  Location pin: SLICE_X88Y63.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/dEnqPtr_3/SR
  Location pin: SLICE_X88Y63.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/dEnqPtr_2/SR
  Location pin: SLICE_X88Y63.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dEnqPtr<3>/SR
  Logical resource: ftop/gbe0/gmac/txF/dEnqPtr_2/SR
  Location pin: SLICE_X88Y63.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txF/dGDeqPtr1_0/SR
  Location pin: SLICE_X86Y66.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txF/dGDeqPtr1_0/SR
  Location pin: SLICE_X86Y66.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txF/dGDeqPtr1_1/SR
  Location pin: SLICE_X86Y66.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/txF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/txF/dGDeqPtr1_1/SR
  Location pin: SLICE_X86Y66.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txOperateS/sSyncReg/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txOperateS/sSyncReg/SR
  Location pin: SLICE_X104Y144.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/txRS_txOperateS/sSyncReg/SR
  Logical resource: ftop/gbe0/gmac/gmac/txRS_txOperateS/sSyncReg/SR
  Location pin: SLICE_X104Y144.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1_0/SR
  Location pin: SLICE_X94Y52.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/dGDeqPtr1_0/SR
  Location pin: SLICE_X94Y52.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2537 paths analyzed, 478 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.565ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.504ns (Levels of Logic = 4)
  Clock Path Skew:      -0.061ns (0.352 - 0.413)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y96.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X111Y86.G2     net (fanout=20)       1.665   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X111Y86.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X110Y94.G1     net (fanout=25)       1.049   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X110Y94.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN28
    SLICE_X110Y94.F4     net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN28/O
    SLICE_X110Y94.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
    SLICE_X108Y87.F1     net (fanout=2)        0.886   ftop/gbe0/gmac/gmac/N30
    SLICE_X108Y87.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X108Y88.CE     net (fanout=2)        0.811   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X108Y88.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      7.504ns (3.058ns logic, 4.446ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.504ns (Levels of Logic = 4)
  Clock Path Skew:      -0.061ns (0.352 - 0.413)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y96.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X111Y86.G2     net (fanout=20)       1.665   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X111Y86.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X110Y94.G1     net (fanout=25)       1.049   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X110Y94.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN28
    SLICE_X110Y94.F4     net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN28/O
    SLICE_X110Y94.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
    SLICE_X108Y87.F1     net (fanout=2)        0.886   ftop/gbe0/gmac/gmac/N30
    SLICE_X108Y87.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X108Y88.CE     net (fanout=2)        0.811   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X108Y88.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_1
    -------------------------------------------------  ---------------------------
    Total                                      7.504ns (3.058ns logic, 4.446ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.452ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.520ns (Levels of Logic = 4)
  Clock Path Skew:      -0.028ns (0.385 - 0.413)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y96.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X111Y86.G2     net (fanout=20)       1.665   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X111Y86.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X110Y94.G1     net (fanout=25)       1.049   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X110Y94.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN28
    SLICE_X110Y94.F4     net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN28/O
    SLICE_X110Y94.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
    SLICE_X110Y86.F1     net (fanout=2)        0.639   ftop/gbe0/gmac/gmac/N30
    SLICE_X110Y86.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN1
    SLICE_X110Y82.CE     net (fanout=1)        1.074   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
    SLICE_X110Y82.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      7.520ns (3.058ns logic, 4.462ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.284ns (Levels of Logic = 4)
  Clock Path Skew:      -0.061ns (0.352 - 0.413)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y96.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X111Y86.G2     net (fanout=20)       1.665   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X111Y86.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X110Y94.G1     net (fanout=25)       1.049   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X110Y94.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN28
    SLICE_X110Y94.F4     net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN28/O
    SLICE_X110Y94.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
    SLICE_X108Y87.F1     net (fanout=2)        0.886   ftop/gbe0/gmac/gmac/N30
    SLICE_X108Y87.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X109Y89.CE     net (fanout=2)        0.591   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X109Y89.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      7.284ns (3.058ns logic, 4.226ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.284ns (Levels of Logic = 4)
  Clock Path Skew:      -0.061ns (0.352 - 0.413)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y96.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X111Y86.G2     net (fanout=20)       1.665   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X111Y86.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X110Y94.G1     net (fanout=25)       1.049   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X110Y94.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN28
    SLICE_X110Y94.F4     net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN28/O
    SLICE_X110Y94.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
    SLICE_X108Y87.F1     net (fanout=2)        0.886   ftop/gbe0/gmac/gmac/N30
    SLICE_X108Y87.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X109Y89.CE     net (fanout=2)        0.591   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X109Y89.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      7.284ns (3.058ns logic, 4.226ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.948ns (Levels of Logic = 3)
  Clock Path Skew:      -0.138ns (0.524 - 0.662)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y96.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X106Y80.F3     net (fanout=20)       1.765   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X106Y80.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X104Y80.G2     net (fanout=2)        0.374   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X104Y80.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X104Y80.F4     net (fanout=11)       0.038   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X104Y80.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X96Y52.SR      net (fanout=17)       2.137   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X96Y52.CLK     Tws                   0.292   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.WE
    -------------------------------------------------  ---------------------------
    Total                                      6.948ns (2.634ns logic, 4.314ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.914ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.948ns (Levels of Logic = 3)
  Clock Path Skew:      -0.138ns (0.524 - 0.662)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y96.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X106Y80.F3     net (fanout=20)       1.765   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X106Y80.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X104Y80.G2     net (fanout=2)        0.374   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X104Y80.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X104Y80.F4     net (fanout=11)       0.038   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X104Y80.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X96Y53.SR      net (fanout=17)       2.137   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X96Y53.CLK     Tws                   0.292   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<2>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.WE
    -------------------------------------------------  ---------------------------
    Total                                      6.948ns (2.634ns logic, 4.314ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.933ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.967ns (Levels of Logic = 4)
  Clock Path Skew:      -0.100ns (0.352 - 0.452)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxER to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y97.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/gmac/rxRS_rxER
    SLICE_X111Y86.G4     net (fanout=5)        1.056   ftop/gbe0/gmac/gmac/rxRS_rxER
    SLICE_X111Y86.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X110Y94.G1     net (fanout=25)       1.049   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X110Y94.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN28
    SLICE_X110Y94.F4     net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN28/O
    SLICE_X110Y94.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
    SLICE_X108Y87.F1     net (fanout=2)        0.886   ftop/gbe0/gmac/gmac/N30
    SLICE_X108Y87.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X108Y88.CE     net (fanout=2)        0.811   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X108Y88.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_1
    -------------------------------------------------  ---------------------------
    Total                                      6.967ns (3.130ns logic, 3.837ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.933ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.967ns (Levels of Logic = 4)
  Clock Path Skew:      -0.100ns (0.352 - 0.452)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxER to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y97.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/gmac/rxRS_rxER
    SLICE_X111Y86.G4     net (fanout=5)        1.056   ftop/gbe0/gmac/gmac/rxRS_rxER
    SLICE_X111Y86.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X110Y94.G1     net (fanout=25)       1.049   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X110Y94.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN28
    SLICE_X110Y94.F4     net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN28/O
    SLICE_X110Y94.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
    SLICE_X108Y87.F1     net (fanout=2)        0.886   ftop/gbe0/gmac/gmac/N30
    SLICE_X108Y87.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X108Y88.CE     net (fanout=2)        0.811   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X108Y88.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      6.967ns (3.130ns logic, 3.837ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.983ns (Levels of Logic = 4)
  Clock Path Skew:      -0.067ns (0.385 - 0.452)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxER to ftop/gbe0/gmac/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y97.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/gmac/rxRS_rxER
    SLICE_X111Y86.G4     net (fanout=5)        1.056   ftop/gbe0/gmac/gmac/rxRS_rxER
    SLICE_X111Y86.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X110Y94.G1     net (fanout=25)       1.049   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X110Y94.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN28
    SLICE_X110Y94.F4     net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN28/O
    SLICE_X110Y94.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
    SLICE_X110Y86.F1     net (fanout=2)        0.639   ftop/gbe0/gmac/gmac/N30
    SLICE_X110Y86.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN1
    SLICE_X110Y82.CE     net (fanout=1)        1.074   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
    SLICE_X110Y82.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      6.983ns (3.130ns logic, 3.853ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxDV (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.792ns (Levels of Logic = 4)
  Clock Path Skew:      -0.100ns (0.352 - 0.452)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxDV to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y96.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/gmac/rxRS_rxDV
    SLICE_X111Y86.G1     net (fanout=4)        0.953   ftop/gbe0/gmac/gmac/rxRS_rxDV
    SLICE_X111Y86.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X110Y94.G1     net (fanout=25)       1.049   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X110Y94.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN28
    SLICE_X110Y94.F4     net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN28/O
    SLICE_X110Y94.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
    SLICE_X108Y87.F1     net (fanout=2)        0.886   ftop/gbe0/gmac/gmac/N30
    SLICE_X108Y87.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X108Y88.CE     net (fanout=2)        0.811   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X108Y88.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_0
    -------------------------------------------------  ---------------------------
    Total                                      6.792ns (3.058ns logic, 3.734ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.108ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxDV (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.792ns (Levels of Logic = 4)
  Clock Path Skew:      -0.100ns (0.352 - 0.452)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxDV to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y96.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/gmac/rxRS_rxDV
    SLICE_X111Y86.G1     net (fanout=4)        0.953   ftop/gbe0/gmac/gmac/rxRS_rxDV
    SLICE_X111Y86.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X110Y94.G1     net (fanout=25)       1.049   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X110Y94.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN28
    SLICE_X110Y94.F4     net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN28/O
    SLICE_X110Y94.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
    SLICE_X108Y87.F1     net (fanout=2)        0.886   ftop/gbe0/gmac/gmac/N30
    SLICE_X108Y87.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X108Y88.CE     net (fanout=2)        0.811   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X108Y88.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_1
    -------------------------------------------------  ---------------------------
    Total                                      6.792ns (3.058ns logic, 3.734ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.746ns (Levels of Logic = 4)
  Clock Path Skew:      -0.138ns (0.524 - 0.662)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y96.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X106Y80.F3     net (fanout=20)       1.765   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X106Y80.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X104Y80.G2     net (fanout=2)        0.374   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X104Y80.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X99Y61.F1      net (fanout=11)       1.384   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X99Y61.X       Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<3>1
    SLICE_X96Y52.BY      net (fanout=1)        0.995   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<3>
    SLICE_X96Y52.CLK     Tds                  -0.075   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      6.746ns (2.228ns logic, 4.518ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.745ns (Levels of Logic = 4)
  Clock Path Skew:      -0.138ns (0.524 - 0.662)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y96.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
                                                       ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg2
    SLICE_X106Y80.F3     net (fanout=20)       1.765   ftop/gbe0/gmac/gmac/rxRS_rxOperateS_dD_OUT
    SLICE_X106Y80.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X104Y80.G2     net (fanout=2)        0.374   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X104Y80.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X99Y61.F1      net (fanout=11)       1.384   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X99Y61.X       Tilo                  0.562   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<3>1
    SLICE_X96Y52.BY      net (fanout=1)        0.995   ftop/gbe0/gmac/gmac/rxRS_rxF_sD_IN<3>
    SLICE_X96Y52.CLK     Tds                  -0.076   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      6.745ns (2.227ns logic, 4.518ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.125ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxDV (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.808ns (Levels of Logic = 4)
  Clock Path Skew:      -0.067ns (0.385 - 0.452)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxDV to ftop/gbe0/gmac/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X111Y96.YQ     Tcko                  0.524   ftop/gbe0/gmac/gmac/rxRS_rxDV
                                                       ftop/gbe0/gmac/gmac/rxRS_rxDV
    SLICE_X111Y86.G1     net (fanout=4)        0.953   ftop/gbe0/gmac/gmac/rxRS_rxDV
    SLICE_X111Y86.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X110Y94.G1     net (fanout=25)       1.049   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X110Y94.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN28
    SLICE_X110Y94.F4     net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN28/O
    SLICE_X110Y94.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
    SLICE_X110Y86.F1     net (fanout=2)        0.639   ftop/gbe0/gmac/gmac/N30
    SLICE_X110Y86.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN1
    SLICE_X110Y82.CE     net (fanout=1)        1.074   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
    SLICE_X110Y82.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      6.808ns (3.058ns logic, 3.750ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.718ns (Levels of Logic = 4)
  Clock Path Skew:      -0.137ns (0.524 - 0.661)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y84.XQ     Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X106Y80.G4     net (fanout=4)        0.913   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X106Y80.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X106Y80.F4     net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X106Y80.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X104Y80.G2     net (fanout=2)        0.374   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X104Y80.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X104Y80.F4     net (fanout=11)       0.038   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X104Y80.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X96Y52.SR      net (fanout=17)       2.137   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X96Y52.CLK     Tws                   0.292   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem4.WE
    -------------------------------------------------  ---------------------------
    Total                                      6.718ns (3.221ns logic, 3.497ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.WE (RAM)
  Requirement:          8.000ns
  Data Path Delay:      6.718ns (Levels of Logic = 4)
  Clock Path Skew:      -0.137ns (0.524 - 0.661)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.WE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X107Y84.XQ     Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxAPipe_3
    SLICE_X106Y80.G4     net (fanout=4)        0.913   ftop/gbe0/gmac/gmac/rxRS_rxAPipe<3>
    SLICE_X106Y80.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113
    SLICE_X106Y80.F4     net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1113/O
    SLICE_X106Y80.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X104Y80.G2     net (fanout=2)        0.374   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1116
    SLICE_X104Y80.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_12
    SLICE_X104Y80.F4     net (fanout=11)       0.038   ftop/gbe0/gmac/gmac/MUX_rxRS_rxF_enq_1__SEL_1
    SLICE_X104Y80.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X96Y53.SR      net (fanout=17)       2.137   ftop/gbe0/gmac/gmac/rxRS_rxF_sENQ
    SLICE_X96Y53.CLK     Tws                   0.292   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<2>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem3.WE
    -------------------------------------------------  ---------------------------
    Total                                      6.718ns (3.221ns logic, 3.497ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.747ns (Levels of Logic = 4)
  Clock Path Skew:      -0.100ns (0.352 - 0.452)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxER to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y97.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/gmac/rxRS_rxER
    SLICE_X111Y86.G4     net (fanout=5)        1.056   ftop/gbe0/gmac/gmac/rxRS_rxER
    SLICE_X111Y86.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X110Y94.G1     net (fanout=25)       1.049   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X110Y94.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN28
    SLICE_X110Y94.F4     net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN28/O
    SLICE_X110Y94.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
    SLICE_X108Y87.F1     net (fanout=2)        0.886   ftop/gbe0/gmac/gmac/N30
    SLICE_X108Y87.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X109Y89.CE     net (fanout=2)        0.591   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X109Y89.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_3
    -------------------------------------------------  ---------------------------
    Total                                      6.747ns (3.130ns logic, 3.617ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxER (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.747ns (Levels of Logic = 4)
  Clock Path Skew:      -0.100ns (0.352 - 0.452)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxER to ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y97.YQ     Tcko                  0.596   ftop/gbe0/gmac/gmac/rxRS_rxER
                                                       ftop/gbe0/gmac/gmac/rxRS_rxER
    SLICE_X111Y86.G4     net (fanout=5)        1.056   ftop/gbe0/gmac/gmac/rxRS_rxER
    SLICE_X111Y86.Y      Tilo                  0.561   ftop/gbe0/gmac/gmac/rxRS_rxAPipe_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN211
    SLICE_X110Y94.G1     net (fanout=25)       1.049   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_ingress_advance
    SLICE_X110Y94.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN28
    SLICE_X110Y94.F4     net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN28/O
    SLICE_X110Y94.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/N30
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN220
    SLICE_X108Y87.F1     net (fanout=2)        0.886   ftop/gbe0/gmac/gmac/N30
    SLICE_X108Y87.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN1
    SLICE_X109Y89.CE     net (fanout=2)        0.591   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_EN
    SLICE_X109Y89.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_preambleCnt_value_2
    -------------------------------------------------  ---------------------------
    Total                                      6.747ns (3.130ns logic, 3.617ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxActive (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.725ns (Levels of Logic = 4)
  Clock Path Skew:      -0.055ns (0.596 - 0.651)
  Source Clock:         gmii_rx_clk_BUFGP rising at 0.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg to ftop/gbe0/gmac/gmac/rxRS_rxActive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y65.XQ      Tcko                  0.495   ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sNotFullReg
    SLICE_X106Y83.F2     net (fanout=4)        1.588   ftop/gbe0/gmac/gmac/rxRS_rxF_sFULL_N
    SLICE_X106Y83.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28
    SLICE_X107Y83.F3     net (fanout=1)        0.021   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame28
    SLICE_X107Y83.X      Tilo                  0.562   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X110Y86.G2     net (fanout=15)       0.977   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame60
    SLICE_X110Y86.Y      Tilo                  0.616   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame73
    SLICE_X110Y86.F4     net (fanout=1)        0.035   ftop/gbe0/gmac/gmac/WILL_FIRE_RL_rxRS_end_frame73/O
    SLICE_X110Y86.X      Tilo                  0.601   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive_EN1
    SLICE_X110Y82.CE     net (fanout=1)        1.074   ftop/gbe0/gmac/gmac/rxRS_rxActive_EN
    SLICE_X110Y82.CLK    Tceck                 0.155   ftop/gbe0/gmac/gmac/rxRS_rxActive
                                                       ftop/gbe0/gmac/gmac/rxRS_rxActive
    -------------------------------------------------  ---------------------------
    Total                                      6.725ns (3.030ns logic, 3.695ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.746ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_33 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_41 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.809ns (Levels of Logic = 0)
  Clock Path Skew:      0.063ns (0.407 - 0.344)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_33 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X104Y69.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<33>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_33
    SLICE_X103Y69.BX     net (fanout=2)        0.330   ftop/gbe0/gmac/gmac/rxRS_rxPipe<33>
    SLICE_X103Y69.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<41>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_41
    -------------------------------------------------  ---------------------------
    Total                                      0.809ns (0.479ns logic, 0.330ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.750ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.763ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.023 - 0.010)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y59.XQ      Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3
    SLICE_X97Y61.BX      net (fanout=1)        0.284   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>
    SLICE_X97Y61.CLK     Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.763ns (0.479ns logic, 0.284ns route)
                                                       (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.760ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.766ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.038 - 0.032)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y64.XQ      Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1
    SLICE_X97Y64.BX      net (fanout=1)        0.287   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>
    SLICE_X97Y64.CLK     Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.766ns (0.479ns logic, 0.287ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.761ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_35 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_43 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.791ns (Levels of Logic = 0)
  Clock Path Skew:      0.030ns (0.350 - 0.320)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_35 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_43
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y60.XQ     Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxPipe<35>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_35
    SLICE_X99Y60.BX      net (fanout=2)        0.333   ftop/gbe0/gmac/gmac/rxRS_rxPipe<35>
    SLICE_X99Y60.CLK     Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<43>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_43
    -------------------------------------------------  ---------------------------
    Total                                      0.791ns (0.458ns logic, 0.333ns route)
                                                       (57.9% logic, 42.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.767ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_21 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_29 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.825ns (Levels of Logic = 0)
  Clock Path Skew:      0.058ns (0.471 - 0.413)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_21 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y79.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_21
    SLICE_X111Y78.BX     net (fanout=2)        0.346   ftop/gbe0/gmac/gmac/rxRS_rxPipe<21>
    SLICE_X111Y78.CLK    Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_29
    -------------------------------------------------  ---------------------------
    Total                                      0.825ns (0.479ns logic, 0.346ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.802ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.805ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.021 - 0.018)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y63.XQ      Tcko                  0.396   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_3
    SLICE_X95Y62.BX      net (fanout=4)        0.347   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<3>
    SLICE_X95Y62.CLK     Tckdi       (-Th)    -0.062   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.805ns (0.458ns logic, 0.347ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.804ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_23 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_31 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.828ns (Levels of Logic = 0)
  Clock Path Skew:      0.024ns (0.069 - 0.045)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_23 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y81.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<23>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_23
    SLICE_X108Y78.BX     net (fanout=2)        0.309   ftop/gbe0/gmac/gmac/rxRS_rxPipe<23>
    SLICE_X108Y78.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<31>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_31
    -------------------------------------------------  ---------------------------
    Total                                      0.828ns (0.519ns logic, 0.309ns route)
                                                       (62.7% logic, 37.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.816ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_9 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.829ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.045 - 0.032)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_9 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X110Y81.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<9>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_9
    SLICE_X110Y79.BX     net (fanout=2)        0.310   ftop/gbe0/gmac/gmac/rxRS_rxPipe<9>
    SLICE_X110Y79.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<17>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_17
    -------------------------------------------------  ---------------------------
    Total                                      0.829ns (0.519ns logic, 0.310ns route)
                                                       (62.6% logic, 37.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.836ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.909ns (Levels of Logic = 0)
  Clock Path Skew:      0.073ns (0.350 - 0.277)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y64.XQ      Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0
    SLICE_X97Y62.BY      net (fanout=6)        0.370   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>
    SLICE_X97Y62.CLK     Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.909ns (0.539ns logic, 0.370ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.838ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_19 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.860ns (Levels of Logic = 0)
  Clock Path Skew:      0.022ns (0.091 - 0.069)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_19 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y76.XQ     Tcko                  0.417   ftop/gbe0/gmac/gmac/rxRS_rxPipe<19>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_19
    SLICE_X108Y75.BX     net (fanout=2)        0.341   ftop/gbe0/gmac/gmac/rxRS_rxPipe<19>
    SLICE_X108Y75.CLK    Tckdi       (-Th)    -0.102   ftop/gbe0/gmac/gmac/rxRS_rxPipe<27>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_27
    -------------------------------------------------  ---------------------------
    Total                                      0.860ns (0.519ns logic, 0.341ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.849ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.854ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.039 - 0.034)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0 to ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y71.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold<0>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_0
    SLICE_X103Y70.BY     net (fanout=1)        0.313   ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold<0>
    SLICE_X103Y70.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
                                                       ftop/gbe0/gmac/gmac/rxRS_rxRst/reset_hold_1
    -------------------------------------------------  ---------------------------
    Total                                      0.854ns (0.541ns logic, 0.313ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.851ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.951ns (Levels of Logic = 1)
  Clock Path Skew:      0.100ns (0.375 - 0.275)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y62.YQ      Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X100Y61.G3     net (fanout=13)       0.533   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X100Y61.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.951ns (0.418ns logic, 0.533ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.851ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.951ns (Levels of Logic = 1)
  Clock Path Skew:      0.100ns (0.375 - 0.275)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y62.YQ      Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X100Y61.G3     net (fanout=13)       0.533   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X100Y61.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.951ns (0.418ns logic, 0.533ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.856ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_34 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_42 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.886ns (Levels of Logic = 0)
  Clock Path Skew:      0.030ns (0.350 - 0.320)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_34 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X101Y60.YQ     Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxPipe<35>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_34
    SLICE_X99Y60.BY      net (fanout=2)        0.345   ftop/gbe0/gmac/gmac/rxRS_rxPipe<34>
    SLICE_X99Y60.CLK     Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxPipe<43>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_42
    -------------------------------------------------  ---------------------------
    Total                                      0.886ns (0.541ns logic, 0.345ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.857ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.882ns (Levels of Logic = 0)
  Clock Path Skew:      0.025ns (0.323 - 0.298)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4 to ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y63.YQ      Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<4>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_4
    SLICE_X94Y62.BY      net (fanout=4)        0.326   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<4>
    SLICE_X94Y62.CLK     Tckdi       (-Th)    -0.137   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<4>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_4
    -------------------------------------------------  ---------------------------
    Total                                      0.882ns (0.556ns logic, 0.326ns route)
                                                       (63.0% logic, 37.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.859ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxPipe_20 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxPipe_28 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.917ns (Levels of Logic = 0)
  Clock Path Skew:      0.058ns (0.471 - 0.413)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxPipe_20 to ftop/gbe0/gmac/gmac/rxRS_rxPipe_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X108Y79.YQ     Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxPipe<21>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_20
    SLICE_X111Y78.BY     net (fanout=2)        0.318   ftop/gbe0/gmac/gmac/rxRS_rxPipe<20>
    SLICE_X111Y78.CLK    Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxPipe<29>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxPipe_28
    -------------------------------------------------  ---------------------------
    Total                                      0.917ns (0.599ns logic, 0.318ns route)
                                                       (65.3% logic, 34.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.864ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.941ns (Levels of Logic = 1)
  Clock Path Skew:      0.077ns (0.375 - 0.298)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y62.YQ      Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X100Y61.G1     net (fanout=10)       0.523   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X100Y61.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.941ns (0.418ns logic, 0.523ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.864ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.941ns (Levels of Logic = 1)
  Clock Path Skew:      0.077ns (0.375 - 0.298)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y62.YQ      Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0
    SLICE_X100Y61.G1     net (fanout=10)       0.523   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<0>
    SLICE_X100Y61.CLK    Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<1>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem2.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.941ns (0.418ns logic, 0.523ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.870ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.883ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.023 - 0.010)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y59.YQ      Tcko                  0.477   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_2
    SLICE_X97Y61.BY      net (fanout=1)        0.284   ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<2>
    SLICE_X97Y61.CLK     Tckdi       (-Th)    -0.122   ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sDeqPtr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.883ns (0.599ns logic, 0.284ns route)
                                                       (67.8% logic, 32.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.871ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 (FF)
  Destination:          ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.946ns (Levels of Logic = 1)
  Clock Path Skew:      0.075ns (0.350 - 0.275)
  Source Clock:         gmii_rx_clk_BUFGP rising at 8.000ns
  Destination Clock:    gmii_rx_clk_BUFGP rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2 to ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y62.YQ      Tcko                  0.419   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<3>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_2
    SLICE_X98Y60.G3      net (fanout=13)       0.528   ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<2>
    SLICE_X98Y60.CLK     Tah         (-Th)     0.001   ftop/gbe0/gmac/gmac/rxRS_rxF/_varindex0000<8>
                                                       ftop/gbe0/gmac/gmac/rxRS_rxF/Mram_fifoMem9.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.946ns (0.418ns logic, 0.528ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_GMIIRXCLK = PERIOD TIMEGRP "GMIIRXCLK" 8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_4/SR
  Location pin: SLICE_X94Y62.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<4>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_4/SR
  Location pin: SLICE_X94Y62.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0/SR
  Location pin: SLICE_X94Y64.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_0/SR
  Location pin: SLICE_X94Y64.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_1/SR
  Location pin: SLICE_X94Y64.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1<0>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr1_1/SR
  Location pin: SLICE_X94Y64.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Location pin: SLICE_X106Y96.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxOperateS/dSyncReg1/SR
  Location pin: SLICE_X106Y96.SR
  Clock network: ftop/gmiixo_rst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1/SR
  Location pin: SLICE_X96Y64.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_1/SR
  Location pin: SLICE_X96Y64.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0/SR
  Location pin: SLICE_X96Y64.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_0/SR
  Location pin: SLICE_X96Y64.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3/SR
  Location pin: SLICE_X96Y59.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_3/SR
  Location pin: SLICE_X96Y59.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_2/SR
  Location pin: SLICE_X96Y59.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1<3>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sSyncReg1_2/SR
  Location pin: SLICE_X96Y59.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1/SR
  Location pin: SLICE_X97Y62.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_1/SR
  Location pin: SLICE_X97Y62.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 4.000ns
  Low pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0/SR
  Location pin: SLICE_X97Y62.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------
Slack: 5.504ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.000ns
  High pulse: 4.000ns
  High pulse limit: 1.248ns (Trpw)
  Physical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr<1>/SR
  Logical resource: ftop/gbe0/gmac/gmac/rxRS_rxF/sGEnqPtr_0/SR
  Location pin: SLICE_X97Y62.SR
  Clock network: ftop/gbe0/gmac/gmac/rxRS_rxRst_OUT_RST_N
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clk0_unbuf"         TS_SYS0CLK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.276ns.
--------------------------------------------------------------------------------
Slack (setup path):     2.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.659ns (Levels of Logic = 0)
  Clock Path Skew:      -4.617ns (-1.287 - 3.330)
  Source Clock:         ftop/clkIn_O rising at 0.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y30.YQ      Tcko                  0.524   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X71Y33.SR      net (fanout=3)        1.702   ftop/clkN210/rstInD
    SLICE_X71Y33.CLK     Tsrck                 0.433   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      2.659ns (0.957ns logic, 1.702ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      5.239ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ftop/clkN210/rst_fd (FF)
  Destination:          ftop/clkN210/clk0_rst (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.071ns (Levels of Logic = 0)
  Clock Path Skew:      -3.168ns (-0.504 - 2.664)
  Source Clock:         ftop/clkIn_O rising at 10.000ns
  Destination Clock:    ftop/sys0Clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: ftop/clkN210/rst_fd to ftop/clkN210/clk0_rst
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y30.YQ      Tcko                  0.419   ftop/clkN210/rstInD
                                                       ftop/clkN210/rst_fd
    SLICE_X71Y33.SR      net (fanout=3)        1.362   ftop/clkN210/rstInD
    SLICE_X71Y33.CLK     Tcksr       (-Th)    -0.290   ftop/sys0Rst
                                                       ftop/clkN210/clk0_rst
    -------------------------------------------------  ---------------------------
    Total                                      2.071ns (0.709ns logic, 1.362ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clk0_unbuf = PERIOD TIMEGRP "ftop_clkN210_clk0_unbuf"
        TS_SYS0CLK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.624ns (Tcl)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X71Y33.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.752ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.624ns (Tch)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X71Y33.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------
Slack: 8.752ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.248ns (801.282MHz) (Tcp)
  Physical resource: ftop/sys0Rst/CLK
  Logical resource: ftop/clkN210/clk0_rst/CK
  Location pin: SLICE_X71Y33.CLK
  Clock network: ftop/sys0Clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP 
"ftop_clkN210_clkdv_unbuf"         TS_SYS0CLK * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 652259 paths analyzed, 15189 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.145ns.
--------------------------------------------------------------------------------
Slack (setup path):     0.855ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.935ns (Levels of Logic = 11)
  Clock Path Skew:      -0.210ns (0.545 - 0.755)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y143.YQ     Tcko                  0.524   ftop/cp/cpReq<16>
                                                       ftop/cp/cpReq_24
    SLICE_X68Y142.G4     net (fanout=8)        1.128   ftop/cp/cpReq<24>
    SLICE_X68Y142.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h19479<3>
                                                       ftop/cp/Msub_wn___1__h20268_xor<3>11
    SLICE_X67Y143.F2     net (fanout=2)        0.390   ftop/cp/wn___1__h20268<3>
    SLICE_X67Y143.X      Tilo                  0.562   ftop/cp/_theResult_____1__h19497<3>
                                                       ftop/cp/_theResult_____1__h19497<3>1
    SLICE_X67Y148.G3     net (fanout=8)        0.584   ftop/cp/_theResult_____1__h19497<3>
    SLICE_X67Y148.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00002
    SLICE_X44Y171.G3     net (fanout=10)       3.165   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X44Y171.Y      Tilo                  0.616   ftop/cp/wci_reqF_1_q_0<38>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_T1
    SLICE_X73Y153.G1     net (fanout=17)       2.497   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_T
    SLICE_X73Y153.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X73Y154.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X73Y154.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X73Y155.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X73Y155.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X73Y156.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X73Y156.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X74Y127.G3     net (fanout=8)        1.287   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X74Y127.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X75Y120.G2     net (fanout=7)        0.620   ftop/cp/cpRespF_ENQ
    SLICE_X75Y120.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X74Y130.G3     net (fanout=40)       1.795   ftop/cp/cpRespF/d0h
    SLICE_X74Y130.Y      Tilo                  0.616   ftop/cp/cpRespF/N68
                                                       ftop/cp/cpRespF/data0_reg_or0000<21>_SW0
    SLICE_X75Y130.SR     net (fanout=1)        0.965   ftop/cp/cpRespF/N52
    SLICE_X75Y130.CLK    Tsrck                 0.433   ftop/cp_server_response_get<21>
                                                       ftop/cp/cpRespF/data0_reg_21
    -------------------------------------------------  ---------------------------
    Total                                     18.935ns (6.504ns logic, 12.431ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.897ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.893ns (Levels of Logic = 11)
  Clock Path Skew:      -0.210ns (0.545 - 0.755)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y143.YQ     Tcko                  0.524   ftop/cp/cpReq<16>
                                                       ftop/cp/cpReq_24
    SLICE_X68Y142.G4     net (fanout=8)        1.128   ftop/cp/cpReq<24>
    SLICE_X68Y142.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h19479<3>
                                                       ftop/cp/Msub_wn___1__h20268_xor<3>11
    SLICE_X67Y143.F2     net (fanout=2)        0.390   ftop/cp/wn___1__h20268<3>
    SLICE_X67Y143.X      Tilo                  0.562   ftop/cp/_theResult_____1__h19497<3>
                                                       ftop/cp/_theResult_____1__h19497<3>1
    SLICE_X67Y148.G3     net (fanout=8)        0.584   ftop/cp/_theResult_____1__h19497<3>
    SLICE_X67Y148.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00002
    SLICE_X44Y171.G3     net (fanout=10)       3.165   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X44Y171.Y      Tilo                  0.616   ftop/cp/wci_reqF_1_q_0<38>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_T1
    SLICE_X73Y153.G1     net (fanout=17)       2.497   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_T
    SLICE_X73Y153.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X73Y154.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X73Y154.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X73Y155.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X73Y155.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X73Y156.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X73Y156.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X74Y127.G3     net (fanout=8)        1.287   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X74Y127.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X75Y120.G2     net (fanout=7)        0.620   ftop/cp/cpRespF_ENQ
    SLICE_X75Y120.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X74Y130.F3     net (fanout=40)       1.794   ftop/cp/cpRespF/d0h
    SLICE_X74Y130.X      Tilo                  0.601   ftop/cp/cpRespF/N68
                                                       ftop/cp/cpRespF/data0_reg_or0000<14>_SW0
    SLICE_X74Y131.SR     net (fanout=1)        0.939   ftop/cp/cpRespF/N68
    SLICE_X74Y131.CLK    Tsrck                 0.433   ftop/cp_server_response_get<14>
                                                       ftop/cp/cpRespF/data0_reg_14
    -------------------------------------------------  ---------------------------
    Total                                     18.893ns (6.489ns logic, 12.404ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.118ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.672ns (Levels of Logic = 11)
  Clock Path Skew:      -0.210ns (0.545 - 0.755)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y143.YQ     Tcko                  0.524   ftop/cp/cpReq<16>
                                                       ftop/cp/cpReq_24
    SLICE_X68Y142.G4     net (fanout=8)        1.128   ftop/cp/cpReq<24>
    SLICE_X68Y142.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h19479<3>
                                                       ftop/cp/Msub_wn___1__h20268_xor<3>11
    SLICE_X67Y143.F2     net (fanout=2)        0.390   ftop/cp/wn___1__h20268<3>
    SLICE_X67Y143.X      Tilo                  0.562   ftop/cp/_theResult_____1__h19497<3>
                                                       ftop/cp/_theResult_____1__h19497<3>1
    SLICE_X67Y148.G3     net (fanout=8)        0.584   ftop/cp/_theResult_____1__h19497<3>
    SLICE_X67Y148.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00002
    SLICE_X46Y169.G1     net (fanout=10)       2.788   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X46Y169.Y      Tilo                  0.616   ftop/cp/wci_reqPend_1<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_T1
    SLICE_X73Y153.F4     net (fanout=16)       2.594   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_T
    SLICE_X73Y153.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<0>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<0>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X73Y154.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X73Y154.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X73Y155.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X73Y155.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X73Y156.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X73Y156.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X74Y127.G3     net (fanout=8)        1.287   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X74Y127.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X75Y120.G2     net (fanout=7)        0.620   ftop/cp/cpRespF_ENQ
    SLICE_X75Y120.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X74Y130.G3     net (fanout=40)       1.795   ftop/cp/cpRespF/d0h
    SLICE_X74Y130.Y      Tilo                  0.616   ftop/cp/cpRespF/N68
                                                       ftop/cp/cpRespF/data0_reg_or0000<21>_SW0
    SLICE_X75Y130.SR     net (fanout=1)        0.965   ftop/cp/cpRespF/N52
    SLICE_X75Y130.CLK    Tsrck                 0.433   ftop/cp_server_response_get<21>
                                                       ftop/cp/cpRespF/data0_reg_21
    -------------------------------------------------  ---------------------------
    Total                                     18.672ns (6.521ns logic, 12.151ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.630ns (Levels of Logic = 11)
  Clock Path Skew:      -0.210ns (0.545 - 0.755)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y143.YQ     Tcko                  0.524   ftop/cp/cpReq<16>
                                                       ftop/cp/cpReq_24
    SLICE_X68Y142.G4     net (fanout=8)        1.128   ftop/cp/cpReq<24>
    SLICE_X68Y142.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h19479<3>
                                                       ftop/cp/Msub_wn___1__h20268_xor<3>11
    SLICE_X67Y143.F2     net (fanout=2)        0.390   ftop/cp/wn___1__h20268<3>
    SLICE_X67Y143.X      Tilo                  0.562   ftop/cp/_theResult_____1__h19497<3>
                                                       ftop/cp/_theResult_____1__h19497<3>1
    SLICE_X67Y148.G3     net (fanout=8)        0.584   ftop/cp/_theResult_____1__h19497<3>
    SLICE_X67Y148.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00002
    SLICE_X46Y169.G1     net (fanout=10)       2.788   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X46Y169.Y      Tilo                  0.616   ftop/cp/wci_reqPend_1<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_T1
    SLICE_X73Y153.F4     net (fanout=16)       2.594   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_T
    SLICE_X73Y153.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<0>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<0>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X73Y154.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X73Y154.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X73Y155.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X73Y155.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X73Y156.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X73Y156.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X74Y127.G3     net (fanout=8)        1.287   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X74Y127.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X75Y120.G2     net (fanout=7)        0.620   ftop/cp/cpRespF_ENQ
    SLICE_X75Y120.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X74Y130.F3     net (fanout=40)       1.794   ftop/cp/cpRespF/d0h
    SLICE_X74Y130.X      Tilo                  0.601   ftop/cp/cpRespF/N68
                                                       ftop/cp/cpRespF/data0_reg_or0000<14>_SW0
    SLICE_X74Y131.SR     net (fanout=1)        0.939   ftop/cp/cpRespF/N68
    SLICE_X74Y131.CLK    Tsrck                 0.433   ftop/cp_server_response_get<14>
                                                       ftop/cp/cpRespF/data0_reg_14
    -------------------------------------------------  ---------------------------
    Total                                     18.630ns (6.506ns logic, 12.124ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.487ns (Levels of Logic = 11)
  Clock Path Skew:      -0.302ns (0.453 - 0.755)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y143.YQ     Tcko                  0.524   ftop/cp/cpReq<16>
                                                       ftop/cp/cpReq_24
    SLICE_X68Y142.G4     net (fanout=8)        1.128   ftop/cp/cpReq<24>
    SLICE_X68Y142.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h19479<3>
                                                       ftop/cp/Msub_wn___1__h20268_xor<3>11
    SLICE_X67Y143.F2     net (fanout=2)        0.390   ftop/cp/wn___1__h20268<3>
    SLICE_X67Y143.X      Tilo                  0.562   ftop/cp/_theResult_____1__h19497<3>
                                                       ftop/cp/_theResult_____1__h19497<3>1
    SLICE_X67Y148.G3     net (fanout=8)        0.584   ftop/cp/_theResult_____1__h19497<3>
    SLICE_X67Y148.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00002
    SLICE_X44Y171.G3     net (fanout=10)       3.165   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X44Y171.Y      Tilo                  0.616   ftop/cp/wci_reqF_1_q_0<38>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_T1
    SLICE_X73Y153.G1     net (fanout=17)       2.497   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_T
    SLICE_X73Y153.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X73Y154.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X73Y154.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X73Y155.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X73Y155.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X73Y156.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X73Y156.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X74Y127.G3     net (fanout=8)        1.287   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X74Y127.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X75Y120.G2     net (fanout=7)        0.620   ftop/cp/cpRespF_ENQ
    SLICE_X75Y120.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X79Y131.G3     net (fanout=40)       1.402   ftop/cp/cpRespF/d0h
    SLICE_X79Y131.Y      Tilo                  0.561   ftop/cp/cpRespF/N72
                                                       ftop/cp/cpRespF/data0_reg_or0000<11>_SW0
    SLICE_X79Y130.SR     net (fanout=1)        0.965   ftop/cp/cpRespF/N74
    SLICE_X79Y130.CLK    Tsrck                 0.433   ftop/cp_server_response_get<11>
                                                       ftop/cp/cpRespF/data0_reg_11
    -------------------------------------------------  ---------------------------
    Total                                     18.487ns (6.449ns logic, 12.038ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_21 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.489ns (Levels of Logic = 11)
  Clock Path Skew:      -0.238ns (0.545 - 0.783)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_21 to ftop/cp/cpRespF/data0_reg_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y141.XQ     Tcko                  0.495   ftop/cp/cpReq<21>
                                                       ftop/cp/cpReq_21
    SLICE_X66Y145.G4     net (fanout=7)        0.649   ftop/cp/cpReq<21>
    SLICE_X66Y145.Y      Tilo                  0.616   ftop/cp/wn__h19478<2>
                                                       ftop/cp/Msub_wn__h19478_xor<1>11
    SLICE_X69Y144.F2     net (fanout=2)        0.398   ftop/cp/wn__h19478<1>
    SLICE_X69Y144.X      Tilo                  0.562   ftop/cp/_theResult_____1__h19497<1>
                                                       ftop/cp/_theResult_____1__h19497<1>1
    SLICE_X67Y148.G1     net (fanout=8)        0.638   ftop/cp/_theResult_____1__h19497<1>
    SLICE_X67Y148.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00002
    SLICE_X44Y171.G3     net (fanout=10)       3.165   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X44Y171.Y      Tilo                  0.616   ftop/cp/wci_reqF_1_q_0<38>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_T1
    SLICE_X73Y153.G1     net (fanout=17)       2.497   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_T
    SLICE_X73Y153.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X73Y154.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X73Y154.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X73Y155.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X73Y155.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X73Y156.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X73Y156.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X74Y127.G3     net (fanout=8)        1.287   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X74Y127.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X75Y120.G2     net (fanout=7)        0.620   ftop/cp/cpRespF_ENQ
    SLICE_X75Y120.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X74Y130.G3     net (fanout=40)       1.795   ftop/cp/cpRespF/d0h
    SLICE_X74Y130.Y      Tilo                  0.616   ftop/cp/cpRespF/N68
                                                       ftop/cp/cpRespF/data0_reg_or0000<21>_SW0
    SLICE_X75Y130.SR     net (fanout=1)        0.965   ftop/cp/cpRespF/N52
    SLICE_X75Y130.CLK    Tsrck                 0.433   ftop/cp_server_response_get<21>
                                                       ftop/cp/cpRespF/data0_reg_21
    -------------------------------------------------  ---------------------------
    Total                                     18.489ns (6.475ns logic, 12.014ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.451ns (Levels of Logic = 11)
  Clock Path Skew:      -0.238ns (0.517 - 0.755)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y143.YQ     Tcko                  0.524   ftop/cp/cpReq<16>
                                                       ftop/cp/cpReq_24
    SLICE_X68Y142.G4     net (fanout=8)        1.128   ftop/cp/cpReq<24>
    SLICE_X68Y142.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h19479<3>
                                                       ftop/cp/Msub_wn___1__h20268_xor<3>11
    SLICE_X67Y143.F2     net (fanout=2)        0.390   ftop/cp/wn___1__h20268<3>
    SLICE_X67Y143.X      Tilo                  0.562   ftop/cp/_theResult_____1__h19497<3>
                                                       ftop/cp/_theResult_____1__h19497<3>1
    SLICE_X67Y148.G3     net (fanout=8)        0.584   ftop/cp/_theResult_____1__h19497<3>
    SLICE_X67Y148.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00002
    SLICE_X44Y171.G3     net (fanout=10)       3.165   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X44Y171.Y      Tilo                  0.616   ftop/cp/wci_reqF_1_q_0<38>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_T1
    SLICE_X73Y153.G1     net (fanout=17)       2.497   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_T
    SLICE_X73Y153.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X73Y154.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X73Y154.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X73Y155.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X73Y155.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X73Y156.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X73Y156.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X74Y127.G3     net (fanout=8)        1.287   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X74Y127.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X75Y120.G2     net (fanout=7)        0.620   ftop/cp/cpRespF_ENQ
    SLICE_X75Y120.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X77Y131.G4     net (fanout=40)       1.390   ftop/cp/cpRespF/d0h
    SLICE_X77Y131.Y      Tilo                  0.561   ftop/cp/cpRespF/N70
                                                       ftop/cp/cpRespF/data0_reg_or0000<20>_SW0
    SLICE_X76Y130.SR     net (fanout=1)        0.941   ftop/cp/cpRespF/N54
    SLICE_X76Y130.CLK    Tsrck                 0.433   ftop/cp_server_response_get<20>
                                                       ftop/cp/cpRespF/data0_reg_20
    -------------------------------------------------  ---------------------------
    Total                                     18.451ns (6.449ns logic, 12.002ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.315ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_21 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.447ns (Levels of Logic = 11)
  Clock Path Skew:      -0.238ns (0.545 - 0.783)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_21 to ftop/cp/cpRespF/data0_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y141.XQ     Tcko                  0.495   ftop/cp/cpReq<21>
                                                       ftop/cp/cpReq_21
    SLICE_X66Y145.G4     net (fanout=7)        0.649   ftop/cp/cpReq<21>
    SLICE_X66Y145.Y      Tilo                  0.616   ftop/cp/wn__h19478<2>
                                                       ftop/cp/Msub_wn__h19478_xor<1>11
    SLICE_X69Y144.F2     net (fanout=2)        0.398   ftop/cp/wn__h19478<1>
    SLICE_X69Y144.X      Tilo                  0.562   ftop/cp/_theResult_____1__h19497<1>
                                                       ftop/cp/_theResult_____1__h19497<1>1
    SLICE_X67Y148.G1     net (fanout=8)        0.638   ftop/cp/_theResult_____1__h19497<1>
    SLICE_X67Y148.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00002
    SLICE_X44Y171.G3     net (fanout=10)       3.165   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X44Y171.Y      Tilo                  0.616   ftop/cp/wci_reqF_1_q_0<38>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_T1
    SLICE_X73Y153.G1     net (fanout=17)       2.497   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_T
    SLICE_X73Y153.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X73Y154.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X73Y154.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X73Y155.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X73Y155.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X73Y156.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X73Y156.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X74Y127.G3     net (fanout=8)        1.287   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X74Y127.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X75Y120.G2     net (fanout=7)        0.620   ftop/cp/cpRespF_ENQ
    SLICE_X75Y120.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X74Y130.F3     net (fanout=40)       1.794   ftop/cp/cpRespF/d0h
    SLICE_X74Y130.X      Tilo                  0.601   ftop/cp/cpRespF/N68
                                                       ftop/cp/cpRespF/data0_reg_or0000<14>_SW0
    SLICE_X74Y131.SR     net (fanout=1)        0.939   ftop/cp/cpRespF/N68
    SLICE_X74Y131.CLK    Tsrck                 0.433   ftop/cp_server_response_get<14>
                                                       ftop/cp/cpRespF/data0_reg_14
    -------------------------------------------------  ---------------------------
    Total                                     18.447ns (6.460ns logic, 11.987ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.349ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_20 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.424ns (Levels of Logic = 11)
  Clock Path Skew:      -0.227ns (0.545 - 0.772)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_20 to ftop/cp/cpRespF/data0_reg_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y143.YQ     Tcko                  0.596   ftop/cp/cpReq<64>
                                                       ftop/cp/cpReq_20
    SLICE_X66Y145.G2     net (fanout=9)        0.483   ftop/cp/cpReq<20>
    SLICE_X66Y145.Y      Tilo                  0.616   ftop/cp/wn__h19478<2>
                                                       ftop/cp/Msub_wn__h19478_xor<1>11
    SLICE_X69Y144.F2     net (fanout=2)        0.398   ftop/cp/wn__h19478<1>
    SLICE_X69Y144.X      Tilo                  0.562   ftop/cp/_theResult_____1__h19497<1>
                                                       ftop/cp/_theResult_____1__h19497<1>1
    SLICE_X67Y148.G1     net (fanout=8)        0.638   ftop/cp/_theResult_____1__h19497<1>
    SLICE_X67Y148.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00002
    SLICE_X44Y171.G3     net (fanout=10)       3.165   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X44Y171.Y      Tilo                  0.616   ftop/cp/wci_reqF_1_q_0<38>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_T1
    SLICE_X73Y153.G1     net (fanout=17)       2.497   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_T
    SLICE_X73Y153.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X73Y154.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X73Y154.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X73Y155.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X73Y155.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X73Y156.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X73Y156.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X74Y127.G3     net (fanout=8)        1.287   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X74Y127.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X75Y120.G2     net (fanout=7)        0.620   ftop/cp/cpRespF_ENQ
    SLICE_X75Y120.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X74Y130.G3     net (fanout=40)       1.795   ftop/cp/cpRespF/d0h
    SLICE_X74Y130.Y      Tilo                  0.616   ftop/cp/cpRespF/N68
                                                       ftop/cp/cpRespF/data0_reg_or0000<21>_SW0
    SLICE_X75Y130.SR     net (fanout=1)        0.965   ftop/cp/cpRespF/N52
    SLICE_X75Y130.CLK    Tsrck                 0.433   ftop/cp_server_response_get<21>
                                                       ftop/cp/cpRespF/data0_reg_21
    -------------------------------------------------  ---------------------------
    Total                                     18.424ns (6.576ns logic, 11.848ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_34 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.410ns (Levels of Logic = 11)
  Clock Path Skew:      -0.215ns (0.708 - 0.923)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y143.YQ     Tcko                  0.524   ftop/cp/cpReq<16>
                                                       ftop/cp/cpReq_24
    SLICE_X68Y142.G4     net (fanout=8)        1.128   ftop/cp/cpReq<24>
    SLICE_X68Y142.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h19479<3>
                                                       ftop/cp/Msub_wn___1__h20268_xor<3>11
    SLICE_X67Y143.F2     net (fanout=2)        0.390   ftop/cp/wn___1__h20268<3>
    SLICE_X67Y143.X      Tilo                  0.562   ftop/cp/_theResult_____1__h19497<3>
                                                       ftop/cp/_theResult_____1__h19497<3>1
    SLICE_X67Y148.G3     net (fanout=8)        0.584   ftop/cp/_theResult_____1__h19497<3>
    SLICE_X67Y148.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00002
    SLICE_X44Y171.G3     net (fanout=10)       3.165   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X44Y171.Y      Tilo                  0.616   ftop/cp/wci_reqF_1_q_0<38>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_T1
    SLICE_X73Y153.G1     net (fanout=17)       2.497   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_T
    SLICE_X73Y153.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X73Y154.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X73Y154.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X73Y155.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X73Y155.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X73Y156.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X73Y156.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X74Y127.G3     net (fanout=8)        1.287   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X74Y127.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X75Y120.G2     net (fanout=7)        0.620   ftop/cp/cpRespF_ENQ
    SLICE_X75Y120.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X72Y99.G1      net (fanout=40)       1.221   ftop/cp/cpRespF/d0h
    SLICE_X72Y99.Y       Tilo                  0.616   ftop/cp/cpRespF/N38
                                                       ftop/cp/cpRespF/data0_reg_or0000<34>_SW0
    SLICE_X73Y99.SR      net (fanout=1)        1.014   ftop/cp/cpRespF/N24
    SLICE_X73Y99.CLK     Tsrck                 0.433   ftop/cp_server_response_get<34>
                                                       ftop/cp/cpRespF/data0_reg_34
    -------------------------------------------------  ---------------------------
    Total                                     18.410ns (6.504ns logic, 11.906ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.382ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_20 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.391ns (Levels of Logic = 10)
  Clock Path Skew:      -0.227ns (0.545 - 0.772)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_20 to ftop/cp/cpRespF/data0_reg_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y143.YQ     Tcko                  0.596   ftop/cp/cpReq<64>
                                                       ftop/cp/cpReq_20
    SLICE_X70Y151.G1     net (fanout=9)        1.427   ftop/cp/cpReq<20>
    SLICE_X70Y151.Y      Tilo                  0.616   ftop/cp/N657
                                                       ftop/cp/_theResult_____1__h19497<0>1
    SLICE_X67Y148.G4     net (fanout=6)        0.621   ftop/cp/_theResult_____1__h19497<0>
    SLICE_X67Y148.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00002
    SLICE_X44Y171.G3     net (fanout=10)       3.165   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X44Y171.Y      Tilo                  0.616   ftop/cp/wci_reqF_1_q_0<38>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_T1
    SLICE_X73Y153.G1     net (fanout=17)       2.497   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_T
    SLICE_X73Y153.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X73Y154.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X73Y154.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X73Y155.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X73Y155.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X73Y156.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X73Y156.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X74Y127.G3     net (fanout=8)        1.287   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X74Y127.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X75Y120.G2     net (fanout=7)        0.620   ftop/cp/cpRespF_ENQ
    SLICE_X75Y120.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X74Y130.G3     net (fanout=40)       1.795   ftop/cp/cpRespF/d0h
    SLICE_X74Y130.Y      Tilo                  0.616   ftop/cp/cpRespF/N68
                                                       ftop/cp/cpRespF/data0_reg_or0000<21>_SW0
    SLICE_X75Y130.SR     net (fanout=1)        0.965   ftop/cp/cpRespF/N52
    SLICE_X75Y130.CLK    Tsrck                 0.433   ftop/cp_server_response_get<21>
                                                       ftop/cp/cpRespF/data0_reg_21
    -------------------------------------------------  ---------------------------
    Total                                     18.391ns (6.014ns logic, 12.377ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_20 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.382ns (Levels of Logic = 11)
  Clock Path Skew:      -0.227ns (0.545 - 0.772)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_20 to ftop/cp/cpRespF/data0_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y143.YQ     Tcko                  0.596   ftop/cp/cpReq<64>
                                                       ftop/cp/cpReq_20
    SLICE_X66Y145.G2     net (fanout=9)        0.483   ftop/cp/cpReq<20>
    SLICE_X66Y145.Y      Tilo                  0.616   ftop/cp/wn__h19478<2>
                                                       ftop/cp/Msub_wn__h19478_xor<1>11
    SLICE_X69Y144.F2     net (fanout=2)        0.398   ftop/cp/wn__h19478<1>
    SLICE_X69Y144.X      Tilo                  0.562   ftop/cp/_theResult_____1__h19497<1>
                                                       ftop/cp/_theResult_____1__h19497<1>1
    SLICE_X67Y148.G1     net (fanout=8)        0.638   ftop/cp/_theResult_____1__h19497<1>
    SLICE_X67Y148.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00002
    SLICE_X44Y171.G3     net (fanout=10)       3.165   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X44Y171.Y      Tilo                  0.616   ftop/cp/wci_reqF_1_q_0<38>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_T1
    SLICE_X73Y153.G1     net (fanout=17)       2.497   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_T
    SLICE_X73Y153.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X73Y154.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X73Y154.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X73Y155.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X73Y155.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X73Y156.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X73Y156.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X74Y127.G3     net (fanout=8)        1.287   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X74Y127.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X75Y120.G2     net (fanout=7)        0.620   ftop/cp/cpRespF_ENQ
    SLICE_X75Y120.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X74Y130.F3     net (fanout=40)       1.794   ftop/cp/cpRespF/d0h
    SLICE_X74Y130.X      Tilo                  0.601   ftop/cp/cpRespF/N68
                                                       ftop/cp/cpRespF/data0_reg_or0000<14>_SW0
    SLICE_X74Y131.SR     net (fanout=1)        0.939   ftop/cp/cpRespF/N68
    SLICE_X74Y131.CLK    Tsrck                 0.433   ftop/cp_server_response_get<14>
                                                       ftop/cp/cpRespF/data0_reg_14
    -------------------------------------------------  ---------------------------
    Total                                     18.382ns (6.561ns logic, 11.821ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_20 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.349ns (Levels of Logic = 10)
  Clock Path Skew:      -0.227ns (0.545 - 0.772)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_20 to ftop/cp/cpRespF/data0_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y143.YQ     Tcko                  0.596   ftop/cp/cpReq<64>
                                                       ftop/cp/cpReq_20
    SLICE_X70Y151.G1     net (fanout=9)        1.427   ftop/cp/cpReq<20>
    SLICE_X70Y151.Y      Tilo                  0.616   ftop/cp/N657
                                                       ftop/cp/_theResult_____1__h19497<0>1
    SLICE_X67Y148.G4     net (fanout=6)        0.621   ftop/cp/_theResult_____1__h19497<0>
    SLICE_X67Y148.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00002
    SLICE_X44Y171.G3     net (fanout=10)       3.165   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X44Y171.Y      Tilo                  0.616   ftop/cp/wci_reqF_1_q_0<38>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_T1
    SLICE_X73Y153.G1     net (fanout=17)       2.497   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_T
    SLICE_X73Y153.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X73Y154.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X73Y154.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X73Y155.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X73Y155.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X73Y156.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X73Y156.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X74Y127.G3     net (fanout=8)        1.287   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X74Y127.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X75Y120.G2     net (fanout=7)        0.620   ftop/cp/cpRespF_ENQ
    SLICE_X75Y120.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X74Y130.F3     net (fanout=40)       1.794   ftop/cp/cpRespF/d0h
    SLICE_X74Y130.X      Tilo                  0.601   ftop/cp/cpRespF/N68
                                                       ftop/cp/cpRespF/data0_reg_or0000<14>_SW0
    SLICE_X74Y131.SR     net (fanout=1)        0.939   ftop/cp/cpRespF/N68
    SLICE_X74Y131.CLK    Tsrck                 0.433   ftop/cp_server_response_get<14>
                                                       ftop/cp/cpRespF/data0_reg_14
    -------------------------------------------------  ---------------------------
    Total                                     18.349ns (5.999ns logic, 12.350ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.452ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.334ns (Levels of Logic = 11)
  Clock Path Skew:      -0.214ns (0.541 - 0.755)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y143.YQ     Tcko                  0.524   ftop/cp/cpReq<16>
                                                       ftop/cp/cpReq_24
    SLICE_X68Y142.G4     net (fanout=8)        1.128   ftop/cp/cpReq<24>
    SLICE_X68Y142.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h19479<3>
                                                       ftop/cp/Msub_wn___1__h20268_xor<3>11
    SLICE_X67Y143.F2     net (fanout=2)        0.390   ftop/cp/wn___1__h20268<3>
    SLICE_X67Y143.X      Tilo                  0.562   ftop/cp/_theResult_____1__h19497<3>
                                                       ftop/cp/_theResult_____1__h19497<3>1
    SLICE_X67Y148.G3     net (fanout=8)        0.584   ftop/cp/_theResult_____1__h19497<3>
    SLICE_X67Y148.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00002
    SLICE_X44Y171.G3     net (fanout=10)       3.165   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X44Y171.Y      Tilo                  0.616   ftop/cp/wci_reqF_1_q_0<38>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_T1
    SLICE_X73Y153.G1     net (fanout=17)       2.497   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_T
    SLICE_X73Y153.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X73Y154.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X73Y154.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X73Y155.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X73Y155.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X73Y156.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X73Y156.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X74Y127.G3     net (fanout=8)        1.287   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X74Y127.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X75Y120.G2     net (fanout=7)        0.620   ftop/cp/cpRespF_ENQ
    SLICE_X75Y120.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X72Y110.F1     net (fanout=40)       1.235   ftop/cp/cpRespF/d0h
    SLICE_X72Y110.X      Tilo                  0.601   ftop/cp/cpRespF/N60
                                                       ftop/cp/cpRespF/data0_reg_or0000<18>_SW0
    SLICE_X73Y110.SR     net (fanout=1)        0.939   ftop/cp/cpRespF/N60
    SLICE_X73Y110.CLK    Tsrck                 0.433   ftop/cp_server_response_get<18>
                                                       ftop/cp/cpRespF/data0_reg_18
    -------------------------------------------------  ---------------------------
    Total                                     18.334ns (6.489ns logic, 11.845ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.469ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_26 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.298ns (Levels of Logic = 11)
  Clock Path Skew:      -0.233ns (0.545 - 0.778)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_26 to ftop/cp/cpRespF/data0_reg_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y141.YQ     Tcko                  0.524   ftop/cp/cpReq<28>
                                                       ftop/cp/cpReq_26
    SLICE_X68Y142.G1     net (fanout=5)        0.491   ftop/cp/cpReq<26>
    SLICE_X68Y142.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h19479<3>
                                                       ftop/cp/Msub_wn___1__h20268_xor<3>11
    SLICE_X67Y143.F2     net (fanout=2)        0.390   ftop/cp/wn___1__h20268<3>
    SLICE_X67Y143.X      Tilo                  0.562   ftop/cp/_theResult_____1__h19497<3>
                                                       ftop/cp/_theResult_____1__h19497<3>1
    SLICE_X67Y148.G3     net (fanout=8)        0.584   ftop/cp/_theResult_____1__h19497<3>
    SLICE_X67Y148.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00002
    SLICE_X44Y171.G3     net (fanout=10)       3.165   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X44Y171.Y      Tilo                  0.616   ftop/cp/wci_reqF_1_q_0<38>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_T1
    SLICE_X73Y153.G1     net (fanout=17)       2.497   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_T
    SLICE_X73Y153.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X73Y154.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X73Y154.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X73Y155.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X73Y155.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X73Y156.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X73Y156.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X74Y127.G3     net (fanout=8)        1.287   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X74Y127.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X75Y120.G2     net (fanout=7)        0.620   ftop/cp/cpRespF_ENQ
    SLICE_X75Y120.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X74Y130.G3     net (fanout=40)       1.795   ftop/cp/cpRespF/d0h
    SLICE_X74Y130.Y      Tilo                  0.616   ftop/cp/cpRespF/N68
                                                       ftop/cp/cpRespF/data0_reg_or0000<21>_SW0
    SLICE_X75Y130.SR     net (fanout=1)        0.965   ftop/cp/cpRespF/N52
    SLICE_X75Y130.CLK    Tsrck                 0.433   ftop/cp_server_response_get<21>
                                                       ftop/cp/cpRespF/data0_reg_21
    -------------------------------------------------  ---------------------------
    Total                                     18.298ns (6.504ns logic, 11.794ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.470ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.235ns (Levels of Logic = 11)
  Clock Path Skew:      -0.295ns (0.460 - 0.755)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y143.YQ     Tcko                  0.524   ftop/cp/cpReq<16>
                                                       ftop/cp/cpReq_24
    SLICE_X68Y142.G4     net (fanout=8)        1.128   ftop/cp/cpReq<24>
    SLICE_X68Y142.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h19479<3>
                                                       ftop/cp/Msub_wn___1__h20268_xor<3>11
    SLICE_X67Y143.F2     net (fanout=2)        0.390   ftop/cp/wn___1__h20268<3>
    SLICE_X67Y143.X      Tilo                  0.562   ftop/cp/_theResult_____1__h19497<3>
                                                       ftop/cp/_theResult_____1__h19497<3>1
    SLICE_X67Y148.G3     net (fanout=8)        0.584   ftop/cp/_theResult_____1__h19497<3>
    SLICE_X67Y148.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00002
    SLICE_X44Y171.G3     net (fanout=10)       3.165   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X44Y171.Y      Tilo                  0.616   ftop/cp/wci_reqF_1_q_0<38>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_T1
    SLICE_X73Y153.G1     net (fanout=17)       2.497   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_T
    SLICE_X73Y153.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X73Y154.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X73Y154.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X73Y155.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X73Y155.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X73Y156.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X73Y156.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X74Y127.G3     net (fanout=8)        1.287   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X74Y127.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X75Y120.G2     net (fanout=7)        0.620   ftop/cp/cpRespF_ENQ
    SLICE_X75Y120.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X77Y112.F4     net (fanout=40)       1.143   ftop/cp/cpRespF/d0h
    SLICE_X77Y112.X      Tilo                  0.562   ftop/cp/cpRespF/N12
                                                       ftop/cp/cpRespF/data0_reg_or0000<3>_SW0
    SLICE_X76Y113.SR     net (fanout=1)        0.971   ftop/cp/cpRespF/N12
    SLICE_X76Y113.CLK    Tsrck                 0.433   ftop/cp_server_response_get<3>
                                                       ftop/cp/cpRespF/data0_reg_3
    -------------------------------------------------  ---------------------------
    Total                                     18.235ns (6.450ns logic, 11.785ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.474ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.224ns (Levels of Logic = 11)
  Clock Path Skew:      -0.302ns (0.453 - 0.755)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y143.YQ     Tcko                  0.524   ftop/cp/cpReq<16>
                                                       ftop/cp/cpReq_24
    SLICE_X68Y142.G4     net (fanout=8)        1.128   ftop/cp/cpReq<24>
    SLICE_X68Y142.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h19479<3>
                                                       ftop/cp/Msub_wn___1__h20268_xor<3>11
    SLICE_X67Y143.F2     net (fanout=2)        0.390   ftop/cp/wn___1__h20268<3>
    SLICE_X67Y143.X      Tilo                  0.562   ftop/cp/_theResult_____1__h19497<3>
                                                       ftop/cp/_theResult_____1__h19497<3>1
    SLICE_X67Y148.G3     net (fanout=8)        0.584   ftop/cp/_theResult_____1__h19497<3>
    SLICE_X67Y148.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00002
    SLICE_X46Y169.G1     net (fanout=10)       2.788   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X46Y169.Y      Tilo                  0.616   ftop/cp/wci_reqPend_1<3>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_T1
    SLICE_X73Y153.F4     net (fanout=16)       2.594   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_T
    SLICE_X73Y153.COUT   Topcyf                1.026   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<0>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<0>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X73Y154.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X73Y154.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X73Y155.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X73Y155.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X73Y156.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X73Y156.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X74Y127.G3     net (fanout=8)        1.287   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X74Y127.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X75Y120.G2     net (fanout=7)        0.620   ftop/cp/cpRespF_ENQ
    SLICE_X75Y120.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X79Y131.G3     net (fanout=40)       1.402   ftop/cp/cpRespF/d0h
    SLICE_X79Y131.Y      Tilo                  0.561   ftop/cp/cpRespF/N72
                                                       ftop/cp/cpRespF/data0_reg_or0000<11>_SW0
    SLICE_X79Y130.SR     net (fanout=1)        0.965   ftop/cp/cpRespF/N74
    SLICE_X79Y130.CLK    Tsrck                 0.433   ftop/cp_server_response_get<11>
                                                       ftop/cp/cpRespF/data0_reg_11
    -------------------------------------------------  ---------------------------
    Total                                     18.224ns (6.466ns logic, 11.758ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.507ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_22 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.248ns (Levels of Logic = 11)
  Clock Path Skew:      -0.245ns (0.545 - 0.790)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_22 to ftop/cp/cpRespF/data0_reg_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y138.YQ     Tcko                  0.524   ftop/cp/cpReq<14>
                                                       ftop/cp/cpReq_22
    SLICE_X67Y143.G3     net (fanout=6)        0.844   ftop/cp/cpReq<22>
    SLICE_X67Y143.Y      Tilo                  0.561   ftop/cp/_theResult_____1__h19497<3>
                                                       ftop/cp/Msub_wn__h19478_xor<3>11
    SLICE_X67Y143.F4     net (fanout=2)        0.042   ftop/cp/wn__h19478<3>
    SLICE_X67Y143.X      Tilo                  0.562   ftop/cp/_theResult_____1__h19497<3>
                                                       ftop/cp/_theResult_____1__h19497<3>1
    SLICE_X67Y148.G3     net (fanout=8)        0.584   ftop/cp/_theResult_____1__h19497<3>
    SLICE_X67Y148.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00002
    SLICE_X44Y171.G3     net (fanout=10)       3.165   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X44Y171.Y      Tilo                  0.616   ftop/cp/wci_reqF_1_q_0<38>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_T1
    SLICE_X73Y153.G1     net (fanout=17)       2.497   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_T
    SLICE_X73Y153.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X73Y154.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X73Y154.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X73Y155.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X73Y155.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X73Y156.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X73Y156.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X74Y127.G3     net (fanout=8)        1.287   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X74Y127.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X75Y120.G2     net (fanout=7)        0.620   ftop/cp/cpRespF_ENQ
    SLICE_X75Y120.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X74Y130.G3     net (fanout=40)       1.795   ftop/cp/cpRespF/d0h
    SLICE_X74Y130.Y      Tilo                  0.616   ftop/cp/cpRespF/N68
                                                       ftop/cp/cpRespF/data0_reg_or0000<21>_SW0
    SLICE_X75Y130.SR     net (fanout=1)        0.965   ftop/cp/cpRespF/N52
    SLICE_X75Y130.CLK    Tsrck                 0.433   ftop/cp_server_response_get<21>
                                                       ftop/cp/cpRespF/data0_reg_21
    -------------------------------------------------  ---------------------------
    Total                                     18.248ns (6.449ns logic, 11.799ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.511ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_26 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.256ns (Levels of Logic = 11)
  Clock Path Skew:      -0.233ns (0.545 - 0.778)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_26 to ftop/cp/cpRespF/data0_reg_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y141.YQ     Tcko                  0.524   ftop/cp/cpReq<28>
                                                       ftop/cp/cpReq_26
    SLICE_X68Y142.G1     net (fanout=5)        0.491   ftop/cp/cpReq<26>
    SLICE_X68Y142.Y      Tilo                  0.616   ftop/cp/_theResult_____1__h19479<3>
                                                       ftop/cp/Msub_wn___1__h20268_xor<3>11
    SLICE_X67Y143.F2     net (fanout=2)        0.390   ftop/cp/wn___1__h20268<3>
    SLICE_X67Y143.X      Tilo                  0.562   ftop/cp/_theResult_____1__h19497<3>
                                                       ftop/cp/_theResult_____1__h19497<3>1
    SLICE_X67Y148.G3     net (fanout=8)        0.584   ftop/cp/_theResult_____1__h19497<3>
    SLICE_X67Y148.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00002
    SLICE_X44Y171.G3     net (fanout=10)       3.165   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X44Y171.Y      Tilo                  0.616   ftop/cp/wci_reqF_1_q_0<38>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_T1
    SLICE_X73Y153.G1     net (fanout=17)       2.497   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_T
    SLICE_X73Y153.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X73Y154.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X73Y154.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X73Y155.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X73Y155.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X73Y156.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X73Y156.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X74Y127.G3     net (fanout=8)        1.287   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X74Y127.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X75Y120.G2     net (fanout=7)        0.620   ftop/cp/cpRespF_ENQ
    SLICE_X75Y120.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X74Y130.F3     net (fanout=40)       1.794   ftop/cp/cpRespF/d0h
    SLICE_X74Y130.X      Tilo                  0.601   ftop/cp/cpRespF/N68
                                                       ftop/cp/cpRespF/data0_reg_or0000<14>_SW0
    SLICE_X74Y131.SR     net (fanout=1)        0.939   ftop/cp/cpRespF/N68
    SLICE_X74Y131.CLK    Tsrck                 0.433   ftop/cp_server_response_get<14>
                                                       ftop/cp/cpRespF/data0_reg_14
    -------------------------------------------------  ---------------------------
    Total                                     18.256ns (6.489ns logic, 11.767ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.521ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ftop/cp/cpReq_24 (FF)
  Destination:          ftop/cp/cpRespF/data0_reg_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      18.269ns (Levels of Logic = 10)
  Clock Path Skew:      -0.210ns (0.545 - 0.755)
  Source Clock:         ila0_clk rising at 0.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: ftop/cp/cpReq_24 to ftop/cp/cpRespF/data0_reg_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X65Y143.YQ     Tcko                  0.524   ftop/cp/cpReq<16>
                                                       ftop/cp/cpReq_24
    SLICE_X70Y151.G2     net (fanout=8)        1.377   ftop/cp/cpReq<24>
    SLICE_X70Y151.Y      Tilo                  0.616   ftop/cp/N657
                                                       ftop/cp/_theResult_____1__h19497<0>1
    SLICE_X67Y148.G4     net (fanout=6)        0.621   ftop/cp/_theResult_____1__h19497<0>
    SLICE_X67Y148.Y      Tilo                  0.561   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_F_F_F_F_T
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F_cmp_eq00002
    SLICE_X44Y171.G3     net (fanout=10)       3.165   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_F_T_F_cmp_eq0000
    SLICE_X44Y171.Y      Tilo                  0.616   ftop/cp/wci_reqF_1_q_0<38>
                                                       ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_T1
    SLICE_X73Y153.G1     net (fanout=17)       2.497   ftop/cp/WILL_FIRE_RL_cpDispatch_F_F_F_F_F_F_F_T_T_T
    SLICE_X73Y153.COUT   Topcyg                1.009   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_lut<1>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X73Y154.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<1>
    SLICE_X73Y154.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<2>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X73Y155.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<3>
    SLICE_X73Y155.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<4>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X73Y156.CIN    net (fanout=1)        0.000   ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<5>
    SLICE_X73Y156.COUT   Tbyp                  0.130   ftop/cp/WILL_FIRE_RL_completeWorkerRead
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<6>
                                                       ftop/cp/WILL_FIRE_RL_completeWorkerRead_wg_cy<7>
    SLICE_X74Y127.G3     net (fanout=8)        1.287   ftop/cp/WILL_FIRE_RL_completeWorkerRead
    SLICE_X74Y127.Y      Tilo                  0.616   ftop/cp/cpRespF/empty_reg_and0001
                                                       ftop/cp/cpRespF_ENQ1
    SLICE_X75Y120.G2     net (fanout=7)        0.620   ftop/cp/cpRespF_ENQ
    SLICE_X75Y120.Y      Tilo                  0.561   ftop/cp/cpRespF/N01
                                                       ftop/cp/cpRespF/d0h1
    SLICE_X74Y130.G3     net (fanout=40)       1.795   ftop/cp/cpRespF/d0h
    SLICE_X74Y130.Y      Tilo                  0.616   ftop/cp/cpRespF/N68
                                                       ftop/cp/cpRespF/data0_reg_or0000<21>_SW0
    SLICE_X75Y130.SR     net (fanout=1)        0.965   ftop/cp/cpRespF/N52
    SLICE_X75Y130.CLK    Tsrck                 0.433   ftop/cp_server_response_get<21>
                                                       ftop/cp/cpRespF/data0_reg_21
    -------------------------------------------------  ---------------------------
    Total                                     18.269ns (5.942ns logic, 12.327ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.391ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[87].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[87].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.531ns (Levels of Logic = 1)
  Clock Path Skew:      0.140ns (0.540 - 0.400)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[87].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[87].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y38.XQ      Tcko                  0.396   U_ila_pro_0/U0/iDATA<87>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[87].U_DQ
    SLICE_X38Y38.BX      net (fanout=1)        0.287   U_ila_pro_0/U0/iDATA<87>
    SLICE_X38Y38.CLK     Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<87>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[87].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.531ns (0.244ns logic, 0.287ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.447ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[86].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[86].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.587ns (Levels of Logic = 1)
  Clock Path Skew:      0.140ns (0.540 - 0.400)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[86].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[86].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y38.YQ      Tcko                  0.419   U_ila_pro_0/U0/iDATA<87>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[86].U_DQ
    SLICE_X38Y38.BY      net (fanout=1)        0.298   U_ila_pro_0/U0/iDATA<86>
    SLICE_X38Y38.CLK     Tdh         (-Th)     0.130   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<87>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[86].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.587ns (0.289ns logic, 0.298ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.460ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[199].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[199].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.531ns (Levels of Logic = 1)
  Clock Path Skew:      0.071ns (0.387 - 0.316)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[199].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[199].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y23.XQ      Tcko                  0.396   U_ila_pro_0/U0/iDATA<199>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[199].U_DQ
    SLICE_X38Y23.BX      net (fanout=1)        0.287   U_ila_pro_0/U0/iDATA<199>
    SLICE_X38Y23.CLK     Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<199>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[199].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.531ns (0.244ns logic, 0.287ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.463ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[157].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[157].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.541ns (Levels of Logic = 1)
  Clock Path Skew:      0.078ns (0.546 - 0.468)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[157].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[157].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y80.XQ      Tcko                  0.396   U_ila_pro_0/U0/iDATA<157>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[157].U_DQ
    SLICE_X40Y81.BX      net (fanout=1)        0.297   U_ila_pro_0/U0/iDATA<157>
    SLICE_X40Y81.CLK     Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<157>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[157].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.541ns (0.244ns logic, 0.297ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.463ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[129].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[129].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.541ns (Levels of Logic = 1)
  Clock Path Skew:      0.078ns (0.560 - 0.482)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[129].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[129].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y68.XQ      Tcko                  0.396   U_ila_pro_0/U0/iDATA<129>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[129].U_DQ
    SLICE_X42Y69.BX      net (fanout=1)        0.297   U_ila_pro_0/U0/iDATA<129>
    SLICE_X42Y69.CLK     Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<129>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[129].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.541ns (0.244ns logic, 0.297ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.469ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[173].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[173].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.531ns (Levels of Logic = 1)
  Clock Path Skew:      0.062ns (0.370 - 0.308)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[173].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[173].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y90.XQ      Tcko                  0.396   U_ila_pro_0/U0/iDATA<173>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[173].U_DQ
    SLICE_X34Y90.BX      net (fanout=1)        0.287   U_ila_pro_0/U0/iDATA<173>
    SLICE_X34Y90.CLK     Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<173>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[173].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.531ns (0.244ns logic, 0.287ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.472ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[51].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[51].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.549ns (Levels of Logic = 1)
  Clock Path Skew:      0.077ns (0.453 - 0.376)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[51].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[51].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y48.XQ      Tcko                  0.396   U_ila_pro_0/U0/iDATA<51>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[51].U_DQ
    SLICE_X38Y50.BX      net (fanout=1)        0.305   U_ila_pro_0/U0/iDATA<51>
    SLICE_X38Y50.CLK     Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<51>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[51].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.549ns (0.244ns logic, 0.305ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.474ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[115].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[115].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.541ns (Levels of Logic = 1)
  Clock Path Skew:      0.067ns (0.499 - 0.432)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[115].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[115].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y60.XQ      Tcko                  0.396   U_ila_pro_0/U0/iDATA<115>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[115].U_DQ
    SLICE_X42Y61.BX      net (fanout=1)        0.297   U_ila_pro_0/U0/iDATA<115>
    SLICE_X42Y61.CLK     Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<115>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[115].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.541ns (0.244ns logic, 0.297ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.478ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[103].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[103].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.562ns (Levels of Logic = 1)
  Clock Path Skew:      0.084ns (0.518 - 0.434)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[103].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[103].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y92.XQ      Tcko                  0.417   U_ila_pro_0/U0/iDATA<103>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[103].U_DQ
    SLICE_X40Y93.BX      net (fanout=1)        0.297   U_ila_pro_0/U0/iDATA<103>
    SLICE_X40Y93.CLK     Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<103>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[103].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.562ns (0.265ns logic, 0.297ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.488ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[123].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[123].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.562ns (Levels of Logic = 1)
  Clock Path Skew:      0.074ns (0.590 - 0.516)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[123].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[123].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y75.XQ      Tcko                  0.417   U_ila_pro_0/U0/iDATA<123>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[123].U_DQ
    SLICE_X40Y74.BX      net (fanout=1)        0.297   U_ila_pro_0/U0/iDATA<123>
    SLICE_X40Y74.CLK     Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<123>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[123].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.562ns (0.265ns logic, 0.297ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.501ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[89].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[89].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.552ns (Levels of Logic = 1)
  Clock Path Skew:      0.051ns (0.418 - 0.367)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[89].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[89].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y109.XQ     Tcko                  0.417   U_ila_pro_0/U0/iDATA<89>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[89].U_DQ
    SLICE_X38Y109.BX     net (fanout=1)        0.287   U_ila_pro_0/U0/iDATA<89>
    SLICE_X38Y109.CLK    Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<89>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[89].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.552ns (0.265ns logic, 0.287ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.510ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[193].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[193].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.531ns (Levels of Logic = 1)
  Clock Path Skew:      0.021ns (0.145 - 0.124)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[193].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[193].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y39.XQ      Tcko                  0.396   U_ila_pro_0/U0/iDATA<193>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[193].U_DQ
    SLICE_X38Y39.BX      net (fanout=1)        0.287   U_ila_pro_0/U0/iDATA<193>
    SLICE_X38Y39.CLK     Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<193>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[193].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.531ns (0.244ns logic, 0.287ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.511ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[107].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[107].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.531ns (Levels of Logic = 1)
  Clock Path Skew:      0.020ns (0.132 - 0.112)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[107].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[107].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y68.XQ      Tcko                  0.396   U_ila_pro_0/U0/iDATA<107>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[107].U_DQ
    SLICE_X36Y69.BX      net (fanout=1)        0.287   U_ila_pro_0/U0/iDATA<107>
    SLICE_X36Y69.CLK     Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<107>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[107].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.531ns (0.244ns logic, 0.287ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.513ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[149].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[149].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.531ns (Levels of Logic = 1)
  Clock Path Skew:      0.018ns (0.121 - 0.103)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[149].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[149].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y68.XQ      Tcko                  0.396   U_ila_pro_0/U0/iDATA<149>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[149].U_DQ
    SLICE_X34Y69.BX      net (fanout=1)        0.287   U_ila_pro_0/U0/iDATA<149>
    SLICE_X34Y69.CLK     Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<149>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[149].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.531ns (0.244ns logic, 0.287ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.513ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[171].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[171].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.531ns (Levels of Logic = 1)
  Clock Path Skew:      0.018ns (0.122 - 0.104)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[171].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[171].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y35.XQ      Tcko                  0.396   U_ila_pro_0/U0/iDATA<171>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[171].U_DQ
    SLICE_X38Y35.BX      net (fanout=1)        0.287   U_ila_pro_0/U0/iDATA<171>
    SLICE_X38Y35.CLK     Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<171>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[171].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.531ns (0.244ns logic, 0.287ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.513ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[93].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[93].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.531ns (Levels of Logic = 1)
  Clock Path Skew:      0.018ns (0.119 - 0.101)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[93].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[93].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y66.XQ      Tcko                  0.396   U_ila_pro_0/U0/iDATA<93>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[93].U_DQ
    SLICE_X36Y67.BX      net (fanout=1)        0.287   U_ila_pro_0/U0/iDATA<93>
    SLICE_X36Y67.CLK     Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<93>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[93].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.531ns (0.244ns logic, 0.287ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.516ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[65].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[65].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.562ns (Levels of Logic = 1)
  Clock Path Skew:      0.046ns (0.470 - 0.424)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[65].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[65].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y66.XQ      Tcko                  0.417   U_ila_pro_0/U0/iDATA<65>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[65].U_DQ
    SLICE_X34Y66.BX      net (fanout=1)        0.297   U_ila_pro_0/U0/iDATA<65>
    SLICE_X34Y66.CLK     Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<65>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[65].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.562ns (0.265ns logic, 0.297ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.516ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[198].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[198].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.587ns (Levels of Logic = 1)
  Clock Path Skew:      0.071ns (0.387 - 0.316)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[198].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[198].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y23.YQ      Tcko                  0.419   U_ila_pro_0/U0/iDATA<199>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[198].U_DQ
    SLICE_X38Y23.BY      net (fanout=1)        0.298   U_ila_pro_0/U0/iDATA<198>
    SLICE_X38Y23.CLK     Tdh         (-Th)     0.130   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<199>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[198].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.587ns (0.289ns logic, 0.298ns route)
                                                       (49.2% logic, 50.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.516ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[69].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[69].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.531ns (Levels of Logic = 1)
  Clock Path Skew:      0.015ns (0.101 - 0.086)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[69].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[69].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y75.XQ      Tcko                  0.396   U_ila_pro_0/U0/iDATA<69>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[69].U_DQ
    SLICE_X36Y75.BX      net (fanout=1)        0.287   U_ila_pro_0/U0/iDATA<69>
    SLICE_X36Y75.CLK     Tdh         (-Th)     0.152   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<69>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[69].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.531ns (0.244ns logic, 0.287ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.517ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_DQ.G_DW[50].U_DQ (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[50].I_SRLT_NE_0.DLY9/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.594ns (Levels of Logic = 1)
  Clock Path Skew:      0.077ns (0.453 - 0.376)
  Source Clock:         ila0_clk rising at 20.000ns
  Destination Clock:    ila0_clk rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U_ila_pro_0/U0/I_DQ.G_DW[50].U_DQ to U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[50].I_SRLT_NE_0.DLY9/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y48.YQ      Tcko                  0.419   U_ila_pro_0/U0/iDATA<51>
                                                       U_ila_pro_0/U0/I_DQ.G_DW[50].U_DQ
    SLICE_X38Y50.BY      net (fanout=1)        0.305   U_ila_pro_0/U0/iDATA<50>
    SLICE_X38Y50.CLK     Tdh         (-Th)     0.130   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA<51>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[50].I_SRLT_NE_0.DLY9/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.594ns (0.289ns logic, 0.305ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ftop_clkN210_clkdv_unbuf = PERIOD TIMEGRP "ftop_clkN210_clkdv_unbuf"
        TS_SYS0CLK * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC/sync/dSyncReg2/SR
  Logical resource: ftop/cp/timeServ_nowInCC/sync/dSyncReg2/SR
  Location pin: SLICE_X66Y206.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC/sync/dSyncReg2/SR
  Logical resource: ftop/cp/timeServ_nowInCC/sync/dSyncReg2/SR
  Location pin: SLICE_X66Y206.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC/sync/dSyncReg2/SR
  Logical resource: ftop/cp/timeServ_nowInCC/sync/dSyncReg1/SR
  Location pin: SLICE_X66Y206.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC/sync/dSyncReg2/SR
  Logical resource: ftop/cp/timeServ_nowInCC/sync/dSyncReg1/SR
  Location pin: SLICE_X66Y206.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<11>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_11/SR
  Location pin: SLICE_X70Y184.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<11>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_11/SR
  Location pin: SLICE_X70Y184.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<11>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_10/SR
  Location pin: SLICE_X70Y184.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<11>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_10/SR
  Location pin: SLICE_X70Y184.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<21>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_21/SR
  Location pin: SLICE_X68Y197.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<21>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_21/SR
  Location pin: SLICE_X68Y197.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<21>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_20/SR
  Location pin: SLICE_X68Y197.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<21>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_20/SR
  Location pin: SLICE_X68Y197.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<33>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_33/SR
  Location pin: SLICE_X72Y192.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<33>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_33/SR
  Location pin: SLICE_X72Y192.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<33>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_32/SR
  Location pin: SLICE_X72Y192.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<33>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_32/SR
  Location pin: SLICE_X72Y192.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<17>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_17/SR
  Location pin: SLICE_X68Y193.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<17>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_17/SR
  Location pin: SLICE_X68Y193.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<17>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_16/SR
  Location pin: SLICE_X68Y193.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------
Slack: 17.344ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.328ns (Trpw)
  Physical resource: ftop/cp/timeServ_nowInCC_dD_OUT<17>/SR
  Logical resource: ftop/cp/timeServ_nowInCC/dD_OUT_16/SR
  Location pin: SLICE_X68Y193.SR
  Clock network: ftop/sys1Rst
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYS0CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYS0CLK                     |     10.000ns|      4.800ns|      9.572ns|            0|            0|            2|       652260|
| TS_ftop_clkN210_clk0_unbuf    |     10.000ns|      7.276ns|          N/A|            0|            0|            1|            0|
| TS_ftop_clkN210_clkdv_unbuf   |     20.000ns|     19.145ns|          N/A|            0|            0|       652259|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    7.565|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |    7.944|         |    3.935|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   19.145|         |         |         |
sys0_clkp      |   19.145|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys0_clkn      |   19.145|         |         |         |
sys0_clkp      |   19.145|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 668434 paths, 0 nets, and 29652 connections

Design statistics:
   Minimum period:  19.145ns{1}   (Maximum frequency:  52.233MHz)
   Maximum path delay from/to any node:   1.198ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Sep  5 15:32:17 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 602 MB



