<root versionMajor = "1" versionMinor = "5">
  <kernel src_name="mac_logger" language="c" hwCtrl="ap_ctrl_chain" mem_layout="fpga64-xilinx-none">
    <args>
      <arg id="0" access_type="r" src_name="fifo" src_type="*" src_isptr="1" src_bitwidth="32" src_size_or_depth="5120">
        <hw hw_usage="data" hw_interface="MAXI" hw_name="mac_fifo" hw_bitwidth="32" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0"/>
          <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32"/>
        </hw>
        <hw hw_usage="address" hw_interface="S_AXILite" hw_name="axilites" hw_bitwidth="32" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16"/>
        </hw>
      </arg>
      <arg id="1" access_type="rw" src_name="log_ddr" src_type="unsigned int*" src_isptr="1" src_bitwidth="32" src_size_or_depth="102400">
        <hw hw_usage="data" hw_interface="MAXI" hw_name="ps" hw_bitwidth="32" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="64" max_widen_bitwidth="64"/>
          <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32"/>
        </hw>
        <hw hw_usage="address" hw_interface="S_AXILite" hw_name="axilites" hw_bitwidth="32" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28"/>
        </hw>
      </arg>
      <arg id="2" access_type="rw" src_name="tap_ddr" src_type="unsigned int*" src_isptr="1" src_bitwidth="32" src_size_or_depth="102400">
        <hw hw_usage="data" hw_interface="MAXI" hw_name="ps" hw_bitwidth="32" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="64" max_widen_bitwidth="64"/>
          <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32"/>
        </hw>
        <hw hw_usage="address" hw_interface="S_AXILite" hw_name="axilites" hw_bitwidth="32" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="336"/>
        </hw>
      </arg>
      <arg id="3" access_type="" src_name="status" src_type="unsigned int*" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="axilites" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="1" offset="40"/>
        </hw>
      </arg>
      <arg id="4" access_type="" src_name="writeStatus" src_type="unsigned short*" src_isptr="1" src_bitwidth="16" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="axilites" hw_bitwidth="16" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="1" offset="48"/>
        </hw>
      </arg>
      <arg id="5" access_type="r" src_name="timestamp" src_type="long long int" src_isptr="0" src_bitwidth="64" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="Register" hw_name="timestamp" hw_bitwidth="64" hw_size_or_depth="1" hw_kernel_support="false">
          <constraint constraint_type="pragma interface" mode="ap_none" register_option="0"/>
        </hw>
      </arg>
      <arg id="6" access_type="r" src_name="logger_vlan_enable_mask" src_type="unsigned int*" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="axilites" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="56"/>
        </hw>
      </arg>
      <arg id="7" access_type="w" src_name="vlan100_received" src_type="unsigned int*" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="axilites" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="1" offset="64"/>
        </hw>
      </arg>
      <arg id="8" access_type="w" src_name="vlan101_received" src_type="unsigned int*" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="axilites" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="1" offset="72"/>
        </hw>
      </arg>
      <arg id="9" access_type="w" src_name="vlan102_received" src_type="unsigned int*" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="axilites" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="1" offset="80"/>
        </hw>
      </arg>
      <arg id="10" access_type="w" src_name="vlan103_received" src_type="unsigned int*" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="axilites" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="1" offset="88"/>
        </hw>
      </arg>
      <arg id="11" access_type="w" src_name="vlan104_received" src_type="unsigned int*" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="axilites" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="1" offset="96"/>
        </hw>
      </arg>
      <arg id="12" access_type="w" src_name="vlan105_received" src_type="unsigned int*" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="axilites" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="1" offset="104"/>
        </hw>
      </arg>
      <arg id="13" access_type="w" src_name="vlan106_received" src_type="unsigned int*" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="axilites" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="1" offset="112"/>
        </hw>
      </arg>
      <arg id="14" access_type="w" src_name="vlan107_received" src_type="unsigned int*" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="axilites" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="1" offset="120"/>
        </hw>
      </arg>
      <arg id="15" access_type="w" src_name="vlan108_received" src_type="unsigned int*" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="axilites" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="1" offset="128"/>
        </hw>
      </arg>
      <arg id="16" access_type="w" src_name="vlan109_received" src_type="unsigned int*" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="axilites" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="1" offset="136"/>
        </hw>
      </arg>
      <arg id="17" access_type="w" src_name="droped" src_type="unsigned int*" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="axilites" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="1" offset="144"/>
        </hw>
      </arg>
      <arg id="18" access_type="r" src_name="multicast_recv_enable" src_type="unsigned int*" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="axilites" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="152"/>
        </hw>
      </arg>
      <arg id="19" access_type="r" src_name="unicast_filter_enable" src_type="unsigned int*" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="axilites" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="160"/>
        </hw>
      </arg>
      <arg id="20" access_type="r" src_name="unicast_vlan100_macaddr_lsb" src_type="unsigned int*" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="axilites" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="168"/>
        </hw>
      </arg>
      <arg id="21" access_type="r" src_name="unicast_vlan100_macaddr_msb" src_type="unsigned int*" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="axilites" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="176"/>
        </hw>
      </arg>
      <arg id="22" access_type="r" src_name="unicast_vlan101_macaddr_lsb" src_type="unsigned int*" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="axilites" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="184"/>
        </hw>
      </arg>
      <arg id="23" access_type="r" src_name="unicast_vlan101_macaddr_msb" src_type="unsigned int*" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="axilites" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="192"/>
        </hw>
      </arg>
      <arg id="24" access_type="r" src_name="unicast_vlan102_macaddr_lsb" src_type="unsigned int*" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="axilites" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="200"/>
        </hw>
      </arg>
      <arg id="25" access_type="r" src_name="unicast_vlan102_macaddr_msb" src_type="unsigned int*" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="axilites" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="208"/>
        </hw>
      </arg>
      <arg id="26" access_type="r" src_name="unicast_vlan103_macaddr_lsb" src_type="unsigned int*" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="axilites" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="216"/>
        </hw>
      </arg>
      <arg id="27" access_type="r" src_name="unicast_vlan103_macaddr_msb" src_type="unsigned int*" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="axilites" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="224"/>
        </hw>
      </arg>
      <arg id="28" access_type="r" src_name="unicast_vlan104_macaddr_lsb" src_type="unsigned int*" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="axilites" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="232"/>
        </hw>
      </arg>
      <arg id="29" access_type="r" src_name="unicast_vlan104_macaddr_msb" src_type="unsigned int*" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="axilites" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="240"/>
        </hw>
      </arg>
      <arg id="30" access_type="r" src_name="unicast_vlan105_macaddr_lsb" src_type="unsigned int*" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="axilites" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="248"/>
        </hw>
      </arg>
      <arg id="31" access_type="r" src_name="unicast_vlan105_macaddr_msb" src_type="unsigned int*" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="axilites" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="256"/>
        </hw>
      </arg>
      <arg id="32" access_type="r" src_name="unicast_vlan106_macaddr_lsb" src_type="unsigned int*" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="axilites" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="264"/>
        </hw>
      </arg>
      <arg id="33" access_type="r" src_name="unicast_vlan106_macaddr_msb" src_type="unsigned int*" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="axilites" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="272"/>
        </hw>
      </arg>
      <arg id="34" access_type="r" src_name="unicast_vlan107_macaddr_lsb" src_type="unsigned int*" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="axilites" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="280"/>
        </hw>
      </arg>
      <arg id="35" access_type="r" src_name="unicast_vlan107_macaddr_msb" src_type="unsigned int*" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="axilites" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="288"/>
        </hw>
      </arg>
      <arg id="36" access_type="r" src_name="unicast_vlan108_macaddr_lsb" src_type="unsigned int*" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="axilites" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="296"/>
        </hw>
      </arg>
      <arg id="37" access_type="r" src_name="unicast_vlan108_macaddr_msb" src_type="unsigned int*" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="axilites" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="304"/>
        </hw>
      </arg>
      <arg id="38" access_type="r" src_name="unicast_vlan109_macaddr_lsb" src_type="unsigned int*" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="axilites" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="312"/>
        </hw>
      </arg>
      <arg id="39" access_type="r" src_name="unicast_vlan109_macaddr_msb" src_type="unsigned int*" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="axilites" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="320"/>
        </hw>
      </arg>
      <arg id="40" access_type="r" src_name="log_all_mask" src_type="unsigned int*" src_isptr="1" src_bitwidth="32" src_size_or_depth="1">
        <hw hw_usage="data" hw_interface="S_AXILite" hw_name="axilites" hw_bitwidth="32" hw_size_or_depth="1" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="328"/>
        </hw>
      </arg>
      <arg id="41" access_type="r" src_name="fifo_axi_full" src_type="*" src_isptr="1" src_bitwidth="32" src_size_or_depth="1028">
        <hw hw_usage="data" hw_interface="MAXI" hw_name="fifo_axi_full" hw_bitwidth="32" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0"/>
          <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32"/>
        </hw>
        <hw hw_usage="address" hw_interface="S_AXILite" hw_name="axilites" hw_bitwidth="32" hw_size_or_depth="0" hw_kernel_support="true">
          <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="352"/>
        </hw>
      </arg>
    </args>
    <return src_type="void" src_bitwidth="0" offset="0x0">
      <hw hw_usage="data" hw_interface="" hw_name="" hw_bitwidth="0" hw_kernel_support="true"/>
    </return>
  </kernel>
</root>
