-- Copyright (C) 2016  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Intel and sold by Intel or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.


-- Generated by Quartus Prime Version 16.1 (Build Build 196 10/24/2016)
-- Created on Thu Mar 19 22:25:45 2020

COMPONENT p1
	PORT
	(
		P0		:	 IN STD_LOGIC;
		P1		:	 IN STD_LOGIC;
		P2		:	 IN STD_LOGIC;
		P3		:	 IN STD_LOGIC;
		P4		:	 IN STD_LOGIC;
		P5		:	 IN STD_LOGIC;
		P6		:	 IN STD_LOGIC;
		P7		:	 IN STD_LOGIC;
		MR		:	 IN STD_LOGIC;
		clock		:	 IN STD_LOGIC;
		PSN		:	 IN STD_LOGIC;
		LRN		:	 IN STD_LOGIC;
		SERIAL		:	 IN STD_LOGIC;
		Q0		:	 OUT STD_LOGIC;
		Q1		:	 OUT STD_LOGIC;
		Q2		:	 OUT STD_LOGIC;
		Q3		:	 OUT STD_LOGIC;
		Q4		:	 OUT STD_LOGIC;
		Q5		:	 OUT STD_LOGIC;
		Q6		:	 OUT STD_LOGIC;
		Q7		:	 OUT STD_LOGIC
	);
END COMPONENT;