# BCM7405 / Pinout

## Overview

<table class="pingraph">
	<tr>
		<th></th>
		<th>1</th>
		<th>2</th>
		<th>3</th>
		<th>4</th>
		<th>5</th>
		<th>6</th>
		<th>7</th>
		<th>8</th>
		<th>9</th>
		<th>10</th>
		<th>11</th>
		<th>12</th>
		<th>13</th>
		<th>14</th>
		<th>15</th>
		<th>16</th>
		<th>17</th>
		<th>18</th>
		<th>19</th>
		<th>20</th>
		<th>21</th>
		<th>22</th>
		<th>23</th>
		<th>24</th>
		<th>25</th>
		<th>26</th>
		<th>27</th>
		<th>28</th>
		<th>29</th>
		<th>30</th>
		<th>31</th>
		<th>32</th>
		<th>33</th>
		<th>34</th>
	</tr>
	<tr>
		<th>A</th>
		<td class="inout">DDR3_DQS1b</td>
		<td class="inout">DDR3_DQS1</td>
		<td class="inout">DDR3_DQS0</td>
		<td class="inout">DDR3_DQ12</td>
		<td></td>
		<td>DDR_VREF1</td>
		<td>DAA_C2A</td>
		<td></td>
		<td>USB0_PWRON</td>
		<td>USB1_PWRFLT</td>
		<td></td>
		<td>USB1_DP</td>
		<td>USB0_DP</td>
		<td></td>
		<td>EPHY_TDN</td>
		<td class="inout">GPIO_000</td>
		<td></td>
		<td>HDMI_1_P</td>
		<td>HDMI_0_P</td>
		<td></td>
		<td class="out">AUD0_RIGHT_n</td>
		<td class="out">AUD0_LEFT_p</td>
		<td></td>
		<td class="out">VDAC0_0</td>
		<td class="out">VDAC1_1</td>
		<td></td>
		<td class="out">RFMOUT_N</td>
		<td>RFM_EXT_R_NEG</td>
		<td></td>
		<td class="in">UHF_IN_N</td>
		<td class="in">UHF_IN_P</td>
		<td class="out">UHF_IFI</td>
		<td>EJTAG_CE1</td>
		<td>EJTAG_TMS</td>
	</tr>
	<tr>
		<th>B</th>
		<td class="inout">DDR3_DQ13</td>
		<td class="inout">DDR3_DQ15</td>
		<td class="inout">DDR3_DQS0b</td>
		<td class="inout">DDR3_DQ06</td>
		<td class="inout">DDR3_DQ04</td>
		<td class="gnd">DVSS</td>
		<td>DAA_C1A</td>
		<td>USB2_PWRFLT</td>
		<td>USB1_PWRON</td>
		<td>USB2_DN</td>
		<td>USB2_DP</td>
		<td>USB1_DN</td>
		<td>USB0_DN</td>
		<td>EPHY_RDN</td>
		<td>EPHY_TDP</td>
		<td class="inout">SGPIO_02</td>
		<td>HDMI_2_P</td>
		<td>HDMI_1_N</td>
		<td>HDMI_0_N</td>
		<td>HDMI_CLK_N</td>
		<td class="out">AUD0_RIGHT_p</td>
		<td class="out">AUD0_LEFT_n</td>
		<td class="out">VDAC0_2</td>
		<td class="out">VDAC0_1</td>
		<td class="out">VDAC1_2</td>
		<td class="out">VDAC1_0</td>
		<td class="out">RFMOUT_P</td>
		<td>RFM_EXT_R_POS</td>
		<td>RFM_PLLCAP</td>
		<td class="gnd">UHF_AVSS_0</td>
		<td>UHF_AVDD12</td>
		<td class="out">UHF_IFO</td>
		<td>EJTAG_TCK</td>
		<td>EJTAG_TDI</td>
	</tr>
	<tr>
		<th>C</th>
		<td class="power">DDRV</td>
		<td class="inout">DDR3_DQ07</td>
		<td class="out">DDR3_DM0</td>
		<td class="inout">DDR3_DQ14</td>
		<td class="inout">DDR3_DQ09</td>
		<td>DDR_BVDD1</td>
		<td>DAA_AOUT</td>
		<td>USB2_PWRON</td>
		<td class="gnd">DVSS</td>
		<td>USB0_PWRFLT</td>
		<td>USB_AVDD25_0</td>
		<td>USB_PLLVDD12</td>
		<td>USB_AVDD33_1</td>
		<td>EPHY_RDP</td>
		<td>EPHY_AVDD12_0</td>
		<td class="inout">GPIO_001</td>
		<td>HDMI_2_N</td>
		<td>HDMI_AVDD12</td>
		<td>HDMI_PLL_VDD12</td>
		<td>HDMI_CLK_P</td>
		<td class="out">AUD0_SPDIF</td>
		<td>AUD0_VSSO_1</td>
		<td>VDAC_AVDD25_1</td>
		<td>VDAC_AVDD12</td>
		<td>VDAC1_RBIAS</td>
		<td>VDAC0_AVDD33</td>
		<td>RFM_AVDD2P5_0</td>
		<td>RFM_AVDD2P5_1</td>
		<td>UHF_LNA_GND</td>
		<td class="gnd">UHF_AVSS_1</td>
		<td>UHF_AVDD33</td>
		<td>EJTAG_TDO</td>
		<td>EJTAG_TRSTb</td>
		<td>EJTAG_CE0</td>
	</tr>
	<tr>
		<th>D</th>
		<td class="gnd">DVSS</td>
		<td class="inout">DDR3_DQ05</td>
		<td class="inout">DDR3_DQ02</td>
		<td class="inout">DDR3_DQ03</td>
		<td class="out">DDR3_DM1</td>
		<td class="gnd">DVSS</td>
		<td>DDR_BVSS1</td>
		<td class="inout">GPIO_110</td>
		<td class="inout">GPIO_112</td>
		<td>USB_AVDD12_0</td>
		<td>USB_AVDD12_1</td>
		<td>USB_RREF</td>
		<td>USB_AVDD33_0</td>
		<td>EPHY_PLLVDD12</td>
		<td>EPHY_AVDD12_1</td>
		<td>EPHY_BIAS_VDD25</td>
		<td class="inout">SGPIO_03</td>
		<td>HDMI_AVDD33</td>
		<td>HDMI_AVDD25</td>
		<td>HDMI_CEC</td>
		<td>AUD0_VDDO25_0</td>
		<td>AUD0_VDDO25_1</td>
		<td>VDAC_AVDD25_0</td>
		<td>VDAC0_VREG</td>
		<td>VDAC1_VREG</td>
		<td>VDAC1_AVDD33</td>
		<td>RFM_AVDD1P2</td>
		<td class="gnd">RFM_AVSS_1</td>
		<td class="gnd">UHF_AVSS_2</td>
		<td>UHF_PLL_GND</td>
		<td>UHF_AVDD25</td>
		<td>CLK54_XVDD25_0</td>
		<td>CLK54_XVDD25_1</td>
		<td>XTAL_VDD12</td>
	</tr>
	<tr>
		<th>E</th>
		<td class="out">DDR3_CLK</td>
		<td class="out">DDR3_CLKb</td>
		<td class="inout">DDR3_DQ08</td>
		<td class="inout">DDR3_DQ10</td>
		<td class="inout">DDR3_DQ11</td>
		<td>DDR_EXT_CLK</td>
		<td>DDR_PLL_TEST</td>
		<td class="inout">GPIO_109</td>
		<td class="inout">GPIO_111</td>
		<td class="gnd">USB_AVSS_2</td>
		<td class="gnd">USB_AVSS_1</td>
		<td class="gnd">USB_AVSS_0</td>
		<td>EPHY_VREF</td>
		<td>EPHY_RDAC</td>
		<td class="gnd">EPHY_AVSS_0</td>
		<td>EPHY_PLLVSS</td>
		<td class="gnd">HDMI_AVSS_0</td>
		<td>HDMI_CEC_TERM</td>
		<td>HDMI_BIAS_RES</td>
		<td>HDMI_HTPLG</td>
		<td>AUD0_VSSO_2</td>
		<td>AUD0_VSSO_0</td>
		<td>VDAC0_RBIAS</td>
		<td class="gnd">VDAC_AVSS_1</td>
		<td class="gnd">VDAC_AVSS_2</td>
		<td class="gnd">VDAC_AVSS_0</td>
		<td class="gnd">RFM_AVSS_2</td>
		<td class="gnd">RFM_AVSS_0</td>
		<td class="gnd">UHF_AVSS_3</td>
		<td class="gnd">UHF_AVSS_4</td>
		<td class="gnd">DVSS</td>
		<td>CLK54_XTALP</td>
		<td>CLK54_XTALN</td>
		<td></td>
	</tr>
	<tr>
		<th>F</th>
		<td></td>
		<td class="out">DDR23_WEb</td>
		<td class="out">DDR23_ODT</td>
		<td class="inout">DDR3_DQ00</td>
		<td class="inout">DDR3_DQ01</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">USB_AVSS</td>
		<td class="gnd">USB_AVSS</td>
		<td>USB_MONCDR</td>
		<td>USB_MONPLL</td>
		<td class="gnd">EPHY_AVSS</td>
		<td class="gnd">EPHY_AVSS</td>
		<td class="gnd">EPHY_AVSS</td>
		<td class="gnd">HDMI_AVSS</td>
		<td class="gnd">HDMI_AVSS</td>
		<td class="gnd">HDMI_AVSS</td>
		<td class="gnd">AUD_AVSS</td>
		<td class="gnd">AUD_AVSS</td>
		<td class="gnd">VDAC_AVSS</td>
		<td class="gnd">VDAC_AVSS</td>
		<td class="gnd">VDAC_AVSS</td>
		<td class="gnd">VDAC_AVSS</td>
		<td>BYP_CPU_CLK</td>
		<td>BYP_DSP_CLK</td>
		<td>BYP_SYS9_CLK</td>
		<td>UHF_RXTEST</td>
		<td class="gnd">CLK54_XVSS_1</td>
		<td class="gnd">CLK54_XVSS_0</td>
		<td>PLL_AVDD12_0</td>
		<td>SATA_RXDP1</td>
		<td>SATA_RXDN1</td>
	</tr>
	<tr>
		<th>G</th>
		<td class="gnd">DVSS</td>
		<td class="out">DDR23_BA0</td>
		<td class="out">DDR23_RASb</td>
		<td class="out">DDR23_CASb</td>
		<td class="out">DDR23_CKE</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="power">DDRV</td>
		<td class="power">VDDP</td>
		<td class="power">VDDO</td>
		<td class="gnd">USB_AVSS</td>
		<td class="gnd">USB_AVSS</td>
		<td class="gnd">USB_AVSS</td>
		<td class="gnd">EPHY_AVSS</td>
		<td class="gnd">EPHY_AVSS</td>
		<td class="gnd">EPHY_AVSS</td>
		<td class="gnd">HDMI_AVSS</td>
		<td class="gnd">HDMI_AVSS</td>
		<td class="gnd">HDMI_AVSS</td>
		<td class="gnd">AUD_AVSS</td>
		<td class="gnd">AUD_AVSS</td>
		<td class="gnd">VDAC_AVSS</td>
		<td class="gnd">VDAC_AVSS</td>
		<td class="gnd">VDAC_AVSS</td>
		<td>RFM_PLL_TEST</td>
		<td>BYP_RFM_PLLO</td>
		<td>BYP_AVD_CLK</td>
		<td>OBSRV_PLL</td>
		<td class="gnd">UHF_AVSS</td>
		<td class="gnd">CLK54_XVSS_2</td>
		<td>PLL_AVDD12_1</td>
		<td class="gnd">SATA_AVSS_0</td>
		<td>SATA_TXDP1</td>
		<td>SATA_TXDN1</td>
	</tr>
	<tr>
		<th>H</th>
		<td class="power">DDRV</td>
		<td class="out">DDR23_A01</td>
		<td class="out">DDR23_A13</td>
		<td class="out">DDR23_BA1</td>
		<td class="out">DDR23_BA2</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td></td>
		<td></td>
		<td></td>
		<td></td>
		<td></td>
		<td></td>
		<td></td>
		<td></td>
		<td></td>
		<td></td>
		<td></td>
		<td></td>
		<td></td>
		<td></td>
		<td></td>
		<td></td>
		<td></td>
		<td></td>
		<td></td>
		<td></td>
		<td class="gnd">UHF_AVSS</td>
		<td>MON_3OT</td>
		<td class="gnd">PLL_AVSS_0</td>
		<td>SATA_AVDD12_0</td>
		<td>SATA_RXDP2</td>
		<td>SATA_RXDN2</td>
		<td></td>
	</tr>
	<tr>
		<th>J</th>
		<td></td>
		<td class="out">DDR3_A05</td>
		<td class="out">DDR23_A03</td>
		<td class="out">DDR23_A02</td>
		<td class="out">DDR23_A00</td>
		<td class="power">DDRV</td>
		<td class="power">DDRV</td>
		<td></td>
		<td></td>
		<td></td>
		<td></td>
		<td></td>
		<td></td>
		<td></td>
		<td></td>
		<td></td>
		<td></td>
		<td></td>
		<td></td>
		<td></td>
		<td></td>
		<td></td>
		<td></td>
		<td></td>
		<td></td>
		<td></td>
		<td></td>
		<td class="gnd">CLK54_XVSS</td>
		<td>VCXO_OBSRV</td>
		<td>SATA_AVDD12_1</td>
		<td>SATA_PLLVDD12</td>
		<td>SATA_TXDN2</td>
		<td>SATA_TXDP2</td>
		<td>BSC_S_SCL</td>
	</tr>
	<tr>
		<th>K</th>
		<td class="out">DDR23_A12</td>
		<td class="out">DDR23_A09</td>
		<td class="out">DDR23_A07</td>
		<td class="out">DDR3_A06</td>
		<td class="out">DDR3_A04</td>
		<td class="power">DDRV</td>
		<td class="power">DDRV</td>
		<td></td>
		<td></td>
		<td class="power">VDDC</td>
		<td class="power">VDDC</td>
		<td class="power">VDDC</td>
		<td class="gnd">USB_AVSS</td>
		<td class="gnd">USB_AVSS</td>
		<td class="gnd">EPHY_AVSS</td>
		<td class="gnd">EPHY_AVSS</td>
		<td class="gnd">HDMI_AVSS</td>
		<td class="gnd">HDMI_AVSS</td>
		<td class="gnd">AUD_AVSS</td>
		<td class="gnd">AUD_AVSS</td>
		<td class="gnd">VDAC_AVSS</td>
		<td class="gnd">VDAC_AVSS</td>
		<td class="gnd">RFM_AVSS</td>
		<td class="power">VDDP</td>
		<td class="gnd">UHF_AVSS</td>
		<td></td>
		<td></td>
		<td class="gnd">PLL_AVSS</td>
		<td class="gnd">SATA_AVSS</td>
		<td>SATA_REFCLKN</td>
		<td>SATA_REFCLKP</td>
		<td>BSC_S_SDA</td>
		<td class="inout">GPIO_028</td>
		<td class="inout">GPIO_027</td>
	</tr>
	<tr>
		<th>L</th>
		<td class="out">DDR2_A05</td>
		<td class="out">DDR2_A04</td>
		<td class="out">DDR23_A11</td>
		<td class="out">DDR23_A10</td>
		<td class="out">DDR23_A08</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td></td>
		<td></td>
		<td class="power">VDDC</td>
		<td class="power">VDDC</td>
		<td class="power">VDDC</td>
		<td class="gnd">USB_AVSS</td>
		<td class="gnd">USB_AVSS</td>
		<td class="gnd">EPHY_AVSS</td>
		<td class="gnd">EPHY_AVSS</td>
		<td class="gnd">HDMI_AVSS</td>
		<td class="gnd">HDMI_AVSS</td>
		<td class="gnd">AUD_AVSS</td>
		<td class="gnd">AUD_AVSS</td>
		<td class="gnd">VDAC_AVSS</td>
		<td class="gnd">VDAC_AVSS</td>
		<td class="gnd">RFM_AVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">UHF_AVSS</td>
		<td></td>
		<td></td>
		<td class="gnd">SATA_AVSS</td>
		<td>SATA_PLLTESTN</td>
		<td class="inout">GPIO_026</td>
		<td class="inout">GPIO_025</td>
		<td class="inout">GPIO_033</td>
		<td class="inout">GPIO_034</td>
		<td></td>
	</tr>
	<tr>
		<th>M</th>
		<td></td>
		<td class="out">DDR2_A06</td>
		<td class="inout">DDR2_DQ00</td>
		<td class="out">DDR2_CLK</td>
		<td class="out">DDR2_CLKb</td>
		<td class="gnd">DVSS</td>
		<td class="power">VDDP</td>
		<td></td>
		<td></td>
		<td class="power">VDDC</td>
		<td class="power">VDDC</td>
		<td class="power">VDDC</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">USB_AVSS</td>
		<td class="gnd">USB_AVSS</td>
		<td class="gnd">EPHY_AVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">HDMI_AVSS</td>
		<td class="gnd">AUD_AVSS</td>
		<td class="gnd">VDAC_AVSS</td>
		<td class="gnd">VDAC_AVSS</td>
		<td class="gnd">VDAC_AVSS</td>
		<td class="gnd">RFM_AVSS</td>
		<td class="gnd">UHF_AVSS</td>
		<td class="gnd">UHF_AVSS</td>
		<td></td>
		<td></td>
		<td>SATA_PLLTESTP</td>
		<td class="gnd">SATA_AVSS</td>
		<td class="inout">GPIO_039</td>
		<td class="inout">GPIO_029</td>
		<td class="inout">GPIO_035</td>
		<td class="inout">GPIO_036</td>
		<td class="inout">GPIO_037</td>
	</tr>
	<tr>
		<th>N</th>
		<td class="gnd">DVSS</td>
		<td class="inout">DDR2_DQ08</td>
		<td class="inout">DDR2_DQ10</td>
		<td class="inout">DDR2_DQ07</td>
		<td class="inout">DDR2_DQ05</td>
		<td class="power">DDRV</td>
		<td class="power">DDRV</td>
		<td></td>
		<td></td>
		<td class="power">VDDC</td>
		<td class="power">VDDC</td>
		<td class="power">VDDC</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">USB_AVSS</td>
		<td class="gnd">USB_AVSS</td>
		<td class="gnd">EPHY_AVSS</td>
		<td class="gnd">HDMI_AVSS</td>
		<td class="gnd">AUD_AVSS</td>
		<td class="gnd">VDAC_AVSS</td>
		<td class="gnd">VDAC_AVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">UHF_AVSS</td>
		<td class="gnd">UHF_AVSS</td>
		<td class="gnd">CLK54_XVSS</td>
		<td></td>
		<td></td>
		<td class="gnd">SATA_AVSS</td>
		<td class="gnd">DVSS</td>
		<td class="inout">GPIO_030</td>
		<td class="inout">GPIO_031</td>
		<td class="inout">GPIO_048</td>
		<td class="inout">GPIO_046</td>
		<td class="inout">GPIO_047</td>
	</tr>
	<tr>
		<th>P</th>
		<td class="power">DDRV</td>
		<td class="inout">DDR2_DQ02</td>
		<td class="inout">DDR2_DQ03</td>
		<td class="inout">DDR2_DQ15</td>
		<td class="inout">DDR2_DQ13</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td></td>
		<td></td>
		<td class="power">VDDC</td>
		<td class="power">VDDC</td>
		<td class="power">VDDC</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">UHF_AVSS</td>
		<td class="gnd">CLK54_XVSS</td>
		<td class="gnd">PLL_AVSS</td>
		<td></td>
		<td></td>
		<td class="power">VDDO</td>
		<td class="power">VDDO</td>
		<td class="inout">GPIO_032</td>
		<td class="inout">GPIO_038</td>
		<td class="inout">GPIO_045</td>
		<td class="inout">GPIO_044</td>
		<td></td>
	</tr>
	<tr>
		<th>R</th>
		<td></td>
		<td class="out">DDR2_DM0</td>
		<td class="inout">DDR2_DQ11</td>
		<td class="inout">DDR2_DQS1</td>
		<td class="inout">DDR2_DQS1b</td>
		<td class="power">DDRV</td>
		<td class="power">DDRV</td>
		<td></td>
		<td></td>
		<td class="power">VDDC</td>
		<td class="power">VDDC</td>
		<td class="power">VDDC</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">CLK54_XVSS</td>
		<td class="gnd">SATA_AVSS</td>
		<td class="gnd">SATA_AVSS</td>
		<td></td>
		<td></td>
		<td class="power">VDDP</td>
		<td class="gnd">DVSS</td>
		<td class="rsvd">RSV_1</td>
		<td class="inout">GPIO_049</td>
		<td class="inout">GPIO_043</td>
		<td class="inout">GPIO_042</td>
		<td class="gnd">DVSS</td>
	</tr>
	<tr>
		<th>T</th>
		<td class="inout">DDR2_DQ12</td>
		<td class="out">DDR2_DM1</td>
		<td class="inout">DDR2_DQ09</td>
		<td class="inout">DDR2_DQS0</td>
		<td class="inout">DDR2_DQS0b</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td></td>
		<td></td>
		<td class="power">VDDC</td>
		<td class="power">VDDC</td>
		<td class="power">VDDC</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">SATA_AVSS</td>
		<td class="gnd">SATA_AVSS</td>
		<td class="gnd">SATA_AVSS</td>
		<td></td>
		<td></td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="rsvd">RSV_2</td>
		<td class="inout">GPIO_050</td>
		<td class="inout">GPIO_040</td>
		<td class="inout">GPIO_041</td>
		<td class="power">VDDO</td>
	</tr>
	<tr>
		<th>U</th>
		<td class="inout">DDR2_DQ04</td>
		<td class="inout">DDR2_DQ01</td>
		<td class="inout">DDR1_DQ04</td>
		<td class="inout">DDR2_DQ06</td>
		<td class="inout">DDR2_DQ14</td>
		<td class="power">DDRV</td>
		<td class="power">DDRV</td>
		<td></td>
		<td></td>
		<td class="power">VDDC</td>
		<td class="power">VDDC</td>
		<td class="power">VDDC</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">SATA_AVSS</td>
		<td class="power">VDDC</td>
		<td class="power">VDDC</td>
		<td></td>
		<td></td>
		<td class="power">VDDO</td>
		<td class="power">VDDO</td>
		<td class="inout">SGPIO_00</td>
		<td class="inout">GPIO_021</td>
		<td class="inout">GPIO_023</td>
		<td class="inout">GPIO_022</td>
		<td></td>
	</tr>
	<tr>
		<th>V</th>
		<td></td>
		<td class="inout">DDR1_DQ06</td>
		<td class="inout">DDR1_DQ12</td>
		<td class="inout">DDR1_DQ09</td>
		<td class="inout">DDR1_DQ01</td>
		<td class="power">DDRV</td>
		<td class="power">DDRV</td>
		<td></td>
		<td></td>
		<td class="power">VDDC</td>
		<td class="power">VDDC</td>
		<td class="power">VDDC</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="power">VDDC</td>
		<td class="power">VDDC</td>
		<td class="power">VDDC</td>
		<td></td>
		<td></td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="inout">GPIO_012</td>
		<td class="inout">SGPIO_01</td>
		<td class="inout">GPIO_020</td>
		<td class="inout">SGPIO_04</td>
		<td class="inout">SGPIO_05</td>
	</tr>
	<tr>
		<th>W</th>
		<td class="gnd">DVSS</td>
		<td class="inout">DDR1_DQ14</td>
		<td class="inout">DDR1_DQS0</td>
		<td class="inout">DDR1_DQ11</td>
		<td class="out">DDR1_DM1</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td></td>
		<td></td>
		<td class="power">VDDC</td>
		<td class="power">VDDC</td>
		<td class="power">VDDC</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="power">VDDC</td>
		<td class="power">VDDC</td>
		<td class="power">VDDC</td>
		<td></td>
		<td></td>
		<td class="power">VDDO</td>
		<td class="power">VDDO</td>
		<td class="inout">GPIO_010</td>
		<td class="inout">GPIO_018</td>
		<td class="inout">GPIO_011</td>
		<td class="inout">GPIO_014</td>
		<td class="inout">GPIO_013</td>
	</tr>
	<tr>
		<th>Y</th>
		<td class="power">DDRV</td>
		<td class="inout">DDR1_DQS0b</td>
		<td class="inout">DDR1_DQS1</td>
		<td class="inout">DDR1_DQ03</td>
		<td class="out">DDR1_DM0</td>
		<td class="power">DDRV</td>
		<td class="power">DDRV</td>
		<td></td>
		<td></td>
		<td class="power">VDDC</td>
		<td class="power">VDDC</td>
		<td class="power">VDDC</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="power">VDDC</td>
		<td class="power">VDDC</td>
		<td class="power">VDDC</td>
		<td></td>
		<td></td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="inout">GPIO_008</td>
		<td class="inout">GPIO_017</td>
		<td class="inout">GPIO_016</td>
		<td class="inout">GPIO_007</td>
		<td></td>
	</tr>
	<tr>
		<th>AA</th>
		<td></td>
		<td class="inout">DDR1_DQS1b</td>
		<td class="inout">DDR1_DQ15</td>
		<td class="inout">DDR1_DQ10</td>
		<td class="inout">DDR1_DQ02</td>
		<td class="gnd">DVSS</td>
		<td class="power">VDDP</td>
		<td></td>
		<td></td>
		<td class="power">VDDC</td>
		<td class="power">VDDC</td>
		<td class="power">VDDC</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="power">VDDC</td>
		<td class="power">VDDC</td>
		<td class="power">VDDC</td>
		<td></td>
		<td></td>
		<td class="power">VDDO</td>
		<td class="power">VDDO</td>
		<td class="inout">GPIO_019</td>
		<td class="inout">GPIO_015</td>
		<td class="inout">GPIO_006</td>
		<td class="inout">GPIO_005</td>
		<td class="inout">GPIO_004</td>
	</tr>
	<tr>
		<th>AB</th>
		<td class="inout">DDR1_DQ07</td>
		<td class="inout">DDR1_DQ13</td>
		<td class="inout">DDR1_DQ05</td>
		<td class="inout">DDR1_DQ00</td>
		<td class="inout">DDR1_DQ08</td>
		<td class="power">DDRV</td>
		<td class="power">DDRV</td>
		<td></td>
		<td></td>
		<td class="power">VDDC</td>
		<td class="power">VDDC</td>
		<td class="power">VDDC</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="power">VDDC</td>
		<td class="power">VDDC</td>
		<td class="power">VDDC</td>
		<td></td>
		<td></td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="inout">GPIO_060</td>
		<td class="inout">GPIO_059</td>
		<td class="inout">GPIO_003</td>
		<td class="inout">GPIO_009</td>
		<td class="inout">GPIO_002</td>
	</tr>
	<tr>
		<th>AC</th>
		<td class="out">DDR1_CLK</td>
		<td class="out">DDR1_CLKb</td>
		<td class="out">DDR01_ODT</td>
		<td class="out">DDR01_CASb</td>
		<td class="out">DDR01_CKE</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td></td>
		<td></td>
		<td class="power">VDDC</td>
		<td class="power">VDDC</td>
		<td class="power">VDDC</td>
		<td class="power">VDDC</td>
		<td class="power">VDDC</td>
		<td class="power">VDDC</td>
		<td class="power">VDDC</td>
		<td class="power">VDDC</td>
		<td class="power">VDDC</td>
		<td class="power">VDDC</td>
		<td class="power">VDDC</td>
		<td class="power">VDDC</td>
		<td class="power">VDDC</td>
		<td class="power">VDDC</td>
		<td class="power">VDDC</td>
		<td class="power">VDDC</td>
		<td></td>
		<td></td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="inout">GPIO_062</td>
		<td class="inout">GPIO_061</td>
		<td class="inout">GPIO_055</td>
		<td class="inout">GPIO_056</td>
		<td></td>
	</tr>
	<tr>
		<th>AD</th>
		<td></td>
		<td class="out">DDR01_WEb</td>
		<td class="out">DDR01_RASb</td>
		<td class="out">DDR01_BA1</td>
		<td class="out">DDR01_BA2</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td></td>
		<td></td>
		<td class="power">VDDC</td>
		<td class="power">VDDC</td>
		<td class="power">VDDC</td>
		<td class="power">VDDC</td>
		<td class="power">VDDC</td>
		<td class="power">VDDC</td>
		<td class="power">VDDC</td>
		<td class="power">VDDC</td>
		<td class="power">VDDC</td>
		<td class="power">VDDC</td>
		<td class="power">VDDC</td>
		<td class="power">VDDC</td>
		<td class="power">VDDC</td>
		<td class="power">VDDC</td>
		<td class="power">VDDC</td>
		<td class="power">VDDC</td>
		<td></td>
		<td></td>
		<td class="power">VDDP</td>
		<td class="power">VDDO</td>
		<td class="inout">GPIO_051</td>
		<td class="inout">GPIO_024</td>
		<td class="inout">GPIO_057</td>
		<td class="inout">GPIO_058</td>
		<td class="gnd">DVSS</td>
	</tr>
	<tr>
		<th>AE</th>
		<td class="gnd">DVSS</td>
		<td class="out">DDR01_BA0</td>
		<td class="out">DDR01_A13</td>
		<td class="out">DDR01_A02</td>
		<td class="out">DDR01_A00</td>
		<td class="power">DDRV</td>
		<td class="power">DDRV</td>
		<td></td>
		<td></td>
		<td class="power">VDDC</td>
		<td class="power">VDDC</td>
		<td class="power">VDDC</td>
		<td class="power">VDDC</td>
		<td class="power">VDDC</td>
		<td class="power">VDDC</td>
		<td class="power">VDDC</td>
		<td class="power">VDDC</td>
		<td class="power">VDDC</td>
		<td class="power">VDDC</td>
		<td class="power">VDDC</td>
		<td class="power">VDDC</td>
		<td class="power">VDDC</td>
		<td class="power">VDDC</td>
		<td class="power">VDDC</td>
		<td class="power">VDDC</td>
		<td></td>
		<td></td>
		<td class="power">VDDO</td>
		<td class="power">VDDO</td>
		<td class="inout">GPIO_071</td>
		<td class="inout">GPIO_053</td>
		<td class="inout">GPIO_069</td>
		<td class="inout">GPIO_075</td>
		<td class="power">VDDO</td>
	</tr>
	<tr>
		<th>AF</th>
		<td class="power">DDRV</td>
		<td class="out">DDR01_A01</td>
		<td class="out">DDR01_A03</td>
		<td class="out">DDR1_A06</td>
		<td class="out">DDR1_A04</td>
		<td class="power">DDRV</td>
		<td class="power">DDRV</td>
		<td></td>
		<td></td>
		<td></td>
		<td></td>
		<td></td>
		<td></td>
		<td></td>
		<td></td>
		<td></td>
		<td></td>
		<td></td>
		<td></td>
		<td></td>
		<td></td>
		<td></td>
		<td></td>
		<td></td>
		<td></td>
		<td></td>
		<td></td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="inout">GPIO_065</td>
		<td class="inout">GPIO_077</td>
		<td class="inout">GPIO_063</td>
		<td class="inout">GPIO_052</td>
		<td></td>
	</tr>
	<tr>
		<th>AG</th>
		<td></td>
		<td class="out">DDR1_A05</td>
		<td class="out">DDR01_A07</td>
		<td class="out">DDR01_A10</td>
		<td class="out">DDR01_A08</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td></td>
		<td></td>
		<td></td>
		<td></td>
		<td></td>
		<td></td>
		<td></td>
		<td></td>
		<td></td>
		<td></td>
		<td></td>
		<td></td>
		<td></td>
		<td></td>
		<td></td>
		<td></td>
		<td></td>
		<td></td>
		<td></td>
		<td></td>
		<td class="power">VDDO</td>
		<td class="power">VDDO</td>
		<td class="rsvd">RSV_3</td>
		<td class="inout">GPIO_054</td>
		<td class="inout">GPIO_070</td>
		<td class="inout">GPIO_076</td>
		<td class="inout">GPIO_064</td>
	</tr>
	<tr>
		<th>AH</th>
		<td class="out">DDR01_A12</td>
		<td class="out">DDR01_A09</td>
		<td class="out">DDR01_A11</td>
		<td class="out">DDR0_CLK</td>
		<td class="out">DDR0_CLKb</td>
		<td class="gnd">DVSS</td>
		<td class="power">DDRV</td>
		<td class="power">DDRV</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="power">VDDO</td>
		<td class="gnd">DVSS</td>
		<td class="power">VDDP</td>
		<td class="gnd">DVSS</td>
		<td class="power">VDDO</td>
		<td class="gnd">DVSS</td>
		<td class="power">VDDO</td>
		<td class="gnd">DVSS</td>
		<td class="power">VDDO</td>
		<td class="power">VDDP</td>
		<td class="power">VDDO</td>
		<td class="gnd">DVSS</td>
		<td class="power">VDDO</td>
		<td class="gnd">DVSS</td>
		<td class="power">VDDO</td>
		<td class="gnd">DVSS</td>
		<td class="power">VDDO</td>
		<td class="inout">GPIO_074</td>
		<td class="inout">GPIO_073</td>
		<td class="inout">GPIO_072</td>
		<td class="inout">GPIO_066</td>
		<td class="inout">GPIO_078</td>
	</tr>
	<tr>
		<th>AJ</th>
		<td class="out">DDR0_A05</td>
		<td class="out">DDR0_A04</td>
		<td class="out">DDR0_A06</td>
		<td class="inout">DDR0_DQ07</td>
		<td class="inout">DDR0_DQ05</td>
		<td class="power">DDRV</td>
		<td class="power">DDRV</td>
		<td class="power">DDRV</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="power">VDDO</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="power">VDDO</td>
		<td class="power">VDDO</td>
		<td class="gnd">DVSS</td>
		<td class="power">VDDO</td>
		<td class="gnd">DVSS</td>
		<td class="power">VDDO</td>
		<td class="gnd">DVSS</td>
		<td class="power">VDDO</td>
		<td class="gnd">DVSS</td>
		<td class="power">VDDO</td>
		<td class="gnd">DVSS</td>
		<td class="power">VDDO</td>
		<td class="gnd">DVSS</td>
		<td class="gnd">DVSS</td>
		<td class="inout">GPIO_068</td>
		<td class="inout">GPIO_080</td>
		<td class="inout">GPIO_079</td>
		<td class="inout">GPIO_067</td>
		<td></td>
	</tr>
	<tr>
		<th>AK</th>
		<td></td>
		<td class="inout">DDR0_DQ00</td>
		<td class="inout">DDR0_DQ08</td>
		<td class="inout">DDR0_DQ15</td>
		<td class="inout">DDR0_DQ13</td>
		<td>DDR_BVSS0</td>
		<td class="inout">GPIO_101</td>
		<td class="inout">GPIO_099</td>
		<td class="inout">GPIO_096</td>
		<td class="inout">GPIO_089</td>
		<td class="inout">GPIO_087</td>
		<td class="inout">GPIO_094</td>
		<td class="inout">GPIO_081</td>
		<td class="out">VCXO27A</td>
		<td>EBI_WE1b</td>
		<td>EBI_NAND_RBb</td>
		<td>EBI_TSIZE1b</td>
		<td>EBI_ADDR26</td>
		<td class="inout">PCI_AD07</td>
		<td class="inout">PCI_CBE00</td>
		<td class="inout">PCI_AD10</td>
		<td class="inout">PCI_AD11</td>
		<td class="in">PCI_SERRb</td>
		<td class="inout">PCI_IRDYb</td>
		<td class="inout">PCI_AD22</td>
		<td class="inout">PCI_CBE03</td>
		<td class="inout">PCI_AD25</td>
		<td class="out">PCI_GNT2b</td>
		<td class="in">PCI_REQ0b</td>
		<td class="out">RMX_SYNC1</td>
		<td class="out">RMX_CLK1</td>
		<td class="out">VO_656_7</td>
		<td class="out">VO_656_CLK</td>
		<td class="out">RESET_OUTb</td>
	</tr>
	<tr>
		<th>AL</th>
		<td class="gnd">DVSS</td>
		<td class="inout">DDR0_DQ10</td>
		<td class="inout">DDR0_DQ02</td>
		<td class="inout">DDR0_DQS1</td>
		<td class="inout">DDR0_DQS1b</td>
		<td>DDR_BVDD0</td>
		<td class="inout">GPIO_100</td>
		<td class="inout">GPIO_098</td>
		<td class="inout">GPIO_095</td>
		<td class="inout">GPIO_088</td>
		<td class="inout">GPIO_086</td>
		<td class="inout">GPIO_092</td>
		<td class="out">CLK27_OUT</td>
		<td class="in">IR_IN0</td>
		<td class="out">IR_OUT</td>
		<td>EBI_ADDR25</td>
		<td>EBI_TSIZE0b</td>
		<td>EBI_ADDR27</td>
		<td class="inout">PCI_AD08</td>
		<td class="inout">PCI_AD09</td>
		<td class="inout">PCI_AD12</td>
		<td class="inout">PCI_AD13</td>
		<td class="inout">PCI_TRDYb</td>
		<td class="inout">PCI_FRAMEb</td>
		<td class="inout">PCI_AD23</td>
		<td class="inout">PCI_AD24</td>
		<td class="inout">PCI_AD26</td>
		<td class="in">PCI_CLK_IN</td>
		<td class="out">PCI_GNT0b</td>
		<td class="out">PCI_GNT1b</td>
		<td class="out">RMX_DATA1</td>
		<td class="out">VO_656_4</td>
		<td class="out">VO_656_5</td>
		<td class="out">VO_656_6</td>
	</tr>
	<tr>
		<th>AM</th>
		<td class="power">DDRV</td>
		<td class="inout">DDR0_DQ03</td>
		<td class="inout">DDR0_DQ11</td>
		<td class="inout">DDR0_DQS0</td>
		<td class="inout">DDR0_DQS0b</td>
		<td>DDR_NCOMP</td>
		<td class="inout">GPIO_097</td>
		<td class="inout">GPIO_105</td>
		<td class="inout">GPIO_103</td>
		<td class="inout">GPIO_106</td>
		<td class="inout">GPIO_090</td>
		<td class="inout">SGPIO_06</td>
		<td class="in">NMIb</td>
		<td class="inout">GPIO_083</td>
		<td class="in">PCI_REQ3b</td>
		<td>EBI_CS0b</td>
		<td>EBI_CS1b</td>
		<td>EBI_TSb</td>
		<td class="inout">PCI_AD01</td>
		<td class="inout">PCI_AD03</td>
		<td class="inout">PCI_AD04</td>
		<td class="inout">PCI_AD14</td>
		<td class="inout">PCI_CBE01</td>
		<td class="in">PCI_PERRb</td>
		<td class="inout">PCI_CBE02</td>
		<td class="inout">PCI_AD18</td>
		<td class="inout">PCI_AD21</td>
		<td class="inout">PCI_AD28</td>
		<td class="inout">PCI_AD30</td>
		<td class="in">PCI_REQ1b</td>
		<td class="in">PCI_INT_A0</td>
		<td class="out">RMX_SYNC0</td>
		<td class="out">VO_656_2</td>
		<td class="out">VO_656_3</td>
	</tr>
	<tr>
		<th>AN</th>
		<td class="out">DDR0_DM0</td>
		<td class="inout">DDR0_DQ09</td>
		<td class="inout">DDR0_DQ01</td>
		<td class="inout">DDR0_DQ06</td>
		<td>DDR_PCOMP</td>
		<td>DDR_RCOMP</td>
		<td class="gnd">DVSS</td>
		<td class="inout">GPIO_102</td>
		<td class="inout">GPIO_104</td>
		<td class="inout">GPIO_108</td>
		<td class="inout">GPIO_091</td>
		<td class="inout">SGPIO_07</td>
		<td class="in">FP_4SEC_RESETb</td>
		<td class="inout">GPIO_082</td>
		<td class="out">PCI_GNT3b</td>
		<td>EBI_RWb</td>
		<td>EBI_RDb</td>
		<td>EBI_DSb</td>
		<td>EBI_ADDR24</td>
		<td class="inout">PCI_AD02</td>
		<td class="inout">PCI_AD05</td>
		<td class="inout">PCI_AD06</td>
		<td class="inout">PCI_AD15</td>
		<td class="inout">PCI_PAR</td>
		<td class="inout">PCI_STOPb</td>
		<td class="inout">PCI_AD17</td>
		<td class="inout">PCI_AD19</td>
		<td class="inout">PCI_AD20</td>
		<td class="inout">PCI_AD31</td>
		<td class="out">PCI_RSTb</td>
		<td class="in">PCI_INT_A2</td>
		<td class="out">RMX_DATA0</td>
		<td class="out">VO_656_0</td>
		<td class="out">VO_656_1</td>
	</tr>
	<tr>
		<th>AP</th>
		<td class="out">DDR0_DM1</td>
		<td class="inout">DDR0_DQ14</td>
		<td class="inout">DDR0_DQ12</td>
		<td class="inout">DDR0_DQ04</td>
		<td>DDR_VREF0</td>
		<td></td>
		<td class="power">VDDO</td>
		<td class="inout">GPIO_084</td>
		<td></td>
		<td class="inout">GPIO_107</td>
		<td class="inout">GPIO_092</td>
		<td></td>
		<td class="in">RESETb</td>
		<td class="inout">GPIO_085</td>
		<td></td>
		<td>EBI_TA2b</td>
		<td>EBI_WE0b</td>
		<td></td>
		<td class="in">PCI_REQ2b</td>
		<td class="inout">PCI_AD00</td>
		<td></td>
		<td class="power">VDDO</td>
		<td class="gnd">DVSS</td>
		<td></td>
		<td class="inout">PCI_DEVSELb</td>
		<td class="inout">PCI_AD16</td>
		<td></td>
		<td class="inout">PCI_AD27</td>
		<td class="inout">PCI_AD29</td>
		<td></td>
		<td class="in">PCI_INT_A1</td>
		<td class="out">RMX_CLK0</td>
		<td class="power">VDDO</td>
		<td class="gnd">DVSS</td>
	</tr>
</table>

## GPIO

<table class="pinlist">
	<tr>
		<td class="inout">A16</td>
		<td class="inout">GPIO_000 / ENET_ACTIVITY / ENET_LINK / Ext. IRQb_13</td>
	</tr>
	<tr>
		<td class="inout">C16</td>
		<td class="inout">GPIO_001 / ENET_LINK / ENET_ACTIVITY / Ext. IRQb_14</td>
	</tr>
	<tr>
		<td class="inout">AB34</td>
		<td class="inout">GPIO_002 / MII_RX_CLK / Ext. IRQb_0 / EXT_GFX_09</td>
	</tr>
	<tr>
		<td class="inout">AB32</td>
		<td class="inout">GPIO_003 / MII_RX_EN / UART_RXD_0 / EXT_GFX_10 / Ext. IRQb_5</td>
	</tr>
	<tr>
		<td class="inout">AA34</td>
		<td class="inout">GPIO_004 / MII_RXD_00 / UART_TXD_0 / EXT_GFX_11 / Ext. IRQb_6</td>
	</tr>
	<tr>
		<td class="inout">AA33</td>
		<td class="inout">GPIO_005 / MII_RXD_01 / UART_CTS_0 / EXT_GFX_12 / Ext. IRQb_7 / VEC_HSYNC_0</td>
	</tr>
	<tr>
		<td class="inout">AA32</td>
		<td class="inout">GPIO_006 / MII_RXD_02 / UART_RTS_0 / EXT_GFX_13 / Ext. IRQb_8 / VEC_HSYNC_1</td>
	</tr>
	<tr>
		<td class="inout">Y33</td>
		<td class="inout">GPIO_007 / MII_RXD_03 / UART_RXD_1 / EXT_GFX_14 / Ext. IRQb_9</td>
	</tr>
	<tr>
		<td class="inout">Y30</td>
		<td class="inout">GPIO_008 / MII_RX_ER / UART_TXD_1 / EXT_GFX_15 / Ext. IRQb_10</td>
	</tr>
	<tr>
		<td class="inout">AB33</td>
		<td class="inout">GPIO_009 / MII_TX_CLK / UART_CTS_1 / EXT_GFX_16 / Ext. IRQb_1 / VEC_VSYNC_0</td>
	</tr>
	<tr>
		<td class="inout">W30</td>
		<td class="inout">GPIO_010 / MII_TX_EN / UART_RTS_1 / EXT_GFX_17 / Ext. IRQb_2 / VEC_VSYNC_1</td>
	</tr>
	<tr>
		<td class="inout">W32</td>
		<td class="inout">GPIO_011 / MII_TXD_00 / UART_RXD_2 / EXT_GFX_18 / Ext. IRQb_11</td>
	</tr>
	<tr>
		<td class="inout">V30</td>
		<td class="inout">GPIO_012 / MII_TXD_01 / UART_TXD_2 / EXT_GFX_19 / Ext. IRQb_12</td>
	</tr>
	<tr>
		<td class="inout">W34</td>
		<td class="inout">GPIO_013 / MII_TXD_02 / UART_CTS_2 / EXT_GFX_20 / TTX0_REQ / Ext. IRQb_3</td>
	</tr>
	<tr>
		<td class="inout">W33</td>
		<td class="inout">GPIO_014 / MII_TXD_03 / UART_RTS_2 / EXT_GFX_21 / TTX0_DATA / Ext. IRQb_4</td>
	</tr>
	<tr>
		<td class="inout">AA31</td>
		<td class="inout">GPIO_015 / MII_TX_ER / Ext. IRQb_5 / EXT_GFX_22 / RMX_PAUSE0</td>
	</tr>
	<tr>
		<td class="inout">Y32</td>
		<td class="inout">GPIO_016 / MII_MDIO / Ext. IRQb_6 / EXT_GFX_23 / RMX_PAUSE1</td>
	</tr>
	<tr>
		<td class="inout">Y31</td>
		<td class="inout">GPIO_017 / MII_COL / Ext. IRQb_7 / EXT_GFX_VSYNC / AUD_FS_CLK0</td>
	</tr>
	<tr>
		<td class="inout">W31</td>
		<td class="inout">GPIO_018 / MII_MDC / Ext. IRQb_8 / EXT_GFX_25 / AUD_FS_CLK1</td>
	</tr>
	<tr>
		<td class="inout">AA30</td>
		<td class="inout">GPIO_019 / MII_CRS / Ext. IRQb_9 / EXT_GFX_26 / SC_CLK_OUT</td>
	</tr>
	<tr>
		<td class="inout">V32</td>
		<td class="inout">GPIO_020 / PWM_0 / Ext. IRQb_13 / SPI_S_SS0b / VEC_VSYNC_0 / SPI_M_SS1b</td>
	</tr>
	<tr>
		<td class="inout">U31</td>
		<td class="inout">GPIO_021 / PWM_1 / Ext. IRQb_14 / SPI_S_MISO / VEC_VSYNC_1 / SC_CLK_OUT</td>
	</tr>
	<tr>
		<td class="inout">U33</td>
		<td class="inout">GPIO_022 / IR_INT / Ext. IRQb_11 / UART_RXD_0 / TTX0_REQ / VEC_VSYNC_0</td>
	</tr>
	<tr>
		<td class="inout">U32</td>
		<td class="inout">GPIO_023 / IR_IN1 / Ext. IRQb_12 / UART_TXD_0 / TTX0_DATA / VEC_VSYNC_1</td>
	</tr>
	<tr>
		<td class="inout">AD31</td>
		<td class="inout">GPIO_024 / VI_656_CLK / Ext. IRQb_10</td>
	</tr>
	<tr>
		<td class="inout">L31</td>
		<td class="inout">GPIO_025 / CHIP2POD_SCLK / SPI_M_SCK / EBI_ADDR_01</td>
	</tr>
	<tr>
		<td class="inout">L30</td>
		<td class="inout">GPIO_026 / POD2CHIP_SDI / SPI_M_MOSI</td>
	</tr>
	<tr>
		<td class="inout">K34</td>
		<td class="inout">GPIO_027 / CHIP2POD_SDO / SPI_M_MISO / EBI_ADDR_00</td>
	</tr>
	<tr>
		<td class="inout">K33</td>
		<td class="inout">GPIO_028 / CHIP2POD_SCTL / SPI_M_SS0b / EBI_ADDR_02</td>
	</tr>
	<tr>
		<td class="inout">M31</td>
		<td class="inout">GPIO_029 / POD2CHIP_MISTRT / PPKT_SYNC / PKT_CLK2</td>
	</tr>
	<tr>
		<td class="inout">N30</td>
		<td class="inout">GPIO_030 / POD2CHIP_MIVAL / PPKT_VALID / PKT_CLK3</td>
	</tr>
	<tr>
		<td class="inout">N31</td>
		<td class="inout">GPIO_031 / POD2CHIP_MDI0 / PPKT_DATA0 / PKT_CLK4</td>
	</tr>
	<tr>
		<td class="inout">P30</td>
		<td class="inout">GPIO_032 / POD2CHIP_MDI1 / PPKT_DATA1 / PKT_DATA2</td>
	</tr>
	<tr>
		<td class="inout">L32</td>
		<td class="inout">GPIO_033 / POD2CHIP_MDI2 / PPKT_DATA2 / PKT_DATA3</td>
	</tr>
	<tr>
		<td class="inout">L33</td>
		<td class="inout">GPIO_034 / POD2CHIP_MDI3 / PPKT_DATA3 / PKT_DATA4</td>
	</tr>
	<tr>
		<td class="inout">M32</td>
		<td class="inout">GPIO_035 / POD2CHIP_MDI4 / PPKT_DATA4 / PKT_SYNC2</td>
	</tr>
	<tr>
		<td class="inout">M33</td>
		<td class="inout">GPIO_036 / POD2CHIP_MDI5 / PPKT_DATA5 / PKT_SYNC3</td>
	</tr>
	<tr>
		<td class="inout">M34</td>
		<td class="inout">GPIO_037 / POD2CHIP_MDI6 / PPKT_DATA6 / PKT_SYNC4</td>
	</tr>
	<tr>
		<td class="inout">P31</td>
		<td class="inout">GPIO_038 / POD2CHIP_MDI7 / PPKT_DATA7 / UART_RXD_2</td>
	</tr>
	<tr>
		<td class="inout">M30</td>
		<td class="inout">GPIO_039 / POD2CHIP_MICLK / PPKT_CLK / UART_TXD_2 / EBI_ADDR_13</td>
	</tr>
	<tr>
		<td class="inout">T32</td>
		<td class="inout">GPIO_040 / CHIP2POD_MOVAL / RMXP_VALID / EBI_ADDR_16</td>
	</tr>
	<tr>
		<td class="inout">T33</td>
		<td class="inout">GPIO_041 / CHIP2POD_MOSTRT / RMXP_SYNC / EBI_ADDR_17</td>
	</tr>
	<tr>
		<td class="inout">R33</td>
		<td class="inout">GPIO_042 / CHIP2POD_MDO0 / RMXP_DATA0 / EBI_ADDR_18</td>
	</tr>
	<tr>
		<td class="inout">R32</td>
		<td class="inout">GPIO_043 / CHIP2POD_MDO1 / RMXP_DATA1 / EBI_ADDR_19 / NDS_SC_AUX_0</td>
	</tr>
	<tr>
		<td class="inout">P33</td>
		<td class="inout">GPIO_044 / CHIP2POD_MDO2 / RMXP_DATA2 / EBI_ADDR_20 / NDS_SC_AUX_1</td>
	</tr>
	<tr>
		<td class="inout">P32</td>
		<td class="inout">GPIO_045 / CHIP2POD_MDO3 / RMXP_DATA3 / EBI_ADDR_21 / NDS_SC_VPP</td>
	</tr>
	<tr>
		<td class="inout">N33</td>
		<td class="inout">GPIO_046 / CHIP2POD_MDO4 / RMXP_DATA4 / EBI_ADDR_22 / SC_IO_1 / CODEC_SDI</td>
	</tr>
	<tr>
		<td class="inout">N34</td>
		<td class="inout">GPIO_047 / CHIP2POD_MDO5 / RMXP_DATA5 / EBI_ADDR_23 / SC_CLK_1 / CODEC_SCLK</td>
	</tr>
	<tr>
		<td class="inout">N32</td>
		<td class="inout">GPIO_048 / CHIP2POD_MDO6 / RMXP_DATA6 / EBI_ADDR_24 / SC_RST_1 / CODEC_FSYNCb</td>
	</tr>
	<tr>
		<td class="inout">R31</td>
		<td class="inout">GPIO_049 / CHIP2POD_MDO7 / RMXP_DATA7 / EBI_ADDR_25 / SC_PRES_1 / CODEC_SDO</td>
	</tr>
	<tr>
		<td class="inout">T31</td>
		<td class="inout">GPIO_050 / CHIP2POD_MOCLK / RMXP_CLK / EBI_ADDR_12 / SC_VCC_1 / CODEC_MCLK</td>
	</tr>
	<tr>
		<td class="inout">AD30</td>
		<td class="inout">GPIO_051 / PKT_ERROR0 / UART_RXD_2 / Ext. IRQb_0 / VI_656_CLK</td>
	</tr>
	<tr>
		<td class="inout">AF33</td>
		<td class="inout">GPIO_052 / PKT_ERROR1 / UART_TXD_2 / Ext. IRQb_1 / EXT_GFX_EN</td>
	</tr>
	<tr>
		<td class="inout">AE31</td>
		<td class="inout">GPIO_053 / PKT_ERROR2 / UART_CTS_2 / Ext. IRQb_2 / POD2CHIP_MCLKI / EBI_ADDR_14</td>
	</tr>
	<tr>
		<td class="inout">AG31</td>
		<td class="inout">GPIO_054 / PKT_ERROR3 / UART_RTS_2 / Ext. IRQb_3 / CHIP2POD_MCLKO / EBI_ADDR_15</td>
	</tr>
	<tr>
		<td class="inout">AC32</td>
		<td class="inout">GPIO_055 / PKT_ERROR4 / VI_656_0 / UART_RXD_0</td>
	</tr>
	<tr>
		<td class="inout">AC33</td>
		<td class="inout">GPIO_056 / PKT_ERROR5 / VI_656_1 / UART_TXD_0 / I2S_LR1_OUT / I2S_LR0_IN</td>
	</tr>
	<tr>
		<td class="inout">AD32</td>
		<td class="inout">GPIO_057 / PKT_VALID0 / VI_656_2 / UART_CTS_0 / Ext. IRQb_5 / TTX0_REQ</td>
	</tr>
	<tr>
		<td class="inout">AD33</td>
		<td class="inout">GPIO_058 / PKT_VALID1 / VI_656_3 / UART_RTS_0 / Ext. IRQb_6 / TTX0_DATA</td>
	</tr>
	<tr>
		<td class="inout">AB31</td>
		<td class="inout">GPIO_059 / PKT_VALID2 / VI_656_4 / UART_CTS_1 / Ext. IRQb_7 / VEC_VSYNC_0</td>
	</tr>
	<tr>
		<td class="inout">AB30</td>
		<td class="inout">GPIO_060 / PKT_VALID3 / VI_656_5 / UART_RTS_1 / Ext. IRQb_8 / VEC_VSYNC_1</td>
	</tr>
	<tr>
		<td class="inout">AC31</td>
		<td class="inout">GPIO_061 / PKT_VALID4 / VI_656_6 / UART_RXD_1 / I2S_CLK1_OUT / I2S_CLK0_IN</td>
	</tr>
	<tr>
		<td class="inout">AC30</td>
		<td class="inout">GPIO_062 / PKT_VALID5 / VI_656_7 / UART_TXD_1 / I2S_DATA1_OUT / I2S_DATA0_IN</td>
	</tr>
	<tr>
		<td class="inout">AF32</td>
		<td class="inout">GPIO_063 / PKT_CLK0</td>
	</tr>
	<tr>
		<td class="inout">AG34</td>
		<td class="inout">GPIO_064 / PKT_CLK1</td>
	</tr>
	<tr>
		<td class="inout">AF30</td>
		<td class="inout">GPIO_065 / PKT_CLK2 / EXT_GFX_27</td>
	</tr>
	<tr>
		<td class="inout">AH33</td>
		<td class="inout">GPIO_066 / PKT_CLK3 / EXT_GFX_28</td>
	</tr>
	<tr>
		<td class="inout">AJ33</td>
		<td class="inout">GPIO_067 / PKT_CLK4 / EXT_GFX_29 / VI_656_0 / UART_RXD_2</td>
	</tr>
	<tr>
		<td class="inout">AJ30</td>
		<td class="inout">GPIO_068 / PKT_CLK5 / I2S_CLK0_IN / VI_656_1 / UART_TXD_2 / I2S_CLK0_OUT</td>
	</tr>
	<tr>
		<td class="inout">AE32</td>
		<td class="inout">GPIO_069 / PKT_DATA0</td>
	</tr>
	<tr>
		<td class="inout">AG32</td>
		<td class="inout">GPIO_070 / PKT_DATA1</td>
	</tr>
	<tr>
		<td class="inout">AE30</td>
		<td class="inout">GPIO_071 / PKT_DATA2 / EXT_GFX_30</td>
	</tr>
	<tr>
		<td class="inout">AH32</td>
		<td class="inout">GPIO_072 / PKT_DATA3 / EXT_GFX_31</td>
	</tr>
	<tr>
		<td class="inout">AH31</td>
		<td class="inout">GPIO_073 / PKT_DATA4 / EXT_GFX_IN_CLK / VI_656_2 / UART_CTS_2</td>
	</tr>
	<tr>
		<td class="inout">AH30</td>
		<td class="inout">GPIO_074 / PKT_DATA5 / I2S_DATA0_IN / VI_656_3 / UART_RTS_2 / I2S_DATA0_OUT</td>
	</tr>
	<tr>
		<td class="inout">AE33</td>
		<td class="inout">GPIO_075 / PKT_SYNC0</td>
	</tr>
	<tr>
		<td class="inout">AG33</td>
		<td class="inout">GPIO_076 / PKT_SYNC1</td>
	</tr>
	<tr>
		<td class="inout">AF31</td>
		<td class="inout">GPIO_077 / PKT_SYNC2 / EXT_GFX_24</td>
	</tr>
	<tr>
		<td class="inout">AH34</td>
		<td class="inout">GPIO_078 / PKT_SYNC3 / EXT_GFX_HSYNC</td>
	</tr>
	<tr>
		<td class="inout">AJ32</td>
		<td class="inout">GPIO_079 / PKT_SYNC4 / EXT_GFX_OUT_CLK / VI_656_4 / UART_RXD_0</td>
	</tr>
	<tr>
		<td class="inout">AJ31</td>
		<td class="inout">GPIO_080 / PKT_SYNC5 / I2S_LR0_IN / VI_656_5 / UART_TXD_0 / I2S_LR0_OUT</td>
	</tr>
	<tr>
		<td class="inout">AK13</td>
		<td class="inout">GPIO_081 / SC_IO_1 / NDS_SC_IO / Ext. IRQb_0</td>
	</tr>
	<tr>
		<td class="inout">AN14</td>
		<td class="inout">GPIO_082 / SC_CLK_1 / NDS_SC_CLK / Ext. IRQb_1 / UART_RXD_1</td>
	</tr>
	<tr>
		<td class="inout">AM14</td>
		<td class="inout">GPIO_083 / SC_RST_1 / NDS_SC_RST / Ext. IRQb_2 / UART_TXD_1</td>
	</tr>
	<tr>
		<td class="inout">AP8</td>
		<td class="inout">GPIO_084 / SC_PRES_1 / NDS_SC_PRES / Ext. IRQb_3 / UART_CTS_1</td>
	</tr>
	<tr>
		<td class="inout">AP14</td>
		<td class="inout">GPIO_085 / SC_VCC_1 / NDS_SC_VCC / Ext. IRQb_4 / UART_RTS_1</td>
	</tr>
	<tr>
		<td class="inout">AL11</td>
		<td class="inout">GPIO_086 / LED_KD_0 / MII_TX_CLK / DVO0_DE</td>
	</tr>
	<tr>
		<td class="inout">AK11</td>
		<td class="inout">GPIO_087 / LED_KD_1 / MII_TX_EN / DVO0_CLK_N</td>
	</tr>
	<tr>
		<td class="inout">AL10</td>
		<td class="inout">GPIO_088 / LED_KD_2 / MII_TXD_00 / DVO0_00</td>
	</tr>
	<tr>
		<td class="inout">AK10</td>
		<td class="inout">GPIO_089 / LED_KD_3 / MII_TXD_01 / DVO0_01</td>
	</tr>
	<tr>
		<td class="inout">AM11</td>
		<td class="inout">GPIO_090 / LED_LS_0 / MII_TXD_02 / DVO0_02</td>
	</tr>
	<tr>
		<td class="inout">AN11</td>
		<td class="inout">GPIO_091 / LED_LS_1 / MII_TXD_03 / DVO0_03</td>
	</tr>
	<tr>
		<td class="inout">AP11</td>
		<td class="inout">GPIO_092 / LED_LS_2 / MII_TX_ER / DVO0_VSYNC</td>
	</tr>
	<tr>
		<td class="inout">AL12</td>
		<td class="inout">GPIO_093 / LED_LS_3 / MII_MDIO / DVO0_HSYNC</td>
	</tr>
	<tr>
		<td class="inout">AK12</td>
		<td class="inout">GPIO_094 / LED_LS_4 / MII_COL / DVO0_04</td>
	</tr>
	<tr>
		<td class="inout">AL9</td>
		<td class="inout">GPIO_095 / LED_LD_0 / MII_MDC / DVO0_05</td>
	</tr>
	<tr>
		<td class="inout">AK9</td>
		<td class="inout">GPIO_096 / LED_LD_1 / MII_CRS / DVO0_06</td>
	</tr>
	<tr>
		<td class="inout">AM7</td>
		<td class="inout">GPIO_097 / LED_LD_2 / MII_RX_EN / DVO0_07</td>
	</tr>
	<tr>
		<td class="inout">AL8</td>
		<td class="inout">GPIO_098 / LED_LD_3 / MII_RXD_00 / DVO0_08</td>
	</tr>
	<tr>
		<td class="inout">AK8</td>
		<td class="inout">GPIO_099 / LED_LD_4 / MII_RXD_01 / DVO0_09</td>
	</tr>
	<tr>
		<td class="inout">AL7</td>
		<td class="inout">GPIO_100 / LED_LD_5 / MII_RXD_02 / DVO0_10</td>
	</tr>
	<tr>
		<td class="inout">AK7</td>
		<td class="inout">GPIO_101 / LED_LD_6 / MII_RXD_03 / DVO0_11</td>
	</tr>
	<tr>
		<td class="inout">AN8</td>
		<td class="inout">GPIO_102 / LED_LD_7 / MII_RX_ER / DVO0_CLK_P</td>
	</tr>
	<tr>
		<td class="inout">AM9</td>
		<td class="inout">GPIO_103 / SC_EXT_CLK</td>
	</tr>
	<tr>
		<td class="inout">AN9</td>
		<td class="inout">GPIO_104 / SC_IO_0 / NDS_SC_IO / Ext. IRQb_0 / UART_RXD_0</td>
	</tr>
	<tr>
		<td class="inout">AM8</td>
		<td class="inout">GPIO_105 / SC_CLK_0 / NDS_SC_CLK / Ext. IRQb_1 / UART_TXD_0</td>
	</tr>
	<tr>
		<td class="inout">AM10</td>
		<td class="inout">GPIO_106 / SC_RST_0 / NDS_SC_RST / Ext. IRQb_2 / UART_CTS_0</td>
	</tr>
	<tr>
		<td class="inout">AP10</td>
		<td class="inout">GPIO_107 / SC_PRES_0 / NDS_SC_PRES / Ext. IRQb_9 / UART_RTS_0</td>
	</tr>
	<tr>
		<td class="inout">AN10</td>
		<td class="inout">GPIO_108 / SC_VCC_0 / NDS_SC_VCC / Ext. IRQb_10</td>
	</tr>
	<tr>
		<td class="inout">E8</td>
		<td class="inout">GPIO_109 / CODEC_SDI / Ext. IRQb_11 / UART_CTS_0 / SPI_M_SCK / NDS_SC_AUX_0</td>
	</tr>
	<tr>
		<td class="inout">D8</td>
		<td class="inout">GPIO_110 / CODEC_SCLK / Ext. IRQb_12 / UART_RTS_0 / SPI_M_MOSI / NDS_SC_AUX_1</td>
	</tr>
	<tr>
		<td class="inout">E9</td>
		<td class="inout">GPIO_111 / CODEC_FSYNCb / Ext. IRQb_13 / UART_RXD_0 / SPI_M_MISO / NDS_SC_VPP</td>
	</tr>
	<tr>
		<td class="inout">D9</td>
		<td class="inout">GPIO_112 / CODEC_MCLK / Ext. IRQb_14 / UART_TXD_0 / SPI_M_SS0b</td>
	</tr>
	<tr>
		<td class="inout">U30</td>
		<td class="inout">SGPIO_00 / BSC_M0_SCL</td>
	</tr>
	<tr>
		<td class="inout">V31</td>
		<td class="inout">SGPIO_01 / BSC_M0_SDA</td>
	</tr>
	<tr>
		<td class="inout">B16</td>
		<td class="inout">SGPIO_02 / BSC_M1_SCL</td>
	</tr>
	<tr>
		<td class="inout">D17</td>
		<td class="inout">SGPIO_03 / BSC_M1_SDA</td>
	</tr>
	<tr>
		<td class="inout">V33</td>
		<td class="inout">SGPIO_04 / BSC_M2_SCL</td>
	</tr>
	<tr>
		<td class="inout">V34</td>
		<td class="inout">SGPIO_05 / BSC_M2_SDA</td>
	</tr>
	<tr>
		<td class="inout">AM12</td>
		<td class="inout">SGPIO_06 / BSC_M3_SCL</td>
	</tr>
	<tr>
		<td class="inout">AN12</td>
		<td class="inout">SGPIO_07 / BSC_M3_SDA</td>
	</tr>
</table>

## PCI
<table class="pinlist">
	<tr>
		<td class="inout">AP20</td>
		<td class="inout">PCI_AD00</td>
	</tr>
	<tr>
		<td class="inout">AM19</td>
		<td class="inout">PCI_AD01</td>
	</tr>
	<tr>
		<td class="inout">AN20</td>
		<td class="inout">PCI_AD02</td>
	</tr>
	<tr>
		<td class="inout">AM20</td>
		<td class="inout">PCI_AD03</td>
	</tr>
	<tr>
		<td class="inout">AM21</td>
		<td class="inout">PCI_AD04</td>
	</tr>
	<tr>
		<td class="inout">AN21</td>
		<td class="inout">PCI_AD05</td>
	</tr>
	<tr>
		<td class="inout">AN22</td>
		<td class="inout">PCI_AD06</td>
	</tr>
	<tr>
		<td class="inout">AK19</td>
		<td class="inout">PCI_AD07</td>
	</tr>
	<tr>
		<td class="inout">AL19</td>
		<td class="inout">PCI_AD08</td>
	</tr>
	<tr>
		<td class="inout">AL20</td>
		<td class="inout">PCI_AD09</td>
	</tr>
	<tr>
		<td class="inout">AK21</td>
		<td class="inout">PCI_AD10</td>
	</tr>
	<tr>
		<td class="inout">AK22</td>
		<td class="inout">PCI_AD11</td>
	</tr>
	<tr>
		<td class="inout">AL21</td>
		<td class="inout">PCI_AD12</td>
	</tr>
	<tr>
		<td class="inout">AL22</td>
		<td class="inout">PCI_AD13</td>
	</tr>
	<tr>
		<td class="inout">AM22</td>
		<td class="inout">PCI_AD14</td>
	</tr>
	<tr>
		<td class="inout">AN23</td>
		<td class="inout">PCI_AD15</td>
	</tr>
	<tr>
		<td class="inout">AP26</td>
		<td class="inout">PCI_AD16</td>
	</tr>
	<tr>
		<td class="inout">AN26</td>
		<td class="inout">PCI_AD17</td>
	</tr>
	<tr>
		<td class="inout">AM26</td>
		<td class="inout">PCI_AD18</td>
	</tr>
	<tr>
		<td class="inout">AN27</td>
		<td class="inout">PCI_AD19</td>
	</tr>
	<tr>
		<td class="inout">AN28</td>
		<td class="inout">PCI_AD20</td>
	</tr>
	<tr>
		<td class="inout">AM27</td>
		<td class="inout">PCI_AD21</td>
	</tr>
	<tr>
		<td class="inout">AK25</td>
		<td class="inout">PCI_AD22</td>
	</tr>
	<tr>
		<td class="inout">AL25</td>
		<td class="inout">PCI_AD23</td>
	</tr>
	<tr>
		<td class="inout">AL26</td>
		<td class="inout">PCI_AD24</td>
	</tr>
	<tr>
		<td class="inout">AK27</td>
		<td class="inout">PCI_AD25</td>
	</tr>
	<tr>
		<td class="inout">AL27</td>
		<td class="inout">PCI_AD26</td>
	</tr>
	<tr>
		<td class="inout">AP28</td>
		<td class="inout">PCI_AD27</td>
	</tr>
	<tr>
		<td class="inout">AM28</td>
		<td class="inout">PCI_AD28</td>
	</tr>
	<tr>
		<td class="inout">AP29</td>
		<td class="inout">PCI_AD29</td>
	</tr>
	<tr>
		<td class="inout">AM29</td>
		<td class="inout">PCI_AD30</td>
	</tr>
	<tr>
		<td class="inout">AN29</td>
		<td class="inout">PCI_AD31</td>
	</tr>
	<tr>
		<td class="inout">AK20</td>
		<td class="inout">PCI_CBE00</td>
	</tr>
	<tr>
		<td class="inout">AM23</td>
		<td class="inout">PCI_CBE01</td>
	</tr>
	<tr>
		<td class="inout">AM25</td>
		<td class="inout">PCI_CBE02</td>
	</tr>
	<tr>
		<td class="inout">AK26</td>
		<td class="inout">PCI_CBE03</td>
	</tr>
	<tr>
		<td class="inout">AN24</td>
		<td class="inout">PCI_PAR</td>
	</tr>
	<tr>
		<td class="inout">AL24</td>
		<td class="inout">PCI_FRAMEb</td>
	</tr>
	<tr>
		<td class="inout">AL23</td>
		<td class="inout">PCI_TRDYb</td>
	</tr>
	<tr>
		<td class="inout">AK24</td>
		<td class="inout">PCI_IRDYb</td>
	</tr>
	<tr>
		<td class="inout">AN25</td>
		<td class="inout">PCI_STOPb</td>
	</tr>
	<tr>
		<td class="inout">AP25</td>
		<td class="inout">PCI_DEVSELb</td>
	</tr>
	<tr>
		<td class="in">AL28</td>
		<td class="in">PCI_CLK_IN</td>
	</tr>
	<tr>
		<td class="in">AM24</td>
		<td class="in">PCI_PERRb</td>
	</tr>
	<tr>
		<td class="in">AK23</td>
		<td class="in">PCI_SERRb</td>
	</tr>
	<tr>
		<td class="out">AN30</td>
		<td class="out">PCI_RSTb</td>
	</tr>
	<tr>
		<td class="in">AM31</td>
		<td class="in">PCI_INT_A0</td>
	</tr>
	<tr>
		<td class="in">AP31</td>
		<td class="in">PCI_INT_A1</td>
	</tr>
	<tr>
		<td class="in">AN31</td>
		<td class="in">PCI_INT_A2</td>
	</tr>
	<tr>
		<td class="in">AK29</td>
		<td class="in">PCI_REQ0b</td>
	</tr>
	<tr>
		<td class="in">AM30</td>
		<td class="in">PCI_REQ1b</td>
	</tr>
	<tr>
		<td class="in">AP19</td>
		<td class="in">PCI_REQ2b</td>
	</tr>
	<tr>
		<td class="in">AM15</td>
		<td class="in">PCI_REQ3b</td>
	</tr>
	<tr>
		<td class="out">AL29</td>
		<td class="out">PCI_GNT0b</td>
	</tr>
	<tr>
		<td class="out">AL30</td>
		<td class="out">PCI_GNT1b</td>
	</tr>
	<tr>
		<td class="out">AK28</td>
		<td class="out">PCI_GNT2b</td>
	</tr>
	<tr>
		<td class="out">AN15</td>
		<td class="out">PCI_GNT3b</td>
	</tr>
</table>
