Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.00 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.00 secs
 
--> 
Reading design: ripple_counter_tff.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ripple_counter_tff.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ripple_counter_tff"
Output Format                      : NGC
Target Device                      : xc3s400-5-pq208

---- Source Options
Top Module Name                    : ripple_counter_tff
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/ise/VM/computer-architecture-lab_2025_Fall/S04/RippleCounter/ClkDivider.vhd" in Library work.
Entity <clk_div> compiled.
Entity <clk_div> (Architecture <behavioral>) compiled.
Compiling vhdl file "/home/ise/VM/computer-architecture-lab_2025_Fall/S04/RippleCounter/t_ff_async_reset.vhd" in Library work.
Architecture behavioral of Entity t_ff_async_reset is up to date.
Compiling vhdl file "/home/ise/VM/computer-architecture-lab_2025_Fall/S04/RippleCounter/ripple_counter_tff.vhd" in Library work.
Architecture behavioral of Entity ripple_counter_tff is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <ripple_counter_tff> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <clk_div> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <t_ff_async_reset> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <ripple_counter_tff> in library <work> (Architecture <behavioral>).
Entity <ripple_counter_tff> analyzed. Unit <ripple_counter_tff> generated.

Analyzing Entity <clk_div> in library <work> (Architecture <Behavioral>).
Entity <clk_div> analyzed. Unit <clk_div> generated.

Analyzing Entity <t_ff_async_reset> in library <work> (Architecture <Behavioral>).
Entity <t_ff_async_reset> analyzed. Unit <t_ff_async_reset> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <clk_div>.
    Related source file is "/home/ise/VM/computer-architecture-lab_2025_Fall/S04/RippleCounter/ClkDivider.vhd".
    Found 26-bit up counter for signal <counter>.
    Found 1-bit register for signal <tmp_clk>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <clk_div> synthesized.


Synthesizing Unit <t_ff_async_reset>.
    Related source file is "/home/ise/VM/computer-architecture-lab_2025_Fall/S04/RippleCounter/t_ff_async_reset.vhd".
    Found 1-bit register for signal <q_reg>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <t_ff_async_reset> synthesized.


Synthesizing Unit <ripple_counter_tff>.
    Related source file is "/home/ise/VM/computer-architecture-lab_2025_Fall/S04/RippleCounter/ripple_counter_tff.vhd".
Unit <ripple_counter_tff> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 26-bit up counter                                     : 1
# Registers                                            : 5
 1-bit register                                        : 5

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 26-bit up counter                                     : 1
# Registers                                            : 5
 Flip-Flops                                            : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ripple_counter_tff> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ripple_counter_tff, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 31
 Flip-Flops                                            : 31

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : ripple_counter_tff.ngr
Top Level Output File Name         : ripple_counter_tff
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 6

Cell Usage :
# BELS                             : 99
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 25
#      LUT2                        : 1
#      LUT4                        : 6
#      MUXCY                       : 32
#      VCC                         : 1
#      XORCY                       : 26
# FlipFlops/Latches                : 31
#      FDCE                        : 4
#      FDE                         : 1
#      FDR                         : 26
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 5
#      IBUF                        : 1
#      OBUF                        : 4
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400pq208-5 

 Number of Slices:                       20  out of   3584     0%  
 Number of Slice Flip Flops:             31  out of   7168     0%  
 Number of 4 input LUTs:                 39  out of   7168     0%  
 Number of IOs:                           6
 Number of bonded IOBs:                   6  out of    141     4%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 27    |
tff2/q_reg                         | NONE(tff3/q_reg)       | 1     |
tff1/q_reg                         | NONE(tff2/q_reg)       | 1     |
tff0/q_reg                         | NONE(tff1/q_reg)       | 1     |
U_ClkDiv/tmp_clk                   | NONE(tff0/q_reg)       | 1     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------+------------------------+-------+
Control Signal                             | Buffer(FF name)        | Load  |
-------------------------------------------+------------------------+-------+
tff0/reset_n_inv(tff0/reset_n_inv1_INV_0:O)| NONE(tff0/q_reg)       | 4     |
-------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.546ns (Maximum Frequency: 180.302MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 6.306ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.546ns (frequency: 180.302MHz)
  Total number of paths / destination ports: 1054 / 54
-------------------------------------------------------------------------
Delay:               5.546ns (Levels of Logic = 8)
  Source:            U_ClkDiv/counter_5 (FF)
  Destination:       U_ClkDiv/counter_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: U_ClkDiv/counter_5 to U_ClkDiv/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.626   1.040  U_ClkDiv/counter_5 (U_ClkDiv/counter_5)
     LUT2:I0->O            1   0.479   0.000  U_ClkDiv/tmp_clk_cmp_eq0000_wg_lut<0> (U_ClkDiv/tmp_clk_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.435   0.000  U_ClkDiv/tmp_clk_cmp_eq0000_wg_cy<0> (U_ClkDiv/tmp_clk_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.056   0.000  U_ClkDiv/tmp_clk_cmp_eq0000_wg_cy<1> (U_ClkDiv/tmp_clk_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.056   0.000  U_ClkDiv/tmp_clk_cmp_eq0000_wg_cy<2> (U_ClkDiv/tmp_clk_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.056   0.000  U_ClkDiv/tmp_clk_cmp_eq0000_wg_cy<3> (U_ClkDiv/tmp_clk_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.056   0.000  U_ClkDiv/tmp_clk_cmp_eq0000_wg_cy<4> (U_ClkDiv/tmp_clk_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  U_ClkDiv/tmp_clk_cmp_eq0000_wg_cy<5> (U_ClkDiv/tmp_clk_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O          27   0.246   1.551  U_ClkDiv/tmp_clk_cmp_eq0000_wg_cy<6> (U_ClkDiv/tmp_clk_cmp_eq0000)
     FDR:R                     0.892          U_ClkDiv/counter_0
    ----------------------------------------
    Total                      5.546ns (2.955ns logic, 2.591ns route)
                                       (53.3% logic, 46.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'tff2/q_reg'
  Clock period: 2.707ns (frequency: 369.372MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.707ns (Levels of Logic = 1)
  Source:            tff3/q_reg (FF)
  Destination:       tff3/q_reg (FF)
  Source Clock:      tff2/q_reg rising
  Destination Clock: tff2/q_reg rising

  Data Path: tff3/q_reg to tff3/q_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.626   0.745  tff3/q_reg (tff3/q_reg)
     INV:I->O              1   0.479   0.681  tff3/q_reg_not00011_INV_0 (tff3/q_reg_not0001)
     FDCE:D                    0.176          tff3/q_reg
    ----------------------------------------
    Total                      2.707ns (1.281ns logic, 1.426ns route)
                                       (47.3% logic, 52.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'tff1/q_reg'
  Clock period: 2.733ns (frequency: 365.925MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.733ns (Levels of Logic = 1)
  Source:            tff2/q_reg (FF)
  Destination:       tff2/q_reg (FF)
  Source Clock:      tff1/q_reg rising
  Destination Clock: tff1/q_reg rising

  Data Path: tff2/q_reg to tff2/q_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.626   0.771  tff2/q_reg (tff2/q_reg)
     INV:I->O              1   0.479   0.681  tff2/q_reg_not00011_INV_0 (tff2/q_reg_not0001)
     FDCE:D                    0.176          tff2/q_reg
    ----------------------------------------
    Total                      2.733ns (1.281ns logic, 1.452ns route)
                                       (46.9% logic, 53.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'tff0/q_reg'
  Clock period: 2.733ns (frequency: 365.925MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.733ns (Levels of Logic = 1)
  Source:            tff1/q_reg (FF)
  Destination:       tff1/q_reg (FF)
  Source Clock:      tff0/q_reg rising
  Destination Clock: tff0/q_reg rising

  Data Path: tff1/q_reg to tff1/q_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.626   0.771  tff1/q_reg (tff1/q_reg)
     INV:I->O              1   0.479   0.681  tff1/q_reg_not00011_INV_0 (tff1/q_reg_not0001)
     FDCE:D                    0.176          tff1/q_reg
    ----------------------------------------
    Total                      2.733ns (1.281ns logic, 1.452ns route)
                                       (46.9% logic, 53.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'U_ClkDiv/tmp_clk'
  Clock period: 2.733ns (frequency: 365.925MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.733ns (Levels of Logic = 1)
  Source:            tff0/q_reg (FF)
  Destination:       tff0/q_reg (FF)
  Source Clock:      U_ClkDiv/tmp_clk rising
  Destination Clock: U_ClkDiv/tmp_clk rising

  Data Path: tff0/q_reg to tff0/q_reg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.626   0.771  tff0/q_reg (tff0/q_reg)
     INV:I->O              1   0.479   0.681  tff0/q_reg_not00011_INV_0 (tff0/q_reg_not0001)
     FDCE:D                    0.176          tff0/q_reg
    ----------------------------------------
    Total                      2.733ns (1.281ns logic, 1.452ns route)
                                       (46.9% logic, 53.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'tff2/q_reg'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.280ns (Levels of Logic = 1)
  Source:            tff3/q_reg (FF)
  Destination:       q<3> (PAD)
  Source Clock:      tff2/q_reg rising

  Data Path: tff3/q_reg to q<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             2   0.626   0.745  tff3/q_reg (tff3/q_reg)
     OBUF:I->O                 4.909          q_3_OBUF (q<3>)
    ----------------------------------------
    Total                      6.280ns (5.535ns logic, 0.745ns route)
                                       (88.1% logic, 11.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'tff1/q_reg'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.306ns (Levels of Logic = 1)
  Source:            tff2/q_reg (FF)
  Destination:       q<2> (PAD)
  Source Clock:      tff1/q_reg rising

  Data Path: tff2/q_reg to q<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.626   0.771  tff2/q_reg (tff2/q_reg)
     OBUF:I->O                 4.909          q_2_OBUF (q<2>)
    ----------------------------------------
    Total                      6.306ns (5.535ns logic, 0.771ns route)
                                       (87.8% logic, 12.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'tff0/q_reg'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.306ns (Levels of Logic = 1)
  Source:            tff1/q_reg (FF)
  Destination:       q<1> (PAD)
  Source Clock:      tff0/q_reg rising

  Data Path: tff1/q_reg to q<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.626   0.771  tff1/q_reg (tff1/q_reg)
     OBUF:I->O                 4.909          q_1_OBUF (q<1>)
    ----------------------------------------
    Total                      6.306ns (5.535ns logic, 0.771ns route)
                                       (87.8% logic, 12.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U_ClkDiv/tmp_clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              6.306ns (Levels of Logic = 1)
  Source:            tff0/q_reg (FF)
  Destination:       q<0> (PAD)
  Source Clock:      U_ClkDiv/tmp_clk rising

  Data Path: tff0/q_reg to q<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.626   0.771  tff0/q_reg (tff0/q_reg)
     OBUF:I->O                 4.909          q_0_OBUF (q<0>)
    ----------------------------------------
    Total                      6.306ns (5.535ns logic, 0.771ns route)
                                       (87.8% logic, 12.2% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 0.90 secs
 
--> 


Total memory usage is 608112 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

