
OLED1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00009344  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00409344  00409344  00019344  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009d0  20400000  0040934c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000304  204009d0  00409d1c  000209d0  2**2
                  ALLOC
  4 .stack        00002004  20400cd4  0040a020  000209d0  2**0
                  ALLOC
  5 .heap         00000200  20402cd8  0040c024  000209d0  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209d0  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209fe  2**0
                  CONTENTS, READONLY
  8 .debug_info   0001a17c  00000000  00000000  00020a57  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 0000379a  00000000  00000000  0003abd3  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00006c24  00000000  00000000  0003e36d  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000c70  00000000  00000000  00044f91  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000bc8  00000000  00000000  00045c01  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0002250f  00000000  00000000  000467c9  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00010ed8  00000000  00000000  00068cd8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00090812  00000000  00000000  00079bb0  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00003e44  00000000  00000000  0010a3c4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	d8 2c 40 20 3d 31 40 00 ed 31 40 00 ed 31 40 00     .,@ =1@..1@..1@.
  400010:	ed 31 40 00 ed 31 40 00 ed 31 40 00 00 00 00 00     .1@..1@..1@.....
	...
  40002c:	ed 31 40 00 ed 31 40 00 00 00 00 00 ed 31 40 00     .1@..1@......1@.
  40003c:	ed 31 40 00 ed 31 40 00 ed 31 40 00 25 37 40 00     .1@..1@..1@.%7@.
  40004c:	cd 36 40 00 ed 31 40 00 ed 31 40 00 ed 31 40 00     .6@..1@..1@..1@.
  40005c:	ed 31 40 00 ed 31 40 00 00 00 00 00 ad 28 40 00     .1@..1@......(@.
  40006c:	c5 28 40 00 dd 28 40 00 ed 31 40 00 ed 31 40 00     .(@..(@..1@..1@.
  40007c:	ed 31 40 00 f5 28 40 00 0d 29 40 00 ed 31 40 00     .1@..(@..)@..1@.
  40008c:	ed 31 40 00 ed 31 40 00 ed 31 40 00 ed 31 40 00     .1@..1@..1@..1@.
  40009c:	ed 31 40 00 fd 35 40 00 31 36 40 00 65 36 40 00     .1@..5@.16@.e6@.
  4000ac:	99 36 40 00 ed 31 40 00 ed 31 40 00 ed 31 40 00     .6@..1@..1@..1@.
  4000bc:	ed 31 40 00 ed 31 40 00 ed 31 40 00 ed 31 40 00     .1@..1@..1@..1@.
  4000cc:	ed 31 40 00 00 00 00 00 ed 31 40 00 00 00 00 00     .1@......1@.....
  4000dc:	ed 31 40 00 ed 31 40 00 ed 31 40 00 ed 31 40 00     .1@..1@..1@..1@.
  4000ec:	ed 31 40 00 ed 31 40 00 ed 31 40 00 ed 31 40 00     .1@..1@..1@..1@.
  4000fc:	ed 31 40 00 ed 31 40 00 ed 31 40 00 ed 31 40 00     .1@..1@..1@..1@.
  40010c:	ed 31 40 00 ed 31 40 00 00 00 00 00 00 00 00 00     .1@..1@.........
  40011c:	00 00 00 00 ed 31 40 00 ed 31 40 00 ed 31 40 00     .....1@..1@..1@.
  40012c:	ed 31 40 00 ed 31 40 00 00 00 00 00 ed 31 40 00     .1@..1@......1@.
  40013c:	ed 31 40 00                                         .1@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009d0 	.word	0x204009d0
  40015c:	00000000 	.word	0x00000000
  400160:	0040934c 	.word	0x0040934c

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	0040934c 	.word	0x0040934c
  4001a0:	204009d4 	.word	0x204009d4
  4001a4:	0040934c 	.word	0x0040934c
  4001a8:	00000000 	.word	0x00000000

004001ac <rtc_set_hour_mode>:
 *
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_mode 1 for 12-hour mode, 0 for 24-hour mode.
 */
void rtc_set_hour_mode(Rtc *p_rtc, uint32_t ul_mode)
{
  4001ac:	b480      	push	{r7}
  4001ae:	b083      	sub	sp, #12
  4001b0:	af00      	add	r7, sp, #0
  4001b2:	6078      	str	r0, [r7, #4]
  4001b4:	6039      	str	r1, [r7, #0]
	if (ul_mode) {
  4001b6:	683b      	ldr	r3, [r7, #0]
  4001b8:	2b00      	cmp	r3, #0
  4001ba:	d006      	beq.n	4001ca <rtc_set_hour_mode+0x1e>
		p_rtc->RTC_MR |= RTC_MR_HRMOD;
  4001bc:	687b      	ldr	r3, [r7, #4]
  4001be:	685b      	ldr	r3, [r3, #4]
  4001c0:	f043 0201 	orr.w	r2, r3, #1
  4001c4:	687b      	ldr	r3, [r7, #4]
  4001c6:	605a      	str	r2, [r3, #4]
	} else {
		p_rtc->RTC_MR &= (~RTC_MR_HRMOD);
	}
}
  4001c8:	e005      	b.n	4001d6 <rtc_set_hour_mode+0x2a>
		p_rtc->RTC_MR &= (~RTC_MR_HRMOD);
  4001ca:	687b      	ldr	r3, [r7, #4]
  4001cc:	685b      	ldr	r3, [r3, #4]
  4001ce:	f023 0201 	bic.w	r2, r3, #1
  4001d2:	687b      	ldr	r3, [r7, #4]
  4001d4:	605a      	str	r2, [r3, #4]
}
  4001d6:	bf00      	nop
  4001d8:	370c      	adds	r7, #12
  4001da:	46bd      	mov	sp, r7
  4001dc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4001e0:	4770      	bx	lr

004001e2 <rtc_enable_interrupt>:
 *
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_sources Interrupts to be enabled.
 */
void rtc_enable_interrupt(Rtc *p_rtc, uint32_t ul_sources)
{
  4001e2:	b480      	push	{r7}
  4001e4:	b083      	sub	sp, #12
  4001e6:	af00      	add	r7, sp, #0
  4001e8:	6078      	str	r0, [r7, #4]
  4001ea:	6039      	str	r1, [r7, #0]
	p_rtc->RTC_IER = ul_sources;
  4001ec:	687b      	ldr	r3, [r7, #4]
  4001ee:	683a      	ldr	r2, [r7, #0]
  4001f0:	621a      	str	r2, [r3, #32]
}
  4001f2:	bf00      	nop
  4001f4:	370c      	adds	r7, #12
  4001f6:	46bd      	mov	sp, r7
  4001f8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4001fc:	4770      	bx	lr

004001fe <rtc_get_time>:
 * \param pul_minute Current minute.
 * \param pul_second Current second.
 */
void rtc_get_time(Rtc *p_rtc, uint32_t *pul_hour, uint32_t *pul_minute,
		uint32_t *pul_second)
{
  4001fe:	b480      	push	{r7}
  400200:	b087      	sub	sp, #28
  400202:	af00      	add	r7, sp, #0
  400204:	60f8      	str	r0, [r7, #12]
  400206:	60b9      	str	r1, [r7, #8]
  400208:	607a      	str	r2, [r7, #4]
  40020a:	603b      	str	r3, [r7, #0]
	uint32_t ul_time;
	uint32_t ul_temp;

	/* Get the current RTC time (multiple reads are necessary to insure a stable value). */
	ul_time = p_rtc->RTC_TIMR;
  40020c:	68fb      	ldr	r3, [r7, #12]
  40020e:	689b      	ldr	r3, [r3, #8]
  400210:	617b      	str	r3, [r7, #20]
	while (ul_time != p_rtc->RTC_TIMR) {
  400212:	e002      	b.n	40021a <rtc_get_time+0x1c>
		ul_time = p_rtc->RTC_TIMR;
  400214:	68fb      	ldr	r3, [r7, #12]
  400216:	689b      	ldr	r3, [r3, #8]
  400218:	617b      	str	r3, [r7, #20]
	while (ul_time != p_rtc->RTC_TIMR) {
  40021a:	68fb      	ldr	r3, [r7, #12]
  40021c:	689a      	ldr	r2, [r3, #8]
  40021e:	697b      	ldr	r3, [r7, #20]
  400220:	429a      	cmp	r2, r3
  400222:	d1f7      	bne.n	400214 <rtc_get_time+0x16>
	}

	/* Hour */
	if (pul_hour) {
  400224:	68bb      	ldr	r3, [r7, #8]
  400226:	2b00      	cmp	r3, #0
  400228:	d01c      	beq.n	400264 <rtc_get_time+0x66>
		ul_temp = (ul_time & RTC_TIMR_HOUR_Msk) >> RTC_TIMR_HOUR_Pos;
  40022a:	697b      	ldr	r3, [r7, #20]
  40022c:	0c1b      	lsrs	r3, r3, #16
  40022e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
  400232:	613b      	str	r3, [r7, #16]
		*pul_hour = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  400234:	693b      	ldr	r3, [r7, #16]
  400236:	091a      	lsrs	r2, r3, #4
  400238:	4613      	mov	r3, r2
  40023a:	009b      	lsls	r3, r3, #2
  40023c:	4413      	add	r3, r2
  40023e:	005b      	lsls	r3, r3, #1
  400240:	461a      	mov	r2, r3
  400242:	693b      	ldr	r3, [r7, #16]
  400244:	f003 030f 	and.w	r3, r3, #15
  400248:	441a      	add	r2, r3
  40024a:	68bb      	ldr	r3, [r7, #8]
  40024c:	601a      	str	r2, [r3, #0]

		if ((ul_time & RTC_TIMR_AMPM) == RTC_TIMR_AMPM) {
  40024e:	697b      	ldr	r3, [r7, #20]
  400250:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
  400254:	2b00      	cmp	r3, #0
  400256:	d005      	beq.n	400264 <rtc_get_time+0x66>
			*pul_hour += 12;
  400258:	68bb      	ldr	r3, [r7, #8]
  40025a:	681b      	ldr	r3, [r3, #0]
  40025c:	f103 020c 	add.w	r2, r3, #12
  400260:	68bb      	ldr	r3, [r7, #8]
  400262:	601a      	str	r2, [r3, #0]
		}
	}

	/* Minute */
	if (pul_minute) {
  400264:	687b      	ldr	r3, [r7, #4]
  400266:	2b00      	cmp	r3, #0
  400268:	d011      	beq.n	40028e <rtc_get_time+0x90>
		ul_temp = (ul_time & RTC_TIMR_MIN_Msk) >> RTC_TIMR_MIN_Pos;
  40026a:	697b      	ldr	r3, [r7, #20]
  40026c:	0a1b      	lsrs	r3, r3, #8
  40026e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
  400272:	613b      	str	r3, [r7, #16]
		*pul_minute = (ul_temp >> BCD_SHIFT) * BCD_FACTOR +  (ul_temp & BCD_MASK);
  400274:	693b      	ldr	r3, [r7, #16]
  400276:	091a      	lsrs	r2, r3, #4
  400278:	4613      	mov	r3, r2
  40027a:	009b      	lsls	r3, r3, #2
  40027c:	4413      	add	r3, r2
  40027e:	005b      	lsls	r3, r3, #1
  400280:	461a      	mov	r2, r3
  400282:	693b      	ldr	r3, [r7, #16]
  400284:	f003 030f 	and.w	r3, r3, #15
  400288:	441a      	add	r2, r3
  40028a:	687b      	ldr	r3, [r7, #4]
  40028c:	601a      	str	r2, [r3, #0]
	}

	/* Second */
	if (pul_second) {
  40028e:	683b      	ldr	r3, [r7, #0]
  400290:	2b00      	cmp	r3, #0
  400292:	d010      	beq.n	4002b6 <rtc_get_time+0xb8>
		ul_temp = (ul_time & RTC_TIMR_SEC_Msk) >> RTC_TIMR_SEC_Pos;
  400294:	697b      	ldr	r3, [r7, #20]
  400296:	f003 037f 	and.w	r3, r3, #127	; 0x7f
  40029a:	613b      	str	r3, [r7, #16]
		*pul_second = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  40029c:	693b      	ldr	r3, [r7, #16]
  40029e:	091a      	lsrs	r2, r3, #4
  4002a0:	4613      	mov	r3, r2
  4002a2:	009b      	lsls	r3, r3, #2
  4002a4:	4413      	add	r3, r2
  4002a6:	005b      	lsls	r3, r3, #1
  4002a8:	461a      	mov	r2, r3
  4002aa:	693b      	ldr	r3, [r7, #16]
  4002ac:	f003 030f 	and.w	r3, r3, #15
  4002b0:	441a      	add	r2, r3
  4002b2:	683b      	ldr	r3, [r7, #0]
  4002b4:	601a      	str	r2, [r3, #0]
	}
}
  4002b6:	bf00      	nop
  4002b8:	371c      	adds	r7, #28
  4002ba:	46bd      	mov	sp, r7
  4002bc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4002c0:	4770      	bx	lr
	...

004002c4 <rtc_set_time>:
 *
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_time(Rtc *p_rtc, uint32_t ul_hour, uint32_t ul_minute,
		uint32_t ul_second)
{
  4002c4:	b480      	push	{r7}
  4002c6:	b087      	sub	sp, #28
  4002c8:	af00      	add	r7, sp, #0
  4002ca:	60f8      	str	r0, [r7, #12]
  4002cc:	60b9      	str	r1, [r7, #8]
  4002ce:	607a      	str	r2, [r7, #4]
  4002d0:	603b      	str	r3, [r7, #0]
	uint32_t ul_time = 0;
  4002d2:	2300      	movs	r3, #0
  4002d4:	617b      	str	r3, [r7, #20]

	/* If 12-hour mode, set AMPM bit */
	if ((p_rtc->RTC_MR & RTC_MR_HRMOD) == RTC_MR_HRMOD) {
  4002d6:	68fb      	ldr	r3, [r7, #12]
  4002d8:	685b      	ldr	r3, [r3, #4]
  4002da:	f003 0301 	and.w	r3, r3, #1
  4002de:	2b01      	cmp	r3, #1
  4002e0:	d109      	bne.n	4002f6 <rtc_set_time+0x32>
		if (ul_hour > 12) {
  4002e2:	68bb      	ldr	r3, [r7, #8]
  4002e4:	2b0c      	cmp	r3, #12
  4002e6:	d906      	bls.n	4002f6 <rtc_set_time+0x32>
			ul_hour -= 12;
  4002e8:	68bb      	ldr	r3, [r7, #8]
  4002ea:	3b0c      	subs	r3, #12
  4002ec:	60bb      	str	r3, [r7, #8]
			ul_time |= RTC_TIMR_AMPM;
  4002ee:	697b      	ldr	r3, [r7, #20]
  4002f0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
  4002f4:	617b      	str	r3, [r7, #20]
		}
	}

	/* Hour */
	ul_time |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
  4002f6:	68bb      	ldr	r3, [r7, #8]
  4002f8:	4a33      	ldr	r2, [pc, #204]	; (4003c8 <rtc_set_time+0x104>)
  4002fa:	fba2 2303 	umull	r2, r3, r2, r3
  4002fe:	08db      	lsrs	r3, r3, #3
  400300:	0518      	lsls	r0, r3, #20
			((ul_hour % BCD_FACTOR) << RTC_TIMR_HOUR_Pos);
  400302:	68b9      	ldr	r1, [r7, #8]
  400304:	4b30      	ldr	r3, [pc, #192]	; (4003c8 <rtc_set_time+0x104>)
  400306:	fba3 2301 	umull	r2, r3, r3, r1
  40030a:	08da      	lsrs	r2, r3, #3
  40030c:	4613      	mov	r3, r2
  40030e:	009b      	lsls	r3, r3, #2
  400310:	4413      	add	r3, r2
  400312:	005b      	lsls	r3, r3, #1
  400314:	1aca      	subs	r2, r1, r3
  400316:	0413      	lsls	r3, r2, #16
	ul_time |= ((ul_hour / BCD_FACTOR) << (RTC_TIMR_HOUR_Pos + BCD_SHIFT)) |
  400318:	4303      	orrs	r3, r0
  40031a:	697a      	ldr	r2, [r7, #20]
  40031c:	4313      	orrs	r3, r2
  40031e:	617b      	str	r3, [r7, #20]

	/* Minute */
	ul_time |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
  400320:	687b      	ldr	r3, [r7, #4]
  400322:	4a29      	ldr	r2, [pc, #164]	; (4003c8 <rtc_set_time+0x104>)
  400324:	fba2 2303 	umull	r2, r3, r2, r3
  400328:	08db      	lsrs	r3, r3, #3
  40032a:	0318      	lsls	r0, r3, #12
			((ul_minute % BCD_FACTOR) << RTC_TIMR_MIN_Pos);
  40032c:	6879      	ldr	r1, [r7, #4]
  40032e:	4b26      	ldr	r3, [pc, #152]	; (4003c8 <rtc_set_time+0x104>)
  400330:	fba3 2301 	umull	r2, r3, r3, r1
  400334:	08da      	lsrs	r2, r3, #3
  400336:	4613      	mov	r3, r2
  400338:	009b      	lsls	r3, r3, #2
  40033a:	4413      	add	r3, r2
  40033c:	005b      	lsls	r3, r3, #1
  40033e:	1aca      	subs	r2, r1, r3
  400340:	0213      	lsls	r3, r2, #8
	ul_time |= ((ul_minute / BCD_FACTOR) << (RTC_TIMR_MIN_Pos + BCD_SHIFT)) |
  400342:	4303      	orrs	r3, r0
  400344:	697a      	ldr	r2, [r7, #20]
  400346:	4313      	orrs	r3, r2
  400348:	617b      	str	r3, [r7, #20]

	/* Second */
	ul_time |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  40034a:	683b      	ldr	r3, [r7, #0]
  40034c:	4a1e      	ldr	r2, [pc, #120]	; (4003c8 <rtc_set_time+0x104>)
  40034e:	fba2 2303 	umull	r2, r3, r2, r3
  400352:	08db      	lsrs	r3, r3, #3
  400354:	0118      	lsls	r0, r3, #4
			((ul_second % BCD_FACTOR) << RTC_TIMR_SEC_Pos);
  400356:	6839      	ldr	r1, [r7, #0]
  400358:	4b1b      	ldr	r3, [pc, #108]	; (4003c8 <rtc_set_time+0x104>)
  40035a:	fba3 2301 	umull	r2, r3, r3, r1
  40035e:	08da      	lsrs	r2, r3, #3
  400360:	4613      	mov	r3, r2
  400362:	009b      	lsls	r3, r3, #2
  400364:	4413      	add	r3, r2
  400366:	005b      	lsls	r3, r3, #1
  400368:	1aca      	subs	r2, r1, r3
	ul_time |= ((ul_second / BCD_FACTOR) << (RTC_TIMR_SEC_Pos + BCD_SHIFT)) |
  40036a:	ea40 0302 	orr.w	r3, r0, r2
  40036e:	697a      	ldr	r2, [r7, #20]
  400370:	4313      	orrs	r3, r2
  400372:	617b      	str	r3, [r7, #20]

	/* Update time register. Check the spec for the flow. */
	while ((p_rtc->RTC_SR & RTC_SR_SEC) != RTC_SR_SEC);
  400374:	bf00      	nop
  400376:	68fb      	ldr	r3, [r7, #12]
  400378:	699b      	ldr	r3, [r3, #24]
  40037a:	f003 0304 	and.w	r3, r3, #4
  40037e:	2b04      	cmp	r3, #4
  400380:	d1f9      	bne.n	400376 <rtc_set_time+0xb2>
	p_rtc->RTC_CR |= RTC_CR_UPDTIM;
  400382:	68fb      	ldr	r3, [r7, #12]
  400384:	681b      	ldr	r3, [r3, #0]
  400386:	f043 0201 	orr.w	r2, r3, #1
  40038a:	68fb      	ldr	r3, [r7, #12]
  40038c:	601a      	str	r2, [r3, #0]
	while ((p_rtc->RTC_SR & RTC_SR_ACKUPD) != RTC_SR_ACKUPD);
  40038e:	bf00      	nop
  400390:	68fb      	ldr	r3, [r7, #12]
  400392:	699b      	ldr	r3, [r3, #24]
  400394:	f003 0301 	and.w	r3, r3, #1
  400398:	2b01      	cmp	r3, #1
  40039a:	d1f9      	bne.n	400390 <rtc_set_time+0xcc>
	p_rtc->RTC_SCCR = RTC_SCCR_ACKCLR;
  40039c:	68fb      	ldr	r3, [r7, #12]
  40039e:	2201      	movs	r2, #1
  4003a0:	61da      	str	r2, [r3, #28]
	p_rtc->RTC_TIMR = ul_time;
  4003a2:	68fb      	ldr	r3, [r7, #12]
  4003a4:	697a      	ldr	r2, [r7, #20]
  4003a6:	609a      	str	r2, [r3, #8]
	p_rtc->RTC_CR &= (~RTC_CR_UPDTIM);
  4003a8:	68fb      	ldr	r3, [r7, #12]
  4003aa:	681b      	ldr	r3, [r3, #0]
  4003ac:	f023 0201 	bic.w	r2, r3, #1
  4003b0:	68fb      	ldr	r3, [r7, #12]
  4003b2:	601a      	str	r2, [r3, #0]

	return (p_rtc->RTC_VER & RTC_VER_NVTIM);
  4003b4:	68fb      	ldr	r3, [r7, #12]
  4003b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4003b8:	f003 0301 	and.w	r3, r3, #1
}
  4003bc:	4618      	mov	r0, r3
  4003be:	371c      	adds	r7, #28
  4003c0:	46bd      	mov	sp, r7
  4003c2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4003c6:	4770      	bx	lr
  4003c8:	cccccccd 	.word	0xcccccccd

004003cc <rtc_get_date>:
 * \param pul_day Current day.
 * \param pul_week Current day in current week.
 */
void rtc_get_date(Rtc *p_rtc, uint32_t *pul_year, uint32_t *pul_month,
		uint32_t *pul_day, uint32_t *pul_week)
{
  4003cc:	b480      	push	{r7}
  4003ce:	b089      	sub	sp, #36	; 0x24
  4003d0:	af00      	add	r7, sp, #0
  4003d2:	60f8      	str	r0, [r7, #12]
  4003d4:	60b9      	str	r1, [r7, #8]
  4003d6:	607a      	str	r2, [r7, #4]
  4003d8:	603b      	str	r3, [r7, #0]
	uint32_t ul_date;
	uint32_t ul_cent;
	uint32_t ul_temp;

	/* Get the current date (multiple reads are necessary to insure a stable value). */
	ul_date = p_rtc->RTC_CALR;
  4003da:	68fb      	ldr	r3, [r7, #12]
  4003dc:	68db      	ldr	r3, [r3, #12]
  4003de:	61fb      	str	r3, [r7, #28]
	while (ul_date != p_rtc->RTC_CALR) {
  4003e0:	e002      	b.n	4003e8 <rtc_get_date+0x1c>
		ul_date = p_rtc->RTC_CALR;
  4003e2:	68fb      	ldr	r3, [r7, #12]
  4003e4:	68db      	ldr	r3, [r3, #12]
  4003e6:	61fb      	str	r3, [r7, #28]
	while (ul_date != p_rtc->RTC_CALR) {
  4003e8:	68fb      	ldr	r3, [r7, #12]
  4003ea:	68da      	ldr	r2, [r3, #12]
  4003ec:	69fb      	ldr	r3, [r7, #28]
  4003ee:	429a      	cmp	r2, r3
  4003f0:	d1f7      	bne.n	4003e2 <rtc_get_date+0x16>
	}

	/* Retrieve year */
	if (pul_year) {
  4003f2:	68bb      	ldr	r3, [r7, #8]
  4003f4:	2b00      	cmp	r3, #0
  4003f6:	d024      	beq.n	400442 <rtc_get_date+0x76>
		ul_temp = (ul_date & RTC_CALR_CENT_Msk) >> RTC_CALR_CENT_Pos;
  4003f8:	69fb      	ldr	r3, [r7, #28]
  4003fa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
  4003fe:	61bb      	str	r3, [r7, #24]
		ul_cent = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  400400:	69bb      	ldr	r3, [r7, #24]
  400402:	091a      	lsrs	r2, r3, #4
  400404:	4613      	mov	r3, r2
  400406:	009b      	lsls	r3, r3, #2
  400408:	4413      	add	r3, r2
  40040a:	005b      	lsls	r3, r3, #1
  40040c:	461a      	mov	r2, r3
  40040e:	69bb      	ldr	r3, [r7, #24]
  400410:	f003 030f 	and.w	r3, r3, #15
  400414:	4413      	add	r3, r2
  400416:	617b      	str	r3, [r7, #20]
		ul_temp = (ul_date & RTC_CALR_YEAR_Msk) >> RTC_CALR_YEAR_Pos;
  400418:	69fb      	ldr	r3, [r7, #28]
  40041a:	0a1b      	lsrs	r3, r3, #8
  40041c:	b2db      	uxtb	r3, r3
  40041e:	61bb      	str	r3, [r7, #24]
		*pul_year = (ul_cent * BCD_FACTOR * BCD_FACTOR) +
  400420:	697b      	ldr	r3, [r7, #20]
  400422:	2264      	movs	r2, #100	; 0x64
  400424:	fb02 f103 	mul.w	r1, r2, r3
				(ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  400428:	69bb      	ldr	r3, [r7, #24]
  40042a:	091a      	lsrs	r2, r3, #4
  40042c:	4613      	mov	r3, r2
  40042e:	009b      	lsls	r3, r3, #2
  400430:	4413      	add	r3, r2
  400432:	005b      	lsls	r3, r3, #1
		*pul_year = (ul_cent * BCD_FACTOR * BCD_FACTOR) +
  400434:	18ca      	adds	r2, r1, r3
				(ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  400436:	69bb      	ldr	r3, [r7, #24]
  400438:	f003 030f 	and.w	r3, r3, #15
  40043c:	441a      	add	r2, r3
		*pul_year = (ul_cent * BCD_FACTOR * BCD_FACTOR) +
  40043e:	68bb      	ldr	r3, [r7, #8]
  400440:	601a      	str	r2, [r3, #0]
	}

	/* Retrieve month */
	if (pul_month) {
  400442:	687b      	ldr	r3, [r7, #4]
  400444:	2b00      	cmp	r3, #0
  400446:	d011      	beq.n	40046c <rtc_get_date+0xa0>
		ul_temp = (ul_date & RTC_CALR_MONTH_Msk) >> RTC_CALR_MONTH_Pos;
  400448:	69fb      	ldr	r3, [r7, #28]
  40044a:	0c1b      	lsrs	r3, r3, #16
  40044c:	f003 031f 	and.w	r3, r3, #31
  400450:	61bb      	str	r3, [r7, #24]
		*pul_month = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  400452:	69bb      	ldr	r3, [r7, #24]
  400454:	091a      	lsrs	r2, r3, #4
  400456:	4613      	mov	r3, r2
  400458:	009b      	lsls	r3, r3, #2
  40045a:	4413      	add	r3, r2
  40045c:	005b      	lsls	r3, r3, #1
  40045e:	461a      	mov	r2, r3
  400460:	69bb      	ldr	r3, [r7, #24]
  400462:	f003 030f 	and.w	r3, r3, #15
  400466:	441a      	add	r2, r3
  400468:	687b      	ldr	r3, [r7, #4]
  40046a:	601a      	str	r2, [r3, #0]
	}

	/* Retrieve day */
	if (pul_day) {
  40046c:	683b      	ldr	r3, [r7, #0]
  40046e:	2b00      	cmp	r3, #0
  400470:	d011      	beq.n	400496 <rtc_get_date+0xca>
		ul_temp = (ul_date & RTC_CALR_DATE_Msk) >> RTC_CALR_DATE_Pos;
  400472:	69fb      	ldr	r3, [r7, #28]
  400474:	0e1b      	lsrs	r3, r3, #24
  400476:	f003 033f 	and.w	r3, r3, #63	; 0x3f
  40047a:	61bb      	str	r3, [r7, #24]
		*pul_day = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  40047c:	69bb      	ldr	r3, [r7, #24]
  40047e:	091a      	lsrs	r2, r3, #4
  400480:	4613      	mov	r3, r2
  400482:	009b      	lsls	r3, r3, #2
  400484:	4413      	add	r3, r2
  400486:	005b      	lsls	r3, r3, #1
  400488:	461a      	mov	r2, r3
  40048a:	69bb      	ldr	r3, [r7, #24]
  40048c:	f003 030f 	and.w	r3, r3, #15
  400490:	441a      	add	r2, r3
  400492:	683b      	ldr	r3, [r7, #0]
  400494:	601a      	str	r2, [r3, #0]
	}

	/* Retrieve week */
	if (pul_week) {
  400496:	6abb      	ldr	r3, [r7, #40]	; 0x28
  400498:	2b00      	cmp	r3, #0
  40049a:	d005      	beq.n	4004a8 <rtc_get_date+0xdc>
		*pul_week = ((ul_date & RTC_CALR_DAY_Msk) >> RTC_CALR_DAY_Pos);
  40049c:	69fb      	ldr	r3, [r7, #28]
  40049e:	0d5b      	lsrs	r3, r3, #21
  4004a0:	f003 0207 	and.w	r2, r3, #7
  4004a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4004a6:	601a      	str	r2, [r3, #0]
	}
}
  4004a8:	bf00      	nop
  4004aa:	3724      	adds	r7, #36	; 0x24
  4004ac:	46bd      	mov	sp, r7
  4004ae:	f85d 7b04 	ldr.w	r7, [sp], #4
  4004b2:	4770      	bx	lr

004004b4 <rtc_set_date>:
 *
 * \return 0 for OK, else invalid setting.
 */
uint32_t rtc_set_date(Rtc *p_rtc, uint32_t ul_year, uint32_t ul_month,
		uint32_t ul_day, uint32_t ul_week)
{
  4004b4:	b480      	push	{r7}
  4004b6:	b087      	sub	sp, #28
  4004b8:	af00      	add	r7, sp, #0
  4004ba:	60f8      	str	r0, [r7, #12]
  4004bc:	60b9      	str	r1, [r7, #8]
  4004be:	607a      	str	r2, [r7, #4]
  4004c0:	603b      	str	r3, [r7, #0]
	uint32_t ul_date = 0;
  4004c2:	2300      	movs	r3, #0
  4004c4:	617b      	str	r3, [r7, #20]

	/* Cent */
	ul_date |= ((ul_year / BCD_FACTOR / BCD_FACTOR / BCD_FACTOR) <<
  4004c6:	68bb      	ldr	r3, [r7, #8]
  4004c8:	4a47      	ldr	r2, [pc, #284]	; (4005e8 <rtc_set_date+0x134>)
  4004ca:	fba2 2303 	umull	r2, r3, r2, r3
  4004ce:	099b      	lsrs	r3, r3, #6
  4004d0:	0118      	lsls	r0, r3, #4
			(RTC_CALR_CENT_Pos + BCD_SHIFT) |
			((ul_year / BCD_FACTOR / BCD_FACTOR) % BCD_FACTOR) <<  RTC_CALR_CENT_Pos);
  4004d2:	68bb      	ldr	r3, [r7, #8]
  4004d4:	4a45      	ldr	r2, [pc, #276]	; (4005ec <rtc_set_date+0x138>)
  4004d6:	fba2 2303 	umull	r2, r3, r2, r3
  4004da:	0959      	lsrs	r1, r3, #5
  4004dc:	4b44      	ldr	r3, [pc, #272]	; (4005f0 <rtc_set_date+0x13c>)
  4004de:	fba3 2301 	umull	r2, r3, r3, r1
  4004e2:	08da      	lsrs	r2, r3, #3
  4004e4:	4613      	mov	r3, r2
  4004e6:	009b      	lsls	r3, r3, #2
  4004e8:	4413      	add	r3, r2
  4004ea:	005b      	lsls	r3, r3, #1
  4004ec:	1aca      	subs	r2, r1, r3
			(RTC_CALR_CENT_Pos + BCD_SHIFT) |
  4004ee:	ea40 0302 	orr.w	r3, r0, r2
	ul_date |= ((ul_year / BCD_FACTOR / BCD_FACTOR / BCD_FACTOR) <<
  4004f2:	697a      	ldr	r2, [r7, #20]
  4004f4:	4313      	orrs	r3, r2
  4004f6:	617b      	str	r3, [r7, #20]

	/* Year */
	ul_date |= (((ul_year / BCD_FACTOR) % BCD_FACTOR) <<
  4004f8:	68bb      	ldr	r3, [r7, #8]
  4004fa:	4a3d      	ldr	r2, [pc, #244]	; (4005f0 <rtc_set_date+0x13c>)
  4004fc:	fba2 2303 	umull	r2, r3, r2, r3
  400500:	08d9      	lsrs	r1, r3, #3
  400502:	4b3b      	ldr	r3, [pc, #236]	; (4005f0 <rtc_set_date+0x13c>)
  400504:	fba3 2301 	umull	r2, r3, r3, r1
  400508:	08da      	lsrs	r2, r3, #3
  40050a:	4613      	mov	r3, r2
  40050c:	009b      	lsls	r3, r3, #2
  40050e:	4413      	add	r3, r2
  400510:	005b      	lsls	r3, r3, #1
  400512:	1aca      	subs	r2, r1, r3
  400514:	0310      	lsls	r0, r2, #12
			(RTC_CALR_YEAR_Pos + BCD_SHIFT)) |
			((ul_year % BCD_FACTOR) << RTC_CALR_YEAR_Pos);
  400516:	68b9      	ldr	r1, [r7, #8]
  400518:	4b35      	ldr	r3, [pc, #212]	; (4005f0 <rtc_set_date+0x13c>)
  40051a:	fba3 2301 	umull	r2, r3, r3, r1
  40051e:	08da      	lsrs	r2, r3, #3
  400520:	4613      	mov	r3, r2
  400522:	009b      	lsls	r3, r3, #2
  400524:	4413      	add	r3, r2
  400526:	005b      	lsls	r3, r3, #1
  400528:	1aca      	subs	r2, r1, r3
  40052a:	0213      	lsls	r3, r2, #8
			(RTC_CALR_YEAR_Pos + BCD_SHIFT)) |
  40052c:	4303      	orrs	r3, r0
	ul_date |= (((ul_year / BCD_FACTOR) % BCD_FACTOR) <<
  40052e:	697a      	ldr	r2, [r7, #20]
  400530:	4313      	orrs	r3, r2
  400532:	617b      	str	r3, [r7, #20]

	/* Month */
	ul_date |= ((ul_month / BCD_FACTOR) << (RTC_CALR_MONTH_Pos + BCD_SHIFT)) |
  400534:	687b      	ldr	r3, [r7, #4]
  400536:	4a2e      	ldr	r2, [pc, #184]	; (4005f0 <rtc_set_date+0x13c>)
  400538:	fba2 2303 	umull	r2, r3, r2, r3
  40053c:	08db      	lsrs	r3, r3, #3
  40053e:	0518      	lsls	r0, r3, #20
			((ul_month % BCD_FACTOR) << RTC_CALR_MONTH_Pos);
  400540:	6879      	ldr	r1, [r7, #4]
  400542:	4b2b      	ldr	r3, [pc, #172]	; (4005f0 <rtc_set_date+0x13c>)
  400544:	fba3 2301 	umull	r2, r3, r3, r1
  400548:	08da      	lsrs	r2, r3, #3
  40054a:	4613      	mov	r3, r2
  40054c:	009b      	lsls	r3, r3, #2
  40054e:	4413      	add	r3, r2
  400550:	005b      	lsls	r3, r3, #1
  400552:	1aca      	subs	r2, r1, r3
  400554:	0413      	lsls	r3, r2, #16
	ul_date |= ((ul_month / BCD_FACTOR) << (RTC_CALR_MONTH_Pos + BCD_SHIFT)) |
  400556:	4303      	orrs	r3, r0
  400558:	697a      	ldr	r2, [r7, #20]
  40055a:	4313      	orrs	r3, r2
  40055c:	617b      	str	r3, [r7, #20]

	/* Week */
	ul_date |= (ul_week << RTC_CALR_DAY_Pos);
  40055e:	6a3b      	ldr	r3, [r7, #32]
  400560:	055b      	lsls	r3, r3, #21
  400562:	697a      	ldr	r2, [r7, #20]
  400564:	4313      	orrs	r3, r2
  400566:	617b      	str	r3, [r7, #20]

	/* Day */
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  400568:	683b      	ldr	r3, [r7, #0]
  40056a:	4a21      	ldr	r2, [pc, #132]	; (4005f0 <rtc_set_date+0x13c>)
  40056c:	fba2 2303 	umull	r2, r3, r2, r3
  400570:	08db      	lsrs	r3, r3, #3
  400572:	0718      	lsls	r0, r3, #28
			((ul_day % BCD_FACTOR) << RTC_CALR_DATE_Pos);
  400574:	6839      	ldr	r1, [r7, #0]
  400576:	4b1e      	ldr	r3, [pc, #120]	; (4005f0 <rtc_set_date+0x13c>)
  400578:	fba3 2301 	umull	r2, r3, r3, r1
  40057c:	08da      	lsrs	r2, r3, #3
  40057e:	4613      	mov	r3, r2
  400580:	009b      	lsls	r3, r3, #2
  400582:	4413      	add	r3, r2
  400584:	005b      	lsls	r3, r3, #1
  400586:	1aca      	subs	r2, r1, r3
  400588:	0613      	lsls	r3, r2, #24
	ul_date |= ((ul_day / BCD_FACTOR) << (RTC_CALR_DATE_Pos + BCD_SHIFT)) |
  40058a:	4303      	orrs	r3, r0
  40058c:	697a      	ldr	r2, [r7, #20]
  40058e:	4313      	orrs	r3, r2
  400590:	617b      	str	r3, [r7, #20]

	/* Update calendar register. Check the spec for the flow. */
	while ((p_rtc->RTC_SR & RTC_SR_SEC) != RTC_SR_SEC);
  400592:	bf00      	nop
  400594:	68fb      	ldr	r3, [r7, #12]
  400596:	699b      	ldr	r3, [r3, #24]
  400598:	f003 0304 	and.w	r3, r3, #4
  40059c:	2b04      	cmp	r3, #4
  40059e:	d1f9      	bne.n	400594 <rtc_set_date+0xe0>
	p_rtc->RTC_CR |= RTC_CR_UPDCAL;
  4005a0:	68fb      	ldr	r3, [r7, #12]
  4005a2:	681b      	ldr	r3, [r3, #0]
  4005a4:	f043 0202 	orr.w	r2, r3, #2
  4005a8:	68fb      	ldr	r3, [r7, #12]
  4005aa:	601a      	str	r2, [r3, #0]
	while ((p_rtc->RTC_SR & RTC_SR_ACKUPD) != RTC_SR_ACKUPD);
  4005ac:	bf00      	nop
  4005ae:	68fb      	ldr	r3, [r7, #12]
  4005b0:	699b      	ldr	r3, [r3, #24]
  4005b2:	f003 0301 	and.w	r3, r3, #1
  4005b6:	2b01      	cmp	r3, #1
  4005b8:	d1f9      	bne.n	4005ae <rtc_set_date+0xfa>
	p_rtc->RTC_SCCR = RTC_SCCR_ACKCLR;
  4005ba:	68fb      	ldr	r3, [r7, #12]
  4005bc:	2201      	movs	r2, #1
  4005be:	61da      	str	r2, [r3, #28]
	p_rtc->RTC_CALR = ul_date;
  4005c0:	68fb      	ldr	r3, [r7, #12]
  4005c2:	697a      	ldr	r2, [r7, #20]
  4005c4:	60da      	str	r2, [r3, #12]
	p_rtc->RTC_CR &= (~RTC_CR_UPDCAL);
  4005c6:	68fb      	ldr	r3, [r7, #12]
  4005c8:	681b      	ldr	r3, [r3, #0]
  4005ca:	f023 0202 	bic.w	r2, r3, #2
  4005ce:	68fb      	ldr	r3, [r7, #12]
  4005d0:	601a      	str	r2, [r3, #0]

	return (p_rtc->RTC_VER & RTC_VER_NVCAL);
  4005d2:	68fb      	ldr	r3, [r7, #12]
  4005d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4005d6:	f003 0302 	and.w	r3, r3, #2
}
  4005da:	4618      	mov	r0, r3
  4005dc:	371c      	adds	r7, #28
  4005de:	46bd      	mov	sp, r7
  4005e0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4005e4:	4770      	bx	lr
  4005e6:	bf00      	nop
  4005e8:	10624dd3 	.word	0x10624dd3
  4005ec:	51eb851f 	.word	0x51eb851f
  4005f0:	cccccccd 	.word	0xcccccccd

004005f4 <rtc_get_status>:
 * \param p_rtc Pointer to an RTC instance.
 *
 * \return Status of the RTC.
 */
uint32_t rtc_get_status(Rtc *p_rtc)
{
  4005f4:	b480      	push	{r7}
  4005f6:	b083      	sub	sp, #12
  4005f8:	af00      	add	r7, sp, #0
  4005fa:	6078      	str	r0, [r7, #4]
	return (p_rtc->RTC_SR);
  4005fc:	687b      	ldr	r3, [r7, #4]
  4005fe:	699b      	ldr	r3, [r3, #24]
}
  400600:	4618      	mov	r0, r3
  400602:	370c      	adds	r7, #12
  400604:	46bd      	mov	sp, r7
  400606:	f85d 7b04 	ldr.w	r7, [sp], #4
  40060a:	4770      	bx	lr

0040060c <rtc_clear_status>:
 *
 * \param p_rtc Pointer to an RTC instance.
 * \param ul_clear Some flag bits which will be cleared.
 */
void rtc_clear_status(Rtc *p_rtc, uint32_t ul_clear)
{
  40060c:	b480      	push	{r7}
  40060e:	b083      	sub	sp, #12
  400610:	af00      	add	r7, sp, #0
  400612:	6078      	str	r0, [r7, #4]
  400614:	6039      	str	r1, [r7, #0]
	p_rtc->RTC_SCCR = ul_clear;
  400616:	687b      	ldr	r3, [r7, #4]
  400618:	683a      	ldr	r2, [r7, #0]
  40061a:	61da      	str	r2, [r3, #28]
}
  40061c:	bf00      	nop
  40061e:	370c      	adds	r7, #12
  400620:	46bd      	mov	sp, r7
  400622:	f85d 7b04 	ldr.w	r7, [sp], #4
  400626:	4770      	bx	lr

00400628 <rtt_init>:
 * \param us_prescaler Prescaler value for the RTT.
 *
 * \return 0 if successful.
 */
uint32_t rtt_init(Rtt *p_rtt, uint16_t us_prescaler)
{
  400628:	b480      	push	{r7}
  40062a:	b083      	sub	sp, #12
  40062c:	af00      	add	r7, sp, #0
  40062e:	6078      	str	r0, [r7, #4]
  400630:	460b      	mov	r3, r1
  400632:	807b      	strh	r3, [r7, #2]
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST | g_wobits_in_rtt_mr);
  400634:	887a      	ldrh	r2, [r7, #2]
  400636:	4b07      	ldr	r3, [pc, #28]	; (400654 <rtt_init+0x2c>)
  400638:	681b      	ldr	r3, [r3, #0]
  40063a:	4313      	orrs	r3, r2
  40063c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
  400640:	687b      	ldr	r3, [r7, #4]
  400642:	601a      	str	r2, [r3, #0]
#else
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST);
#endif
	return 0;
  400644:	2300      	movs	r3, #0
}
  400646:	4618      	mov	r0, r3
  400648:	370c      	adds	r7, #12
  40064a:	46bd      	mov	sp, r7
  40064c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400650:	4770      	bx	lr
  400652:	bf00      	nop
  400654:	204009ec 	.word	0x204009ec

00400658 <rtt_sel_source>:
 *
 * \param p_rtt Pointer to an RTT instance.
 * \param is_rtc_sel RTC 1Hz Clock Selection.
 */
void rtt_sel_source(Rtt *p_rtt, bool is_rtc_sel)
{
  400658:	b480      	push	{r7}
  40065a:	b083      	sub	sp, #12
  40065c:	af00      	add	r7, sp, #0
  40065e:	6078      	str	r0, [r7, #4]
  400660:	460b      	mov	r3, r1
  400662:	70fb      	strb	r3, [r7, #3]
	if(is_rtc_sel) {
  400664:	78fb      	ldrb	r3, [r7, #3]
  400666:	2b00      	cmp	r3, #0
  400668:	d00d      	beq.n	400686 <rtt_sel_source+0x2e>
		g_wobits_in_rtt_mr |= RTT_MR_RTC1HZ;
  40066a:	4b10      	ldr	r3, [pc, #64]	; (4006ac <rtt_sel_source+0x54>)
  40066c:	681b      	ldr	r3, [r3, #0]
  40066e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  400672:	4a0e      	ldr	r2, [pc, #56]	; (4006ac <rtt_sel_source+0x54>)
  400674:	6013      	str	r3, [r2, #0]
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  400676:	687b      	ldr	r3, [r7, #4]
  400678:	681a      	ldr	r2, [r3, #0]
  40067a:	4b0c      	ldr	r3, [pc, #48]	; (4006ac <rtt_sel_source+0x54>)
  40067c:	681b      	ldr	r3, [r3, #0]
  40067e:	431a      	orrs	r2, r3
  400680:	687b      	ldr	r3, [r7, #4]
  400682:	601a      	str	r2, [r3, #0]
	} else {
		g_wobits_in_rtt_mr &= ~RTT_MR_RTC1HZ;
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
	}
}
  400684:	e00c      	b.n	4006a0 <rtt_sel_source+0x48>
		g_wobits_in_rtt_mr &= ~RTT_MR_RTC1HZ;
  400686:	4b09      	ldr	r3, [pc, #36]	; (4006ac <rtt_sel_source+0x54>)
  400688:	681b      	ldr	r3, [r3, #0]
  40068a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
  40068e:	4a07      	ldr	r2, [pc, #28]	; (4006ac <rtt_sel_source+0x54>)
  400690:	6013      	str	r3, [r2, #0]
		p_rtt->RTT_MR |= g_wobits_in_rtt_mr;
  400692:	687b      	ldr	r3, [r7, #4]
  400694:	681a      	ldr	r2, [r3, #0]
  400696:	4b05      	ldr	r3, [pc, #20]	; (4006ac <rtt_sel_source+0x54>)
  400698:	681b      	ldr	r3, [r3, #0]
  40069a:	431a      	orrs	r2, r3
  40069c:	687b      	ldr	r3, [r7, #4]
  40069e:	601a      	str	r2, [r3, #0]
}
  4006a0:	bf00      	nop
  4006a2:	370c      	adds	r7, #12
  4006a4:	46bd      	mov	sp, r7
  4006a6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4006aa:	4770      	bx	lr
  4006ac:	204009ec 	.word	0x204009ec

004006b0 <rtt_enable_interrupt>:
 *
 * \param p_rtt Pointer to an RTT instance.
 * \param ul_sources Interrupts to be enabled.
 */
void rtt_enable_interrupt(Rtt *p_rtt, uint32_t ul_sources)
{
  4006b0:	b480      	push	{r7}
  4006b2:	b085      	sub	sp, #20
  4006b4:	af00      	add	r7, sp, #0
  4006b6:	6078      	str	r0, [r7, #4]
  4006b8:	6039      	str	r1, [r7, #0]
	uint32_t temp;

	temp = p_rtt->RTT_MR;
  4006ba:	687b      	ldr	r3, [r7, #4]
  4006bc:	681b      	ldr	r3, [r3, #0]
  4006be:	60fb      	str	r3, [r7, #12]
	temp |= ul_sources;
  4006c0:	68fa      	ldr	r2, [r7, #12]
  4006c2:	683b      	ldr	r3, [r7, #0]
  4006c4:	4313      	orrs	r3, r2
  4006c6:	60fb      	str	r3, [r7, #12]
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	temp |= g_wobits_in_rtt_mr;
  4006c8:	4b06      	ldr	r3, [pc, #24]	; (4006e4 <rtt_enable_interrupt+0x34>)
  4006ca:	681b      	ldr	r3, [r3, #0]
  4006cc:	68fa      	ldr	r2, [r7, #12]
  4006ce:	4313      	orrs	r3, r2
  4006d0:	60fb      	str	r3, [r7, #12]
#endif
	p_rtt->RTT_MR = temp;
  4006d2:	687b      	ldr	r3, [r7, #4]
  4006d4:	68fa      	ldr	r2, [r7, #12]
  4006d6:	601a      	str	r2, [r3, #0]
}
  4006d8:	bf00      	nop
  4006da:	3714      	adds	r7, #20
  4006dc:	46bd      	mov	sp, r7
  4006de:	f85d 7b04 	ldr.w	r7, [sp], #4
  4006e2:	4770      	bx	lr
  4006e4:	204009ec 	.word	0x204009ec

004006e8 <rtt_disable_interrupt>:
 *
 * \param p_rtt Pointer to an RTT instance.
 * \param ul_sources Interrupts to be disabled.
 */
void rtt_disable_interrupt(Rtt *p_rtt, uint32_t ul_sources)
{
  4006e8:	b480      	push	{r7}
  4006ea:	b085      	sub	sp, #20
  4006ec:	af00      	add	r7, sp, #0
  4006ee:	6078      	str	r0, [r7, #4]
  4006f0:	6039      	str	r1, [r7, #0]
	uint32_t temp = 0;
  4006f2:	2300      	movs	r3, #0
  4006f4:	60fb      	str	r3, [r7, #12]

	temp = p_rtt->RTT_MR;
  4006f6:	687b      	ldr	r3, [r7, #4]
  4006f8:	681b      	ldr	r3, [r3, #0]
  4006fa:	60fb      	str	r3, [r7, #12]
	temp &= (~ul_sources);
  4006fc:	683b      	ldr	r3, [r7, #0]
  4006fe:	43db      	mvns	r3, r3
  400700:	68fa      	ldr	r2, [r7, #12]
  400702:	4013      	ands	r3, r2
  400704:	60fb      	str	r3, [r7, #12]
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	temp |= g_wobits_in_rtt_mr;
  400706:	4b07      	ldr	r3, [pc, #28]	; (400724 <rtt_disable_interrupt+0x3c>)
  400708:	681b      	ldr	r3, [r3, #0]
  40070a:	68fa      	ldr	r2, [r7, #12]
  40070c:	4313      	orrs	r3, r2
  40070e:	60fb      	str	r3, [r7, #12]
#endif
	p_rtt->RTT_MR = temp;
  400710:	687b      	ldr	r3, [r7, #4]
  400712:	68fa      	ldr	r2, [r7, #12]
  400714:	601a      	str	r2, [r3, #0]
}
  400716:	bf00      	nop
  400718:	3714      	adds	r7, #20
  40071a:	46bd      	mov	sp, r7
  40071c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400720:	4770      	bx	lr
  400722:	bf00      	nop
  400724:	204009ec 	.word	0x204009ec

00400728 <rtt_read_timer_value>:
 * \param p_rtt Pointer to an RTT instance.
 *
 * \return The current Real-time Timer value.
 */
uint32_t rtt_read_timer_value(Rtt *p_rtt)
{
  400728:	b480      	push	{r7}
  40072a:	b085      	sub	sp, #20
  40072c:	af00      	add	r7, sp, #0
  40072e:	6078      	str	r0, [r7, #4]
	uint32_t rtt_val = p_rtt->RTT_VR;
  400730:	687b      	ldr	r3, [r7, #4]
  400732:	689b      	ldr	r3, [r3, #8]
  400734:	60fb      	str	r3, [r7, #12]

	while (rtt_val != p_rtt->RTT_VR) {
  400736:	e002      	b.n	40073e <rtt_read_timer_value+0x16>
		rtt_val = p_rtt->RTT_VR;
  400738:	687b      	ldr	r3, [r7, #4]
  40073a:	689b      	ldr	r3, [r3, #8]
  40073c:	60fb      	str	r3, [r7, #12]
	while (rtt_val != p_rtt->RTT_VR) {
  40073e:	687b      	ldr	r3, [r7, #4]
  400740:	689a      	ldr	r2, [r3, #8]
  400742:	68fb      	ldr	r3, [r7, #12]
  400744:	429a      	cmp	r2, r3
  400746:	d1f7      	bne.n	400738 <rtt_read_timer_value+0x10>
	}

	return rtt_val;
  400748:	68fb      	ldr	r3, [r7, #12]
}
  40074a:	4618      	mov	r0, r3
  40074c:	3714      	adds	r7, #20
  40074e:	46bd      	mov	sp, r7
  400750:	f85d 7b04 	ldr.w	r7, [sp], #4
  400754:	4770      	bx	lr

00400756 <rtt_get_status>:
 * \param p_rtt Pointer to an RTT instance.
 *
 * \return The Real-time Timer status.
 */
uint32_t rtt_get_status(Rtt *p_rtt)
{
  400756:	b480      	push	{r7}
  400758:	b083      	sub	sp, #12
  40075a:	af00      	add	r7, sp, #0
  40075c:	6078      	str	r0, [r7, #4]
	return p_rtt->RTT_SR;
  40075e:	687b      	ldr	r3, [r7, #4]
  400760:	68db      	ldr	r3, [r3, #12]
}
  400762:	4618      	mov	r0, r3
  400764:	370c      	adds	r7, #12
  400766:	46bd      	mov	sp, r7
  400768:	f85d 7b04 	ldr.w	r7, [sp], #4
  40076c:	4770      	bx	lr
	...

00400770 <rtt_write_alarm_time>:
 * \param ul_alarm_time Alarm time,Alarm time = ALMV + 1.
 *
 * \retval 0 Configuration is done.
 */
uint32_t rtt_write_alarm_time(Rtt *p_rtt, uint32_t ul_alarm_time)
{
  400770:	b580      	push	{r7, lr}
  400772:	b084      	sub	sp, #16
  400774:	af00      	add	r7, sp, #0
  400776:	6078      	str	r0, [r7, #4]
  400778:	6039      	str	r1, [r7, #0]
	uint32_t flag;

	flag = p_rtt->RTT_MR & RTT_MR_ALMIEN;
  40077a:	687b      	ldr	r3, [r7, #4]
  40077c:	681b      	ldr	r3, [r3, #0]
  40077e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  400782:	60fb      	str	r3, [r7, #12]

	rtt_disable_interrupt(RTT, RTT_MR_ALMIEN);
  400784:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  400788:	480d      	ldr	r0, [pc, #52]	; (4007c0 <rtt_write_alarm_time+0x50>)
  40078a:	4b0e      	ldr	r3, [pc, #56]	; (4007c4 <rtt_write_alarm_time+0x54>)
  40078c:	4798      	blx	r3

	/**
	 * Alarm time = ALMV + 1,If the incoming parameter 
	 * is 0, the ALMV is set to 0xFFFFFFFF.
	*/
	if(ul_alarm_time == 0) {
  40078e:	683b      	ldr	r3, [r7, #0]
  400790:	2b00      	cmp	r3, #0
  400792:	d104      	bne.n	40079e <rtt_write_alarm_time+0x2e>
		p_rtt->RTT_AR = 0xFFFFFFFF;
  400794:	687b      	ldr	r3, [r7, #4]
  400796:	f04f 32ff 	mov.w	r2, #4294967295
  40079a:	605a      	str	r2, [r3, #4]
  40079c:	e003      	b.n	4007a6 <rtt_write_alarm_time+0x36>
	}
	else {
		p_rtt->RTT_AR = ul_alarm_time - 1;
  40079e:	683b      	ldr	r3, [r7, #0]
  4007a0:	1e5a      	subs	r2, r3, #1
  4007a2:	687b      	ldr	r3, [r7, #4]
  4007a4:	605a      	str	r2, [r3, #4]
	}

	if (flag) {
  4007a6:	68fb      	ldr	r3, [r7, #12]
  4007a8:	2b00      	cmp	r3, #0
  4007aa:	d004      	beq.n	4007b6 <rtt_write_alarm_time+0x46>
		rtt_enable_interrupt(RTT, RTT_MR_ALMIEN);
  4007ac:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  4007b0:	4803      	ldr	r0, [pc, #12]	; (4007c0 <rtt_write_alarm_time+0x50>)
  4007b2:	4b05      	ldr	r3, [pc, #20]	; (4007c8 <rtt_write_alarm_time+0x58>)
  4007b4:	4798      	blx	r3
	}

	return 0;
  4007b6:	2300      	movs	r3, #0
}
  4007b8:	4618      	mov	r0, r3
  4007ba:	3710      	adds	r7, #16
  4007bc:	46bd      	mov	sp, r7
  4007be:	bd80      	pop	{r7, pc}
  4007c0:	400e1830 	.word	0x400e1830
  4007c4:	004006e9 	.word	0x004006e9
  4007c8:	004006b1 	.word	0x004006b1

004007cc <spi_get_peripheral_select_mode>:
 * \param p_spi Pointer to an SPI instance.
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
  4007cc:	b480      	push	{r7}
  4007ce:	b083      	sub	sp, #12
  4007d0:	af00      	add	r7, sp, #0
  4007d2:	6078      	str	r0, [r7, #4]
	if (p_spi->SPI_MR & SPI_MR_PS) {
  4007d4:	687b      	ldr	r3, [r7, #4]
  4007d6:	685b      	ldr	r3, [r3, #4]
  4007d8:	f003 0302 	and.w	r3, r3, #2
  4007dc:	2b00      	cmp	r3, #0
  4007de:	d001      	beq.n	4007e4 <spi_get_peripheral_select_mode+0x18>
		return 1;
  4007e0:	2301      	movs	r3, #1
  4007e2:	e000      	b.n	4007e6 <spi_get_peripheral_select_mode+0x1a>
	} else {
		return 0;
  4007e4:	2300      	movs	r3, #0
	}
}
  4007e6:	4618      	mov	r0, r3
  4007e8:	370c      	adds	r7, #12
  4007ea:	46bd      	mov	sp, r7
  4007ec:	f85d 7b04 	ldr.w	r7, [sp], #4
  4007f0:	4770      	bx	lr
	...

004007f4 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  4007f4:	b580      	push	{r7, lr}
  4007f6:	b082      	sub	sp, #8
  4007f8:	af00      	add	r7, sp, #0
  4007fa:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  4007fc:	6878      	ldr	r0, [r7, #4]
  4007fe:	4b03      	ldr	r3, [pc, #12]	; (40080c <sysclk_enable_peripheral_clock+0x18>)
  400800:	4798      	blx	r3
}
  400802:	bf00      	nop
  400804:	3708      	adds	r7, #8
  400806:	46bd      	mov	sp, r7
  400808:	bd80      	pop	{r7, pc}
  40080a:	bf00      	nop
  40080c:	00402be9 	.word	0x00402be9

00400810 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  400810:	b580      	push	{r7, lr}
  400812:	b082      	sub	sp, #8
  400814:	af00      	add	r7, sp, #0
  400816:	6078      	str	r0, [r7, #4]
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	if (p_spi == SPI0) {
  400818:	687b      	ldr	r3, [r7, #4]
  40081a:	4a09      	ldr	r2, [pc, #36]	; (400840 <spi_enable_clock+0x30>)
  40081c:	4293      	cmp	r3, r2
  40081e:	d103      	bne.n	400828 <spi_enable_clock+0x18>
		sysclk_enable_peripheral_clock(ID_SPI0);
  400820:	2015      	movs	r0, #21
  400822:	4b08      	ldr	r3, [pc, #32]	; (400844 <spi_enable_clock+0x34>)
  400824:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  400826:	e006      	b.n	400836 <spi_enable_clock+0x26>
	else if (p_spi == SPI1) {
  400828:	687b      	ldr	r3, [r7, #4]
  40082a:	4a07      	ldr	r2, [pc, #28]	; (400848 <spi_enable_clock+0x38>)
  40082c:	4293      	cmp	r3, r2
  40082e:	d102      	bne.n	400836 <spi_enable_clock+0x26>
		sysclk_enable_peripheral_clock(ID_SPI1);
  400830:	202a      	movs	r0, #42	; 0x2a
  400832:	4b04      	ldr	r3, [pc, #16]	; (400844 <spi_enable_clock+0x34>)
  400834:	4798      	blx	r3
}
  400836:	bf00      	nop
  400838:	3708      	adds	r7, #8
  40083a:	46bd      	mov	sp, r7
  40083c:	bd80      	pop	{r7, pc}
  40083e:	bf00      	nop
  400840:	40008000 	.word	0x40008000
  400844:	004007f5 	.word	0x004007f5
  400848:	40058000 	.word	0x40058000

0040084c <spi_set_peripheral_chip_select_value>:
 *                 The decode mode can be enabled/disabled by follow functions:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
  40084c:	b480      	push	{r7}
  40084e:	b083      	sub	sp, #12
  400850:	af00      	add	r7, sp, #0
  400852:	6078      	str	r0, [r7, #4]
  400854:	6039      	str	r1, [r7, #0]
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  400856:	687b      	ldr	r3, [r7, #4]
  400858:	685b      	ldr	r3, [r3, #4]
  40085a:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
  40085e:	687b      	ldr	r3, [r7, #4]
  400860:	605a      	str	r2, [r3, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  400862:	687b      	ldr	r3, [r7, #4]
  400864:	685a      	ldr	r2, [r3, #4]
  400866:	683b      	ldr	r3, [r7, #0]
  400868:	041b      	lsls	r3, r3, #16
  40086a:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
  40086e:	431a      	orrs	r2, r3
  400870:	687b      	ldr	r3, [r7, #4]
  400872:	605a      	str	r2, [r3, #4]
}
  400874:	bf00      	nop
  400876:	370c      	adds	r7, #12
  400878:	46bd      	mov	sp, r7
  40087a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40087e:	4770      	bx	lr

00400880 <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  400880:	b580      	push	{r7, lr}
  400882:	b084      	sub	sp, #16
  400884:	af00      	add	r7, sp, #0
  400886:	6078      	str	r0, [r7, #4]
  400888:	4608      	mov	r0, r1
  40088a:	4611      	mov	r1, r2
  40088c:	461a      	mov	r2, r3
  40088e:	4603      	mov	r3, r0
  400890:	807b      	strh	r3, [r7, #2]
  400892:	460b      	mov	r3, r1
  400894:	707b      	strb	r3, [r7, #1]
  400896:	4613      	mov	r3, r2
  400898:	703b      	strb	r3, [r7, #0]
	uint32_t timeout = SPI_TIMEOUT;
  40089a:	f643 2398 	movw	r3, #15000	; 0x3a98
  40089e:	60fb      	str	r3, [r7, #12]
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  4008a0:	e006      	b.n	4008b0 <spi_write+0x30>
		if (!timeout--) {
  4008a2:	68fb      	ldr	r3, [r7, #12]
  4008a4:	1e5a      	subs	r2, r3, #1
  4008a6:	60fa      	str	r2, [r7, #12]
  4008a8:	2b00      	cmp	r3, #0
  4008aa:	d101      	bne.n	4008b0 <spi_write+0x30>
			return SPI_ERROR_TIMEOUT;
  4008ac:	2301      	movs	r3, #1
  4008ae:	e020      	b.n	4008f2 <spi_write+0x72>
	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  4008b0:	687b      	ldr	r3, [r7, #4]
  4008b2:	691b      	ldr	r3, [r3, #16]
  4008b4:	f003 0302 	and.w	r3, r3, #2
  4008b8:	2b00      	cmp	r3, #0
  4008ba:	d0f2      	beq.n	4008a2 <spi_write+0x22>
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  4008bc:	6878      	ldr	r0, [r7, #4]
  4008be:	4b0f      	ldr	r3, [pc, #60]	; (4008fc <spi_write+0x7c>)
  4008c0:	4798      	blx	r3
  4008c2:	4603      	mov	r3, r0
  4008c4:	2b00      	cmp	r3, #0
  4008c6:	d00e      	beq.n	4008e6 <spi_write+0x66>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  4008c8:	887a      	ldrh	r2, [r7, #2]
  4008ca:	787b      	ldrb	r3, [r7, #1]
  4008cc:	041b      	lsls	r3, r3, #16
  4008ce:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
  4008d2:	4313      	orrs	r3, r2
  4008d4:	60bb      	str	r3, [r7, #8]
		if (uc_last) {
  4008d6:	783b      	ldrb	r3, [r7, #0]
  4008d8:	2b00      	cmp	r3, #0
  4008da:	d006      	beq.n	4008ea <spi_write+0x6a>
			value |= SPI_TDR_LASTXFER;
  4008dc:	68bb      	ldr	r3, [r7, #8]
  4008de:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  4008e2:	60bb      	str	r3, [r7, #8]
  4008e4:	e001      	b.n	4008ea <spi_write+0x6a>
		}
	} else {
		value = SPI_TDR_TD(us_data);
  4008e6:	887b      	ldrh	r3, [r7, #2]
  4008e8:	60bb      	str	r3, [r7, #8]
	}

	p_spi->SPI_TDR = value;
  4008ea:	687b      	ldr	r3, [r7, #4]
  4008ec:	68ba      	ldr	r2, [r7, #8]
  4008ee:	60da      	str	r2, [r3, #12]

	return SPI_OK;
  4008f0:	2300      	movs	r3, #0
}
  4008f2:	4618      	mov	r0, r3
  4008f4:	3710      	adds	r7, #16
  4008f6:	46bd      	mov	sp, r7
  4008f8:	bd80      	pop	{r7, pc}
  4008fa:	bf00      	nop
  4008fc:	004007cd 	.word	0x004007cd

00400900 <spi_set_clock_polarity>:
 * \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
  400900:	b480      	push	{r7}
  400902:	b085      	sub	sp, #20
  400904:	af00      	add	r7, sp, #0
  400906:	60f8      	str	r0, [r7, #12]
  400908:	60b9      	str	r1, [r7, #8]
  40090a:	607a      	str	r2, [r7, #4]
	if (ul_polarity) {
  40090c:	687b      	ldr	r3, [r7, #4]
  40090e:	2b00      	cmp	r3, #0
  400910:	d00c      	beq.n	40092c <spi_set_clock_polarity+0x2c>
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  400912:	68fb      	ldr	r3, [r7, #12]
  400914:	68ba      	ldr	r2, [r7, #8]
  400916:	320c      	adds	r2, #12
  400918:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40091c:	f043 0101 	orr.w	r1, r3, #1
  400920:	68fb      	ldr	r3, [r7, #12]
  400922:	68ba      	ldr	r2, [r7, #8]
  400924:	320c      	adds	r2, #12
  400926:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
	}
}
  40092a:	e00b      	b.n	400944 <spi_set_clock_polarity+0x44>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  40092c:	68fb      	ldr	r3, [r7, #12]
  40092e:	68ba      	ldr	r2, [r7, #8]
  400930:	320c      	adds	r2, #12
  400932:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  400936:	f023 0101 	bic.w	r1, r3, #1
  40093a:	68fb      	ldr	r3, [r7, #12]
  40093c:	68ba      	ldr	r2, [r7, #8]
  40093e:	320c      	adds	r2, #12
  400940:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  400944:	bf00      	nop
  400946:	3714      	adds	r7, #20
  400948:	46bd      	mov	sp, r7
  40094a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40094e:	4770      	bx	lr

00400950 <spi_set_clock_phase>:
 * \param p_spi Pointer to an SPI instance.
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
  400950:	b480      	push	{r7}
  400952:	b085      	sub	sp, #20
  400954:	af00      	add	r7, sp, #0
  400956:	60f8      	str	r0, [r7, #12]
  400958:	60b9      	str	r1, [r7, #8]
  40095a:	607a      	str	r2, [r7, #4]
	if (ul_phase) {
  40095c:	687b      	ldr	r3, [r7, #4]
  40095e:	2b00      	cmp	r3, #0
  400960:	d00c      	beq.n	40097c <spi_set_clock_phase+0x2c>
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  400962:	68fb      	ldr	r3, [r7, #12]
  400964:	68ba      	ldr	r2, [r7, #8]
  400966:	320c      	adds	r2, #12
  400968:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40096c:	f043 0102 	orr.w	r1, r3, #2
  400970:	68fb      	ldr	r3, [r7, #12]
  400972:	68ba      	ldr	r2, [r7, #8]
  400974:	320c      	adds	r2, #12
  400976:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
	}
}
  40097a:	e00b      	b.n	400994 <spi_set_clock_phase+0x44>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  40097c:	68fb      	ldr	r3, [r7, #12]
  40097e:	68ba      	ldr	r2, [r7, #8]
  400980:	320c      	adds	r2, #12
  400982:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  400986:	f023 0102 	bic.w	r1, r3, #2
  40098a:	68fb      	ldr	r3, [r7, #12]
  40098c:	68ba      	ldr	r2, [r7, #8]
  40098e:	320c      	adds	r2, #12
  400990:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  400994:	bf00      	nop
  400996:	3714      	adds	r7, #20
  400998:	46bd      	mov	sp, r7
  40099a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40099e:	4770      	bx	lr

004009a0 <spi_configure_cs_behavior>:
 * \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
  4009a0:	b480      	push	{r7}
  4009a2:	b085      	sub	sp, #20
  4009a4:	af00      	add	r7, sp, #0
  4009a6:	60f8      	str	r0, [r7, #12]
  4009a8:	60b9      	str	r1, [r7, #8]
  4009aa:	607a      	str	r2, [r7, #4]
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  4009ac:	687b      	ldr	r3, [r7, #4]
  4009ae:	2b04      	cmp	r3, #4
  4009b0:	d118      	bne.n	4009e4 <spi_configure_cs_behavior+0x44>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  4009b2:	68fb      	ldr	r3, [r7, #12]
  4009b4:	68ba      	ldr	r2, [r7, #8]
  4009b6:	320c      	adds	r2, #12
  4009b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4009bc:	f023 0108 	bic.w	r1, r3, #8
  4009c0:	68fb      	ldr	r3, [r7, #12]
  4009c2:	68ba      	ldr	r2, [r7, #8]
  4009c4:	320c      	adds	r2, #12
  4009c6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  4009ca:	68fb      	ldr	r3, [r7, #12]
  4009cc:	68ba      	ldr	r2, [r7, #8]
  4009ce:	320c      	adds	r2, #12
  4009d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4009d4:	f043 0104 	orr.w	r1, r3, #4
  4009d8:	68fb      	ldr	r3, [r7, #12]
  4009da:	68ba      	ldr	r2, [r7, #8]
  4009dc:	320c      	adds	r2, #12
  4009de:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
	}
}
  4009e2:	e02a      	b.n	400a3a <spi_configure_cs_behavior+0x9a>
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  4009e4:	687b      	ldr	r3, [r7, #4]
  4009e6:	2b00      	cmp	r3, #0
  4009e8:	d118      	bne.n	400a1c <spi_configure_cs_behavior+0x7c>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  4009ea:	68fb      	ldr	r3, [r7, #12]
  4009ec:	68ba      	ldr	r2, [r7, #8]
  4009ee:	320c      	adds	r2, #12
  4009f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4009f4:	f023 0108 	bic.w	r1, r3, #8
  4009f8:	68fb      	ldr	r3, [r7, #12]
  4009fa:	68ba      	ldr	r2, [r7, #8]
  4009fc:	320c      	adds	r2, #12
  4009fe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  400a02:	68fb      	ldr	r3, [r7, #12]
  400a04:	68ba      	ldr	r2, [r7, #8]
  400a06:	320c      	adds	r2, #12
  400a08:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  400a0c:	f023 0104 	bic.w	r1, r3, #4
  400a10:	68fb      	ldr	r3, [r7, #12]
  400a12:	68ba      	ldr	r2, [r7, #8]
  400a14:	320c      	adds	r2, #12
  400a16:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  400a1a:	e00e      	b.n	400a3a <spi_configure_cs_behavior+0x9a>
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  400a1c:	687b      	ldr	r3, [r7, #4]
  400a1e:	2b08      	cmp	r3, #8
  400a20:	d10b      	bne.n	400a3a <spi_configure_cs_behavior+0x9a>
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  400a22:	68fb      	ldr	r3, [r7, #12]
  400a24:	68ba      	ldr	r2, [r7, #8]
  400a26:	320c      	adds	r2, #12
  400a28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  400a2c:	f043 0108 	orr.w	r1, r3, #8
  400a30:	68fb      	ldr	r3, [r7, #12]
  400a32:	68ba      	ldr	r2, [r7, #8]
  400a34:	320c      	adds	r2, #12
  400a36:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  400a3a:	bf00      	nop
  400a3c:	3714      	adds	r7, #20
  400a3e:	46bd      	mov	sp, r7
  400a40:	f85d 7b04 	ldr.w	r7, [sp], #4
  400a44:	4770      	bx	lr

00400a46 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  400a46:	b480      	push	{r7}
  400a48:	b085      	sub	sp, #20
  400a4a:	af00      	add	r7, sp, #0
  400a4c:	60f8      	str	r0, [r7, #12]
  400a4e:	60b9      	str	r1, [r7, #8]
  400a50:	607a      	str	r2, [r7, #4]
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  400a52:	68fb      	ldr	r3, [r7, #12]
  400a54:	68ba      	ldr	r2, [r7, #8]
  400a56:	320c      	adds	r2, #12
  400a58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  400a5c:	f023 01f0 	bic.w	r1, r3, #240	; 0xf0
  400a60:	68fb      	ldr	r3, [r7, #12]
  400a62:	68ba      	ldr	r2, [r7, #8]
  400a64:	320c      	adds	r2, #12
  400a66:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  400a6a:	68fb      	ldr	r3, [r7, #12]
  400a6c:	68ba      	ldr	r2, [r7, #8]
  400a6e:	320c      	adds	r2, #12
  400a70:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  400a74:	687b      	ldr	r3, [r7, #4]
  400a76:	ea42 0103 	orr.w	r1, r2, r3
  400a7a:	68fb      	ldr	r3, [r7, #12]
  400a7c:	68ba      	ldr	r2, [r7, #8]
  400a7e:	320c      	adds	r2, #12
  400a80:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  400a84:	bf00      	nop
  400a86:	3714      	adds	r7, #20
  400a88:	46bd      	mov	sp, r7
  400a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
  400a8e:	4770      	bx	lr

00400a90 <spi_calc_baudrate_div>:
 * \return Divider or error code.
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
  400a90:	b480      	push	{r7}
  400a92:	b085      	sub	sp, #20
  400a94:	af00      	add	r7, sp, #0
  400a96:	6078      	str	r0, [r7, #4]
  400a98:	6039      	str	r1, [r7, #0]
	int baud_div = div_ceil(mck, baudrate);
  400a9a:	683a      	ldr	r2, [r7, #0]
  400a9c:	687b      	ldr	r3, [r7, #4]
  400a9e:	4413      	add	r3, r2
  400aa0:	1e5a      	subs	r2, r3, #1
  400aa2:	687b      	ldr	r3, [r7, #4]
  400aa4:	fbb2 f3f3 	udiv	r3, r2, r3
  400aa8:	60fb      	str	r3, [r7, #12]

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  400aaa:	68fb      	ldr	r3, [r7, #12]
  400aac:	2b00      	cmp	r3, #0
  400aae:	dd02      	ble.n	400ab6 <spi_calc_baudrate_div+0x26>
  400ab0:	68fb      	ldr	r3, [r7, #12]
  400ab2:	2bff      	cmp	r3, #255	; 0xff
  400ab4:	dd02      	ble.n	400abc <spi_calc_baudrate_div+0x2c>
		return -1;
  400ab6:	f04f 33ff 	mov.w	r3, #4294967295
  400aba:	e001      	b.n	400ac0 <spi_calc_baudrate_div+0x30>
	}

	return baud_div;
  400abc:	68fb      	ldr	r3, [r7, #12]
  400abe:	b21b      	sxth	r3, r3
}
  400ac0:	4618      	mov	r0, r3
  400ac2:	3714      	adds	r7, #20
  400ac4:	46bd      	mov	sp, r7
  400ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
  400aca:	4770      	bx	lr

00400acc <spi_set_baudrate_div>:
 * \retval is 0 Success.
 * \retval is -1 Error.
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
  400acc:	b480      	push	{r7}
  400ace:	b085      	sub	sp, #20
  400ad0:	af00      	add	r7, sp, #0
  400ad2:	60f8      	str	r0, [r7, #12]
  400ad4:	60b9      	str	r1, [r7, #8]
  400ad6:	4613      	mov	r3, r2
  400ad8:	71fb      	strb	r3, [r7, #7]
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider)
  400ada:	79fb      	ldrb	r3, [r7, #7]
  400adc:	2b00      	cmp	r3, #0
  400ade:	d102      	bne.n	400ae6 <spi_set_baudrate_div+0x1a>
        return -1;
  400ae0:	f04f 33ff 	mov.w	r3, #4294967295
  400ae4:	e01b      	b.n	400b1e <spi_set_baudrate_div+0x52>

	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  400ae6:	68fb      	ldr	r3, [r7, #12]
  400ae8:	68ba      	ldr	r2, [r7, #8]
  400aea:	320c      	adds	r2, #12
  400aec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  400af0:	f423 417f 	bic.w	r1, r3, #65280	; 0xff00
  400af4:	68fb      	ldr	r3, [r7, #12]
  400af6:	68ba      	ldr	r2, [r7, #8]
  400af8:	320c      	adds	r2, #12
  400afa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  400afe:	68fb      	ldr	r3, [r7, #12]
  400b00:	68ba      	ldr	r2, [r7, #8]
  400b02:	320c      	adds	r2, #12
  400b04:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  400b08:	79fb      	ldrb	r3, [r7, #7]
  400b0a:	021b      	lsls	r3, r3, #8
  400b0c:	b29b      	uxth	r3, r3
  400b0e:	ea42 0103 	orr.w	r1, r2, r3
  400b12:	68fb      	ldr	r3, [r7, #12]
  400b14:	68ba      	ldr	r2, [r7, #8]
  400b16:	320c      	adds	r2, #12
  400b18:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return 0;
  400b1c:	2300      	movs	r3, #0
}
  400b1e:	4618      	mov	r0, r3
  400b20:	3714      	adds	r7, #20
  400b22:	46bd      	mov	sp, r7
  400b24:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b28:	4770      	bx	lr

00400b2a <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  400b2a:	b480      	push	{r7}
  400b2c:	b087      	sub	sp, #28
  400b2e:	af00      	add	r7, sp, #0
  400b30:	60f8      	str	r0, [r7, #12]
  400b32:	60b9      	str	r1, [r7, #8]
  400b34:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400b36:	68fa      	ldr	r2, [r7, #12]
  400b38:	68bb      	ldr	r3, [r7, #8]
  400b3a:	019b      	lsls	r3, r3, #6
  400b3c:	4413      	add	r3, r2
  400b3e:	617b      	str	r3, [r7, #20]

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  400b40:	697b      	ldr	r3, [r7, #20]
  400b42:	2202      	movs	r2, #2
  400b44:	601a      	str	r2, [r3, #0]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  400b46:	697b      	ldr	r3, [r7, #20]
  400b48:	f04f 32ff 	mov.w	r2, #4294967295
  400b4c:	629a      	str	r2, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  400b4e:	697b      	ldr	r3, [r7, #20]
  400b50:	6a1b      	ldr	r3, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  400b52:	697b      	ldr	r3, [r7, #20]
  400b54:	687a      	ldr	r2, [r7, #4]
  400b56:	605a      	str	r2, [r3, #4]
}
  400b58:	bf00      	nop
  400b5a:	371c      	adds	r7, #28
  400b5c:	46bd      	mov	sp, r7
  400b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b62:	4770      	bx	lr

00400b64 <tc_start>:
 * \param[in] ul_channel Channel to configure
 */
void tc_start(
		Tc *p_tc,
		uint32_t ul_channel)
{
  400b64:	b480      	push	{r7}
  400b66:	b083      	sub	sp, #12
  400b68:	af00      	add	r7, sp, #0
  400b6a:	6078      	str	r0, [r7, #4]
  400b6c:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  400b6e:	687a      	ldr	r2, [r7, #4]
  400b70:	683b      	ldr	r3, [r7, #0]
  400b72:	019b      	lsls	r3, r3, #6
  400b74:	4413      	add	r3, r2
  400b76:	2205      	movs	r2, #5
  400b78:	601a      	str	r2, [r3, #0]
}
  400b7a:	bf00      	nop
  400b7c:	370c      	adds	r7, #12
  400b7e:	46bd      	mov	sp, r7
  400b80:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b84:	4770      	bx	lr

00400b86 <tc_stop>:
 * \param[in] ul_channel Channel to configure
 */
void tc_stop(
		Tc *p_tc,
		uint32_t ul_channel)
{
  400b86:	b480      	push	{r7}
  400b88:	b083      	sub	sp, #12
  400b8a:	af00      	add	r7, sp, #0
  400b8c:	6078      	str	r0, [r7, #4]
  400b8e:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKDIS;
  400b90:	687a      	ldr	r2, [r7, #4]
  400b92:	683b      	ldr	r3, [r7, #0]
  400b94:	019b      	lsls	r3, r3, #6
  400b96:	4413      	add	r3, r2
  400b98:	2202      	movs	r2, #2
  400b9a:	601a      	str	r2, [r3, #0]
}
  400b9c:	bf00      	nop
  400b9e:	370c      	adds	r7, #12
  400ba0:	46bd      	mov	sp, r7
  400ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ba6:	4770      	bx	lr

00400ba8 <tc_write_rc>:
 */
void tc_write_rc(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_value)
{
  400ba8:	b480      	push	{r7}
  400baa:	b085      	sub	sp, #20
  400bac:	af00      	add	r7, sp, #0
  400bae:	60f8      	str	r0, [r7, #12]
  400bb0:	60b9      	str	r1, [r7, #8]
  400bb2:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  400bb4:	68fa      	ldr	r2, [r7, #12]
  400bb6:	68bb      	ldr	r3, [r7, #8]
  400bb8:	019b      	lsls	r3, r3, #6
  400bba:	4413      	add	r3, r2
  400bbc:	331c      	adds	r3, #28
  400bbe:	687a      	ldr	r2, [r7, #4]
  400bc0:	601a      	str	r2, [r3, #0]
}
  400bc2:	bf00      	nop
  400bc4:	3714      	adds	r7, #20
  400bc6:	46bd      	mov	sp, r7
  400bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
  400bcc:	4770      	bx	lr

00400bce <tc_enable_interrupt>:
 */
void tc_enable_interrupt(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_sources)
{
  400bce:	b480      	push	{r7}
  400bd0:	b087      	sub	sp, #28
  400bd2:	af00      	add	r7, sp, #0
  400bd4:	60f8      	str	r0, [r7, #12]
  400bd6:	60b9      	str	r1, [r7, #8]
  400bd8:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400bda:	68fa      	ldr	r2, [r7, #12]
  400bdc:	68bb      	ldr	r3, [r7, #8]
  400bde:	019b      	lsls	r3, r3, #6
  400be0:	4413      	add	r3, r2
  400be2:	617b      	str	r3, [r7, #20]
	tc_channel->TC_IER = ul_sources;
  400be4:	697b      	ldr	r3, [r7, #20]
  400be6:	687a      	ldr	r2, [r7, #4]
  400be8:	625a      	str	r2, [r3, #36]	; 0x24
}
  400bea:	bf00      	nop
  400bec:	371c      	adds	r7, #28
  400bee:	46bd      	mov	sp, r7
  400bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
  400bf4:	4770      	bx	lr

00400bf6 <tc_get_status>:
 * \return The current TC status.
 */
uint32_t tc_get_status(
		Tc *p_tc,
		uint32_t ul_channel)
{
  400bf6:	b480      	push	{r7}
  400bf8:	b085      	sub	sp, #20
  400bfa:	af00      	add	r7, sp, #0
  400bfc:	6078      	str	r0, [r7, #4]
  400bfe:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400c00:	687a      	ldr	r2, [r7, #4]
  400c02:	683b      	ldr	r3, [r7, #0]
  400c04:	019b      	lsls	r3, r3, #6
  400c06:	4413      	add	r3, r2
  400c08:	60fb      	str	r3, [r7, #12]
	return tc_channel->TC_SR;
  400c0a:	68fb      	ldr	r3, [r7, #12]
  400c0c:	6a1b      	ldr	r3, [r3, #32]
}
  400c0e:	4618      	mov	r0, r3
  400c10:	3714      	adds	r7, #20
  400c12:	46bd      	mov	sp, r7
  400c14:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c18:	4770      	bx	lr

00400c1a <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  400c1a:	b480      	push	{r7}
  400c1c:	b08d      	sub	sp, #52	; 0x34
  400c1e:	af00      	add	r7, sp, #0
  400c20:	60f8      	str	r0, [r7, #12]
  400c22:	60b9      	str	r1, [r7, #8]
  400c24:	607a      	str	r2, [r7, #4]
  400c26:	603b      	str	r3, [r7, #0]
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400c28:	2302      	movs	r3, #2
  400c2a:	613b      	str	r3, [r7, #16]
  400c2c:	2308      	movs	r3, #8
  400c2e:	617b      	str	r3, [r7, #20]
  400c30:	2320      	movs	r3, #32
  400c32:	61bb      	str	r3, [r7, #24]
  400c34:	2380      	movs	r3, #128	; 0x80
  400c36:	61fb      	str	r3, [r7, #28]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  400c38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  400c3a:	0bdb      	lsrs	r3, r3, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400c3c:	623b      	str	r3, [r7, #32]
	uint32_t ul_index;
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
  400c3e:	2300      	movs	r3, #0
  400c40:	62fb      	str	r3, [r7, #44]	; 0x2c
  400c42:	e01a      	b.n	400c7a <tc_find_mck_divisor+0x60>
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
  400c44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400c46:	009b      	lsls	r3, r3, #2
  400c48:	f107 0230 	add.w	r2, r7, #48	; 0x30
  400c4c:	4413      	add	r3, r2
  400c4e:	f853 3c20 	ldr.w	r3, [r3, #-32]
  400c52:	68ba      	ldr	r2, [r7, #8]
  400c54:	fbb2 f3f3 	udiv	r3, r2, r3
  400c58:	62bb      	str	r3, [r7, #40]	; 0x28
		ul_low  = ul_high / TC_DIV_FACTOR;
  400c5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
  400c5c:	0c1b      	lsrs	r3, r3, #16
  400c5e:	627b      	str	r3, [r7, #36]	; 0x24
		if (ul_freq > ul_high) {
  400c60:	68fa      	ldr	r2, [r7, #12]
  400c62:	6abb      	ldr	r3, [r7, #40]	; 0x28
  400c64:	429a      	cmp	r2, r3
  400c66:	d901      	bls.n	400c6c <tc_find_mck_divisor+0x52>
			return 0;
  400c68:	2300      	movs	r3, #0
  400c6a:	e023      	b.n	400cb4 <tc_find_mck_divisor+0x9a>
		} else if (ul_freq >= ul_low) {
  400c6c:	68fa      	ldr	r2, [r7, #12]
  400c6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400c70:	429a      	cmp	r2, r3
  400c72:	d206      	bcs.n	400c82 <tc_find_mck_divisor+0x68>
			ul_index++) {
  400c74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400c76:	3301      	adds	r3, #1
  400c78:	62fb      	str	r3, [r7, #44]	; 0x2c
	for (ul_index = 0;
  400c7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400c7c:	2b04      	cmp	r3, #4
  400c7e:	d9e1      	bls.n	400c44 <tc_find_mck_divisor+0x2a>
  400c80:	e000      	b.n	400c84 <tc_find_mck_divisor+0x6a>
			break;
  400c82:	bf00      	nop
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
  400c84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400c86:	2b04      	cmp	r3, #4
  400c88:	d901      	bls.n	400c8e <tc_find_mck_divisor+0x74>
		return 0;
  400c8a:	2300      	movs	r3, #0
  400c8c:	e012      	b.n	400cb4 <tc_find_mck_divisor+0x9a>
	}

	/*  Store results. */
	if (p_uldiv) {
  400c8e:	687b      	ldr	r3, [r7, #4]
  400c90:	2b00      	cmp	r3, #0
  400c92:	d008      	beq.n	400ca6 <tc_find_mck_divisor+0x8c>
		*p_uldiv = divisors[ul_index];
  400c94:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400c96:	009b      	lsls	r3, r3, #2
  400c98:	f107 0230 	add.w	r2, r7, #48	; 0x30
  400c9c:	4413      	add	r3, r2
  400c9e:	f853 2c20 	ldr.w	r2, [r3, #-32]
  400ca2:	687b      	ldr	r3, [r7, #4]
  400ca4:	601a      	str	r2, [r3, #0]
	}

	if (p_ultcclks) {
  400ca6:	683b      	ldr	r3, [r7, #0]
  400ca8:	2b00      	cmp	r3, #0
  400caa:	d002      	beq.n	400cb2 <tc_find_mck_divisor+0x98>
		*p_ultcclks = ul_index;
  400cac:	683b      	ldr	r3, [r7, #0]
  400cae:	6afa      	ldr	r2, [r7, #44]	; 0x2c
  400cb0:	601a      	str	r2, [r3, #0]
	}

	return 1;
  400cb2:	2301      	movs	r3, #1
}
  400cb4:	4618      	mov	r0, r3
  400cb6:	3734      	adds	r7, #52	; 0x34
  400cb8:	46bd      	mov	sp, r7
  400cba:	f85d 7b04 	ldr.w	r7, [sp], #4
  400cbe:	4770      	bx	lr

00400cc0 <gfx_mono_set_framebuffer>:
	uint8_t framebuffer[FRAMEBUFFER_SIZE];
	gfx_mono_set_framebuffer(framebuffer);
\endcode
 */
void gfx_mono_set_framebuffer(uint8_t *framebuffer)
{
  400cc0:	b480      	push	{r7}
  400cc2:	b083      	sub	sp, #12
  400cc4:	af00      	add	r7, sp, #0
  400cc6:	6078      	str	r0, [r7, #4]
	fbpointer = framebuffer;
  400cc8:	4a04      	ldr	r2, [pc, #16]	; (400cdc <gfx_mono_set_framebuffer+0x1c>)
  400cca:	687b      	ldr	r3, [r7, #4]
  400ccc:	6013      	str	r3, [r2, #0]
}
  400cce:	bf00      	nop
  400cd0:	370c      	adds	r7, #12
  400cd2:	46bd      	mov	sp, r7
  400cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
  400cd8:	4770      	bx	lr
  400cda:	bf00      	nop
  400cdc:	204009f0 	.word	0x204009f0

00400ce0 <gfx_mono_framebuffer_put_byte>:
	gfx_mono_framebuffer_put_byte(0, 0, 0xFF);
\endcode
 */
void gfx_mono_framebuffer_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data)
{
  400ce0:	b480      	push	{r7}
  400ce2:	b083      	sub	sp, #12
  400ce4:	af00      	add	r7, sp, #0
  400ce6:	4603      	mov	r3, r0
  400ce8:	71fb      	strb	r3, [r7, #7]
  400cea:	460b      	mov	r3, r1
  400cec:	71bb      	strb	r3, [r7, #6]
  400cee:	4613      	mov	r3, r2
  400cf0:	717b      	strb	r3, [r7, #5]
	*(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column) = data;
  400cf2:	4b08      	ldr	r3, [pc, #32]	; (400d14 <gfx_mono_framebuffer_put_byte+0x34>)
  400cf4:	681a      	ldr	r2, [r3, #0]
  400cf6:	79fb      	ldrb	r3, [r7, #7]
  400cf8:	01db      	lsls	r3, r3, #7
  400cfa:	4619      	mov	r1, r3
  400cfc:	79bb      	ldrb	r3, [r7, #6]
  400cfe:	440b      	add	r3, r1
  400d00:	4413      	add	r3, r2
  400d02:	797a      	ldrb	r2, [r7, #5]
  400d04:	701a      	strb	r2, [r3, #0]
}
  400d06:	bf00      	nop
  400d08:	370c      	adds	r7, #12
  400d0a:	46bd      	mov	sp, r7
  400d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d10:	4770      	bx	lr
  400d12:	bf00      	nop
  400d14:	204009f0 	.word	0x204009f0

00400d18 <gfx_mono_framebuffer_get_byte>:
 * \code
	data = gfx_mono_framebuffer_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_framebuffer_get_byte(gfx_coord_t page, gfx_coord_t column)
{
  400d18:	b480      	push	{r7}
  400d1a:	b083      	sub	sp, #12
  400d1c:	af00      	add	r7, sp, #0
  400d1e:	4603      	mov	r3, r0
  400d20:	460a      	mov	r2, r1
  400d22:	71fb      	strb	r3, [r7, #7]
  400d24:	4613      	mov	r3, r2
  400d26:	71bb      	strb	r3, [r7, #6]
	return *(fbpointer + (page * GFX_MONO_LCD_WIDTH) + column);
  400d28:	4b07      	ldr	r3, [pc, #28]	; (400d48 <gfx_mono_framebuffer_get_byte+0x30>)
  400d2a:	681a      	ldr	r2, [r3, #0]
  400d2c:	79fb      	ldrb	r3, [r7, #7]
  400d2e:	01db      	lsls	r3, r3, #7
  400d30:	4619      	mov	r1, r3
  400d32:	79bb      	ldrb	r3, [r7, #6]
  400d34:	440b      	add	r3, r1
  400d36:	4413      	add	r3, r2
  400d38:	781b      	ldrb	r3, [r3, #0]
}
  400d3a:	4618      	mov	r0, r3
  400d3c:	370c      	adds	r7, #12
  400d3e:	46bd      	mov	sp, r7
  400d40:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d44:	4770      	bx	lr
  400d46:	bf00      	nop
  400d48:	204009f0 	.word	0x204009f0

00400d4c <gfx_mono_generic_draw_horizontal_line>:
 * \param[in]  length     Length of the line in pixels.
 * \param[in]  color      Pixel operation of the line.
 */
void gfx_mono_generic_draw_horizontal_line(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t length, enum gfx_mono_color color)
{
  400d4c:	b590      	push	{r4, r7, lr}
  400d4e:	b085      	sub	sp, #20
  400d50:	af00      	add	r7, sp, #0
  400d52:	4604      	mov	r4, r0
  400d54:	4608      	mov	r0, r1
  400d56:	4611      	mov	r1, r2
  400d58:	461a      	mov	r2, r3
  400d5a:	4623      	mov	r3, r4
  400d5c:	71fb      	strb	r3, [r7, #7]
  400d5e:	4603      	mov	r3, r0
  400d60:	71bb      	strb	r3, [r7, #6]
  400d62:	460b      	mov	r3, r1
  400d64:	717b      	strb	r3, [r7, #5]
  400d66:	4613      	mov	r3, r2
  400d68:	713b      	strb	r3, [r7, #4]
	uint8_t page;
	uint8_t pixelmask;
	uint8_t temp;

	/* Clip line length if too long */
	if (x + length > GFX_MONO_LCD_WIDTH) {
  400d6a:	79fa      	ldrb	r2, [r7, #7]
  400d6c:	797b      	ldrb	r3, [r7, #5]
  400d6e:	4413      	add	r3, r2
  400d70:	2b80      	cmp	r3, #128	; 0x80
  400d72:	dd06      	ble.n	400d82 <gfx_mono_generic_draw_horizontal_line+0x36>
		length = GFX_MONO_LCD_WIDTH - x;
  400d74:	79fb      	ldrb	r3, [r7, #7]
  400d76:	f1c3 23ff 	rsb	r3, r3, #4278255360	; 0xff00ff00
  400d7a:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
  400d7e:	3380      	adds	r3, #128	; 0x80
  400d80:	717b      	strb	r3, [r7, #5]
	}

	page = y / 8;
  400d82:	79bb      	ldrb	r3, [r7, #6]
  400d84:	08db      	lsrs	r3, r3, #3
  400d86:	73fb      	strb	r3, [r7, #15]
	pixelmask = (1 << (y - (page * 8)));
  400d88:	79ba      	ldrb	r2, [r7, #6]
  400d8a:	7bfb      	ldrb	r3, [r7, #15]
  400d8c:	00db      	lsls	r3, r3, #3
  400d8e:	1ad3      	subs	r3, r2, r3
  400d90:	2201      	movs	r2, #1
  400d92:	fa02 f303 	lsl.w	r3, r2, r3
  400d96:	73bb      	strb	r3, [r7, #14]

	if (length == 0) {
  400d98:	797b      	ldrb	r3, [r7, #5]
  400d9a:	2b00      	cmp	r3, #0
  400d9c:	d066      	beq.n	400e6c <gfx_mono_generic_draw_horizontal_line+0x120>
		/* Nothing to do. Move along. */
		return;
	}

	switch (color) {
  400d9e:	793b      	ldrb	r3, [r7, #4]
  400da0:	2b01      	cmp	r3, #1
  400da2:	d01c      	beq.n	400dde <gfx_mono_generic_draw_horizontal_line+0x92>
  400da4:	2b02      	cmp	r3, #2
  400da6:	d05b      	beq.n	400e60 <gfx_mono_generic_draw_horizontal_line+0x114>
  400da8:	2b00      	cmp	r3, #0
  400daa:	d03b      	beq.n	400e24 <gfx_mono_generic_draw_horizontal_line+0xd8>
			gfx_mono_put_byte(page, x + length, temp);
		}
		break;

	default:
		break;
  400dac:	e05f      	b.n	400e6e <gfx_mono_generic_draw_horizontal_line+0x122>
			temp = gfx_mono_get_byte(page, x + length);
  400dae:	79fa      	ldrb	r2, [r7, #7]
  400db0:	797b      	ldrb	r3, [r7, #5]
  400db2:	4413      	add	r3, r2
  400db4:	b2da      	uxtb	r2, r3
  400db6:	7bfb      	ldrb	r3, [r7, #15]
  400db8:	4611      	mov	r1, r2
  400dba:	4618      	mov	r0, r3
  400dbc:	4b2d      	ldr	r3, [pc, #180]	; (400e74 <gfx_mono_generic_draw_horizontal_line+0x128>)
  400dbe:	4798      	blx	r3
  400dc0:	4603      	mov	r3, r0
  400dc2:	737b      	strb	r3, [r7, #13]
			temp |= pixelmask;
  400dc4:	7b7a      	ldrb	r2, [r7, #13]
  400dc6:	7bbb      	ldrb	r3, [r7, #14]
  400dc8:	4313      	orrs	r3, r2
  400dca:	737b      	strb	r3, [r7, #13]
			gfx_mono_put_byte(page, x + length, temp);
  400dcc:	79fa      	ldrb	r2, [r7, #7]
  400dce:	797b      	ldrb	r3, [r7, #5]
  400dd0:	4413      	add	r3, r2
  400dd2:	b2d9      	uxtb	r1, r3
  400dd4:	7b7a      	ldrb	r2, [r7, #13]
  400dd6:	7bf8      	ldrb	r0, [r7, #15]
  400dd8:	2300      	movs	r3, #0
  400dda:	4c27      	ldr	r4, [pc, #156]	; (400e78 <gfx_mono_generic_draw_horizontal_line+0x12c>)
  400ddc:	47a0      	blx	r4
		while (length-- > 0) {
  400dde:	797b      	ldrb	r3, [r7, #5]
  400de0:	1e5a      	subs	r2, r3, #1
  400de2:	717a      	strb	r2, [r7, #5]
  400de4:	2b00      	cmp	r3, #0
  400de6:	d1e2      	bne.n	400dae <gfx_mono_generic_draw_horizontal_line+0x62>
		break;
  400de8:	e041      	b.n	400e6e <gfx_mono_generic_draw_horizontal_line+0x122>
			temp = gfx_mono_get_byte(page, x + length);
  400dea:	79fa      	ldrb	r2, [r7, #7]
  400dec:	797b      	ldrb	r3, [r7, #5]
  400dee:	4413      	add	r3, r2
  400df0:	b2da      	uxtb	r2, r3
  400df2:	7bfb      	ldrb	r3, [r7, #15]
  400df4:	4611      	mov	r1, r2
  400df6:	4618      	mov	r0, r3
  400df8:	4b1e      	ldr	r3, [pc, #120]	; (400e74 <gfx_mono_generic_draw_horizontal_line+0x128>)
  400dfa:	4798      	blx	r3
  400dfc:	4603      	mov	r3, r0
  400dfe:	737b      	strb	r3, [r7, #13]
			temp &= ~pixelmask;
  400e00:	f997 300e 	ldrsb.w	r3, [r7, #14]
  400e04:	43db      	mvns	r3, r3
  400e06:	b25a      	sxtb	r2, r3
  400e08:	f997 300d 	ldrsb.w	r3, [r7, #13]
  400e0c:	4013      	ands	r3, r2
  400e0e:	b25b      	sxtb	r3, r3
  400e10:	737b      	strb	r3, [r7, #13]
			gfx_mono_put_byte(page, x + length, temp);
  400e12:	79fa      	ldrb	r2, [r7, #7]
  400e14:	797b      	ldrb	r3, [r7, #5]
  400e16:	4413      	add	r3, r2
  400e18:	b2d9      	uxtb	r1, r3
  400e1a:	7b7a      	ldrb	r2, [r7, #13]
  400e1c:	7bf8      	ldrb	r0, [r7, #15]
  400e1e:	2300      	movs	r3, #0
  400e20:	4c15      	ldr	r4, [pc, #84]	; (400e78 <gfx_mono_generic_draw_horizontal_line+0x12c>)
  400e22:	47a0      	blx	r4
		while (length-- > 0) {
  400e24:	797b      	ldrb	r3, [r7, #5]
  400e26:	1e5a      	subs	r2, r3, #1
  400e28:	717a      	strb	r2, [r7, #5]
  400e2a:	2b00      	cmp	r3, #0
  400e2c:	d1dd      	bne.n	400dea <gfx_mono_generic_draw_horizontal_line+0x9e>
		break;
  400e2e:	e01e      	b.n	400e6e <gfx_mono_generic_draw_horizontal_line+0x122>
			temp = gfx_mono_get_byte(page, x + length);
  400e30:	79fa      	ldrb	r2, [r7, #7]
  400e32:	797b      	ldrb	r3, [r7, #5]
  400e34:	4413      	add	r3, r2
  400e36:	b2da      	uxtb	r2, r3
  400e38:	7bfb      	ldrb	r3, [r7, #15]
  400e3a:	4611      	mov	r1, r2
  400e3c:	4618      	mov	r0, r3
  400e3e:	4b0d      	ldr	r3, [pc, #52]	; (400e74 <gfx_mono_generic_draw_horizontal_line+0x128>)
  400e40:	4798      	blx	r3
  400e42:	4603      	mov	r3, r0
  400e44:	737b      	strb	r3, [r7, #13]
			temp ^= pixelmask;
  400e46:	7b7a      	ldrb	r2, [r7, #13]
  400e48:	7bbb      	ldrb	r3, [r7, #14]
  400e4a:	4053      	eors	r3, r2
  400e4c:	737b      	strb	r3, [r7, #13]
			gfx_mono_put_byte(page, x + length, temp);
  400e4e:	79fa      	ldrb	r2, [r7, #7]
  400e50:	797b      	ldrb	r3, [r7, #5]
  400e52:	4413      	add	r3, r2
  400e54:	b2d9      	uxtb	r1, r3
  400e56:	7b7a      	ldrb	r2, [r7, #13]
  400e58:	7bf8      	ldrb	r0, [r7, #15]
  400e5a:	2300      	movs	r3, #0
  400e5c:	4c06      	ldr	r4, [pc, #24]	; (400e78 <gfx_mono_generic_draw_horizontal_line+0x12c>)
  400e5e:	47a0      	blx	r4
		while (length-- > 0) {
  400e60:	797b      	ldrb	r3, [r7, #5]
  400e62:	1e5a      	subs	r2, r3, #1
  400e64:	717a      	strb	r2, [r7, #5]
  400e66:	2b00      	cmp	r3, #0
  400e68:	d1e2      	bne.n	400e30 <gfx_mono_generic_draw_horizontal_line+0xe4>
		break;
  400e6a:	e000      	b.n	400e6e <gfx_mono_generic_draw_horizontal_line+0x122>
		return;
  400e6c:	bf00      	nop
	}
}
  400e6e:	3714      	adds	r7, #20
  400e70:	46bd      	mov	sp, r7
  400e72:	bd90      	pop	{r4, r7, pc}
  400e74:	00401289 	.word	0x00401289
  400e78:	00401205 	.word	0x00401205

00400e7c <gfx_mono_generic_draw_filled_rect>:
 * \param[in]  color       Pixel operation of the line
 */
void gfx_mono_generic_draw_filled_rect(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t width, gfx_coord_t height,
		enum gfx_mono_color color)
{
  400e7c:	b590      	push	{r4, r7, lr}
  400e7e:	b083      	sub	sp, #12
  400e80:	af00      	add	r7, sp, #0
  400e82:	4604      	mov	r4, r0
  400e84:	4608      	mov	r0, r1
  400e86:	4611      	mov	r1, r2
  400e88:	461a      	mov	r2, r3
  400e8a:	4623      	mov	r3, r4
  400e8c:	71fb      	strb	r3, [r7, #7]
  400e8e:	4603      	mov	r3, r0
  400e90:	71bb      	strb	r3, [r7, #6]
  400e92:	460b      	mov	r3, r1
  400e94:	717b      	strb	r3, [r7, #5]
  400e96:	4613      	mov	r3, r2
  400e98:	713b      	strb	r3, [r7, #4]
	if (height == 0) {
  400e9a:	793b      	ldrb	r3, [r7, #4]
  400e9c:	2b00      	cmp	r3, #0
  400e9e:	d00f      	beq.n	400ec0 <gfx_mono_generic_draw_filled_rect+0x44>
		/* Nothing to do. Move along. */
		return;
	}

	while (height-- > 0) {
  400ea0:	e008      	b.n	400eb4 <gfx_mono_generic_draw_filled_rect+0x38>
		gfx_mono_draw_horizontal_line(x, y + height, width, color);
  400ea2:	79ba      	ldrb	r2, [r7, #6]
  400ea4:	793b      	ldrb	r3, [r7, #4]
  400ea6:	4413      	add	r3, r2
  400ea8:	b2d9      	uxtb	r1, r3
  400eaa:	7e3b      	ldrb	r3, [r7, #24]
  400eac:	797a      	ldrb	r2, [r7, #5]
  400eae:	79f8      	ldrb	r0, [r7, #7]
  400eb0:	4c05      	ldr	r4, [pc, #20]	; (400ec8 <gfx_mono_generic_draw_filled_rect+0x4c>)
  400eb2:	47a0      	blx	r4
	while (height-- > 0) {
  400eb4:	793b      	ldrb	r3, [r7, #4]
  400eb6:	1e5a      	subs	r2, r3, #1
  400eb8:	713a      	strb	r2, [r7, #4]
  400eba:	2b00      	cmp	r3, #0
  400ebc:	d1f1      	bne.n	400ea2 <gfx_mono_generic_draw_filled_rect+0x26>
  400ebe:	e000      	b.n	400ec2 <gfx_mono_generic_draw_filled_rect+0x46>
		return;
  400ec0:	bf00      	nop
	}
}
  400ec2:	370c      	adds	r7, #12
  400ec4:	46bd      	mov	sp, r7
  400ec6:	bd90      	pop	{r4, r7, pc}
  400ec8:	00400d4d 	.word	0x00400d4d

00400ecc <gfx_mono_draw_char_progmem>:
 * \param[in] y        Y coordinate on screen.
 * \param[in] font     Font to draw character in
 */
static void gfx_mono_draw_char_progmem(const char ch, const gfx_coord_t x,
		const gfx_coord_t y, const struct font *font)
{
  400ecc:	b580      	push	{r7, lr}
  400ece:	b086      	sub	sp, #24
  400ed0:	af00      	add	r7, sp, #0
  400ed2:	603b      	str	r3, [r7, #0]
  400ed4:	4603      	mov	r3, r0
  400ed6:	71fb      	strb	r3, [r7, #7]
  400ed8:	460b      	mov	r3, r1
  400eda:	71bb      	strb	r3, [r7, #6]
  400edc:	4613      	mov	r3, r2
  400ede:	717b      	strb	r3, [r7, #5]
	uint8_t i;

	/* Sanity check on parameters, assert if font is NULL. */
	Assert(font != NULL);

	gfx_coord_t inc_x = x;
  400ee0:	79bb      	ldrb	r3, [r7, #6]
  400ee2:	743b      	strb	r3, [r7, #16]
	gfx_coord_t inc_y = y;
  400ee4:	797b      	ldrb	r3, [r7, #5]
  400ee6:	73fb      	strb	r3, [r7, #15]

	char_row_size = font->width / CONFIG_FONT_PIXELS_PER_BYTE;
  400ee8:	683b      	ldr	r3, [r7, #0]
  400eea:	7a1b      	ldrb	r3, [r3, #8]
  400eec:	08db      	lsrs	r3, r3, #3
  400eee:	74fb      	strb	r3, [r7, #19]
	if (font->width % CONFIG_FONT_PIXELS_PER_BYTE) {
  400ef0:	683b      	ldr	r3, [r7, #0]
  400ef2:	7a1b      	ldrb	r3, [r3, #8]
  400ef4:	f003 0307 	and.w	r3, r3, #7
  400ef8:	b2db      	uxtb	r3, r3
  400efa:	2b00      	cmp	r3, #0
  400efc:	d002      	beq.n	400f04 <gfx_mono_draw_char_progmem+0x38>
		char_row_size++;
  400efe:	7cfb      	ldrb	r3, [r7, #19]
  400f00:	3301      	adds	r3, #1
  400f02:	74fb      	strb	r3, [r7, #19]
	}

	glyph_data_offset = char_row_size * font->height *
  400f04:	7cfb      	ldrb	r3, [r7, #19]
  400f06:	b29a      	uxth	r2, r3
  400f08:	683b      	ldr	r3, [r7, #0]
  400f0a:	7a5b      	ldrb	r3, [r3, #9]
  400f0c:	b29b      	uxth	r3, r3
  400f0e:	fb12 f303 	smulbb	r3, r2, r3
  400f12:	b29a      	uxth	r2, r3
			((uint8_t)ch - font->first_char);
  400f14:	79fb      	ldrb	r3, [r7, #7]
  400f16:	6839      	ldr	r1, [r7, #0]
  400f18:	7a89      	ldrb	r1, [r1, #10]
  400f1a:	1a5b      	subs	r3, r3, r1
	glyph_data_offset = char_row_size * font->height *
  400f1c:	b29b      	uxth	r3, r3
  400f1e:	fb12 f303 	smulbb	r3, r2, r3
  400f22:	81bb      	strh	r3, [r7, #12]
	glyph_data = font->data.progmem + glyph_data_offset;
  400f24:	683b      	ldr	r3, [r7, #0]
  400f26:	685a      	ldr	r2, [r3, #4]
  400f28:	89bb      	ldrh	r3, [r7, #12]
  400f2a:	4413      	add	r3, r2
  400f2c:	617b      	str	r3, [r7, #20]
	rows_left = font->height;
  400f2e:	683b      	ldr	r3, [r7, #0]
  400f30:	7a5b      	ldrb	r3, [r3, #9]
  400f32:	74bb      	strb	r3, [r7, #18]

	do {
		uint8_t glyph_byte = 0;
  400f34:	2300      	movs	r3, #0
  400f36:	73bb      	strb	r3, [r7, #14]
		uint8_t pixelsToDraw = font->width;
  400f38:	683b      	ldr	r3, [r7, #0]
  400f3a:	7a1b      	ldrb	r3, [r3, #8]
  400f3c:	72fb      	strb	r3, [r7, #11]

		for (i = 0; i < pixelsToDraw; i++) {
  400f3e:	2300      	movs	r3, #0
  400f40:	747b      	strb	r3, [r7, #17]
  400f42:	e01e      	b.n	400f82 <gfx_mono_draw_char_progmem+0xb6>
			if (i % CONFIG_FONT_PIXELS_PER_BYTE == 0) {
  400f44:	7c7b      	ldrb	r3, [r7, #17]
  400f46:	f003 0307 	and.w	r3, r3, #7
  400f4a:	b2db      	uxtb	r3, r3
  400f4c:	2b00      	cmp	r3, #0
  400f4e:	d105      	bne.n	400f5c <gfx_mono_draw_char_progmem+0x90>
				glyph_byte = PROGMEM_READ_BYTE(glyph_data);
  400f50:	697b      	ldr	r3, [r7, #20]
  400f52:	781b      	ldrb	r3, [r3, #0]
  400f54:	73bb      	strb	r3, [r7, #14]
				glyph_data++;
  400f56:	697b      	ldr	r3, [r7, #20]
  400f58:	3301      	adds	r3, #1
  400f5a:	617b      	str	r3, [r7, #20]
			}

			if ((glyph_byte & 0x80)) {
  400f5c:	f997 300e 	ldrsb.w	r3, [r7, #14]
  400f60:	2b00      	cmp	r3, #0
  400f62:	da05      	bge.n	400f70 <gfx_mono_draw_char_progmem+0xa4>
				gfx_mono_draw_pixel(inc_x, inc_y,
  400f64:	7bf9      	ldrb	r1, [r7, #15]
  400f66:	7c3b      	ldrb	r3, [r7, #16]
  400f68:	2201      	movs	r2, #1
  400f6a:	4618      	mov	r0, r3
  400f6c:	4b0e      	ldr	r3, [pc, #56]	; (400fa8 <gfx_mono_draw_char_progmem+0xdc>)
  400f6e:	4798      	blx	r3
						GFX_PIXEL_SET);
			}

			inc_x += 1;
  400f70:	7c3b      	ldrb	r3, [r7, #16]
  400f72:	3301      	adds	r3, #1
  400f74:	743b      	strb	r3, [r7, #16]
			glyph_byte <<= 1;
  400f76:	7bbb      	ldrb	r3, [r7, #14]
  400f78:	005b      	lsls	r3, r3, #1
  400f7a:	73bb      	strb	r3, [r7, #14]
		for (i = 0; i < pixelsToDraw; i++) {
  400f7c:	7c7b      	ldrb	r3, [r7, #17]
  400f7e:	3301      	adds	r3, #1
  400f80:	747b      	strb	r3, [r7, #17]
  400f82:	7c7a      	ldrb	r2, [r7, #17]
  400f84:	7afb      	ldrb	r3, [r7, #11]
  400f86:	429a      	cmp	r2, r3
  400f88:	d3dc      	bcc.n	400f44 <gfx_mono_draw_char_progmem+0x78>
		}

		inc_y += 1;
  400f8a:	7bfb      	ldrb	r3, [r7, #15]
  400f8c:	3301      	adds	r3, #1
  400f8e:	73fb      	strb	r3, [r7, #15]
		inc_x = x;
  400f90:	79bb      	ldrb	r3, [r7, #6]
  400f92:	743b      	strb	r3, [r7, #16]
		rows_left--;
  400f94:	7cbb      	ldrb	r3, [r7, #18]
  400f96:	3b01      	subs	r3, #1
  400f98:	74bb      	strb	r3, [r7, #18]
	} while (rows_left > 0);
  400f9a:	7cbb      	ldrb	r3, [r7, #18]
  400f9c:	2b00      	cmp	r3, #0
  400f9e:	d1c9      	bne.n	400f34 <gfx_mono_draw_char_progmem+0x68>
}
  400fa0:	bf00      	nop
  400fa2:	3718      	adds	r7, #24
  400fa4:	46bd      	mov	sp, r7
  400fa6:	bd80      	pop	{r7, pc}
  400fa8:	00401169 	.word	0x00401169

00400fac <gfx_mono_draw_char>:
 * \param[in] y        Y coordinate on screen.
 * \param[in] font     Font to draw character in
 */
void gfx_mono_draw_char(const char c, const gfx_coord_t x, const gfx_coord_t y,
		const struct font *font)
{
  400fac:	b590      	push	{r4, r7, lr}
  400fae:	b085      	sub	sp, #20
  400fb0:	af02      	add	r7, sp, #8
  400fb2:	603b      	str	r3, [r7, #0]
  400fb4:	4603      	mov	r3, r0
  400fb6:	71fb      	strb	r3, [r7, #7]
  400fb8:	460b      	mov	r3, r1
  400fba:	71bb      	strb	r3, [r7, #6]
  400fbc:	4613      	mov	r3, r2
  400fbe:	717b      	strb	r3, [r7, #5]
	gfx_mono_draw_filled_rect(x, y, font->width, font->height,
  400fc0:	683b      	ldr	r3, [r7, #0]
  400fc2:	7a1a      	ldrb	r2, [r3, #8]
  400fc4:	683b      	ldr	r3, [r7, #0]
  400fc6:	7a5c      	ldrb	r4, [r3, #9]
  400fc8:	7979      	ldrb	r1, [r7, #5]
  400fca:	79b8      	ldrb	r0, [r7, #6]
  400fcc:	2300      	movs	r3, #0
  400fce:	9300      	str	r3, [sp, #0]
  400fd0:	4623      	mov	r3, r4
  400fd2:	4c09      	ldr	r4, [pc, #36]	; (400ff8 <gfx_mono_draw_char+0x4c>)
  400fd4:	47a0      	blx	r4
			GFX_PIXEL_CLR);

	switch (font->type) {
  400fd6:	683b      	ldr	r3, [r7, #0]
  400fd8:	781b      	ldrb	r3, [r3, #0]
  400fda:	2b00      	cmp	r3, #0
  400fdc:	d000      	beq.n	400fe0 <gfx_mono_draw_char+0x34>

#endif
	default:
		/* Unsupported mode, call assert */
		Assert(false);
		break;
  400fde:	e006      	b.n	400fee <gfx_mono_draw_char+0x42>
		gfx_mono_draw_char_progmem(c, x, y, font);
  400fe0:	797a      	ldrb	r2, [r7, #5]
  400fe2:	79b9      	ldrb	r1, [r7, #6]
  400fe4:	79f8      	ldrb	r0, [r7, #7]
  400fe6:	683b      	ldr	r3, [r7, #0]
  400fe8:	4c04      	ldr	r4, [pc, #16]	; (400ffc <gfx_mono_draw_char+0x50>)
  400fea:	47a0      	blx	r4
		break;
  400fec:	bf00      	nop
	}
}
  400fee:	bf00      	nop
  400ff0:	370c      	adds	r7, #12
  400ff2:	46bd      	mov	sp, r7
  400ff4:	bd90      	pop	{r4, r7, pc}
  400ff6:	bf00      	nop
  400ff8:	00400e7d 	.word	0x00400e7d
  400ffc:	00400ecd 	.word	0x00400ecd

00401000 <gfx_mono_draw_string>:
 * \param[in] y         Y coordinate on screen.
 * \param[in] font      Font to draw string in
 */
void gfx_mono_draw_string(const char *str, gfx_coord_t x, gfx_coord_t y,
		const struct font *font)
{
  401000:	b590      	push	{r4, r7, lr}
  401002:	b087      	sub	sp, #28
  401004:	af00      	add	r7, sp, #0
  401006:	60f8      	str	r0, [r7, #12]
  401008:	607b      	str	r3, [r7, #4]
  40100a:	460b      	mov	r3, r1
  40100c:	72fb      	strb	r3, [r7, #11]
  40100e:	4613      	mov	r3, r2
  401010:	72bb      	strb	r3, [r7, #10]
	/* Save X in order to know where to return to on CR. */
	const gfx_coord_t start_of_string_position_x = x;
  401012:	7afb      	ldrb	r3, [r7, #11]
  401014:	75fb      	strb	r3, [r7, #23]
	Assert(font != NULL);

	/* Draw characters until trailing null byte */
	do {
		/* Handle '\n' as newline, draw normal characters. */
		if (*str == '\n') {
  401016:	68fb      	ldr	r3, [r7, #12]
  401018:	781b      	ldrb	r3, [r3, #0]
  40101a:	2b0a      	cmp	r3, #10
  40101c:	d109      	bne.n	401032 <gfx_mono_draw_string+0x32>
			x = start_of_string_position_x;
  40101e:	7dfb      	ldrb	r3, [r7, #23]
  401020:	72fb      	strb	r3, [r7, #11]
			y += font->height + 1;
  401022:	687b      	ldr	r3, [r7, #4]
  401024:	7a5a      	ldrb	r2, [r3, #9]
  401026:	7abb      	ldrb	r3, [r7, #10]
  401028:	4413      	add	r3, r2
  40102a:	b2db      	uxtb	r3, r3
  40102c:	3301      	adds	r3, #1
  40102e:	72bb      	strb	r3, [r7, #10]
  401030:	e00f      	b.n	401052 <gfx_mono_draw_string+0x52>
		} else if (*str == '\r') {
  401032:	68fb      	ldr	r3, [r7, #12]
  401034:	781b      	ldrb	r3, [r3, #0]
  401036:	2b0d      	cmp	r3, #13
  401038:	d00b      	beq.n	401052 <gfx_mono_draw_string+0x52>
			/* Skip '\r' characters. */
		} else {
			gfx_mono_draw_char(*str, x, y, font);
  40103a:	68fb      	ldr	r3, [r7, #12]
  40103c:	7818      	ldrb	r0, [r3, #0]
  40103e:	7aba      	ldrb	r2, [r7, #10]
  401040:	7af9      	ldrb	r1, [r7, #11]
  401042:	687b      	ldr	r3, [r7, #4]
  401044:	4c08      	ldr	r4, [pc, #32]	; (401068 <gfx_mono_draw_string+0x68>)
  401046:	47a0      	blx	r4
			x += font->width;
  401048:	687b      	ldr	r3, [r7, #4]
  40104a:	7a1a      	ldrb	r2, [r3, #8]
  40104c:	7afb      	ldrb	r3, [r7, #11]
  40104e:	4413      	add	r3, r2
  401050:	72fb      	strb	r3, [r7, #11]
		}
	} while (*(++str));
  401052:	68fb      	ldr	r3, [r7, #12]
  401054:	3301      	adds	r3, #1
  401056:	60fb      	str	r3, [r7, #12]
  401058:	68fb      	ldr	r3, [r7, #12]
  40105a:	781b      	ldrb	r3, [r3, #0]
  40105c:	2b00      	cmp	r3, #0
  40105e:	d1da      	bne.n	401016 <gfx_mono_draw_string+0x16>
}
  401060:	bf00      	nop
  401062:	371c      	adds	r7, #28
  401064:	46bd      	mov	sp, r7
  401066:	bd90      	pop	{r4, r7, pc}
  401068:	00400fad 	.word	0x00400fad

0040106c <ssd1306_set_page_address>:
 * RAM.
 *
 * \param address the page address
 */
static inline void ssd1306_set_page_address(uint8_t address)
{
  40106c:	b580      	push	{r7, lr}
  40106e:	b082      	sub	sp, #8
  401070:	af00      	add	r7, sp, #0
  401072:	4603      	mov	r3, r0
  401074:	71fb      	strb	r3, [r7, #7]
	// Make sure that the address is 4 bits (only 8 pages)
	address &= 0x0F;
  401076:	79fb      	ldrb	r3, [r7, #7]
  401078:	f003 030f 	and.w	r3, r3, #15
  40107c:	71fb      	strb	r3, [r7, #7]
	ssd1306_write_command(SSD1306_CMD_SET_PAGE_START_ADDRESS(address));
  40107e:	79fb      	ldrb	r3, [r7, #7]
  401080:	f063 034f 	orn	r3, r3, #79	; 0x4f
  401084:	b2db      	uxtb	r3, r3
  401086:	4618      	mov	r0, r3
  401088:	4b02      	ldr	r3, [pc, #8]	; (401094 <ssd1306_set_page_address+0x28>)
  40108a:	4798      	blx	r3
	
}
  40108c:	bf00      	nop
  40108e:	3708      	adds	r7, #8
  401090:	46bd      	mov	sp, r7
  401092:	bd80      	pop	{r7, pc}
  401094:	00401971 	.word	0x00401971

00401098 <ssd1306_set_column_address>:
 * \brief Set current column in display RAM
 *
 * \param address the column address
 */
static inline void ssd1306_set_column_address(uint8_t address)
{
  401098:	b580      	push	{r7, lr}
  40109a:	b082      	sub	sp, #8
  40109c:	af00      	add	r7, sp, #0
  40109e:	4603      	mov	r3, r0
  4010a0:	71fb      	strb	r3, [r7, #7]
	// Make sure the address is 7 bits
	address &= 0x7F;
  4010a2:	79fb      	ldrb	r3, [r7, #7]
  4010a4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
  4010a8:	71fb      	strb	r3, [r7, #7]
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_MSB(address >> 4));
  4010aa:	79fb      	ldrb	r3, [r7, #7]
  4010ac:	091b      	lsrs	r3, r3, #4
  4010ae:	b2db      	uxtb	r3, r3
  4010b0:	f043 0310 	orr.w	r3, r3, #16
  4010b4:	b2db      	uxtb	r3, r3
  4010b6:	4618      	mov	r0, r3
  4010b8:	4b06      	ldr	r3, [pc, #24]	; (4010d4 <ssd1306_set_column_address+0x3c>)
  4010ba:	4798      	blx	r3
	ssd1306_write_command(SSD1306_CMD_COL_ADD_SET_LSB(address & 0x0F));
  4010bc:	79fb      	ldrb	r3, [r7, #7]
  4010be:	f003 030f 	and.w	r3, r3, #15
  4010c2:	b2db      	uxtb	r3, r3
  4010c4:	4618      	mov	r0, r3
  4010c6:	4b03      	ldr	r3, [pc, #12]	; (4010d4 <ssd1306_set_column_address+0x3c>)
  4010c8:	4798      	blx	r3
}
  4010ca:	bf00      	nop
  4010cc:	3708      	adds	r7, #8
  4010ce:	46bd      	mov	sp, r7
  4010d0:	bd80      	pop	{r7, pc}
  4010d2:	bf00      	nop
  4010d4:	00401971 	.word	0x00401971

004010d8 <ssd1306_set_display_start_line_address>:
 * \brief Set the display start draw line address
 *
 * This function will set which line should be the start draw line for the OLED.
 */
static inline void ssd1306_set_display_start_line_address(uint8_t address)
{
  4010d8:	b580      	push	{r7, lr}
  4010da:	b082      	sub	sp, #8
  4010dc:	af00      	add	r7, sp, #0
  4010de:	4603      	mov	r3, r0
  4010e0:	71fb      	strb	r3, [r7, #7]
	// Make sure address is 6 bits
	address &= 0x3F;
  4010e2:	79fb      	ldrb	r3, [r7, #7]
  4010e4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
  4010e8:	71fb      	strb	r3, [r7, #7]
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(address));
  4010ea:	79fb      	ldrb	r3, [r7, #7]
  4010ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4010f0:	b2db      	uxtb	r3, r3
  4010f2:	4618      	mov	r0, r3
  4010f4:	4b02      	ldr	r3, [pc, #8]	; (401100 <ssd1306_set_display_start_line_address+0x28>)
  4010f6:	4798      	blx	r3
}
  4010f8:	bf00      	nop
  4010fa:	3708      	adds	r7, #8
  4010fc:	46bd      	mov	sp, r7
  4010fe:	bd80      	pop	{r7, pc}
  401100:	00401971 	.word	0x00401971

00401104 <gfx_mono_ssd1306_init>:
 * It will also write the graphic controller RAM to all zeroes.
 *
 * \note This function will clear the contents of the display.
 */
void gfx_mono_ssd1306_init(void)
{
  401104:	b590      	push	{r4, r7, lr}
  401106:	b083      	sub	sp, #12
  401108:	af00      	add	r7, sp, #0
	uint8_t page;
	uint8_t column;

#ifdef CONFIG_SSD1306_FRAMEBUFFER
	gfx_mono_set_framebuffer(framebuffer);
  40110a:	4812      	ldr	r0, [pc, #72]	; (401154 <gfx_mono_ssd1306_init+0x50>)
  40110c:	4b12      	ldr	r3, [pc, #72]	; (401158 <gfx_mono_ssd1306_init+0x54>)
  40110e:	4798      	blx	r3
#endif

	/* Initialize the low-level display controller. */
	ssd1306_init();
  401110:	4b12      	ldr	r3, [pc, #72]	; (40115c <gfx_mono_ssd1306_init+0x58>)
  401112:	4798      	blx	r3

	/* Set display to output data from line 0 */
	ssd1306_set_display_start_line_address(0);
  401114:	2000      	movs	r0, #0
  401116:	4b12      	ldr	r3, [pc, #72]	; (401160 <gfx_mono_ssd1306_init+0x5c>)
  401118:	4798      	blx	r3

	/* Clear the contents of the display.
	 * If using a framebuffer (SPI interface) it will both clear the
	 * controller memory and the framebuffer.
	 */
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  40111a:	2300      	movs	r3, #0
  40111c:	71fb      	strb	r3, [r7, #7]
  40111e:	e012      	b.n	401146 <gfx_mono_ssd1306_init+0x42>
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
  401120:	2300      	movs	r3, #0
  401122:	71bb      	strb	r3, [r7, #6]
  401124:	e008      	b.n	401138 <gfx_mono_ssd1306_init+0x34>
			gfx_mono_ssd1306_put_byte(page, column, 0x00, true);
  401126:	79b9      	ldrb	r1, [r7, #6]
  401128:	79f8      	ldrb	r0, [r7, #7]
  40112a:	2301      	movs	r3, #1
  40112c:	2200      	movs	r2, #0
  40112e:	4c0d      	ldr	r4, [pc, #52]	; (401164 <gfx_mono_ssd1306_init+0x60>)
  401130:	47a0      	blx	r4
		for (column = 0; column < GFX_MONO_LCD_WIDTH; column++) {
  401132:	79bb      	ldrb	r3, [r7, #6]
  401134:	3301      	adds	r3, #1
  401136:	71bb      	strb	r3, [r7, #6]
  401138:	f997 3006 	ldrsb.w	r3, [r7, #6]
  40113c:	2b00      	cmp	r3, #0
  40113e:	daf2      	bge.n	401126 <gfx_mono_ssd1306_init+0x22>
	for (page = 0; page < GFX_MONO_LCD_PAGES; page++) {
  401140:	79fb      	ldrb	r3, [r7, #7]
  401142:	3301      	adds	r3, #1
  401144:	71fb      	strb	r3, [r7, #7]
  401146:	79fb      	ldrb	r3, [r7, #7]
  401148:	2b03      	cmp	r3, #3
  40114a:	d9e9      	bls.n	401120 <gfx_mono_ssd1306_init+0x1c>
		}
	}
}
  40114c:	bf00      	nop
  40114e:	370c      	adds	r7, #12
  401150:	46bd      	mov	sp, r7
  401152:	bd90      	pop	{r4, r7, pc}
  401154:	204009f4 	.word	0x204009f4
  401158:	00400cc1 	.word	0x00400cc1
  40115c:	004018c1 	.word	0x004018c1
  401160:	004010d9 	.word	0x004010d9
  401164:	00401205 	.word	0x00401205

00401168 <gfx_mono_ssd1306_draw_pixel>:
	gfx_mono_ssd1306_draw_pixel(10, 10, GFX_PIXEL_XOR);
\endcode
 */
void gfx_mono_ssd1306_draw_pixel(gfx_coord_t x, gfx_coord_t y,
		gfx_coord_t color)
{
  401168:	b590      	push	{r4, r7, lr}
  40116a:	b085      	sub	sp, #20
  40116c:	af00      	add	r7, sp, #0
  40116e:	4603      	mov	r3, r0
  401170:	71fb      	strb	r3, [r7, #7]
  401172:	460b      	mov	r3, r1
  401174:	71bb      	strb	r3, [r7, #6]
  401176:	4613      	mov	r3, r2
  401178:	717b      	strb	r3, [r7, #5]
	uint8_t page;
	uint8_t pixel_mask;
	uint8_t pixel_value;

	/* Discard pixels drawn outside the screen */
	if ((x > GFX_MONO_LCD_WIDTH - 1) || (y > GFX_MONO_LCD_HEIGHT - 1)) {
  40117a:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40117e:	2b00      	cmp	r3, #0
  401180:	db38      	blt.n	4011f4 <gfx_mono_ssd1306_draw_pixel+0x8c>
  401182:	79bb      	ldrb	r3, [r7, #6]
  401184:	2b1f      	cmp	r3, #31
  401186:	d835      	bhi.n	4011f4 <gfx_mono_ssd1306_draw_pixel+0x8c>
		return;
	}

	page = y / GFX_MONO_LCD_PIXELS_PER_BYTE;
  401188:	79bb      	ldrb	r3, [r7, #6]
  40118a:	08db      	lsrs	r3, r3, #3
  40118c:	73bb      	strb	r3, [r7, #14]
	pixel_mask = (1 << (y - (page * 8)));
  40118e:	79ba      	ldrb	r2, [r7, #6]
  401190:	7bbb      	ldrb	r3, [r7, #14]
  401192:	00db      	lsls	r3, r3, #3
  401194:	1ad3      	subs	r3, r2, r3
  401196:	2201      	movs	r2, #1
  401198:	fa02 f303 	lsl.w	r3, r2, r3
  40119c:	737b      	strb	r3, [r7, #13]
	/*
	 * Read the page containing the pixel in interest, then perform the
	 * requested action on this pixel before writing the page back to the
	 * display.
	 */
	pixel_value = gfx_mono_get_byte(page, x);
  40119e:	79fa      	ldrb	r2, [r7, #7]
  4011a0:	7bbb      	ldrb	r3, [r7, #14]
  4011a2:	4611      	mov	r1, r2
  4011a4:	4618      	mov	r0, r3
  4011a6:	4b15      	ldr	r3, [pc, #84]	; (4011fc <gfx_mono_ssd1306_draw_pixel+0x94>)
  4011a8:	4798      	blx	r3
  4011aa:	4603      	mov	r3, r0
  4011ac:	73fb      	strb	r3, [r7, #15]

	switch (color) {
  4011ae:	797b      	ldrb	r3, [r7, #5]
  4011b0:	2b01      	cmp	r3, #1
  4011b2:	d004      	beq.n	4011be <gfx_mono_ssd1306_draw_pixel+0x56>
  4011b4:	2b02      	cmp	r3, #2
  4011b6:	d011      	beq.n	4011dc <gfx_mono_ssd1306_draw_pixel+0x74>
  4011b8:	2b00      	cmp	r3, #0
  4011ba:	d005      	beq.n	4011c8 <gfx_mono_ssd1306_draw_pixel+0x60>
	case GFX_PIXEL_XOR:
		pixel_value ^= pixel_mask;
		break;

	default:
		break;
  4011bc:	e013      	b.n	4011e6 <gfx_mono_ssd1306_draw_pixel+0x7e>
		pixel_value |= pixel_mask;
  4011be:	7bfa      	ldrb	r2, [r7, #15]
  4011c0:	7b7b      	ldrb	r3, [r7, #13]
  4011c2:	4313      	orrs	r3, r2
  4011c4:	73fb      	strb	r3, [r7, #15]
		break;
  4011c6:	e00e      	b.n	4011e6 <gfx_mono_ssd1306_draw_pixel+0x7e>
		pixel_value &= ~pixel_mask;
  4011c8:	f997 300d 	ldrsb.w	r3, [r7, #13]
  4011cc:	43db      	mvns	r3, r3
  4011ce:	b25a      	sxtb	r2, r3
  4011d0:	f997 300f 	ldrsb.w	r3, [r7, #15]
  4011d4:	4013      	ands	r3, r2
  4011d6:	b25b      	sxtb	r3, r3
  4011d8:	73fb      	strb	r3, [r7, #15]
		break;
  4011da:	e004      	b.n	4011e6 <gfx_mono_ssd1306_draw_pixel+0x7e>
		pixel_value ^= pixel_mask;
  4011dc:	7bfa      	ldrb	r2, [r7, #15]
  4011de:	7b7b      	ldrb	r3, [r7, #13]
  4011e0:	4053      	eors	r3, r2
  4011e2:	73fb      	strb	r3, [r7, #15]
		break;
  4011e4:	bf00      	nop
	}

	gfx_mono_put_byte(page, x, pixel_value);
  4011e6:	7bfa      	ldrb	r2, [r7, #15]
  4011e8:	79f9      	ldrb	r1, [r7, #7]
  4011ea:	7bb8      	ldrb	r0, [r7, #14]
  4011ec:	2300      	movs	r3, #0
  4011ee:	4c04      	ldr	r4, [pc, #16]	; (401200 <gfx_mono_ssd1306_draw_pixel+0x98>)
  4011f0:	47a0      	blx	r4
  4011f2:	e000      	b.n	4011f6 <gfx_mono_ssd1306_draw_pixel+0x8e>
		return;
  4011f4:	bf00      	nop
}
  4011f6:	3714      	adds	r7, #20
  4011f8:	46bd      	mov	sp, r7
  4011fa:	bd90      	pop	{r4, r7, pc}
  4011fc:	00401289 	.word	0x00401289
  401200:	00401205 	.word	0x00401205

00401204 <gfx_mono_ssd1306_put_byte>:
	gfx_mono_ssd1306_put_byte(0, 0, 0xFF, false);
\endcode
  */
 void gfx_mono_ssd1306_put_byte(gfx_coord_t page, gfx_coord_t column,
		uint8_t data, bool force)
{
  401204:	b590      	push	{r4, r7, lr}
  401206:	b083      	sub	sp, #12
  401208:	af00      	add	r7, sp, #0
  40120a:	4604      	mov	r4, r0
  40120c:	4608      	mov	r0, r1
  40120e:	4611      	mov	r1, r2
  401210:	461a      	mov	r2, r3
  401212:	4623      	mov	r3, r4
  401214:	71fb      	strb	r3, [r7, #7]
  401216:	4603      	mov	r3, r0
  401218:	71bb      	strb	r3, [r7, #6]
  40121a:	460b      	mov	r3, r1
  40121c:	717b      	strb	r3, [r7, #5]
  40121e:	4613      	mov	r3, r2
  401220:	713b      	strb	r3, [r7, #4]
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	if (!force && data == gfx_mono_framebuffer_get_byte(page, column)) {
  401222:	793b      	ldrb	r3, [r7, #4]
  401224:	f083 0301 	eor.w	r3, r3, #1
  401228:	b2db      	uxtb	r3, r3
  40122a:	2b00      	cmp	r3, #0
  40122c:	d00a      	beq.n	401244 <gfx_mono_ssd1306_put_byte+0x40>
  40122e:	79ba      	ldrb	r2, [r7, #6]
  401230:	79fb      	ldrb	r3, [r7, #7]
  401232:	4611      	mov	r1, r2
  401234:	4618      	mov	r0, r3
  401236:	4b0f      	ldr	r3, [pc, #60]	; (401274 <gfx_mono_ssd1306_put_byte+0x70>)
  401238:	4798      	blx	r3
  40123a:	4603      	mov	r3, r0
  40123c:	461a      	mov	r2, r3
  40123e:	797b      	ldrb	r3, [r7, #5]
  401240:	4293      	cmp	r3, r2
  401242:	d012      	beq.n	40126a <gfx_mono_ssd1306_put_byte+0x66>
		return;
	}
	gfx_mono_framebuffer_put_byte(page, column, data);
  401244:	797a      	ldrb	r2, [r7, #5]
  401246:	79b9      	ldrb	r1, [r7, #6]
  401248:	79fb      	ldrb	r3, [r7, #7]
  40124a:	4618      	mov	r0, r3
  40124c:	4b0a      	ldr	r3, [pc, #40]	; (401278 <gfx_mono_ssd1306_put_byte+0x74>)
  40124e:	4798      	blx	r3
#endif

	ssd1306_set_page_address(page);
  401250:	79fb      	ldrb	r3, [r7, #7]
  401252:	4618      	mov	r0, r3
  401254:	4b09      	ldr	r3, [pc, #36]	; (40127c <gfx_mono_ssd1306_put_byte+0x78>)
  401256:	4798      	blx	r3
	ssd1306_set_column_address(column);
  401258:	79bb      	ldrb	r3, [r7, #6]
  40125a:	4618      	mov	r0, r3
  40125c:	4b08      	ldr	r3, [pc, #32]	; (401280 <gfx_mono_ssd1306_put_byte+0x7c>)
  40125e:	4798      	blx	r3

	ssd1306_write_data(data);
  401260:	797b      	ldrb	r3, [r7, #5]
  401262:	4618      	mov	r0, r3
  401264:	4b07      	ldr	r3, [pc, #28]	; (401284 <gfx_mono_ssd1306_put_byte+0x80>)
  401266:	4798      	blx	r3
  401268:	e000      	b.n	40126c <gfx_mono_ssd1306_put_byte+0x68>
		return;
  40126a:	bf00      	nop
}
  40126c:	370c      	adds	r7, #12
  40126e:	46bd      	mov	sp, r7
  401270:	bd90      	pop	{r4, r7, pc}
  401272:	bf00      	nop
  401274:	00400d19 	.word	0x00400d19
  401278:	00400ce1 	.word	0x00400ce1
  40127c:	0040106d 	.word	0x0040106d
  401280:	00401099 	.word	0x00401099
  401284:	00401a15 	.word	0x00401a15

00401288 <gfx_mono_ssd1306_get_byte>:
 * \code
	data = gfx_mono_ssd1306_get_byte(0, 0);
\endcode
 */
uint8_t gfx_mono_ssd1306_get_byte(gfx_coord_t page, gfx_coord_t column)
{
  401288:	b580      	push	{r7, lr}
  40128a:	b082      	sub	sp, #8
  40128c:	af00      	add	r7, sp, #0
  40128e:	4603      	mov	r3, r0
  401290:	460a      	mov	r2, r1
  401292:	71fb      	strb	r3, [r7, #7]
  401294:	4613      	mov	r3, r2
  401296:	71bb      	strb	r3, [r7, #6]
#ifdef CONFIG_SSD1306_FRAMEBUFFER
	return gfx_mono_framebuffer_get_byte(page, column);
  401298:	79ba      	ldrb	r2, [r7, #6]
  40129a:	79fb      	ldrb	r3, [r7, #7]
  40129c:	4611      	mov	r1, r2
  40129e:	4618      	mov	r0, r3
  4012a0:	4b03      	ldr	r3, [pc, #12]	; (4012b0 <gfx_mono_ssd1306_get_byte+0x28>)
  4012a2:	4798      	blx	r3
  4012a4:	4603      	mov	r3, r0
	ssd1306_set_column_address(column);

	return ssd1306_read_data();

#endif
}
  4012a6:	4618      	mov	r0, r3
  4012a8:	3708      	adds	r7, #8
  4012aa:	46bd      	mov	sp, r7
  4012ac:	bd80      	pop	{r7, pc}
  4012ae:	bf00      	nop
  4012b0:	00400d19 	.word	0x00400d19

004012b4 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  4012b4:	b480      	push	{r7}
  4012b6:	b083      	sub	sp, #12
  4012b8:	af00      	add	r7, sp, #0
  4012ba:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4012bc:	687b      	ldr	r3, [r7, #4]
  4012be:	2b07      	cmp	r3, #7
  4012c0:	d825      	bhi.n	40130e <osc_get_rate+0x5a>
  4012c2:	a201      	add	r2, pc, #4	; (adr r2, 4012c8 <osc_get_rate+0x14>)
  4012c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4012c8:	004012e9 	.word	0x004012e9
  4012cc:	004012ef 	.word	0x004012ef
  4012d0:	004012f5 	.word	0x004012f5
  4012d4:	004012fb 	.word	0x004012fb
  4012d8:	004012ff 	.word	0x004012ff
  4012dc:	00401303 	.word	0x00401303
  4012e0:	00401307 	.word	0x00401307
  4012e4:	0040130b 	.word	0x0040130b
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4012e8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4012ec:	e010      	b.n	401310 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4012ee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4012f2:	e00d      	b.n	401310 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4012f4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4012f8:	e00a      	b.n	401310 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  4012fa:	4b08      	ldr	r3, [pc, #32]	; (40131c <osc_get_rate+0x68>)
  4012fc:	e008      	b.n	401310 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4012fe:	4b08      	ldr	r3, [pc, #32]	; (401320 <osc_get_rate+0x6c>)
  401300:	e006      	b.n	401310 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  401302:	4b08      	ldr	r3, [pc, #32]	; (401324 <osc_get_rate+0x70>)
  401304:	e004      	b.n	401310 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  401306:	4b07      	ldr	r3, [pc, #28]	; (401324 <osc_get_rate+0x70>)
  401308:	e002      	b.n	401310 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  40130a:	4b06      	ldr	r3, [pc, #24]	; (401324 <osc_get_rate+0x70>)
  40130c:	e000      	b.n	401310 <osc_get_rate+0x5c>
	}

	return 0;
  40130e:	2300      	movs	r3, #0
}
  401310:	4618      	mov	r0, r3
  401312:	370c      	adds	r7, #12
  401314:	46bd      	mov	sp, r7
  401316:	f85d 7b04 	ldr.w	r7, [sp], #4
  40131a:	4770      	bx	lr
  40131c:	003d0900 	.word	0x003d0900
  401320:	007a1200 	.word	0x007a1200
  401324:	00b71b00 	.word	0x00b71b00

00401328 <sysclk_get_main_hz>:
{
  401328:	b580      	push	{r7, lr}
  40132a:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  40132c:	2006      	movs	r0, #6
  40132e:	4b05      	ldr	r3, [pc, #20]	; (401344 <sysclk_get_main_hz+0x1c>)
  401330:	4798      	blx	r3
  401332:	4602      	mov	r2, r0
  401334:	4613      	mov	r3, r2
  401336:	009b      	lsls	r3, r3, #2
  401338:	4413      	add	r3, r2
  40133a:	009a      	lsls	r2, r3, #2
  40133c:	4413      	add	r3, r2
}
  40133e:	4618      	mov	r0, r3
  401340:	bd80      	pop	{r7, pc}
  401342:	bf00      	nop
  401344:	004012b5 	.word	0x004012b5

00401348 <sysclk_get_cpu_hz>:
{
  401348:	b580      	push	{r7, lr}
  40134a:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  40134c:	4b02      	ldr	r3, [pc, #8]	; (401358 <sysclk_get_cpu_hz+0x10>)
  40134e:	4798      	blx	r3
  401350:	4603      	mov	r3, r0
}
  401352:	4618      	mov	r0, r3
  401354:	bd80      	pop	{r7, pc}
  401356:	bf00      	nop
  401358:	00401329 	.word	0x00401329

0040135c <sysclk_get_peripheral_hz>:
{
  40135c:	b580      	push	{r7, lr}
  40135e:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  401360:	4b02      	ldr	r3, [pc, #8]	; (40136c <sysclk_get_peripheral_hz+0x10>)
  401362:	4798      	blx	r3
  401364:	4603      	mov	r3, r0
  401366:	085b      	lsrs	r3, r3, #1
}
  401368:	4618      	mov	r0, r3
  40136a:	bd80      	pop	{r7, pc}
  40136c:	00401329 	.word	0x00401329

00401370 <ioport_enable_pin>:
 * IOPORT_CREATE_PIN().
 *
 * \param pin  IOPORT pin to enable
 */
static inline void ioport_enable_pin(ioport_pin_t pin)
{
  401370:	b480      	push	{r7}
  401372:	b089      	sub	sp, #36	; 0x24
  401374:	af00      	add	r7, sp, #0
  401376:	6078      	str	r0, [r7, #4]
  401378:	687b      	ldr	r3, [r7, #4]
  40137a:	61fb      	str	r3, [r7, #28]
  40137c:	69fb      	ldr	r3, [r7, #28]
  40137e:	61bb      	str	r3, [r7, #24]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  401380:	69bb      	ldr	r3, [r7, #24]
  401382:	095a      	lsrs	r2, r3, #5
  401384:	69fb      	ldr	r3, [r7, #28]
  401386:	617b      	str	r3, [r7, #20]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  401388:	697b      	ldr	r3, [r7, #20]
  40138a:	f003 031f 	and.w	r3, r3, #31
  40138e:	2101      	movs	r1, #1
  401390:	fa01 f303 	lsl.w	r3, r1, r3
  401394:	613a      	str	r2, [r7, #16]
  401396:	60fb      	str	r3, [r7, #12]
  401398:	693b      	ldr	r3, [r7, #16]
  40139a:	60bb      	str	r3, [r7, #8]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  40139c:	68ba      	ldr	r2, [r7, #8]
  40139e:	4b06      	ldr	r3, [pc, #24]	; (4013b8 <ioport_enable_pin+0x48>)
  4013a0:	4413      	add	r3, r2
  4013a2:	025b      	lsls	r3, r3, #9
  4013a4:	461a      	mov	r2, r3
}

__always_inline static void arch_ioport_enable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PER = mask;
  4013a6:	68fb      	ldr	r3, [r7, #12]
  4013a8:	6013      	str	r3, [r2, #0]
	arch_ioport_enable_pin(pin);
}
  4013aa:	bf00      	nop
  4013ac:	3724      	adds	r7, #36	; 0x24
  4013ae:	46bd      	mov	sp, r7
  4013b0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4013b4:	4770      	bx	lr
  4013b6:	bf00      	nop
  4013b8:	00200707 	.word	0x00200707

004013bc <ioport_set_pin_mode>:
 *
 * \param pin IOPORT pin to configure
 * \param mode Mode masks to configure for the specified pin (\ref ioport_modes)
 */
static inline void ioport_set_pin_mode(ioport_pin_t pin, ioport_mode_t mode)
{
  4013bc:	b480      	push	{r7}
  4013be:	b08d      	sub	sp, #52	; 0x34
  4013c0:	af00      	add	r7, sp, #0
  4013c2:	6078      	str	r0, [r7, #4]
  4013c4:	6039      	str	r1, [r7, #0]
  4013c6:	687b      	ldr	r3, [r7, #4]
  4013c8:	62fb      	str	r3, [r7, #44]	; 0x2c
  4013ca:	683b      	ldr	r3, [r7, #0]
  4013cc:	62bb      	str	r3, [r7, #40]	; 0x28
  4013ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4013d0:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  4013d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4013d4:	095a      	lsrs	r2, r3, #5
  4013d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4013d8:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  4013da:	6a3b      	ldr	r3, [r7, #32]
  4013dc:	f003 031f 	and.w	r3, r3, #31
  4013e0:	2101      	movs	r1, #1
  4013e2:	fa01 f303 	lsl.w	r3, r1, r3
  4013e6:	61fa      	str	r2, [r7, #28]
  4013e8:	61bb      	str	r3, [r7, #24]
  4013ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
  4013ec:	617b      	str	r3, [r7, #20]
  4013ee:	69fb      	ldr	r3, [r7, #28]
  4013f0:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4013f2:	693a      	ldr	r2, [r7, #16]
  4013f4:	4b37      	ldr	r3, [pc, #220]	; (4014d4 <ioport_set_pin_mode+0x118>)
  4013f6:	4413      	add	r3, r2
  4013f8:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);
  4013fa:	60fb      	str	r3, [r7, #12]

	if (mode & IOPORT_MODE_PULLUP) {
  4013fc:	697b      	ldr	r3, [r7, #20]
  4013fe:	f003 0308 	and.w	r3, r3, #8
  401402:	2b00      	cmp	r3, #0
  401404:	d003      	beq.n	40140e <ioport_set_pin_mode+0x52>
		base->PIO_PUER = mask;
  401406:	68fb      	ldr	r3, [r7, #12]
  401408:	69ba      	ldr	r2, [r7, #24]
  40140a:	665a      	str	r2, [r3, #100]	; 0x64
  40140c:	e002      	b.n	401414 <ioport_set_pin_mode+0x58>
	} else {
		base->PIO_PUDR = mask;
  40140e:	68fb      	ldr	r3, [r7, #12]
  401410:	69ba      	ldr	r2, [r7, #24]
  401412:	661a      	str	r2, [r3, #96]	; 0x60
	}

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
  401414:	697b      	ldr	r3, [r7, #20]
  401416:	f003 0310 	and.w	r3, r3, #16
  40141a:	2b00      	cmp	r3, #0
  40141c:	d004      	beq.n	401428 <ioport_set_pin_mode+0x6c>
		base->PIO_PPDER = mask;
  40141e:	68fb      	ldr	r3, [r7, #12]
  401420:	69ba      	ldr	r2, [r7, #24]
  401422:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  401426:	e003      	b.n	401430 <ioport_set_pin_mode+0x74>
	} else {
		base->PIO_PPDDR = mask;
  401428:	68fb      	ldr	r3, [r7, #12]
  40142a:	69ba      	ldr	r2, [r7, #24]
  40142c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	}
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
  401430:	697b      	ldr	r3, [r7, #20]
  401432:	f003 0320 	and.w	r3, r3, #32
  401436:	2b00      	cmp	r3, #0
  401438:	d003      	beq.n	401442 <ioport_set_pin_mode+0x86>
		base->PIO_MDER = mask;
  40143a:	68fb      	ldr	r3, [r7, #12]
  40143c:	69ba      	ldr	r2, [r7, #24]
  40143e:	651a      	str	r2, [r3, #80]	; 0x50
  401440:	e002      	b.n	401448 <ioport_set_pin_mode+0x8c>
	} else {
		base->PIO_MDDR = mask;
  401442:	68fb      	ldr	r3, [r7, #12]
  401444:	69ba      	ldr	r2, [r7, #24]
  401446:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
  401448:	697b      	ldr	r3, [r7, #20]
  40144a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
  40144e:	2b00      	cmp	r3, #0
  401450:	d003      	beq.n	40145a <ioport_set_pin_mode+0x9e>
		base->PIO_IFER = mask;
  401452:	68fb      	ldr	r3, [r7, #12]
  401454:	69ba      	ldr	r2, [r7, #24]
  401456:	621a      	str	r2, [r3, #32]
  401458:	e002      	b.n	401460 <ioport_set_pin_mode+0xa4>
	} else {
		base->PIO_IFDR = mask;
  40145a:	68fb      	ldr	r3, [r7, #12]
  40145c:	69ba      	ldr	r2, [r7, #24]
  40145e:	625a      	str	r2, [r3, #36]	; 0x24
	}

	if (mode & IOPORT_MODE_DEBOUNCE) {
  401460:	697b      	ldr	r3, [r7, #20]
  401462:	f003 0380 	and.w	r3, r3, #128	; 0x80
  401466:	2b00      	cmp	r3, #0
  401468:	d004      	beq.n	401474 <ioport_set_pin_mode+0xb8>
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
#else
		base->PIO_IFSCER = mask;
  40146a:	68fb      	ldr	r3, [r7, #12]
  40146c:	69ba      	ldr	r2, [r7, #24]
  40146e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  401472:	e003      	b.n	40147c <ioport_set_pin_mode+0xc0>
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  401474:	68fb      	ldr	r3, [r7, #12]
  401476:	69ba      	ldr	r2, [r7, #24]
  401478:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
  40147c:	697b      	ldr	r3, [r7, #20]
  40147e:	f003 0301 	and.w	r3, r3, #1
  401482:	2b00      	cmp	r3, #0
  401484:	d006      	beq.n	401494 <ioport_set_pin_mode+0xd8>
		base->PIO_ABCDSR[0] |= mask;
  401486:	68fb      	ldr	r3, [r7, #12]
  401488:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40148a:	69bb      	ldr	r3, [r7, #24]
  40148c:	431a      	orrs	r2, r3
  40148e:	68fb      	ldr	r3, [r7, #12]
  401490:	671a      	str	r2, [r3, #112]	; 0x70
  401492:	e006      	b.n	4014a2 <ioport_set_pin_mode+0xe6>
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  401494:	68fb      	ldr	r3, [r7, #12]
  401496:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401498:	69bb      	ldr	r3, [r7, #24]
  40149a:	43db      	mvns	r3, r3
  40149c:	401a      	ands	r2, r3
  40149e:	68fb      	ldr	r3, [r7, #12]
  4014a0:	671a      	str	r2, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
  4014a2:	697b      	ldr	r3, [r7, #20]
  4014a4:	f003 0302 	and.w	r3, r3, #2
  4014a8:	2b00      	cmp	r3, #0
  4014aa:	d006      	beq.n	4014ba <ioport_set_pin_mode+0xfe>
		base->PIO_ABCDSR[1] |= mask;
  4014ac:	68fb      	ldr	r3, [r7, #12]
  4014ae:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4014b0:	69bb      	ldr	r3, [r7, #24]
  4014b2:	431a      	orrs	r2, r3
  4014b4:	68fb      	ldr	r3, [r7, #12]
  4014b6:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_set_pin_mode(pin, mode);
}
  4014b8:	e006      	b.n	4014c8 <ioport_set_pin_mode+0x10c>
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  4014ba:	68fb      	ldr	r3, [r7, #12]
  4014bc:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4014be:	69bb      	ldr	r3, [r7, #24]
  4014c0:	43db      	mvns	r3, r3
  4014c2:	401a      	ands	r2, r3
  4014c4:	68fb      	ldr	r3, [r7, #12]
  4014c6:	675a      	str	r2, [r3, #116]	; 0x74
  4014c8:	bf00      	nop
  4014ca:	3734      	adds	r7, #52	; 0x34
  4014cc:	46bd      	mov	sp, r7
  4014ce:	f85d 7b04 	ldr.w	r7, [sp], #4
  4014d2:	4770      	bx	lr
  4014d4:	00200707 	.word	0x00200707

004014d8 <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
  4014d8:	b480      	push	{r7}
  4014da:	b08d      	sub	sp, #52	; 0x34
  4014dc:	af00      	add	r7, sp, #0
  4014de:	6078      	str	r0, [r7, #4]
  4014e0:	460b      	mov	r3, r1
  4014e2:	70fb      	strb	r3, [r7, #3]
  4014e4:	687b      	ldr	r3, [r7, #4]
  4014e6:	62fb      	str	r3, [r7, #44]	; 0x2c
  4014e8:	78fb      	ldrb	r3, [r7, #3]
  4014ea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  4014ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4014f0:	627b      	str	r3, [r7, #36]	; 0x24
  4014f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4014f4:	623b      	str	r3, [r7, #32]
	return pin >> 5;
  4014f6:	6a3b      	ldr	r3, [r7, #32]
  4014f8:	095b      	lsrs	r3, r3, #5
  4014fa:	61fb      	str	r3, [r7, #28]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4014fc:	69fa      	ldr	r2, [r7, #28]
  4014fe:	4b17      	ldr	r3, [pc, #92]	; (40155c <ioport_set_pin_dir+0x84>)
  401500:	4413      	add	r3, r2
  401502:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  401504:	61bb      	str	r3, [r7, #24]

	if (dir == IOPORT_DIR_OUTPUT) {
  401506:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  40150a:	2b01      	cmp	r3, #1
  40150c:	d109      	bne.n	401522 <ioport_set_pin_dir+0x4a>
  40150e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401510:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
  401512:	697b      	ldr	r3, [r7, #20]
  401514:	f003 031f 	and.w	r3, r3, #31
  401518:	2201      	movs	r2, #1
  40151a:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  40151c:	69bb      	ldr	r3, [r7, #24]
  40151e:	611a      	str	r2, [r3, #16]
  401520:	e00c      	b.n	40153c <ioport_set_pin_dir+0x64>
	} else if (dir == IOPORT_DIR_INPUT) {
  401522:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  401526:	2b00      	cmp	r3, #0
  401528:	d108      	bne.n	40153c <ioport_set_pin_dir+0x64>
  40152a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40152c:	613b      	str	r3, [r7, #16]
	return 1U << (pin & 0x1F);
  40152e:	693b      	ldr	r3, [r7, #16]
  401530:	f003 031f 	and.w	r3, r3, #31
  401534:	2201      	movs	r2, #1
  401536:	409a      	lsls	r2, r3
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  401538:	69bb      	ldr	r3, [r7, #24]
  40153a:	615a      	str	r2, [r3, #20]
  40153c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40153e:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  401540:	68fb      	ldr	r3, [r7, #12]
  401542:	f003 031f 	and.w	r3, r3, #31
  401546:	2201      	movs	r2, #1
  401548:	409a      	lsls	r2, r3
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40154a:	69bb      	ldr	r3, [r7, #24]
  40154c:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	arch_ioport_set_pin_dir(pin, dir);
}
  401550:	bf00      	nop
  401552:	3734      	adds	r7, #52	; 0x34
  401554:	46bd      	mov	sp, r7
  401556:	f85d 7b04 	ldr.w	r7, [sp], #4
  40155a:	4770      	bx	lr
  40155c:	00200707 	.word	0x00200707

00401560 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  401560:	b480      	push	{r7}
  401562:	b08b      	sub	sp, #44	; 0x2c
  401564:	af00      	add	r7, sp, #0
  401566:	6078      	str	r0, [r7, #4]
  401568:	460b      	mov	r3, r1
  40156a:	70fb      	strb	r3, [r7, #3]
  40156c:	687b      	ldr	r3, [r7, #4]
  40156e:	627b      	str	r3, [r7, #36]	; 0x24
  401570:	78fb      	ldrb	r3, [r7, #3]
  401572:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  401576:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401578:	61fb      	str	r3, [r7, #28]
  40157a:	69fb      	ldr	r3, [r7, #28]
  40157c:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  40157e:	69bb      	ldr	r3, [r7, #24]
  401580:	095b      	lsrs	r3, r3, #5
  401582:	617b      	str	r3, [r7, #20]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  401584:	697a      	ldr	r2, [r7, #20]
  401586:	4b10      	ldr	r3, [pc, #64]	; (4015c8 <ioport_set_pin_level+0x68>)
  401588:	4413      	add	r3, r2
  40158a:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  40158c:	613b      	str	r3, [r7, #16]

	if (level) {
  40158e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  401592:	2b00      	cmp	r3, #0
  401594:	d009      	beq.n	4015aa <ioport_set_pin_level+0x4a>
  401596:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401598:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  40159a:	68fb      	ldr	r3, [r7, #12]
  40159c:	f003 031f 	and.w	r3, r3, #31
  4015a0:	2201      	movs	r2, #1
  4015a2:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4015a4:	693b      	ldr	r3, [r7, #16]
  4015a6:	631a      	str	r2, [r3, #48]	; 0x30
	arch_ioport_set_pin_level(pin, level);
}
  4015a8:	e008      	b.n	4015bc <ioport_set_pin_level+0x5c>
  4015aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4015ac:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
  4015ae:	68bb      	ldr	r3, [r7, #8]
  4015b0:	f003 031f 	and.w	r3, r3, #31
  4015b4:	2201      	movs	r2, #1
  4015b6:	409a      	lsls	r2, r3
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4015b8:	693b      	ldr	r3, [r7, #16]
  4015ba:	635a      	str	r2, [r3, #52]	; 0x34
  4015bc:	bf00      	nop
  4015be:	372c      	adds	r7, #44	; 0x2c
  4015c0:	46bd      	mov	sp, r7
  4015c2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4015c6:	4770      	bx	lr
  4015c8:	00200707 	.word	0x00200707

004015cc <spi_reset>:
{
  4015cc:	b480      	push	{r7}
  4015ce:	b083      	sub	sp, #12
  4015d0:	af00      	add	r7, sp, #0
  4015d2:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SWRST;
  4015d4:	687b      	ldr	r3, [r7, #4]
  4015d6:	2280      	movs	r2, #128	; 0x80
  4015d8:	601a      	str	r2, [r3, #0]
}
  4015da:	bf00      	nop
  4015dc:	370c      	adds	r7, #12
  4015de:	46bd      	mov	sp, r7
  4015e0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4015e4:	4770      	bx	lr

004015e6 <spi_enable>:
{
  4015e6:	b480      	push	{r7}
  4015e8:	b083      	sub	sp, #12
  4015ea:	af00      	add	r7, sp, #0
  4015ec:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SPIEN;
  4015ee:	687b      	ldr	r3, [r7, #4]
  4015f0:	2201      	movs	r2, #1
  4015f2:	601a      	str	r2, [r3, #0]
}
  4015f4:	bf00      	nop
  4015f6:	370c      	adds	r7, #12
  4015f8:	46bd      	mov	sp, r7
  4015fa:	f85d 7b04 	ldr.w	r7, [sp], #4
  4015fe:	4770      	bx	lr

00401600 <spi_disable>:
{
  401600:	b480      	push	{r7}
  401602:	b083      	sub	sp, #12
  401604:	af00      	add	r7, sp, #0
  401606:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  401608:	687b      	ldr	r3, [r7, #4]
  40160a:	2202      	movs	r2, #2
  40160c:	601a      	str	r2, [r3, #0]
}
  40160e:	bf00      	nop
  401610:	370c      	adds	r7, #12
  401612:	46bd      	mov	sp, r7
  401614:	f85d 7b04 	ldr.w	r7, [sp], #4
  401618:	4770      	bx	lr

0040161a <spi_set_master_mode>:
{
  40161a:	b480      	push	{r7}
  40161c:	b083      	sub	sp, #12
  40161e:	af00      	add	r7, sp, #0
  401620:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR |= SPI_MR_MSTR;
  401622:	687b      	ldr	r3, [r7, #4]
  401624:	685b      	ldr	r3, [r3, #4]
  401626:	f043 0201 	orr.w	r2, r3, #1
  40162a:	687b      	ldr	r3, [r7, #4]
  40162c:	605a      	str	r2, [r3, #4]
}
  40162e:	bf00      	nop
  401630:	370c      	adds	r7, #12
  401632:	46bd      	mov	sp, r7
  401634:	f85d 7b04 	ldr.w	r7, [sp], #4
  401638:	4770      	bx	lr

0040163a <spi_set_fixed_peripheral_select>:
{
  40163a:	b480      	push	{r7}
  40163c:	b083      	sub	sp, #12
  40163e:	af00      	add	r7, sp, #0
  401640:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR &= (~SPI_MR_PS);
  401642:	687b      	ldr	r3, [r7, #4]
  401644:	685b      	ldr	r3, [r3, #4]
  401646:	f023 0202 	bic.w	r2, r3, #2
  40164a:	687b      	ldr	r3, [r7, #4]
  40164c:	605a      	str	r2, [r3, #4]
}
  40164e:	bf00      	nop
  401650:	370c      	adds	r7, #12
  401652:	46bd      	mov	sp, r7
  401654:	f85d 7b04 	ldr.w	r7, [sp], #4
  401658:	4770      	bx	lr

0040165a <spi_disable_mode_fault_detect>:
 * \brief Disable Mode Fault Detection.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_mode_fault_detect(Spi *p_spi)
{
  40165a:	b480      	push	{r7}
  40165c:	b083      	sub	sp, #12
  40165e:	af00      	add	r7, sp, #0
  401660:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  401662:	687b      	ldr	r3, [r7, #4]
  401664:	685b      	ldr	r3, [r3, #4]
  401666:	f043 0210 	orr.w	r2, r3, #16
  40166a:	687b      	ldr	r3, [r7, #4]
  40166c:	605a      	str	r2, [r3, #4]
}
  40166e:	bf00      	nop
  401670:	370c      	adds	r7, #12
  401672:	46bd      	mov	sp, r7
  401674:	f85d 7b04 	ldr.w	r7, [sp], #4
  401678:	4770      	bx	lr

0040167a <spi_disable_loopback>:
 * \brief Disable loopback mode.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
  40167a:	b480      	push	{r7}
  40167c:	b083      	sub	sp, #12
  40167e:	af00      	add	r7, sp, #0
  401680:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  401682:	687b      	ldr	r3, [r7, #4]
  401684:	685b      	ldr	r3, [r3, #4]
  401686:	f023 0280 	bic.w	r2, r3, #128	; 0x80
  40168a:	687b      	ldr	r3, [r7, #4]
  40168c:	605a      	str	r2, [r3, #4]
}
  40168e:	bf00      	nop
  401690:	370c      	adds	r7, #12
  401692:	46bd      	mov	sp, r7
  401694:	f85d 7b04 	ldr.w	r7, [sp], #4
  401698:	4770      	bx	lr
	...

0040169c <ssd1306_hard_reset>:
{
  40169c:	b580      	push	{r7, lr}
  40169e:	b082      	sub	sp, #8
  4016a0:	af00      	add	r7, sp, #0
	uint32_t delay_10us = 10 * (sysclk_get_cpu_hz()/1000000);
  4016a2:	4b0f      	ldr	r3, [pc, #60]	; (4016e0 <ssd1306_hard_reset+0x44>)
  4016a4:	4798      	blx	r3
  4016a6:	4602      	mov	r2, r0
  4016a8:	4b0e      	ldr	r3, [pc, #56]	; (4016e4 <ssd1306_hard_reset+0x48>)
  4016aa:	fba3 2302 	umull	r2, r3, r3, r2
  4016ae:	0c9a      	lsrs	r2, r3, #18
  4016b0:	4613      	mov	r3, r2
  4016b2:	009b      	lsls	r3, r3, #2
  4016b4:	4413      	add	r3, r2
  4016b6:	005b      	lsls	r3, r3, #1
  4016b8:	607b      	str	r3, [r7, #4]
	ioport_set_pin_level(SSD1306_RES_PIN, false);
  4016ba:	2100      	movs	r1, #0
  4016bc:	2051      	movs	r0, #81	; 0x51
  4016be:	4b0a      	ldr	r3, [pc, #40]	; (4016e8 <ssd1306_hard_reset+0x4c>)
  4016c0:	4798      	blx	r3
	delay_cycles(delay_10us); // At lest 10us
  4016c2:	6878      	ldr	r0, [r7, #4]
  4016c4:	4b09      	ldr	r3, [pc, #36]	; (4016ec <ssd1306_hard_reset+0x50>)
  4016c6:	4798      	blx	r3
	ioport_set_pin_level(SSD1306_RES_PIN, true);
  4016c8:	2101      	movs	r1, #1
  4016ca:	2051      	movs	r0, #81	; 0x51
  4016cc:	4b06      	ldr	r3, [pc, #24]	; (4016e8 <ssd1306_hard_reset+0x4c>)
  4016ce:	4798      	blx	r3
	delay_cycles(delay_10us); // At lest 10us
  4016d0:	6878      	ldr	r0, [r7, #4]
  4016d2:	4b06      	ldr	r3, [pc, #24]	; (4016ec <ssd1306_hard_reset+0x50>)
  4016d4:	4798      	blx	r3
}
  4016d6:	bf00      	nop
  4016d8:	3708      	adds	r7, #8
  4016da:	46bd      	mov	sp, r7
  4016dc:	bd80      	pop	{r7, pc}
  4016de:	bf00      	nop
  4016e0:	00401349 	.word	0x00401349
  4016e4:	431bde83 	.word	0x431bde83
  4016e8:	00401561 	.word	0x00401561
  4016ec:	20400001 	.word	0x20400001

004016f0 <ssd1306_display_on>:
 * \brief Turn the OLED display on
 *
 * This function will turn on the OLED.
 */
static inline void ssd1306_display_on(void)
{
  4016f0:	b580      	push	{r7, lr}
  4016f2:	af00      	add	r7, sp, #0
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_ON);
  4016f4:	20af      	movs	r0, #175	; 0xaf
  4016f6:	4b02      	ldr	r3, [pc, #8]	; (401700 <ssd1306_display_on+0x10>)
  4016f8:	4798      	blx	r3
}
  4016fa:	bf00      	nop
  4016fc:	bd80      	pop	{r7, pc}
  4016fe:	bf00      	nop
  401700:	00401971 	.word	0x00401971

00401704 <ssd1306_set_contrast>:
 * \param contrast a number between 0 and 0xFF
 *
 * \retval contrast the contrast value written to the OLED controller
 */
static inline uint8_t ssd1306_set_contrast(uint8_t contrast)
{
  401704:	b580      	push	{r7, lr}
  401706:	b082      	sub	sp, #8
  401708:	af00      	add	r7, sp, #0
  40170a:	4603      	mov	r3, r0
  40170c:	71fb      	strb	r3, [r7, #7]
	ssd1306_write_command(SSD1306_CMD_SET_CONTRAST_CONTROL_FOR_BANK0);
  40170e:	2081      	movs	r0, #129	; 0x81
  401710:	4b05      	ldr	r3, [pc, #20]	; (401728 <ssd1306_set_contrast+0x24>)
  401712:	4798      	blx	r3
	ssd1306_write_command(contrast);
  401714:	79fb      	ldrb	r3, [r7, #7]
  401716:	4618      	mov	r0, r3
  401718:	4b03      	ldr	r3, [pc, #12]	; (401728 <ssd1306_set_contrast+0x24>)
  40171a:	4798      	blx	r3
	return contrast;
  40171c:	79fb      	ldrb	r3, [r7, #7]
}
  40171e:	4618      	mov	r0, r3
  401720:	3708      	adds	r7, #8
  401722:	46bd      	mov	sp, r7
  401724:	bd80      	pop	{r7, pc}
  401726:	bf00      	nop
  401728:	00401971 	.word	0x00401971

0040172c <ssd1306_display_invert_disable>:
 *
 * This function will disable invert on all pixels on the OLED
 *
 */
static inline void ssd1306_display_invert_disable(void)
{
  40172c:	b580      	push	{r7, lr}
  40172e:	af00      	add	r7, sp, #0
	ssd1306_write_command(SSD1306_CMD_SET_NORMAL_DISPLAY);
  401730:	20a6      	movs	r0, #166	; 0xa6
  401732:	4b02      	ldr	r3, [pc, #8]	; (40173c <ssd1306_display_invert_disable+0x10>)
  401734:	4798      	blx	r3
}
  401736:	bf00      	nop
  401738:	bd80      	pop	{r7, pc}
  40173a:	bf00      	nop
  40173c:	00401971 	.word	0x00401971

00401740 <ssd1306_interface_init>:
#define SPI_MOSI_MASK 21
#define SPI_CLK_MASK 22


static void ssd1306_interface_init(void)
{
  401740:	b590      	push	{r4, r7, lr}
  401742:	b083      	sub	sp, #12
  401744:	af00      	add	r7, sp, #0
	
	ioport_set_pin_dir(SSD1306_RES_PIN, IOPORT_DIR_OUTPUT);
  401746:	2101      	movs	r1, #1
  401748:	2051      	movs	r0, #81	; 0x51
  40174a:	4b46      	ldr	r3, [pc, #280]	; (401864 <ssd1306_interface_init+0x124>)
  40174c:	4798      	blx	r3
	ioport_set_pin_dir(SSD1306_DC_PIN, IOPORT_DIR_OUTPUT);
  40174e:	2101      	movs	r1, #1
  401750:	2023      	movs	r0, #35	; 0x23
  401752:	4b44      	ldr	r3, [pc, #272]	; (401864 <ssd1306_interface_init+0x124>)
  401754:	4798      	blx	r3
	ioport_set_pin_mode(SSD1306_RES_PIN, IOPORT_MODE_PULLUP);
  401756:	2108      	movs	r1, #8
  401758:	2051      	movs	r0, #81	; 0x51
  40175a:	4b43      	ldr	r3, [pc, #268]	; (401868 <ssd1306_interface_init+0x128>)
  40175c:	4798      	blx	r3
	ioport_set_pin_mode(SSD1306_DC_PIN, IOPORT_MODE_PULLUP);
  40175e:	2108      	movs	r1, #8
  401760:	2023      	movs	r0, #35	; 0x23
  401762:	4b41      	ldr	r3, [pc, #260]	; (401868 <ssd1306_interface_init+0x128>)
  401764:	4798      	blx	r3
	ioport_enable_pin(SSD1306_DC_PIN);
  401766:	2023      	movs	r0, #35	; 0x23
  401768:	4b40      	ldr	r3, [pc, #256]	; (40186c <ssd1306_interface_init+0x12c>)
  40176a:	4798      	blx	r3
	ioport_enable_pin(SSD1306_RES_PIN);
  40176c:	2051      	movs	r0, #81	; 0x51
  40176e:	4b3f      	ldr	r3, [pc, #252]	; (40186c <ssd1306_interface_init+0x12c>)
  401770:	4798      	blx	r3
	ioport_set_pin_level(SSD1306_DC_PIN, true);
  401772:	2101      	movs	r1, #1
  401774:	2023      	movs	r0, #35	; 0x23
  401776:	4b3e      	ldr	r3, [pc, #248]	; (401870 <ssd1306_interface_init+0x130>)
  401778:	4798      	blx	r3
	ioport_set_pin_level(SSD1306_RES_PIN, true);
  40177a:	2101      	movs	r1, #1
  40177c:	2051      	movs	r0, #81	; 0x51
  40177e:	4b3c      	ldr	r3, [pc, #240]	; (401870 <ssd1306_interface_init+0x130>)
  401780:	4798      	blx	r3
	
	
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  401782:	2300      	movs	r3, #0
  401784:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  401788:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40178c:	4839      	ldr	r0, [pc, #228]	; (401874 <ssd1306_interface_init+0x134>)
  40178e:	4c3a      	ldr	r4, [pc, #232]	; (401878 <ssd1306_interface_init+0x138>)
  401790:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  401792:	2300      	movs	r3, #0
  401794:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  401798:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40179c:	4835      	ldr	r0, [pc, #212]	; (401874 <ssd1306_interface_init+0x134>)
  40179e:	4c36      	ldr	r4, [pc, #216]	; (401878 <ssd1306_interface_init+0x138>)
  4017a0:	47a0      	blx	r4
	pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  4017a2:	2300      	movs	r3, #0
  4017a4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  4017a8:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4017ac:	4831      	ldr	r0, [pc, #196]	; (401874 <ssd1306_interface_init+0x134>)
  4017ae:	4c32      	ldr	r4, [pc, #200]	; (401878 <ssd1306_interface_init+0x138>)
  4017b0:	47a0      	blx	r4
	
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CLK_MASK, PIO_DEFAULT);
  4017b2:	2300      	movs	r3, #0
  4017b4:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  4017b8:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4017bc:	482d      	ldr	r0, [pc, #180]	; (401874 <ssd1306_interface_init+0x134>)
  4017be:	4c2e      	ldr	r4, [pc, #184]	; (401878 <ssd1306_interface_init+0x138>)
  4017c0:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_MOSI_MASK, PIO_DEFAULT);
  4017c2:	2300      	movs	r3, #0
  4017c4:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  4017c8:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4017cc:	4829      	ldr	r0, [pc, #164]	; (401874 <ssd1306_interface_init+0x134>)
  4017ce:	4c2a      	ldr	r4, [pc, #168]	; (401878 <ssd1306_interface_init+0x138>)
  4017d0:	47a0      	blx	r4
		pio_configure(PIOD, PIO_PERIPH_B, 1 << SPI_CS_MASK, PIO_DEFAULT);
  4017d2:	2300      	movs	r3, #0
  4017d4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  4017d8:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4017dc:	4825      	ldr	r0, [pc, #148]	; (401874 <ssd1306_interface_init+0x134>)
  4017de:	4c26      	ldr	r4, [pc, #152]	; (401878 <ssd1306_interface_init+0x138>)
  4017e0:	47a0      	blx	r4
		
		spi_disable(SPI0);
  4017e2:	4826      	ldr	r0, [pc, #152]	; (40187c <ssd1306_interface_init+0x13c>)
  4017e4:	4b26      	ldr	r3, [pc, #152]	; (401880 <ssd1306_interface_init+0x140>)
  4017e6:	4798      	blx	r3
		spi_reset(SPI0);
  4017e8:	4824      	ldr	r0, [pc, #144]	; (40187c <ssd1306_interface_init+0x13c>)
  4017ea:	4b26      	ldr	r3, [pc, #152]	; (401884 <ssd1306_interface_init+0x144>)
  4017ec:	4798      	blx	r3
		spi_set_master_mode(SPI0);
  4017ee:	4823      	ldr	r0, [pc, #140]	; (40187c <ssd1306_interface_init+0x13c>)
  4017f0:	4b25      	ldr	r3, [pc, #148]	; (401888 <ssd1306_interface_init+0x148>)
  4017f2:	4798      	blx	r3
		//spi_set_transfer_delay(SPI0, 1, 40, 30);
		spi_configure_cs_behavior(SPI0, 1, SPI_CS_KEEP_LOW);
  4017f4:	2208      	movs	r2, #8
  4017f6:	2101      	movs	r1, #1
  4017f8:	4820      	ldr	r0, [pc, #128]	; (40187c <ssd1306_interface_init+0x13c>)
  4017fa:	4b24      	ldr	r3, [pc, #144]	; (40188c <ssd1306_interface_init+0x14c>)
  4017fc:	4798      	blx	r3
		spi_set_clock_polarity(SPI0, 1, 0);
  4017fe:	2200      	movs	r2, #0
  401800:	2101      	movs	r1, #1
  401802:	481e      	ldr	r0, [pc, #120]	; (40187c <ssd1306_interface_init+0x13c>)
  401804:	4b22      	ldr	r3, [pc, #136]	; (401890 <ssd1306_interface_init+0x150>)
  401806:	4798      	blx	r3
		spi_set_clock_phase(SPI0, 1, 0);
  401808:	2200      	movs	r2, #0
  40180a:	2101      	movs	r1, #1
  40180c:	481b      	ldr	r0, [pc, #108]	; (40187c <ssd1306_interface_init+0x13c>)
  40180e:	4b21      	ldr	r3, [pc, #132]	; (401894 <ssd1306_interface_init+0x154>)
  401810:	4798      	blx	r3
		spi_set_fixed_peripheral_select(SPI0);
  401812:	481a      	ldr	r0, [pc, #104]	; (40187c <ssd1306_interface_init+0x13c>)
  401814:	4b20      	ldr	r3, [pc, #128]	; (401898 <ssd1306_interface_init+0x158>)
  401816:	4798      	blx	r3
		spi_set_bits_per_transfer(SPI0, 1, SPI_CSR_BITS_8_BIT);
  401818:	2200      	movs	r2, #0
  40181a:	2101      	movs	r1, #1
  40181c:	4817      	ldr	r0, [pc, #92]	; (40187c <ssd1306_interface_init+0x13c>)
  40181e:	4b1f      	ldr	r3, [pc, #124]	; (40189c <ssd1306_interface_init+0x15c>)
  401820:	4798      	blx	r3
		spi_disable_loopback(SPI0);
  401822:	4816      	ldr	r0, [pc, #88]	; (40187c <ssd1306_interface_init+0x13c>)
  401824:	4b1e      	ldr	r3, [pc, #120]	; (4018a0 <ssd1306_interface_init+0x160>)
  401826:	4798      	blx	r3

		spi_disable_mode_fault_detect(SPI0);
  401828:	4814      	ldr	r0, [pc, #80]	; (40187c <ssd1306_interface_init+0x13c>)
  40182a:	4b1e      	ldr	r3, [pc, #120]	; (4018a4 <ssd1306_interface_init+0x164>)
  40182c:	4798      	blx	r3
		int div = spi_calc_baudrate_div(2000000, sysclk_get_peripheral_hz());
  40182e:	4b1e      	ldr	r3, [pc, #120]	; (4018a8 <ssd1306_interface_init+0x168>)
  401830:	4798      	blx	r3
  401832:	4603      	mov	r3, r0
  401834:	4619      	mov	r1, r3
  401836:	481d      	ldr	r0, [pc, #116]	; (4018ac <ssd1306_interface_init+0x16c>)
  401838:	4b1d      	ldr	r3, [pc, #116]	; (4018b0 <ssd1306_interface_init+0x170>)
  40183a:	4798      	blx	r3
  40183c:	4603      	mov	r3, r0
  40183e:	607b      	str	r3, [r7, #4]
		spi_set_baudrate_div(SPI0,1, div);
  401840:	687b      	ldr	r3, [r7, #4]
  401842:	b2db      	uxtb	r3, r3
  401844:	461a      	mov	r2, r3
  401846:	2101      	movs	r1, #1
  401848:	480c      	ldr	r0, [pc, #48]	; (40187c <ssd1306_interface_init+0x13c>)
  40184a:	4b1a      	ldr	r3, [pc, #104]	; (4018b4 <ssd1306_interface_init+0x174>)
  40184c:	4798      	blx	r3
		spi_enable_clock(SPI0);
  40184e:	480b      	ldr	r0, [pc, #44]	; (40187c <ssd1306_interface_init+0x13c>)
  401850:	4b19      	ldr	r3, [pc, #100]	; (4018b8 <ssd1306_interface_init+0x178>)
  401852:	4798      	blx	r3
		
		spi_enable(SPI0);
  401854:	4809      	ldr	r0, [pc, #36]	; (40187c <ssd1306_interface_init+0x13c>)
  401856:	4b19      	ldr	r3, [pc, #100]	; (4018bc <ssd1306_interface_init+0x17c>)
  401858:	4798      	blx	r3
}
  40185a:	bf00      	nop
  40185c:	370c      	adds	r7, #12
  40185e:	46bd      	mov	sp, r7
  401860:	bd90      	pop	{r4, r7, pc}
  401862:	bf00      	nop
  401864:	004014d9 	.word	0x004014d9
  401868:	004013bd 	.word	0x004013bd
  40186c:	00401371 	.word	0x00401371
  401870:	00401561 	.word	0x00401561
  401874:	400e1400 	.word	0x400e1400
  401878:	00402591 	.word	0x00402591
  40187c:	40008000 	.word	0x40008000
  401880:	00401601 	.word	0x00401601
  401884:	004015cd 	.word	0x004015cd
  401888:	0040161b 	.word	0x0040161b
  40188c:	004009a1 	.word	0x004009a1
  401890:	00400901 	.word	0x00400901
  401894:	00400951 	.word	0x00400951
  401898:	0040163b 	.word	0x0040163b
  40189c:	00400a47 	.word	0x00400a47
  4018a0:	0040167b 	.word	0x0040167b
  4018a4:	0040165b 	.word	0x0040165b
  4018a8:	0040135d 	.word	0x0040135d
  4018ac:	001e8480 	.word	0x001e8480
  4018b0:	00400a91 	.word	0x00400a91
  4018b4:	00400acd 	.word	0x00400acd
  4018b8:	00400811 	.word	0x00400811
  4018bc:	004015e7 	.word	0x004015e7

004018c0 <ssd1306_init>:
 a
 a
 a
 */
void ssd1306_init(void)
{
  4018c0:	b580      	push	{r7, lr}
  4018c2:	af00      	add	r7, sp, #0
	// Initialize delay routine
	delay_init();

	// Initialize the interface
	ssd1306_interface_init();
  4018c4:	4b23      	ldr	r3, [pc, #140]	; (401954 <ssd1306_init+0x94>)
  4018c6:	4798      	blx	r3

	// Do a hard reset of the OLED display controller
	ssd1306_hard_reset();
  4018c8:	4b23      	ldr	r3, [pc, #140]	; (401958 <ssd1306_init+0x98>)
  4018ca:	4798      	blx	r3

	// Set the reset pin to the default state
	ioport_set_pin_level(SSD1306_RES_PIN, true);
  4018cc:	2101      	movs	r1, #1
  4018ce:	2051      	movs	r0, #81	; 0x51
  4018d0:	4b22      	ldr	r3, [pc, #136]	; (40195c <ssd1306_init+0x9c>)
  4018d2:	4798      	blx	r3
	
	// 1/32 Duty (0x0F~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_MULTIPLEX_RATIO);
  4018d4:	20a8      	movs	r0, #168	; 0xa8
  4018d6:	4b22      	ldr	r3, [pc, #136]	; (401960 <ssd1306_init+0xa0>)
  4018d8:	4798      	blx	r3
	ssd1306_write_command(0x1F);
  4018da:	201f      	movs	r0, #31
  4018dc:	4b20      	ldr	r3, [pc, #128]	; (401960 <ssd1306_init+0xa0>)
  4018de:	4798      	blx	r3

	// Shift Mapping RAM Counter (0x00~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_OFFSET);
  4018e0:	20d3      	movs	r0, #211	; 0xd3
  4018e2:	4b1f      	ldr	r3, [pc, #124]	; (401960 <ssd1306_init+0xa0>)
  4018e4:	4798      	blx	r3
	ssd1306_write_command(0x00);
  4018e6:	2000      	movs	r0, #0
  4018e8:	4b1d      	ldr	r3, [pc, #116]	; (401960 <ssd1306_init+0xa0>)
  4018ea:	4798      	blx	r3

	// Set Mapping RAM Display Start Line (0x00~0x3F)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_START_LINE(0x00));
  4018ec:	2040      	movs	r0, #64	; 0x40
  4018ee:	4b1c      	ldr	r3, [pc, #112]	; (401960 <ssd1306_init+0xa0>)
  4018f0:	4798      	blx	r3

	// Set Column Address 0 Mapped to SEG0
	ssd1306_write_command(SSD1306_CMD_SET_SEGMENT_RE_MAP_COL127_SEG0);
  4018f2:	20a1      	movs	r0, #161	; 0xa1
  4018f4:	4b1a      	ldr	r3, [pc, #104]	; (401960 <ssd1306_init+0xa0>)
  4018f6:	4798      	blx	r3

	// Set COM/Row Scan Scan from COM63 to 0
	ssd1306_write_command(SSD1306_CMD_SET_COM_OUTPUT_SCAN_DOWN);
  4018f8:	20c8      	movs	r0, #200	; 0xc8
  4018fa:	4b19      	ldr	r3, [pc, #100]	; (401960 <ssd1306_init+0xa0>)
  4018fc:	4798      	blx	r3

	// Set COM Pins hardware configuration
	ssd1306_write_command(SSD1306_CMD_SET_COM_PINS);
  4018fe:	20da      	movs	r0, #218	; 0xda
  401900:	4b17      	ldr	r3, [pc, #92]	; (401960 <ssd1306_init+0xa0>)
  401902:	4798      	blx	r3
	ssd1306_write_command(0x02);
  401904:	2002      	movs	r0, #2
  401906:	4b16      	ldr	r3, [pc, #88]	; (401960 <ssd1306_init+0xa0>)
  401908:	4798      	blx	r3

	ssd1306_set_contrast(0x8F);
  40190a:	208f      	movs	r0, #143	; 0x8f
  40190c:	4b15      	ldr	r3, [pc, #84]	; (401964 <ssd1306_init+0xa4>)
  40190e:	4798      	blx	r3

	// Disable Entire display On
	ssd1306_write_command(SSD1306_CMD_ENTIRE_DISPLAY_AND_GDDRAM_ON);
  401910:	20a4      	movs	r0, #164	; 0xa4
  401912:	4b13      	ldr	r3, [pc, #76]	; (401960 <ssd1306_init+0xa0>)
  401914:	4798      	blx	r3

	ssd1306_display_invert_disable();
  401916:	4b14      	ldr	r3, [pc, #80]	; (401968 <ssd1306_init+0xa8>)
  401918:	4798      	blx	r3

	// Set Display Clock Divide Ratio / Oscillator Frequency (Default => 0x80)
	ssd1306_write_command(SSD1306_CMD_SET_DISPLAY_CLOCK_DIVIDE_RATIO);
  40191a:	20d5      	movs	r0, #213	; 0xd5
  40191c:	4b10      	ldr	r3, [pc, #64]	; (401960 <ssd1306_init+0xa0>)
  40191e:	4798      	blx	r3
	ssd1306_write_command(0x80);
  401920:	2080      	movs	r0, #128	; 0x80
  401922:	4b0f      	ldr	r3, [pc, #60]	; (401960 <ssd1306_init+0xa0>)
  401924:	4798      	blx	r3

	// Enable charge pump regulator
	ssd1306_write_command(SSD1306_CMD_SET_CHARGE_PUMP_SETTING);
  401926:	208d      	movs	r0, #141	; 0x8d
  401928:	4b0d      	ldr	r3, [pc, #52]	; (401960 <ssd1306_init+0xa0>)
  40192a:	4798      	blx	r3
	ssd1306_write_command(0x14);
  40192c:	2014      	movs	r0, #20
  40192e:	4b0c      	ldr	r3, [pc, #48]	; (401960 <ssd1306_init+0xa0>)
  401930:	4798      	blx	r3

	// Set VCOMH Deselect Level
	ssd1306_write_command(SSD1306_CMD_SET_VCOMH_DESELECT_LEVEL);
  401932:	20db      	movs	r0, #219	; 0xdb
  401934:	4b0a      	ldr	r3, [pc, #40]	; (401960 <ssd1306_init+0xa0>)
  401936:	4798      	blx	r3
	ssd1306_write_command(0x40); // Default => 0x20 (0.77*VCC)
  401938:	2040      	movs	r0, #64	; 0x40
  40193a:	4b09      	ldr	r3, [pc, #36]	; (401960 <ssd1306_init+0xa0>)
  40193c:	4798      	blx	r3

	// Set Pre-Charge as 15 Clocks & Discharge as 1 Clock
	ssd1306_write_command(SSD1306_CMD_SET_PRE_CHARGE_PERIOD);
  40193e:	20d9      	movs	r0, #217	; 0xd9
  401940:	4b07      	ldr	r3, [pc, #28]	; (401960 <ssd1306_init+0xa0>)
  401942:	4798      	blx	r3
	ssd1306_write_command(0xF1);
  401944:	20f1      	movs	r0, #241	; 0xf1
  401946:	4b06      	ldr	r3, [pc, #24]	; (401960 <ssd1306_init+0xa0>)
  401948:	4798      	blx	r3

	
	ssd1306_display_on();
  40194a:	4b08      	ldr	r3, [pc, #32]	; (40196c <ssd1306_init+0xac>)
  40194c:	4798      	blx	r3
}
  40194e:	bf00      	nop
  401950:	bd80      	pop	{r7, pc}
  401952:	bf00      	nop
  401954:	00401741 	.word	0x00401741
  401958:	0040169d 	.word	0x0040169d
  40195c:	00401561 	.word	0x00401561
  401960:	00401971 	.word	0x00401971
  401964:	00401705 	.word	0x00401705
  401968:	0040172d 	.word	0x0040172d
  40196c:	004016f1 	.word	0x004016f1

00401970 <ssd1306_write_command>:
 * data write function is called based on the selected interface.
 *
 * \param command the command to write
 */
void ssd1306_write_command(uint8_t command)
{
  401970:	b5f0      	push	{r4, r5, r6, r7, lr}
  401972:	b083      	sub	sp, #12
  401974:	af00      	add	r7, sp, #0
  401976:	4603      	mov	r3, r0
  401978:	71fb      	strb	r3, [r7, #7]
	ioport_set_pin_level(SSD1306_DC_PIN, false);
  40197a:	2100      	movs	r1, #0
  40197c:	2023      	movs	r0, #35	; 0x23
  40197e:	4b1c      	ldr	r3, [pc, #112]	; (4019f0 <ssd1306_write_command+0x80>)
  401980:	4798      	blx	r3
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  401982:	2101      	movs	r1, #1
  401984:	481b      	ldr	r0, [pc, #108]	; (4019f4 <ssd1306_write_command+0x84>)
  401986:	4b1c      	ldr	r3, [pc, #112]	; (4019f8 <ssd1306_write_command+0x88>)
  401988:	4798      	blx	r3
	spi_write(SPI0, command, 1, 1);
  40198a:	79fb      	ldrb	r3, [r7, #7]
  40198c:	b299      	uxth	r1, r3
  40198e:	2301      	movs	r3, #1
  401990:	2201      	movs	r2, #1
  401992:	4818      	ldr	r0, [pc, #96]	; (4019f4 <ssd1306_write_command+0x84>)
  401994:	4c19      	ldr	r4, [pc, #100]	; (4019fc <ssd1306_write_command+0x8c>)
  401996:	47a0      	blx	r4
	delay_us(10);
  401998:	4b19      	ldr	r3, [pc, #100]	; (401a00 <ssd1306_write_command+0x90>)
  40199a:	4798      	blx	r3
  40199c:	4603      	mov	r3, r0
  40199e:	4619      	mov	r1, r3
  4019a0:	f04f 0200 	mov.w	r2, #0
  4019a4:	460b      	mov	r3, r1
  4019a6:	4614      	mov	r4, r2
  4019a8:	00a6      	lsls	r6, r4, #2
  4019aa:	ea46 7693 	orr.w	r6, r6, r3, lsr #30
  4019ae:	009d      	lsls	r5, r3, #2
  4019b0:	462b      	mov	r3, r5
  4019b2:	4634      	mov	r4, r6
  4019b4:	185b      	adds	r3, r3, r1
  4019b6:	eb44 0402 	adc.w	r4, r4, r2
  4019ba:	18db      	adds	r3, r3, r3
  4019bc:	eb44 0404 	adc.w	r4, r4, r4
  4019c0:	4619      	mov	r1, r3
  4019c2:	4622      	mov	r2, r4
  4019c4:	4b0f      	ldr	r3, [pc, #60]	; (401a04 <ssd1306_write_command+0x94>)
  4019c6:	f04f 0400 	mov.w	r4, #0
  4019ca:	18cd      	adds	r5, r1, r3
  4019cc:	eb42 0604 	adc.w	r6, r2, r4
  4019d0:	4628      	mov	r0, r5
  4019d2:	4631      	mov	r1, r6
  4019d4:	4c0c      	ldr	r4, [pc, #48]	; (401a08 <ssd1306_write_command+0x98>)
  4019d6:	4a0d      	ldr	r2, [pc, #52]	; (401a0c <ssd1306_write_command+0x9c>)
  4019d8:	f04f 0300 	mov.w	r3, #0
  4019dc:	47a0      	blx	r4
  4019de:	4603      	mov	r3, r0
  4019e0:	460c      	mov	r4, r1
  4019e2:	4618      	mov	r0, r3
  4019e4:	4b0a      	ldr	r3, [pc, #40]	; (401a10 <ssd1306_write_command+0xa0>)
  4019e6:	4798      	blx	r3
}
  4019e8:	bf00      	nop
  4019ea:	370c      	adds	r7, #12
  4019ec:	46bd      	mov	sp, r7
  4019ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4019f0:	00401561 	.word	0x00401561
  4019f4:	40008000 	.word	0x40008000
  4019f8:	0040084d 	.word	0x0040084d
  4019fc:	00400881 	.word	0x00400881
  401a00:	00401349 	.word	0x00401349
  401a04:	005a83df 	.word	0x005a83df
  401a08:	00403d0d 	.word	0x00403d0d
  401a0c:	005a83e0 	.word	0x005a83e0
  401a10:	20400001 	.word	0x20400001

00401a14 <ssd1306_write_data>:
 * data write function is called based on the selected interface.
 *
 * \param data the data to write
 */
void ssd1306_write_data(uint8_t data)
{
  401a14:	b5f0      	push	{r4, r5, r6, r7, lr}
  401a16:	b083      	sub	sp, #12
  401a18:	af00      	add	r7, sp, #0
  401a1a:	4603      	mov	r3, r0
  401a1c:	71fb      	strb	r3, [r7, #7]
	ioport_set_pin_level(SSD1306_DC_PIN, true);
  401a1e:	2101      	movs	r1, #1
  401a20:	2023      	movs	r0, #35	; 0x23
  401a22:	4b1c      	ldr	r3, [pc, #112]	; (401a94 <ssd1306_write_data+0x80>)
  401a24:	4798      	blx	r3
	
	spi_set_peripheral_chip_select_value(SPI0, 1);
  401a26:	2101      	movs	r1, #1
  401a28:	481b      	ldr	r0, [pc, #108]	; (401a98 <ssd1306_write_data+0x84>)
  401a2a:	4b1c      	ldr	r3, [pc, #112]	; (401a9c <ssd1306_write_data+0x88>)
  401a2c:	4798      	blx	r3
	spi_write(SPI0, data, 1, 1);
  401a2e:	79fb      	ldrb	r3, [r7, #7]
  401a30:	b299      	uxth	r1, r3
  401a32:	2301      	movs	r3, #1
  401a34:	2201      	movs	r2, #1
  401a36:	4818      	ldr	r0, [pc, #96]	; (401a98 <ssd1306_write_data+0x84>)
  401a38:	4c19      	ldr	r4, [pc, #100]	; (401aa0 <ssd1306_write_data+0x8c>)
  401a3a:	47a0      	blx	r4
	delay_us(10);
  401a3c:	4b19      	ldr	r3, [pc, #100]	; (401aa4 <ssd1306_write_data+0x90>)
  401a3e:	4798      	blx	r3
  401a40:	4603      	mov	r3, r0
  401a42:	4619      	mov	r1, r3
  401a44:	f04f 0200 	mov.w	r2, #0
  401a48:	460b      	mov	r3, r1
  401a4a:	4614      	mov	r4, r2
  401a4c:	00a6      	lsls	r6, r4, #2
  401a4e:	ea46 7693 	orr.w	r6, r6, r3, lsr #30
  401a52:	009d      	lsls	r5, r3, #2
  401a54:	462b      	mov	r3, r5
  401a56:	4634      	mov	r4, r6
  401a58:	185b      	adds	r3, r3, r1
  401a5a:	eb44 0402 	adc.w	r4, r4, r2
  401a5e:	18db      	adds	r3, r3, r3
  401a60:	eb44 0404 	adc.w	r4, r4, r4
  401a64:	4619      	mov	r1, r3
  401a66:	4622      	mov	r2, r4
  401a68:	4b0f      	ldr	r3, [pc, #60]	; (401aa8 <ssd1306_write_data+0x94>)
  401a6a:	f04f 0400 	mov.w	r4, #0
  401a6e:	18cd      	adds	r5, r1, r3
  401a70:	eb42 0604 	adc.w	r6, r2, r4
  401a74:	4628      	mov	r0, r5
  401a76:	4631      	mov	r1, r6
  401a78:	4c0c      	ldr	r4, [pc, #48]	; (401aac <ssd1306_write_data+0x98>)
  401a7a:	4a0d      	ldr	r2, [pc, #52]	; (401ab0 <ssd1306_write_data+0x9c>)
  401a7c:	f04f 0300 	mov.w	r3, #0
  401a80:	47a0      	blx	r4
  401a82:	4603      	mov	r3, r0
  401a84:	460c      	mov	r4, r1
  401a86:	4618      	mov	r0, r3
  401a88:	4b0a      	ldr	r3, [pc, #40]	; (401ab4 <ssd1306_write_data+0xa0>)
  401a8a:	4798      	blx	r3
}
  401a8c:	bf00      	nop
  401a8e:	370c      	adds	r7, #12
  401a90:	46bd      	mov	sp, r7
  401a92:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401a94:	00401561 	.word	0x00401561
  401a98:	40008000 	.word	0x40008000
  401a9c:	0040084d 	.word	0x0040084d
  401aa0:	00400881 	.word	0x00400881
  401aa4:	00401349 	.word	0x00401349
  401aa8:	005a83df 	.word	0x005a83df
  401aac:	00403d0d 	.word	0x00403d0d
  401ab0:	005a83e0 	.word	0x005a83e0
  401ab4:	20400001 	.word	0x20400001

00401ab8 <osc_enable>:
{
  401ab8:	b580      	push	{r7, lr}
  401aba:	b082      	sub	sp, #8
  401abc:	af00      	add	r7, sp, #0
  401abe:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401ac0:	687b      	ldr	r3, [r7, #4]
  401ac2:	2b07      	cmp	r3, #7
  401ac4:	d831      	bhi.n	401b2a <osc_enable+0x72>
  401ac6:	a201      	add	r2, pc, #4	; (adr r2, 401acc <osc_enable+0x14>)
  401ac8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401acc:	00401b29 	.word	0x00401b29
  401ad0:	00401aed 	.word	0x00401aed
  401ad4:	00401af5 	.word	0x00401af5
  401ad8:	00401afd 	.word	0x00401afd
  401adc:	00401b05 	.word	0x00401b05
  401ae0:	00401b0d 	.word	0x00401b0d
  401ae4:	00401b15 	.word	0x00401b15
  401ae8:	00401b1f 	.word	0x00401b1f
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  401aec:	2000      	movs	r0, #0
  401aee:	4b11      	ldr	r3, [pc, #68]	; (401b34 <osc_enable+0x7c>)
  401af0:	4798      	blx	r3
		break;
  401af2:	e01a      	b.n	401b2a <osc_enable+0x72>
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  401af4:	2001      	movs	r0, #1
  401af6:	4b0f      	ldr	r3, [pc, #60]	; (401b34 <osc_enable+0x7c>)
  401af8:	4798      	blx	r3
		break;
  401afa:	e016      	b.n	401b2a <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  401afc:	2000      	movs	r0, #0
  401afe:	4b0e      	ldr	r3, [pc, #56]	; (401b38 <osc_enable+0x80>)
  401b00:	4798      	blx	r3
		break;
  401b02:	e012      	b.n	401b2a <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  401b04:	2010      	movs	r0, #16
  401b06:	4b0c      	ldr	r3, [pc, #48]	; (401b38 <osc_enable+0x80>)
  401b08:	4798      	blx	r3
		break;
  401b0a:	e00e      	b.n	401b2a <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  401b0c:	2020      	movs	r0, #32
  401b0e:	4b0a      	ldr	r3, [pc, #40]	; (401b38 <osc_enable+0x80>)
  401b10:	4798      	blx	r3
		break;
  401b12:	e00a      	b.n	401b2a <osc_enable+0x72>
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  401b14:	213e      	movs	r1, #62	; 0x3e
  401b16:	2000      	movs	r0, #0
  401b18:	4b08      	ldr	r3, [pc, #32]	; (401b3c <osc_enable+0x84>)
  401b1a:	4798      	blx	r3
		break;
  401b1c:	e005      	b.n	401b2a <osc_enable+0x72>
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  401b1e:	213e      	movs	r1, #62	; 0x3e
  401b20:	2001      	movs	r0, #1
  401b22:	4b06      	ldr	r3, [pc, #24]	; (401b3c <osc_enable+0x84>)
  401b24:	4798      	blx	r3
		break;
  401b26:	e000      	b.n	401b2a <osc_enable+0x72>
		break;
  401b28:	bf00      	nop
}
  401b2a:	bf00      	nop
  401b2c:	3708      	adds	r7, #8
  401b2e:	46bd      	mov	sp, r7
  401b30:	bd80      	pop	{r7, pc}
  401b32:	bf00      	nop
  401b34:	00402a25 	.word	0x00402a25
  401b38:	00402a91 	.word	0x00402a91
  401b3c:	00402b01 	.word	0x00402b01

00401b40 <osc_is_ready>:
{
  401b40:	b580      	push	{r7, lr}
  401b42:	b082      	sub	sp, #8
  401b44:	af00      	add	r7, sp, #0
  401b46:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401b48:	687b      	ldr	r3, [r7, #4]
  401b4a:	2b07      	cmp	r3, #7
  401b4c:	d826      	bhi.n	401b9c <osc_is_ready+0x5c>
  401b4e:	a201      	add	r2, pc, #4	; (adr r2, 401b54 <osc_is_ready+0x14>)
  401b50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401b54:	00401b75 	.word	0x00401b75
  401b58:	00401b79 	.word	0x00401b79
  401b5c:	00401b79 	.word	0x00401b79
  401b60:	00401b8b 	.word	0x00401b8b
  401b64:	00401b8b 	.word	0x00401b8b
  401b68:	00401b8b 	.word	0x00401b8b
  401b6c:	00401b8b 	.word	0x00401b8b
  401b70:	00401b8b 	.word	0x00401b8b
		return 1;
  401b74:	2301      	movs	r3, #1
  401b76:	e012      	b.n	401b9e <osc_is_ready+0x5e>
		return pmc_osc_is_ready_32kxtal();
  401b78:	4b0b      	ldr	r3, [pc, #44]	; (401ba8 <osc_is_ready+0x68>)
  401b7a:	4798      	blx	r3
  401b7c:	4603      	mov	r3, r0
  401b7e:	2b00      	cmp	r3, #0
  401b80:	bf14      	ite	ne
  401b82:	2301      	movne	r3, #1
  401b84:	2300      	moveq	r3, #0
  401b86:	b2db      	uxtb	r3, r3
  401b88:	e009      	b.n	401b9e <osc_is_ready+0x5e>
		return pmc_osc_is_ready_mainck();
  401b8a:	4b08      	ldr	r3, [pc, #32]	; (401bac <osc_is_ready+0x6c>)
  401b8c:	4798      	blx	r3
  401b8e:	4603      	mov	r3, r0
  401b90:	2b00      	cmp	r3, #0
  401b92:	bf14      	ite	ne
  401b94:	2301      	movne	r3, #1
  401b96:	2300      	moveq	r3, #0
  401b98:	b2db      	uxtb	r3, r3
  401b9a:	e000      	b.n	401b9e <osc_is_ready+0x5e>
	return 0;
  401b9c:	2300      	movs	r3, #0
}
  401b9e:	4618      	mov	r0, r3
  401ba0:	3708      	adds	r7, #8
  401ba2:	46bd      	mov	sp, r7
  401ba4:	bd80      	pop	{r7, pc}
  401ba6:	bf00      	nop
  401ba8:	00402a5d 	.word	0x00402a5d
  401bac:	00402b79 	.word	0x00402b79

00401bb0 <osc_get_rate>:
{
  401bb0:	b480      	push	{r7}
  401bb2:	b083      	sub	sp, #12
  401bb4:	af00      	add	r7, sp, #0
  401bb6:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401bb8:	687b      	ldr	r3, [r7, #4]
  401bba:	2b07      	cmp	r3, #7
  401bbc:	d825      	bhi.n	401c0a <osc_get_rate+0x5a>
  401bbe:	a201      	add	r2, pc, #4	; (adr r2, 401bc4 <osc_get_rate+0x14>)
  401bc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401bc4:	00401be5 	.word	0x00401be5
  401bc8:	00401beb 	.word	0x00401beb
  401bcc:	00401bf1 	.word	0x00401bf1
  401bd0:	00401bf7 	.word	0x00401bf7
  401bd4:	00401bfb 	.word	0x00401bfb
  401bd8:	00401bff 	.word	0x00401bff
  401bdc:	00401c03 	.word	0x00401c03
  401be0:	00401c07 	.word	0x00401c07
		return OSC_SLCK_32K_RC_HZ;
  401be4:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  401be8:	e010      	b.n	401c0c <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  401bea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401bee:	e00d      	b.n	401c0c <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  401bf0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401bf4:	e00a      	b.n	401c0c <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  401bf6:	4b08      	ldr	r3, [pc, #32]	; (401c18 <osc_get_rate+0x68>)
  401bf8:	e008      	b.n	401c0c <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  401bfa:	4b08      	ldr	r3, [pc, #32]	; (401c1c <osc_get_rate+0x6c>)
  401bfc:	e006      	b.n	401c0c <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  401bfe:	4b08      	ldr	r3, [pc, #32]	; (401c20 <osc_get_rate+0x70>)
  401c00:	e004      	b.n	401c0c <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  401c02:	4b07      	ldr	r3, [pc, #28]	; (401c20 <osc_get_rate+0x70>)
  401c04:	e002      	b.n	401c0c <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  401c06:	4b06      	ldr	r3, [pc, #24]	; (401c20 <osc_get_rate+0x70>)
  401c08:	e000      	b.n	401c0c <osc_get_rate+0x5c>
	return 0;
  401c0a:	2300      	movs	r3, #0
}
  401c0c:	4618      	mov	r0, r3
  401c0e:	370c      	adds	r7, #12
  401c10:	46bd      	mov	sp, r7
  401c12:	f85d 7b04 	ldr.w	r7, [sp], #4
  401c16:	4770      	bx	lr
  401c18:	003d0900 	.word	0x003d0900
  401c1c:	007a1200 	.word	0x007a1200
  401c20:	00b71b00 	.word	0x00b71b00

00401c24 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  401c24:	b580      	push	{r7, lr}
  401c26:	b082      	sub	sp, #8
  401c28:	af00      	add	r7, sp, #0
  401c2a:	4603      	mov	r3, r0
  401c2c:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  401c2e:	bf00      	nop
  401c30:	79fb      	ldrb	r3, [r7, #7]
  401c32:	4618      	mov	r0, r3
  401c34:	4b05      	ldr	r3, [pc, #20]	; (401c4c <osc_wait_ready+0x28>)
  401c36:	4798      	blx	r3
  401c38:	4603      	mov	r3, r0
  401c3a:	f083 0301 	eor.w	r3, r3, #1
  401c3e:	b2db      	uxtb	r3, r3
  401c40:	2b00      	cmp	r3, #0
  401c42:	d1f5      	bne.n	401c30 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  401c44:	bf00      	nop
  401c46:	3708      	adds	r7, #8
  401c48:	46bd      	mov	sp, r7
  401c4a:	bd80      	pop	{r7, pc}
  401c4c:	00401b41 	.word	0x00401b41

00401c50 <pll_config_init>:
 * hardware mul+1 is hidden in this implementation. Use mul as mul effective
 * value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  401c50:	b580      	push	{r7, lr}
  401c52:	b086      	sub	sp, #24
  401c54:	af00      	add	r7, sp, #0
  401c56:	60f8      	str	r0, [r7, #12]
  401c58:	607a      	str	r2, [r7, #4]
  401c5a:	603b      	str	r3, [r7, #0]
  401c5c:	460b      	mov	r3, r1
  401c5e:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
  401c60:	687b      	ldr	r3, [r7, #4]
  401c62:	2b00      	cmp	r3, #0
  401c64:	d107      	bne.n	401c76 <pll_config_init+0x26>
  401c66:	683b      	ldr	r3, [r7, #0]
  401c68:	2b00      	cmp	r3, #0
  401c6a:	d104      	bne.n	401c76 <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
  401c6c:	68fb      	ldr	r3, [r7, #12]
  401c6e:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
  401c72:	601a      	str	r2, [r3, #0]
  401c74:	e019      	b.n	401caa <pll_config_init+0x5a>
	} else { /* PLLA */
	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  401c76:	7afb      	ldrb	r3, [r7, #11]
  401c78:	4618      	mov	r0, r3
  401c7a:	4b0e      	ldr	r3, [pc, #56]	; (401cb4 <pll_config_init+0x64>)
  401c7c:	4798      	blx	r3
  401c7e:	4602      	mov	r2, r0
  401c80:	687b      	ldr	r3, [r7, #4]
  401c82:	fbb2 f3f3 	udiv	r3, r2, r3
  401c86:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  401c88:	697b      	ldr	r3, [r7, #20]
  401c8a:	683a      	ldr	r2, [r7, #0]
  401c8c:	fb02 f303 	mul.w	r3, r2, r3
  401c90:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  401c92:	683b      	ldr	r3, [r7, #0]
  401c94:	3b01      	subs	r3, #1
  401c96:	041a      	lsls	r2, r3, #16
  401c98:	4b07      	ldr	r3, [pc, #28]	; (401cb8 <pll_config_init+0x68>)
  401c9a:	4013      	ands	r3, r2
  401c9c:	687a      	ldr	r2, [r7, #4]
  401c9e:	b2d2      	uxtb	r2, r2
  401ca0:	4313      	orrs	r3, r2
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  401ca2:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  401ca6:	68fb      	ldr	r3, [r7, #12]
  401ca8:	601a      	str	r2, [r3, #0]
	}
}
  401caa:	bf00      	nop
  401cac:	3718      	adds	r7, #24
  401cae:	46bd      	mov	sp, r7
  401cb0:	bd80      	pop	{r7, pc}
  401cb2:	bf00      	nop
  401cb4:	00401bb1 	.word	0x00401bb1
  401cb8:	07ff0000 	.word	0x07ff0000

00401cbc <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  401cbc:	b580      	push	{r7, lr}
  401cbe:	b082      	sub	sp, #8
  401cc0:	af00      	add	r7, sp, #0
  401cc2:	6078      	str	r0, [r7, #4]
  401cc4:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  401cc6:	683b      	ldr	r3, [r7, #0]
  401cc8:	2b00      	cmp	r3, #0
  401cca:	d108      	bne.n	401cde <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  401ccc:	4b09      	ldr	r3, [pc, #36]	; (401cf4 <pll_enable+0x38>)
  401cce:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  401cd0:	4a09      	ldr	r2, [pc, #36]	; (401cf8 <pll_enable+0x3c>)
  401cd2:	687b      	ldr	r3, [r7, #4]
  401cd4:	681b      	ldr	r3, [r3, #0]
  401cd6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  401cda:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
	}
}
  401cdc:	e005      	b.n	401cea <pll_enable+0x2e>
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
  401cde:	4a06      	ldr	r2, [pc, #24]	; (401cf8 <pll_enable+0x3c>)
  401ce0:	687b      	ldr	r3, [r7, #4]
  401ce2:	681b      	ldr	r3, [r3, #0]
  401ce4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  401ce8:	61d3      	str	r3, [r2, #28]
}
  401cea:	bf00      	nop
  401cec:	3708      	adds	r7, #8
  401cee:	46bd      	mov	sp, r7
  401cf0:	bd80      	pop	{r7, pc}
  401cf2:	bf00      	nop
  401cf4:	00402b95 	.word	0x00402b95
  401cf8:	400e0600 	.word	0x400e0600

00401cfc <pll_is_locked>:
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  401cfc:	b580      	push	{r7, lr}
  401cfe:	b082      	sub	sp, #8
  401d00:	af00      	add	r7, sp, #0
  401d02:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  401d04:	687b      	ldr	r3, [r7, #4]
  401d06:	2b00      	cmp	r3, #0
  401d08:	d103      	bne.n	401d12 <pll_is_locked+0x16>
	return pmc_is_locked_pllack();
  401d0a:	4b05      	ldr	r3, [pc, #20]	; (401d20 <pll_is_locked+0x24>)
  401d0c:	4798      	blx	r3
  401d0e:	4603      	mov	r3, r0
  401d10:	e002      	b.n	401d18 <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_upll();
  401d12:	4b04      	ldr	r3, [pc, #16]	; (401d24 <pll_is_locked+0x28>)
  401d14:	4798      	blx	r3
  401d16:	4603      	mov	r3, r0
	}
}
  401d18:	4618      	mov	r0, r3
  401d1a:	3708      	adds	r7, #8
  401d1c:	46bd      	mov	sp, r7
  401d1e:	bd80      	pop	{r7, pc}
  401d20:	00402bb1 	.word	0x00402bb1
  401d24:	00402bcd 	.word	0x00402bcd

00401d28 <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  401d28:	b580      	push	{r7, lr}
  401d2a:	b082      	sub	sp, #8
  401d2c:	af00      	add	r7, sp, #0
  401d2e:	4603      	mov	r3, r0
  401d30:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  401d32:	79fb      	ldrb	r3, [r7, #7]
  401d34:	3b03      	subs	r3, #3
  401d36:	2b04      	cmp	r3, #4
  401d38:	d808      	bhi.n	401d4c <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  401d3a:	79fb      	ldrb	r3, [r7, #7]
  401d3c:	4618      	mov	r0, r3
  401d3e:	4b06      	ldr	r3, [pc, #24]	; (401d58 <pll_enable_source+0x30>)
  401d40:	4798      	blx	r3
		osc_wait_ready(e_src);
  401d42:	79fb      	ldrb	r3, [r7, #7]
  401d44:	4618      	mov	r0, r3
  401d46:	4b05      	ldr	r3, [pc, #20]	; (401d5c <pll_enable_source+0x34>)
  401d48:	4798      	blx	r3
		break;
  401d4a:	e000      	b.n	401d4e <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  401d4c:	bf00      	nop
	}
}
  401d4e:	bf00      	nop
  401d50:	3708      	adds	r7, #8
  401d52:	46bd      	mov	sp, r7
  401d54:	bd80      	pop	{r7, pc}
  401d56:	bf00      	nop
  401d58:	00401ab9 	.word	0x00401ab9
  401d5c:	00401c25 	.word	0x00401c25

00401d60 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  401d60:	b580      	push	{r7, lr}
  401d62:	b082      	sub	sp, #8
  401d64:	af00      	add	r7, sp, #0
  401d66:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  401d68:	bf00      	nop
  401d6a:	6878      	ldr	r0, [r7, #4]
  401d6c:	4b04      	ldr	r3, [pc, #16]	; (401d80 <pll_wait_for_lock+0x20>)
  401d6e:	4798      	blx	r3
  401d70:	4603      	mov	r3, r0
  401d72:	2b00      	cmp	r3, #0
  401d74:	d0f9      	beq.n	401d6a <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  401d76:	2300      	movs	r3, #0
}
  401d78:	4618      	mov	r0, r3
  401d7a:	3708      	adds	r7, #8
  401d7c:	46bd      	mov	sp, r7
  401d7e:	bd80      	pop	{r7, pc}
  401d80:	00401cfd 	.word	0x00401cfd

00401d84 <sysclk_get_main_hz>:
{
  401d84:	b580      	push	{r7, lr}
  401d86:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  401d88:	2006      	movs	r0, #6
  401d8a:	4b05      	ldr	r3, [pc, #20]	; (401da0 <sysclk_get_main_hz+0x1c>)
  401d8c:	4798      	blx	r3
  401d8e:	4602      	mov	r2, r0
  401d90:	4613      	mov	r3, r2
  401d92:	009b      	lsls	r3, r3, #2
  401d94:	4413      	add	r3, r2
  401d96:	009a      	lsls	r2, r3, #2
  401d98:	4413      	add	r3, r2
}
  401d9a:	4618      	mov	r0, r3
  401d9c:	bd80      	pop	{r7, pc}
  401d9e:	bf00      	nop
  401da0:	00401bb1 	.word	0x00401bb1

00401da4 <sysclk_get_cpu_hz>:
{
  401da4:	b580      	push	{r7, lr}
  401da6:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  401da8:	4b02      	ldr	r3, [pc, #8]	; (401db4 <sysclk_get_cpu_hz+0x10>)
  401daa:	4798      	blx	r3
  401dac:	4603      	mov	r3, r0
}
  401dae:	4618      	mov	r0, r3
  401db0:	bd80      	pop	{r7, pc}
  401db2:	bf00      	nop
  401db4:	00401d85 	.word	0x00401d85

00401db8 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  401db8:	b590      	push	{r4, r7, lr}
  401dba:	b083      	sub	sp, #12
  401dbc:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  401dbe:	4813      	ldr	r0, [pc, #76]	; (401e0c <sysclk_init+0x54>)
  401dc0:	4b13      	ldr	r3, [pc, #76]	; (401e10 <sysclk_init+0x58>)
  401dc2:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
  401dc4:	2006      	movs	r0, #6
  401dc6:	4b13      	ldr	r3, [pc, #76]	; (401e14 <sysclk_init+0x5c>)
  401dc8:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  401dca:	1d38      	adds	r0, r7, #4
  401dcc:	2319      	movs	r3, #25
  401dce:	2201      	movs	r2, #1
  401dd0:	2106      	movs	r1, #6
  401dd2:	4c11      	ldr	r4, [pc, #68]	; (401e18 <sysclk_init+0x60>)
  401dd4:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  401dd6:	1d3b      	adds	r3, r7, #4
  401dd8:	2100      	movs	r1, #0
  401dda:	4618      	mov	r0, r3
  401ddc:	4b0f      	ldr	r3, [pc, #60]	; (401e1c <sysclk_init+0x64>)
  401dde:	4798      	blx	r3
		pll_wait_for_lock(0);
  401de0:	2000      	movs	r0, #0
  401de2:	4b0f      	ldr	r3, [pc, #60]	; (401e20 <sysclk_init+0x68>)
  401de4:	4798      	blx	r3
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  401de6:	2002      	movs	r0, #2
  401de8:	4b0e      	ldr	r3, [pc, #56]	; (401e24 <sysclk_init+0x6c>)
  401dea:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  401dec:	2000      	movs	r0, #0
  401dee:	4b0e      	ldr	r3, [pc, #56]	; (401e28 <sysclk_init+0x70>)
  401df0:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  401df2:	4b0e      	ldr	r3, [pc, #56]	; (401e2c <sysclk_init+0x74>)
  401df4:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  401df6:	4b0e      	ldr	r3, [pc, #56]	; (401e30 <sysclk_init+0x78>)
  401df8:	4798      	blx	r3
  401dfa:	4603      	mov	r3, r0
  401dfc:	4618      	mov	r0, r3
  401dfe:	4b04      	ldr	r3, [pc, #16]	; (401e10 <sysclk_init+0x58>)
  401e00:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  401e02:	bf00      	nop
  401e04:	370c      	adds	r7, #12
  401e06:	46bd      	mov	sp, r7
  401e08:	bd90      	pop	{r4, r7, pc}
  401e0a:	bf00      	nop
  401e0c:	11e1a300 	.word	0x11e1a300
  401e10:	0040335d 	.word	0x0040335d
  401e14:	00401d29 	.word	0x00401d29
  401e18:	00401c51 	.word	0x00401c51
  401e1c:	00401cbd 	.word	0x00401cbd
  401e20:	00401d61 	.word	0x00401d61
  401e24:	00402925 	.word	0x00402925
  401e28:	004029a1 	.word	0x004029a1
  401e2c:	004031f5 	.word	0x004031f5
  401e30:	00401da5 	.word	0x00401da5

00401e34 <SCB_EnableICache>:
/** \brief Enable I-Cache

    The function turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache(void)
{
  401e34:	b480      	push	{r7}
  401e36:	af00      	add	r7, sp, #0
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  401e38:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401e3c:	f3bf 8f6f 	isb	sy
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  401e40:	4b09      	ldr	r3, [pc, #36]	; (401e68 <SCB_EnableICache+0x34>)
  401e42:	2200      	movs	r2, #0
  401e44:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  401e48:	4a07      	ldr	r2, [pc, #28]	; (401e68 <SCB_EnableICache+0x34>)
  401e4a:	4b07      	ldr	r3, [pc, #28]	; (401e68 <SCB_EnableICache+0x34>)
  401e4c:	695b      	ldr	r3, [r3, #20]
  401e4e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  401e52:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb");
  401e54:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401e58:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  #endif
}
  401e5c:	bf00      	nop
  401e5e:	46bd      	mov	sp, r7
  401e60:	f85d 7b04 	ldr.w	r7, [sp], #4
  401e64:	4770      	bx	lr
  401e66:	bf00      	nop
  401e68:	e000ed00 	.word	0xe000ed00

00401e6c <SCB_EnableDCache>:
/** \brief Enable D-Cache

    The function turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache(void)
{
  401e6c:	b480      	push	{r7}
  401e6e:	b08b      	sub	sp, #44	; 0x2c
  401e70:	af00      	add	r7, sp, #0
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  401e72:	4b26      	ldr	r3, [pc, #152]	; (401f0c <SCB_EnableDCache+0xa0>)
  401e74:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
  401e78:	61fb      	str	r3, [r7, #28]
    sets    = CCSIDR_SETS(ccsidr);
  401e7a:	69fb      	ldr	r3, [r7, #28]
  401e7c:	0b5b      	lsrs	r3, r3, #13
  401e7e:	f3c3 030e 	ubfx	r3, r3, #0, #15
  401e82:	627b      	str	r3, [r7, #36]	; 0x24
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  401e84:	69fb      	ldr	r3, [r7, #28]
  401e86:	f003 0307 	and.w	r3, r3, #7
  401e8a:	3304      	adds	r3, #4
  401e8c:	61bb      	str	r3, [r7, #24]
    ways    = CCSIDR_WAYS(ccsidr);
  401e8e:	69fb      	ldr	r3, [r7, #28]
  401e90:	08db      	lsrs	r3, r3, #3
  401e92:	f3c3 0309 	ubfx	r3, r3, #0, #10
  401e96:	617b      	str	r3, [r7, #20]
  401e98:	697b      	ldr	r3, [r7, #20]
  401e9a:	60bb      	str	r3, [r7, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  401e9c:	68bb      	ldr	r3, [r7, #8]
  401e9e:	fab3 f383 	clz	r3, r3
  401ea2:	607b      	str	r3, [r7, #4]
   return ((uint8_t) result);    /* Add explicit type cast here */
  401ea4:	687b      	ldr	r3, [r7, #4]
  401ea6:	b2db      	uxtb	r3, r3
    wshift  = __CLZ(ways) & 0x1f;
  401ea8:	f003 031f 	and.w	r3, r3, #31
  401eac:	613b      	str	r3, [r7, #16]
  __ASM volatile ("dsb");
  401eae:	f3bf 8f4f 	dsb	sy

    __DSB();

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
  401eb2:	697b      	ldr	r3, [r7, #20]
  401eb4:	623b      	str	r3, [r7, #32]
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
  401eb6:	6a3a      	ldr	r2, [r7, #32]
  401eb8:	693b      	ldr	r3, [r7, #16]
  401eba:	fa02 f303 	lsl.w	r3, r2, r3
  401ebe:	4619      	mov	r1, r3
  401ec0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  401ec2:	69bb      	ldr	r3, [r7, #24]
  401ec4:	fa02 f303 	lsl.w	r3, r2, r3
  401ec8:	430b      	orrs	r3, r1
  401eca:	60fb      	str	r3, [r7, #12]
              SCB->DCISW = sw;
  401ecc:	4a0f      	ldr	r2, [pc, #60]	; (401f0c <SCB_EnableDCache+0xa0>)
  401ece:	68fb      	ldr	r3, [r7, #12]
  401ed0:	f8c2 3260 	str.w	r3, [r2, #608]	; 0x260
            } while(tmpways--);
  401ed4:	6a3b      	ldr	r3, [r7, #32]
  401ed6:	1e5a      	subs	r2, r3, #1
  401ed8:	623a      	str	r2, [r7, #32]
  401eda:	2b00      	cmp	r3, #0
  401edc:	d1eb      	bne.n	401eb6 <SCB_EnableDCache+0x4a>
        } while(sets--);
  401ede:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401ee0:	1e5a      	subs	r2, r3, #1
  401ee2:	627a      	str	r2, [r7, #36]	; 0x24
  401ee4:	2b00      	cmp	r3, #0
  401ee6:	d1e4      	bne.n	401eb2 <SCB_EnableDCache+0x46>
  401ee8:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  401eec:	4a07      	ldr	r2, [pc, #28]	; (401f0c <SCB_EnableDCache+0xa0>)
  401eee:	4b07      	ldr	r3, [pc, #28]	; (401f0c <SCB_EnableDCache+0xa0>)
  401ef0:	695b      	ldr	r3, [r3, #20]
  401ef2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  401ef6:	6153      	str	r3, [r2, #20]
  401ef8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401efc:	f3bf 8f6f 	isb	sy

    __DSB();
    __ISB();
  #endif
}
  401f00:	bf00      	nop
  401f02:	372c      	adds	r7, #44	; 0x2c
  401f04:	46bd      	mov	sp, r7
  401f06:	f85d 7b04 	ldr.w	r7, [sp], #4
  401f0a:	4770      	bx	lr
  401f0c:	e000ed00 	.word	0xe000ed00

00401f10 <sysclk_enable_peripheral_clock>:
{
  401f10:	b580      	push	{r7, lr}
  401f12:	b082      	sub	sp, #8
  401f14:	af00      	add	r7, sp, #0
  401f16:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  401f18:	6878      	ldr	r0, [r7, #4]
  401f1a:	4b03      	ldr	r3, [pc, #12]	; (401f28 <sysclk_enable_peripheral_clock+0x18>)
  401f1c:	4798      	blx	r3
}
  401f1e:	bf00      	nop
  401f20:	3708      	adds	r7, #8
  401f22:	46bd      	mov	sp, r7
  401f24:	bd80      	pop	{r7, pc}
  401f26:	bf00      	nop
  401f28:	00402be9 	.word	0x00402be9

00401f2c <ioport_init>:
{
  401f2c:	b580      	push	{r7, lr}
  401f2e:	af00      	add	r7, sp, #0
	sysclk_enable_peripheral_clock(ID_PIOA);
  401f30:	200a      	movs	r0, #10
  401f32:	4b08      	ldr	r3, [pc, #32]	; (401f54 <ioport_init+0x28>)
  401f34:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOB);
  401f36:	200b      	movs	r0, #11
  401f38:	4b06      	ldr	r3, [pc, #24]	; (401f54 <ioport_init+0x28>)
  401f3a:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOC);
  401f3c:	200c      	movs	r0, #12
  401f3e:	4b05      	ldr	r3, [pc, #20]	; (401f54 <ioport_init+0x28>)
  401f40:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOD);
  401f42:	2010      	movs	r0, #16
  401f44:	4b03      	ldr	r3, [pc, #12]	; (401f54 <ioport_init+0x28>)
  401f46:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOE);
  401f48:	2011      	movs	r0, #17
  401f4a:	4b02      	ldr	r3, [pc, #8]	; (401f54 <ioport_init+0x28>)
  401f4c:	4798      	blx	r3
}
  401f4e:	bf00      	nop
  401f50:	bd80      	pop	{r7, pc}
  401f52:	bf00      	nop
  401f54:	00401f11 	.word	0x00401f11

00401f58 <ioport_set_pin_mode>:
{
  401f58:	b480      	push	{r7}
  401f5a:	b08d      	sub	sp, #52	; 0x34
  401f5c:	af00      	add	r7, sp, #0
  401f5e:	6078      	str	r0, [r7, #4]
  401f60:	6039      	str	r1, [r7, #0]
  401f62:	687b      	ldr	r3, [r7, #4]
  401f64:	62fb      	str	r3, [r7, #44]	; 0x2c
  401f66:	683b      	ldr	r3, [r7, #0]
  401f68:	62bb      	str	r3, [r7, #40]	; 0x28
  401f6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401f6c:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  401f6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401f70:	095a      	lsrs	r2, r3, #5
  401f72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401f74:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  401f76:	6a3b      	ldr	r3, [r7, #32]
  401f78:	f003 031f 	and.w	r3, r3, #31
  401f7c:	2101      	movs	r1, #1
  401f7e:	fa01 f303 	lsl.w	r3, r1, r3
  401f82:	61fa      	str	r2, [r7, #28]
  401f84:	61bb      	str	r3, [r7, #24]
  401f86:	6abb      	ldr	r3, [r7, #40]	; 0x28
  401f88:	617b      	str	r3, [r7, #20]
  401f8a:	69fb      	ldr	r3, [r7, #28]
  401f8c:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  401f8e:	693a      	ldr	r2, [r7, #16]
  401f90:	4b37      	ldr	r3, [pc, #220]	; (402070 <ioport_set_pin_mode+0x118>)
  401f92:	4413      	add	r3, r2
  401f94:	025b      	lsls	r3, r3, #9
	Pio *base = arch_ioport_port_to_base(port);
  401f96:	60fb      	str	r3, [r7, #12]
	if (mode & IOPORT_MODE_PULLUP) {
  401f98:	697b      	ldr	r3, [r7, #20]
  401f9a:	f003 0308 	and.w	r3, r3, #8
  401f9e:	2b00      	cmp	r3, #0
  401fa0:	d003      	beq.n	401faa <ioport_set_pin_mode+0x52>
		base->PIO_PUER = mask;
  401fa2:	68fb      	ldr	r3, [r7, #12]
  401fa4:	69ba      	ldr	r2, [r7, #24]
  401fa6:	665a      	str	r2, [r3, #100]	; 0x64
  401fa8:	e002      	b.n	401fb0 <ioport_set_pin_mode+0x58>
		base->PIO_PUDR = mask;
  401faa:	68fb      	ldr	r3, [r7, #12]
  401fac:	69ba      	ldr	r2, [r7, #24]
  401fae:	661a      	str	r2, [r3, #96]	; 0x60
	if (mode & IOPORT_MODE_PULLDOWN) {
  401fb0:	697b      	ldr	r3, [r7, #20]
  401fb2:	f003 0310 	and.w	r3, r3, #16
  401fb6:	2b00      	cmp	r3, #0
  401fb8:	d004      	beq.n	401fc4 <ioport_set_pin_mode+0x6c>
		base->PIO_PPDER = mask;
  401fba:	68fb      	ldr	r3, [r7, #12]
  401fbc:	69ba      	ldr	r2, [r7, #24]
  401fbe:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  401fc2:	e003      	b.n	401fcc <ioport_set_pin_mode+0x74>
		base->PIO_PPDDR = mask;
  401fc4:	68fb      	ldr	r3, [r7, #12]
  401fc6:	69ba      	ldr	r2, [r7, #24]
  401fc8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	if (mode & IOPORT_MODE_OPEN_DRAIN) {
  401fcc:	697b      	ldr	r3, [r7, #20]
  401fce:	f003 0320 	and.w	r3, r3, #32
  401fd2:	2b00      	cmp	r3, #0
  401fd4:	d003      	beq.n	401fde <ioport_set_pin_mode+0x86>
		base->PIO_MDER = mask;
  401fd6:	68fb      	ldr	r3, [r7, #12]
  401fd8:	69ba      	ldr	r2, [r7, #24]
  401fda:	651a      	str	r2, [r3, #80]	; 0x50
  401fdc:	e002      	b.n	401fe4 <ioport_set_pin_mode+0x8c>
		base->PIO_MDDR = mask;
  401fde:	68fb      	ldr	r3, [r7, #12]
  401fe0:	69ba      	ldr	r2, [r7, #24]
  401fe2:	655a      	str	r2, [r3, #84]	; 0x54
	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
  401fe4:	697b      	ldr	r3, [r7, #20]
  401fe6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
  401fea:	2b00      	cmp	r3, #0
  401fec:	d003      	beq.n	401ff6 <ioport_set_pin_mode+0x9e>
		base->PIO_IFER = mask;
  401fee:	68fb      	ldr	r3, [r7, #12]
  401ff0:	69ba      	ldr	r2, [r7, #24]
  401ff2:	621a      	str	r2, [r3, #32]
  401ff4:	e002      	b.n	401ffc <ioport_set_pin_mode+0xa4>
		base->PIO_IFDR = mask;
  401ff6:	68fb      	ldr	r3, [r7, #12]
  401ff8:	69ba      	ldr	r2, [r7, #24]
  401ffa:	625a      	str	r2, [r3, #36]	; 0x24
	if (mode & IOPORT_MODE_DEBOUNCE) {
  401ffc:	697b      	ldr	r3, [r7, #20]
  401ffe:	f003 0380 	and.w	r3, r3, #128	; 0x80
  402002:	2b00      	cmp	r3, #0
  402004:	d004      	beq.n	402010 <ioport_set_pin_mode+0xb8>
		base->PIO_IFSCER = mask;
  402006:	68fb      	ldr	r3, [r7, #12]
  402008:	69ba      	ldr	r2, [r7, #24]
  40200a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  40200e:	e003      	b.n	402018 <ioport_set_pin_mode+0xc0>
		base->PIO_IFSCDR = mask;
  402010:	68fb      	ldr	r3, [r7, #12]
  402012:	69ba      	ldr	r2, [r7, #24]
  402014:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	if (mode & IOPORT_MODE_MUX_BIT0) {
  402018:	697b      	ldr	r3, [r7, #20]
  40201a:	f003 0301 	and.w	r3, r3, #1
  40201e:	2b00      	cmp	r3, #0
  402020:	d006      	beq.n	402030 <ioport_set_pin_mode+0xd8>
		base->PIO_ABCDSR[0] |= mask;
  402022:	68fb      	ldr	r3, [r7, #12]
  402024:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  402026:	69bb      	ldr	r3, [r7, #24]
  402028:	431a      	orrs	r2, r3
  40202a:	68fb      	ldr	r3, [r7, #12]
  40202c:	671a      	str	r2, [r3, #112]	; 0x70
  40202e:	e006      	b.n	40203e <ioport_set_pin_mode+0xe6>
		base->PIO_ABCDSR[0] &= ~mask;
  402030:	68fb      	ldr	r3, [r7, #12]
  402032:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  402034:	69bb      	ldr	r3, [r7, #24]
  402036:	43db      	mvns	r3, r3
  402038:	401a      	ands	r2, r3
  40203a:	68fb      	ldr	r3, [r7, #12]
  40203c:	671a      	str	r2, [r3, #112]	; 0x70
	if (mode & IOPORT_MODE_MUX_BIT1) {
  40203e:	697b      	ldr	r3, [r7, #20]
  402040:	f003 0302 	and.w	r3, r3, #2
  402044:	2b00      	cmp	r3, #0
  402046:	d006      	beq.n	402056 <ioport_set_pin_mode+0xfe>
		base->PIO_ABCDSR[1] |= mask;
  402048:	68fb      	ldr	r3, [r7, #12]
  40204a:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40204c:	69bb      	ldr	r3, [r7, #24]
  40204e:	431a      	orrs	r2, r3
  402050:	68fb      	ldr	r3, [r7, #12]
  402052:	675a      	str	r2, [r3, #116]	; 0x74
}
  402054:	e006      	b.n	402064 <ioport_set_pin_mode+0x10c>
		base->PIO_ABCDSR[1] &= ~mask;
  402056:	68fb      	ldr	r3, [r7, #12]
  402058:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40205a:	69bb      	ldr	r3, [r7, #24]
  40205c:	43db      	mvns	r3, r3
  40205e:	401a      	ands	r2, r3
  402060:	68fb      	ldr	r3, [r7, #12]
  402062:	675a      	str	r2, [r3, #116]	; 0x74
  402064:	bf00      	nop
  402066:	3734      	adds	r7, #52	; 0x34
  402068:	46bd      	mov	sp, r7
  40206a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40206e:	4770      	bx	lr
  402070:	00200707 	.word	0x00200707

00402074 <ioport_set_pin_dir>:
{
  402074:	b480      	push	{r7}
  402076:	b08d      	sub	sp, #52	; 0x34
  402078:	af00      	add	r7, sp, #0
  40207a:	6078      	str	r0, [r7, #4]
  40207c:	460b      	mov	r3, r1
  40207e:	70fb      	strb	r3, [r7, #3]
  402080:	687b      	ldr	r3, [r7, #4]
  402082:	62fb      	str	r3, [r7, #44]	; 0x2c
  402084:	78fb      	ldrb	r3, [r7, #3]
  402086:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  40208a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  40208c:	627b      	str	r3, [r7, #36]	; 0x24
  40208e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402090:	623b      	str	r3, [r7, #32]
	return pin >> 5;
  402092:	6a3b      	ldr	r3, [r7, #32]
  402094:	095b      	lsrs	r3, r3, #5
  402096:	61fb      	str	r3, [r7, #28]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  402098:	69fa      	ldr	r2, [r7, #28]
  40209a:	4b17      	ldr	r3, [pc, #92]	; (4020f8 <ioport_set_pin_dir+0x84>)
  40209c:	4413      	add	r3, r2
  40209e:	025b      	lsls	r3, r3, #9
	Pio *base = arch_ioport_pin_to_base(pin);
  4020a0:	61bb      	str	r3, [r7, #24]
	if (dir == IOPORT_DIR_OUTPUT) {
  4020a2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  4020a6:	2b01      	cmp	r3, #1
  4020a8:	d109      	bne.n	4020be <ioport_set_pin_dir+0x4a>
  4020aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4020ac:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
  4020ae:	697b      	ldr	r3, [r7, #20]
  4020b0:	f003 031f 	and.w	r3, r3, #31
  4020b4:	2201      	movs	r2, #1
  4020b6:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4020b8:	69bb      	ldr	r3, [r7, #24]
  4020ba:	611a      	str	r2, [r3, #16]
  4020bc:	e00c      	b.n	4020d8 <ioport_set_pin_dir+0x64>
	} else if (dir == IOPORT_DIR_INPUT) {
  4020be:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  4020c2:	2b00      	cmp	r3, #0
  4020c4:	d108      	bne.n	4020d8 <ioport_set_pin_dir+0x64>
  4020c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4020c8:	613b      	str	r3, [r7, #16]
	return 1U << (pin & 0x1F);
  4020ca:	693b      	ldr	r3, [r7, #16]
  4020cc:	f003 031f 	and.w	r3, r3, #31
  4020d0:	2201      	movs	r2, #1
  4020d2:	409a      	lsls	r2, r3
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  4020d4:	69bb      	ldr	r3, [r7, #24]
  4020d6:	615a      	str	r2, [r3, #20]
  4020d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4020da:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  4020dc:	68fb      	ldr	r3, [r7, #12]
  4020de:	f003 031f 	and.w	r3, r3, #31
  4020e2:	2201      	movs	r2, #1
  4020e4:	409a      	lsls	r2, r3
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4020e6:	69bb      	ldr	r3, [r7, #24]
  4020e8:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
}
  4020ec:	bf00      	nop
  4020ee:	3734      	adds	r7, #52	; 0x34
  4020f0:	46bd      	mov	sp, r7
  4020f2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4020f6:	4770      	bx	lr
  4020f8:	00200707 	.word	0x00200707

004020fc <ioport_set_pin_level>:
{
  4020fc:	b480      	push	{r7}
  4020fe:	b08b      	sub	sp, #44	; 0x2c
  402100:	af00      	add	r7, sp, #0
  402102:	6078      	str	r0, [r7, #4]
  402104:	460b      	mov	r3, r1
  402106:	70fb      	strb	r3, [r7, #3]
  402108:	687b      	ldr	r3, [r7, #4]
  40210a:	627b      	str	r3, [r7, #36]	; 0x24
  40210c:	78fb      	ldrb	r3, [r7, #3]
  40210e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  402112:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402114:	61fb      	str	r3, [r7, #28]
  402116:	69fb      	ldr	r3, [r7, #28]
  402118:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  40211a:	69bb      	ldr	r3, [r7, #24]
  40211c:	095b      	lsrs	r3, r3, #5
  40211e:	617b      	str	r3, [r7, #20]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  402120:	697a      	ldr	r2, [r7, #20]
  402122:	4b10      	ldr	r3, [pc, #64]	; (402164 <ioport_set_pin_level+0x68>)
  402124:	4413      	add	r3, r2
  402126:	025b      	lsls	r3, r3, #9
	Pio *base = arch_ioport_pin_to_base(pin);
  402128:	613b      	str	r3, [r7, #16]
	if (level) {
  40212a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  40212e:	2b00      	cmp	r3, #0
  402130:	d009      	beq.n	402146 <ioport_set_pin_level+0x4a>
  402132:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402134:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  402136:	68fb      	ldr	r3, [r7, #12]
  402138:	f003 031f 	and.w	r3, r3, #31
  40213c:	2201      	movs	r2, #1
  40213e:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  402140:	693b      	ldr	r3, [r7, #16]
  402142:	631a      	str	r2, [r3, #48]	; 0x30
}
  402144:	e008      	b.n	402158 <ioport_set_pin_level+0x5c>
  402146:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402148:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
  40214a:	68bb      	ldr	r3, [r7, #8]
  40214c:	f003 031f 	and.w	r3, r3, #31
  402150:	2201      	movs	r2, #1
  402152:	409a      	lsls	r2, r3
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  402154:	693b      	ldr	r3, [r7, #16]
  402156:	635a      	str	r2, [r3, #52]	; 0x34
  402158:	bf00      	nop
  40215a:	372c      	adds	r7, #44	; 0x2c
  40215c:	46bd      	mov	sp, r7
  40215e:	f85d 7b04 	ldr.w	r7, [sp], #4
  402162:	4770      	bx	lr
  402164:	00200707 	.word	0x00200707

00402168 <ioport_set_pin_sense_mode>:
 * \param pin IOPORT pin to configure
 * \param pin_sense Edge to sense for the pin (\ref ioport_sense)
 */
static inline void ioport_set_pin_sense_mode(ioport_pin_t pin,
		enum ioport_sense pin_sense)
{
  402168:	b480      	push	{r7}
  40216a:	b08d      	sub	sp, #52	; 0x34
  40216c:	af00      	add	r7, sp, #0
  40216e:	6078      	str	r0, [r7, #4]
  402170:	460b      	mov	r3, r1
  402172:	70fb      	strb	r3, [r7, #3]
  402174:	687b      	ldr	r3, [r7, #4]
  402176:	62fb      	str	r3, [r7, #44]	; 0x2c
  402178:	78fb      	ldrb	r3, [r7, #3]
  40217a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  40217e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  402180:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  402182:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402184:	095a      	lsrs	r2, r3, #5
  402186:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  402188:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  40218a:	6a3b      	ldr	r3, [r7, #32]
  40218c:	f003 031f 	and.w	r3, r3, #31
  402190:	2101      	movs	r1, #1
  402192:	fa01 f303 	lsl.w	r3, r1, r3
  402196:	61fa      	str	r2, [r7, #28]
  402198:	61bb      	str	r3, [r7, #24]
  40219a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  40219e:	75fb      	strb	r3, [r7, #23]
  4021a0:	69fb      	ldr	r3, [r7, #28]
  4021a2:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4021a4:	693a      	ldr	r2, [r7, #16]
  4021a6:	4b23      	ldr	r3, [pc, #140]	; (402234 <ioport_set_pin_sense_mode+0xcc>)
  4021a8:	4413      	add	r3, r2
  4021aa:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_sense_mode(ioport_port_t port,
		ioport_port_mask_t mask, enum ioport_sense pin_sense)
{
	Pio *base = arch_ioport_port_to_base(port);
  4021ac:	60fb      	str	r3, [r7, #12]
	 *       1       0         0    IOPORT_SENSE_FALLING
	 *       1       0         1    IOPORT_SENSE_RISING
	 *       1       1         0    IOPORT_SENSE_LEVEL_LOW
	 *       1       1         1    IOPORT_SENSE_LEVEL_HIGH
	 */
	switch(pin_sense) {
  4021ae:	7dfb      	ldrb	r3, [r7, #23]
  4021b0:	3b01      	subs	r3, #1
  4021b2:	2b03      	cmp	r3, #3
  4021b4:	d82e      	bhi.n	402214 <ioport_set_pin_sense_mode+0xac>
  4021b6:	a201      	add	r2, pc, #4	; (adr r2, 4021bc <ioport_set_pin_sense_mode+0x54>)
  4021b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4021bc:	004021f1 	.word	0x004021f1
  4021c0:	00402203 	.word	0x00402203
  4021c4:	004021cd 	.word	0x004021cd
  4021c8:	004021df 	.word	0x004021df
	case IOPORT_SENSE_LEVEL_LOW:
		base->PIO_LSR = mask;
  4021cc:	68fb      	ldr	r3, [r7, #12]
  4021ce:	69ba      	ldr	r2, [r7, #24]
  4021d0:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_FELLSR = mask;
  4021d4:	68fb      	ldr	r3, [r7, #12]
  4021d6:	69ba      	ldr	r2, [r7, #24]
  4021d8:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  4021dc:	e01f      	b.n	40221e <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_LEVEL_HIGH:
		base->PIO_LSR = mask;
  4021de:	68fb      	ldr	r3, [r7, #12]
  4021e0:	69ba      	ldr	r2, [r7, #24]
  4021e2:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_REHLSR = mask;
  4021e6:	68fb      	ldr	r3, [r7, #12]
  4021e8:	69ba      	ldr	r2, [r7, #24]
  4021ea:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  4021ee:	e016      	b.n	40221e <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
  4021f0:	68fb      	ldr	r3, [r7, #12]
  4021f2:	69ba      	ldr	r2, [r7, #24]
  4021f4:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_FELLSR = mask;
  4021f8:	68fb      	ldr	r3, [r7, #12]
  4021fa:	69ba      	ldr	r2, [r7, #24]
  4021fc:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  402200:	e00d      	b.n	40221e <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  402202:	68fb      	ldr	r3, [r7, #12]
  402204:	69ba      	ldr	r2, [r7, #24]
  402206:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  40220a:	68fb      	ldr	r3, [r7, #12]
  40220c:	69ba      	ldr	r2, [r7, #24]
  40220e:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  402212:	e004      	b.n	40221e <ioport_set_pin_sense_mode+0xb6>
		break;
	default:
		base->PIO_AIMDR = mask;
  402214:	68fb      	ldr	r3, [r7, #12]
  402216:	69ba      	ldr	r2, [r7, #24]
  402218:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	arch_ioport_set_pin_sense_mode(pin, pin_sense);
}
  40221c:	e003      	b.n	402226 <ioport_set_pin_sense_mode+0xbe>
		return;
	}
	base->PIO_AIMER = mask;
  40221e:	68fb      	ldr	r3, [r7, #12]
  402220:	69ba      	ldr	r2, [r7, #24]
  402222:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  402226:	bf00      	nop
  402228:	3734      	adds	r7, #52	; 0x34
  40222a:	46bd      	mov	sp, r7
  40222c:	f85d 7b04 	ldr.w	r7, [sp], #4
  402230:	4770      	bx	lr
  402232:	bf00      	nop
  402234:	00200707 	.word	0x00200707

00402238 <tcm_disable>:
/** \brief  TCM memory Disable

	The function enables TCM memories
 */
static inline void tcm_disable(void) 
{
  402238:	b480      	push	{r7}
  40223a:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb");
  40223c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  402240:	f3bf 8f6f 	isb	sy

	__DSB();
	__ISB();
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  402244:	4a0c      	ldr	r2, [pc, #48]	; (402278 <tcm_disable+0x40>)
  402246:	4b0c      	ldr	r3, [pc, #48]	; (402278 <tcm_disable+0x40>)
  402248:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
  40224c:	f023 0301 	bic.w	r3, r3, #1
  402250:	f8c2 3290 	str.w	r3, [r2, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  402254:	4a08      	ldr	r2, [pc, #32]	; (402278 <tcm_disable+0x40>)
  402256:	4b08      	ldr	r3, [pc, #32]	; (402278 <tcm_disable+0x40>)
  402258:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
  40225c:	f023 0301 	bic.w	r3, r3, #1
  402260:	f8c2 3294 	str.w	r3, [r2, #660]	; 0x294
  __ASM volatile ("dsb");
  402264:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  402268:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
}
  40226c:	bf00      	nop
  40226e:	46bd      	mov	sp, r7
  402270:	f85d 7b04 	ldr.w	r7, [sp], #4
  402274:	4770      	bx	lr
  402276:	bf00      	nop
  402278:	e000ed00 	.word	0xe000ed00

0040227c <board_init>:
#endif

void board_init(void)
{
  40227c:	b580      	push	{r7, lr}
  40227e:	af00      	add	r7, sp, #0
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  402280:	4b13      	ldr	r3, [pc, #76]	; (4022d0 <board_init+0x54>)
  402282:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  402286:	605a      	str	r2, [r3, #4]
	_setup_memory_region();
#endif

#ifdef CONF_BOARD_ENABLE_CACHE
	/* Enabling the Cache */
	SCB_EnableICache(); 
  402288:	4b12      	ldr	r3, [pc, #72]	; (4022d4 <board_init+0x58>)
  40228a:	4798      	blx	r3
	SCB_EnableDCache();
  40228c:	4b12      	ldr	r3, [pc, #72]	; (4022d8 <board_init+0x5c>)
  40228e:	4798      	blx	r3
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  402290:	4b12      	ldr	r3, [pc, #72]	; (4022dc <board_init+0x60>)
  402292:	4a13      	ldr	r2, [pc, #76]	; (4022e0 <board_init+0x64>)
  402294:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  402296:	4b11      	ldr	r3, [pc, #68]	; (4022dc <board_init+0x60>)
  402298:	4a12      	ldr	r2, [pc, #72]	; (4022e4 <board_init+0x68>)
  40229a:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(7));
	
	tcm_disable();
  40229c:	4b12      	ldr	r3, [pc, #72]	; (4022e8 <board_init+0x6c>)
  40229e:	4798      	blx	r3
#endif

	/* Initialize IOPORTs */
	ioport_init();
  4022a0:	4b12      	ldr	r3, [pc, #72]	; (4022ec <board_init+0x70>)
  4022a2:	4798      	blx	r3

	/* Configure the pins connected to LED as output and set their
	 * default initial state to high (LED off).
	 */
	ioport_set_pin_dir(LED0_GPIO, IOPORT_DIR_OUTPUT);
  4022a4:	2101      	movs	r1, #1
  4022a6:	2048      	movs	r0, #72	; 0x48
  4022a8:	4b11      	ldr	r3, [pc, #68]	; (4022f0 <board_init+0x74>)
  4022aa:	4798      	blx	r3
	ioport_set_pin_level(LED0_GPIO, LED0_INACTIVE_LEVEL);
  4022ac:	2101      	movs	r1, #1
  4022ae:	2048      	movs	r0, #72	; 0x48
  4022b0:	4b10      	ldr	r3, [pc, #64]	; (4022f4 <board_init+0x78>)
  4022b2:	4798      	blx	r3

	/* Configure Push Button pins */
	ioport_set_pin_input_mode(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS,
  4022b4:	2100      	movs	r1, #0
  4022b6:	200b      	movs	r0, #11
  4022b8:	4b0d      	ldr	r3, [pc, #52]	; (4022f0 <board_init+0x74>)
  4022ba:	4798      	blx	r3
  4022bc:	2188      	movs	r1, #136	; 0x88
  4022be:	200b      	movs	r0, #11
  4022c0:	4b0d      	ldr	r3, [pc, #52]	; (4022f8 <board_init+0x7c>)
  4022c2:	4798      	blx	r3
  4022c4:	2102      	movs	r1, #2
  4022c6:	200b      	movs	r0, #11
  4022c8:	4b0c      	ldr	r3, [pc, #48]	; (4022fc <board_init+0x80>)
  4022ca:	4798      	blx	r3
	pio_configure_pin(LCD_SPI_CDS_PIO, LCD_SPI_CDS_FLAGS);
	pio_configure_pin(LCD_SPI_BACKLIGHT_PIO, LCD_SPI_BACKLIGHT_FLAGS);
	pio_set_pin_high(LCD_SPI_BACKLIGHT_PIO);

#endif
}
  4022cc:	bf00      	nop
  4022ce:	bd80      	pop	{r7, pc}
  4022d0:	400e1850 	.word	0x400e1850
  4022d4:	00401e35 	.word	0x00401e35
  4022d8:	00401e6d 	.word	0x00401e6d
  4022dc:	400e0c00 	.word	0x400e0c00
  4022e0:	5a00080c 	.word	0x5a00080c
  4022e4:	5a00070c 	.word	0x5a00070c
  4022e8:	00402239 	.word	0x00402239
  4022ec:	00401f2d 	.word	0x00401f2d
  4022f0:	00402075 	.word	0x00402075
  4022f4:	004020fd 	.word	0x004020fd
  4022f8:	00401f59 	.word	0x00401f59
  4022fc:	00402169 	.word	0x00402169

00402300 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  402300:	b480      	push	{r7}
  402302:	b085      	sub	sp, #20
  402304:	af00      	add	r7, sp, #0
  402306:	60f8      	str	r0, [r7, #12]
  402308:	60b9      	str	r1, [r7, #8]
  40230a:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  40230c:	687b      	ldr	r3, [r7, #4]
  40230e:	2b00      	cmp	r3, #0
  402310:	d003      	beq.n	40231a <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  402312:	68fb      	ldr	r3, [r7, #12]
  402314:	68ba      	ldr	r2, [r7, #8]
  402316:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
  402318:	e002      	b.n	402320 <pio_pull_up+0x20>
		p_pio->PIO_PUDR = ul_mask;
  40231a:	68fb      	ldr	r3, [r7, #12]
  40231c:	68ba      	ldr	r2, [r7, #8]
  40231e:	661a      	str	r2, [r3, #96]	; 0x60
}
  402320:	bf00      	nop
  402322:	3714      	adds	r7, #20
  402324:	46bd      	mov	sp, r7
  402326:	f85d 7b04 	ldr.w	r7, [sp], #4
  40232a:	4770      	bx	lr

0040232c <pio_set_debounce_filter>:
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 * \param ul_cut_off Cuts off frequency for debouncing filter.
 */
void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_cut_off)
{
  40232c:	b480      	push	{r7}
  40232e:	b085      	sub	sp, #20
  402330:	af00      	add	r7, sp, #0
  402332:	60f8      	str	r0, [r7, #12]
  402334:	60b9      	str	r1, [r7, #8]
  402336:	607a      	str	r2, [r7, #4]
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Set Debouncing, 0 bit field no effect */
	p_pio->PIO_IFSCER = ul_mask;
  402338:	68fb      	ldr	r3, [r7, #12]
  40233a:	68ba      	ldr	r2, [r7, #8]
  40233c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	/*
	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
	 * programmable Divided Slow Clock:
	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
	 */
	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  402340:	687b      	ldr	r3, [r7, #4]
  402342:	005b      	lsls	r3, r3, #1
  402344:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  402348:	fbb2 f3f3 	udiv	r3, r2, r3
  40234c:	3b01      	subs	r3, #1
  40234e:	f3c3 020d 	ubfx	r2, r3, #0, #14
  402352:	68fb      	ldr	r3, [r7, #12]
  402354:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
			(2 * (ul_cut_off))) - 1);
}
  402358:	bf00      	nop
  40235a:	3714      	adds	r7, #20
  40235c:	46bd      	mov	sp, r7
  40235e:	f85d 7b04 	ldr.w	r7, [sp], #4
  402362:	4770      	bx	lr

00402364 <pio_set>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
  402364:	b480      	push	{r7}
  402366:	b083      	sub	sp, #12
  402368:	af00      	add	r7, sp, #0
  40236a:	6078      	str	r0, [r7, #4]
  40236c:	6039      	str	r1, [r7, #0]
	p_pio->PIO_SODR = ul_mask;
  40236e:	687b      	ldr	r3, [r7, #4]
  402370:	683a      	ldr	r2, [r7, #0]
  402372:	631a      	str	r2, [r3, #48]	; 0x30
}
  402374:	bf00      	nop
  402376:	370c      	adds	r7, #12
  402378:	46bd      	mov	sp, r7
  40237a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40237e:	4770      	bx	lr

00402380 <pio_clear>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
  402380:	b480      	push	{r7}
  402382:	b083      	sub	sp, #12
  402384:	af00      	add	r7, sp, #0
  402386:	6078      	str	r0, [r7, #4]
  402388:	6039      	str	r1, [r7, #0]
	p_pio->PIO_CODR = ul_mask;
  40238a:	687b      	ldr	r3, [r7, #4]
  40238c:	683a      	ldr	r2, [r7, #0]
  40238e:	635a      	str	r2, [r3, #52]	; 0x34
}
  402390:	bf00      	nop
  402392:	370c      	adds	r7, #12
  402394:	46bd      	mov	sp, r7
  402396:	f85d 7b04 	ldr.w	r7, [sp], #4
  40239a:	4770      	bx	lr

0040239c <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  40239c:	b480      	push	{r7}
  40239e:	b087      	sub	sp, #28
  4023a0:	af00      	add	r7, sp, #0
  4023a2:	60f8      	str	r0, [r7, #12]
  4023a4:	60b9      	str	r1, [r7, #8]
  4023a6:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  4023a8:	68fb      	ldr	r3, [r7, #12]
  4023aa:	687a      	ldr	r2, [r7, #4]
  4023ac:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  4023ae:	68bb      	ldr	r3, [r7, #8]
  4023b0:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4023b4:	d04a      	beq.n	40244c <pio_set_peripheral+0xb0>
  4023b6:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4023ba:	d808      	bhi.n	4023ce <pio_set_peripheral+0x32>
  4023bc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4023c0:	d016      	beq.n	4023f0 <pio_set_peripheral+0x54>
  4023c2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4023c6:	d02c      	beq.n	402422 <pio_set_peripheral+0x86>
  4023c8:	2b00      	cmp	r3, #0
  4023ca:	d069      	beq.n	4024a0 <pio_set_peripheral+0x104>
  4023cc:	e064      	b.n	402498 <pio_set_peripheral+0xfc>
  4023ce:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4023d2:	d065      	beq.n	4024a0 <pio_set_peripheral+0x104>
  4023d4:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4023d8:	d803      	bhi.n	4023e2 <pio_set_peripheral+0x46>
  4023da:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4023de:	d04a      	beq.n	402476 <pio_set_peripheral+0xda>
  4023e0:	e05a      	b.n	402498 <pio_set_peripheral+0xfc>
  4023e2:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4023e6:	d05b      	beq.n	4024a0 <pio_set_peripheral+0x104>
  4023e8:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4023ec:	d058      	beq.n	4024a0 <pio_set_peripheral+0x104>
  4023ee:	e053      	b.n	402498 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4023f0:	68fb      	ldr	r3, [r7, #12]
  4023f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4023f4:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4023f6:	68fb      	ldr	r3, [r7, #12]
  4023f8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4023fa:	687b      	ldr	r3, [r7, #4]
  4023fc:	43d9      	mvns	r1, r3
  4023fe:	697b      	ldr	r3, [r7, #20]
  402400:	400b      	ands	r3, r1
  402402:	401a      	ands	r2, r3
  402404:	68fb      	ldr	r3, [r7, #12]
  402406:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  402408:	68fb      	ldr	r3, [r7, #12]
  40240a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  40240c:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  40240e:	68fb      	ldr	r3, [r7, #12]
  402410:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  402412:	687b      	ldr	r3, [r7, #4]
  402414:	43d9      	mvns	r1, r3
  402416:	697b      	ldr	r3, [r7, #20]
  402418:	400b      	ands	r3, r1
  40241a:	401a      	ands	r2, r3
  40241c:	68fb      	ldr	r3, [r7, #12]
  40241e:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  402420:	e03a      	b.n	402498 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  402422:	68fb      	ldr	r3, [r7, #12]
  402424:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  402426:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  402428:	687a      	ldr	r2, [r7, #4]
  40242a:	697b      	ldr	r3, [r7, #20]
  40242c:	431a      	orrs	r2, r3
  40242e:	68fb      	ldr	r3, [r7, #12]
  402430:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  402432:	68fb      	ldr	r3, [r7, #12]
  402434:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  402436:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  402438:	68fb      	ldr	r3, [r7, #12]
  40243a:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40243c:	687b      	ldr	r3, [r7, #4]
  40243e:	43d9      	mvns	r1, r3
  402440:	697b      	ldr	r3, [r7, #20]
  402442:	400b      	ands	r3, r1
  402444:	401a      	ands	r2, r3
  402446:	68fb      	ldr	r3, [r7, #12]
  402448:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  40244a:	e025      	b.n	402498 <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40244c:	68fb      	ldr	r3, [r7, #12]
  40244e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  402450:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  402452:	68fb      	ldr	r3, [r7, #12]
  402454:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  402456:	687b      	ldr	r3, [r7, #4]
  402458:	43d9      	mvns	r1, r3
  40245a:	697b      	ldr	r3, [r7, #20]
  40245c:	400b      	ands	r3, r1
  40245e:	401a      	ands	r2, r3
  402460:	68fb      	ldr	r3, [r7, #12]
  402462:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  402464:	68fb      	ldr	r3, [r7, #12]
  402466:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  402468:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40246a:	687a      	ldr	r2, [r7, #4]
  40246c:	697b      	ldr	r3, [r7, #20]
  40246e:	431a      	orrs	r2, r3
  402470:	68fb      	ldr	r3, [r7, #12]
  402472:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  402474:	e010      	b.n	402498 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  402476:	68fb      	ldr	r3, [r7, #12]
  402478:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  40247a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40247c:	687a      	ldr	r2, [r7, #4]
  40247e:	697b      	ldr	r3, [r7, #20]
  402480:	431a      	orrs	r2, r3
  402482:	68fb      	ldr	r3, [r7, #12]
  402484:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  402486:	68fb      	ldr	r3, [r7, #12]
  402488:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  40248a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40248c:	687a      	ldr	r2, [r7, #4]
  40248e:	697b      	ldr	r3, [r7, #20]
  402490:	431a      	orrs	r2, r3
  402492:	68fb      	ldr	r3, [r7, #12]
  402494:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  402496:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  402498:	68fb      	ldr	r3, [r7, #12]
  40249a:	687a      	ldr	r2, [r7, #4]
  40249c:	605a      	str	r2, [r3, #4]
  40249e:	e000      	b.n	4024a2 <pio_set_peripheral+0x106>
		return;
  4024a0:	bf00      	nop
}
  4024a2:	371c      	adds	r7, #28
  4024a4:	46bd      	mov	sp, r7
  4024a6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4024aa:	4770      	bx	lr

004024ac <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  4024ac:	b580      	push	{r7, lr}
  4024ae:	b084      	sub	sp, #16
  4024b0:	af00      	add	r7, sp, #0
  4024b2:	60f8      	str	r0, [r7, #12]
  4024b4:	60b9      	str	r1, [r7, #8]
  4024b6:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  4024b8:	68b9      	ldr	r1, [r7, #8]
  4024ba:	68f8      	ldr	r0, [r7, #12]
  4024bc:	4b19      	ldr	r3, [pc, #100]	; (402524 <pio_set_input+0x78>)
  4024be:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  4024c0:	687b      	ldr	r3, [r7, #4]
  4024c2:	f003 0301 	and.w	r3, r3, #1
  4024c6:	461a      	mov	r2, r3
  4024c8:	68b9      	ldr	r1, [r7, #8]
  4024ca:	68f8      	ldr	r0, [r7, #12]
  4024cc:	4b16      	ldr	r3, [pc, #88]	; (402528 <pio_set_input+0x7c>)
  4024ce:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  4024d0:	687b      	ldr	r3, [r7, #4]
  4024d2:	f003 030a 	and.w	r3, r3, #10
  4024d6:	2b00      	cmp	r3, #0
  4024d8:	d003      	beq.n	4024e2 <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  4024da:	68fb      	ldr	r3, [r7, #12]
  4024dc:	68ba      	ldr	r2, [r7, #8]
  4024de:	621a      	str	r2, [r3, #32]
  4024e0:	e002      	b.n	4024e8 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  4024e2:	68fb      	ldr	r3, [r7, #12]
  4024e4:	68ba      	ldr	r2, [r7, #8]
  4024e6:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  4024e8:	687b      	ldr	r3, [r7, #4]
  4024ea:	f003 0302 	and.w	r3, r3, #2
  4024ee:	2b00      	cmp	r3, #0
  4024f0:	d004      	beq.n	4024fc <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  4024f2:	68fb      	ldr	r3, [r7, #12]
  4024f4:	68ba      	ldr	r2, [r7, #8]
  4024f6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  4024fa:	e008      	b.n	40250e <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  4024fc:	687b      	ldr	r3, [r7, #4]
  4024fe:	f003 0308 	and.w	r3, r3, #8
  402502:	2b00      	cmp	r3, #0
  402504:	d003      	beq.n	40250e <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  402506:	68fb      	ldr	r3, [r7, #12]
  402508:	68ba      	ldr	r2, [r7, #8]
  40250a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  40250e:	68fb      	ldr	r3, [r7, #12]
  402510:	68ba      	ldr	r2, [r7, #8]
  402512:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  402514:	68fb      	ldr	r3, [r7, #12]
  402516:	68ba      	ldr	r2, [r7, #8]
  402518:	601a      	str	r2, [r3, #0]
}
  40251a:	bf00      	nop
  40251c:	3710      	adds	r7, #16
  40251e:	46bd      	mov	sp, r7
  402520:	bd80      	pop	{r7, pc}
  402522:	bf00      	nop
  402524:	0040270d 	.word	0x0040270d
  402528:	00402301 	.word	0x00402301

0040252c <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  40252c:	b580      	push	{r7, lr}
  40252e:	b084      	sub	sp, #16
  402530:	af00      	add	r7, sp, #0
  402532:	60f8      	str	r0, [r7, #12]
  402534:	60b9      	str	r1, [r7, #8]
  402536:	607a      	str	r2, [r7, #4]
  402538:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  40253a:	68b9      	ldr	r1, [r7, #8]
  40253c:	68f8      	ldr	r0, [r7, #12]
  40253e:	4b12      	ldr	r3, [pc, #72]	; (402588 <pio_set_output+0x5c>)
  402540:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  402542:	69ba      	ldr	r2, [r7, #24]
  402544:	68b9      	ldr	r1, [r7, #8]
  402546:	68f8      	ldr	r0, [r7, #12]
  402548:	4b10      	ldr	r3, [pc, #64]	; (40258c <pio_set_output+0x60>)
  40254a:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  40254c:	683b      	ldr	r3, [r7, #0]
  40254e:	2b00      	cmp	r3, #0
  402550:	d003      	beq.n	40255a <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  402552:	68fb      	ldr	r3, [r7, #12]
  402554:	68ba      	ldr	r2, [r7, #8]
  402556:	651a      	str	r2, [r3, #80]	; 0x50
  402558:	e002      	b.n	402560 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  40255a:	68fb      	ldr	r3, [r7, #12]
  40255c:	68ba      	ldr	r2, [r7, #8]
  40255e:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  402560:	687b      	ldr	r3, [r7, #4]
  402562:	2b00      	cmp	r3, #0
  402564:	d003      	beq.n	40256e <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  402566:	68fb      	ldr	r3, [r7, #12]
  402568:	68ba      	ldr	r2, [r7, #8]
  40256a:	631a      	str	r2, [r3, #48]	; 0x30
  40256c:	e002      	b.n	402574 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  40256e:	68fb      	ldr	r3, [r7, #12]
  402570:	68ba      	ldr	r2, [r7, #8]
  402572:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  402574:	68fb      	ldr	r3, [r7, #12]
  402576:	68ba      	ldr	r2, [r7, #8]
  402578:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  40257a:	68fb      	ldr	r3, [r7, #12]
  40257c:	68ba      	ldr	r2, [r7, #8]
  40257e:	601a      	str	r2, [r3, #0]
}
  402580:	bf00      	nop
  402582:	3710      	adds	r7, #16
  402584:	46bd      	mov	sp, r7
  402586:	bd80      	pop	{r7, pc}
  402588:	0040270d 	.word	0x0040270d
  40258c:	00402301 	.word	0x00402301

00402590 <pio_configure>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask, const uint32_t ul_attribute)
{
  402590:	b590      	push	{r4, r7, lr}
  402592:	b087      	sub	sp, #28
  402594:	af02      	add	r7, sp, #8
  402596:	60f8      	str	r0, [r7, #12]
  402598:	60b9      	str	r1, [r7, #8]
  40259a:	607a      	str	r2, [r7, #4]
  40259c:	603b      	str	r3, [r7, #0]
	/* Configure pins */
	switch (ul_type) {
  40259e:	68bb      	ldr	r3, [r7, #8]
  4025a0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4025a4:	d016      	beq.n	4025d4 <pio_configure+0x44>
  4025a6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4025aa:	d809      	bhi.n	4025c0 <pio_configure+0x30>
  4025ac:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4025b0:	d010      	beq.n	4025d4 <pio_configure+0x44>
  4025b2:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4025b6:	d00d      	beq.n	4025d4 <pio_configure+0x44>
  4025b8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4025bc:	d00a      	beq.n	4025d4 <pio_configure+0x44>
  4025be:	e03d      	b.n	40263c <pio_configure+0xac>
  4025c0:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4025c4:	d01a      	beq.n	4025fc <pio_configure+0x6c>
  4025c6:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4025ca:	d017      	beq.n	4025fc <pio_configure+0x6c>
  4025cc:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4025d0:	d00e      	beq.n	4025f0 <pio_configure+0x60>
  4025d2:	e033      	b.n	40263c <pio_configure+0xac>
	case PIO_PERIPH_B:
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_PERIPH_C:
	case PIO_PERIPH_D:
#endif
		pio_set_peripheral(p_pio, ul_type, ul_mask);
  4025d4:	687a      	ldr	r2, [r7, #4]
  4025d6:	68b9      	ldr	r1, [r7, #8]
  4025d8:	68f8      	ldr	r0, [r7, #12]
  4025da:	4b1c      	ldr	r3, [pc, #112]	; (40264c <pio_configure+0xbc>)
  4025dc:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_attribute & PIO_PULLUP));
  4025de:	683b      	ldr	r3, [r7, #0]
  4025e0:	f003 0301 	and.w	r3, r3, #1
  4025e4:	461a      	mov	r2, r3
  4025e6:	6879      	ldr	r1, [r7, #4]
  4025e8:	68f8      	ldr	r0, [r7, #12]
  4025ea:	4b19      	ldr	r3, [pc, #100]	; (402650 <pio_configure+0xc0>)
  4025ec:	4798      	blx	r3
		break;
  4025ee:	e027      	b.n	402640 <pio_configure+0xb0>

	case PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_attribute);
  4025f0:	683a      	ldr	r2, [r7, #0]
  4025f2:	6879      	ldr	r1, [r7, #4]
  4025f4:	68f8      	ldr	r0, [r7, #12]
  4025f6:	4b17      	ldr	r3, [pc, #92]	; (402654 <pio_configure+0xc4>)
  4025f8:	4798      	blx	r3
		break;
  4025fa:	e021      	b.n	402640 <pio_configure+0xb0>

	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  4025fc:	68bb      	ldr	r3, [r7, #8]
  4025fe:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  402602:	bf0c      	ite	eq
  402604:	2301      	moveq	r3, #1
  402606:	2300      	movne	r3, #0
  402608:	b2db      	uxtb	r3, r3
  40260a:	461a      	mov	r2, r3
				(ul_attribute & PIO_OPENDRAIN) ? 1 : 0,
  40260c:	683b      	ldr	r3, [r7, #0]
  40260e:	f003 0304 	and.w	r3, r3, #4
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  402612:	2b00      	cmp	r3, #0
  402614:	bf14      	ite	ne
  402616:	2301      	movne	r3, #1
  402618:	2300      	moveq	r3, #0
  40261a:	b2db      	uxtb	r3, r3
  40261c:	4619      	mov	r1, r3
				(ul_attribute & PIO_PULLUP) ? 1 : 0);
  40261e:	683b      	ldr	r3, [r7, #0]
  402620:	f003 0301 	and.w	r3, r3, #1
		pio_set_output(p_pio, ul_mask, (ul_type == PIO_OUTPUT_1),
  402624:	2b00      	cmp	r3, #0
  402626:	bf14      	ite	ne
  402628:	2301      	movne	r3, #1
  40262a:	2300      	moveq	r3, #0
  40262c:	b2db      	uxtb	r3, r3
  40262e:	9300      	str	r3, [sp, #0]
  402630:	460b      	mov	r3, r1
  402632:	6879      	ldr	r1, [r7, #4]
  402634:	68f8      	ldr	r0, [r7, #12]
  402636:	4c08      	ldr	r4, [pc, #32]	; (402658 <pio_configure+0xc8>)
  402638:	47a0      	blx	r4
		break;
  40263a:	e001      	b.n	402640 <pio_configure+0xb0>

	default:
		return 0;
  40263c:	2300      	movs	r3, #0
  40263e:	e000      	b.n	402642 <pio_configure+0xb2>
	}

	return 1;
  402640:	2301      	movs	r3, #1
}
  402642:	4618      	mov	r0, r3
  402644:	3714      	adds	r7, #20
  402646:	46bd      	mov	sp, r7
  402648:	bd90      	pop	{r4, r7, pc}
  40264a:	bf00      	nop
  40264c:	0040239d 	.word	0x0040239d
  402650:	00402301 	.word	0x00402301
  402654:	004024ad 	.word	0x004024ad
  402658:	0040252d 	.word	0x0040252d

0040265c <pio_get_output_data_status>:
 * \retval 1 At least one PIO is configured to output a high level.
 * \retval 0 All PIOs are configured to output a low level.
 */
uint32_t pio_get_output_data_status(const Pio *p_pio,
		const uint32_t ul_mask)
{
  40265c:	b480      	push	{r7}
  40265e:	b083      	sub	sp, #12
  402660:	af00      	add	r7, sp, #0
  402662:	6078      	str	r0, [r7, #4]
  402664:	6039      	str	r1, [r7, #0]
	if ((p_pio->PIO_ODSR & ul_mask) == 0) {
  402666:	687b      	ldr	r3, [r7, #4]
  402668:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  40266a:	683b      	ldr	r3, [r7, #0]
  40266c:	4013      	ands	r3, r2
  40266e:	2b00      	cmp	r3, #0
  402670:	d101      	bne.n	402676 <pio_get_output_data_status+0x1a>
		return 0;
  402672:	2300      	movs	r3, #0
  402674:	e000      	b.n	402678 <pio_get_output_data_status+0x1c>
	} else {
		return 1;
  402676:	2301      	movs	r3, #1
	}
}
  402678:	4618      	mov	r0, r3
  40267a:	370c      	adds	r7, #12
  40267c:	46bd      	mov	sp, r7
  40267e:	f85d 7b04 	ldr.w	r7, [sp], #4
  402682:	4770      	bx	lr

00402684 <pio_configure_interrupt>:
 * \param ul_mask Interrupt source bit map.
 * \param ul_attr Interrupt source attributes.
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
  402684:	b480      	push	{r7}
  402686:	b085      	sub	sp, #20
  402688:	af00      	add	r7, sp, #0
  40268a:	60f8      	str	r0, [r7, #12]
  40268c:	60b9      	str	r1, [r7, #8]
  40268e:	607a      	str	r2, [r7, #4]
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  402690:	687b      	ldr	r3, [r7, #4]
  402692:	f003 0310 	and.w	r3, r3, #16
  402696:	2b00      	cmp	r3, #0
  402698:	d020      	beq.n	4026dc <pio_configure_interrupt+0x58>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  40269a:	68fb      	ldr	r3, [r7, #12]
  40269c:	68ba      	ldr	r2, [r7, #8]
  40269e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  4026a2:	687b      	ldr	r3, [r7, #4]
  4026a4:	f003 0320 	and.w	r3, r3, #32
  4026a8:	2b00      	cmp	r3, #0
  4026aa:	d004      	beq.n	4026b6 <pio_configure_interrupt+0x32>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  4026ac:	68fb      	ldr	r3, [r7, #12]
  4026ae:	68ba      	ldr	r2, [r7, #8]
  4026b0:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  4026b4:	e003      	b.n	4026be <pio_configure_interrupt+0x3a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  4026b6:	68fb      	ldr	r3, [r7, #12]
  4026b8:	68ba      	ldr	r2, [r7, #8]
  4026ba:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  4026be:	687b      	ldr	r3, [r7, #4]
  4026c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
  4026c4:	2b00      	cmp	r3, #0
  4026c6:	d004      	beq.n	4026d2 <pio_configure_interrupt+0x4e>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  4026c8:	68fb      	ldr	r3, [r7, #12]
  4026ca:	68ba      	ldr	r2, [r7, #8]
  4026cc:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
	}
}
  4026d0:	e008      	b.n	4026e4 <pio_configure_interrupt+0x60>
			p_pio->PIO_LSR = ul_mask;
  4026d2:	68fb      	ldr	r3, [r7, #12]
  4026d4:	68ba      	ldr	r2, [r7, #8]
  4026d6:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
}
  4026da:	e003      	b.n	4026e4 <pio_configure_interrupt+0x60>
		p_pio->PIO_AIMDR = ul_mask;
  4026dc:	68fb      	ldr	r3, [r7, #12]
  4026de:	68ba      	ldr	r2, [r7, #8]
  4026e0:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
}
  4026e4:	bf00      	nop
  4026e6:	3714      	adds	r7, #20
  4026e8:	46bd      	mov	sp, r7
  4026ea:	f85d 7b04 	ldr.w	r7, [sp], #4
  4026ee:	4770      	bx	lr

004026f0 <pio_enable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  4026f0:	b480      	push	{r7}
  4026f2:	b083      	sub	sp, #12
  4026f4:	af00      	add	r7, sp, #0
  4026f6:	6078      	str	r0, [r7, #4]
  4026f8:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IER = ul_mask;
  4026fa:	687b      	ldr	r3, [r7, #4]
  4026fc:	683a      	ldr	r2, [r7, #0]
  4026fe:	641a      	str	r2, [r3, #64]	; 0x40
}
  402700:	bf00      	nop
  402702:	370c      	adds	r7, #12
  402704:	46bd      	mov	sp, r7
  402706:	f85d 7b04 	ldr.w	r7, [sp], #4
  40270a:	4770      	bx	lr

0040270c <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  40270c:	b480      	push	{r7}
  40270e:	b083      	sub	sp, #12
  402710:	af00      	add	r7, sp, #0
  402712:	6078      	str	r0, [r7, #4]
  402714:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  402716:	687b      	ldr	r3, [r7, #4]
  402718:	683a      	ldr	r2, [r7, #0]
  40271a:	645a      	str	r2, [r3, #68]	; 0x44
}
  40271c:	bf00      	nop
  40271e:	370c      	adds	r7, #12
  402720:	46bd      	mov	sp, r7
  402722:	f85d 7b04 	ldr.w	r7, [sp], #4
  402726:	4770      	bx	lr

00402728 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  402728:	b480      	push	{r7}
  40272a:	b083      	sub	sp, #12
  40272c:	af00      	add	r7, sp, #0
  40272e:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  402730:	687b      	ldr	r3, [r7, #4]
  402732:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  402734:	4618      	mov	r0, r3
  402736:	370c      	adds	r7, #12
  402738:	46bd      	mov	sp, r7
  40273a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40273e:	4770      	bx	lr

00402740 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  402740:	b480      	push	{r7}
  402742:	b083      	sub	sp, #12
  402744:	af00      	add	r7, sp, #0
  402746:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  402748:	687b      	ldr	r3, [r7, #4]
  40274a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  40274c:	4618      	mov	r0, r3
  40274e:	370c      	adds	r7, #12
  402750:	46bd      	mov	sp, r7
  402752:	f85d 7b04 	ldr.w	r7, [sp], #4
  402756:	4770      	bx	lr

00402758 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  402758:	b580      	push	{r7, lr}
  40275a:	b084      	sub	sp, #16
  40275c:	af00      	add	r7, sp, #0
  40275e:	6078      	str	r0, [r7, #4]
  402760:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  402762:	6878      	ldr	r0, [r7, #4]
  402764:	4b26      	ldr	r3, [pc, #152]	; (402800 <pio_handler_process+0xa8>)
  402766:	4798      	blx	r3
  402768:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  40276a:	6878      	ldr	r0, [r7, #4]
  40276c:	4b25      	ldr	r3, [pc, #148]	; (402804 <pio_handler_process+0xac>)
  40276e:	4798      	blx	r3
  402770:	4602      	mov	r2, r0
  402772:	68fb      	ldr	r3, [r7, #12]
  402774:	4013      	ands	r3, r2
  402776:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  402778:	68fb      	ldr	r3, [r7, #12]
  40277a:	2b00      	cmp	r3, #0
  40277c:	d03c      	beq.n	4027f8 <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  40277e:	2300      	movs	r3, #0
  402780:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  402782:	e034      	b.n	4027ee <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  402784:	4a20      	ldr	r2, [pc, #128]	; (402808 <pio_handler_process+0xb0>)
  402786:	68bb      	ldr	r3, [r7, #8]
  402788:	011b      	lsls	r3, r3, #4
  40278a:	4413      	add	r3, r2
  40278c:	681a      	ldr	r2, [r3, #0]
  40278e:	683b      	ldr	r3, [r7, #0]
  402790:	429a      	cmp	r2, r3
  402792:	d126      	bne.n	4027e2 <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  402794:	4a1c      	ldr	r2, [pc, #112]	; (402808 <pio_handler_process+0xb0>)
  402796:	68bb      	ldr	r3, [r7, #8]
  402798:	011b      	lsls	r3, r3, #4
  40279a:	4413      	add	r3, r2
  40279c:	3304      	adds	r3, #4
  40279e:	681a      	ldr	r2, [r3, #0]
  4027a0:	68fb      	ldr	r3, [r7, #12]
  4027a2:	4013      	ands	r3, r2
  4027a4:	2b00      	cmp	r3, #0
  4027a6:	d01c      	beq.n	4027e2 <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4027a8:	4a17      	ldr	r2, [pc, #92]	; (402808 <pio_handler_process+0xb0>)
  4027aa:	68bb      	ldr	r3, [r7, #8]
  4027ac:	011b      	lsls	r3, r3, #4
  4027ae:	4413      	add	r3, r2
  4027b0:	330c      	adds	r3, #12
  4027b2:	681b      	ldr	r3, [r3, #0]
  4027b4:	4914      	ldr	r1, [pc, #80]	; (402808 <pio_handler_process+0xb0>)
  4027b6:	68ba      	ldr	r2, [r7, #8]
  4027b8:	0112      	lsls	r2, r2, #4
  4027ba:	440a      	add	r2, r1
  4027bc:	6810      	ldr	r0, [r2, #0]
  4027be:	4912      	ldr	r1, [pc, #72]	; (402808 <pio_handler_process+0xb0>)
  4027c0:	68ba      	ldr	r2, [r7, #8]
  4027c2:	0112      	lsls	r2, r2, #4
  4027c4:	440a      	add	r2, r1
  4027c6:	3204      	adds	r2, #4
  4027c8:	6812      	ldr	r2, [r2, #0]
  4027ca:	4611      	mov	r1, r2
  4027cc:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  4027ce:	4a0e      	ldr	r2, [pc, #56]	; (402808 <pio_handler_process+0xb0>)
  4027d0:	68bb      	ldr	r3, [r7, #8]
  4027d2:	011b      	lsls	r3, r3, #4
  4027d4:	4413      	add	r3, r2
  4027d6:	3304      	adds	r3, #4
  4027d8:	681b      	ldr	r3, [r3, #0]
  4027da:	43db      	mvns	r3, r3
  4027dc:	68fa      	ldr	r2, [r7, #12]
  4027de:	4013      	ands	r3, r2
  4027e0:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  4027e2:	68bb      	ldr	r3, [r7, #8]
  4027e4:	3301      	adds	r3, #1
  4027e6:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  4027e8:	68bb      	ldr	r3, [r7, #8]
  4027ea:	2b06      	cmp	r3, #6
  4027ec:	d803      	bhi.n	4027f6 <pio_handler_process+0x9e>
		while (status != 0) {
  4027ee:	68fb      	ldr	r3, [r7, #12]
  4027f0:	2b00      	cmp	r3, #0
  4027f2:	d1c7      	bne.n	402784 <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  4027f4:	e000      	b.n	4027f8 <pio_handler_process+0xa0>
				break;
  4027f6:	bf00      	nop
}
  4027f8:	bf00      	nop
  4027fa:	3710      	adds	r7, #16
  4027fc:	46bd      	mov	sp, r7
  4027fe:	bd80      	pop	{r7, pc}
  402800:	00402729 	.word	0x00402729
  402804:	00402741 	.word	0x00402741
  402808:	20400bf4 	.word	0x20400bf4

0040280c <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  40280c:	b580      	push	{r7, lr}
  40280e:	b086      	sub	sp, #24
  402810:	af00      	add	r7, sp, #0
  402812:	60f8      	str	r0, [r7, #12]
  402814:	60b9      	str	r1, [r7, #8]
  402816:	607a      	str	r2, [r7, #4]
  402818:	603b      	str	r3, [r7, #0]
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  40281a:	4b21      	ldr	r3, [pc, #132]	; (4028a0 <pio_handler_set+0x94>)
  40281c:	681b      	ldr	r3, [r3, #0]
  40281e:	2b06      	cmp	r3, #6
  402820:	d901      	bls.n	402826 <pio_handler_set+0x1a>
		return 1;
  402822:	2301      	movs	r3, #1
  402824:	e038      	b.n	402898 <pio_handler_set+0x8c>

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  402826:	2300      	movs	r3, #0
  402828:	75fb      	strb	r3, [r7, #23]
  40282a:	e011      	b.n	402850 <pio_handler_set+0x44>
		pSource = &(gs_interrupt_sources[i]);
  40282c:	7dfb      	ldrb	r3, [r7, #23]
  40282e:	011b      	lsls	r3, r3, #4
  402830:	4a1c      	ldr	r2, [pc, #112]	; (4028a4 <pio_handler_set+0x98>)
  402832:	4413      	add	r3, r2
  402834:	613b      	str	r3, [r7, #16]
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  402836:	693b      	ldr	r3, [r7, #16]
  402838:	681a      	ldr	r2, [r3, #0]
  40283a:	68bb      	ldr	r3, [r7, #8]
  40283c:	429a      	cmp	r2, r3
  40283e:	d104      	bne.n	40284a <pio_handler_set+0x3e>
  402840:	693b      	ldr	r3, [r7, #16]
  402842:	685a      	ldr	r2, [r3, #4]
  402844:	687b      	ldr	r3, [r7, #4]
  402846:	429a      	cmp	r2, r3
  402848:	d008      	beq.n	40285c <pio_handler_set+0x50>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  40284a:	7dfb      	ldrb	r3, [r7, #23]
  40284c:	3301      	adds	r3, #1
  40284e:	75fb      	strb	r3, [r7, #23]
  402850:	7dfa      	ldrb	r2, [r7, #23]
  402852:	4b13      	ldr	r3, [pc, #76]	; (4028a0 <pio_handler_set+0x94>)
  402854:	681b      	ldr	r3, [r3, #0]
  402856:	429a      	cmp	r2, r3
  402858:	d9e8      	bls.n	40282c <pio_handler_set+0x20>
  40285a:	e000      	b.n	40285e <pio_handler_set+0x52>
			break;
  40285c:	bf00      	nop
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  40285e:	693b      	ldr	r3, [r7, #16]
  402860:	68ba      	ldr	r2, [r7, #8]
  402862:	601a      	str	r2, [r3, #0]
	pSource->mask = ul_mask;
  402864:	693b      	ldr	r3, [r7, #16]
  402866:	687a      	ldr	r2, [r7, #4]
  402868:	605a      	str	r2, [r3, #4]
	pSource->attr = ul_attr;
  40286a:	693b      	ldr	r3, [r7, #16]
  40286c:	683a      	ldr	r2, [r7, #0]
  40286e:	609a      	str	r2, [r3, #8]
	pSource->handler = p_handler;
  402870:	693b      	ldr	r3, [r7, #16]
  402872:	6a3a      	ldr	r2, [r7, #32]
  402874:	60da      	str	r2, [r3, #12]
	if (i == gs_ul_nb_sources + 1) {
  402876:	7dfa      	ldrb	r2, [r7, #23]
  402878:	4b09      	ldr	r3, [pc, #36]	; (4028a0 <pio_handler_set+0x94>)
  40287a:	681b      	ldr	r3, [r3, #0]
  40287c:	3301      	adds	r3, #1
  40287e:	429a      	cmp	r2, r3
  402880:	d104      	bne.n	40288c <pio_handler_set+0x80>
		gs_ul_nb_sources++;
  402882:	4b07      	ldr	r3, [pc, #28]	; (4028a0 <pio_handler_set+0x94>)
  402884:	681b      	ldr	r3, [r3, #0]
  402886:	3301      	adds	r3, #1
  402888:	4a05      	ldr	r2, [pc, #20]	; (4028a0 <pio_handler_set+0x94>)
  40288a:	6013      	str	r3, [r2, #0]
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  40288c:	683a      	ldr	r2, [r7, #0]
  40288e:	6879      	ldr	r1, [r7, #4]
  402890:	68f8      	ldr	r0, [r7, #12]
  402892:	4b05      	ldr	r3, [pc, #20]	; (4028a8 <pio_handler_set+0x9c>)
  402894:	4798      	blx	r3

	return 0;
  402896:	2300      	movs	r3, #0
}
  402898:	4618      	mov	r0, r3
  40289a:	3718      	adds	r7, #24
  40289c:	46bd      	mov	sp, r7
  40289e:	bd80      	pop	{r7, pc}
  4028a0:	20400c64 	.word	0x20400c64
  4028a4:	20400bf4 	.word	0x20400bf4
  4028a8:	00402685 	.word	0x00402685

004028ac <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  4028ac:	b580      	push	{r7, lr}
  4028ae:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  4028b0:	210a      	movs	r1, #10
  4028b2:	4802      	ldr	r0, [pc, #8]	; (4028bc <PIOA_Handler+0x10>)
  4028b4:	4b02      	ldr	r3, [pc, #8]	; (4028c0 <PIOA_Handler+0x14>)
  4028b6:	4798      	blx	r3
}
  4028b8:	bf00      	nop
  4028ba:	bd80      	pop	{r7, pc}
  4028bc:	400e0e00 	.word	0x400e0e00
  4028c0:	00402759 	.word	0x00402759

004028c4 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  4028c4:	b580      	push	{r7, lr}
  4028c6:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  4028c8:	210b      	movs	r1, #11
  4028ca:	4802      	ldr	r0, [pc, #8]	; (4028d4 <PIOB_Handler+0x10>)
  4028cc:	4b02      	ldr	r3, [pc, #8]	; (4028d8 <PIOB_Handler+0x14>)
  4028ce:	4798      	blx	r3
}
  4028d0:	bf00      	nop
  4028d2:	bd80      	pop	{r7, pc}
  4028d4:	400e1000 	.word	0x400e1000
  4028d8:	00402759 	.word	0x00402759

004028dc <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  4028dc:	b580      	push	{r7, lr}
  4028de:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  4028e0:	210c      	movs	r1, #12
  4028e2:	4802      	ldr	r0, [pc, #8]	; (4028ec <PIOC_Handler+0x10>)
  4028e4:	4b02      	ldr	r3, [pc, #8]	; (4028f0 <PIOC_Handler+0x14>)
  4028e6:	4798      	blx	r3
}
  4028e8:	bf00      	nop
  4028ea:	bd80      	pop	{r7, pc}
  4028ec:	400e1200 	.word	0x400e1200
  4028f0:	00402759 	.word	0x00402759

004028f4 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  4028f4:	b580      	push	{r7, lr}
  4028f6:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
  4028f8:	2110      	movs	r1, #16
  4028fa:	4802      	ldr	r0, [pc, #8]	; (402904 <PIOD_Handler+0x10>)
  4028fc:	4b02      	ldr	r3, [pc, #8]	; (402908 <PIOD_Handler+0x14>)
  4028fe:	4798      	blx	r3
}
  402900:	bf00      	nop
  402902:	bd80      	pop	{r7, pc}
  402904:	400e1400 	.word	0x400e1400
  402908:	00402759 	.word	0x00402759

0040290c <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  40290c:	b580      	push	{r7, lr}
  40290e:	af00      	add	r7, sp, #0
	pio_handler_process(PIOE, ID_PIOE);
  402910:	2111      	movs	r1, #17
  402912:	4802      	ldr	r0, [pc, #8]	; (40291c <PIOE_Handler+0x10>)
  402914:	4b02      	ldr	r3, [pc, #8]	; (402920 <PIOE_Handler+0x14>)
  402916:	4798      	blx	r3
}
  402918:	bf00      	nop
  40291a:	bd80      	pop	{r7, pc}
  40291c:	400e1600 	.word	0x400e1600
  402920:	00402759 	.word	0x00402759

00402924 <pmc_mck_set_division>:
 * \brief Set the division of the MCK.
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
  402924:	b480      	push	{r7}
  402926:	b083      	sub	sp, #12
  402928:	af00      	add	r7, sp, #0
  40292a:	6078      	str	r0, [r7, #4]
	switch (ul_div) {
  40292c:	687b      	ldr	r3, [r7, #4]
  40292e:	3b01      	subs	r3, #1
  402930:	2b03      	cmp	r3, #3
  402932:	d81a      	bhi.n	40296a <pmc_mck_set_division+0x46>
  402934:	a201      	add	r2, pc, #4	; (adr r2, 40293c <pmc_mck_set_division+0x18>)
  402936:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40293a:	bf00      	nop
  40293c:	0040294d 	.word	0x0040294d
  402940:	00402953 	.word	0x00402953
  402944:	0040295b 	.word	0x0040295b
  402948:	00402963 	.word	0x00402963
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  40294c:	2300      	movs	r3, #0
  40294e:	607b      	str	r3, [r7, #4]
			break;
  402950:	e00e      	b.n	402970 <pmc_mck_set_division+0x4c>
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
  402952:	f44f 7380 	mov.w	r3, #256	; 0x100
  402956:	607b      	str	r3, [r7, #4]
			break;
  402958:	e00a      	b.n	402970 <pmc_mck_set_division+0x4c>
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  40295a:	f44f 7340 	mov.w	r3, #768	; 0x300
  40295e:	607b      	str	r3, [r7, #4]
			break;
  402960:	e006      	b.n	402970 <pmc_mck_set_division+0x4c>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  402962:	f44f 7300 	mov.w	r3, #512	; 0x200
  402966:	607b      	str	r3, [r7, #4]
			break;
  402968:	e002      	b.n	402970 <pmc_mck_set_division+0x4c>
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  40296a:	2300      	movs	r3, #0
  40296c:	607b      	str	r3, [r7, #4]
			break;
  40296e:	bf00      	nop
	}
	PMC->PMC_MCKR =
  402970:	490a      	ldr	r1, [pc, #40]	; (40299c <pmc_mck_set_division+0x78>)
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  402972:	4b0a      	ldr	r3, [pc, #40]	; (40299c <pmc_mck_set_division+0x78>)
  402974:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402976:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  40297a:	687b      	ldr	r3, [r7, #4]
  40297c:	4313      	orrs	r3, r2
	PMC->PMC_MCKR =
  40297e:	630b      	str	r3, [r1, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  402980:	bf00      	nop
  402982:	4b06      	ldr	r3, [pc, #24]	; (40299c <pmc_mck_set_division+0x78>)
  402984:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402986:	f003 0308 	and.w	r3, r3, #8
  40298a:	2b00      	cmp	r3, #0
  40298c:	d0f9      	beq.n	402982 <pmc_mck_set_division+0x5e>
}
  40298e:	bf00      	nop
  402990:	370c      	adds	r7, #12
  402992:	46bd      	mov	sp, r7
  402994:	f85d 7b04 	ldr.w	r7, [sp], #4
  402998:	4770      	bx	lr
  40299a:	bf00      	nop
  40299c:	400e0600 	.word	0x400e0600

004029a0 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  4029a0:	b480      	push	{r7}
  4029a2:	b085      	sub	sp, #20
  4029a4:	af00      	add	r7, sp, #0
  4029a6:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  4029a8:	491d      	ldr	r1, [pc, #116]	; (402a20 <pmc_switch_mck_to_pllack+0x80>)
  4029aa:	4b1d      	ldr	r3, [pc, #116]	; (402a20 <pmc_switch_mck_to_pllack+0x80>)
  4029ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4029ae:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  4029b2:	687b      	ldr	r3, [r7, #4]
  4029b4:	4313      	orrs	r3, r2
  4029b6:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4029b8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4029bc:	60fb      	str	r3, [r7, #12]
  4029be:	e007      	b.n	4029d0 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4029c0:	68fb      	ldr	r3, [r7, #12]
  4029c2:	2b00      	cmp	r3, #0
  4029c4:	d101      	bne.n	4029ca <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  4029c6:	2301      	movs	r3, #1
  4029c8:	e023      	b.n	402a12 <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  4029ca:	68fb      	ldr	r3, [r7, #12]
  4029cc:	3b01      	subs	r3, #1
  4029ce:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4029d0:	4b13      	ldr	r3, [pc, #76]	; (402a20 <pmc_switch_mck_to_pllack+0x80>)
  4029d2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4029d4:	f003 0308 	and.w	r3, r3, #8
  4029d8:	2b00      	cmp	r3, #0
  4029da:	d0f1      	beq.n	4029c0 <pmc_switch_mck_to_pllack+0x20>
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  4029dc:	4a10      	ldr	r2, [pc, #64]	; (402a20 <pmc_switch_mck_to_pllack+0x80>)
  4029de:	4b10      	ldr	r3, [pc, #64]	; (402a20 <pmc_switch_mck_to_pllack+0x80>)
  4029e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4029e2:	f023 0303 	bic.w	r3, r3, #3
  4029e6:	f043 0302 	orr.w	r3, r3, #2
  4029ea:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4029ec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4029f0:	60fb      	str	r3, [r7, #12]
  4029f2:	e007      	b.n	402a04 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4029f4:	68fb      	ldr	r3, [r7, #12]
  4029f6:	2b00      	cmp	r3, #0
  4029f8:	d101      	bne.n	4029fe <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  4029fa:	2301      	movs	r3, #1
  4029fc:	e009      	b.n	402a12 <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  4029fe:	68fb      	ldr	r3, [r7, #12]
  402a00:	3b01      	subs	r3, #1
  402a02:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  402a04:	4b06      	ldr	r3, [pc, #24]	; (402a20 <pmc_switch_mck_to_pllack+0x80>)
  402a06:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402a08:	f003 0308 	and.w	r3, r3, #8
  402a0c:	2b00      	cmp	r3, #0
  402a0e:	d0f1      	beq.n	4029f4 <pmc_switch_mck_to_pllack+0x54>
		}
	}

	return 0;
  402a10:	2300      	movs	r3, #0
}
  402a12:	4618      	mov	r0, r3
  402a14:	3714      	adds	r7, #20
  402a16:	46bd      	mov	sp, r7
  402a18:	f85d 7b04 	ldr.w	r7, [sp], #4
  402a1c:	4770      	bx	lr
  402a1e:	bf00      	nop
  402a20:	400e0600 	.word	0x400e0600

00402a24 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  402a24:	b480      	push	{r7}
  402a26:	b083      	sub	sp, #12
  402a28:	af00      	add	r7, sp, #0
  402a2a:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  402a2c:	687b      	ldr	r3, [r7, #4]
  402a2e:	2b01      	cmp	r3, #1
  402a30:	d105      	bne.n	402a3e <pmc_switch_sclk_to_32kxtal+0x1a>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  402a32:	4907      	ldr	r1, [pc, #28]	; (402a50 <pmc_switch_sclk_to_32kxtal+0x2c>)
  402a34:	4b06      	ldr	r3, [pc, #24]	; (402a50 <pmc_switch_sclk_to_32kxtal+0x2c>)
  402a36:	689a      	ldr	r2, [r3, #8]
  402a38:	4b06      	ldr	r3, [pc, #24]	; (402a54 <pmc_switch_sclk_to_32kxtal+0x30>)
  402a3a:	4313      	orrs	r3, r2
  402a3c:	608b      	str	r3, [r1, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  402a3e:	4b04      	ldr	r3, [pc, #16]	; (402a50 <pmc_switch_sclk_to_32kxtal+0x2c>)
  402a40:	4a05      	ldr	r2, [pc, #20]	; (402a58 <pmc_switch_sclk_to_32kxtal+0x34>)
  402a42:	601a      	str	r2, [r3, #0]
}
  402a44:	bf00      	nop
  402a46:	370c      	adds	r7, #12
  402a48:	46bd      	mov	sp, r7
  402a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
  402a4e:	4770      	bx	lr
  402a50:	400e1810 	.word	0x400e1810
  402a54:	a5100000 	.word	0xa5100000
  402a58:	a5000008 	.word	0xa5000008

00402a5c <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  402a5c:	b480      	push	{r7}
  402a5e:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  402a60:	4b09      	ldr	r3, [pc, #36]	; (402a88 <pmc_osc_is_ready_32kxtal+0x2c>)
  402a62:	695b      	ldr	r3, [r3, #20]
  402a64:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  402a68:	2b00      	cmp	r3, #0
  402a6a:	d007      	beq.n	402a7c <pmc_osc_is_ready_32kxtal+0x20>
  402a6c:	4b07      	ldr	r3, [pc, #28]	; (402a8c <pmc_osc_is_ready_32kxtal+0x30>)
  402a6e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402a70:	f003 0380 	and.w	r3, r3, #128	; 0x80
  402a74:	2b00      	cmp	r3, #0
  402a76:	d001      	beq.n	402a7c <pmc_osc_is_ready_32kxtal+0x20>
  402a78:	2301      	movs	r3, #1
  402a7a:	e000      	b.n	402a7e <pmc_osc_is_ready_32kxtal+0x22>
  402a7c:	2300      	movs	r3, #0
}
  402a7e:	4618      	mov	r0, r3
  402a80:	46bd      	mov	sp, r7
  402a82:	f85d 7b04 	ldr.w	r7, [sp], #4
  402a86:	4770      	bx	lr
  402a88:	400e1810 	.word	0x400e1810
  402a8c:	400e0600 	.word	0x400e0600

00402a90 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  402a90:	b480      	push	{r7}
  402a92:	b083      	sub	sp, #12
  402a94:	af00      	add	r7, sp, #0
  402a96:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  402a98:	4915      	ldr	r1, [pc, #84]	; (402af0 <pmc_switch_mainck_to_fastrc+0x60>)
  402a9a:	4b15      	ldr	r3, [pc, #84]	; (402af0 <pmc_switch_mainck_to_fastrc+0x60>)
  402a9c:	6a1a      	ldr	r2, [r3, #32]
  402a9e:	4b15      	ldr	r3, [pc, #84]	; (402af4 <pmc_switch_mainck_to_fastrc+0x64>)
  402aa0:	4313      	orrs	r3, r2
  402aa2:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  402aa4:	bf00      	nop
  402aa6:	4b12      	ldr	r3, [pc, #72]	; (402af0 <pmc_switch_mainck_to_fastrc+0x60>)
  402aa8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402aaa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  402aae:	2b00      	cmp	r3, #0
  402ab0:	d0f9      	beq.n	402aa6 <pmc_switch_mainck_to_fastrc+0x16>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  402ab2:	490f      	ldr	r1, [pc, #60]	; (402af0 <pmc_switch_mainck_to_fastrc+0x60>)
  402ab4:	4b0e      	ldr	r3, [pc, #56]	; (402af0 <pmc_switch_mainck_to_fastrc+0x60>)
  402ab6:	6a1a      	ldr	r2, [r3, #32]
  402ab8:	4b0f      	ldr	r3, [pc, #60]	; (402af8 <pmc_switch_mainck_to_fastrc+0x68>)
  402aba:	4013      	ands	r3, r2
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  402abc:	687a      	ldr	r2, [r7, #4]
  402abe:	4313      	orrs	r3, r2
  402ac0:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  402ac4:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  402ac6:	bf00      	nop
  402ac8:	4b09      	ldr	r3, [pc, #36]	; (402af0 <pmc_switch_mainck_to_fastrc+0x60>)
  402aca:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402acc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  402ad0:	2b00      	cmp	r3, #0
  402ad2:	d0f9      	beq.n	402ac8 <pmc_switch_mainck_to_fastrc+0x38>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  402ad4:	4906      	ldr	r1, [pc, #24]	; (402af0 <pmc_switch_mainck_to_fastrc+0x60>)
  402ad6:	4b06      	ldr	r3, [pc, #24]	; (402af0 <pmc_switch_mainck_to_fastrc+0x60>)
  402ad8:	6a1a      	ldr	r2, [r3, #32]
  402ada:	4b08      	ldr	r3, [pc, #32]	; (402afc <pmc_switch_mainck_to_fastrc+0x6c>)
  402adc:	4013      	ands	r3, r2
  402ade:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  402ae2:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD;
}
  402ae4:	bf00      	nop
  402ae6:	370c      	adds	r7, #12
  402ae8:	46bd      	mov	sp, r7
  402aea:	f85d 7b04 	ldr.w	r7, [sp], #4
  402aee:	4770      	bx	lr
  402af0:	400e0600 	.word	0x400e0600
  402af4:	00370008 	.word	0x00370008
  402af8:	ffc8ff8f 	.word	0xffc8ff8f
  402afc:	fec8ffff 	.word	0xfec8ffff

00402b00 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  402b00:	b480      	push	{r7}
  402b02:	b083      	sub	sp, #12
  402b04:	af00      	add	r7, sp, #0
  402b06:	6078      	str	r0, [r7, #4]
  402b08:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  402b0a:	687b      	ldr	r3, [r7, #4]
  402b0c:	2b00      	cmp	r3, #0
  402b0e:	d008      	beq.n	402b22 <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  402b10:	4913      	ldr	r1, [pc, #76]	; (402b60 <pmc_switch_mainck_to_xtal+0x60>)
  402b12:	4b13      	ldr	r3, [pc, #76]	; (402b60 <pmc_switch_mainck_to_xtal+0x60>)
  402b14:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  402b16:	4a13      	ldr	r2, [pc, #76]	; (402b64 <pmc_switch_mainck_to_xtal+0x64>)
  402b18:	401a      	ands	r2, r3
  402b1a:	4b13      	ldr	r3, [pc, #76]	; (402b68 <pmc_switch_mainck_to_xtal+0x68>)
  402b1c:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  402b1e:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  402b20:	e018      	b.n	402b54 <pmc_switch_mainck_to_xtal+0x54>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  402b22:	490f      	ldr	r1, [pc, #60]	; (402b60 <pmc_switch_mainck_to_xtal+0x60>)
  402b24:	4b0e      	ldr	r3, [pc, #56]	; (402b60 <pmc_switch_mainck_to_xtal+0x60>)
  402b26:	6a1a      	ldr	r2, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  402b28:	4b10      	ldr	r3, [pc, #64]	; (402b6c <pmc_switch_mainck_to_xtal+0x6c>)
  402b2a:	4013      	ands	r3, r2
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  402b2c:	683a      	ldr	r2, [r7, #0]
  402b2e:	0212      	lsls	r2, r2, #8
  402b30:	b292      	uxth	r2, r2
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  402b32:	431a      	orrs	r2, r3
  402b34:	4b0e      	ldr	r3, [pc, #56]	; (402b70 <pmc_switch_mainck_to_xtal+0x70>)
  402b36:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  402b38:	620b      	str	r3, [r1, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  402b3a:	bf00      	nop
  402b3c:	4b08      	ldr	r3, [pc, #32]	; (402b60 <pmc_switch_mainck_to_xtal+0x60>)
  402b3e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402b40:	f003 0301 	and.w	r3, r3, #1
  402b44:	2b00      	cmp	r3, #0
  402b46:	d0f9      	beq.n	402b3c <pmc_switch_mainck_to_xtal+0x3c>
		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  402b48:	4905      	ldr	r1, [pc, #20]	; (402b60 <pmc_switch_mainck_to_xtal+0x60>)
  402b4a:	4b05      	ldr	r3, [pc, #20]	; (402b60 <pmc_switch_mainck_to_xtal+0x60>)
  402b4c:	6a1a      	ldr	r2, [r3, #32]
  402b4e:	4b09      	ldr	r3, [pc, #36]	; (402b74 <pmc_switch_mainck_to_xtal+0x74>)
  402b50:	4313      	orrs	r3, r2
  402b52:	620b      	str	r3, [r1, #32]
}
  402b54:	bf00      	nop
  402b56:	370c      	adds	r7, #12
  402b58:	46bd      	mov	sp, r7
  402b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
  402b5e:	4770      	bx	lr
  402b60:	400e0600 	.word	0x400e0600
  402b64:	fec8fffc 	.word	0xfec8fffc
  402b68:	01370002 	.word	0x01370002
  402b6c:	ffc8fffc 	.word	0xffc8fffc
  402b70:	00370001 	.word	0x00370001
  402b74:	01370000 	.word	0x01370000

00402b78 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  402b78:	b480      	push	{r7}
  402b7a:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  402b7c:	4b04      	ldr	r3, [pc, #16]	; (402b90 <pmc_osc_is_ready_mainck+0x18>)
  402b7e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402b80:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  402b84:	4618      	mov	r0, r3
  402b86:	46bd      	mov	sp, r7
  402b88:	f85d 7b04 	ldr.w	r7, [sp], #4
  402b8c:	4770      	bx	lr
  402b8e:	bf00      	nop
  402b90:	400e0600 	.word	0x400e0600

00402b94 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  402b94:	b480      	push	{r7}
  402b96:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  402b98:	4b04      	ldr	r3, [pc, #16]	; (402bac <pmc_disable_pllack+0x18>)
  402b9a:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  402b9e:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  402ba0:	bf00      	nop
  402ba2:	46bd      	mov	sp, r7
  402ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
  402ba8:	4770      	bx	lr
  402baa:	bf00      	nop
  402bac:	400e0600 	.word	0x400e0600

00402bb0 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  402bb0:	b480      	push	{r7}
  402bb2:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  402bb4:	4b04      	ldr	r3, [pc, #16]	; (402bc8 <pmc_is_locked_pllack+0x18>)
  402bb6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402bb8:	f003 0302 	and.w	r3, r3, #2
}
  402bbc:	4618      	mov	r0, r3
  402bbe:	46bd      	mov	sp, r7
  402bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
  402bc4:	4770      	bx	lr
  402bc6:	bf00      	nop
  402bc8:	400e0600 	.word	0x400e0600

00402bcc <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
  402bcc:	b480      	push	{r7}
  402bce:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
  402bd0:	4b04      	ldr	r3, [pc, #16]	; (402be4 <pmc_is_locked_upll+0x18>)
  402bd2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402bd4:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
  402bd8:	4618      	mov	r0, r3
  402bda:	46bd      	mov	sp, r7
  402bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
  402be0:	4770      	bx	lr
  402be2:	bf00      	nop
  402be4:	400e0600 	.word	0x400e0600

00402be8 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  402be8:	b480      	push	{r7}
  402bea:	b083      	sub	sp, #12
  402bec:	af00      	add	r7, sp, #0
  402bee:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  402bf0:	687b      	ldr	r3, [r7, #4]
  402bf2:	2b3f      	cmp	r3, #63	; 0x3f
  402bf4:	d901      	bls.n	402bfa <pmc_enable_periph_clk+0x12>
		return 1;
  402bf6:	2301      	movs	r3, #1
  402bf8:	e02f      	b.n	402c5a <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  402bfa:	687b      	ldr	r3, [r7, #4]
  402bfc:	2b1f      	cmp	r3, #31
  402bfe:	d813      	bhi.n	402c28 <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  402c00:	4b19      	ldr	r3, [pc, #100]	; (402c68 <pmc_enable_periph_clk+0x80>)
  402c02:	699a      	ldr	r2, [r3, #24]
  402c04:	2101      	movs	r1, #1
  402c06:	687b      	ldr	r3, [r7, #4]
  402c08:	fa01 f303 	lsl.w	r3, r1, r3
  402c0c:	401a      	ands	r2, r3
  402c0e:	2101      	movs	r1, #1
  402c10:	687b      	ldr	r3, [r7, #4]
  402c12:	fa01 f303 	lsl.w	r3, r1, r3
  402c16:	429a      	cmp	r2, r3
  402c18:	d01e      	beq.n	402c58 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  402c1a:	4a13      	ldr	r2, [pc, #76]	; (402c68 <pmc_enable_periph_clk+0x80>)
  402c1c:	2101      	movs	r1, #1
  402c1e:	687b      	ldr	r3, [r7, #4]
  402c20:	fa01 f303 	lsl.w	r3, r1, r3
  402c24:	6113      	str	r3, [r2, #16]
  402c26:	e017      	b.n	402c58 <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  402c28:	687b      	ldr	r3, [r7, #4]
  402c2a:	3b20      	subs	r3, #32
  402c2c:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  402c2e:	4b0e      	ldr	r3, [pc, #56]	; (402c68 <pmc_enable_periph_clk+0x80>)
  402c30:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  402c34:	2101      	movs	r1, #1
  402c36:	687b      	ldr	r3, [r7, #4]
  402c38:	fa01 f303 	lsl.w	r3, r1, r3
  402c3c:	401a      	ands	r2, r3
  402c3e:	2101      	movs	r1, #1
  402c40:	687b      	ldr	r3, [r7, #4]
  402c42:	fa01 f303 	lsl.w	r3, r1, r3
  402c46:	429a      	cmp	r2, r3
  402c48:	d006      	beq.n	402c58 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  402c4a:	4a07      	ldr	r2, [pc, #28]	; (402c68 <pmc_enable_periph_clk+0x80>)
  402c4c:	2101      	movs	r1, #1
  402c4e:	687b      	ldr	r3, [r7, #4]
  402c50:	fa01 f303 	lsl.w	r3, r1, r3
  402c54:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  402c58:	2300      	movs	r3, #0
}
  402c5a:	4618      	mov	r0, r3
  402c5c:	370c      	adds	r7, #12
  402c5e:	46bd      	mov	sp, r7
  402c60:	f85d 7b04 	ldr.w	r7, [sp], #4
  402c64:	4770      	bx	lr
  402c66:	bf00      	nop
  402c68:	400e0600 	.word	0x400e0600

00402c6c <pmc_set_flash_in_wait_mode>:
 *
 * \param ul_flash_state PMC_WAIT_MODE_FLASH_STANDBY flash in standby mode,
 * PMC_WAIT_MODE_FLASH_DEEP_POWERDOWN flash in deep power down mode.
 */
void pmc_set_flash_in_wait_mode(uint32_t ul_flash_state)
{
  402c6c:	b480      	push	{r7}
  402c6e:	b083      	sub	sp, #12
  402c70:	af00      	add	r7, sp, #0
  402c72:	6078      	str	r0, [r7, #4]
	ul_flash_in_wait_mode = ul_flash_state;
  402c74:	4a04      	ldr	r2, [pc, #16]	; (402c88 <pmc_set_flash_in_wait_mode+0x1c>)
  402c76:	687b      	ldr	r3, [r7, #4]
  402c78:	6013      	str	r3, [r2, #0]
}
  402c7a:	bf00      	nop
  402c7c:	370c      	adds	r7, #12
  402c7e:	46bd      	mov	sp, r7
  402c80:	f85d 7b04 	ldr.w	r7, [sp], #4
  402c84:	4770      	bx	lr
  402c86:	bf00      	nop
  402c88:	2040001c 	.word	0x2040001c

00402c8c <pmc_enable_waitmode>:
 * Generally, this function will be called by pmc_sleep() in order to
 * complete all sequence entering wait mode.
 * See \ref pmc_sleep() for entering different sleep modes.
 */
void pmc_enable_waitmode(void)
{
  402c8c:	b480      	push	{r7}
  402c8e:	b083      	sub	sp, #12
  402c90:	af00      	add	r7, sp, #0
	uint32_t i;

	/* Flash in wait mode */
	i = PMC->PMC_FSMR;
  402c92:	4b20      	ldr	r3, [pc, #128]	; (402d14 <pmc_enable_waitmode+0x88>)
  402c94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  402c96:	607b      	str	r3, [r7, #4]
	i &= ~PMC_FSMR_FLPM_Msk;
  402c98:	687b      	ldr	r3, [r7, #4]
  402c9a:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
  402c9e:	607b      	str	r3, [r7, #4]
#if !(SAMV71 || SAMV70 || SAME70 || SAMS70)
	i |= ul_flash_in_wait_mode;
#else
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  402ca0:	687b      	ldr	r3, [r7, #4]
  402ca2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
  402ca6:	607b      	str	r3, [r7, #4]
#endif
	PMC->PMC_FSMR = i;
  402ca8:	4a1a      	ldr	r2, [pc, #104]	; (402d14 <pmc_enable_waitmode+0x88>)
  402caa:	687b      	ldr	r3, [r7, #4]
  402cac:	6713      	str	r3, [r2, #112]	; 0x70

	/* Set the WAITMODE bit = 1 */
	PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_WAITMODE;
  402cae:	4919      	ldr	r1, [pc, #100]	; (402d14 <pmc_enable_waitmode+0x88>)
  402cb0:	4b18      	ldr	r3, [pc, #96]	; (402d14 <pmc_enable_waitmode+0x88>)
  402cb2:	6a1a      	ldr	r2, [r3, #32]
  402cb4:	4b18      	ldr	r3, [pc, #96]	; (402d18 <pmc_enable_waitmode+0x8c>)
  402cb6:	4313      	orrs	r3, r2
  402cb8:	620b      	str	r3, [r1, #32]

	/* Waiting for Master Clock Ready MCKRDY = 1 */
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  402cba:	bf00      	nop
  402cbc:	4b15      	ldr	r3, [pc, #84]	; (402d14 <pmc_enable_waitmode+0x88>)
  402cbe:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402cc0:	f003 0308 	and.w	r3, r3, #8
  402cc4:	2b00      	cmp	r3, #0
  402cc6:	d0f9      	beq.n	402cbc <pmc_enable_waitmode+0x30>

	/* Waiting for MOSCRCEN bit cleared is strongly recommended
	 * to ensure that the core will not execute undesired instructions
	 */
	for (i = 0; i < 500; i++) {
  402cc8:	2300      	movs	r3, #0
  402cca:	607b      	str	r3, [r7, #4]
  402ccc:	e003      	b.n	402cd6 <pmc_enable_waitmode+0x4a>
  __ASM volatile ("nop");
  402cce:	bf00      	nop
  402cd0:	687b      	ldr	r3, [r7, #4]
  402cd2:	3301      	adds	r3, #1
  402cd4:	607b      	str	r3, [r7, #4]
  402cd6:	687b      	ldr	r3, [r7, #4]
  402cd8:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
  402cdc:	d3f7      	bcc.n	402cce <pmc_enable_waitmode+0x42>
		__NOP();
	}
	while (!(PMC->CKGR_MOR & CKGR_MOR_MOSCRCEN));
  402cde:	bf00      	nop
  402ce0:	4b0c      	ldr	r3, [pc, #48]	; (402d14 <pmc_enable_waitmode+0x88>)
  402ce2:	6a1b      	ldr	r3, [r3, #32]
  402ce4:	f003 0308 	and.w	r3, r3, #8
  402ce8:	2b00      	cmp	r3, #0
  402cea:	d0f9      	beq.n	402ce0 <pmc_enable_waitmode+0x54>

#if (!SAMG)
	/* Restore Flash in idle mode */
	i = PMC->PMC_FSMR;
  402cec:	4b09      	ldr	r3, [pc, #36]	; (402d14 <pmc_enable_waitmode+0x88>)
  402cee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  402cf0:	607b      	str	r3, [r7, #4]
	i &= ~PMC_FSMR_FLPM_Msk;
  402cf2:	687b      	ldr	r3, [r7, #4]
  402cf4:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
  402cf8:	607b      	str	r3, [r7, #4]
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  402cfa:	687b      	ldr	r3, [r7, #4]
  402cfc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
  402d00:	607b      	str	r3, [r7, #4]
	PMC->PMC_FSMR = i;
  402d02:	4a04      	ldr	r2, [pc, #16]	; (402d14 <pmc_enable_waitmode+0x88>)
  402d04:	687b      	ldr	r3, [r7, #4]
  402d06:	6713      	str	r3, [r2, #112]	; 0x70
#endif
}
  402d08:	bf00      	nop
  402d0a:	370c      	adds	r7, #12
  402d0c:	46bd      	mov	sp, r7
  402d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
  402d12:	4770      	bx	lr
  402d14:	400e0600 	.word	0x400e0600
  402d18:	00370004 	.word	0x00370004

00402d1c <pmc_sleep>:
static volatile bool b_is_sleep_clock_used = false;
/** Callback invoked once when clocks are restored */
static pmc_callback_wakeup_clocks_restored_t callback_clocks_restored = NULL;

void pmc_sleep(int sleep_mode)
{
  402d1c:	b590      	push	{r4, r7, lr}
  402d1e:	b099      	sub	sp, #100	; 0x64
  402d20:	af00      	add	r7, sp, #0
  402d22:	6078      	str	r0, [r7, #4]
	switch (sleep_mode) {
  402d24:	687b      	ldr	r3, [r7, #4]
  402d26:	3b01      	subs	r3, #1
  402d28:	2b04      	cmp	r3, #4
  402d2a:	f200 81a5 	bhi.w	403078 <pmc_sleep+0x35c>
  402d2e:	a201      	add	r2, pc, #4	; (adr r2, 402d34 <pmc_sleep+0x18>)
  402d30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  402d34:	00402d49 	.word	0x00402d49
  402d38:	00402d49 	.word	0x00402d49
  402d3c:	00402d69 	.word	0x00402d69
  402d40:	00402d69 	.word	0x00402d69
  402d44:	00403057 	.word	0x00403057
	case SAM_PM_SMODE_SLEEP_WFI:
	case SAM_PM_SMODE_SLEEP_WFE:
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SCB->SCR &= (uint32_t)~SCR_SLEEPDEEP;
  402d48:	4a72      	ldr	r2, [pc, #456]	; (402f14 <pmc_sleep+0x1f8>)
  402d4a:	4b72      	ldr	r3, [pc, #456]	; (402f14 <pmc_sleep+0x1f8>)
  402d4c:	691b      	ldr	r3, [r3, #16]
  402d4e:	f023 0304 	bic.w	r3, r3, #4
  402d52:	6113      	str	r3, [r2, #16]
		cpu_irq_enable();
  402d54:	4b70      	ldr	r3, [pc, #448]	; (402f18 <pmc_sleep+0x1fc>)
  402d56:	2201      	movs	r2, #1
  402d58:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  402d5a:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  402d5e:	b662      	cpsie	i
  __ASM volatile ("dsb");
  402d60:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("wfi");
  402d64:	bf30      	wfi
		__DSB();
		__WFI();
		break;
  402d66:	e187      	b.n	403078 <pmc_sleep+0x35c>
#if defined(EFC1)
		uint32_t fmr1;
#endif
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG || SAMV71 || SAMV70 || SAMS70 || SAME70)
		(sleep_mode == SAM_PM_SMODE_WAIT_FAST) ?
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_STANDBY) :
  402d68:	687b      	ldr	r3, [r7, #4]
  402d6a:	2b03      	cmp	r3, #3
  402d6c:	d103      	bne.n	402d76 <pmc_sleep+0x5a>
  402d6e:	2000      	movs	r0, #0
  402d70:	4b6a      	ldr	r3, [pc, #424]	; (402f1c <pmc_sleep+0x200>)
  402d72:	4798      	blx	r3
  402d74:	e003      	b.n	402d7e <pmc_sleep+0x62>
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_DEEP_POWERDOWN);
  402d76:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
  402d7a:	4b68      	ldr	r3, [pc, #416]	; (402f1c <pmc_sleep+0x200>)
  402d7c:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  402d7e:	b672      	cpsid	i
  __ASM volatile ("dmb");
  402d80:	f3bf 8f5f 	dmb	sy
#endif
		cpu_irq_disable();
  402d84:	4b64      	ldr	r3, [pc, #400]	; (402f18 <pmc_sleep+0x1fc>)
  402d86:	2200      	movs	r2, #0
  402d88:	701a      	strb	r2, [r3, #0]
		b_is_sleep_clock_used = true;
  402d8a:	4b65      	ldr	r3, [pc, #404]	; (402f20 <pmc_sleep+0x204>)
  402d8c:	2201      	movs	r2, #1
  402d8e:	701a      	strb	r2, [r3, #0]
		/* Backup the sub-system 1 status and stop sub-system 1 */
		uint32_t cpclk_backup = PMC->PMC_SCSR &
				(PMC_SCSR_CPCK | PMC_SCSR_CPBMCK);
		PMC->PMC_SCDR = cpclk_backup | PMC_SCDR_CPKEY_PASSWD;
#endif
		pmc_save_clock_settings(&mor, &pllr0, &pllr1, &mckr, &fmr,
  402d90:	687b      	ldr	r3, [r7, #4]
  402d92:	2b04      	cmp	r3, #4
  402d94:	bf0c      	ite	eq
  402d96:	2301      	moveq	r3, #1
  402d98:	2300      	movne	r3, #0
  402d9a:	b2da      	uxtb	r2, r3
  402d9c:	f107 031c 	add.w	r3, r7, #28
  402da0:	643b      	str	r3, [r7, #64]	; 0x40
  402da2:	f107 0318 	add.w	r3, r7, #24
  402da6:	63fb      	str	r3, [r7, #60]	; 0x3c
  402da8:	f107 0314 	add.w	r3, r7, #20
  402dac:	63bb      	str	r3, [r7, #56]	; 0x38
  402dae:	f107 0310 	add.w	r3, r7, #16
  402db2:	637b      	str	r3, [r7, #52]	; 0x34
  402db4:	f107 030c 	add.w	r3, r7, #12
  402db8:	633b      	str	r3, [r7, #48]	; 0x30
  402dba:	4613      	mov	r3, r2
  402dbc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	uint32_t mor  = PMC->CKGR_MOR;
  402dc0:	4b58      	ldr	r3, [pc, #352]	; (402f24 <pmc_sleep+0x208>)
  402dc2:	6a1b      	ldr	r3, [r3, #32]
  402dc4:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t mckr = PMC->PMC_MCKR;
  402dc6:	4b57      	ldr	r3, [pc, #348]	; (402f24 <pmc_sleep+0x208>)
  402dc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402dca:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t fmr  = EFC0->EEFC_FMR;
  402dcc:	4b56      	ldr	r3, [pc, #344]	; (402f28 <pmc_sleep+0x20c>)
  402dce:	681b      	ldr	r3, [r3, #0]
  402dd0:	623b      	str	r3, [r7, #32]
	if (p_osc_setting) {
  402dd2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
  402dd4:	2b00      	cmp	r3, #0
  402dd6:	d002      	beq.n	402dde <pmc_sleep+0xc2>
		*p_osc_setting = mor;
  402dd8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
  402dda:	6aba      	ldr	r2, [r7, #40]	; 0x28
  402ddc:	601a      	str	r2, [r3, #0]
	if (p_pll0_setting) {
  402dde:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  402de0:	2b00      	cmp	r3, #0
  402de2:	d003      	beq.n	402dec <pmc_sleep+0xd0>
		*p_pll0_setting = PMC->CKGR_PLLAR;
  402de4:	4b4f      	ldr	r3, [pc, #316]	; (402f24 <pmc_sleep+0x208>)
  402de6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  402de8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  402dea:	601a      	str	r2, [r3, #0]
	if (p_pll1_setting) {
  402dec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  402dee:	2b00      	cmp	r3, #0
  402df0:	d002      	beq.n	402df8 <pmc_sleep+0xdc>
		*p_pll1_setting = 0;
  402df2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  402df4:	2200      	movs	r2, #0
  402df6:	601a      	str	r2, [r3, #0]
	if (p_mck_setting) {
  402df8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
  402dfa:	2b00      	cmp	r3, #0
  402dfc:	d002      	beq.n	402e04 <pmc_sleep+0xe8>
		*p_mck_setting  = mckr;
  402dfe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
  402e00:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  402e02:	601a      	str	r2, [r3, #0]
	if (p_fmr_setting) {
  402e04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  402e06:	2b00      	cmp	r3, #0
  402e08:	d002      	beq.n	402e10 <pmc_sleep+0xf4>
		*p_fmr_setting  = fmr;
  402e0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  402e0c:	6a3a      	ldr	r2, [r7, #32]
  402e0e:	601a      	str	r2, [r3, #0]
	PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | mor | CKGR_MOR_MOSCRCEN;
  402e10:	4944      	ldr	r1, [pc, #272]	; (402f24 <pmc_sleep+0x208>)
  402e12:	6aba      	ldr	r2, [r7, #40]	; 0x28
  402e14:	4b45      	ldr	r3, [pc, #276]	; (402f2c <pmc_sleep+0x210>)
  402e16:	4313      	orrs	r3, r2
  402e18:	620b      	str	r3, [r1, #32]
	if ((mckr & PMC_MCKR_CSS_Msk) > PMC_MCKR_CSS_MAIN_CLK) {
  402e1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402e1c:	f003 0303 	and.w	r3, r3, #3
  402e20:	2b01      	cmp	r3, #1
  402e22:	d90e      	bls.n	402e42 <pmc_sleep+0x126>
		mckr = (mckr & (~PMC_MCKR_CSS_Msk)) | PMC_MCKR_CSS_MAIN_CLK;
  402e24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402e26:	f023 0303 	bic.w	r3, r3, #3
  402e2a:	f043 0301 	orr.w	r3, r3, #1
  402e2e:	627b      	str	r3, [r7, #36]	; 0x24
		PMC->PMC_MCKR = mckr;
  402e30:	4a3c      	ldr	r2, [pc, #240]	; (402f24 <pmc_sleep+0x208>)
  402e32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402e34:	6313      	str	r3, [r2, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  402e36:	4b3b      	ldr	r3, [pc, #236]	; (402f24 <pmc_sleep+0x208>)
  402e38:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402e3a:	f003 0308 	and.w	r3, r3, #8
  402e3e:	2b00      	cmp	r3, #0
  402e40:	d0f9      	beq.n	402e36 <pmc_sleep+0x11a>
	if (mckr & PMC_MCKR_PRES_Msk) {
  402e42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402e44:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402e48:	2b00      	cmp	r3, #0
  402e4a:	d00c      	beq.n	402e66 <pmc_sleep+0x14a>
		mckr = (mckr & (~PMC_MCKR_PRES_Msk));
  402e4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402e4e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  402e52:	627b      	str	r3, [r7, #36]	; 0x24
		PMC->PMC_MCKR = mckr;
  402e54:	4a33      	ldr	r2, [pc, #204]	; (402f24 <pmc_sleep+0x208>)
  402e56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402e58:	6313      	str	r3, [r2, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  402e5a:	4b32      	ldr	r3, [pc, #200]	; (402f24 <pmc_sleep+0x208>)
  402e5c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402e5e:	f003 0308 	and.w	r3, r3, #8
  402e62:	2b00      	cmp	r3, #0
  402e64:	d0f9      	beq.n	402e5a <pmc_sleep+0x13e>
	pmc_disable_pllack();
  402e66:	4b32      	ldr	r3, [pc, #200]	; (402f30 <pmc_sleep+0x214>)
  402e68:	4798      	blx	r3
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  402e6a:	4b2e      	ldr	r3, [pc, #184]	; (402f24 <pmc_sleep+0x208>)
  402e6c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402e6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  402e72:	2b00      	cmp	r3, #0
  402e74:	d0f9      	beq.n	402e6a <pmc_sleep+0x14e>
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  402e76:	492b      	ldr	r1, [pc, #172]	; (402f24 <pmc_sleep+0x208>)
  402e78:	4b2a      	ldr	r3, [pc, #168]	; (402f24 <pmc_sleep+0x208>)
  402e7a:	6a1a      	ldr	r2, [r3, #32]
  402e7c:	4b2d      	ldr	r3, [pc, #180]	; (402f34 <pmc_sleep+0x218>)
  402e7e:	4013      	ands	r3, r2
  402e80:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  402e84:	620b      	str	r3, [r1, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  402e86:	4b27      	ldr	r3, [pc, #156]	; (402f24 <pmc_sleep+0x208>)
  402e88:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402e8a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  402e8e:	2b00      	cmp	r3, #0
  402e90:	d0f9      	beq.n	402e86 <pmc_sleep+0x16a>
	EFC0->EEFC_FMR = fmr & (~EEFC_FMR_FWS_Msk);
  402e92:	4a25      	ldr	r2, [pc, #148]	; (402f28 <pmc_sleep+0x20c>)
  402e94:	6a3b      	ldr	r3, [r7, #32]
  402e96:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
  402e9a:	6013      	str	r3, [r2, #0]
	if (disable_xtal) {
  402e9c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
  402ea0:	2b00      	cmp	r3, #0
  402ea2:	d007      	beq.n	402eb4 <pmc_sleep+0x198>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  402ea4:	491f      	ldr	r1, [pc, #124]	; (402f24 <pmc_sleep+0x208>)
  402ea6:	4b1f      	ldr	r3, [pc, #124]	; (402f24 <pmc_sleep+0x208>)
  402ea8:	6a1a      	ldr	r2, [r3, #32]
  402eaa:	4b23      	ldr	r3, [pc, #140]	; (402f38 <pmc_sleep+0x21c>)
  402eac:	4013      	ands	r3, r2
  402eae:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  402eb2:	620b      	str	r3, [r1, #32]
				&fmr1,
#endif
				(sleep_mode == SAM_PM_SMODE_WAIT));

		/* Enter wait mode */
		cpu_irq_enable();
  402eb4:	4b18      	ldr	r3, [pc, #96]	; (402f18 <pmc_sleep+0x1fc>)
  402eb6:	2201      	movs	r2, #1
  402eb8:	701a      	strb	r2, [r3, #0]
  402eba:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  402ebe:	b662      	cpsie	i

		pmc_enable_waitmode();
  402ec0:	4b1e      	ldr	r3, [pc, #120]	; (402f3c <pmc_sleep+0x220>)
  402ec2:	4798      	blx	r3
  __ASM volatile ("cpsid i" : : : "memory");
  402ec4:	b672      	cpsid	i
  402ec6:	f3bf 8f5f 	dmb	sy

		cpu_irq_disable();
  402eca:	4b13      	ldr	r3, [pc, #76]	; (402f18 <pmc_sleep+0x1fc>)
  402ecc:	2200      	movs	r2, #0
  402ece:	701a      	strb	r2, [r3, #0]
		pmc_restore_clock_setting(mor, pllr0, pllr1, mckr, fmr
  402ed0:	69fc      	ldr	r4, [r7, #28]
  402ed2:	69b8      	ldr	r0, [r7, #24]
  402ed4:	6979      	ldr	r1, [r7, #20]
  402ed6:	693a      	ldr	r2, [r7, #16]
  402ed8:	68fb      	ldr	r3, [r7, #12]
  402eda:	65fc      	str	r4, [r7, #92]	; 0x5c
  402edc:	65b8      	str	r0, [r7, #88]	; 0x58
  402ede:	6579      	str	r1, [r7, #84]	; 0x54
  402ee0:	653a      	str	r2, [r7, #80]	; 0x50
  402ee2:	64fb      	str	r3, [r7, #76]	; 0x4c
	uint32_t pll_sr = 0;
  402ee4:	2300      	movs	r3, #0
  402ee6:	64bb      	str	r3, [r7, #72]	; 0x48
	if (CKGR_MOR_MOSCXTBY == (osc_setting & CKGR_MOR_MOSCXTBY)) {
  402ee8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
  402eea:	f003 0302 	and.w	r3, r3, #2
  402eee:	2b00      	cmp	r3, #0
  402ef0:	d02c      	beq.n	402f4c <pmc_sleep+0x230>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  402ef2:	490c      	ldr	r1, [pc, #48]	; (402f24 <pmc_sleep+0x208>)
  402ef4:	4b0b      	ldr	r3, [pc, #44]	; (402f24 <pmc_sleep+0x208>)
  402ef6:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  402ef8:	4a11      	ldr	r2, [pc, #68]	; (402f40 <pmc_sleep+0x224>)
  402efa:	401a      	ands	r2, r3
  402efc:	4b11      	ldr	r3, [pc, #68]	; (402f44 <pmc_sleep+0x228>)
  402efe:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  402f00:	620b      	str	r3, [r1, #32]
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  402f02:	4908      	ldr	r1, [pc, #32]	; (402f24 <pmc_sleep+0x208>)
  402f04:	4b07      	ldr	r3, [pc, #28]	; (402f24 <pmc_sleep+0x208>)
  402f06:	6a1a      	ldr	r2, [r3, #32]
				| CKGR_MOR_KEY_PASSWD;
  402f08:	4b0f      	ldr	r3, [pc, #60]	; (402f48 <pmc_sleep+0x22c>)
  402f0a:	4013      	ands	r3, r2
  402f0c:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  402f10:	620b      	str	r3, [r1, #32]
  402f12:	e04e      	b.n	402fb2 <pmc_sleep+0x296>
  402f14:	e000ed00 	.word	0xe000ed00
  402f18:	20400018 	.word	0x20400018
  402f1c:	00402c6d 	.word	0x00402c6d
  402f20:	20400c68 	.word	0x20400c68
  402f24:	400e0600 	.word	0x400e0600
  402f28:	400e0c00 	.word	0x400e0c00
  402f2c:	00370008 	.word	0x00370008
  402f30:	00402b95 	.word	0x00402b95
  402f34:	fec8ffff 	.word	0xfec8ffff
  402f38:	ffc8fffe 	.word	0xffc8fffe
  402f3c:	00402c8d 	.word	0x00402c8d
  402f40:	fec8fffc 	.word	0xfec8fffc
  402f44:	01370002 	.word	0x01370002
  402f48:	ffc8ff87 	.word	0xffc8ff87
	} else if (CKGR_MOR_MOSCXTEN == (osc_setting & CKGR_MOR_MOSCXTEN)) {
  402f4c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
  402f4e:	f003 0301 	and.w	r3, r3, #1
  402f52:	2b00      	cmp	r3, #0
  402f54:	d02d      	beq.n	402fb2 <pmc_sleep+0x296>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN)) {
  402f56:	4b4a      	ldr	r3, [pc, #296]	; (403080 <pmc_sleep+0x364>)
  402f58:	6a1b      	ldr	r3, [r3, #32]
  402f5a:	f003 0301 	and.w	r3, r3, #1
  402f5e:	2b00      	cmp	r3, #0
  402f60:	d10d      	bne.n	402f7e <pmc_sleep+0x262>
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  402f62:	4947      	ldr	r1, [pc, #284]	; (403080 <pmc_sleep+0x364>)
  402f64:	4b46      	ldr	r3, [pc, #280]	; (403080 <pmc_sleep+0x364>)
  402f66:	6a1b      	ldr	r3, [r3, #32]
					CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN;
  402f68:	4a46      	ldr	r2, [pc, #280]	; (403084 <pmc_sleep+0x368>)
  402f6a:	401a      	ands	r2, r3
  402f6c:	4b46      	ldr	r3, [pc, #280]	; (403088 <pmc_sleep+0x36c>)
  402f6e:	4313      	orrs	r3, r2
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  402f70:	620b      	str	r3, [r1, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  402f72:	4b43      	ldr	r3, [pc, #268]	; (403080 <pmc_sleep+0x364>)
  402f74:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402f76:	f003 0301 	and.w	r3, r3, #1
  402f7a:	2b00      	cmp	r3, #0
  402f7c:	d0f9      	beq.n	402f72 <pmc_sleep+0x256>
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
  402f7e:	4b40      	ldr	r3, [pc, #256]	; (403080 <pmc_sleep+0x364>)
  402f80:	6a1b      	ldr	r3, [r3, #32]
  402f82:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  402f86:	2b00      	cmp	r3, #0
  402f88:	d10b      	bne.n	402fa2 <pmc_sleep+0x286>
			PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  402f8a:	493d      	ldr	r1, [pc, #244]	; (403080 <pmc_sleep+0x364>)
  402f8c:	4b3c      	ldr	r3, [pc, #240]	; (403080 <pmc_sleep+0x364>)
  402f8e:	6a1a      	ldr	r2, [r3, #32]
  402f90:	4b3e      	ldr	r3, [pc, #248]	; (40308c <pmc_sleep+0x370>)
  402f92:	4313      	orrs	r3, r2
  402f94:	620b      	str	r3, [r1, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  402f96:	4b3a      	ldr	r3, [pc, #232]	; (403080 <pmc_sleep+0x364>)
  402f98:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402f9a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  402f9e:	2b00      	cmp	r3, #0
  402fa0:	d0f9      	beq.n	402f96 <pmc_sleep+0x27a>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  402fa2:	4937      	ldr	r1, [pc, #220]	; (403080 <pmc_sleep+0x364>)
  402fa4:	4b36      	ldr	r3, [pc, #216]	; (403080 <pmc_sleep+0x364>)
  402fa6:	6a1a      	ldr	r2, [r3, #32]
					| CKGR_MOR_KEY_PASSWD;
  402fa8:	4b39      	ldr	r3, [pc, #228]	; (403090 <pmc_sleep+0x374>)
  402faa:	4013      	ands	r3, r2
  402fac:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  402fb0:	620b      	str	r3, [r1, #32]
	if (pll0_setting & CKGR_PLLAR_MULA_Msk) {
  402fb2:	6dba      	ldr	r2, [r7, #88]	; 0x58
  402fb4:	4b37      	ldr	r3, [pc, #220]	; (403094 <pmc_sleep+0x378>)
  402fb6:	4013      	ands	r3, r2
  402fb8:	2b00      	cmp	r3, #0
  402fba:	d008      	beq.n	402fce <pmc_sleep+0x2b2>
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | pll0_setting;
  402fbc:	4a30      	ldr	r2, [pc, #192]	; (403080 <pmc_sleep+0x364>)
  402fbe:	6dbb      	ldr	r3, [r7, #88]	; 0x58
  402fc0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  402fc4:	6293      	str	r3, [r2, #40]	; 0x28
		pll_sr |= PMC_SR_LOCKA;
  402fc6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
  402fc8:	f043 0302 	orr.w	r3, r3, #2
  402fcc:	64bb      	str	r3, [r7, #72]	; 0x48
	switch(mck_setting & PMC_MCKR_CSS_Msk) {
  402fce:	6d3b      	ldr	r3, [r7, #80]	; 0x50
  402fd0:	f003 0303 	and.w	r3, r3, #3
  402fd4:	2b02      	cmp	r3, #2
  402fd6:	d105      	bne.n	402fe4 <pmc_sleep+0x2c8>
		while (!(PMC->PMC_SR & PMC_SR_LOCKA));
  402fd8:	4b29      	ldr	r3, [pc, #164]	; (403080 <pmc_sleep+0x364>)
  402fda:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402fdc:	f003 0302 	and.w	r3, r3, #2
  402fe0:	2b00      	cmp	r3, #0
  402fe2:	d0f9      	beq.n	402fd8 <pmc_sleep+0x2bc>
	mckr = PMC->PMC_MCKR;
  402fe4:	4b26      	ldr	r3, [pc, #152]	; (403080 <pmc_sleep+0x364>)
  402fe6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402fe8:	647b      	str	r3, [r7, #68]	; 0x44
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  402fea:	4925      	ldr	r1, [pc, #148]	; (403080 <pmc_sleep+0x364>)
  402fec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
  402fee:	f023 0270 	bic.w	r2, r3, #112	; 0x70
		| (mck_setting & PMC_MCKR_PRES_Msk);
  402ff2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
  402ff4:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402ff8:	4313      	orrs	r3, r2
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  402ffa:	630b      	str	r3, [r1, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  402ffc:	4b20      	ldr	r3, [pc, #128]	; (403080 <pmc_sleep+0x364>)
  402ffe:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  403000:	f003 0308 	and.w	r3, r3, #8
  403004:	2b00      	cmp	r3, #0
  403006:	d0f9      	beq.n	402ffc <pmc_sleep+0x2e0>
	EFC0->EEFC_FMR = fmr_setting;
  403008:	4a23      	ldr	r2, [pc, #140]	; (403098 <pmc_sleep+0x37c>)
  40300a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  40300c:	6013      	str	r3, [r2, #0]
	PMC->PMC_MCKR = mck_setting;
  40300e:	4a1c      	ldr	r2, [pc, #112]	; (403080 <pmc_sleep+0x364>)
  403010:	6d3b      	ldr	r3, [r7, #80]	; 0x50
  403012:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  403014:	4b1a      	ldr	r3, [pc, #104]	; (403080 <pmc_sleep+0x364>)
  403016:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  403018:	f003 0308 	and.w	r3, r3, #8
  40301c:	2b00      	cmp	r3, #0
  40301e:	d0f9      	beq.n	403014 <pmc_sleep+0x2f8>
	while (!(PMC->PMC_SR & pll_sr));
  403020:	4b17      	ldr	r3, [pc, #92]	; (403080 <pmc_sleep+0x364>)
  403022:	6e9a      	ldr	r2, [r3, #104]	; 0x68
  403024:	6cbb      	ldr	r3, [r7, #72]	; 0x48
  403026:	4013      	ands	r3, r2
  403028:	2b00      	cmp	r3, #0
  40302a:	d0f9      	beq.n	403020 <pmc_sleep+0x304>

#if (SAM4C || SAM4CM || SAM4CP)
		/* Restore the sub-system 1 */
		PMC->PMC_SCER = cpclk_backup | PMC_SCER_CPKEY_PASSWD;
#endif
		b_is_sleep_clock_used = false;
  40302c:	4b1b      	ldr	r3, [pc, #108]	; (40309c <pmc_sleep+0x380>)
  40302e:	2200      	movs	r2, #0
  403030:	701a      	strb	r2, [r3, #0]
		if (callback_clocks_restored) {
  403032:	4b1b      	ldr	r3, [pc, #108]	; (4030a0 <pmc_sleep+0x384>)
  403034:	681b      	ldr	r3, [r3, #0]
  403036:	2b00      	cmp	r3, #0
  403038:	d005      	beq.n	403046 <pmc_sleep+0x32a>
			callback_clocks_restored();
  40303a:	4b19      	ldr	r3, [pc, #100]	; (4030a0 <pmc_sleep+0x384>)
  40303c:	681b      	ldr	r3, [r3, #0]
  40303e:	4798      	blx	r3
			callback_clocks_restored = NULL;
  403040:	4b17      	ldr	r3, [pc, #92]	; (4030a0 <pmc_sleep+0x384>)
  403042:	2200      	movs	r2, #0
  403044:	601a      	str	r2, [r3, #0]
		}
		cpu_irq_enable();
  403046:	4b17      	ldr	r3, [pc, #92]	; (4030a4 <pmc_sleep+0x388>)
  403048:	2201      	movs	r2, #1
  40304a:	701a      	strb	r2, [r3, #0]
  40304c:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  403050:	b662      	cpsie	i

		break;
  403052:	bf00      	nop
  403054:	e010      	b.n	403078 <pmc_sleep+0x35c>
	}
#if (!(SAMG51 || SAMG53 || SAMG54))
	case SAM_PM_SMODE_BACKUP:
		SCB->SCR |= SCR_SLEEPDEEP;
  403056:	4a14      	ldr	r2, [pc, #80]	; (4030a8 <pmc_sleep+0x38c>)
  403058:	4b13      	ldr	r3, [pc, #76]	; (4030a8 <pmc_sleep+0x38c>)
  40305a:	691b      	ldr	r3, [r3, #16]
  40305c:	f043 0304 	orr.w	r3, r3, #4
  403060:	6113      	str	r3, [r2, #16]
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_VROFF_STOP_VREG;
  403062:	4b12      	ldr	r3, [pc, #72]	; (4030ac <pmc_sleep+0x390>)
  403064:	4a12      	ldr	r2, [pc, #72]	; (4030b0 <pmc_sleep+0x394>)
  403066:	601a      	str	r2, [r3, #0]
		cpu_irq_enable();
  403068:	4b0e      	ldr	r3, [pc, #56]	; (4030a4 <pmc_sleep+0x388>)
  40306a:	2201      	movs	r2, #1
  40306c:	701a      	strb	r2, [r3, #0]
  40306e:	f3bf 8f5f 	dmb	sy
  403072:	b662      	cpsie	i
  __ASM volatile ("wfi");
  403074:	bf30      	wfi
		__WFI() ;
#else
		cpu_irq_enable();
		__WFE() ;
#endif
		break;
  403076:	bf00      	nop
#endif
	}
}
  403078:	bf00      	nop
  40307a:	3764      	adds	r7, #100	; 0x64
  40307c:	46bd      	mov	sp, r7
  40307e:	bd90      	pop	{r4, r7, pc}
  403080:	400e0600 	.word	0x400e0600
  403084:	ffc8fffc 	.word	0xffc8fffc
  403088:	00370001 	.word	0x00370001
  40308c:	01370000 	.word	0x01370000
  403090:	ffc8ff87 	.word	0xffc8ff87
  403094:	07ff0000 	.word	0x07ff0000
  403098:	400e0c00 	.word	0x400e0c00
  40309c:	20400c68 	.word	0x20400c68
  4030a0:	20400c6c 	.word	0x20400c6c
  4030a4:	20400018 	.word	0x20400018
  4030a8:	e000ed00 	.word	0xe000ed00
  4030ac:	400e1810 	.word	0x400e1810
  4030b0:	a5000004 	.word	0xa5000004

004030b4 <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  4030b4:	b480      	push	{r7}
  4030b6:	b083      	sub	sp, #12
  4030b8:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4030ba:	f3ef 8310 	mrs	r3, PRIMASK
  4030be:	607b      	str	r3, [r7, #4]
  return(result);
  4030c0:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4030c2:	2b00      	cmp	r3, #0
  4030c4:	bf0c      	ite	eq
  4030c6:	2301      	moveq	r3, #1
  4030c8:	2300      	movne	r3, #0
  4030ca:	b2db      	uxtb	r3, r3
  4030cc:	603b      	str	r3, [r7, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  4030ce:	b672      	cpsid	i
  __ASM volatile ("dmb");
  4030d0:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  4030d4:	4b04      	ldr	r3, [pc, #16]	; (4030e8 <cpu_irq_save+0x34>)
  4030d6:	2200      	movs	r2, #0
  4030d8:	701a      	strb	r2, [r3, #0]
	return flags;
  4030da:	683b      	ldr	r3, [r7, #0]
}
  4030dc:	4618      	mov	r0, r3
  4030de:	370c      	adds	r7, #12
  4030e0:	46bd      	mov	sp, r7
  4030e2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4030e6:	4770      	bx	lr
  4030e8:	20400018 	.word	0x20400018

004030ec <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  4030ec:	b480      	push	{r7}
  4030ee:	b083      	sub	sp, #12
  4030f0:	af00      	add	r7, sp, #0
  4030f2:	6078      	str	r0, [r7, #4]
	return (flags);
  4030f4:	687b      	ldr	r3, [r7, #4]
  4030f6:	2b00      	cmp	r3, #0
  4030f8:	bf14      	ite	ne
  4030fa:	2301      	movne	r3, #1
  4030fc:	2300      	moveq	r3, #0
  4030fe:	b2db      	uxtb	r3, r3
}
  403100:	4618      	mov	r0, r3
  403102:	370c      	adds	r7, #12
  403104:	46bd      	mov	sp, r7
  403106:	f85d 7b04 	ldr.w	r7, [sp], #4
  40310a:	4770      	bx	lr

0040310c <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  40310c:	b580      	push	{r7, lr}
  40310e:	b082      	sub	sp, #8
  403110:	af00      	add	r7, sp, #0
  403112:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  403114:	6878      	ldr	r0, [r7, #4]
  403116:	4b07      	ldr	r3, [pc, #28]	; (403134 <cpu_irq_restore+0x28>)
  403118:	4798      	blx	r3
  40311a:	4603      	mov	r3, r0
  40311c:	2b00      	cmp	r3, #0
  40311e:	d005      	beq.n	40312c <cpu_irq_restore+0x20>
		cpu_irq_enable();
  403120:	4b05      	ldr	r3, [pc, #20]	; (403138 <cpu_irq_restore+0x2c>)
  403122:	2201      	movs	r2, #1
  403124:	701a      	strb	r2, [r3, #0]
  403126:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  40312a:	b662      	cpsie	i
}
  40312c:	bf00      	nop
  40312e:	3708      	adds	r7, #8
  403130:	46bd      	mov	sp, r7
  403132:	bd80      	pop	{r7, pc}
  403134:	004030ed 	.word	0x004030ed
  403138:	20400018 	.word	0x20400018

0040313c <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  40313c:	b580      	push	{r7, lr}
  40313e:	b084      	sub	sp, #16
  403140:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
  403142:	4b1e      	ldr	r3, [pc, #120]	; (4031bc <Reset_Handler+0x80>)
  403144:	60fb      	str	r3, [r7, #12]
        pDest = &_srelocate;
  403146:	4b1e      	ldr	r3, [pc, #120]	; (4031c0 <Reset_Handler+0x84>)
  403148:	60bb      	str	r3, [r7, #8]

        if (pSrc != pDest) {
  40314a:	68fa      	ldr	r2, [r7, #12]
  40314c:	68bb      	ldr	r3, [r7, #8]
  40314e:	429a      	cmp	r2, r3
  403150:	d00c      	beq.n	40316c <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
  403152:	e007      	b.n	403164 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
  403154:	68bb      	ldr	r3, [r7, #8]
  403156:	1d1a      	adds	r2, r3, #4
  403158:	60ba      	str	r2, [r7, #8]
  40315a:	68fa      	ldr	r2, [r7, #12]
  40315c:	1d11      	adds	r1, r2, #4
  40315e:	60f9      	str	r1, [r7, #12]
  403160:	6812      	ldr	r2, [r2, #0]
  403162:	601a      	str	r2, [r3, #0]
                for (; pDest < &_erelocate;) {
  403164:	68bb      	ldr	r3, [r7, #8]
  403166:	4a17      	ldr	r2, [pc, #92]	; (4031c4 <Reset_Handler+0x88>)
  403168:	4293      	cmp	r3, r2
  40316a:	d3f3      	bcc.n	403154 <Reset_Handler+0x18>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  40316c:	4b16      	ldr	r3, [pc, #88]	; (4031c8 <Reset_Handler+0x8c>)
  40316e:	60bb      	str	r3, [r7, #8]
  403170:	e004      	b.n	40317c <Reset_Handler+0x40>
                *pDest++ = 0;
  403172:	68bb      	ldr	r3, [r7, #8]
  403174:	1d1a      	adds	r2, r3, #4
  403176:	60ba      	str	r2, [r7, #8]
  403178:	2200      	movs	r2, #0
  40317a:	601a      	str	r2, [r3, #0]
        for (pDest = &_szero; pDest < &_ezero;) {
  40317c:	68bb      	ldr	r3, [r7, #8]
  40317e:	4a13      	ldr	r2, [pc, #76]	; (4031cc <Reset_Handler+0x90>)
  403180:	4293      	cmp	r3, r2
  403182:	d3f6      	bcc.n	403172 <Reset_Handler+0x36>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
  403184:	4b12      	ldr	r3, [pc, #72]	; (4031d0 <Reset_Handler+0x94>)
  403186:	60fb      	str	r3, [r7, #12]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  403188:	4a12      	ldr	r2, [pc, #72]	; (4031d4 <Reset_Handler+0x98>)
  40318a:	68fb      	ldr	r3, [r7, #12]
  40318c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  403190:	6093      	str	r3, [r2, #8]
 * \brief Enable FPU
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
  403192:	4b11      	ldr	r3, [pc, #68]	; (4031d8 <Reset_Handler+0x9c>)
  403194:	4798      	blx	r3
  403196:	6078      	str	r0, [r7, #4]
	REG_CPACR |=  (0xFu << 20);
  403198:	4a10      	ldr	r2, [pc, #64]	; (4031dc <Reset_Handler+0xa0>)
  40319a:	4b10      	ldr	r3, [pc, #64]	; (4031dc <Reset_Handler+0xa0>)
  40319c:	681b      	ldr	r3, [r3, #0]
  40319e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  4031a2:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  4031a4:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4031a8:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	cpu_irq_restore(flags);
  4031ac:	6878      	ldr	r0, [r7, #4]
  4031ae:	4b0c      	ldr	r3, [pc, #48]	; (4031e0 <Reset_Handler+0xa4>)
  4031b0:	4798      	blx	r3
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  4031b2:	4b0c      	ldr	r3, [pc, #48]	; (4031e4 <Reset_Handler+0xa8>)
  4031b4:	4798      	blx	r3

        /* Branch to main function */
        main();
  4031b6:	4b0c      	ldr	r3, [pc, #48]	; (4031e8 <Reset_Handler+0xac>)
  4031b8:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  4031ba:	e7fe      	b.n	4031ba <Reset_Handler+0x7e>
  4031bc:	0040934c 	.word	0x0040934c
  4031c0:	20400000 	.word	0x20400000
  4031c4:	204009d0 	.word	0x204009d0
  4031c8:	204009d0 	.word	0x204009d0
  4031cc:	20400cd4 	.word	0x20400cd4
  4031d0:	00400000 	.word	0x00400000
  4031d4:	e000ed00 	.word	0xe000ed00
  4031d8:	004030b5 	.word	0x004030b5
  4031dc:	e000ed88 	.word	0xe000ed88
  4031e0:	0040310d 	.word	0x0040310d
  4031e4:	0040401d 	.word	0x0040401d
  4031e8:	00403acd 	.word	0x00403acd

004031ec <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4031ec:	b480      	push	{r7}
  4031ee:	af00      	add	r7, sp, #0
        while (1) {
  4031f0:	e7fe      	b.n	4031f0 <Dummy_Handler+0x4>
	...

004031f4 <SystemCoreClockUpdate>:

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate( void )
{
  4031f4:	b480      	push	{r7}
  4031f6:	af00      	add	r7, sp, #0
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  4031f8:	4b52      	ldr	r3, [pc, #328]	; (403344 <SystemCoreClockUpdate+0x150>)
  4031fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4031fc:	f003 0303 	and.w	r3, r3, #3
  403200:	2b01      	cmp	r3, #1
  403202:	d014      	beq.n	40322e <SystemCoreClockUpdate+0x3a>
  403204:	2b01      	cmp	r3, #1
  403206:	d302      	bcc.n	40320e <SystemCoreClockUpdate+0x1a>
  403208:	2b02      	cmp	r3, #2
  40320a:	d038      	beq.n	40327e <SystemCoreClockUpdate+0x8a>
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
      }
    break;

    default:
    break;
  40320c:	e07a      	b.n	403304 <SystemCoreClockUpdate+0x110>
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  40320e:	4b4e      	ldr	r3, [pc, #312]	; (403348 <SystemCoreClockUpdate+0x154>)
  403210:	695b      	ldr	r3, [r3, #20]
  403212:	f003 0380 	and.w	r3, r3, #128	; 0x80
  403216:	2b00      	cmp	r3, #0
  403218:	d004      	beq.n	403224 <SystemCoreClockUpdate+0x30>
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  40321a:	4b4c      	ldr	r3, [pc, #304]	; (40334c <SystemCoreClockUpdate+0x158>)
  40321c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  403220:	601a      	str	r2, [r3, #0]
    break;
  403222:	e06f      	b.n	403304 <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  403224:	4b49      	ldr	r3, [pc, #292]	; (40334c <SystemCoreClockUpdate+0x158>)
  403226:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  40322a:	601a      	str	r2, [r3, #0]
    break;
  40322c:	e06a      	b.n	403304 <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  40322e:	4b45      	ldr	r3, [pc, #276]	; (403344 <SystemCoreClockUpdate+0x150>)
  403230:	6a1b      	ldr	r3, [r3, #32]
  403232:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  403236:	2b00      	cmp	r3, #0
  403238:	d003      	beq.n	403242 <SystemCoreClockUpdate+0x4e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  40323a:	4b44      	ldr	r3, [pc, #272]	; (40334c <SystemCoreClockUpdate+0x158>)
  40323c:	4a44      	ldr	r2, [pc, #272]	; (403350 <SystemCoreClockUpdate+0x15c>)
  40323e:	601a      	str	r2, [r3, #0]
    break;
  403240:	e060      	b.n	403304 <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  403242:	4b42      	ldr	r3, [pc, #264]	; (40334c <SystemCoreClockUpdate+0x158>)
  403244:	4a43      	ldr	r2, [pc, #268]	; (403354 <SystemCoreClockUpdate+0x160>)
  403246:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  403248:	4b3e      	ldr	r3, [pc, #248]	; (403344 <SystemCoreClockUpdate+0x150>)
  40324a:	6a1b      	ldr	r3, [r3, #32]
  40324c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  403250:	2b10      	cmp	r3, #16
  403252:	d004      	beq.n	40325e <SystemCoreClockUpdate+0x6a>
  403254:	2b20      	cmp	r3, #32
  403256:	d008      	beq.n	40326a <SystemCoreClockUpdate+0x76>
  403258:	2b00      	cmp	r3, #0
  40325a:	d00e      	beq.n	40327a <SystemCoreClockUpdate+0x86>
          break;
  40325c:	e00e      	b.n	40327c <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 2U;
  40325e:	4b3b      	ldr	r3, [pc, #236]	; (40334c <SystemCoreClockUpdate+0x158>)
  403260:	681b      	ldr	r3, [r3, #0]
  403262:	005b      	lsls	r3, r3, #1
  403264:	4a39      	ldr	r2, [pc, #228]	; (40334c <SystemCoreClockUpdate+0x158>)
  403266:	6013      	str	r3, [r2, #0]
          break;
  403268:	e008      	b.n	40327c <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 3U;
  40326a:	4b38      	ldr	r3, [pc, #224]	; (40334c <SystemCoreClockUpdate+0x158>)
  40326c:	681a      	ldr	r2, [r3, #0]
  40326e:	4613      	mov	r3, r2
  403270:	005b      	lsls	r3, r3, #1
  403272:	4413      	add	r3, r2
  403274:	4a35      	ldr	r2, [pc, #212]	; (40334c <SystemCoreClockUpdate+0x158>)
  403276:	6013      	str	r3, [r2, #0]
          break;
  403278:	e000      	b.n	40327c <SystemCoreClockUpdate+0x88>
          break;
  40327a:	bf00      	nop
    break;
  40327c:	e042      	b.n	403304 <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  40327e:	4b31      	ldr	r3, [pc, #196]	; (403344 <SystemCoreClockUpdate+0x150>)
  403280:	6a1b      	ldr	r3, [r3, #32]
  403282:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  403286:	2b00      	cmp	r3, #0
  403288:	d003      	beq.n	403292 <SystemCoreClockUpdate+0x9e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  40328a:	4b30      	ldr	r3, [pc, #192]	; (40334c <SystemCoreClockUpdate+0x158>)
  40328c:	4a30      	ldr	r2, [pc, #192]	; (403350 <SystemCoreClockUpdate+0x15c>)
  40328e:	601a      	str	r2, [r3, #0]
  403290:	e01c      	b.n	4032cc <SystemCoreClockUpdate+0xd8>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  403292:	4b2e      	ldr	r3, [pc, #184]	; (40334c <SystemCoreClockUpdate+0x158>)
  403294:	4a2f      	ldr	r2, [pc, #188]	; (403354 <SystemCoreClockUpdate+0x160>)
  403296:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  403298:	4b2a      	ldr	r3, [pc, #168]	; (403344 <SystemCoreClockUpdate+0x150>)
  40329a:	6a1b      	ldr	r3, [r3, #32]
  40329c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4032a0:	2b10      	cmp	r3, #16
  4032a2:	d004      	beq.n	4032ae <SystemCoreClockUpdate+0xba>
  4032a4:	2b20      	cmp	r3, #32
  4032a6:	d008      	beq.n	4032ba <SystemCoreClockUpdate+0xc6>
  4032a8:	2b00      	cmp	r3, #0
  4032aa:	d00e      	beq.n	4032ca <SystemCoreClockUpdate+0xd6>
          break;
  4032ac:	e00e      	b.n	4032cc <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 2U;
  4032ae:	4b27      	ldr	r3, [pc, #156]	; (40334c <SystemCoreClockUpdate+0x158>)
  4032b0:	681b      	ldr	r3, [r3, #0]
  4032b2:	005b      	lsls	r3, r3, #1
  4032b4:	4a25      	ldr	r2, [pc, #148]	; (40334c <SystemCoreClockUpdate+0x158>)
  4032b6:	6013      	str	r3, [r2, #0]
          break;
  4032b8:	e008      	b.n	4032cc <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 3U;
  4032ba:	4b24      	ldr	r3, [pc, #144]	; (40334c <SystemCoreClockUpdate+0x158>)
  4032bc:	681a      	ldr	r2, [r3, #0]
  4032be:	4613      	mov	r3, r2
  4032c0:	005b      	lsls	r3, r3, #1
  4032c2:	4413      	add	r3, r2
  4032c4:	4a21      	ldr	r2, [pc, #132]	; (40334c <SystemCoreClockUpdate+0x158>)
  4032c6:	6013      	str	r3, [r2, #0]
          break;
  4032c8:	e000      	b.n	4032cc <SystemCoreClockUpdate+0xd8>
          break;
  4032ca:	bf00      	nop
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  4032cc:	4b1d      	ldr	r3, [pc, #116]	; (403344 <SystemCoreClockUpdate+0x150>)
  4032ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4032d0:	f003 0303 	and.w	r3, r3, #3
  4032d4:	2b02      	cmp	r3, #2
  4032d6:	d114      	bne.n	403302 <SystemCoreClockUpdate+0x10e>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  4032d8:	4b1a      	ldr	r3, [pc, #104]	; (403344 <SystemCoreClockUpdate+0x150>)
  4032da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  4032dc:	0c1b      	lsrs	r3, r3, #16
  4032de:	f3c3 030a 	ubfx	r3, r3, #0, #11
  4032e2:	3301      	adds	r3, #1
  4032e4:	4a19      	ldr	r2, [pc, #100]	; (40334c <SystemCoreClockUpdate+0x158>)
  4032e6:	6812      	ldr	r2, [r2, #0]
  4032e8:	fb02 f303 	mul.w	r3, r2, r3
  4032ec:	4a17      	ldr	r2, [pc, #92]	; (40334c <SystemCoreClockUpdate+0x158>)
  4032ee:	6013      	str	r3, [r2, #0]
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  4032f0:	4b14      	ldr	r3, [pc, #80]	; (403344 <SystemCoreClockUpdate+0x150>)
  4032f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  4032f4:	b2db      	uxtb	r3, r3
  4032f6:	4a15      	ldr	r2, [pc, #84]	; (40334c <SystemCoreClockUpdate+0x158>)
  4032f8:	6812      	ldr	r2, [r2, #0]
  4032fa:	fbb2 f3f3 	udiv	r3, r2, r3
  4032fe:	4a13      	ldr	r2, [pc, #76]	; (40334c <SystemCoreClockUpdate+0x158>)
  403300:	6013      	str	r3, [r2, #0]
    break;
  403302:	bf00      	nop
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  403304:	4b0f      	ldr	r3, [pc, #60]	; (403344 <SystemCoreClockUpdate+0x150>)
  403306:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  403308:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40330c:	2b70      	cmp	r3, #112	; 0x70
  40330e:	d108      	bne.n	403322 <SystemCoreClockUpdate+0x12e>
  {
    SystemCoreClock /= 3U;
  403310:	4b0e      	ldr	r3, [pc, #56]	; (40334c <SystemCoreClockUpdate+0x158>)
  403312:	681b      	ldr	r3, [r3, #0]
  403314:	4a10      	ldr	r2, [pc, #64]	; (403358 <SystemCoreClockUpdate+0x164>)
  403316:	fba2 2303 	umull	r2, r3, r2, r3
  40331a:	085b      	lsrs	r3, r3, #1
  40331c:	4a0b      	ldr	r2, [pc, #44]	; (40334c <SystemCoreClockUpdate+0x158>)
  40331e:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  }
}
  403320:	e00a      	b.n	403338 <SystemCoreClockUpdate+0x144>
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  403322:	4b08      	ldr	r3, [pc, #32]	; (403344 <SystemCoreClockUpdate+0x150>)
  403324:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  403326:	091b      	lsrs	r3, r3, #4
  403328:	f003 0307 	and.w	r3, r3, #7
  40332c:	4a07      	ldr	r2, [pc, #28]	; (40334c <SystemCoreClockUpdate+0x158>)
  40332e:	6812      	ldr	r2, [r2, #0]
  403330:	fa22 f303 	lsr.w	r3, r2, r3
  403334:	4a05      	ldr	r2, [pc, #20]	; (40334c <SystemCoreClockUpdate+0x158>)
  403336:	6013      	str	r3, [r2, #0]
}
  403338:	bf00      	nop
  40333a:	46bd      	mov	sp, r7
  40333c:	f85d 7b04 	ldr.w	r7, [sp], #4
  403340:	4770      	bx	lr
  403342:	bf00      	nop
  403344:	400e0600 	.word	0x400e0600
  403348:	400e1810 	.word	0x400e1810
  40334c:	20400020 	.word	0x20400020
  403350:	00b71b00 	.word	0x00b71b00
  403354:	003d0900 	.word	0x003d0900
  403358:	aaaaaaab 	.word	0xaaaaaaab

0040335c <system_init_flash>:
/**
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  40335c:	b480      	push	{r7}
  40335e:	b083      	sub	sp, #12
  403360:	af00      	add	r7, sp, #0
  403362:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  403364:	687b      	ldr	r3, [r7, #4]
  403366:	4a1d      	ldr	r2, [pc, #116]	; (4033dc <system_init_flash+0x80>)
  403368:	4293      	cmp	r3, r2
  40336a:	d804      	bhi.n	403376 <system_init_flash+0x1a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  40336c:	4b1c      	ldr	r3, [pc, #112]	; (4033e0 <system_init_flash+0x84>)
  40336e:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  403372:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  403374:	e02b      	b.n	4033ce <system_init_flash+0x72>
    if (ul_clk < CHIP_FREQ_FWS_1)
  403376:	687b      	ldr	r3, [r7, #4]
  403378:	4a1a      	ldr	r2, [pc, #104]	; (4033e4 <system_init_flash+0x88>)
  40337a:	4293      	cmp	r3, r2
  40337c:	d803      	bhi.n	403386 <system_init_flash+0x2a>
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  40337e:	4b18      	ldr	r3, [pc, #96]	; (4033e0 <system_init_flash+0x84>)
  403380:	4a19      	ldr	r2, [pc, #100]	; (4033e8 <system_init_flash+0x8c>)
  403382:	601a      	str	r2, [r3, #0]
}
  403384:	e023      	b.n	4033ce <system_init_flash+0x72>
      if (ul_clk < CHIP_FREQ_FWS_2)
  403386:	687b      	ldr	r3, [r7, #4]
  403388:	4a18      	ldr	r2, [pc, #96]	; (4033ec <system_init_flash+0x90>)
  40338a:	4293      	cmp	r3, r2
  40338c:	d803      	bhi.n	403396 <system_init_flash+0x3a>
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  40338e:	4b14      	ldr	r3, [pc, #80]	; (4033e0 <system_init_flash+0x84>)
  403390:	4a17      	ldr	r2, [pc, #92]	; (4033f0 <system_init_flash+0x94>)
  403392:	601a      	str	r2, [r3, #0]
}
  403394:	e01b      	b.n	4033ce <system_init_flash+0x72>
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  403396:	687b      	ldr	r3, [r7, #4]
  403398:	4a16      	ldr	r2, [pc, #88]	; (4033f4 <system_init_flash+0x98>)
  40339a:	4293      	cmp	r3, r2
  40339c:	d803      	bhi.n	4033a6 <system_init_flash+0x4a>
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  40339e:	4b10      	ldr	r3, [pc, #64]	; (4033e0 <system_init_flash+0x84>)
  4033a0:	4a15      	ldr	r2, [pc, #84]	; (4033f8 <system_init_flash+0x9c>)
  4033a2:	601a      	str	r2, [r3, #0]
}
  4033a4:	e013      	b.n	4033ce <system_init_flash+0x72>
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  4033a6:	687b      	ldr	r3, [r7, #4]
  4033a8:	4a14      	ldr	r2, [pc, #80]	; (4033fc <system_init_flash+0xa0>)
  4033aa:	4293      	cmp	r3, r2
  4033ac:	d804      	bhi.n	4033b8 <system_init_flash+0x5c>
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4033ae:	4b0c      	ldr	r3, [pc, #48]	; (4033e0 <system_init_flash+0x84>)
  4033b0:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  4033b4:	601a      	str	r2, [r3, #0]
}
  4033b6:	e00a      	b.n	4033ce <system_init_flash+0x72>
            if ( ul_clk < CHIP_FREQ_FWS_5 )
  4033b8:	687b      	ldr	r3, [r7, #4]
  4033ba:	4a11      	ldr	r2, [pc, #68]	; (403400 <system_init_flash+0xa4>)
  4033bc:	4293      	cmp	r3, r2
  4033be:	d803      	bhi.n	4033c8 <system_init_flash+0x6c>
              EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4033c0:	4b07      	ldr	r3, [pc, #28]	; (4033e0 <system_init_flash+0x84>)
  4033c2:	4a10      	ldr	r2, [pc, #64]	; (403404 <system_init_flash+0xa8>)
  4033c4:	601a      	str	r2, [r3, #0]
}
  4033c6:	e002      	b.n	4033ce <system_init_flash+0x72>
              EFC->EEFC_FMR = EEFC_FMR_FWS(6)|EEFC_FMR_CLOE;
  4033c8:	4b05      	ldr	r3, [pc, #20]	; (4033e0 <system_init_flash+0x84>)
  4033ca:	4a0f      	ldr	r2, [pc, #60]	; (403408 <system_init_flash+0xac>)
  4033cc:	601a      	str	r2, [r3, #0]
}
  4033ce:	bf00      	nop
  4033d0:	370c      	adds	r7, #12
  4033d2:	46bd      	mov	sp, r7
  4033d4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4033d8:	4770      	bx	lr
  4033da:	bf00      	nop
  4033dc:	015ef3bf 	.word	0x015ef3bf
  4033e0:	400e0c00 	.word	0x400e0c00
  4033e4:	02bde77f 	.word	0x02bde77f
  4033e8:	04000100 	.word	0x04000100
  4033ec:	041cdb3f 	.word	0x041cdb3f
  4033f0:	04000200 	.word	0x04000200
  4033f4:	057bceff 	.word	0x057bceff
  4033f8:	04000300 	.word	0x04000300
  4033fc:	06dac2bf 	.word	0x06dac2bf
  403400:	0839b67f 	.word	0x0839b67f
  403404:	04000500 	.word	0x04000500
  403408:	04000600 	.word	0x04000600

0040340c <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  40340c:	b480      	push	{r7}
  40340e:	b085      	sub	sp, #20
  403410:	af00      	add	r7, sp, #0
  403412:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  403414:	4b10      	ldr	r3, [pc, #64]	; (403458 <_sbrk+0x4c>)
  403416:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  403418:	4b10      	ldr	r3, [pc, #64]	; (40345c <_sbrk+0x50>)
  40341a:	681b      	ldr	r3, [r3, #0]
  40341c:	2b00      	cmp	r3, #0
  40341e:	d102      	bne.n	403426 <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  403420:	4b0e      	ldr	r3, [pc, #56]	; (40345c <_sbrk+0x50>)
  403422:	4a0f      	ldr	r2, [pc, #60]	; (403460 <_sbrk+0x54>)
  403424:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  403426:	4b0d      	ldr	r3, [pc, #52]	; (40345c <_sbrk+0x50>)
  403428:	681b      	ldr	r3, [r3, #0]
  40342a:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  40342c:	68ba      	ldr	r2, [r7, #8]
  40342e:	687b      	ldr	r3, [r7, #4]
  403430:	441a      	add	r2, r3
  403432:	68fb      	ldr	r3, [r7, #12]
  403434:	429a      	cmp	r2, r3
  403436:	dd02      	ble.n	40343e <_sbrk+0x32>
		return (caddr_t) -1;	
  403438:	f04f 33ff 	mov.w	r3, #4294967295
  40343c:	e006      	b.n	40344c <_sbrk+0x40>
	}

	heap += incr;
  40343e:	4b07      	ldr	r3, [pc, #28]	; (40345c <_sbrk+0x50>)
  403440:	681a      	ldr	r2, [r3, #0]
  403442:	687b      	ldr	r3, [r7, #4]
  403444:	4413      	add	r3, r2
  403446:	4a05      	ldr	r2, [pc, #20]	; (40345c <_sbrk+0x50>)
  403448:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
  40344a:	68bb      	ldr	r3, [r7, #8]
}
  40344c:	4618      	mov	r0, r3
  40344e:	3714      	adds	r7, #20
  403450:	46bd      	mov	sp, r7
  403452:	f85d 7b04 	ldr.w	r7, [sp], #4
  403456:	4770      	bx	lr
  403458:	2045fffc 	.word	0x2045fffc
  40345c:	20400c70 	.word	0x20400c70
  403460:	20402ed8 	.word	0x20402ed8

00403464 <NVIC_EnableIRQ>:
{
  403464:	b480      	push	{r7}
  403466:	b083      	sub	sp, #12
  403468:	af00      	add	r7, sp, #0
  40346a:	4603      	mov	r3, r0
  40346c:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  40346e:	4909      	ldr	r1, [pc, #36]	; (403494 <NVIC_EnableIRQ+0x30>)
  403470:	f997 3007 	ldrsb.w	r3, [r7, #7]
  403474:	095b      	lsrs	r3, r3, #5
  403476:	79fa      	ldrb	r2, [r7, #7]
  403478:	f002 021f 	and.w	r2, r2, #31
  40347c:	2001      	movs	r0, #1
  40347e:	fa00 f202 	lsl.w	r2, r0, r2
  403482:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  403486:	bf00      	nop
  403488:	370c      	adds	r7, #12
  40348a:	46bd      	mov	sp, r7
  40348c:	f85d 7b04 	ldr.w	r7, [sp], #4
  403490:	4770      	bx	lr
  403492:	bf00      	nop
  403494:	e000e100 	.word	0xe000e100

00403498 <NVIC_DisableIRQ>:
{
  403498:	b480      	push	{r7}
  40349a:	b083      	sub	sp, #12
  40349c:	af00      	add	r7, sp, #0
  40349e:	4603      	mov	r3, r0
  4034a0:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  4034a2:	4909      	ldr	r1, [pc, #36]	; (4034c8 <NVIC_DisableIRQ+0x30>)
  4034a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4034a8:	095b      	lsrs	r3, r3, #5
  4034aa:	79fa      	ldrb	r2, [r7, #7]
  4034ac:	f002 021f 	and.w	r2, r2, #31
  4034b0:	2001      	movs	r0, #1
  4034b2:	fa00 f202 	lsl.w	r2, r0, r2
  4034b6:	3320      	adds	r3, #32
  4034b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  4034bc:	bf00      	nop
  4034be:	370c      	adds	r7, #12
  4034c0:	46bd      	mov	sp, r7
  4034c2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4034c6:	4770      	bx	lr
  4034c8:	e000e100 	.word	0xe000e100

004034cc <NVIC_ClearPendingIRQ>:
{
  4034cc:	b480      	push	{r7}
  4034ce:	b083      	sub	sp, #12
  4034d0:	af00      	add	r7, sp, #0
  4034d2:	4603      	mov	r3, r0
  4034d4:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  4034d6:	4909      	ldr	r1, [pc, #36]	; (4034fc <NVIC_ClearPendingIRQ+0x30>)
  4034d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4034dc:	095b      	lsrs	r3, r3, #5
  4034de:	79fa      	ldrb	r2, [r7, #7]
  4034e0:	f002 021f 	and.w	r2, r2, #31
  4034e4:	2001      	movs	r0, #1
  4034e6:	fa00 f202 	lsl.w	r2, r0, r2
  4034ea:	3360      	adds	r3, #96	; 0x60
  4034ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  4034f0:	bf00      	nop
  4034f2:	370c      	adds	r7, #12
  4034f4:	46bd      	mov	sp, r7
  4034f6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4034fa:	4770      	bx	lr
  4034fc:	e000e100 	.word	0xe000e100

00403500 <NVIC_SetPriority>:
{
  403500:	b480      	push	{r7}
  403502:	b083      	sub	sp, #12
  403504:	af00      	add	r7, sp, #0
  403506:	4603      	mov	r3, r0
  403508:	6039      	str	r1, [r7, #0]
  40350a:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  40350c:	f997 3007 	ldrsb.w	r3, [r7, #7]
  403510:	2b00      	cmp	r3, #0
  403512:	da0b      	bge.n	40352c <NVIC_SetPriority+0x2c>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  403514:	490d      	ldr	r1, [pc, #52]	; (40354c <NVIC_SetPriority+0x4c>)
  403516:	79fb      	ldrb	r3, [r7, #7]
  403518:	f003 030f 	and.w	r3, r3, #15
  40351c:	3b04      	subs	r3, #4
  40351e:	683a      	ldr	r2, [r7, #0]
  403520:	b2d2      	uxtb	r2, r2
  403522:	0152      	lsls	r2, r2, #5
  403524:	b2d2      	uxtb	r2, r2
  403526:	440b      	add	r3, r1
  403528:	761a      	strb	r2, [r3, #24]
}
  40352a:	e009      	b.n	403540 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  40352c:	4908      	ldr	r1, [pc, #32]	; (403550 <NVIC_SetPriority+0x50>)
  40352e:	f997 3007 	ldrsb.w	r3, [r7, #7]
  403532:	683a      	ldr	r2, [r7, #0]
  403534:	b2d2      	uxtb	r2, r2
  403536:	0152      	lsls	r2, r2, #5
  403538:	b2d2      	uxtb	r2, r2
  40353a:	440b      	add	r3, r1
  40353c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  403540:	bf00      	nop
  403542:	370c      	adds	r7, #12
  403544:	46bd      	mov	sp, r7
  403546:	f85d 7b04 	ldr.w	r7, [sp], #4
  40354a:	4770      	bx	lr
  40354c:	e000ed00 	.word	0xe000ed00
  403550:	e000e100 	.word	0xe000e100

00403554 <osc_get_rate>:
{
  403554:	b480      	push	{r7}
  403556:	b083      	sub	sp, #12
  403558:	af00      	add	r7, sp, #0
  40355a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40355c:	687b      	ldr	r3, [r7, #4]
  40355e:	2b07      	cmp	r3, #7
  403560:	d825      	bhi.n	4035ae <osc_get_rate+0x5a>
  403562:	a201      	add	r2, pc, #4	; (adr r2, 403568 <osc_get_rate+0x14>)
  403564:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  403568:	00403589 	.word	0x00403589
  40356c:	0040358f 	.word	0x0040358f
  403570:	00403595 	.word	0x00403595
  403574:	0040359b 	.word	0x0040359b
  403578:	0040359f 	.word	0x0040359f
  40357c:	004035a3 	.word	0x004035a3
  403580:	004035a7 	.word	0x004035a7
  403584:	004035ab 	.word	0x004035ab
		return OSC_SLCK_32K_RC_HZ;
  403588:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  40358c:	e010      	b.n	4035b0 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  40358e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  403592:	e00d      	b.n	4035b0 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  403594:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  403598:	e00a      	b.n	4035b0 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  40359a:	4b08      	ldr	r3, [pc, #32]	; (4035bc <osc_get_rate+0x68>)
  40359c:	e008      	b.n	4035b0 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  40359e:	4b08      	ldr	r3, [pc, #32]	; (4035c0 <osc_get_rate+0x6c>)
  4035a0:	e006      	b.n	4035b0 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  4035a2:	4b08      	ldr	r3, [pc, #32]	; (4035c4 <osc_get_rate+0x70>)
  4035a4:	e004      	b.n	4035b0 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  4035a6:	4b07      	ldr	r3, [pc, #28]	; (4035c4 <osc_get_rate+0x70>)
  4035a8:	e002      	b.n	4035b0 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  4035aa:	4b06      	ldr	r3, [pc, #24]	; (4035c4 <osc_get_rate+0x70>)
  4035ac:	e000      	b.n	4035b0 <osc_get_rate+0x5c>
	return 0;
  4035ae:	2300      	movs	r3, #0
}
  4035b0:	4618      	mov	r0, r3
  4035b2:	370c      	adds	r7, #12
  4035b4:	46bd      	mov	sp, r7
  4035b6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4035ba:	4770      	bx	lr
  4035bc:	003d0900 	.word	0x003d0900
  4035c0:	007a1200 	.word	0x007a1200
  4035c4:	00b71b00 	.word	0x00b71b00

004035c8 <sysclk_get_main_hz>:
{
  4035c8:	b580      	push	{r7, lr}
  4035ca:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  4035cc:	2006      	movs	r0, #6
  4035ce:	4b05      	ldr	r3, [pc, #20]	; (4035e4 <sysclk_get_main_hz+0x1c>)
  4035d0:	4798      	blx	r3
  4035d2:	4602      	mov	r2, r0
  4035d4:	4613      	mov	r3, r2
  4035d6:	009b      	lsls	r3, r3, #2
  4035d8:	4413      	add	r3, r2
  4035da:	009a      	lsls	r2, r3, #2
  4035dc:	4413      	add	r3, r2
}
  4035de:	4618      	mov	r0, r3
  4035e0:	bd80      	pop	{r7, pc}
  4035e2:	bf00      	nop
  4035e4:	00403555 	.word	0x00403555

004035e8 <sysclk_get_cpu_hz>:
{
  4035e8:	b580      	push	{r7, lr}
  4035ea:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  4035ec:	4b02      	ldr	r3, [pc, #8]	; (4035f8 <sysclk_get_cpu_hz+0x10>)
  4035ee:	4798      	blx	r3
  4035f0:	4603      	mov	r3, r0
}
  4035f2:	4618      	mov	r0, r3
  4035f4:	bd80      	pop	{r7, pc}
  4035f6:	bf00      	nop
  4035f8:	004035c9 	.word	0x004035c9

004035fc <TC1_Handler>:
/************************************************************************/

/**
*  Interrupt handler for TC1 interrupt.
*/
void TC1_Handler(void) {
  4035fc:	b580      	push	{r7, lr}
  4035fe:	b082      	sub	sp, #8
  403600:	af00      	add	r7, sp, #0
	/**
	* Devemos indicar ao TC que a interrupo foi satisfeita.
	* Isso  realizado pela leitura do status do perifrico
	**/
	volatile uint32_t status = tc_get_status(TC0, 1);
  403602:	2101      	movs	r1, #1
  403604:	4806      	ldr	r0, [pc, #24]	; (403620 <TC1_Handler+0x24>)
  403606:	4b07      	ldr	r3, [pc, #28]	; (403624 <TC1_Handler+0x28>)
  403608:	4798      	blx	r3
  40360a:	4603      	mov	r3, r0
  40360c:	607b      	str	r3, [r7, #4]

	/** Muda o estado do LED (pisca) **/
	pin_toggle(LED_PIO, LED_PIO_IDX_MASK);  
  40360e:	f44f 7180 	mov.w	r1, #256	; 0x100
  403612:	4805      	ldr	r0, [pc, #20]	; (403628 <TC1_Handler+0x2c>)
  403614:	4b05      	ldr	r3, [pc, #20]	; (40362c <TC1_Handler+0x30>)
  403616:	4798      	blx	r3
}
  403618:	bf00      	nop
  40361a:	3708      	adds	r7, #8
  40361c:	46bd      	mov	sp, r7
  40361e:	bd80      	pop	{r7, pc}
  403620:	4000c000 	.word	0x4000c000
  403624:	00400bf7 	.word	0x00400bf7
  403628:	400e1200 	.word	0x400e1200
  40362c:	004037dd 	.word	0x004037dd

00403630 <TC2_Handler>:

void TC2_Handler(void) {
  403630:	b580      	push	{r7, lr}
  403632:	b082      	sub	sp, #8
  403634:	af00      	add	r7, sp, #0
	/**
	* Devemos indicar ao TC que a interrupo foi satisfeita.
	* Isso  realizado pela leitura do status do perifrico
	**/
	volatile uint32_t status = tc_get_status(TC0, 2);
  403636:	2102      	movs	r1, #2
  403638:	4806      	ldr	r0, [pc, #24]	; (403654 <TC2_Handler+0x24>)
  40363a:	4b07      	ldr	r3, [pc, #28]	; (403658 <TC2_Handler+0x28>)
  40363c:	4798      	blx	r3
  40363e:	4603      	mov	r3, r0
  403640:	607b      	str	r3, [r7, #4]

	/** Muda o estado do LED (pisca) **/
	pin_toggle(LED_ONE, LED_ONE_IDX_MASK);  
  403642:	2101      	movs	r1, #1
  403644:	4805      	ldr	r0, [pc, #20]	; (40365c <TC2_Handler+0x2c>)
  403646:	4b06      	ldr	r3, [pc, #24]	; (403660 <TC2_Handler+0x30>)
  403648:	4798      	blx	r3
}
  40364a:	bf00      	nop
  40364c:	3708      	adds	r7, #8
  40364e:	46bd      	mov	sp, r7
  403650:	bd80      	pop	{r7, pc}
  403652:	bf00      	nop
  403654:	4000c000 	.word	0x4000c000
  403658:	00400bf7 	.word	0x00400bf7
  40365c:	400e0e00 	.word	0x400e0e00
  403660:	004037dd 	.word	0x004037dd

00403664 <TC3_Handler>:

void TC3_Handler(void) {
  403664:	b580      	push	{r7, lr}
  403666:	b082      	sub	sp, #8
  403668:	af00      	add	r7, sp, #0

	volatile uint32_t status = tc_get_status(TC1, 0);
  40366a:	2100      	movs	r1, #0
  40366c:	4807      	ldr	r0, [pc, #28]	; (40368c <TC3_Handler+0x28>)
  40366e:	4b08      	ldr	r3, [pc, #32]	; (403690 <TC3_Handler+0x2c>)
  403670:	4798      	blx	r3
  403672:	4603      	mov	r3, r0
  403674:	607b      	str	r3, [r7, #4]
	counter++;
  403676:	4b07      	ldr	r3, [pc, #28]	; (403694 <TC3_Handler+0x30>)
  403678:	781b      	ldrb	r3, [r3, #0]
  40367a:	b2db      	uxtb	r3, r3
  40367c:	3301      	adds	r3, #1
  40367e:	b2da      	uxtb	r2, r3
  403680:	4b04      	ldr	r3, [pc, #16]	; (403694 <TC3_Handler+0x30>)
  403682:	701a      	strb	r2, [r3, #0]
	
}
  403684:	bf00      	nop
  403686:	3708      	adds	r7, #8
  403688:	46bd      	mov	sp, r7
  40368a:	bd80      	pop	{r7, pc}
  40368c:	40010000 	.word	0x40010000
  403690:	00400bf7 	.word	0x00400bf7
  403694:	20400c76 	.word	0x20400c76

00403698 <TC4_Handler>:

void TC4_Handler(void) {
  403698:	b580      	push	{r7, lr}
  40369a:	b082      	sub	sp, #8
  40369c:	af00      	add	r7, sp, #0
	/**
	* Devemos indicar ao TC que a interrupo foi satisfeita.
	* Isso  realizado pela leitura do status do perifrico
	**/
	volatile uint32_t status = tc_get_status(TC1, 1);
  40369e:	2101      	movs	r1, #1
  4036a0:	4806      	ldr	r0, [pc, #24]	; (4036bc <TC4_Handler+0x24>)
  4036a2:	4b07      	ldr	r3, [pc, #28]	; (4036c0 <TC4_Handler+0x28>)
  4036a4:	4798      	blx	r3
  4036a6:	4603      	mov	r3, r0
  4036a8:	607b      	str	r3, [r7, #4]

	/** Muda o estado do LED (pisca) **/
	pin_toggle(LED_THREE, LED_THREE_IDX_MASK);  
  4036aa:	2104      	movs	r1, #4
  4036ac:	4805      	ldr	r0, [pc, #20]	; (4036c4 <TC4_Handler+0x2c>)
  4036ae:	4b06      	ldr	r3, [pc, #24]	; (4036c8 <TC4_Handler+0x30>)
  4036b0:	4798      	blx	r3
}
  4036b2:	bf00      	nop
  4036b4:	3708      	adds	r7, #8
  4036b6:	46bd      	mov	sp, r7
  4036b8:	bd80      	pop	{r7, pc}
  4036ba:	bf00      	nop
  4036bc:	40010000 	.word	0x40010000
  4036c0:	00400bf7 	.word	0x00400bf7
  4036c4:	400e1000 	.word	0x400e1000
  4036c8:	004037dd 	.word	0x004037dd

004036cc <RTT_Handler>:

void RTT_Handler(void) {
  4036cc:	b580      	push	{r7, lr}
  4036ce:	b082      	sub	sp, #8
  4036d0:	af00      	add	r7, sp, #0
	uint32_t ul_status;

	/* Get RTT status - ACK */
	ul_status = rtt_get_status(RTT);
  4036d2:	480f      	ldr	r0, [pc, #60]	; (403710 <RTT_Handler+0x44>)
  4036d4:	4b0f      	ldr	r3, [pc, #60]	; (403714 <RTT_Handler+0x48>)
  4036d6:	4798      	blx	r3
  4036d8:	6078      	str	r0, [r7, #4]

	/* IRQ due to Alarm */
	if ((ul_status & RTT_SR_ALMS) == RTT_SR_ALMS) {
  4036da:	687b      	ldr	r3, [r7, #4]
  4036dc:	f003 0301 	and.w	r3, r3, #1
  4036e0:	2b00      	cmp	r3, #0
  4036e2:	d006      	beq.n	4036f2 <RTT_Handler+0x26>
		RTT_init(0, 4, RTT_MR_RTTINCIEN);
  4036e4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
  4036e8:	2104      	movs	r1, #4
  4036ea:	f04f 0000 	mov.w	r0, #0
  4036ee:	4b0a      	ldr	r3, [pc, #40]	; (403718 <RTT_Handler+0x4c>)
  4036f0:	4798      	blx	r3
	}
	
	/* IRQ due to Time has changed */
	if ((ul_status & RTT_SR_RTTINC) == RTT_SR_RTTINC) {
  4036f2:	687b      	ldr	r3, [r7, #4]
  4036f4:	f003 0302 	and.w	r3, r3, #2
  4036f8:	2b00      	cmp	r3, #0
  4036fa:	d004      	beq.n	403706 <RTT_Handler+0x3a>
		pin_toggle(LED_TWO, LED_TWO_IDX_MASK);    // BLINK Led
  4036fc:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  403700:	4806      	ldr	r0, [pc, #24]	; (40371c <RTT_Handler+0x50>)
  403702:	4b07      	ldr	r3, [pc, #28]	; (403720 <RTT_Handler+0x54>)
  403704:	4798      	blx	r3
	}

}
  403706:	bf00      	nop
  403708:	3708      	adds	r7, #8
  40370a:	46bd      	mov	sp, r7
  40370c:	bd80      	pop	{r7, pc}
  40370e:	bf00      	nop
  403710:	400e1830 	.word	0x400e1830
  403714:	00400757 	.word	0x00400757
  403718:	00403951 	.word	0x00403951
  40371c:	400e1200 	.word	0x400e1200
  403720:	004037dd 	.word	0x004037dd

00403724 <RTC_Handler>:

void RTC_Handler(void) {
  403724:	b580      	push	{r7, lr}
  403726:	b082      	sub	sp, #8
  403728:	af00      	add	r7, sp, #0
	uint32_t ul_status = rtc_get_status(RTC);
  40372a:	4814      	ldr	r0, [pc, #80]	; (40377c <RTC_Handler+0x58>)
  40372c:	4b14      	ldr	r3, [pc, #80]	; (403780 <RTC_Handler+0x5c>)
  40372e:	4798      	blx	r3
  403730:	6078      	str	r0, [r7, #4]
	
	/* second tick */
	if ((ul_status & RTC_SR_SEC) == RTC_SR_SEC) {
  403732:	687b      	ldr	r3, [r7, #4]
  403734:	f003 0304 	and.w	r3, r3, #4
  403738:	2b00      	cmp	r3, #0
  40373a:	d002      	beq.n	403742 <RTC_Handler+0x1e>
		// o cdigo para irq de segundo vem aqui
		flag_rtc_second = 1;
  40373c:	4b11      	ldr	r3, [pc, #68]	; (403784 <RTC_Handler+0x60>)
  40373e:	2201      	movs	r2, #1
  403740:	701a      	strb	r2, [r3, #0]
	
	/* Time or date alarm */
	if ((ul_status & RTC_SR_ALARM) == RTC_SR_ALARM) {
	}

	rtc_clear_status(RTC, RTC_SCCR_SECCLR);
  403742:	2104      	movs	r1, #4
  403744:	480d      	ldr	r0, [pc, #52]	; (40377c <RTC_Handler+0x58>)
  403746:	4b10      	ldr	r3, [pc, #64]	; (403788 <RTC_Handler+0x64>)
  403748:	4798      	blx	r3
	rtc_clear_status(RTC, RTC_SCCR_ALRCLR);
  40374a:	2102      	movs	r1, #2
  40374c:	480b      	ldr	r0, [pc, #44]	; (40377c <RTC_Handler+0x58>)
  40374e:	4b0e      	ldr	r3, [pc, #56]	; (403788 <RTC_Handler+0x64>)
  403750:	4798      	blx	r3
	rtc_clear_status(RTC, RTC_SCCR_ACKCLR);
  403752:	2101      	movs	r1, #1
  403754:	4809      	ldr	r0, [pc, #36]	; (40377c <RTC_Handler+0x58>)
  403756:	4b0c      	ldr	r3, [pc, #48]	; (403788 <RTC_Handler+0x64>)
  403758:	4798      	blx	r3
	rtc_clear_status(RTC, RTC_SCCR_TIMCLR);
  40375a:	2108      	movs	r1, #8
  40375c:	4807      	ldr	r0, [pc, #28]	; (40377c <RTC_Handler+0x58>)
  40375e:	4b0a      	ldr	r3, [pc, #40]	; (403788 <RTC_Handler+0x64>)
  403760:	4798      	blx	r3
	rtc_clear_status(RTC, RTC_SCCR_CALCLR);
  403762:	2110      	movs	r1, #16
  403764:	4805      	ldr	r0, [pc, #20]	; (40377c <RTC_Handler+0x58>)
  403766:	4b08      	ldr	r3, [pc, #32]	; (403788 <RTC_Handler+0x64>)
  403768:	4798      	blx	r3
	rtc_clear_status(RTC, RTC_SCCR_TDERRCLR);
  40376a:	2120      	movs	r1, #32
  40376c:	4803      	ldr	r0, [pc, #12]	; (40377c <RTC_Handler+0x58>)
  40376e:	4b06      	ldr	r3, [pc, #24]	; (403788 <RTC_Handler+0x64>)
  403770:	4798      	blx	r3
}
  403772:	bf00      	nop
  403774:	3708      	adds	r7, #8
  403776:	46bd      	mov	sp, r7
  403778:	bd80      	pop	{r7, pc}
  40377a:	bf00      	nop
  40377c:	400e1860 	.word	0x400e1860
  403780:	004005f5 	.word	0x004005f5
  403784:	20400c75 	.word	0x20400c75
  403788:	0040060d 	.word	0x0040060d

0040378c <but_one_callback>:

void but_one_callback(void){
  40378c:	b480      	push	{r7}
  40378e:	af00      	add	r7, sp, #0
	but_flag = 1;
  403790:	4b03      	ldr	r3, [pc, #12]	; (4037a0 <but_one_callback+0x14>)
  403792:	2201      	movs	r2, #1
  403794:	701a      	strb	r2, [r3, #0]
}
  403796:	bf00      	nop
  403798:	46bd      	mov	sp, r7
  40379a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40379e:	4770      	bx	lr
  4037a0:	20400c74 	.word	0x20400c74

004037a4 <LED_init>:
/************************************************************************/

/**
* @Brief Inicializa o pino do LED
*/
void LED_init(int estado, Pio *pio, int id, uint32_t mask) {
  4037a4:	b590      	push	{r4, r7, lr}
  4037a6:	b087      	sub	sp, #28
  4037a8:	af02      	add	r7, sp, #8
  4037aa:	60f8      	str	r0, [r7, #12]
  4037ac:	60b9      	str	r1, [r7, #8]
  4037ae:	607a      	str	r2, [r7, #4]
  4037b0:	603b      	str	r3, [r7, #0]
	pmc_enable_periph_clk(id);
  4037b2:	687b      	ldr	r3, [r7, #4]
  4037b4:	4618      	mov	r0, r3
  4037b6:	4b07      	ldr	r3, [pc, #28]	; (4037d4 <LED_init+0x30>)
  4037b8:	4798      	blx	r3
	pio_set_output(pio, mask, estado, 0, 0);
  4037ba:	68fa      	ldr	r2, [r7, #12]
  4037bc:	2300      	movs	r3, #0
  4037be:	9300      	str	r3, [sp, #0]
  4037c0:	2300      	movs	r3, #0
  4037c2:	6839      	ldr	r1, [r7, #0]
  4037c4:	68b8      	ldr	r0, [r7, #8]
  4037c6:	4c04      	ldr	r4, [pc, #16]	; (4037d8 <LED_init+0x34>)
  4037c8:	47a0      	blx	r4
};
  4037ca:	bf00      	nop
  4037cc:	3714      	adds	r7, #20
  4037ce:	46bd      	mov	sp, r7
  4037d0:	bd90      	pop	{r4, r7, pc}
  4037d2:	bf00      	nop
  4037d4:	00402be9 	.word	0x00402be9
  4037d8:	0040252d 	.word	0x0040252d

004037dc <pin_toggle>:

/**
* @Brief Inverte o valor do pino 0->1/ 1->0
*/
void pin_toggle(Pio *pio, uint32_t mask) {
  4037dc:	b580      	push	{r7, lr}
  4037de:	b082      	sub	sp, #8
  4037e0:	af00      	add	r7, sp, #0
  4037e2:	6078      	str	r0, [r7, #4]
  4037e4:	6039      	str	r1, [r7, #0]
	if(pio_get_output_data_status(pio, mask))
  4037e6:	6839      	ldr	r1, [r7, #0]
  4037e8:	6878      	ldr	r0, [r7, #4]
  4037ea:	4b09      	ldr	r3, [pc, #36]	; (403810 <pin_toggle+0x34>)
  4037ec:	4798      	blx	r3
  4037ee:	4603      	mov	r3, r0
  4037f0:	2b00      	cmp	r3, #0
  4037f2:	d004      	beq.n	4037fe <pin_toggle+0x22>
	pio_clear(pio, mask);
  4037f4:	6839      	ldr	r1, [r7, #0]
  4037f6:	6878      	ldr	r0, [r7, #4]
  4037f8:	4b06      	ldr	r3, [pc, #24]	; (403814 <pin_toggle+0x38>)
  4037fa:	4798      	blx	r3
	else
	pio_set(pio,mask);
}
  4037fc:	e003      	b.n	403806 <pin_toggle+0x2a>
	pio_set(pio,mask);
  4037fe:	6839      	ldr	r1, [r7, #0]
  403800:	6878      	ldr	r0, [r7, #4]
  403802:	4b05      	ldr	r3, [pc, #20]	; (403818 <pin_toggle+0x3c>)
  403804:	4798      	blx	r3
}
  403806:	bf00      	nop
  403808:	3708      	adds	r7, #8
  40380a:	46bd      	mov	sp, r7
  40380c:	bd80      	pop	{r7, pc}
  40380e:	bf00      	nop
  403810:	0040265d 	.word	0x0040265d
  403814:	00402381 	.word	0x00402381
  403818:	00402365 	.word	0x00402365

0040381c <init>:

// Funo de inicializao do uC
void init(void){
  40381c:	b590      	push	{r4, r7, lr}
  40381e:	b083      	sub	sp, #12
  403820:	af02      	add	r7, sp, #8
	// Initialize the board clock
	sysclk_init();
  403822:	4b19      	ldr	r3, [pc, #100]	; (403888 <init+0x6c>)
  403824:	4798      	blx	r3

	// Desativa WatchDog Timer
	WDT->WDT_MR = WDT_MR_WDDIS;	
  403826:	4b19      	ldr	r3, [pc, #100]	; (40388c <init+0x70>)
  403828:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40382c:	605a      	str	r2, [r3, #4]
	
	// Inicializa dos botoes do display;
	pmc_enable_periph_clk(BUT_ONE_ID);
  40382e:	2010      	movs	r0, #16
  403830:	4b17      	ldr	r3, [pc, #92]	; (403890 <init+0x74>)
  403832:	4798      	blx	r3
	
	pio_configure(BUT_ONE, PIO_INPUT, BUT_ONE_IDX_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  403834:	2309      	movs	r3, #9
  403836:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40383a:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  40383e:	4815      	ldr	r0, [pc, #84]	; (403894 <init+0x78>)
  403840:	4c15      	ldr	r4, [pc, #84]	; (403898 <init+0x7c>)
  403842:	47a0      	blx	r4
	pio_set_debounce_filter(BUT_ONE, BUT_ONE_IDX_MASK, 60);
  403844:	223c      	movs	r2, #60	; 0x3c
  403846:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40384a:	4812      	ldr	r0, [pc, #72]	; (403894 <init+0x78>)
  40384c:	4b13      	ldr	r3, [pc, #76]	; (40389c <init+0x80>)
  40384e:	4798      	blx	r3
	
	pio_handler_set(BUT_ONE,
  403850:	4b13      	ldr	r3, [pc, #76]	; (4038a0 <init+0x84>)
  403852:	9300      	str	r3, [sp, #0]
  403854:	2370      	movs	r3, #112	; 0x70
  403856:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40385a:	2110      	movs	r1, #16
  40385c:	480d      	ldr	r0, [pc, #52]	; (403894 <init+0x78>)
  40385e:	4c11      	ldr	r4, [pc, #68]	; (4038a4 <init+0x88>)
  403860:	47a0      	blx	r4
	BUT_ONE_ID,
	BUT_ONE_IDX_MASK,
	PIO_IT_RISE_EDGE,
	but_one_callback);
	
	pio_enable_interrupt(BUT_ONE, BUT_ONE_IDX_MASK);
  403862:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  403866:	480b      	ldr	r0, [pc, #44]	; (403894 <init+0x78>)
  403868:	4b0f      	ldr	r3, [pc, #60]	; (4038a8 <init+0x8c>)
  40386a:	4798      	blx	r3
	pio_get_interrupt_status(BUT_ONE);
  40386c:	4809      	ldr	r0, [pc, #36]	; (403894 <init+0x78>)
  40386e:	4b0f      	ldr	r3, [pc, #60]	; (4038ac <init+0x90>)
  403870:	4798      	blx	r3
	
	NVIC_EnableIRQ(BUT_ONE_ID);
  403872:	2010      	movs	r0, #16
  403874:	4b0e      	ldr	r3, [pc, #56]	; (4038b0 <init+0x94>)
  403876:	4798      	blx	r3
	NVIC_SetPriority(BUT_ONE_ID, 4); // Prioridade 4
  403878:	2104      	movs	r1, #4
  40387a:	2010      	movs	r0, #16
  40387c:	4b0d      	ldr	r3, [pc, #52]	; (4038b4 <init+0x98>)
  40387e:	4798      	blx	r3
}
  403880:	bf00      	nop
  403882:	3704      	adds	r7, #4
  403884:	46bd      	mov	sp, r7
  403886:	bd90      	pop	{r4, r7, pc}
  403888:	00401db9 	.word	0x00401db9
  40388c:	400e1850 	.word	0x400e1850
  403890:	00402be9 	.word	0x00402be9
  403894:	400e1400 	.word	0x400e1400
  403898:	00402591 	.word	0x00402591
  40389c:	0040232d 	.word	0x0040232d
  4038a0:	0040378d 	.word	0x0040378d
  4038a4:	0040280d 	.word	0x0040280d
  4038a8:	004026f1 	.word	0x004026f1
  4038ac:	00402729 	.word	0x00402729
  4038b0:	00403465 	.word	0x00403465
  4038b4:	00403501 	.word	0x00403501

004038b8 <TC_init>:

static float get_time_rtt(){
	uint ul_previous_time = rtt_read_timer_value(RTT);
}

void TC_init(Tc * TC, int ID_TC, int TC_CHANNEL, int freq){
  4038b8:	b590      	push	{r4, r7, lr}
  4038ba:	b08b      	sub	sp, #44	; 0x2c
  4038bc:	af02      	add	r7, sp, #8
  4038be:	60f8      	str	r0, [r7, #12]
  4038c0:	60b9      	str	r1, [r7, #8]
  4038c2:	607a      	str	r2, [r7, #4]
  4038c4:	603b      	str	r3, [r7, #0]
	uint32_t ul_div;
	uint32_t ul_tcclks;
	uint32_t ul_sysclk = sysclk_get_cpu_hz();
  4038c6:	4b1b      	ldr	r3, [pc, #108]	; (403934 <TC_init+0x7c>)
  4038c8:	4798      	blx	r3
  4038ca:	61f8      	str	r0, [r7, #28]

	uint32_t channel = 1;
  4038cc:	2301      	movs	r3, #1
  4038ce:	61bb      	str	r3, [r7, #24]
	o uC possui 3 TCs, cada TC possui 3 canais
	TC0 : ID_TC0, ID_TC1, ID_TC2
	TC1 : ID_TC3, ID_TC4, ID_TC5
	TC2 : ID_TC6, ID_TC7, ID_TC8
	*/
	pmc_enable_periph_clk(ID_TC);
  4038d0:	68bb      	ldr	r3, [r7, #8]
  4038d2:	4618      	mov	r0, r3
  4038d4:	4b18      	ldr	r3, [pc, #96]	; (403938 <TC_init+0x80>)
  4038d6:	4798      	blx	r3

	/** Configura o TC para operar em  freq hz e interrupco no RC compare */
	tc_find_mck_divisor(freq, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  4038d8:	6838      	ldr	r0, [r7, #0]
  4038da:	f107 0110 	add.w	r1, r7, #16
  4038de:	f107 0214 	add.w	r2, r7, #20
  4038e2:	69fb      	ldr	r3, [r7, #28]
  4038e4:	9300      	str	r3, [sp, #0]
  4038e6:	460b      	mov	r3, r1
  4038e8:	69f9      	ldr	r1, [r7, #28]
  4038ea:	4c14      	ldr	r4, [pc, #80]	; (40393c <TC_init+0x84>)
  4038ec:	47a0      	blx	r4
	tc_init(TC, TC_CHANNEL, ul_tcclks | TC_CMR_CPCTRG);
  4038ee:	6879      	ldr	r1, [r7, #4]
  4038f0:	693b      	ldr	r3, [r7, #16]
  4038f2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
  4038f6:	461a      	mov	r2, r3
  4038f8:	68f8      	ldr	r0, [r7, #12]
  4038fa:	4b11      	ldr	r3, [pc, #68]	; (403940 <TC_init+0x88>)
  4038fc:	4798      	blx	r3
	tc_write_rc(TC, TC_CHANNEL, (ul_sysclk / ul_div) / freq);
  4038fe:	6879      	ldr	r1, [r7, #4]
  403900:	697b      	ldr	r3, [r7, #20]
  403902:	69fa      	ldr	r2, [r7, #28]
  403904:	fbb2 f2f3 	udiv	r2, r2, r3
  403908:	683b      	ldr	r3, [r7, #0]
  40390a:	fbb2 f3f3 	udiv	r3, r2, r3
  40390e:	461a      	mov	r2, r3
  403910:	68f8      	ldr	r0, [r7, #12]
  403912:	4b0c      	ldr	r3, [pc, #48]	; (403944 <TC_init+0x8c>)
  403914:	4798      	blx	r3

	/* Configura e ativa interrupco no TC canal 0 */
	/* Interrupo no C */
	NVIC_EnableIRQ((IRQn_Type) ID_TC);
  403916:	68bb      	ldr	r3, [r7, #8]
  403918:	b25b      	sxtb	r3, r3
  40391a:	4618      	mov	r0, r3
  40391c:	4b0a      	ldr	r3, [pc, #40]	; (403948 <TC_init+0x90>)
  40391e:	4798      	blx	r3
	tc_enable_interrupt(TC, TC_CHANNEL, TC_IER_CPCS);
  403920:	687b      	ldr	r3, [r7, #4]
  403922:	2210      	movs	r2, #16
  403924:	4619      	mov	r1, r3
  403926:	68f8      	ldr	r0, [r7, #12]
  403928:	4b08      	ldr	r3, [pc, #32]	; (40394c <TC_init+0x94>)
  40392a:	4798      	blx	r3
}
  40392c:	bf00      	nop
  40392e:	3724      	adds	r7, #36	; 0x24
  403930:	46bd      	mov	sp, r7
  403932:	bd90      	pop	{r4, r7, pc}
  403934:	004035e9 	.word	0x004035e9
  403938:	00402be9 	.word	0x00402be9
  40393c:	00400c1b 	.word	0x00400c1b
  403940:	00400b2b 	.word	0x00400b2b
  403944:	00400ba9 	.word	0x00400ba9
  403948:	00403465 	.word	0x00403465
  40394c:	00400bcf 	.word	0x00400bcf

00403950 <RTT_init>:

static void RTT_init(float freqPrescale, uint32_t IrqNPulses, uint32_t rttIRQSource) {
  403950:	b580      	push	{r7, lr}
  403952:	b086      	sub	sp, #24
  403954:	af00      	add	r7, sp, #0
  403956:	60f8      	str	r0, [r7, #12]
  403958:	60b9      	str	r1, [r7, #8]
  40395a:	607a      	str	r2, [r7, #4]

	uint16_t pllPreScale = (int) (((float) 32768) / freqPrescale);
  40395c:	eddf 6a26 	vldr	s13, [pc, #152]	; 4039f8 <RTT_init+0xa8>
  403960:	ed97 7a03 	vldr	s14, [r7, #12]
  403964:	eec6 7a87 	vdiv.f32	s15, s13, s14
  403968:	eefd 7ae7 	vcvt.s32.f32	s15, s15
  40396c:	edc7 7a00 	vstr	s15, [r7]
  403970:	883b      	ldrh	r3, [r7, #0]
  403972:	82fb      	strh	r3, [r7, #22]
	
	rtt_sel_source(RTT, false);
  403974:	2100      	movs	r1, #0
  403976:	4821      	ldr	r0, [pc, #132]	; (4039fc <RTT_init+0xac>)
  403978:	4b21      	ldr	r3, [pc, #132]	; (403a00 <RTT_init+0xb0>)
  40397a:	4798      	blx	r3
	rtt_init(RTT, pllPreScale);
  40397c:	8afb      	ldrh	r3, [r7, #22]
  40397e:	4619      	mov	r1, r3
  403980:	481e      	ldr	r0, [pc, #120]	; (4039fc <RTT_init+0xac>)
  403982:	4b20      	ldr	r3, [pc, #128]	; (403a04 <RTT_init+0xb4>)
  403984:	4798      	blx	r3
	
	if (rttIRQSource & RTT_MR_ALMIEN) {
  403986:	687b      	ldr	r3, [r7, #4]
  403988:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  40398c:	2b00      	cmp	r3, #0
  40398e:	d012      	beq.n	4039b6 <RTT_init+0x66>
		uint32_t ul_previous_time;
		ul_previous_time = rtt_read_timer_value(RTT);
  403990:	481a      	ldr	r0, [pc, #104]	; (4039fc <RTT_init+0xac>)
  403992:	4b1d      	ldr	r3, [pc, #116]	; (403a08 <RTT_init+0xb8>)
  403994:	4798      	blx	r3
  403996:	6138      	str	r0, [r7, #16]
		while (ul_previous_time == rtt_read_timer_value(RTT));
  403998:	bf00      	nop
  40399a:	4818      	ldr	r0, [pc, #96]	; (4039fc <RTT_init+0xac>)
  40399c:	4b1a      	ldr	r3, [pc, #104]	; (403a08 <RTT_init+0xb8>)
  40399e:	4798      	blx	r3
  4039a0:	4602      	mov	r2, r0
  4039a2:	693b      	ldr	r3, [r7, #16]
  4039a4:	429a      	cmp	r2, r3
  4039a6:	d0f8      	beq.n	40399a <RTT_init+0x4a>
		rtt_write_alarm_time(RTT, IrqNPulses+ul_previous_time);
  4039a8:	68ba      	ldr	r2, [r7, #8]
  4039aa:	693b      	ldr	r3, [r7, #16]
  4039ac:	4413      	add	r3, r2
  4039ae:	4619      	mov	r1, r3
  4039b0:	4812      	ldr	r0, [pc, #72]	; (4039fc <RTT_init+0xac>)
  4039b2:	4b16      	ldr	r3, [pc, #88]	; (403a0c <RTT_init+0xbc>)
  4039b4:	4798      	blx	r3
	}

	/* config NVIC */
	NVIC_DisableIRQ(RTT_IRQn);
  4039b6:	2003      	movs	r0, #3
  4039b8:	4b15      	ldr	r3, [pc, #84]	; (403a10 <RTT_init+0xc0>)
  4039ba:	4798      	blx	r3
	NVIC_ClearPendingIRQ(RTT_IRQn);
  4039bc:	2003      	movs	r0, #3
  4039be:	4b15      	ldr	r3, [pc, #84]	; (403a14 <RTT_init+0xc4>)
  4039c0:	4798      	blx	r3
	NVIC_SetPriority(RTT_IRQn, 4);
  4039c2:	2104      	movs	r1, #4
  4039c4:	2003      	movs	r0, #3
  4039c6:	4b14      	ldr	r3, [pc, #80]	; (403a18 <RTT_init+0xc8>)
  4039c8:	4798      	blx	r3
	NVIC_EnableIRQ(RTT_IRQn);
  4039ca:	2003      	movs	r0, #3
  4039cc:	4b13      	ldr	r3, [pc, #76]	; (403a1c <RTT_init+0xcc>)
  4039ce:	4798      	blx	r3

	/* Enable RTT interrupt */
	if (rttIRQSource & (RTT_MR_RTTINCIEN | RTT_MR_ALMIEN))
  4039d0:	687b      	ldr	r3, [r7, #4]
  4039d2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
  4039d6:	2b00      	cmp	r3, #0
  4039d8:	d004      	beq.n	4039e4 <RTT_init+0x94>
	rtt_enable_interrupt(RTT, rttIRQSource);
  4039da:	6879      	ldr	r1, [r7, #4]
  4039dc:	4807      	ldr	r0, [pc, #28]	; (4039fc <RTT_init+0xac>)
  4039de:	4b10      	ldr	r3, [pc, #64]	; (403a20 <RTT_init+0xd0>)
  4039e0:	4798      	blx	r3
	else
	rtt_disable_interrupt(RTT, RTT_MR_RTTINCIEN | RTT_MR_ALMIEN);
	
}
  4039e2:	e004      	b.n	4039ee <RTT_init+0x9e>
	rtt_disable_interrupt(RTT, RTT_MR_RTTINCIEN | RTT_MR_ALMIEN);
  4039e4:	f44f 3140 	mov.w	r1, #196608	; 0x30000
  4039e8:	4804      	ldr	r0, [pc, #16]	; (4039fc <RTT_init+0xac>)
  4039ea:	4b0e      	ldr	r3, [pc, #56]	; (403a24 <RTT_init+0xd4>)
  4039ec:	4798      	blx	r3
}
  4039ee:	bf00      	nop
  4039f0:	3718      	adds	r7, #24
  4039f2:	46bd      	mov	sp, r7
  4039f4:	bd80      	pop	{r7, pc}
  4039f6:	bf00      	nop
  4039f8:	47000000 	.word	0x47000000
  4039fc:	400e1830 	.word	0x400e1830
  403a00:	00400659 	.word	0x00400659
  403a04:	00400629 	.word	0x00400629
  403a08:	00400729 	.word	0x00400729
  403a0c:	00400771 	.word	0x00400771
  403a10:	00403499 	.word	0x00403499
  403a14:	004034cd 	.word	0x004034cd
  403a18:	00403501 	.word	0x00403501
  403a1c:	00403465 	.word	0x00403465
  403a20:	004006b1 	.word	0x004006b1
  403a24:	004006e9 	.word	0x004006e9

00403a28 <RTC_init>:

void RTC_init(Rtc *rtc, uint32_t id_rtc, calendar t, uint32_t irq_type) {
  403a28:	b082      	sub	sp, #8
  403a2a:	b590      	push	{r4, r7, lr}
  403a2c:	b085      	sub	sp, #20
  403a2e:	af02      	add	r7, sp, #8
  403a30:	6078      	str	r0, [r7, #4]
  403a32:	6039      	str	r1, [r7, #0]
  403a34:	f107 0118 	add.w	r1, r7, #24
  403a38:	e881 000c 	stmia.w	r1, {r2, r3}
	/* Configura o PMC */
	pmc_enable_periph_clk(ID_RTC);
  403a3c:	2002      	movs	r0, #2
  403a3e:	4b1a      	ldr	r3, [pc, #104]	; (403aa8 <RTC_init+0x80>)
  403a40:	4798      	blx	r3

	/* Default RTC configuration, 24-hour mode */
	rtc_set_hour_mode(rtc, 0);
  403a42:	2100      	movs	r1, #0
  403a44:	6878      	ldr	r0, [r7, #4]
  403a46:	4b19      	ldr	r3, [pc, #100]	; (403aac <RTC_init+0x84>)
  403a48:	4798      	blx	r3

	/* Configura data e hora manualmente */
	rtc_set_date(rtc, t.year, t.month, t.day, t.week);
  403a4a:	69b9      	ldr	r1, [r7, #24]
  403a4c:	69fa      	ldr	r2, [r7, #28]
  403a4e:	6a38      	ldr	r0, [r7, #32]
  403a50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  403a52:	9300      	str	r3, [sp, #0]
  403a54:	4603      	mov	r3, r0
  403a56:	6878      	ldr	r0, [r7, #4]
  403a58:	4c15      	ldr	r4, [pc, #84]	; (403ab0 <RTC_init+0x88>)
  403a5a:	47a0      	blx	r4
	rtc_set_time(rtc, t.hour, t.minute, t.second);
  403a5c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
  403a5e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
  403a60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  403a62:	6878      	ldr	r0, [r7, #4]
  403a64:	4c13      	ldr	r4, [pc, #76]	; (403ab4 <RTC_init+0x8c>)
  403a66:	47a0      	blx	r4

	/* Configure RTC interrupts */
	NVIC_DisableIRQ(id_rtc);
  403a68:	683b      	ldr	r3, [r7, #0]
  403a6a:	b25b      	sxtb	r3, r3
  403a6c:	4618      	mov	r0, r3
  403a6e:	4b12      	ldr	r3, [pc, #72]	; (403ab8 <RTC_init+0x90>)
  403a70:	4798      	blx	r3
	NVIC_ClearPendingIRQ(id_rtc);
  403a72:	683b      	ldr	r3, [r7, #0]
  403a74:	b25b      	sxtb	r3, r3
  403a76:	4618      	mov	r0, r3
  403a78:	4b10      	ldr	r3, [pc, #64]	; (403abc <RTC_init+0x94>)
  403a7a:	4798      	blx	r3
	NVIC_SetPriority(id_rtc, 4);
  403a7c:	683b      	ldr	r3, [r7, #0]
  403a7e:	b25b      	sxtb	r3, r3
  403a80:	2104      	movs	r1, #4
  403a82:	4618      	mov	r0, r3
  403a84:	4b0e      	ldr	r3, [pc, #56]	; (403ac0 <RTC_init+0x98>)
  403a86:	4798      	blx	r3
	NVIC_EnableIRQ(id_rtc);
  403a88:	683b      	ldr	r3, [r7, #0]
  403a8a:	b25b      	sxtb	r3, r3
  403a8c:	4618      	mov	r0, r3
  403a8e:	4b0d      	ldr	r3, [pc, #52]	; (403ac4 <RTC_init+0x9c>)
  403a90:	4798      	blx	r3

	/* Ativa interrupcao via alarme */
	rtc_enable_interrupt(rtc,  irq_type);
  403a92:	6b79      	ldr	r1, [r7, #52]	; 0x34
  403a94:	6878      	ldr	r0, [r7, #4]
  403a96:	4b0c      	ldr	r3, [pc, #48]	; (403ac8 <RTC_init+0xa0>)
  403a98:	4798      	blx	r3
}
  403a9a:	bf00      	nop
  403a9c:	370c      	adds	r7, #12
  403a9e:	46bd      	mov	sp, r7
  403aa0:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
  403aa4:	b002      	add	sp, #8
  403aa6:	4770      	bx	lr
  403aa8:	00402be9 	.word	0x00402be9
  403aac:	004001ad 	.word	0x004001ad
  403ab0:	004004b5 	.word	0x004004b5
  403ab4:	004002c5 	.word	0x004002c5
  403ab8:	00403499 	.word	0x00403499
  403abc:	004034cd 	.word	0x004034cd
  403ac0:	00403501 	.word	0x00403501
  403ac4:	00403465 	.word	0x00403465
  403ac8:	004001e3 	.word	0x004001e3

00403acc <main>:
/************************************************************************/
/* Main                                                                 */
/************************************************************************/

int main (void)
{
  403acc:	b5b0      	push	{r4, r5, r7, lr}
  403ace:	b09c      	sub	sp, #112	; 0x70
  403ad0:	af06      	add	r7, sp, #24
	char str[25];
	
	board_init();
  403ad2:	4b73      	ldr	r3, [pc, #460]	; (403ca0 <main+0x1d4>)
  403ad4:	4798      	blx	r3
	sysclk_init();
  403ad6:	4b73      	ldr	r3, [pc, #460]	; (403ca4 <main+0x1d8>)
  403ad8:	4798      	blx	r3
	delay_init();
	init();
  403ada:	4b73      	ldr	r3, [pc, #460]	; (403ca8 <main+0x1dc>)
  403adc:	4798      	blx	r3
	 // Init OLED
	 gfx_mono_ssd1306_init();
  403ade:	4b73      	ldr	r3, [pc, #460]	; (403cac <main+0x1e0>)
  403ae0:	4798      	blx	r3

	/* Configura Leds */
	LED_init(0,LED_PIO,LED_PIO_ID,LED_PIO_IDX_MASK);
  403ae2:	f44f 7380 	mov.w	r3, #256	; 0x100
  403ae6:	220c      	movs	r2, #12
  403ae8:	4971      	ldr	r1, [pc, #452]	; (403cb0 <main+0x1e4>)
  403aea:	2000      	movs	r0, #0
  403aec:	4c71      	ldr	r4, [pc, #452]	; (403cb4 <main+0x1e8>)
  403aee:	47a0      	blx	r4
	LED_init(0,LED_ONE,LED_ONE_ID,LED_ONE_IDX_MASK);
  403af0:	2301      	movs	r3, #1
  403af2:	220a      	movs	r2, #10
  403af4:	4970      	ldr	r1, [pc, #448]	; (403cb8 <main+0x1ec>)
  403af6:	2000      	movs	r0, #0
  403af8:	4c6e      	ldr	r4, [pc, #440]	; (403cb4 <main+0x1e8>)
  403afa:	47a0      	blx	r4
	LED_init(0,LED_TWO,LED_TWO_ID,LED_TWO_IDX_MASK);
  403afc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  403b00:	220c      	movs	r2, #12
  403b02:	496b      	ldr	r1, [pc, #428]	; (403cb0 <main+0x1e4>)
  403b04:	2000      	movs	r0, #0
  403b06:	4c6b      	ldr	r4, [pc, #428]	; (403cb4 <main+0x1e8>)
  403b08:	47a0      	blx	r4
	LED_init(1,LED_THREE,LED_THREE_ID,LED_THREE_IDX_MASK);
  403b0a:	2304      	movs	r3, #4
  403b0c:	220b      	movs	r2, #11
  403b0e:	496b      	ldr	r1, [pc, #428]	; (403cbc <main+0x1f0>)
  403b10:	2001      	movs	r0, #1
  403b12:	4c68      	ldr	r4, [pc, #416]	; (403cb4 <main+0x1e8>)
  403b14:	47a0      	blx	r4
	
	 /** Configura timer TC0, canal 1 */
	 TC_init(TC0, ID_TC1, 1, 5);
  403b16:	2305      	movs	r3, #5
  403b18:	2201      	movs	r2, #1
  403b1a:	2118      	movs	r1, #24
  403b1c:	4868      	ldr	r0, [pc, #416]	; (403cc0 <main+0x1f4>)
  403b1e:	4c69      	ldr	r4, [pc, #420]	; (403cc4 <main+0x1f8>)
  403b20:	47a0      	blx	r4
	 TC_init(TC0, ID_TC2, 2, 4);
  403b22:	2304      	movs	r3, #4
  403b24:	2202      	movs	r2, #2
  403b26:	2119      	movs	r1, #25
  403b28:	4865      	ldr	r0, [pc, #404]	; (403cc0 <main+0x1f4>)
  403b2a:	4c66      	ldr	r4, [pc, #408]	; (403cc4 <main+0x1f8>)
  403b2c:	47a0      	blx	r4
	 
	 tc_start(TC0, 1);
  403b2e:	2101      	movs	r1, #1
  403b30:	4863      	ldr	r0, [pc, #396]	; (403cc0 <main+0x1f4>)
  403b32:	4b65      	ldr	r3, [pc, #404]	; (403cc8 <main+0x1fc>)
  403b34:	4798      	blx	r3
	 tc_start(TC0, 2);  
  403b36:	2102      	movs	r1, #2
  403b38:	4861      	ldr	r0, [pc, #388]	; (403cc0 <main+0x1f4>)
  403b3a:	4b63      	ldr	r3, [pc, #396]	; (403cc8 <main+0x1fc>)
  403b3c:	4798      	blx	r3
	 
	 RTT_init(4, 16, RTT_MR_ALMIEN);
  403b3e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  403b42:	2110      	movs	r1, #16
  403b44:	f04f 4081 	mov.w	r0, #1082130432	; 0x40800000
  403b48:	4b60      	ldr	r3, [pc, #384]	; (403ccc <main+0x200>)
  403b4a:	4798      	blx	r3
	 
	  /** Configura RTC */
	  calendar rtc_initial = {2018, 3, 19, 12, 15, 45 ,1};
  403b4c:	4b60      	ldr	r3, [pc, #384]	; (403cd0 <main+0x204>)
  403b4e:	f107 0420 	add.w	r4, r7, #32
  403b52:	461d      	mov	r5, r3
  403b54:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  403b56:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  403b58:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
  403b5c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	  RTC_init(RTC, ID_RTC, rtc_initial, RTC_SR_SEC);
  403b60:	2304      	movs	r3, #4
  403b62:	9305      	str	r3, [sp, #20]
  403b64:	466d      	mov	r5, sp
  403b66:	f107 0428 	add.w	r4, r7, #40	; 0x28
  403b6a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
  403b6c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
  403b6e:	6823      	ldr	r3, [r4, #0]
  403b70:	602b      	str	r3, [r5, #0]
  403b72:	f107 0320 	add.w	r3, r7, #32
  403b76:	cb0c      	ldmia	r3, {r2, r3}
  403b78:	2102      	movs	r1, #2
  403b7a:	4856      	ldr	r0, [pc, #344]	; (403cd4 <main+0x208>)
  403b7c:	4c56      	ldr	r4, [pc, #344]	; (403cd8 <main+0x20c>)
  403b7e:	47a0      	blx	r4
	  
	  /* Leitura do valor atual do RTC */
	  uint32_t current_hour, current_min, current_sec;
	  uint32_t current_year, current_month, current_day, current_week;
	  rtc_get_time(RTC, &current_hour, &current_min, &current_sec);
  403b80:	f107 0314 	add.w	r3, r7, #20
  403b84:	f107 0218 	add.w	r2, r7, #24
  403b88:	f107 011c 	add.w	r1, r7, #28
  403b8c:	4851      	ldr	r0, [pc, #324]	; (403cd4 <main+0x208>)
  403b8e:	4c53      	ldr	r4, [pc, #332]	; (403cdc <main+0x210>)
  403b90:	47a0      	blx	r4
	  rtc_get_date(RTC, &current_year, &current_month, &current_day, &current_week);	  
  403b92:	f107 0008 	add.w	r0, r7, #8
  403b96:	f107 020c 	add.w	r2, r7, #12
  403b9a:	f107 0110 	add.w	r1, r7, #16
  403b9e:	1d3b      	adds	r3, r7, #4
  403ba0:	9300      	str	r3, [sp, #0]
  403ba2:	4603      	mov	r3, r0
  403ba4:	484b      	ldr	r0, [pc, #300]	; (403cd4 <main+0x208>)
  403ba6:	4c4e      	ldr	r4, [pc, #312]	; (403ce0 <main+0x214>)
  403ba8:	47a0      	blx	r4

  /* Insert application code here, after the board has been initialized. */
	while(1) {
		if (flag_rtc_second == 1){
  403baa:	4b4e      	ldr	r3, [pc, #312]	; (403ce4 <main+0x218>)
  403bac:	781b      	ldrb	r3, [r3, #0]
  403bae:	b2db      	uxtb	r3, r3
  403bb0:	2b01      	cmp	r3, #1
  403bb2:	d125      	bne.n	403c00 <main+0x134>
			rtc_get_date(RTC, &current_year, &current_month, &current_day, &current_week);
  403bb4:	f107 0008 	add.w	r0, r7, #8
  403bb8:	f107 020c 	add.w	r2, r7, #12
  403bbc:	f107 0110 	add.w	r1, r7, #16
  403bc0:	1d3b      	adds	r3, r7, #4
  403bc2:	9300      	str	r3, [sp, #0]
  403bc4:	4603      	mov	r3, r0
  403bc6:	4843      	ldr	r0, [pc, #268]	; (403cd4 <main+0x208>)
  403bc8:	4c45      	ldr	r4, [pc, #276]	; (403ce0 <main+0x214>)
  403bca:	47a0      	blx	r4
			rtc_get_time(RTC, &current_hour, &current_min, &current_sec);
  403bcc:	f107 0314 	add.w	r3, r7, #20
  403bd0:	f107 0218 	add.w	r2, r7, #24
  403bd4:	f107 011c 	add.w	r1, r7, #28
  403bd8:	483e      	ldr	r0, [pc, #248]	; (403cd4 <main+0x208>)
  403bda:	4c40      	ldr	r4, [pc, #256]	; (403cdc <main+0x210>)
  403bdc:	47a0      	blx	r4
			sprintf(str, "%02d:%02d:%02d", current_hour, current_min, current_sec);
  403bde:	69fa      	ldr	r2, [r7, #28]
  403be0:	69b9      	ldr	r1, [r7, #24]
  403be2:	697b      	ldr	r3, [r7, #20]
  403be4:	f107 003c 	add.w	r0, r7, #60	; 0x3c
  403be8:	9300      	str	r3, [sp, #0]
  403bea:	460b      	mov	r3, r1
  403bec:	493e      	ldr	r1, [pc, #248]	; (403ce8 <main+0x21c>)
  403bee:	4c3f      	ldr	r4, [pc, #252]	; (403cec <main+0x220>)
  403bf0:	47a0      	blx	r4
			gfx_mono_draw_string(str, 0, 0, &sysfont);
  403bf2:	f107 003c 	add.w	r0, r7, #60	; 0x3c
  403bf6:	4b3e      	ldr	r3, [pc, #248]	; (403cf0 <main+0x224>)
  403bf8:	2200      	movs	r2, #0
  403bfa:	2100      	movs	r1, #0
  403bfc:	4c3d      	ldr	r4, [pc, #244]	; (403cf4 <main+0x228>)
  403bfe:	47a0      	blx	r4
		}
		
		if (but_flag == 1){
  403c00:	4b3d      	ldr	r3, [pc, #244]	; (403cf8 <main+0x22c>)
  403c02:	781b      	ldrb	r3, [r3, #0]
  403c04:	b2db      	uxtb	r3, r3
  403c06:	2b01      	cmp	r3, #1
  403c08:	d146      	bne.n	403c98 <main+0x1cc>
			TC_init(TC1, ID_TC3, 0, 1);
  403c0a:	2301      	movs	r3, #1
  403c0c:	2200      	movs	r2, #0
  403c0e:	211a      	movs	r1, #26
  403c10:	483a      	ldr	r0, [pc, #232]	; (403cfc <main+0x230>)
  403c12:	4c2c      	ldr	r4, [pc, #176]	; (403cc4 <main+0x1f8>)
  403c14:	47a0      	blx	r4
			tc_start(TC1, 0);
  403c16:	2100      	movs	r1, #0
  403c18:	4838      	ldr	r0, [pc, #224]	; (403cfc <main+0x230>)
  403c1a:	4b2b      	ldr	r3, [pc, #172]	; (403cc8 <main+0x1fc>)
  403c1c:	4798      	blx	r3
			
			while(counter < 21){
  403c1e:	e025      	b.n	403c6c <main+0x1a0>
				//keep updating time
				rtc_get_date(RTC, &current_year, &current_month, &current_day, &current_week);
  403c20:	f107 0008 	add.w	r0, r7, #8
  403c24:	f107 020c 	add.w	r2, r7, #12
  403c28:	f107 0110 	add.w	r1, r7, #16
  403c2c:	1d3b      	adds	r3, r7, #4
  403c2e:	9300      	str	r3, [sp, #0]
  403c30:	4603      	mov	r3, r0
  403c32:	4828      	ldr	r0, [pc, #160]	; (403cd4 <main+0x208>)
  403c34:	4c2a      	ldr	r4, [pc, #168]	; (403ce0 <main+0x214>)
  403c36:	47a0      	blx	r4
				rtc_get_time(RTC, &current_hour, &current_min, &current_sec);
  403c38:	f107 0314 	add.w	r3, r7, #20
  403c3c:	f107 0218 	add.w	r2, r7, #24
  403c40:	f107 011c 	add.w	r1, r7, #28
  403c44:	4823      	ldr	r0, [pc, #140]	; (403cd4 <main+0x208>)
  403c46:	4c25      	ldr	r4, [pc, #148]	; (403cdc <main+0x210>)
  403c48:	47a0      	blx	r4
				sprintf(str, "%02d:%02d:%02d", current_hour, current_min, current_sec);
  403c4a:	69fa      	ldr	r2, [r7, #28]
  403c4c:	69b9      	ldr	r1, [r7, #24]
  403c4e:	697b      	ldr	r3, [r7, #20]
  403c50:	f107 003c 	add.w	r0, r7, #60	; 0x3c
  403c54:	9300      	str	r3, [sp, #0]
  403c56:	460b      	mov	r3, r1
  403c58:	4923      	ldr	r1, [pc, #140]	; (403ce8 <main+0x21c>)
  403c5a:	4c24      	ldr	r4, [pc, #144]	; (403cec <main+0x220>)
  403c5c:	47a0      	blx	r4
				gfx_mono_draw_string(str, 0, 0, &sysfont);
  403c5e:	f107 003c 	add.w	r0, r7, #60	; 0x3c
  403c62:	4b23      	ldr	r3, [pc, #140]	; (403cf0 <main+0x224>)
  403c64:	2200      	movs	r2, #0
  403c66:	2100      	movs	r1, #0
  403c68:	4c22      	ldr	r4, [pc, #136]	; (403cf4 <main+0x228>)
  403c6a:	47a0      	blx	r4
			while(counter < 21){
  403c6c:	4b24      	ldr	r3, [pc, #144]	; (403d00 <main+0x234>)
  403c6e:	781b      	ldrb	r3, [r3, #0]
  403c70:	b2db      	uxtb	r3, r3
  403c72:	2b14      	cmp	r3, #20
  403c74:	d9d4      	bls.n	403c20 <main+0x154>
			}
			tc_stop(TC1, 0);
  403c76:	2100      	movs	r1, #0
  403c78:	4820      	ldr	r0, [pc, #128]	; (403cfc <main+0x230>)
  403c7a:	4b22      	ldr	r3, [pc, #136]	; (403d04 <main+0x238>)
  403c7c:	4798      	blx	r3
			TC_init(TC1, ID_TC4, 1, 10);
  403c7e:	230a      	movs	r3, #10
  403c80:	2201      	movs	r2, #1
  403c82:	211b      	movs	r1, #27
  403c84:	481d      	ldr	r0, [pc, #116]	; (403cfc <main+0x230>)
  403c86:	4c0f      	ldr	r4, [pc, #60]	; (403cc4 <main+0x1f8>)
  403c88:	47a0      	blx	r4
			tc_start(TC1, 1);
  403c8a:	2101      	movs	r1, #1
  403c8c:	481b      	ldr	r0, [pc, #108]	; (403cfc <main+0x230>)
  403c8e:	4b0e      	ldr	r3, [pc, #56]	; (403cc8 <main+0x1fc>)
  403c90:	4798      	blx	r3
			
			but_flag = 0;
  403c92:	4b19      	ldr	r3, [pc, #100]	; (403cf8 <main+0x22c>)
  403c94:	2200      	movs	r2, #0
  403c96:	701a      	strb	r2, [r3, #0]
		}
		
		pmc_sleep(SAM_PM_SMODE_SLEEP_WFI);
  403c98:	2002      	movs	r0, #2
  403c9a:	4b1b      	ldr	r3, [pc, #108]	; (403d08 <main+0x23c>)
  403c9c:	4798      	blx	r3
		if (flag_rtc_second == 1){
  403c9e:	e784      	b.n	403baa <main+0xde>
  403ca0:	0040227d 	.word	0x0040227d
  403ca4:	00401db9 	.word	0x00401db9
  403ca8:	0040381d 	.word	0x0040381d
  403cac:	00401105 	.word	0x00401105
  403cb0:	400e1200 	.word	0x400e1200
  403cb4:	004037a5 	.word	0x004037a5
  403cb8:	400e0e00 	.word	0x400e0e00
  403cbc:	400e1000 	.word	0x400e1000
  403cc0:	4000c000 	.word	0x4000c000
  403cc4:	004038b9 	.word	0x004038b9
  403cc8:	00400b65 	.word	0x00400b65
  403ccc:	00403951 	.word	0x00403951
  403cd0:	0040907c 	.word	0x0040907c
  403cd4:	400e1860 	.word	0x400e1860
  403cd8:	00403a29 	.word	0x00403a29
  403cdc:	004001ff 	.word	0x004001ff
  403ce0:	004003cd 	.word	0x004003cd
  403ce4:	20400c75 	.word	0x20400c75
  403ce8:	0040906c 	.word	0x0040906c
  403cec:	00404109 	.word	0x00404109
  403cf0:	2040000c 	.word	0x2040000c
  403cf4:	00401001 	.word	0x00401001
  403cf8:	20400c74 	.word	0x20400c74
  403cfc:	40010000 	.word	0x40010000
  403d00:	20400c76 	.word	0x20400c76
  403d04:	00400b87 	.word	0x00400b87
  403d08:	00402d1d 	.word	0x00402d1d

00403d0c <__aeabi_uldivmod>:
  403d0c:	b953      	cbnz	r3, 403d24 <__aeabi_uldivmod+0x18>
  403d0e:	b94a      	cbnz	r2, 403d24 <__aeabi_uldivmod+0x18>
  403d10:	2900      	cmp	r1, #0
  403d12:	bf08      	it	eq
  403d14:	2800      	cmpeq	r0, #0
  403d16:	bf1c      	itt	ne
  403d18:	f04f 31ff 	movne.w	r1, #4294967295
  403d1c:	f04f 30ff 	movne.w	r0, #4294967295
  403d20:	f000 b97a 	b.w	404018 <__aeabi_idiv0>
  403d24:	f1ad 0c08 	sub.w	ip, sp, #8
  403d28:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  403d2c:	f000 f806 	bl	403d3c <__udivmoddi4>
  403d30:	f8dd e004 	ldr.w	lr, [sp, #4]
  403d34:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403d38:	b004      	add	sp, #16
  403d3a:	4770      	bx	lr

00403d3c <__udivmoddi4>:
  403d3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403d40:	468c      	mov	ip, r1
  403d42:	460d      	mov	r5, r1
  403d44:	4604      	mov	r4, r0
  403d46:	9e08      	ldr	r6, [sp, #32]
  403d48:	2b00      	cmp	r3, #0
  403d4a:	d151      	bne.n	403df0 <__udivmoddi4+0xb4>
  403d4c:	428a      	cmp	r2, r1
  403d4e:	4617      	mov	r7, r2
  403d50:	d96d      	bls.n	403e2e <__udivmoddi4+0xf2>
  403d52:	fab2 fe82 	clz	lr, r2
  403d56:	f1be 0f00 	cmp.w	lr, #0
  403d5a:	d00b      	beq.n	403d74 <__udivmoddi4+0x38>
  403d5c:	f1ce 0c20 	rsb	ip, lr, #32
  403d60:	fa01 f50e 	lsl.w	r5, r1, lr
  403d64:	fa20 fc0c 	lsr.w	ip, r0, ip
  403d68:	fa02 f70e 	lsl.w	r7, r2, lr
  403d6c:	ea4c 0c05 	orr.w	ip, ip, r5
  403d70:	fa00 f40e 	lsl.w	r4, r0, lr
  403d74:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  403d78:	0c25      	lsrs	r5, r4, #16
  403d7a:	fbbc f8fa 	udiv	r8, ip, sl
  403d7e:	fa1f f987 	uxth.w	r9, r7
  403d82:	fb0a cc18 	mls	ip, sl, r8, ip
  403d86:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  403d8a:	fb08 f309 	mul.w	r3, r8, r9
  403d8e:	42ab      	cmp	r3, r5
  403d90:	d90a      	bls.n	403da8 <__udivmoddi4+0x6c>
  403d92:	19ed      	adds	r5, r5, r7
  403d94:	f108 32ff 	add.w	r2, r8, #4294967295
  403d98:	f080 8123 	bcs.w	403fe2 <__udivmoddi4+0x2a6>
  403d9c:	42ab      	cmp	r3, r5
  403d9e:	f240 8120 	bls.w	403fe2 <__udivmoddi4+0x2a6>
  403da2:	f1a8 0802 	sub.w	r8, r8, #2
  403da6:	443d      	add	r5, r7
  403da8:	1aed      	subs	r5, r5, r3
  403daa:	b2a4      	uxth	r4, r4
  403dac:	fbb5 f0fa 	udiv	r0, r5, sl
  403db0:	fb0a 5510 	mls	r5, sl, r0, r5
  403db4:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  403db8:	fb00 f909 	mul.w	r9, r0, r9
  403dbc:	45a1      	cmp	r9, r4
  403dbe:	d909      	bls.n	403dd4 <__udivmoddi4+0x98>
  403dc0:	19e4      	adds	r4, r4, r7
  403dc2:	f100 33ff 	add.w	r3, r0, #4294967295
  403dc6:	f080 810a 	bcs.w	403fde <__udivmoddi4+0x2a2>
  403dca:	45a1      	cmp	r9, r4
  403dcc:	f240 8107 	bls.w	403fde <__udivmoddi4+0x2a2>
  403dd0:	3802      	subs	r0, #2
  403dd2:	443c      	add	r4, r7
  403dd4:	eba4 0409 	sub.w	r4, r4, r9
  403dd8:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  403ddc:	2100      	movs	r1, #0
  403dde:	2e00      	cmp	r6, #0
  403de0:	d061      	beq.n	403ea6 <__udivmoddi4+0x16a>
  403de2:	fa24 f40e 	lsr.w	r4, r4, lr
  403de6:	2300      	movs	r3, #0
  403de8:	6034      	str	r4, [r6, #0]
  403dea:	6073      	str	r3, [r6, #4]
  403dec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403df0:	428b      	cmp	r3, r1
  403df2:	d907      	bls.n	403e04 <__udivmoddi4+0xc8>
  403df4:	2e00      	cmp	r6, #0
  403df6:	d054      	beq.n	403ea2 <__udivmoddi4+0x166>
  403df8:	2100      	movs	r1, #0
  403dfa:	e886 0021 	stmia.w	r6, {r0, r5}
  403dfe:	4608      	mov	r0, r1
  403e00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403e04:	fab3 f183 	clz	r1, r3
  403e08:	2900      	cmp	r1, #0
  403e0a:	f040 808e 	bne.w	403f2a <__udivmoddi4+0x1ee>
  403e0e:	42ab      	cmp	r3, r5
  403e10:	d302      	bcc.n	403e18 <__udivmoddi4+0xdc>
  403e12:	4282      	cmp	r2, r0
  403e14:	f200 80fa 	bhi.w	40400c <__udivmoddi4+0x2d0>
  403e18:	1a84      	subs	r4, r0, r2
  403e1a:	eb65 0503 	sbc.w	r5, r5, r3
  403e1e:	2001      	movs	r0, #1
  403e20:	46ac      	mov	ip, r5
  403e22:	2e00      	cmp	r6, #0
  403e24:	d03f      	beq.n	403ea6 <__udivmoddi4+0x16a>
  403e26:	e886 1010 	stmia.w	r6, {r4, ip}
  403e2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403e2e:	b912      	cbnz	r2, 403e36 <__udivmoddi4+0xfa>
  403e30:	2701      	movs	r7, #1
  403e32:	fbb7 f7f2 	udiv	r7, r7, r2
  403e36:	fab7 fe87 	clz	lr, r7
  403e3a:	f1be 0f00 	cmp.w	lr, #0
  403e3e:	d134      	bne.n	403eaa <__udivmoddi4+0x16e>
  403e40:	1beb      	subs	r3, r5, r7
  403e42:	0c3a      	lsrs	r2, r7, #16
  403e44:	fa1f fc87 	uxth.w	ip, r7
  403e48:	2101      	movs	r1, #1
  403e4a:	fbb3 f8f2 	udiv	r8, r3, r2
  403e4e:	0c25      	lsrs	r5, r4, #16
  403e50:	fb02 3318 	mls	r3, r2, r8, r3
  403e54:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  403e58:	fb0c f308 	mul.w	r3, ip, r8
  403e5c:	42ab      	cmp	r3, r5
  403e5e:	d907      	bls.n	403e70 <__udivmoddi4+0x134>
  403e60:	19ed      	adds	r5, r5, r7
  403e62:	f108 30ff 	add.w	r0, r8, #4294967295
  403e66:	d202      	bcs.n	403e6e <__udivmoddi4+0x132>
  403e68:	42ab      	cmp	r3, r5
  403e6a:	f200 80d1 	bhi.w	404010 <__udivmoddi4+0x2d4>
  403e6e:	4680      	mov	r8, r0
  403e70:	1aed      	subs	r5, r5, r3
  403e72:	b2a3      	uxth	r3, r4
  403e74:	fbb5 f0f2 	udiv	r0, r5, r2
  403e78:	fb02 5510 	mls	r5, r2, r0, r5
  403e7c:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  403e80:	fb0c fc00 	mul.w	ip, ip, r0
  403e84:	45a4      	cmp	ip, r4
  403e86:	d907      	bls.n	403e98 <__udivmoddi4+0x15c>
  403e88:	19e4      	adds	r4, r4, r7
  403e8a:	f100 33ff 	add.w	r3, r0, #4294967295
  403e8e:	d202      	bcs.n	403e96 <__udivmoddi4+0x15a>
  403e90:	45a4      	cmp	ip, r4
  403e92:	f200 80b8 	bhi.w	404006 <__udivmoddi4+0x2ca>
  403e96:	4618      	mov	r0, r3
  403e98:	eba4 040c 	sub.w	r4, r4, ip
  403e9c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  403ea0:	e79d      	b.n	403dde <__udivmoddi4+0xa2>
  403ea2:	4631      	mov	r1, r6
  403ea4:	4630      	mov	r0, r6
  403ea6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403eaa:	f1ce 0420 	rsb	r4, lr, #32
  403eae:	fa05 f30e 	lsl.w	r3, r5, lr
  403eb2:	fa07 f70e 	lsl.w	r7, r7, lr
  403eb6:	fa20 f804 	lsr.w	r8, r0, r4
  403eba:	0c3a      	lsrs	r2, r7, #16
  403ebc:	fa25 f404 	lsr.w	r4, r5, r4
  403ec0:	ea48 0803 	orr.w	r8, r8, r3
  403ec4:	fbb4 f1f2 	udiv	r1, r4, r2
  403ec8:	ea4f 4518 	mov.w	r5, r8, lsr #16
  403ecc:	fb02 4411 	mls	r4, r2, r1, r4
  403ed0:	fa1f fc87 	uxth.w	ip, r7
  403ed4:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  403ed8:	fb01 f30c 	mul.w	r3, r1, ip
  403edc:	42ab      	cmp	r3, r5
  403ede:	fa00 f40e 	lsl.w	r4, r0, lr
  403ee2:	d909      	bls.n	403ef8 <__udivmoddi4+0x1bc>
  403ee4:	19ed      	adds	r5, r5, r7
  403ee6:	f101 30ff 	add.w	r0, r1, #4294967295
  403eea:	f080 808a 	bcs.w	404002 <__udivmoddi4+0x2c6>
  403eee:	42ab      	cmp	r3, r5
  403ef0:	f240 8087 	bls.w	404002 <__udivmoddi4+0x2c6>
  403ef4:	3902      	subs	r1, #2
  403ef6:	443d      	add	r5, r7
  403ef8:	1aeb      	subs	r3, r5, r3
  403efa:	fa1f f588 	uxth.w	r5, r8
  403efe:	fbb3 f0f2 	udiv	r0, r3, r2
  403f02:	fb02 3310 	mls	r3, r2, r0, r3
  403f06:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  403f0a:	fb00 f30c 	mul.w	r3, r0, ip
  403f0e:	42ab      	cmp	r3, r5
  403f10:	d907      	bls.n	403f22 <__udivmoddi4+0x1e6>
  403f12:	19ed      	adds	r5, r5, r7
  403f14:	f100 38ff 	add.w	r8, r0, #4294967295
  403f18:	d26f      	bcs.n	403ffa <__udivmoddi4+0x2be>
  403f1a:	42ab      	cmp	r3, r5
  403f1c:	d96d      	bls.n	403ffa <__udivmoddi4+0x2be>
  403f1e:	3802      	subs	r0, #2
  403f20:	443d      	add	r5, r7
  403f22:	1aeb      	subs	r3, r5, r3
  403f24:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  403f28:	e78f      	b.n	403e4a <__udivmoddi4+0x10e>
  403f2a:	f1c1 0720 	rsb	r7, r1, #32
  403f2e:	fa22 f807 	lsr.w	r8, r2, r7
  403f32:	408b      	lsls	r3, r1
  403f34:	fa05 f401 	lsl.w	r4, r5, r1
  403f38:	ea48 0303 	orr.w	r3, r8, r3
  403f3c:	fa20 fe07 	lsr.w	lr, r0, r7
  403f40:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  403f44:	40fd      	lsrs	r5, r7
  403f46:	ea4e 0e04 	orr.w	lr, lr, r4
  403f4a:	fbb5 f9fc 	udiv	r9, r5, ip
  403f4e:	ea4f 441e 	mov.w	r4, lr, lsr #16
  403f52:	fb0c 5519 	mls	r5, ip, r9, r5
  403f56:	fa1f f883 	uxth.w	r8, r3
  403f5a:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  403f5e:	fb09 f408 	mul.w	r4, r9, r8
  403f62:	42ac      	cmp	r4, r5
  403f64:	fa02 f201 	lsl.w	r2, r2, r1
  403f68:	fa00 fa01 	lsl.w	sl, r0, r1
  403f6c:	d908      	bls.n	403f80 <__udivmoddi4+0x244>
  403f6e:	18ed      	adds	r5, r5, r3
  403f70:	f109 30ff 	add.w	r0, r9, #4294967295
  403f74:	d243      	bcs.n	403ffe <__udivmoddi4+0x2c2>
  403f76:	42ac      	cmp	r4, r5
  403f78:	d941      	bls.n	403ffe <__udivmoddi4+0x2c2>
  403f7a:	f1a9 0902 	sub.w	r9, r9, #2
  403f7e:	441d      	add	r5, r3
  403f80:	1b2d      	subs	r5, r5, r4
  403f82:	fa1f fe8e 	uxth.w	lr, lr
  403f86:	fbb5 f0fc 	udiv	r0, r5, ip
  403f8a:	fb0c 5510 	mls	r5, ip, r0, r5
  403f8e:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  403f92:	fb00 f808 	mul.w	r8, r0, r8
  403f96:	45a0      	cmp	r8, r4
  403f98:	d907      	bls.n	403faa <__udivmoddi4+0x26e>
  403f9a:	18e4      	adds	r4, r4, r3
  403f9c:	f100 35ff 	add.w	r5, r0, #4294967295
  403fa0:	d229      	bcs.n	403ff6 <__udivmoddi4+0x2ba>
  403fa2:	45a0      	cmp	r8, r4
  403fa4:	d927      	bls.n	403ff6 <__udivmoddi4+0x2ba>
  403fa6:	3802      	subs	r0, #2
  403fa8:	441c      	add	r4, r3
  403faa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  403fae:	eba4 0408 	sub.w	r4, r4, r8
  403fb2:	fba0 8902 	umull	r8, r9, r0, r2
  403fb6:	454c      	cmp	r4, r9
  403fb8:	46c6      	mov	lr, r8
  403fba:	464d      	mov	r5, r9
  403fbc:	d315      	bcc.n	403fea <__udivmoddi4+0x2ae>
  403fbe:	d012      	beq.n	403fe6 <__udivmoddi4+0x2aa>
  403fc0:	b156      	cbz	r6, 403fd8 <__udivmoddi4+0x29c>
  403fc2:	ebba 030e 	subs.w	r3, sl, lr
  403fc6:	eb64 0405 	sbc.w	r4, r4, r5
  403fca:	fa04 f707 	lsl.w	r7, r4, r7
  403fce:	40cb      	lsrs	r3, r1
  403fd0:	431f      	orrs	r7, r3
  403fd2:	40cc      	lsrs	r4, r1
  403fd4:	6037      	str	r7, [r6, #0]
  403fd6:	6074      	str	r4, [r6, #4]
  403fd8:	2100      	movs	r1, #0
  403fda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403fde:	4618      	mov	r0, r3
  403fe0:	e6f8      	b.n	403dd4 <__udivmoddi4+0x98>
  403fe2:	4690      	mov	r8, r2
  403fe4:	e6e0      	b.n	403da8 <__udivmoddi4+0x6c>
  403fe6:	45c2      	cmp	sl, r8
  403fe8:	d2ea      	bcs.n	403fc0 <__udivmoddi4+0x284>
  403fea:	ebb8 0e02 	subs.w	lr, r8, r2
  403fee:	eb69 0503 	sbc.w	r5, r9, r3
  403ff2:	3801      	subs	r0, #1
  403ff4:	e7e4      	b.n	403fc0 <__udivmoddi4+0x284>
  403ff6:	4628      	mov	r0, r5
  403ff8:	e7d7      	b.n	403faa <__udivmoddi4+0x26e>
  403ffa:	4640      	mov	r0, r8
  403ffc:	e791      	b.n	403f22 <__udivmoddi4+0x1e6>
  403ffe:	4681      	mov	r9, r0
  404000:	e7be      	b.n	403f80 <__udivmoddi4+0x244>
  404002:	4601      	mov	r1, r0
  404004:	e778      	b.n	403ef8 <__udivmoddi4+0x1bc>
  404006:	3802      	subs	r0, #2
  404008:	443c      	add	r4, r7
  40400a:	e745      	b.n	403e98 <__udivmoddi4+0x15c>
  40400c:	4608      	mov	r0, r1
  40400e:	e708      	b.n	403e22 <__udivmoddi4+0xe6>
  404010:	f1a8 0802 	sub.w	r8, r8, #2
  404014:	443d      	add	r5, r7
  404016:	e72b      	b.n	403e70 <__udivmoddi4+0x134>

00404018 <__aeabi_idiv0>:
  404018:	4770      	bx	lr
  40401a:	bf00      	nop

0040401c <__libc_init_array>:
  40401c:	b570      	push	{r4, r5, r6, lr}
  40401e:	4e0f      	ldr	r6, [pc, #60]	; (40405c <__libc_init_array+0x40>)
  404020:	4d0f      	ldr	r5, [pc, #60]	; (404060 <__libc_init_array+0x44>)
  404022:	1b76      	subs	r6, r6, r5
  404024:	10b6      	asrs	r6, r6, #2
  404026:	bf18      	it	ne
  404028:	2400      	movne	r4, #0
  40402a:	d005      	beq.n	404038 <__libc_init_array+0x1c>
  40402c:	3401      	adds	r4, #1
  40402e:	f855 3b04 	ldr.w	r3, [r5], #4
  404032:	4798      	blx	r3
  404034:	42a6      	cmp	r6, r4
  404036:	d1f9      	bne.n	40402c <__libc_init_array+0x10>
  404038:	4e0a      	ldr	r6, [pc, #40]	; (404064 <__libc_init_array+0x48>)
  40403a:	4d0b      	ldr	r5, [pc, #44]	; (404068 <__libc_init_array+0x4c>)
  40403c:	1b76      	subs	r6, r6, r5
  40403e:	f005 f96f 	bl	409320 <_init>
  404042:	10b6      	asrs	r6, r6, #2
  404044:	bf18      	it	ne
  404046:	2400      	movne	r4, #0
  404048:	d006      	beq.n	404058 <__libc_init_array+0x3c>
  40404a:	3401      	adds	r4, #1
  40404c:	f855 3b04 	ldr.w	r3, [r5], #4
  404050:	4798      	blx	r3
  404052:	42a6      	cmp	r6, r4
  404054:	d1f9      	bne.n	40404a <__libc_init_array+0x2e>
  404056:	bd70      	pop	{r4, r5, r6, pc}
  404058:	bd70      	pop	{r4, r5, r6, pc}
  40405a:	bf00      	nop
  40405c:	0040932c 	.word	0x0040932c
  404060:	0040932c 	.word	0x0040932c
  404064:	00409334 	.word	0x00409334
  404068:	0040932c 	.word	0x0040932c

0040406c <memset>:
  40406c:	b470      	push	{r4, r5, r6}
  40406e:	0786      	lsls	r6, r0, #30
  404070:	d046      	beq.n	404100 <memset+0x94>
  404072:	1e54      	subs	r4, r2, #1
  404074:	2a00      	cmp	r2, #0
  404076:	d041      	beq.n	4040fc <memset+0x90>
  404078:	b2ca      	uxtb	r2, r1
  40407a:	4603      	mov	r3, r0
  40407c:	e002      	b.n	404084 <memset+0x18>
  40407e:	f114 34ff 	adds.w	r4, r4, #4294967295
  404082:	d33b      	bcc.n	4040fc <memset+0x90>
  404084:	f803 2b01 	strb.w	r2, [r3], #1
  404088:	079d      	lsls	r5, r3, #30
  40408a:	d1f8      	bne.n	40407e <memset+0x12>
  40408c:	2c03      	cmp	r4, #3
  40408e:	d92e      	bls.n	4040ee <memset+0x82>
  404090:	b2cd      	uxtb	r5, r1
  404092:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  404096:	2c0f      	cmp	r4, #15
  404098:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  40409c:	d919      	bls.n	4040d2 <memset+0x66>
  40409e:	f103 0210 	add.w	r2, r3, #16
  4040a2:	4626      	mov	r6, r4
  4040a4:	3e10      	subs	r6, #16
  4040a6:	2e0f      	cmp	r6, #15
  4040a8:	f842 5c10 	str.w	r5, [r2, #-16]
  4040ac:	f842 5c0c 	str.w	r5, [r2, #-12]
  4040b0:	f842 5c08 	str.w	r5, [r2, #-8]
  4040b4:	f842 5c04 	str.w	r5, [r2, #-4]
  4040b8:	f102 0210 	add.w	r2, r2, #16
  4040bc:	d8f2      	bhi.n	4040a4 <memset+0x38>
  4040be:	f1a4 0210 	sub.w	r2, r4, #16
  4040c2:	f022 020f 	bic.w	r2, r2, #15
  4040c6:	f004 040f 	and.w	r4, r4, #15
  4040ca:	3210      	adds	r2, #16
  4040cc:	2c03      	cmp	r4, #3
  4040ce:	4413      	add	r3, r2
  4040d0:	d90d      	bls.n	4040ee <memset+0x82>
  4040d2:	461e      	mov	r6, r3
  4040d4:	4622      	mov	r2, r4
  4040d6:	3a04      	subs	r2, #4
  4040d8:	2a03      	cmp	r2, #3
  4040da:	f846 5b04 	str.w	r5, [r6], #4
  4040de:	d8fa      	bhi.n	4040d6 <memset+0x6a>
  4040e0:	1f22      	subs	r2, r4, #4
  4040e2:	f022 0203 	bic.w	r2, r2, #3
  4040e6:	3204      	adds	r2, #4
  4040e8:	4413      	add	r3, r2
  4040ea:	f004 0403 	and.w	r4, r4, #3
  4040ee:	b12c      	cbz	r4, 4040fc <memset+0x90>
  4040f0:	b2c9      	uxtb	r1, r1
  4040f2:	441c      	add	r4, r3
  4040f4:	f803 1b01 	strb.w	r1, [r3], #1
  4040f8:	429c      	cmp	r4, r3
  4040fa:	d1fb      	bne.n	4040f4 <memset+0x88>
  4040fc:	bc70      	pop	{r4, r5, r6}
  4040fe:	4770      	bx	lr
  404100:	4614      	mov	r4, r2
  404102:	4603      	mov	r3, r0
  404104:	e7c2      	b.n	40408c <memset+0x20>
  404106:	bf00      	nop

00404108 <sprintf>:
  404108:	b40e      	push	{r1, r2, r3}
  40410a:	b5f0      	push	{r4, r5, r6, r7, lr}
  40410c:	b09c      	sub	sp, #112	; 0x70
  40410e:	ab21      	add	r3, sp, #132	; 0x84
  404110:	490f      	ldr	r1, [pc, #60]	; (404150 <sprintf+0x48>)
  404112:	f853 2b04 	ldr.w	r2, [r3], #4
  404116:	9301      	str	r3, [sp, #4]
  404118:	4605      	mov	r5, r0
  40411a:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  40411e:	6808      	ldr	r0, [r1, #0]
  404120:	9502      	str	r5, [sp, #8]
  404122:	f44f 7702 	mov.w	r7, #520	; 0x208
  404126:	f64f 76ff 	movw	r6, #65535	; 0xffff
  40412a:	a902      	add	r1, sp, #8
  40412c:	9506      	str	r5, [sp, #24]
  40412e:	f8ad 7014 	strh.w	r7, [sp, #20]
  404132:	9404      	str	r4, [sp, #16]
  404134:	9407      	str	r4, [sp, #28]
  404136:	f8ad 6016 	strh.w	r6, [sp, #22]
  40413a:	f000 f80b 	bl	404154 <_svfprintf_r>
  40413e:	9b02      	ldr	r3, [sp, #8]
  404140:	2200      	movs	r2, #0
  404142:	701a      	strb	r2, [r3, #0]
  404144:	b01c      	add	sp, #112	; 0x70
  404146:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  40414a:	b003      	add	sp, #12
  40414c:	4770      	bx	lr
  40414e:	bf00      	nop
  404150:	20400024 	.word	0x20400024

00404154 <_svfprintf_r>:
  404154:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404158:	b0c3      	sub	sp, #268	; 0x10c
  40415a:	460c      	mov	r4, r1
  40415c:	910b      	str	r1, [sp, #44]	; 0x2c
  40415e:	4692      	mov	sl, r2
  404160:	930f      	str	r3, [sp, #60]	; 0x3c
  404162:	900c      	str	r0, [sp, #48]	; 0x30
  404164:	f002 fa0c 	bl	406580 <_localeconv_r>
  404168:	6803      	ldr	r3, [r0, #0]
  40416a:	931a      	str	r3, [sp, #104]	; 0x68
  40416c:	4618      	mov	r0, r3
  40416e:	f003 f8e7 	bl	407340 <strlen>
  404172:	89a3      	ldrh	r3, [r4, #12]
  404174:	9019      	str	r0, [sp, #100]	; 0x64
  404176:	0619      	lsls	r1, r3, #24
  404178:	d503      	bpl.n	404182 <_svfprintf_r+0x2e>
  40417a:	6923      	ldr	r3, [r4, #16]
  40417c:	2b00      	cmp	r3, #0
  40417e:	f001 8003 	beq.w	405188 <_svfprintf_r+0x1034>
  404182:	2300      	movs	r3, #0
  404184:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  404188:	9313      	str	r3, [sp, #76]	; 0x4c
  40418a:	9315      	str	r3, [sp, #84]	; 0x54
  40418c:	9314      	str	r3, [sp, #80]	; 0x50
  40418e:	9327      	str	r3, [sp, #156]	; 0x9c
  404190:	9326      	str	r3, [sp, #152]	; 0x98
  404192:	9318      	str	r3, [sp, #96]	; 0x60
  404194:	931b      	str	r3, [sp, #108]	; 0x6c
  404196:	9309      	str	r3, [sp, #36]	; 0x24
  404198:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  40419c:	46c8      	mov	r8, r9
  40419e:	9316      	str	r3, [sp, #88]	; 0x58
  4041a0:	9317      	str	r3, [sp, #92]	; 0x5c
  4041a2:	f89a 3000 	ldrb.w	r3, [sl]
  4041a6:	4654      	mov	r4, sl
  4041a8:	b1e3      	cbz	r3, 4041e4 <_svfprintf_r+0x90>
  4041aa:	2b25      	cmp	r3, #37	; 0x25
  4041ac:	d102      	bne.n	4041b4 <_svfprintf_r+0x60>
  4041ae:	e019      	b.n	4041e4 <_svfprintf_r+0x90>
  4041b0:	2b25      	cmp	r3, #37	; 0x25
  4041b2:	d003      	beq.n	4041bc <_svfprintf_r+0x68>
  4041b4:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  4041b8:	2b00      	cmp	r3, #0
  4041ba:	d1f9      	bne.n	4041b0 <_svfprintf_r+0x5c>
  4041bc:	eba4 050a 	sub.w	r5, r4, sl
  4041c0:	b185      	cbz	r5, 4041e4 <_svfprintf_r+0x90>
  4041c2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4041c4:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4041c6:	f8c8 a000 	str.w	sl, [r8]
  4041ca:	3301      	adds	r3, #1
  4041cc:	442a      	add	r2, r5
  4041ce:	2b07      	cmp	r3, #7
  4041d0:	f8c8 5004 	str.w	r5, [r8, #4]
  4041d4:	9227      	str	r2, [sp, #156]	; 0x9c
  4041d6:	9326      	str	r3, [sp, #152]	; 0x98
  4041d8:	dc7f      	bgt.n	4042da <_svfprintf_r+0x186>
  4041da:	f108 0808 	add.w	r8, r8, #8
  4041de:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4041e0:	442b      	add	r3, r5
  4041e2:	9309      	str	r3, [sp, #36]	; 0x24
  4041e4:	7823      	ldrb	r3, [r4, #0]
  4041e6:	2b00      	cmp	r3, #0
  4041e8:	d07f      	beq.n	4042ea <_svfprintf_r+0x196>
  4041ea:	2300      	movs	r3, #0
  4041ec:	461a      	mov	r2, r3
  4041ee:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4041f2:	4619      	mov	r1, r3
  4041f4:	930d      	str	r3, [sp, #52]	; 0x34
  4041f6:	469b      	mov	fp, r3
  4041f8:	f04f 30ff 	mov.w	r0, #4294967295
  4041fc:	7863      	ldrb	r3, [r4, #1]
  4041fe:	900a      	str	r0, [sp, #40]	; 0x28
  404200:	f104 0a01 	add.w	sl, r4, #1
  404204:	f10a 0a01 	add.w	sl, sl, #1
  404208:	f1a3 0020 	sub.w	r0, r3, #32
  40420c:	2858      	cmp	r0, #88	; 0x58
  40420e:	f200 83c1 	bhi.w	404994 <_svfprintf_r+0x840>
  404212:	e8df f010 	tbh	[pc, r0, lsl #1]
  404216:	0238      	.short	0x0238
  404218:	03bf03bf 	.word	0x03bf03bf
  40421c:	03bf0240 	.word	0x03bf0240
  404220:	03bf03bf 	.word	0x03bf03bf
  404224:	03bf03bf 	.word	0x03bf03bf
  404228:	024503bf 	.word	0x024503bf
  40422c:	03bf0203 	.word	0x03bf0203
  404230:	026b005d 	.word	0x026b005d
  404234:	028603bf 	.word	0x028603bf
  404238:	039d039d 	.word	0x039d039d
  40423c:	039d039d 	.word	0x039d039d
  404240:	039d039d 	.word	0x039d039d
  404244:	039d039d 	.word	0x039d039d
  404248:	03bf039d 	.word	0x03bf039d
  40424c:	03bf03bf 	.word	0x03bf03bf
  404250:	03bf03bf 	.word	0x03bf03bf
  404254:	03bf03bf 	.word	0x03bf03bf
  404258:	03bf03bf 	.word	0x03bf03bf
  40425c:	033703bf 	.word	0x033703bf
  404260:	03bf0357 	.word	0x03bf0357
  404264:	03bf0357 	.word	0x03bf0357
  404268:	03bf03bf 	.word	0x03bf03bf
  40426c:	039803bf 	.word	0x039803bf
  404270:	03bf03bf 	.word	0x03bf03bf
  404274:	03bf03ad 	.word	0x03bf03ad
  404278:	03bf03bf 	.word	0x03bf03bf
  40427c:	03bf03bf 	.word	0x03bf03bf
  404280:	03bf0259 	.word	0x03bf0259
  404284:	031e03bf 	.word	0x031e03bf
  404288:	03bf03bf 	.word	0x03bf03bf
  40428c:	03bf03bf 	.word	0x03bf03bf
  404290:	03bf03bf 	.word	0x03bf03bf
  404294:	03bf03bf 	.word	0x03bf03bf
  404298:	03bf03bf 	.word	0x03bf03bf
  40429c:	02db02c6 	.word	0x02db02c6
  4042a0:	03570357 	.word	0x03570357
  4042a4:	028b0357 	.word	0x028b0357
  4042a8:	03bf02db 	.word	0x03bf02db
  4042ac:	029003bf 	.word	0x029003bf
  4042b0:	029d03bf 	.word	0x029d03bf
  4042b4:	02b401cc 	.word	0x02b401cc
  4042b8:	03bf0208 	.word	0x03bf0208
  4042bc:	03bf01e1 	.word	0x03bf01e1
  4042c0:	03bf007e 	.word	0x03bf007e
  4042c4:	020d03bf 	.word	0x020d03bf
  4042c8:	980d      	ldr	r0, [sp, #52]	; 0x34
  4042ca:	930f      	str	r3, [sp, #60]	; 0x3c
  4042cc:	4240      	negs	r0, r0
  4042ce:	900d      	str	r0, [sp, #52]	; 0x34
  4042d0:	f04b 0b04 	orr.w	fp, fp, #4
  4042d4:	f89a 3000 	ldrb.w	r3, [sl]
  4042d8:	e794      	b.n	404204 <_svfprintf_r+0xb0>
  4042da:	aa25      	add	r2, sp, #148	; 0x94
  4042dc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4042de:	980c      	ldr	r0, [sp, #48]	; 0x30
  4042e0:	f003 f89c 	bl	40741c <__ssprint_r>
  4042e4:	b940      	cbnz	r0, 4042f8 <_svfprintf_r+0x1a4>
  4042e6:	46c8      	mov	r8, r9
  4042e8:	e779      	b.n	4041de <_svfprintf_r+0x8a>
  4042ea:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  4042ec:	b123      	cbz	r3, 4042f8 <_svfprintf_r+0x1a4>
  4042ee:	980c      	ldr	r0, [sp, #48]	; 0x30
  4042f0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4042f2:	aa25      	add	r2, sp, #148	; 0x94
  4042f4:	f003 f892 	bl	40741c <__ssprint_r>
  4042f8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4042fa:	899b      	ldrh	r3, [r3, #12]
  4042fc:	f013 0f40 	tst.w	r3, #64	; 0x40
  404300:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404302:	bf18      	it	ne
  404304:	f04f 33ff 	movne.w	r3, #4294967295
  404308:	9309      	str	r3, [sp, #36]	; 0x24
  40430a:	9809      	ldr	r0, [sp, #36]	; 0x24
  40430c:	b043      	add	sp, #268	; 0x10c
  40430e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404312:	f01b 0f20 	tst.w	fp, #32
  404316:	9311      	str	r3, [sp, #68]	; 0x44
  404318:	f040 81dd 	bne.w	4046d6 <_svfprintf_r+0x582>
  40431c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40431e:	f01b 0f10 	tst.w	fp, #16
  404322:	4613      	mov	r3, r2
  404324:	f040 856e 	bne.w	404e04 <_svfprintf_r+0xcb0>
  404328:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40432c:	f000 856a 	beq.w	404e04 <_svfprintf_r+0xcb0>
  404330:	8814      	ldrh	r4, [r2, #0]
  404332:	3204      	adds	r2, #4
  404334:	2500      	movs	r5, #0
  404336:	2301      	movs	r3, #1
  404338:	920f      	str	r2, [sp, #60]	; 0x3c
  40433a:	2700      	movs	r7, #0
  40433c:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  404340:	990a      	ldr	r1, [sp, #40]	; 0x28
  404342:	1c4a      	adds	r2, r1, #1
  404344:	f000 8265 	beq.w	404812 <_svfprintf_r+0x6be>
  404348:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  40434c:	9207      	str	r2, [sp, #28]
  40434e:	ea54 0205 	orrs.w	r2, r4, r5
  404352:	f040 8264 	bne.w	40481e <_svfprintf_r+0x6ca>
  404356:	2900      	cmp	r1, #0
  404358:	f040 843c 	bne.w	404bd4 <_svfprintf_r+0xa80>
  40435c:	2b00      	cmp	r3, #0
  40435e:	f040 84d7 	bne.w	404d10 <_svfprintf_r+0xbbc>
  404362:	f01b 0301 	ands.w	r3, fp, #1
  404366:	930e      	str	r3, [sp, #56]	; 0x38
  404368:	f000 8604 	beq.w	404f74 <_svfprintf_r+0xe20>
  40436c:	ae42      	add	r6, sp, #264	; 0x108
  40436e:	2330      	movs	r3, #48	; 0x30
  404370:	f806 3d41 	strb.w	r3, [r6, #-65]!
  404374:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404376:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404378:	4293      	cmp	r3, r2
  40437a:	bfb8      	it	lt
  40437c:	4613      	movlt	r3, r2
  40437e:	9308      	str	r3, [sp, #32]
  404380:	2300      	movs	r3, #0
  404382:	9312      	str	r3, [sp, #72]	; 0x48
  404384:	b117      	cbz	r7, 40438c <_svfprintf_r+0x238>
  404386:	9b08      	ldr	r3, [sp, #32]
  404388:	3301      	adds	r3, #1
  40438a:	9308      	str	r3, [sp, #32]
  40438c:	9b07      	ldr	r3, [sp, #28]
  40438e:	f013 0302 	ands.w	r3, r3, #2
  404392:	9310      	str	r3, [sp, #64]	; 0x40
  404394:	d002      	beq.n	40439c <_svfprintf_r+0x248>
  404396:	9b08      	ldr	r3, [sp, #32]
  404398:	3302      	adds	r3, #2
  40439a:	9308      	str	r3, [sp, #32]
  40439c:	9b07      	ldr	r3, [sp, #28]
  40439e:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  4043a2:	f040 830e 	bne.w	4049c2 <_svfprintf_r+0x86e>
  4043a6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4043a8:	9a08      	ldr	r2, [sp, #32]
  4043aa:	eba3 0b02 	sub.w	fp, r3, r2
  4043ae:	f1bb 0f00 	cmp.w	fp, #0
  4043b2:	f340 8306 	ble.w	4049c2 <_svfprintf_r+0x86e>
  4043b6:	f1bb 0f10 	cmp.w	fp, #16
  4043ba:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4043bc:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4043be:	dd29      	ble.n	404414 <_svfprintf_r+0x2c0>
  4043c0:	4643      	mov	r3, r8
  4043c2:	4621      	mov	r1, r4
  4043c4:	46a8      	mov	r8, r5
  4043c6:	2710      	movs	r7, #16
  4043c8:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4043ca:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4043cc:	e006      	b.n	4043dc <_svfprintf_r+0x288>
  4043ce:	f1ab 0b10 	sub.w	fp, fp, #16
  4043d2:	f1bb 0f10 	cmp.w	fp, #16
  4043d6:	f103 0308 	add.w	r3, r3, #8
  4043da:	dd18      	ble.n	40440e <_svfprintf_r+0x2ba>
  4043dc:	3201      	adds	r2, #1
  4043de:	48b7      	ldr	r0, [pc, #732]	; (4046bc <_svfprintf_r+0x568>)
  4043e0:	9226      	str	r2, [sp, #152]	; 0x98
  4043e2:	3110      	adds	r1, #16
  4043e4:	2a07      	cmp	r2, #7
  4043e6:	9127      	str	r1, [sp, #156]	; 0x9c
  4043e8:	e883 0081 	stmia.w	r3, {r0, r7}
  4043ec:	ddef      	ble.n	4043ce <_svfprintf_r+0x27a>
  4043ee:	aa25      	add	r2, sp, #148	; 0x94
  4043f0:	4629      	mov	r1, r5
  4043f2:	4620      	mov	r0, r4
  4043f4:	f003 f812 	bl	40741c <__ssprint_r>
  4043f8:	2800      	cmp	r0, #0
  4043fa:	f47f af7d 	bne.w	4042f8 <_svfprintf_r+0x1a4>
  4043fe:	f1ab 0b10 	sub.w	fp, fp, #16
  404402:	f1bb 0f10 	cmp.w	fp, #16
  404406:	9927      	ldr	r1, [sp, #156]	; 0x9c
  404408:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40440a:	464b      	mov	r3, r9
  40440c:	dce6      	bgt.n	4043dc <_svfprintf_r+0x288>
  40440e:	4645      	mov	r5, r8
  404410:	460c      	mov	r4, r1
  404412:	4698      	mov	r8, r3
  404414:	3201      	adds	r2, #1
  404416:	4ba9      	ldr	r3, [pc, #676]	; (4046bc <_svfprintf_r+0x568>)
  404418:	9226      	str	r2, [sp, #152]	; 0x98
  40441a:	445c      	add	r4, fp
  40441c:	2a07      	cmp	r2, #7
  40441e:	9427      	str	r4, [sp, #156]	; 0x9c
  404420:	e888 0808 	stmia.w	r8, {r3, fp}
  404424:	f300 8498 	bgt.w	404d58 <_svfprintf_r+0xc04>
  404428:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  40442c:	f108 0808 	add.w	r8, r8, #8
  404430:	b177      	cbz	r7, 404450 <_svfprintf_r+0x2fc>
  404432:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404434:	3301      	adds	r3, #1
  404436:	3401      	adds	r4, #1
  404438:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  40443c:	2201      	movs	r2, #1
  40443e:	2b07      	cmp	r3, #7
  404440:	9427      	str	r4, [sp, #156]	; 0x9c
  404442:	9326      	str	r3, [sp, #152]	; 0x98
  404444:	e888 0006 	stmia.w	r8, {r1, r2}
  404448:	f300 83db 	bgt.w	404c02 <_svfprintf_r+0xaae>
  40444c:	f108 0808 	add.w	r8, r8, #8
  404450:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404452:	b16b      	cbz	r3, 404470 <_svfprintf_r+0x31c>
  404454:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404456:	3301      	adds	r3, #1
  404458:	3402      	adds	r4, #2
  40445a:	a91e      	add	r1, sp, #120	; 0x78
  40445c:	2202      	movs	r2, #2
  40445e:	2b07      	cmp	r3, #7
  404460:	9427      	str	r4, [sp, #156]	; 0x9c
  404462:	9326      	str	r3, [sp, #152]	; 0x98
  404464:	e888 0006 	stmia.w	r8, {r1, r2}
  404468:	f300 83d6 	bgt.w	404c18 <_svfprintf_r+0xac4>
  40446c:	f108 0808 	add.w	r8, r8, #8
  404470:	2d80      	cmp	r5, #128	; 0x80
  404472:	f000 8315 	beq.w	404aa0 <_svfprintf_r+0x94c>
  404476:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404478:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40447a:	1a9f      	subs	r7, r3, r2
  40447c:	2f00      	cmp	r7, #0
  40447e:	dd36      	ble.n	4044ee <_svfprintf_r+0x39a>
  404480:	2f10      	cmp	r7, #16
  404482:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404484:	4d8e      	ldr	r5, [pc, #568]	; (4046c0 <_svfprintf_r+0x56c>)
  404486:	dd27      	ble.n	4044d8 <_svfprintf_r+0x384>
  404488:	4642      	mov	r2, r8
  40448a:	4621      	mov	r1, r4
  40448c:	46b0      	mov	r8, r6
  40448e:	f04f 0b10 	mov.w	fp, #16
  404492:	462e      	mov	r6, r5
  404494:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  404496:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  404498:	e004      	b.n	4044a4 <_svfprintf_r+0x350>
  40449a:	3f10      	subs	r7, #16
  40449c:	2f10      	cmp	r7, #16
  40449e:	f102 0208 	add.w	r2, r2, #8
  4044a2:	dd15      	ble.n	4044d0 <_svfprintf_r+0x37c>
  4044a4:	3301      	adds	r3, #1
  4044a6:	3110      	adds	r1, #16
  4044a8:	2b07      	cmp	r3, #7
  4044aa:	9127      	str	r1, [sp, #156]	; 0x9c
  4044ac:	9326      	str	r3, [sp, #152]	; 0x98
  4044ae:	e882 0840 	stmia.w	r2, {r6, fp}
  4044b2:	ddf2      	ble.n	40449a <_svfprintf_r+0x346>
  4044b4:	aa25      	add	r2, sp, #148	; 0x94
  4044b6:	4629      	mov	r1, r5
  4044b8:	4620      	mov	r0, r4
  4044ba:	f002 ffaf 	bl	40741c <__ssprint_r>
  4044be:	2800      	cmp	r0, #0
  4044c0:	f47f af1a 	bne.w	4042f8 <_svfprintf_r+0x1a4>
  4044c4:	3f10      	subs	r7, #16
  4044c6:	2f10      	cmp	r7, #16
  4044c8:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4044ca:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4044cc:	464a      	mov	r2, r9
  4044ce:	dce9      	bgt.n	4044a4 <_svfprintf_r+0x350>
  4044d0:	4635      	mov	r5, r6
  4044d2:	460c      	mov	r4, r1
  4044d4:	4646      	mov	r6, r8
  4044d6:	4690      	mov	r8, r2
  4044d8:	3301      	adds	r3, #1
  4044da:	443c      	add	r4, r7
  4044dc:	2b07      	cmp	r3, #7
  4044de:	9427      	str	r4, [sp, #156]	; 0x9c
  4044e0:	9326      	str	r3, [sp, #152]	; 0x98
  4044e2:	e888 00a0 	stmia.w	r8, {r5, r7}
  4044e6:	f300 8381 	bgt.w	404bec <_svfprintf_r+0xa98>
  4044ea:	f108 0808 	add.w	r8, r8, #8
  4044ee:	9b07      	ldr	r3, [sp, #28]
  4044f0:	05df      	lsls	r7, r3, #23
  4044f2:	f100 8268 	bmi.w	4049c6 <_svfprintf_r+0x872>
  4044f6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4044f8:	990e      	ldr	r1, [sp, #56]	; 0x38
  4044fa:	f8c8 6000 	str.w	r6, [r8]
  4044fe:	3301      	adds	r3, #1
  404500:	440c      	add	r4, r1
  404502:	2b07      	cmp	r3, #7
  404504:	9427      	str	r4, [sp, #156]	; 0x9c
  404506:	f8c8 1004 	str.w	r1, [r8, #4]
  40450a:	9326      	str	r3, [sp, #152]	; 0x98
  40450c:	f300 834d 	bgt.w	404baa <_svfprintf_r+0xa56>
  404510:	f108 0808 	add.w	r8, r8, #8
  404514:	9b07      	ldr	r3, [sp, #28]
  404516:	075b      	lsls	r3, r3, #29
  404518:	d53a      	bpl.n	404590 <_svfprintf_r+0x43c>
  40451a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40451c:	9a08      	ldr	r2, [sp, #32]
  40451e:	1a9d      	subs	r5, r3, r2
  404520:	2d00      	cmp	r5, #0
  404522:	dd35      	ble.n	404590 <_svfprintf_r+0x43c>
  404524:	2d10      	cmp	r5, #16
  404526:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404528:	dd20      	ble.n	40456c <_svfprintf_r+0x418>
  40452a:	2610      	movs	r6, #16
  40452c:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40452e:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  404532:	e004      	b.n	40453e <_svfprintf_r+0x3ea>
  404534:	3d10      	subs	r5, #16
  404536:	2d10      	cmp	r5, #16
  404538:	f108 0808 	add.w	r8, r8, #8
  40453c:	dd16      	ble.n	40456c <_svfprintf_r+0x418>
  40453e:	3301      	adds	r3, #1
  404540:	4a5e      	ldr	r2, [pc, #376]	; (4046bc <_svfprintf_r+0x568>)
  404542:	9326      	str	r3, [sp, #152]	; 0x98
  404544:	3410      	adds	r4, #16
  404546:	2b07      	cmp	r3, #7
  404548:	9427      	str	r4, [sp, #156]	; 0x9c
  40454a:	e888 0044 	stmia.w	r8, {r2, r6}
  40454e:	ddf1      	ble.n	404534 <_svfprintf_r+0x3e0>
  404550:	aa25      	add	r2, sp, #148	; 0x94
  404552:	4659      	mov	r1, fp
  404554:	4638      	mov	r0, r7
  404556:	f002 ff61 	bl	40741c <__ssprint_r>
  40455a:	2800      	cmp	r0, #0
  40455c:	f47f aecc 	bne.w	4042f8 <_svfprintf_r+0x1a4>
  404560:	3d10      	subs	r5, #16
  404562:	2d10      	cmp	r5, #16
  404564:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404566:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404568:	46c8      	mov	r8, r9
  40456a:	dce8      	bgt.n	40453e <_svfprintf_r+0x3ea>
  40456c:	3301      	adds	r3, #1
  40456e:	4a53      	ldr	r2, [pc, #332]	; (4046bc <_svfprintf_r+0x568>)
  404570:	9326      	str	r3, [sp, #152]	; 0x98
  404572:	442c      	add	r4, r5
  404574:	2b07      	cmp	r3, #7
  404576:	9427      	str	r4, [sp, #156]	; 0x9c
  404578:	e888 0024 	stmia.w	r8, {r2, r5}
  40457c:	dd08      	ble.n	404590 <_svfprintf_r+0x43c>
  40457e:	aa25      	add	r2, sp, #148	; 0x94
  404580:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404582:	980c      	ldr	r0, [sp, #48]	; 0x30
  404584:	f002 ff4a 	bl	40741c <__ssprint_r>
  404588:	2800      	cmp	r0, #0
  40458a:	f47f aeb5 	bne.w	4042f8 <_svfprintf_r+0x1a4>
  40458e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404590:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404592:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  404594:	9908      	ldr	r1, [sp, #32]
  404596:	428a      	cmp	r2, r1
  404598:	bfac      	ite	ge
  40459a:	189b      	addge	r3, r3, r2
  40459c:	185b      	addlt	r3, r3, r1
  40459e:	9309      	str	r3, [sp, #36]	; 0x24
  4045a0:	2c00      	cmp	r4, #0
  4045a2:	f040 830d 	bne.w	404bc0 <_svfprintf_r+0xa6c>
  4045a6:	2300      	movs	r3, #0
  4045a8:	9326      	str	r3, [sp, #152]	; 0x98
  4045aa:	46c8      	mov	r8, r9
  4045ac:	e5f9      	b.n	4041a2 <_svfprintf_r+0x4e>
  4045ae:	9311      	str	r3, [sp, #68]	; 0x44
  4045b0:	f01b 0320 	ands.w	r3, fp, #32
  4045b4:	f040 81e3 	bne.w	40497e <_svfprintf_r+0x82a>
  4045b8:	f01b 0210 	ands.w	r2, fp, #16
  4045bc:	f040 842e 	bne.w	404e1c <_svfprintf_r+0xcc8>
  4045c0:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  4045c4:	f000 842a 	beq.w	404e1c <_svfprintf_r+0xcc8>
  4045c8:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4045ca:	4613      	mov	r3, r2
  4045cc:	460a      	mov	r2, r1
  4045ce:	3204      	adds	r2, #4
  4045d0:	880c      	ldrh	r4, [r1, #0]
  4045d2:	920f      	str	r2, [sp, #60]	; 0x3c
  4045d4:	2500      	movs	r5, #0
  4045d6:	e6b0      	b.n	40433a <_svfprintf_r+0x1e6>
  4045d8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4045da:	9311      	str	r3, [sp, #68]	; 0x44
  4045dc:	6816      	ldr	r6, [r2, #0]
  4045de:	2400      	movs	r4, #0
  4045e0:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  4045e4:	1d15      	adds	r5, r2, #4
  4045e6:	2e00      	cmp	r6, #0
  4045e8:	f000 86a7 	beq.w	40533a <_svfprintf_r+0x11e6>
  4045ec:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4045ee:	1c53      	adds	r3, r2, #1
  4045f0:	f000 8609 	beq.w	405206 <_svfprintf_r+0x10b2>
  4045f4:	4621      	mov	r1, r4
  4045f6:	4630      	mov	r0, r6
  4045f8:	f002 fa8a 	bl	406b10 <memchr>
  4045fc:	2800      	cmp	r0, #0
  4045fe:	f000 86e1 	beq.w	4053c4 <_svfprintf_r+0x1270>
  404602:	1b83      	subs	r3, r0, r6
  404604:	930e      	str	r3, [sp, #56]	; 0x38
  404606:	940a      	str	r4, [sp, #40]	; 0x28
  404608:	950f      	str	r5, [sp, #60]	; 0x3c
  40460a:	f8cd b01c 	str.w	fp, [sp, #28]
  40460e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404612:	9308      	str	r3, [sp, #32]
  404614:	9412      	str	r4, [sp, #72]	; 0x48
  404616:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  40461a:	e6b3      	b.n	404384 <_svfprintf_r+0x230>
  40461c:	f89a 3000 	ldrb.w	r3, [sl]
  404620:	2201      	movs	r2, #1
  404622:	212b      	movs	r1, #43	; 0x2b
  404624:	e5ee      	b.n	404204 <_svfprintf_r+0xb0>
  404626:	f04b 0b20 	orr.w	fp, fp, #32
  40462a:	f89a 3000 	ldrb.w	r3, [sl]
  40462e:	e5e9      	b.n	404204 <_svfprintf_r+0xb0>
  404630:	9311      	str	r3, [sp, #68]	; 0x44
  404632:	2a00      	cmp	r2, #0
  404634:	f040 8795 	bne.w	405562 <_svfprintf_r+0x140e>
  404638:	4b22      	ldr	r3, [pc, #136]	; (4046c4 <_svfprintf_r+0x570>)
  40463a:	9318      	str	r3, [sp, #96]	; 0x60
  40463c:	f01b 0f20 	tst.w	fp, #32
  404640:	f040 8111 	bne.w	404866 <_svfprintf_r+0x712>
  404644:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404646:	f01b 0f10 	tst.w	fp, #16
  40464a:	4613      	mov	r3, r2
  40464c:	f040 83e1 	bne.w	404e12 <_svfprintf_r+0xcbe>
  404650:	f01b 0f40 	tst.w	fp, #64	; 0x40
  404654:	f000 83dd 	beq.w	404e12 <_svfprintf_r+0xcbe>
  404658:	3304      	adds	r3, #4
  40465a:	8814      	ldrh	r4, [r2, #0]
  40465c:	930f      	str	r3, [sp, #60]	; 0x3c
  40465e:	2500      	movs	r5, #0
  404660:	f01b 0f01 	tst.w	fp, #1
  404664:	f000 810c 	beq.w	404880 <_svfprintf_r+0x72c>
  404668:	ea54 0305 	orrs.w	r3, r4, r5
  40466c:	f000 8108 	beq.w	404880 <_svfprintf_r+0x72c>
  404670:	2330      	movs	r3, #48	; 0x30
  404672:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  404676:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  40467a:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  40467e:	f04b 0b02 	orr.w	fp, fp, #2
  404682:	2302      	movs	r3, #2
  404684:	e659      	b.n	40433a <_svfprintf_r+0x1e6>
  404686:	f89a 3000 	ldrb.w	r3, [sl]
  40468a:	2900      	cmp	r1, #0
  40468c:	f47f adba 	bne.w	404204 <_svfprintf_r+0xb0>
  404690:	2201      	movs	r2, #1
  404692:	2120      	movs	r1, #32
  404694:	e5b6      	b.n	404204 <_svfprintf_r+0xb0>
  404696:	f04b 0b01 	orr.w	fp, fp, #1
  40469a:	f89a 3000 	ldrb.w	r3, [sl]
  40469e:	e5b1      	b.n	404204 <_svfprintf_r+0xb0>
  4046a0:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  4046a2:	6823      	ldr	r3, [r4, #0]
  4046a4:	930d      	str	r3, [sp, #52]	; 0x34
  4046a6:	4618      	mov	r0, r3
  4046a8:	2800      	cmp	r0, #0
  4046aa:	4623      	mov	r3, r4
  4046ac:	f103 0304 	add.w	r3, r3, #4
  4046b0:	f6ff ae0a 	blt.w	4042c8 <_svfprintf_r+0x174>
  4046b4:	930f      	str	r3, [sp, #60]	; 0x3c
  4046b6:	f89a 3000 	ldrb.w	r3, [sl]
  4046ba:	e5a3      	b.n	404204 <_svfprintf_r+0xb0>
  4046bc:	004090e0 	.word	0x004090e0
  4046c0:	004090f0 	.word	0x004090f0
  4046c4:	004090c0 	.word	0x004090c0
  4046c8:	f04b 0b10 	orr.w	fp, fp, #16
  4046cc:	f01b 0f20 	tst.w	fp, #32
  4046d0:	9311      	str	r3, [sp, #68]	; 0x44
  4046d2:	f43f ae23 	beq.w	40431c <_svfprintf_r+0x1c8>
  4046d6:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4046d8:	3507      	adds	r5, #7
  4046da:	f025 0307 	bic.w	r3, r5, #7
  4046de:	f103 0208 	add.w	r2, r3, #8
  4046e2:	e9d3 4500 	ldrd	r4, r5, [r3]
  4046e6:	920f      	str	r2, [sp, #60]	; 0x3c
  4046e8:	2301      	movs	r3, #1
  4046ea:	e626      	b.n	40433a <_svfprintf_r+0x1e6>
  4046ec:	f89a 3000 	ldrb.w	r3, [sl]
  4046f0:	2b2a      	cmp	r3, #42	; 0x2a
  4046f2:	f10a 0401 	add.w	r4, sl, #1
  4046f6:	f000 8727 	beq.w	405548 <_svfprintf_r+0x13f4>
  4046fa:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4046fe:	2809      	cmp	r0, #9
  404700:	46a2      	mov	sl, r4
  404702:	f200 86ad 	bhi.w	405460 <_svfprintf_r+0x130c>
  404706:	2300      	movs	r3, #0
  404708:	461c      	mov	r4, r3
  40470a:	f81a 3b01 	ldrb.w	r3, [sl], #1
  40470e:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  404712:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  404716:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40471a:	2809      	cmp	r0, #9
  40471c:	d9f5      	bls.n	40470a <_svfprintf_r+0x5b6>
  40471e:	940a      	str	r4, [sp, #40]	; 0x28
  404720:	e572      	b.n	404208 <_svfprintf_r+0xb4>
  404722:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  404726:	f89a 3000 	ldrb.w	r3, [sl]
  40472a:	e56b      	b.n	404204 <_svfprintf_r+0xb0>
  40472c:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  404730:	f89a 3000 	ldrb.w	r3, [sl]
  404734:	e566      	b.n	404204 <_svfprintf_r+0xb0>
  404736:	f89a 3000 	ldrb.w	r3, [sl]
  40473a:	2b6c      	cmp	r3, #108	; 0x6c
  40473c:	bf03      	ittte	eq
  40473e:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  404742:	f04b 0b20 	orreq.w	fp, fp, #32
  404746:	f10a 0a01 	addeq.w	sl, sl, #1
  40474a:	f04b 0b10 	orrne.w	fp, fp, #16
  40474e:	e559      	b.n	404204 <_svfprintf_r+0xb0>
  404750:	2a00      	cmp	r2, #0
  404752:	f040 8711 	bne.w	405578 <_svfprintf_r+0x1424>
  404756:	f01b 0f20 	tst.w	fp, #32
  40475a:	f040 84f9 	bne.w	405150 <_svfprintf_r+0xffc>
  40475e:	f01b 0f10 	tst.w	fp, #16
  404762:	f040 84ac 	bne.w	4050be <_svfprintf_r+0xf6a>
  404766:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40476a:	f000 84a8 	beq.w	4050be <_svfprintf_r+0xf6a>
  40476e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404770:	6813      	ldr	r3, [r2, #0]
  404772:	3204      	adds	r2, #4
  404774:	920f      	str	r2, [sp, #60]	; 0x3c
  404776:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  40477a:	801a      	strh	r2, [r3, #0]
  40477c:	e511      	b.n	4041a2 <_svfprintf_r+0x4e>
  40477e:	990f      	ldr	r1, [sp, #60]	; 0x3c
  404780:	4bb3      	ldr	r3, [pc, #716]	; (404a50 <_svfprintf_r+0x8fc>)
  404782:	680c      	ldr	r4, [r1, #0]
  404784:	9318      	str	r3, [sp, #96]	; 0x60
  404786:	2230      	movs	r2, #48	; 0x30
  404788:	2378      	movs	r3, #120	; 0x78
  40478a:	3104      	adds	r1, #4
  40478c:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  404790:	9311      	str	r3, [sp, #68]	; 0x44
  404792:	f04b 0b02 	orr.w	fp, fp, #2
  404796:	910f      	str	r1, [sp, #60]	; 0x3c
  404798:	2500      	movs	r5, #0
  40479a:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  40479e:	2302      	movs	r3, #2
  4047a0:	e5cb      	b.n	40433a <_svfprintf_r+0x1e6>
  4047a2:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4047a4:	9311      	str	r3, [sp, #68]	; 0x44
  4047a6:	680a      	ldr	r2, [r1, #0]
  4047a8:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  4047ac:	2300      	movs	r3, #0
  4047ae:	460a      	mov	r2, r1
  4047b0:	461f      	mov	r7, r3
  4047b2:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4047b6:	3204      	adds	r2, #4
  4047b8:	2301      	movs	r3, #1
  4047ba:	9308      	str	r3, [sp, #32]
  4047bc:	f8cd b01c 	str.w	fp, [sp, #28]
  4047c0:	970a      	str	r7, [sp, #40]	; 0x28
  4047c2:	9712      	str	r7, [sp, #72]	; 0x48
  4047c4:	920f      	str	r2, [sp, #60]	; 0x3c
  4047c6:	930e      	str	r3, [sp, #56]	; 0x38
  4047c8:	ae28      	add	r6, sp, #160	; 0xa0
  4047ca:	e5df      	b.n	40438c <_svfprintf_r+0x238>
  4047cc:	9311      	str	r3, [sp, #68]	; 0x44
  4047ce:	2a00      	cmp	r2, #0
  4047d0:	f040 86ea 	bne.w	4055a8 <_svfprintf_r+0x1454>
  4047d4:	f01b 0f20 	tst.w	fp, #32
  4047d8:	d15d      	bne.n	404896 <_svfprintf_r+0x742>
  4047da:	f01b 0f10 	tst.w	fp, #16
  4047de:	f040 8308 	bne.w	404df2 <_svfprintf_r+0xc9e>
  4047e2:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4047e6:	f000 8304 	beq.w	404df2 <_svfprintf_r+0xc9e>
  4047ea:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4047ec:	f9b1 4000 	ldrsh.w	r4, [r1]
  4047f0:	3104      	adds	r1, #4
  4047f2:	17e5      	asrs	r5, r4, #31
  4047f4:	4622      	mov	r2, r4
  4047f6:	462b      	mov	r3, r5
  4047f8:	910f      	str	r1, [sp, #60]	; 0x3c
  4047fa:	2a00      	cmp	r2, #0
  4047fc:	f173 0300 	sbcs.w	r3, r3, #0
  404800:	db58      	blt.n	4048b4 <_svfprintf_r+0x760>
  404802:	990a      	ldr	r1, [sp, #40]	; 0x28
  404804:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  404808:	1c4a      	adds	r2, r1, #1
  40480a:	f04f 0301 	mov.w	r3, #1
  40480e:	f47f ad9b 	bne.w	404348 <_svfprintf_r+0x1f4>
  404812:	ea54 0205 	orrs.w	r2, r4, r5
  404816:	f000 81df 	beq.w	404bd8 <_svfprintf_r+0xa84>
  40481a:	f8cd b01c 	str.w	fp, [sp, #28]
  40481e:	2b01      	cmp	r3, #1
  404820:	f000 827b 	beq.w	404d1a <_svfprintf_r+0xbc6>
  404824:	2b02      	cmp	r3, #2
  404826:	f040 8206 	bne.w	404c36 <_svfprintf_r+0xae2>
  40482a:	9818      	ldr	r0, [sp, #96]	; 0x60
  40482c:	464e      	mov	r6, r9
  40482e:	0923      	lsrs	r3, r4, #4
  404830:	f004 010f 	and.w	r1, r4, #15
  404834:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  404838:	092a      	lsrs	r2, r5, #4
  40483a:	461c      	mov	r4, r3
  40483c:	4615      	mov	r5, r2
  40483e:	5c43      	ldrb	r3, [r0, r1]
  404840:	f806 3d01 	strb.w	r3, [r6, #-1]!
  404844:	ea54 0305 	orrs.w	r3, r4, r5
  404848:	d1f1      	bne.n	40482e <_svfprintf_r+0x6da>
  40484a:	eba9 0306 	sub.w	r3, r9, r6
  40484e:	930e      	str	r3, [sp, #56]	; 0x38
  404850:	e590      	b.n	404374 <_svfprintf_r+0x220>
  404852:	9311      	str	r3, [sp, #68]	; 0x44
  404854:	2a00      	cmp	r2, #0
  404856:	f040 86a3 	bne.w	4055a0 <_svfprintf_r+0x144c>
  40485a:	4b7e      	ldr	r3, [pc, #504]	; (404a54 <_svfprintf_r+0x900>)
  40485c:	9318      	str	r3, [sp, #96]	; 0x60
  40485e:	f01b 0f20 	tst.w	fp, #32
  404862:	f43f aeef 	beq.w	404644 <_svfprintf_r+0x4f0>
  404866:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  404868:	3507      	adds	r5, #7
  40486a:	f025 0307 	bic.w	r3, r5, #7
  40486e:	f103 0208 	add.w	r2, r3, #8
  404872:	f01b 0f01 	tst.w	fp, #1
  404876:	920f      	str	r2, [sp, #60]	; 0x3c
  404878:	e9d3 4500 	ldrd	r4, r5, [r3]
  40487c:	f47f aef4 	bne.w	404668 <_svfprintf_r+0x514>
  404880:	2302      	movs	r3, #2
  404882:	e55a      	b.n	40433a <_svfprintf_r+0x1e6>
  404884:	9311      	str	r3, [sp, #68]	; 0x44
  404886:	2a00      	cmp	r2, #0
  404888:	f040 8686 	bne.w	405598 <_svfprintf_r+0x1444>
  40488c:	f04b 0b10 	orr.w	fp, fp, #16
  404890:	f01b 0f20 	tst.w	fp, #32
  404894:	d0a1      	beq.n	4047da <_svfprintf_r+0x686>
  404896:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  404898:	3507      	adds	r5, #7
  40489a:	f025 0507 	bic.w	r5, r5, #7
  40489e:	e9d5 2300 	ldrd	r2, r3, [r5]
  4048a2:	2a00      	cmp	r2, #0
  4048a4:	f105 0108 	add.w	r1, r5, #8
  4048a8:	461d      	mov	r5, r3
  4048aa:	f173 0300 	sbcs.w	r3, r3, #0
  4048ae:	910f      	str	r1, [sp, #60]	; 0x3c
  4048b0:	4614      	mov	r4, r2
  4048b2:	daa6      	bge.n	404802 <_svfprintf_r+0x6ae>
  4048b4:	272d      	movs	r7, #45	; 0x2d
  4048b6:	4264      	negs	r4, r4
  4048b8:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  4048bc:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  4048c0:	2301      	movs	r3, #1
  4048c2:	e53d      	b.n	404340 <_svfprintf_r+0x1ec>
  4048c4:	9311      	str	r3, [sp, #68]	; 0x44
  4048c6:	2a00      	cmp	r2, #0
  4048c8:	f040 8662 	bne.w	405590 <_svfprintf_r+0x143c>
  4048cc:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4048ce:	3507      	adds	r5, #7
  4048d0:	f025 0307 	bic.w	r3, r5, #7
  4048d4:	f103 0208 	add.w	r2, r3, #8
  4048d8:	920f      	str	r2, [sp, #60]	; 0x3c
  4048da:	681a      	ldr	r2, [r3, #0]
  4048dc:	9215      	str	r2, [sp, #84]	; 0x54
  4048de:	685b      	ldr	r3, [r3, #4]
  4048e0:	9314      	str	r3, [sp, #80]	; 0x50
  4048e2:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4048e4:	9d15      	ldr	r5, [sp, #84]	; 0x54
  4048e6:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  4048ea:	4628      	mov	r0, r5
  4048ec:	4621      	mov	r1, r4
  4048ee:	f04f 32ff 	mov.w	r2, #4294967295
  4048f2:	4b59      	ldr	r3, [pc, #356]	; (404a58 <_svfprintf_r+0x904>)
  4048f4:	f003 fe58 	bl	4085a8 <__aeabi_dcmpun>
  4048f8:	2800      	cmp	r0, #0
  4048fa:	f040 834a 	bne.w	404f92 <_svfprintf_r+0xe3e>
  4048fe:	4628      	mov	r0, r5
  404900:	4621      	mov	r1, r4
  404902:	f04f 32ff 	mov.w	r2, #4294967295
  404906:	4b54      	ldr	r3, [pc, #336]	; (404a58 <_svfprintf_r+0x904>)
  404908:	f003 fe30 	bl	40856c <__aeabi_dcmple>
  40490c:	2800      	cmp	r0, #0
  40490e:	f040 8340 	bne.w	404f92 <_svfprintf_r+0xe3e>
  404912:	a815      	add	r0, sp, #84	; 0x54
  404914:	c80d      	ldmia	r0, {r0, r2, r3}
  404916:	9914      	ldr	r1, [sp, #80]	; 0x50
  404918:	f003 fe1e 	bl	408558 <__aeabi_dcmplt>
  40491c:	2800      	cmp	r0, #0
  40491e:	f040 8530 	bne.w	405382 <_svfprintf_r+0x122e>
  404922:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  404926:	4e4d      	ldr	r6, [pc, #308]	; (404a5c <_svfprintf_r+0x908>)
  404928:	4b4d      	ldr	r3, [pc, #308]	; (404a60 <_svfprintf_r+0x90c>)
  40492a:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  40492e:	9007      	str	r0, [sp, #28]
  404930:	9811      	ldr	r0, [sp, #68]	; 0x44
  404932:	2203      	movs	r2, #3
  404934:	2100      	movs	r1, #0
  404936:	9208      	str	r2, [sp, #32]
  404938:	910a      	str	r1, [sp, #40]	; 0x28
  40493a:	2847      	cmp	r0, #71	; 0x47
  40493c:	bfd8      	it	le
  40493e:	461e      	movle	r6, r3
  404940:	920e      	str	r2, [sp, #56]	; 0x38
  404942:	9112      	str	r1, [sp, #72]	; 0x48
  404944:	e51e      	b.n	404384 <_svfprintf_r+0x230>
  404946:	f04b 0b08 	orr.w	fp, fp, #8
  40494a:	f89a 3000 	ldrb.w	r3, [sl]
  40494e:	e459      	b.n	404204 <_svfprintf_r+0xb0>
  404950:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  404954:	2300      	movs	r3, #0
  404956:	461c      	mov	r4, r3
  404958:	f81a 3b01 	ldrb.w	r3, [sl], #1
  40495c:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  404960:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  404964:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  404968:	2809      	cmp	r0, #9
  40496a:	d9f5      	bls.n	404958 <_svfprintf_r+0x804>
  40496c:	940d      	str	r4, [sp, #52]	; 0x34
  40496e:	e44b      	b.n	404208 <_svfprintf_r+0xb4>
  404970:	f04b 0b10 	orr.w	fp, fp, #16
  404974:	9311      	str	r3, [sp, #68]	; 0x44
  404976:	f01b 0320 	ands.w	r3, fp, #32
  40497a:	f43f ae1d 	beq.w	4045b8 <_svfprintf_r+0x464>
  40497e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  404980:	3507      	adds	r5, #7
  404982:	f025 0307 	bic.w	r3, r5, #7
  404986:	f103 0208 	add.w	r2, r3, #8
  40498a:	e9d3 4500 	ldrd	r4, r5, [r3]
  40498e:	920f      	str	r2, [sp, #60]	; 0x3c
  404990:	2300      	movs	r3, #0
  404992:	e4d2      	b.n	40433a <_svfprintf_r+0x1e6>
  404994:	9311      	str	r3, [sp, #68]	; 0x44
  404996:	2a00      	cmp	r2, #0
  404998:	f040 85e7 	bne.w	40556a <_svfprintf_r+0x1416>
  40499c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40499e:	2a00      	cmp	r2, #0
  4049a0:	f43f aca3 	beq.w	4042ea <_svfprintf_r+0x196>
  4049a4:	2300      	movs	r3, #0
  4049a6:	2101      	movs	r1, #1
  4049a8:	461f      	mov	r7, r3
  4049aa:	9108      	str	r1, [sp, #32]
  4049ac:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  4049b0:	f8cd b01c 	str.w	fp, [sp, #28]
  4049b4:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4049b8:	930a      	str	r3, [sp, #40]	; 0x28
  4049ba:	9312      	str	r3, [sp, #72]	; 0x48
  4049bc:	910e      	str	r1, [sp, #56]	; 0x38
  4049be:	ae28      	add	r6, sp, #160	; 0xa0
  4049c0:	e4e4      	b.n	40438c <_svfprintf_r+0x238>
  4049c2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4049c4:	e534      	b.n	404430 <_svfprintf_r+0x2dc>
  4049c6:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4049c8:	2b65      	cmp	r3, #101	; 0x65
  4049ca:	f340 80a7 	ble.w	404b1c <_svfprintf_r+0x9c8>
  4049ce:	a815      	add	r0, sp, #84	; 0x54
  4049d0:	c80d      	ldmia	r0, {r0, r2, r3}
  4049d2:	9914      	ldr	r1, [sp, #80]	; 0x50
  4049d4:	f003 fdb6 	bl	408544 <__aeabi_dcmpeq>
  4049d8:	2800      	cmp	r0, #0
  4049da:	f000 8150 	beq.w	404c7e <_svfprintf_r+0xb2a>
  4049de:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4049e0:	4a20      	ldr	r2, [pc, #128]	; (404a64 <_svfprintf_r+0x910>)
  4049e2:	f8c8 2000 	str.w	r2, [r8]
  4049e6:	3301      	adds	r3, #1
  4049e8:	3401      	adds	r4, #1
  4049ea:	2201      	movs	r2, #1
  4049ec:	2b07      	cmp	r3, #7
  4049ee:	9427      	str	r4, [sp, #156]	; 0x9c
  4049f0:	9326      	str	r3, [sp, #152]	; 0x98
  4049f2:	f8c8 2004 	str.w	r2, [r8, #4]
  4049f6:	f300 836a 	bgt.w	4050ce <_svfprintf_r+0xf7a>
  4049fa:	f108 0808 	add.w	r8, r8, #8
  4049fe:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  404a00:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  404a02:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404a04:	4293      	cmp	r3, r2
  404a06:	db03      	blt.n	404a10 <_svfprintf_r+0x8bc>
  404a08:	9b07      	ldr	r3, [sp, #28]
  404a0a:	07dd      	lsls	r5, r3, #31
  404a0c:	f57f ad82 	bpl.w	404514 <_svfprintf_r+0x3c0>
  404a10:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404a12:	9919      	ldr	r1, [sp, #100]	; 0x64
  404a14:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  404a16:	f8c8 2000 	str.w	r2, [r8]
  404a1a:	3301      	adds	r3, #1
  404a1c:	440c      	add	r4, r1
  404a1e:	2b07      	cmp	r3, #7
  404a20:	f8c8 1004 	str.w	r1, [r8, #4]
  404a24:	9427      	str	r4, [sp, #156]	; 0x9c
  404a26:	9326      	str	r3, [sp, #152]	; 0x98
  404a28:	f300 839e 	bgt.w	405168 <_svfprintf_r+0x1014>
  404a2c:	f108 0808 	add.w	r8, r8, #8
  404a30:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404a32:	1e5e      	subs	r6, r3, #1
  404a34:	2e00      	cmp	r6, #0
  404a36:	f77f ad6d 	ble.w	404514 <_svfprintf_r+0x3c0>
  404a3a:	2e10      	cmp	r6, #16
  404a3c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404a3e:	4d0a      	ldr	r5, [pc, #40]	; (404a68 <_svfprintf_r+0x914>)
  404a40:	f340 81f5 	ble.w	404e2e <_svfprintf_r+0xcda>
  404a44:	4622      	mov	r2, r4
  404a46:	2710      	movs	r7, #16
  404a48:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  404a4c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  404a4e:	e013      	b.n	404a78 <_svfprintf_r+0x924>
  404a50:	004090c0 	.word	0x004090c0
  404a54:	004090ac 	.word	0x004090ac
  404a58:	7fefffff 	.word	0x7fefffff
  404a5c:	004090a0 	.word	0x004090a0
  404a60:	0040909c 	.word	0x0040909c
  404a64:	004090dc 	.word	0x004090dc
  404a68:	004090f0 	.word	0x004090f0
  404a6c:	f108 0808 	add.w	r8, r8, #8
  404a70:	3e10      	subs	r6, #16
  404a72:	2e10      	cmp	r6, #16
  404a74:	f340 81da 	ble.w	404e2c <_svfprintf_r+0xcd8>
  404a78:	3301      	adds	r3, #1
  404a7a:	3210      	adds	r2, #16
  404a7c:	2b07      	cmp	r3, #7
  404a7e:	9227      	str	r2, [sp, #156]	; 0x9c
  404a80:	9326      	str	r3, [sp, #152]	; 0x98
  404a82:	e888 00a0 	stmia.w	r8, {r5, r7}
  404a86:	ddf1      	ble.n	404a6c <_svfprintf_r+0x918>
  404a88:	aa25      	add	r2, sp, #148	; 0x94
  404a8a:	4621      	mov	r1, r4
  404a8c:	4658      	mov	r0, fp
  404a8e:	f002 fcc5 	bl	40741c <__ssprint_r>
  404a92:	2800      	cmp	r0, #0
  404a94:	f47f ac30 	bne.w	4042f8 <_svfprintf_r+0x1a4>
  404a98:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404a9a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404a9c:	46c8      	mov	r8, r9
  404a9e:	e7e7      	b.n	404a70 <_svfprintf_r+0x91c>
  404aa0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404aa2:	9a08      	ldr	r2, [sp, #32]
  404aa4:	1a9f      	subs	r7, r3, r2
  404aa6:	2f00      	cmp	r7, #0
  404aa8:	f77f ace5 	ble.w	404476 <_svfprintf_r+0x322>
  404aac:	2f10      	cmp	r7, #16
  404aae:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404ab0:	4db6      	ldr	r5, [pc, #728]	; (404d8c <_svfprintf_r+0xc38>)
  404ab2:	dd27      	ble.n	404b04 <_svfprintf_r+0x9b0>
  404ab4:	4642      	mov	r2, r8
  404ab6:	4621      	mov	r1, r4
  404ab8:	46b0      	mov	r8, r6
  404aba:	f04f 0b10 	mov.w	fp, #16
  404abe:	462e      	mov	r6, r5
  404ac0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  404ac2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  404ac4:	e004      	b.n	404ad0 <_svfprintf_r+0x97c>
  404ac6:	3f10      	subs	r7, #16
  404ac8:	2f10      	cmp	r7, #16
  404aca:	f102 0208 	add.w	r2, r2, #8
  404ace:	dd15      	ble.n	404afc <_svfprintf_r+0x9a8>
  404ad0:	3301      	adds	r3, #1
  404ad2:	3110      	adds	r1, #16
  404ad4:	2b07      	cmp	r3, #7
  404ad6:	9127      	str	r1, [sp, #156]	; 0x9c
  404ad8:	9326      	str	r3, [sp, #152]	; 0x98
  404ada:	e882 0840 	stmia.w	r2, {r6, fp}
  404ade:	ddf2      	ble.n	404ac6 <_svfprintf_r+0x972>
  404ae0:	aa25      	add	r2, sp, #148	; 0x94
  404ae2:	4629      	mov	r1, r5
  404ae4:	4620      	mov	r0, r4
  404ae6:	f002 fc99 	bl	40741c <__ssprint_r>
  404aea:	2800      	cmp	r0, #0
  404aec:	f47f ac04 	bne.w	4042f8 <_svfprintf_r+0x1a4>
  404af0:	3f10      	subs	r7, #16
  404af2:	2f10      	cmp	r7, #16
  404af4:	9927      	ldr	r1, [sp, #156]	; 0x9c
  404af6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404af8:	464a      	mov	r2, r9
  404afa:	dce9      	bgt.n	404ad0 <_svfprintf_r+0x97c>
  404afc:	4635      	mov	r5, r6
  404afe:	460c      	mov	r4, r1
  404b00:	4646      	mov	r6, r8
  404b02:	4690      	mov	r8, r2
  404b04:	3301      	adds	r3, #1
  404b06:	443c      	add	r4, r7
  404b08:	2b07      	cmp	r3, #7
  404b0a:	9427      	str	r4, [sp, #156]	; 0x9c
  404b0c:	9326      	str	r3, [sp, #152]	; 0x98
  404b0e:	e888 00a0 	stmia.w	r8, {r5, r7}
  404b12:	f300 8232 	bgt.w	404f7a <_svfprintf_r+0xe26>
  404b16:	f108 0808 	add.w	r8, r8, #8
  404b1a:	e4ac      	b.n	404476 <_svfprintf_r+0x322>
  404b1c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404b1e:	9f26      	ldr	r7, [sp, #152]	; 0x98
  404b20:	2b01      	cmp	r3, #1
  404b22:	f340 81fe 	ble.w	404f22 <_svfprintf_r+0xdce>
  404b26:	3701      	adds	r7, #1
  404b28:	3401      	adds	r4, #1
  404b2a:	2301      	movs	r3, #1
  404b2c:	2f07      	cmp	r7, #7
  404b2e:	9427      	str	r4, [sp, #156]	; 0x9c
  404b30:	9726      	str	r7, [sp, #152]	; 0x98
  404b32:	f8c8 6000 	str.w	r6, [r8]
  404b36:	f8c8 3004 	str.w	r3, [r8, #4]
  404b3a:	f300 8203 	bgt.w	404f44 <_svfprintf_r+0xdf0>
  404b3e:	f108 0808 	add.w	r8, r8, #8
  404b42:	9a19      	ldr	r2, [sp, #100]	; 0x64
  404b44:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  404b46:	f8c8 3000 	str.w	r3, [r8]
  404b4a:	3701      	adds	r7, #1
  404b4c:	4414      	add	r4, r2
  404b4e:	2f07      	cmp	r7, #7
  404b50:	9427      	str	r4, [sp, #156]	; 0x9c
  404b52:	9726      	str	r7, [sp, #152]	; 0x98
  404b54:	f8c8 2004 	str.w	r2, [r8, #4]
  404b58:	f300 8200 	bgt.w	404f5c <_svfprintf_r+0xe08>
  404b5c:	f108 0808 	add.w	r8, r8, #8
  404b60:	a815      	add	r0, sp, #84	; 0x54
  404b62:	c80d      	ldmia	r0, {r0, r2, r3}
  404b64:	9914      	ldr	r1, [sp, #80]	; 0x50
  404b66:	f003 fced 	bl	408544 <__aeabi_dcmpeq>
  404b6a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404b6c:	2800      	cmp	r0, #0
  404b6e:	f040 8101 	bne.w	404d74 <_svfprintf_r+0xc20>
  404b72:	3b01      	subs	r3, #1
  404b74:	3701      	adds	r7, #1
  404b76:	3601      	adds	r6, #1
  404b78:	441c      	add	r4, r3
  404b7a:	2f07      	cmp	r7, #7
  404b7c:	9726      	str	r7, [sp, #152]	; 0x98
  404b7e:	9427      	str	r4, [sp, #156]	; 0x9c
  404b80:	f8c8 6000 	str.w	r6, [r8]
  404b84:	f8c8 3004 	str.w	r3, [r8, #4]
  404b88:	f300 8127 	bgt.w	404dda <_svfprintf_r+0xc86>
  404b8c:	f108 0808 	add.w	r8, r8, #8
  404b90:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  404b92:	f8c8 2004 	str.w	r2, [r8, #4]
  404b96:	3701      	adds	r7, #1
  404b98:	4414      	add	r4, r2
  404b9a:	ab21      	add	r3, sp, #132	; 0x84
  404b9c:	2f07      	cmp	r7, #7
  404b9e:	9427      	str	r4, [sp, #156]	; 0x9c
  404ba0:	9726      	str	r7, [sp, #152]	; 0x98
  404ba2:	f8c8 3000 	str.w	r3, [r8]
  404ba6:	f77f acb3 	ble.w	404510 <_svfprintf_r+0x3bc>
  404baa:	aa25      	add	r2, sp, #148	; 0x94
  404bac:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404bae:	980c      	ldr	r0, [sp, #48]	; 0x30
  404bb0:	f002 fc34 	bl	40741c <__ssprint_r>
  404bb4:	2800      	cmp	r0, #0
  404bb6:	f47f ab9f 	bne.w	4042f8 <_svfprintf_r+0x1a4>
  404bba:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404bbc:	46c8      	mov	r8, r9
  404bbe:	e4a9      	b.n	404514 <_svfprintf_r+0x3c0>
  404bc0:	aa25      	add	r2, sp, #148	; 0x94
  404bc2:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404bc4:	980c      	ldr	r0, [sp, #48]	; 0x30
  404bc6:	f002 fc29 	bl	40741c <__ssprint_r>
  404bca:	2800      	cmp	r0, #0
  404bcc:	f43f aceb 	beq.w	4045a6 <_svfprintf_r+0x452>
  404bd0:	f7ff bb92 	b.w	4042f8 <_svfprintf_r+0x1a4>
  404bd4:	f8dd b01c 	ldr.w	fp, [sp, #28]
  404bd8:	2b01      	cmp	r3, #1
  404bda:	f000 8134 	beq.w	404e46 <_svfprintf_r+0xcf2>
  404bde:	2b02      	cmp	r3, #2
  404be0:	d125      	bne.n	404c2e <_svfprintf_r+0xada>
  404be2:	f8cd b01c 	str.w	fp, [sp, #28]
  404be6:	2400      	movs	r4, #0
  404be8:	2500      	movs	r5, #0
  404bea:	e61e      	b.n	40482a <_svfprintf_r+0x6d6>
  404bec:	aa25      	add	r2, sp, #148	; 0x94
  404bee:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404bf0:	980c      	ldr	r0, [sp, #48]	; 0x30
  404bf2:	f002 fc13 	bl	40741c <__ssprint_r>
  404bf6:	2800      	cmp	r0, #0
  404bf8:	f47f ab7e 	bne.w	4042f8 <_svfprintf_r+0x1a4>
  404bfc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404bfe:	46c8      	mov	r8, r9
  404c00:	e475      	b.n	4044ee <_svfprintf_r+0x39a>
  404c02:	aa25      	add	r2, sp, #148	; 0x94
  404c04:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404c06:	980c      	ldr	r0, [sp, #48]	; 0x30
  404c08:	f002 fc08 	bl	40741c <__ssprint_r>
  404c0c:	2800      	cmp	r0, #0
  404c0e:	f47f ab73 	bne.w	4042f8 <_svfprintf_r+0x1a4>
  404c12:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404c14:	46c8      	mov	r8, r9
  404c16:	e41b      	b.n	404450 <_svfprintf_r+0x2fc>
  404c18:	aa25      	add	r2, sp, #148	; 0x94
  404c1a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404c1c:	980c      	ldr	r0, [sp, #48]	; 0x30
  404c1e:	f002 fbfd 	bl	40741c <__ssprint_r>
  404c22:	2800      	cmp	r0, #0
  404c24:	f47f ab68 	bne.w	4042f8 <_svfprintf_r+0x1a4>
  404c28:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404c2a:	46c8      	mov	r8, r9
  404c2c:	e420      	b.n	404470 <_svfprintf_r+0x31c>
  404c2e:	f8cd b01c 	str.w	fp, [sp, #28]
  404c32:	2400      	movs	r4, #0
  404c34:	2500      	movs	r5, #0
  404c36:	4649      	mov	r1, r9
  404c38:	e000      	b.n	404c3c <_svfprintf_r+0xae8>
  404c3a:	4631      	mov	r1, r6
  404c3c:	08e2      	lsrs	r2, r4, #3
  404c3e:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  404c42:	08e8      	lsrs	r0, r5, #3
  404c44:	f004 0307 	and.w	r3, r4, #7
  404c48:	4605      	mov	r5, r0
  404c4a:	4614      	mov	r4, r2
  404c4c:	3330      	adds	r3, #48	; 0x30
  404c4e:	ea54 0205 	orrs.w	r2, r4, r5
  404c52:	f801 3c01 	strb.w	r3, [r1, #-1]
  404c56:	f101 36ff 	add.w	r6, r1, #4294967295
  404c5a:	d1ee      	bne.n	404c3a <_svfprintf_r+0xae6>
  404c5c:	9a07      	ldr	r2, [sp, #28]
  404c5e:	07d2      	lsls	r2, r2, #31
  404c60:	f57f adf3 	bpl.w	40484a <_svfprintf_r+0x6f6>
  404c64:	2b30      	cmp	r3, #48	; 0x30
  404c66:	f43f adf0 	beq.w	40484a <_svfprintf_r+0x6f6>
  404c6a:	3902      	subs	r1, #2
  404c6c:	2330      	movs	r3, #48	; 0x30
  404c6e:	f806 3c01 	strb.w	r3, [r6, #-1]
  404c72:	eba9 0301 	sub.w	r3, r9, r1
  404c76:	930e      	str	r3, [sp, #56]	; 0x38
  404c78:	460e      	mov	r6, r1
  404c7a:	f7ff bb7b 	b.w	404374 <_svfprintf_r+0x220>
  404c7e:	991f      	ldr	r1, [sp, #124]	; 0x7c
  404c80:	2900      	cmp	r1, #0
  404c82:	f340 822e 	ble.w	4050e2 <_svfprintf_r+0xf8e>
  404c86:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404c88:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  404c8a:	4293      	cmp	r3, r2
  404c8c:	bfa8      	it	ge
  404c8e:	4613      	movge	r3, r2
  404c90:	2b00      	cmp	r3, #0
  404c92:	461f      	mov	r7, r3
  404c94:	dd0d      	ble.n	404cb2 <_svfprintf_r+0xb5e>
  404c96:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404c98:	f8c8 6000 	str.w	r6, [r8]
  404c9c:	3301      	adds	r3, #1
  404c9e:	443c      	add	r4, r7
  404ca0:	2b07      	cmp	r3, #7
  404ca2:	9427      	str	r4, [sp, #156]	; 0x9c
  404ca4:	f8c8 7004 	str.w	r7, [r8, #4]
  404ca8:	9326      	str	r3, [sp, #152]	; 0x98
  404caa:	f300 831f 	bgt.w	4052ec <_svfprintf_r+0x1198>
  404cae:	f108 0808 	add.w	r8, r8, #8
  404cb2:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404cb4:	2f00      	cmp	r7, #0
  404cb6:	bfa8      	it	ge
  404cb8:	1bdb      	subge	r3, r3, r7
  404cba:	2b00      	cmp	r3, #0
  404cbc:	461f      	mov	r7, r3
  404cbe:	f340 80d6 	ble.w	404e6e <_svfprintf_r+0xd1a>
  404cc2:	2f10      	cmp	r7, #16
  404cc4:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404cc6:	4d31      	ldr	r5, [pc, #196]	; (404d8c <_svfprintf_r+0xc38>)
  404cc8:	f340 81ed 	ble.w	4050a6 <_svfprintf_r+0xf52>
  404ccc:	4642      	mov	r2, r8
  404cce:	4621      	mov	r1, r4
  404cd0:	46b0      	mov	r8, r6
  404cd2:	f04f 0b10 	mov.w	fp, #16
  404cd6:	462e      	mov	r6, r5
  404cd8:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  404cda:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  404cdc:	e004      	b.n	404ce8 <_svfprintf_r+0xb94>
  404cde:	3208      	adds	r2, #8
  404ce0:	3f10      	subs	r7, #16
  404ce2:	2f10      	cmp	r7, #16
  404ce4:	f340 81db 	ble.w	40509e <_svfprintf_r+0xf4a>
  404ce8:	3301      	adds	r3, #1
  404cea:	3110      	adds	r1, #16
  404cec:	2b07      	cmp	r3, #7
  404cee:	9127      	str	r1, [sp, #156]	; 0x9c
  404cf0:	9326      	str	r3, [sp, #152]	; 0x98
  404cf2:	e882 0840 	stmia.w	r2, {r6, fp}
  404cf6:	ddf2      	ble.n	404cde <_svfprintf_r+0xb8a>
  404cf8:	aa25      	add	r2, sp, #148	; 0x94
  404cfa:	4629      	mov	r1, r5
  404cfc:	4620      	mov	r0, r4
  404cfe:	f002 fb8d 	bl	40741c <__ssprint_r>
  404d02:	2800      	cmp	r0, #0
  404d04:	f47f aaf8 	bne.w	4042f8 <_svfprintf_r+0x1a4>
  404d08:	9927      	ldr	r1, [sp, #156]	; 0x9c
  404d0a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404d0c:	464a      	mov	r2, r9
  404d0e:	e7e7      	b.n	404ce0 <_svfprintf_r+0xb8c>
  404d10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404d12:	930e      	str	r3, [sp, #56]	; 0x38
  404d14:	464e      	mov	r6, r9
  404d16:	f7ff bb2d 	b.w	404374 <_svfprintf_r+0x220>
  404d1a:	2d00      	cmp	r5, #0
  404d1c:	bf08      	it	eq
  404d1e:	2c0a      	cmpeq	r4, #10
  404d20:	f0c0 808f 	bcc.w	404e42 <_svfprintf_r+0xcee>
  404d24:	464e      	mov	r6, r9
  404d26:	4620      	mov	r0, r4
  404d28:	4629      	mov	r1, r5
  404d2a:	220a      	movs	r2, #10
  404d2c:	2300      	movs	r3, #0
  404d2e:	f7fe ffed 	bl	403d0c <__aeabi_uldivmod>
  404d32:	3230      	adds	r2, #48	; 0x30
  404d34:	f806 2d01 	strb.w	r2, [r6, #-1]!
  404d38:	4620      	mov	r0, r4
  404d3a:	4629      	mov	r1, r5
  404d3c:	2300      	movs	r3, #0
  404d3e:	220a      	movs	r2, #10
  404d40:	f7fe ffe4 	bl	403d0c <__aeabi_uldivmod>
  404d44:	4604      	mov	r4, r0
  404d46:	460d      	mov	r5, r1
  404d48:	ea54 0305 	orrs.w	r3, r4, r5
  404d4c:	d1eb      	bne.n	404d26 <_svfprintf_r+0xbd2>
  404d4e:	eba9 0306 	sub.w	r3, r9, r6
  404d52:	930e      	str	r3, [sp, #56]	; 0x38
  404d54:	f7ff bb0e 	b.w	404374 <_svfprintf_r+0x220>
  404d58:	aa25      	add	r2, sp, #148	; 0x94
  404d5a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404d5c:	980c      	ldr	r0, [sp, #48]	; 0x30
  404d5e:	f002 fb5d 	bl	40741c <__ssprint_r>
  404d62:	2800      	cmp	r0, #0
  404d64:	f47f aac8 	bne.w	4042f8 <_svfprintf_r+0x1a4>
  404d68:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  404d6c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404d6e:	46c8      	mov	r8, r9
  404d70:	f7ff bb5e 	b.w	404430 <_svfprintf_r+0x2dc>
  404d74:	1e5e      	subs	r6, r3, #1
  404d76:	2e00      	cmp	r6, #0
  404d78:	f77f af0a 	ble.w	404b90 <_svfprintf_r+0xa3c>
  404d7c:	2e10      	cmp	r6, #16
  404d7e:	4d03      	ldr	r5, [pc, #12]	; (404d8c <_svfprintf_r+0xc38>)
  404d80:	dd22      	ble.n	404dc8 <_svfprintf_r+0xc74>
  404d82:	4622      	mov	r2, r4
  404d84:	f04f 0b10 	mov.w	fp, #16
  404d88:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  404d8a:	e006      	b.n	404d9a <_svfprintf_r+0xc46>
  404d8c:	004090f0 	.word	0x004090f0
  404d90:	3e10      	subs	r6, #16
  404d92:	2e10      	cmp	r6, #16
  404d94:	f108 0808 	add.w	r8, r8, #8
  404d98:	dd15      	ble.n	404dc6 <_svfprintf_r+0xc72>
  404d9a:	3701      	adds	r7, #1
  404d9c:	3210      	adds	r2, #16
  404d9e:	2f07      	cmp	r7, #7
  404da0:	9227      	str	r2, [sp, #156]	; 0x9c
  404da2:	9726      	str	r7, [sp, #152]	; 0x98
  404da4:	e888 0820 	stmia.w	r8, {r5, fp}
  404da8:	ddf2      	ble.n	404d90 <_svfprintf_r+0xc3c>
  404daa:	aa25      	add	r2, sp, #148	; 0x94
  404dac:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404dae:	4620      	mov	r0, r4
  404db0:	f002 fb34 	bl	40741c <__ssprint_r>
  404db4:	2800      	cmp	r0, #0
  404db6:	f47f aa9f 	bne.w	4042f8 <_svfprintf_r+0x1a4>
  404dba:	3e10      	subs	r6, #16
  404dbc:	2e10      	cmp	r6, #16
  404dbe:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404dc0:	9f26      	ldr	r7, [sp, #152]	; 0x98
  404dc2:	46c8      	mov	r8, r9
  404dc4:	dce9      	bgt.n	404d9a <_svfprintf_r+0xc46>
  404dc6:	4614      	mov	r4, r2
  404dc8:	3701      	adds	r7, #1
  404dca:	4434      	add	r4, r6
  404dcc:	2f07      	cmp	r7, #7
  404dce:	9427      	str	r4, [sp, #156]	; 0x9c
  404dd0:	9726      	str	r7, [sp, #152]	; 0x98
  404dd2:	e888 0060 	stmia.w	r8, {r5, r6}
  404dd6:	f77f aed9 	ble.w	404b8c <_svfprintf_r+0xa38>
  404dda:	aa25      	add	r2, sp, #148	; 0x94
  404ddc:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404dde:	980c      	ldr	r0, [sp, #48]	; 0x30
  404de0:	f002 fb1c 	bl	40741c <__ssprint_r>
  404de4:	2800      	cmp	r0, #0
  404de6:	f47f aa87 	bne.w	4042f8 <_svfprintf_r+0x1a4>
  404dea:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404dec:	9f26      	ldr	r7, [sp, #152]	; 0x98
  404dee:	46c8      	mov	r8, r9
  404df0:	e6ce      	b.n	404b90 <_svfprintf_r+0xa3c>
  404df2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404df4:	6814      	ldr	r4, [r2, #0]
  404df6:	4613      	mov	r3, r2
  404df8:	3304      	adds	r3, #4
  404dfa:	17e5      	asrs	r5, r4, #31
  404dfc:	930f      	str	r3, [sp, #60]	; 0x3c
  404dfe:	4622      	mov	r2, r4
  404e00:	462b      	mov	r3, r5
  404e02:	e4fa      	b.n	4047fa <_svfprintf_r+0x6a6>
  404e04:	3204      	adds	r2, #4
  404e06:	681c      	ldr	r4, [r3, #0]
  404e08:	920f      	str	r2, [sp, #60]	; 0x3c
  404e0a:	2301      	movs	r3, #1
  404e0c:	2500      	movs	r5, #0
  404e0e:	f7ff ba94 	b.w	40433a <_svfprintf_r+0x1e6>
  404e12:	681c      	ldr	r4, [r3, #0]
  404e14:	3304      	adds	r3, #4
  404e16:	930f      	str	r3, [sp, #60]	; 0x3c
  404e18:	2500      	movs	r5, #0
  404e1a:	e421      	b.n	404660 <_svfprintf_r+0x50c>
  404e1c:	990f      	ldr	r1, [sp, #60]	; 0x3c
  404e1e:	460a      	mov	r2, r1
  404e20:	3204      	adds	r2, #4
  404e22:	680c      	ldr	r4, [r1, #0]
  404e24:	920f      	str	r2, [sp, #60]	; 0x3c
  404e26:	2500      	movs	r5, #0
  404e28:	f7ff ba87 	b.w	40433a <_svfprintf_r+0x1e6>
  404e2c:	4614      	mov	r4, r2
  404e2e:	3301      	adds	r3, #1
  404e30:	4434      	add	r4, r6
  404e32:	2b07      	cmp	r3, #7
  404e34:	9427      	str	r4, [sp, #156]	; 0x9c
  404e36:	9326      	str	r3, [sp, #152]	; 0x98
  404e38:	e888 0060 	stmia.w	r8, {r5, r6}
  404e3c:	f77f ab68 	ble.w	404510 <_svfprintf_r+0x3bc>
  404e40:	e6b3      	b.n	404baa <_svfprintf_r+0xa56>
  404e42:	f8dd b01c 	ldr.w	fp, [sp, #28]
  404e46:	f8cd b01c 	str.w	fp, [sp, #28]
  404e4a:	ae42      	add	r6, sp, #264	; 0x108
  404e4c:	3430      	adds	r4, #48	; 0x30
  404e4e:	2301      	movs	r3, #1
  404e50:	f806 4d41 	strb.w	r4, [r6, #-65]!
  404e54:	930e      	str	r3, [sp, #56]	; 0x38
  404e56:	f7ff ba8d 	b.w	404374 <_svfprintf_r+0x220>
  404e5a:	aa25      	add	r2, sp, #148	; 0x94
  404e5c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404e5e:	980c      	ldr	r0, [sp, #48]	; 0x30
  404e60:	f002 fadc 	bl	40741c <__ssprint_r>
  404e64:	2800      	cmp	r0, #0
  404e66:	f47f aa47 	bne.w	4042f8 <_svfprintf_r+0x1a4>
  404e6a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404e6c:	46c8      	mov	r8, r9
  404e6e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  404e70:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404e72:	429a      	cmp	r2, r3
  404e74:	db44      	blt.n	404f00 <_svfprintf_r+0xdac>
  404e76:	9b07      	ldr	r3, [sp, #28]
  404e78:	07d9      	lsls	r1, r3, #31
  404e7a:	d441      	bmi.n	404f00 <_svfprintf_r+0xdac>
  404e7c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404e7e:	9812      	ldr	r0, [sp, #72]	; 0x48
  404e80:	1a9a      	subs	r2, r3, r2
  404e82:	1a1d      	subs	r5, r3, r0
  404e84:	4295      	cmp	r5, r2
  404e86:	bfa8      	it	ge
  404e88:	4615      	movge	r5, r2
  404e8a:	2d00      	cmp	r5, #0
  404e8c:	dd0e      	ble.n	404eac <_svfprintf_r+0xd58>
  404e8e:	9926      	ldr	r1, [sp, #152]	; 0x98
  404e90:	f8c8 5004 	str.w	r5, [r8, #4]
  404e94:	3101      	adds	r1, #1
  404e96:	4406      	add	r6, r0
  404e98:	442c      	add	r4, r5
  404e9a:	2907      	cmp	r1, #7
  404e9c:	f8c8 6000 	str.w	r6, [r8]
  404ea0:	9427      	str	r4, [sp, #156]	; 0x9c
  404ea2:	9126      	str	r1, [sp, #152]	; 0x98
  404ea4:	f300 823b 	bgt.w	40531e <_svfprintf_r+0x11ca>
  404ea8:	f108 0808 	add.w	r8, r8, #8
  404eac:	2d00      	cmp	r5, #0
  404eae:	bfac      	ite	ge
  404eb0:	1b56      	subge	r6, r2, r5
  404eb2:	4616      	movlt	r6, r2
  404eb4:	2e00      	cmp	r6, #0
  404eb6:	f77f ab2d 	ble.w	404514 <_svfprintf_r+0x3c0>
  404eba:	2e10      	cmp	r6, #16
  404ebc:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404ebe:	4db0      	ldr	r5, [pc, #704]	; (405180 <_svfprintf_r+0x102c>)
  404ec0:	ddb5      	ble.n	404e2e <_svfprintf_r+0xcda>
  404ec2:	4622      	mov	r2, r4
  404ec4:	2710      	movs	r7, #16
  404ec6:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  404eca:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  404ecc:	e004      	b.n	404ed8 <_svfprintf_r+0xd84>
  404ece:	f108 0808 	add.w	r8, r8, #8
  404ed2:	3e10      	subs	r6, #16
  404ed4:	2e10      	cmp	r6, #16
  404ed6:	dda9      	ble.n	404e2c <_svfprintf_r+0xcd8>
  404ed8:	3301      	adds	r3, #1
  404eda:	3210      	adds	r2, #16
  404edc:	2b07      	cmp	r3, #7
  404ede:	9227      	str	r2, [sp, #156]	; 0x9c
  404ee0:	9326      	str	r3, [sp, #152]	; 0x98
  404ee2:	e888 00a0 	stmia.w	r8, {r5, r7}
  404ee6:	ddf2      	ble.n	404ece <_svfprintf_r+0xd7a>
  404ee8:	aa25      	add	r2, sp, #148	; 0x94
  404eea:	4621      	mov	r1, r4
  404eec:	4658      	mov	r0, fp
  404eee:	f002 fa95 	bl	40741c <__ssprint_r>
  404ef2:	2800      	cmp	r0, #0
  404ef4:	f47f aa00 	bne.w	4042f8 <_svfprintf_r+0x1a4>
  404ef8:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404efa:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404efc:	46c8      	mov	r8, r9
  404efe:	e7e8      	b.n	404ed2 <_svfprintf_r+0xd7e>
  404f00:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404f02:	9819      	ldr	r0, [sp, #100]	; 0x64
  404f04:	991a      	ldr	r1, [sp, #104]	; 0x68
  404f06:	f8c8 1000 	str.w	r1, [r8]
  404f0a:	3301      	adds	r3, #1
  404f0c:	4404      	add	r4, r0
  404f0e:	2b07      	cmp	r3, #7
  404f10:	9427      	str	r4, [sp, #156]	; 0x9c
  404f12:	f8c8 0004 	str.w	r0, [r8, #4]
  404f16:	9326      	str	r3, [sp, #152]	; 0x98
  404f18:	f300 81f5 	bgt.w	405306 <_svfprintf_r+0x11b2>
  404f1c:	f108 0808 	add.w	r8, r8, #8
  404f20:	e7ac      	b.n	404e7c <_svfprintf_r+0xd28>
  404f22:	9b07      	ldr	r3, [sp, #28]
  404f24:	07da      	lsls	r2, r3, #31
  404f26:	f53f adfe 	bmi.w	404b26 <_svfprintf_r+0x9d2>
  404f2a:	3701      	adds	r7, #1
  404f2c:	3401      	adds	r4, #1
  404f2e:	2301      	movs	r3, #1
  404f30:	2f07      	cmp	r7, #7
  404f32:	9427      	str	r4, [sp, #156]	; 0x9c
  404f34:	9726      	str	r7, [sp, #152]	; 0x98
  404f36:	f8c8 6000 	str.w	r6, [r8]
  404f3a:	f8c8 3004 	str.w	r3, [r8, #4]
  404f3e:	f77f ae25 	ble.w	404b8c <_svfprintf_r+0xa38>
  404f42:	e74a      	b.n	404dda <_svfprintf_r+0xc86>
  404f44:	aa25      	add	r2, sp, #148	; 0x94
  404f46:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404f48:	980c      	ldr	r0, [sp, #48]	; 0x30
  404f4a:	f002 fa67 	bl	40741c <__ssprint_r>
  404f4e:	2800      	cmp	r0, #0
  404f50:	f47f a9d2 	bne.w	4042f8 <_svfprintf_r+0x1a4>
  404f54:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404f56:	9f26      	ldr	r7, [sp, #152]	; 0x98
  404f58:	46c8      	mov	r8, r9
  404f5a:	e5f2      	b.n	404b42 <_svfprintf_r+0x9ee>
  404f5c:	aa25      	add	r2, sp, #148	; 0x94
  404f5e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404f60:	980c      	ldr	r0, [sp, #48]	; 0x30
  404f62:	f002 fa5b 	bl	40741c <__ssprint_r>
  404f66:	2800      	cmp	r0, #0
  404f68:	f47f a9c6 	bne.w	4042f8 <_svfprintf_r+0x1a4>
  404f6c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404f6e:	9f26      	ldr	r7, [sp, #152]	; 0x98
  404f70:	46c8      	mov	r8, r9
  404f72:	e5f5      	b.n	404b60 <_svfprintf_r+0xa0c>
  404f74:	464e      	mov	r6, r9
  404f76:	f7ff b9fd 	b.w	404374 <_svfprintf_r+0x220>
  404f7a:	aa25      	add	r2, sp, #148	; 0x94
  404f7c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404f7e:	980c      	ldr	r0, [sp, #48]	; 0x30
  404f80:	f002 fa4c 	bl	40741c <__ssprint_r>
  404f84:	2800      	cmp	r0, #0
  404f86:	f47f a9b7 	bne.w	4042f8 <_svfprintf_r+0x1a4>
  404f8a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404f8c:	46c8      	mov	r8, r9
  404f8e:	f7ff ba72 	b.w	404476 <_svfprintf_r+0x322>
  404f92:	9c15      	ldr	r4, [sp, #84]	; 0x54
  404f94:	4622      	mov	r2, r4
  404f96:	4620      	mov	r0, r4
  404f98:	9c14      	ldr	r4, [sp, #80]	; 0x50
  404f9a:	4623      	mov	r3, r4
  404f9c:	4621      	mov	r1, r4
  404f9e:	f003 fb03 	bl	4085a8 <__aeabi_dcmpun>
  404fa2:	2800      	cmp	r0, #0
  404fa4:	f040 8286 	bne.w	4054b4 <_svfprintf_r+0x1360>
  404fa8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404faa:	3301      	adds	r3, #1
  404fac:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404fae:	f023 0320 	bic.w	r3, r3, #32
  404fb2:	930e      	str	r3, [sp, #56]	; 0x38
  404fb4:	f000 81e2 	beq.w	40537c <_svfprintf_r+0x1228>
  404fb8:	2b47      	cmp	r3, #71	; 0x47
  404fba:	f000 811e 	beq.w	4051fa <_svfprintf_r+0x10a6>
  404fbe:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  404fc2:	9307      	str	r3, [sp, #28]
  404fc4:	9b14      	ldr	r3, [sp, #80]	; 0x50
  404fc6:	1e1f      	subs	r7, r3, #0
  404fc8:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404fca:	9308      	str	r3, [sp, #32]
  404fcc:	bfbb      	ittet	lt
  404fce:	463b      	movlt	r3, r7
  404fd0:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  404fd4:	2300      	movge	r3, #0
  404fd6:	232d      	movlt	r3, #45	; 0x2d
  404fd8:	9310      	str	r3, [sp, #64]	; 0x40
  404fda:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404fdc:	2b66      	cmp	r3, #102	; 0x66
  404fde:	f000 81bb 	beq.w	405358 <_svfprintf_r+0x1204>
  404fe2:	2b46      	cmp	r3, #70	; 0x46
  404fe4:	f000 80df 	beq.w	4051a6 <_svfprintf_r+0x1052>
  404fe8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404fea:	9a08      	ldr	r2, [sp, #32]
  404fec:	2b45      	cmp	r3, #69	; 0x45
  404fee:	bf0c      	ite	eq
  404ff0:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  404ff2:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  404ff4:	a823      	add	r0, sp, #140	; 0x8c
  404ff6:	a920      	add	r1, sp, #128	; 0x80
  404ff8:	bf08      	it	eq
  404ffa:	1c5d      	addeq	r5, r3, #1
  404ffc:	9004      	str	r0, [sp, #16]
  404ffe:	9103      	str	r1, [sp, #12]
  405000:	a81f      	add	r0, sp, #124	; 0x7c
  405002:	2102      	movs	r1, #2
  405004:	463b      	mov	r3, r7
  405006:	9002      	str	r0, [sp, #8]
  405008:	9501      	str	r5, [sp, #4]
  40500a:	9100      	str	r1, [sp, #0]
  40500c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40500e:	f000 fb73 	bl	4056f8 <_dtoa_r>
  405012:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405014:	2b67      	cmp	r3, #103	; 0x67
  405016:	4606      	mov	r6, r0
  405018:	f040 81e0 	bne.w	4053dc <_svfprintf_r+0x1288>
  40501c:	f01b 0f01 	tst.w	fp, #1
  405020:	f000 8246 	beq.w	4054b0 <_svfprintf_r+0x135c>
  405024:	1974      	adds	r4, r6, r5
  405026:	9a16      	ldr	r2, [sp, #88]	; 0x58
  405028:	9808      	ldr	r0, [sp, #32]
  40502a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  40502c:	4639      	mov	r1, r7
  40502e:	f003 fa89 	bl	408544 <__aeabi_dcmpeq>
  405032:	2800      	cmp	r0, #0
  405034:	f040 8165 	bne.w	405302 <_svfprintf_r+0x11ae>
  405038:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  40503a:	42a3      	cmp	r3, r4
  40503c:	d206      	bcs.n	40504c <_svfprintf_r+0xef8>
  40503e:	2130      	movs	r1, #48	; 0x30
  405040:	1c5a      	adds	r2, r3, #1
  405042:	9223      	str	r2, [sp, #140]	; 0x8c
  405044:	7019      	strb	r1, [r3, #0]
  405046:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  405048:	429c      	cmp	r4, r3
  40504a:	d8f9      	bhi.n	405040 <_svfprintf_r+0xeec>
  40504c:	1b9b      	subs	r3, r3, r6
  40504e:	9313      	str	r3, [sp, #76]	; 0x4c
  405050:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405052:	2b47      	cmp	r3, #71	; 0x47
  405054:	f000 80e9 	beq.w	40522a <_svfprintf_r+0x10d6>
  405058:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40505a:	2b65      	cmp	r3, #101	; 0x65
  40505c:	f340 81cd 	ble.w	4053fa <_svfprintf_r+0x12a6>
  405060:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405062:	2b66      	cmp	r3, #102	; 0x66
  405064:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  405066:	9312      	str	r3, [sp, #72]	; 0x48
  405068:	f000 819e 	beq.w	4053a8 <_svfprintf_r+0x1254>
  40506c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40506e:	9a12      	ldr	r2, [sp, #72]	; 0x48
  405070:	4619      	mov	r1, r3
  405072:	4291      	cmp	r1, r2
  405074:	f300 818a 	bgt.w	40538c <_svfprintf_r+0x1238>
  405078:	f01b 0f01 	tst.w	fp, #1
  40507c:	f040 8213 	bne.w	4054a6 <_svfprintf_r+0x1352>
  405080:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  405084:	9308      	str	r3, [sp, #32]
  405086:	2367      	movs	r3, #103	; 0x67
  405088:	920e      	str	r2, [sp, #56]	; 0x38
  40508a:	9311      	str	r3, [sp, #68]	; 0x44
  40508c:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40508e:	2b00      	cmp	r3, #0
  405090:	f040 80c4 	bne.w	40521c <_svfprintf_r+0x10c8>
  405094:	930a      	str	r3, [sp, #40]	; 0x28
  405096:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  40509a:	f7ff b973 	b.w	404384 <_svfprintf_r+0x230>
  40509e:	4635      	mov	r5, r6
  4050a0:	460c      	mov	r4, r1
  4050a2:	4646      	mov	r6, r8
  4050a4:	4690      	mov	r8, r2
  4050a6:	3301      	adds	r3, #1
  4050a8:	443c      	add	r4, r7
  4050aa:	2b07      	cmp	r3, #7
  4050ac:	9427      	str	r4, [sp, #156]	; 0x9c
  4050ae:	9326      	str	r3, [sp, #152]	; 0x98
  4050b0:	e888 00a0 	stmia.w	r8, {r5, r7}
  4050b4:	f73f aed1 	bgt.w	404e5a <_svfprintf_r+0xd06>
  4050b8:	f108 0808 	add.w	r8, r8, #8
  4050bc:	e6d7      	b.n	404e6e <_svfprintf_r+0xd1a>
  4050be:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4050c0:	6813      	ldr	r3, [r2, #0]
  4050c2:	3204      	adds	r2, #4
  4050c4:	920f      	str	r2, [sp, #60]	; 0x3c
  4050c6:	9a09      	ldr	r2, [sp, #36]	; 0x24
  4050c8:	601a      	str	r2, [r3, #0]
  4050ca:	f7ff b86a 	b.w	4041a2 <_svfprintf_r+0x4e>
  4050ce:	aa25      	add	r2, sp, #148	; 0x94
  4050d0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4050d2:	980c      	ldr	r0, [sp, #48]	; 0x30
  4050d4:	f002 f9a2 	bl	40741c <__ssprint_r>
  4050d8:	2800      	cmp	r0, #0
  4050da:	f47f a90d 	bne.w	4042f8 <_svfprintf_r+0x1a4>
  4050de:	46c8      	mov	r8, r9
  4050e0:	e48d      	b.n	4049fe <_svfprintf_r+0x8aa>
  4050e2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4050e4:	4a27      	ldr	r2, [pc, #156]	; (405184 <_svfprintf_r+0x1030>)
  4050e6:	f8c8 2000 	str.w	r2, [r8]
  4050ea:	3301      	adds	r3, #1
  4050ec:	3401      	adds	r4, #1
  4050ee:	2201      	movs	r2, #1
  4050f0:	2b07      	cmp	r3, #7
  4050f2:	9427      	str	r4, [sp, #156]	; 0x9c
  4050f4:	9326      	str	r3, [sp, #152]	; 0x98
  4050f6:	f8c8 2004 	str.w	r2, [r8, #4]
  4050fa:	dc72      	bgt.n	4051e2 <_svfprintf_r+0x108e>
  4050fc:	f108 0808 	add.w	r8, r8, #8
  405100:	b929      	cbnz	r1, 40510e <_svfprintf_r+0xfba>
  405102:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  405104:	b91b      	cbnz	r3, 40510e <_svfprintf_r+0xfba>
  405106:	9b07      	ldr	r3, [sp, #28]
  405108:	07d8      	lsls	r0, r3, #31
  40510a:	f57f aa03 	bpl.w	404514 <_svfprintf_r+0x3c0>
  40510e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405110:	9819      	ldr	r0, [sp, #100]	; 0x64
  405112:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  405114:	f8c8 2000 	str.w	r2, [r8]
  405118:	3301      	adds	r3, #1
  40511a:	4602      	mov	r2, r0
  40511c:	4422      	add	r2, r4
  40511e:	2b07      	cmp	r3, #7
  405120:	9227      	str	r2, [sp, #156]	; 0x9c
  405122:	f8c8 0004 	str.w	r0, [r8, #4]
  405126:	9326      	str	r3, [sp, #152]	; 0x98
  405128:	f300 818d 	bgt.w	405446 <_svfprintf_r+0x12f2>
  40512c:	f108 0808 	add.w	r8, r8, #8
  405130:	2900      	cmp	r1, #0
  405132:	f2c0 8165 	blt.w	405400 <_svfprintf_r+0x12ac>
  405136:	9913      	ldr	r1, [sp, #76]	; 0x4c
  405138:	f8c8 6000 	str.w	r6, [r8]
  40513c:	3301      	adds	r3, #1
  40513e:	188c      	adds	r4, r1, r2
  405140:	2b07      	cmp	r3, #7
  405142:	9427      	str	r4, [sp, #156]	; 0x9c
  405144:	9326      	str	r3, [sp, #152]	; 0x98
  405146:	f8c8 1004 	str.w	r1, [r8, #4]
  40514a:	f77f a9e1 	ble.w	404510 <_svfprintf_r+0x3bc>
  40514e:	e52c      	b.n	404baa <_svfprintf_r+0xa56>
  405150:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  405152:	9909      	ldr	r1, [sp, #36]	; 0x24
  405154:	6813      	ldr	r3, [r2, #0]
  405156:	17cd      	asrs	r5, r1, #31
  405158:	4608      	mov	r0, r1
  40515a:	3204      	adds	r2, #4
  40515c:	4629      	mov	r1, r5
  40515e:	920f      	str	r2, [sp, #60]	; 0x3c
  405160:	e9c3 0100 	strd	r0, r1, [r3]
  405164:	f7ff b81d 	b.w	4041a2 <_svfprintf_r+0x4e>
  405168:	aa25      	add	r2, sp, #148	; 0x94
  40516a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40516c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40516e:	f002 f955 	bl	40741c <__ssprint_r>
  405172:	2800      	cmp	r0, #0
  405174:	f47f a8c0 	bne.w	4042f8 <_svfprintf_r+0x1a4>
  405178:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40517a:	46c8      	mov	r8, r9
  40517c:	e458      	b.n	404a30 <_svfprintf_r+0x8dc>
  40517e:	bf00      	nop
  405180:	004090f0 	.word	0x004090f0
  405184:	004090dc 	.word	0x004090dc
  405188:	2140      	movs	r1, #64	; 0x40
  40518a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40518c:	f001 fa0a 	bl	4065a4 <_malloc_r>
  405190:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  405192:	6010      	str	r0, [r2, #0]
  405194:	6110      	str	r0, [r2, #16]
  405196:	2800      	cmp	r0, #0
  405198:	f000 81f2 	beq.w	405580 <_svfprintf_r+0x142c>
  40519c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40519e:	2340      	movs	r3, #64	; 0x40
  4051a0:	6153      	str	r3, [r2, #20]
  4051a2:	f7fe bfee 	b.w	404182 <_svfprintf_r+0x2e>
  4051a6:	a823      	add	r0, sp, #140	; 0x8c
  4051a8:	a920      	add	r1, sp, #128	; 0x80
  4051aa:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  4051ac:	9004      	str	r0, [sp, #16]
  4051ae:	9103      	str	r1, [sp, #12]
  4051b0:	a81f      	add	r0, sp, #124	; 0x7c
  4051b2:	2103      	movs	r1, #3
  4051b4:	9002      	str	r0, [sp, #8]
  4051b6:	9a08      	ldr	r2, [sp, #32]
  4051b8:	9401      	str	r4, [sp, #4]
  4051ba:	463b      	mov	r3, r7
  4051bc:	9100      	str	r1, [sp, #0]
  4051be:	980c      	ldr	r0, [sp, #48]	; 0x30
  4051c0:	f000 fa9a 	bl	4056f8 <_dtoa_r>
  4051c4:	4625      	mov	r5, r4
  4051c6:	4606      	mov	r6, r0
  4051c8:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4051ca:	2b46      	cmp	r3, #70	; 0x46
  4051cc:	eb06 0405 	add.w	r4, r6, r5
  4051d0:	f47f af29 	bne.w	405026 <_svfprintf_r+0xed2>
  4051d4:	7833      	ldrb	r3, [r6, #0]
  4051d6:	2b30      	cmp	r3, #48	; 0x30
  4051d8:	f000 8178 	beq.w	4054cc <_svfprintf_r+0x1378>
  4051dc:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  4051de:	442c      	add	r4, r5
  4051e0:	e721      	b.n	405026 <_svfprintf_r+0xed2>
  4051e2:	aa25      	add	r2, sp, #148	; 0x94
  4051e4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4051e6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4051e8:	f002 f918 	bl	40741c <__ssprint_r>
  4051ec:	2800      	cmp	r0, #0
  4051ee:	f47f a883 	bne.w	4042f8 <_svfprintf_r+0x1a4>
  4051f2:	991f      	ldr	r1, [sp, #124]	; 0x7c
  4051f4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4051f6:	46c8      	mov	r8, r9
  4051f8:	e782      	b.n	405100 <_svfprintf_r+0xfac>
  4051fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4051fc:	2b00      	cmp	r3, #0
  4051fe:	bf08      	it	eq
  405200:	2301      	moveq	r3, #1
  405202:	930a      	str	r3, [sp, #40]	; 0x28
  405204:	e6db      	b.n	404fbe <_svfprintf_r+0xe6a>
  405206:	4630      	mov	r0, r6
  405208:	940a      	str	r4, [sp, #40]	; 0x28
  40520a:	f002 f899 	bl	407340 <strlen>
  40520e:	950f      	str	r5, [sp, #60]	; 0x3c
  405210:	900e      	str	r0, [sp, #56]	; 0x38
  405212:	f8cd b01c 	str.w	fp, [sp, #28]
  405216:	4603      	mov	r3, r0
  405218:	f7ff b9f9 	b.w	40460e <_svfprintf_r+0x4ba>
  40521c:	272d      	movs	r7, #45	; 0x2d
  40521e:	2300      	movs	r3, #0
  405220:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  405224:	930a      	str	r3, [sp, #40]	; 0x28
  405226:	f7ff b8ae 	b.w	404386 <_svfprintf_r+0x232>
  40522a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  40522c:	9312      	str	r3, [sp, #72]	; 0x48
  40522e:	461a      	mov	r2, r3
  405230:	3303      	adds	r3, #3
  405232:	db04      	blt.n	40523e <_svfprintf_r+0x10ea>
  405234:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405236:	4619      	mov	r1, r3
  405238:	4291      	cmp	r1, r2
  40523a:	f6bf af17 	bge.w	40506c <_svfprintf_r+0xf18>
  40523e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405240:	3b02      	subs	r3, #2
  405242:	9311      	str	r3, [sp, #68]	; 0x44
  405244:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  405248:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  40524c:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40524e:	3b01      	subs	r3, #1
  405250:	2b00      	cmp	r3, #0
  405252:	931f      	str	r3, [sp, #124]	; 0x7c
  405254:	bfbd      	ittte	lt
  405256:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  405258:	f1c3 0301 	rsblt	r3, r3, #1
  40525c:	222d      	movlt	r2, #45	; 0x2d
  40525e:	222b      	movge	r2, #43	; 0x2b
  405260:	2b09      	cmp	r3, #9
  405262:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  405266:	f340 8116 	ble.w	405496 <_svfprintf_r+0x1342>
  40526a:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  40526e:	4620      	mov	r0, r4
  405270:	4dab      	ldr	r5, [pc, #684]	; (405520 <_svfprintf_r+0x13cc>)
  405272:	e000      	b.n	405276 <_svfprintf_r+0x1122>
  405274:	4610      	mov	r0, r2
  405276:	fb85 1203 	smull	r1, r2, r5, r3
  40527a:	17d9      	asrs	r1, r3, #31
  40527c:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  405280:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  405284:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  405288:	3230      	adds	r2, #48	; 0x30
  40528a:	2909      	cmp	r1, #9
  40528c:	f800 2c01 	strb.w	r2, [r0, #-1]
  405290:	460b      	mov	r3, r1
  405292:	f100 32ff 	add.w	r2, r0, #4294967295
  405296:	dced      	bgt.n	405274 <_svfprintf_r+0x1120>
  405298:	3330      	adds	r3, #48	; 0x30
  40529a:	3802      	subs	r0, #2
  40529c:	b2d9      	uxtb	r1, r3
  40529e:	4284      	cmp	r4, r0
  4052a0:	f802 1c01 	strb.w	r1, [r2, #-1]
  4052a4:	f240 8165 	bls.w	405572 <_svfprintf_r+0x141e>
  4052a8:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  4052ac:	4613      	mov	r3, r2
  4052ae:	e001      	b.n	4052b4 <_svfprintf_r+0x1160>
  4052b0:	f813 1b01 	ldrb.w	r1, [r3], #1
  4052b4:	f800 1b01 	strb.w	r1, [r0], #1
  4052b8:	42a3      	cmp	r3, r4
  4052ba:	d1f9      	bne.n	4052b0 <_svfprintf_r+0x115c>
  4052bc:	3301      	adds	r3, #1
  4052be:	1a9b      	subs	r3, r3, r2
  4052c0:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  4052c4:	4413      	add	r3, r2
  4052c6:	aa21      	add	r2, sp, #132	; 0x84
  4052c8:	1a9b      	subs	r3, r3, r2
  4052ca:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4052cc:	931b      	str	r3, [sp, #108]	; 0x6c
  4052ce:	2a01      	cmp	r2, #1
  4052d0:	4413      	add	r3, r2
  4052d2:	930e      	str	r3, [sp, #56]	; 0x38
  4052d4:	f340 8119 	ble.w	40550a <_svfprintf_r+0x13b6>
  4052d8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4052da:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4052dc:	4413      	add	r3, r2
  4052de:	930e      	str	r3, [sp, #56]	; 0x38
  4052e0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4052e4:	9308      	str	r3, [sp, #32]
  4052e6:	2300      	movs	r3, #0
  4052e8:	9312      	str	r3, [sp, #72]	; 0x48
  4052ea:	e6cf      	b.n	40508c <_svfprintf_r+0xf38>
  4052ec:	aa25      	add	r2, sp, #148	; 0x94
  4052ee:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4052f0:	980c      	ldr	r0, [sp, #48]	; 0x30
  4052f2:	f002 f893 	bl	40741c <__ssprint_r>
  4052f6:	2800      	cmp	r0, #0
  4052f8:	f47e affe 	bne.w	4042f8 <_svfprintf_r+0x1a4>
  4052fc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4052fe:	46c8      	mov	r8, r9
  405300:	e4d7      	b.n	404cb2 <_svfprintf_r+0xb5e>
  405302:	4623      	mov	r3, r4
  405304:	e6a2      	b.n	40504c <_svfprintf_r+0xef8>
  405306:	aa25      	add	r2, sp, #148	; 0x94
  405308:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40530a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40530c:	f002 f886 	bl	40741c <__ssprint_r>
  405310:	2800      	cmp	r0, #0
  405312:	f47e aff1 	bne.w	4042f8 <_svfprintf_r+0x1a4>
  405316:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  405318:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40531a:	46c8      	mov	r8, r9
  40531c:	e5ae      	b.n	404e7c <_svfprintf_r+0xd28>
  40531e:	aa25      	add	r2, sp, #148	; 0x94
  405320:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405322:	980c      	ldr	r0, [sp, #48]	; 0x30
  405324:	f002 f87a 	bl	40741c <__ssprint_r>
  405328:	2800      	cmp	r0, #0
  40532a:	f47e afe5 	bne.w	4042f8 <_svfprintf_r+0x1a4>
  40532e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  405330:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  405332:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405334:	1a9a      	subs	r2, r3, r2
  405336:	46c8      	mov	r8, r9
  405338:	e5b8      	b.n	404eac <_svfprintf_r+0xd58>
  40533a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40533c:	9612      	str	r6, [sp, #72]	; 0x48
  40533e:	2b06      	cmp	r3, #6
  405340:	bf28      	it	cs
  405342:	2306      	movcs	r3, #6
  405344:	960a      	str	r6, [sp, #40]	; 0x28
  405346:	4637      	mov	r7, r6
  405348:	9308      	str	r3, [sp, #32]
  40534a:	950f      	str	r5, [sp, #60]	; 0x3c
  40534c:	f8cd b01c 	str.w	fp, [sp, #28]
  405350:	930e      	str	r3, [sp, #56]	; 0x38
  405352:	4e74      	ldr	r6, [pc, #464]	; (405524 <_svfprintf_r+0x13d0>)
  405354:	f7ff b816 	b.w	404384 <_svfprintf_r+0x230>
  405358:	a823      	add	r0, sp, #140	; 0x8c
  40535a:	a920      	add	r1, sp, #128	; 0x80
  40535c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40535e:	9004      	str	r0, [sp, #16]
  405360:	9103      	str	r1, [sp, #12]
  405362:	a81f      	add	r0, sp, #124	; 0x7c
  405364:	2103      	movs	r1, #3
  405366:	9002      	str	r0, [sp, #8]
  405368:	9a08      	ldr	r2, [sp, #32]
  40536a:	9501      	str	r5, [sp, #4]
  40536c:	463b      	mov	r3, r7
  40536e:	9100      	str	r1, [sp, #0]
  405370:	980c      	ldr	r0, [sp, #48]	; 0x30
  405372:	f000 f9c1 	bl	4056f8 <_dtoa_r>
  405376:	4606      	mov	r6, r0
  405378:	1944      	adds	r4, r0, r5
  40537a:	e72b      	b.n	4051d4 <_svfprintf_r+0x1080>
  40537c:	2306      	movs	r3, #6
  40537e:	930a      	str	r3, [sp, #40]	; 0x28
  405380:	e61d      	b.n	404fbe <_svfprintf_r+0xe6a>
  405382:	272d      	movs	r7, #45	; 0x2d
  405384:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  405388:	f7ff bacd 	b.w	404926 <_svfprintf_r+0x7d2>
  40538c:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40538e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  405390:	4413      	add	r3, r2
  405392:	9a12      	ldr	r2, [sp, #72]	; 0x48
  405394:	930e      	str	r3, [sp, #56]	; 0x38
  405396:	2a00      	cmp	r2, #0
  405398:	f340 80b0 	ble.w	4054fc <_svfprintf_r+0x13a8>
  40539c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4053a0:	9308      	str	r3, [sp, #32]
  4053a2:	2367      	movs	r3, #103	; 0x67
  4053a4:	9311      	str	r3, [sp, #68]	; 0x44
  4053a6:	e671      	b.n	40508c <_svfprintf_r+0xf38>
  4053a8:	2b00      	cmp	r3, #0
  4053aa:	f340 80c3 	ble.w	405534 <_svfprintf_r+0x13e0>
  4053ae:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4053b0:	2a00      	cmp	r2, #0
  4053b2:	f040 8099 	bne.w	4054e8 <_svfprintf_r+0x1394>
  4053b6:	f01b 0f01 	tst.w	fp, #1
  4053ba:	f040 8095 	bne.w	4054e8 <_svfprintf_r+0x1394>
  4053be:	9308      	str	r3, [sp, #32]
  4053c0:	930e      	str	r3, [sp, #56]	; 0x38
  4053c2:	e663      	b.n	40508c <_svfprintf_r+0xf38>
  4053c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4053c6:	9308      	str	r3, [sp, #32]
  4053c8:	930e      	str	r3, [sp, #56]	; 0x38
  4053ca:	900a      	str	r0, [sp, #40]	; 0x28
  4053cc:	950f      	str	r5, [sp, #60]	; 0x3c
  4053ce:	f8cd b01c 	str.w	fp, [sp, #28]
  4053d2:	9012      	str	r0, [sp, #72]	; 0x48
  4053d4:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4053d8:	f7fe bfd4 	b.w	404384 <_svfprintf_r+0x230>
  4053dc:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4053de:	2b47      	cmp	r3, #71	; 0x47
  4053e0:	f47f ae20 	bne.w	405024 <_svfprintf_r+0xed0>
  4053e4:	f01b 0f01 	tst.w	fp, #1
  4053e8:	f47f aeee 	bne.w	4051c8 <_svfprintf_r+0x1074>
  4053ec:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4053ee:	1b9b      	subs	r3, r3, r6
  4053f0:	9313      	str	r3, [sp, #76]	; 0x4c
  4053f2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4053f4:	2b47      	cmp	r3, #71	; 0x47
  4053f6:	f43f af18 	beq.w	40522a <_svfprintf_r+0x10d6>
  4053fa:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4053fc:	9312      	str	r3, [sp, #72]	; 0x48
  4053fe:	e721      	b.n	405244 <_svfprintf_r+0x10f0>
  405400:	424f      	negs	r7, r1
  405402:	3110      	adds	r1, #16
  405404:	4d48      	ldr	r5, [pc, #288]	; (405528 <_svfprintf_r+0x13d4>)
  405406:	da2f      	bge.n	405468 <_svfprintf_r+0x1314>
  405408:	2410      	movs	r4, #16
  40540a:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  40540e:	e004      	b.n	40541a <_svfprintf_r+0x12c6>
  405410:	f108 0808 	add.w	r8, r8, #8
  405414:	3f10      	subs	r7, #16
  405416:	2f10      	cmp	r7, #16
  405418:	dd26      	ble.n	405468 <_svfprintf_r+0x1314>
  40541a:	3301      	adds	r3, #1
  40541c:	3210      	adds	r2, #16
  40541e:	2b07      	cmp	r3, #7
  405420:	9227      	str	r2, [sp, #156]	; 0x9c
  405422:	9326      	str	r3, [sp, #152]	; 0x98
  405424:	f8c8 5000 	str.w	r5, [r8]
  405428:	f8c8 4004 	str.w	r4, [r8, #4]
  40542c:	ddf0      	ble.n	405410 <_svfprintf_r+0x12bc>
  40542e:	aa25      	add	r2, sp, #148	; 0x94
  405430:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405432:	4658      	mov	r0, fp
  405434:	f001 fff2 	bl	40741c <__ssprint_r>
  405438:	2800      	cmp	r0, #0
  40543a:	f47e af5d 	bne.w	4042f8 <_svfprintf_r+0x1a4>
  40543e:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  405440:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405442:	46c8      	mov	r8, r9
  405444:	e7e6      	b.n	405414 <_svfprintf_r+0x12c0>
  405446:	aa25      	add	r2, sp, #148	; 0x94
  405448:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40544a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40544c:	f001 ffe6 	bl	40741c <__ssprint_r>
  405450:	2800      	cmp	r0, #0
  405452:	f47e af51 	bne.w	4042f8 <_svfprintf_r+0x1a4>
  405456:	991f      	ldr	r1, [sp, #124]	; 0x7c
  405458:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40545a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40545c:	46c8      	mov	r8, r9
  40545e:	e667      	b.n	405130 <_svfprintf_r+0xfdc>
  405460:	2000      	movs	r0, #0
  405462:	900a      	str	r0, [sp, #40]	; 0x28
  405464:	f7fe bed0 	b.w	404208 <_svfprintf_r+0xb4>
  405468:	3301      	adds	r3, #1
  40546a:	443a      	add	r2, r7
  40546c:	2b07      	cmp	r3, #7
  40546e:	e888 00a0 	stmia.w	r8, {r5, r7}
  405472:	9227      	str	r2, [sp, #156]	; 0x9c
  405474:	9326      	str	r3, [sp, #152]	; 0x98
  405476:	f108 0808 	add.w	r8, r8, #8
  40547a:	f77f ae5c 	ble.w	405136 <_svfprintf_r+0xfe2>
  40547e:	aa25      	add	r2, sp, #148	; 0x94
  405480:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405482:	980c      	ldr	r0, [sp, #48]	; 0x30
  405484:	f001 ffca 	bl	40741c <__ssprint_r>
  405488:	2800      	cmp	r0, #0
  40548a:	f47e af35 	bne.w	4042f8 <_svfprintf_r+0x1a4>
  40548e:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  405490:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405492:	46c8      	mov	r8, r9
  405494:	e64f      	b.n	405136 <_svfprintf_r+0xfe2>
  405496:	3330      	adds	r3, #48	; 0x30
  405498:	2230      	movs	r2, #48	; 0x30
  40549a:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  40549e:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  4054a2:	ab22      	add	r3, sp, #136	; 0x88
  4054a4:	e70f      	b.n	4052c6 <_svfprintf_r+0x1172>
  4054a6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4054a8:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4054aa:	4413      	add	r3, r2
  4054ac:	930e      	str	r3, [sp, #56]	; 0x38
  4054ae:	e775      	b.n	40539c <_svfprintf_r+0x1248>
  4054b0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4054b2:	e5cb      	b.n	40504c <_svfprintf_r+0xef8>
  4054b4:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4054b6:	4e1d      	ldr	r6, [pc, #116]	; (40552c <_svfprintf_r+0x13d8>)
  4054b8:	2b00      	cmp	r3, #0
  4054ba:	bfb6      	itet	lt
  4054bc:	272d      	movlt	r7, #45	; 0x2d
  4054be:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  4054c2:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  4054c6:	4b1a      	ldr	r3, [pc, #104]	; (405530 <_svfprintf_r+0x13dc>)
  4054c8:	f7ff ba2f 	b.w	40492a <_svfprintf_r+0x7d6>
  4054cc:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4054ce:	9808      	ldr	r0, [sp, #32]
  4054d0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  4054d2:	4639      	mov	r1, r7
  4054d4:	f003 f836 	bl	408544 <__aeabi_dcmpeq>
  4054d8:	2800      	cmp	r0, #0
  4054da:	f47f ae7f 	bne.w	4051dc <_svfprintf_r+0x1088>
  4054de:	f1c5 0501 	rsb	r5, r5, #1
  4054e2:	951f      	str	r5, [sp, #124]	; 0x7c
  4054e4:	442c      	add	r4, r5
  4054e6:	e59e      	b.n	405026 <_svfprintf_r+0xed2>
  4054e8:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4054ea:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4054ec:	4413      	add	r3, r2
  4054ee:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4054f0:	441a      	add	r2, r3
  4054f2:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  4054f6:	920e      	str	r2, [sp, #56]	; 0x38
  4054f8:	9308      	str	r3, [sp, #32]
  4054fa:	e5c7      	b.n	40508c <_svfprintf_r+0xf38>
  4054fc:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4054fe:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  405500:	f1c3 0301 	rsb	r3, r3, #1
  405504:	441a      	add	r2, r3
  405506:	4613      	mov	r3, r2
  405508:	e7d0      	b.n	4054ac <_svfprintf_r+0x1358>
  40550a:	f01b 0301 	ands.w	r3, fp, #1
  40550e:	9312      	str	r3, [sp, #72]	; 0x48
  405510:	f47f aee2 	bne.w	4052d8 <_svfprintf_r+0x1184>
  405514:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405516:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40551a:	9308      	str	r3, [sp, #32]
  40551c:	e5b6      	b.n	40508c <_svfprintf_r+0xf38>
  40551e:	bf00      	nop
  405520:	66666667 	.word	0x66666667
  405524:	004090d4 	.word	0x004090d4
  405528:	004090f0 	.word	0x004090f0
  40552c:	004090a8 	.word	0x004090a8
  405530:	004090a4 	.word	0x004090a4
  405534:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405536:	b913      	cbnz	r3, 40553e <_svfprintf_r+0x13ea>
  405538:	f01b 0f01 	tst.w	fp, #1
  40553c:	d002      	beq.n	405544 <_svfprintf_r+0x13f0>
  40553e:	9b19      	ldr	r3, [sp, #100]	; 0x64
  405540:	3301      	adds	r3, #1
  405542:	e7d4      	b.n	4054ee <_svfprintf_r+0x139a>
  405544:	2301      	movs	r3, #1
  405546:	e73a      	b.n	4053be <_svfprintf_r+0x126a>
  405548:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40554a:	f89a 3001 	ldrb.w	r3, [sl, #1]
  40554e:	6828      	ldr	r0, [r5, #0]
  405550:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  405554:	900a      	str	r0, [sp, #40]	; 0x28
  405556:	4628      	mov	r0, r5
  405558:	3004      	adds	r0, #4
  40555a:	46a2      	mov	sl, r4
  40555c:	900f      	str	r0, [sp, #60]	; 0x3c
  40555e:	f7fe be51 	b.w	404204 <_svfprintf_r+0xb0>
  405562:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  405566:	f7ff b867 	b.w	404638 <_svfprintf_r+0x4e4>
  40556a:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40556e:	f7ff ba15 	b.w	40499c <_svfprintf_r+0x848>
  405572:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  405576:	e6a6      	b.n	4052c6 <_svfprintf_r+0x1172>
  405578:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40557c:	f7ff b8eb 	b.w	404756 <_svfprintf_r+0x602>
  405580:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  405582:	230c      	movs	r3, #12
  405584:	6013      	str	r3, [r2, #0]
  405586:	f04f 33ff 	mov.w	r3, #4294967295
  40558a:	9309      	str	r3, [sp, #36]	; 0x24
  40558c:	f7fe bebd 	b.w	40430a <_svfprintf_r+0x1b6>
  405590:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  405594:	f7ff b99a 	b.w	4048cc <_svfprintf_r+0x778>
  405598:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40559c:	f7ff b976 	b.w	40488c <_svfprintf_r+0x738>
  4055a0:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4055a4:	f7ff b959 	b.w	40485a <_svfprintf_r+0x706>
  4055a8:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4055ac:	f7ff b912 	b.w	4047d4 <_svfprintf_r+0x680>

004055b0 <register_fini>:
  4055b0:	4b02      	ldr	r3, [pc, #8]	; (4055bc <register_fini+0xc>)
  4055b2:	b113      	cbz	r3, 4055ba <register_fini+0xa>
  4055b4:	4802      	ldr	r0, [pc, #8]	; (4055c0 <register_fini+0x10>)
  4055b6:	f000 b805 	b.w	4055c4 <atexit>
  4055ba:	4770      	bx	lr
  4055bc:	00000000 	.word	0x00000000
  4055c0:	0040654d 	.word	0x0040654d

004055c4 <atexit>:
  4055c4:	2300      	movs	r3, #0
  4055c6:	4601      	mov	r1, r0
  4055c8:	461a      	mov	r2, r3
  4055ca:	4618      	mov	r0, r3
  4055cc:	f001 bfa4 	b.w	407518 <__register_exitproc>

004055d0 <quorem>:
  4055d0:	6902      	ldr	r2, [r0, #16]
  4055d2:	690b      	ldr	r3, [r1, #16]
  4055d4:	4293      	cmp	r3, r2
  4055d6:	f300 808d 	bgt.w	4056f4 <quorem+0x124>
  4055da:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4055de:	f103 38ff 	add.w	r8, r3, #4294967295
  4055e2:	f101 0714 	add.w	r7, r1, #20
  4055e6:	f100 0b14 	add.w	fp, r0, #20
  4055ea:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  4055ee:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  4055f2:	ea4f 0488 	mov.w	r4, r8, lsl #2
  4055f6:	b083      	sub	sp, #12
  4055f8:	3201      	adds	r2, #1
  4055fa:	fbb3 f9f2 	udiv	r9, r3, r2
  4055fe:	eb0b 0304 	add.w	r3, fp, r4
  405602:	9400      	str	r4, [sp, #0]
  405604:	eb07 0a04 	add.w	sl, r7, r4
  405608:	9301      	str	r3, [sp, #4]
  40560a:	f1b9 0f00 	cmp.w	r9, #0
  40560e:	d039      	beq.n	405684 <quorem+0xb4>
  405610:	2500      	movs	r5, #0
  405612:	462e      	mov	r6, r5
  405614:	46bc      	mov	ip, r7
  405616:	46de      	mov	lr, fp
  405618:	f85c 4b04 	ldr.w	r4, [ip], #4
  40561c:	f8de 3000 	ldr.w	r3, [lr]
  405620:	b2a2      	uxth	r2, r4
  405622:	fb09 5502 	mla	r5, r9, r2, r5
  405626:	0c22      	lsrs	r2, r4, #16
  405628:	0c2c      	lsrs	r4, r5, #16
  40562a:	fb09 4202 	mla	r2, r9, r2, r4
  40562e:	b2ad      	uxth	r5, r5
  405630:	1b75      	subs	r5, r6, r5
  405632:	b296      	uxth	r6, r2
  405634:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  405638:	fa15 f383 	uxtah	r3, r5, r3
  40563c:	eb06 4623 	add.w	r6, r6, r3, asr #16
  405640:	b29b      	uxth	r3, r3
  405642:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  405646:	45e2      	cmp	sl, ip
  405648:	ea4f 4512 	mov.w	r5, r2, lsr #16
  40564c:	f84e 3b04 	str.w	r3, [lr], #4
  405650:	ea4f 4626 	mov.w	r6, r6, asr #16
  405654:	d2e0      	bcs.n	405618 <quorem+0x48>
  405656:	9b00      	ldr	r3, [sp, #0]
  405658:	f85b 3003 	ldr.w	r3, [fp, r3]
  40565c:	b993      	cbnz	r3, 405684 <quorem+0xb4>
  40565e:	9c01      	ldr	r4, [sp, #4]
  405660:	1f23      	subs	r3, r4, #4
  405662:	459b      	cmp	fp, r3
  405664:	d20c      	bcs.n	405680 <quorem+0xb0>
  405666:	f854 3c04 	ldr.w	r3, [r4, #-4]
  40566a:	b94b      	cbnz	r3, 405680 <quorem+0xb0>
  40566c:	f1a4 0308 	sub.w	r3, r4, #8
  405670:	e002      	b.n	405678 <quorem+0xa8>
  405672:	681a      	ldr	r2, [r3, #0]
  405674:	3b04      	subs	r3, #4
  405676:	b91a      	cbnz	r2, 405680 <quorem+0xb0>
  405678:	459b      	cmp	fp, r3
  40567a:	f108 38ff 	add.w	r8, r8, #4294967295
  40567e:	d3f8      	bcc.n	405672 <quorem+0xa2>
  405680:	f8c0 8010 	str.w	r8, [r0, #16]
  405684:	4604      	mov	r4, r0
  405686:	f001 fd37 	bl	4070f8 <__mcmp>
  40568a:	2800      	cmp	r0, #0
  40568c:	db2e      	blt.n	4056ec <quorem+0x11c>
  40568e:	f109 0901 	add.w	r9, r9, #1
  405692:	465d      	mov	r5, fp
  405694:	2300      	movs	r3, #0
  405696:	f857 1b04 	ldr.w	r1, [r7], #4
  40569a:	6828      	ldr	r0, [r5, #0]
  40569c:	b28a      	uxth	r2, r1
  40569e:	1a9a      	subs	r2, r3, r2
  4056a0:	0c0b      	lsrs	r3, r1, #16
  4056a2:	fa12 f280 	uxtah	r2, r2, r0
  4056a6:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  4056aa:	eb03 4322 	add.w	r3, r3, r2, asr #16
  4056ae:	b292      	uxth	r2, r2
  4056b0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  4056b4:	45ba      	cmp	sl, r7
  4056b6:	f845 2b04 	str.w	r2, [r5], #4
  4056ba:	ea4f 4323 	mov.w	r3, r3, asr #16
  4056be:	d2ea      	bcs.n	405696 <quorem+0xc6>
  4056c0:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  4056c4:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  4056c8:	b982      	cbnz	r2, 4056ec <quorem+0x11c>
  4056ca:	1f1a      	subs	r2, r3, #4
  4056cc:	4593      	cmp	fp, r2
  4056ce:	d20b      	bcs.n	4056e8 <quorem+0x118>
  4056d0:	f853 2c04 	ldr.w	r2, [r3, #-4]
  4056d4:	b942      	cbnz	r2, 4056e8 <quorem+0x118>
  4056d6:	3b08      	subs	r3, #8
  4056d8:	e002      	b.n	4056e0 <quorem+0x110>
  4056da:	681a      	ldr	r2, [r3, #0]
  4056dc:	3b04      	subs	r3, #4
  4056de:	b91a      	cbnz	r2, 4056e8 <quorem+0x118>
  4056e0:	459b      	cmp	fp, r3
  4056e2:	f108 38ff 	add.w	r8, r8, #4294967295
  4056e6:	d3f8      	bcc.n	4056da <quorem+0x10a>
  4056e8:	f8c4 8010 	str.w	r8, [r4, #16]
  4056ec:	4648      	mov	r0, r9
  4056ee:	b003      	add	sp, #12
  4056f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4056f4:	2000      	movs	r0, #0
  4056f6:	4770      	bx	lr

004056f8 <_dtoa_r>:
  4056f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4056fc:	6c01      	ldr	r1, [r0, #64]	; 0x40
  4056fe:	b09b      	sub	sp, #108	; 0x6c
  405700:	4604      	mov	r4, r0
  405702:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  405704:	4692      	mov	sl, r2
  405706:	469b      	mov	fp, r3
  405708:	b141      	cbz	r1, 40571c <_dtoa_r+0x24>
  40570a:	6c42      	ldr	r2, [r0, #68]	; 0x44
  40570c:	604a      	str	r2, [r1, #4]
  40570e:	2301      	movs	r3, #1
  405710:	4093      	lsls	r3, r2
  405712:	608b      	str	r3, [r1, #8]
  405714:	f001 fb18 	bl	406d48 <_Bfree>
  405718:	2300      	movs	r3, #0
  40571a:	6423      	str	r3, [r4, #64]	; 0x40
  40571c:	f1bb 0f00 	cmp.w	fp, #0
  405720:	465d      	mov	r5, fp
  405722:	db35      	blt.n	405790 <_dtoa_r+0x98>
  405724:	2300      	movs	r3, #0
  405726:	6033      	str	r3, [r6, #0]
  405728:	4b9d      	ldr	r3, [pc, #628]	; (4059a0 <_dtoa_r+0x2a8>)
  40572a:	43ab      	bics	r3, r5
  40572c:	d015      	beq.n	40575a <_dtoa_r+0x62>
  40572e:	4650      	mov	r0, sl
  405730:	4659      	mov	r1, fp
  405732:	2200      	movs	r2, #0
  405734:	2300      	movs	r3, #0
  405736:	f002 ff05 	bl	408544 <__aeabi_dcmpeq>
  40573a:	4680      	mov	r8, r0
  40573c:	2800      	cmp	r0, #0
  40573e:	d02d      	beq.n	40579c <_dtoa_r+0xa4>
  405740:	9a26      	ldr	r2, [sp, #152]	; 0x98
  405742:	2301      	movs	r3, #1
  405744:	6013      	str	r3, [r2, #0]
  405746:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  405748:	2b00      	cmp	r3, #0
  40574a:	f000 80bd 	beq.w	4058c8 <_dtoa_r+0x1d0>
  40574e:	4895      	ldr	r0, [pc, #596]	; (4059a4 <_dtoa_r+0x2ac>)
  405750:	6018      	str	r0, [r3, #0]
  405752:	3801      	subs	r0, #1
  405754:	b01b      	add	sp, #108	; 0x6c
  405756:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40575a:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40575c:	f242 730f 	movw	r3, #9999	; 0x270f
  405760:	6013      	str	r3, [r2, #0]
  405762:	f1ba 0f00 	cmp.w	sl, #0
  405766:	d10d      	bne.n	405784 <_dtoa_r+0x8c>
  405768:	f3c5 0513 	ubfx	r5, r5, #0, #20
  40576c:	b955      	cbnz	r5, 405784 <_dtoa_r+0x8c>
  40576e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  405770:	488d      	ldr	r0, [pc, #564]	; (4059a8 <_dtoa_r+0x2b0>)
  405772:	2b00      	cmp	r3, #0
  405774:	d0ee      	beq.n	405754 <_dtoa_r+0x5c>
  405776:	f100 0308 	add.w	r3, r0, #8
  40577a:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  40577c:	6013      	str	r3, [r2, #0]
  40577e:	b01b      	add	sp, #108	; 0x6c
  405780:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405784:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  405786:	4889      	ldr	r0, [pc, #548]	; (4059ac <_dtoa_r+0x2b4>)
  405788:	2b00      	cmp	r3, #0
  40578a:	d0e3      	beq.n	405754 <_dtoa_r+0x5c>
  40578c:	1cc3      	adds	r3, r0, #3
  40578e:	e7f4      	b.n	40577a <_dtoa_r+0x82>
  405790:	2301      	movs	r3, #1
  405792:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  405796:	6033      	str	r3, [r6, #0]
  405798:	46ab      	mov	fp, r5
  40579a:	e7c5      	b.n	405728 <_dtoa_r+0x30>
  40579c:	aa18      	add	r2, sp, #96	; 0x60
  40579e:	ab19      	add	r3, sp, #100	; 0x64
  4057a0:	9201      	str	r2, [sp, #4]
  4057a2:	9300      	str	r3, [sp, #0]
  4057a4:	4652      	mov	r2, sl
  4057a6:	465b      	mov	r3, fp
  4057a8:	4620      	mov	r0, r4
  4057aa:	f001 fd45 	bl	407238 <__d2b>
  4057ae:	0d2b      	lsrs	r3, r5, #20
  4057b0:	4681      	mov	r9, r0
  4057b2:	d071      	beq.n	405898 <_dtoa_r+0x1a0>
  4057b4:	f3cb 0213 	ubfx	r2, fp, #0, #20
  4057b8:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  4057bc:	9f18      	ldr	r7, [sp, #96]	; 0x60
  4057be:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  4057c2:	4650      	mov	r0, sl
  4057c4:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  4057c8:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  4057cc:	2200      	movs	r2, #0
  4057ce:	4b78      	ldr	r3, [pc, #480]	; (4059b0 <_dtoa_r+0x2b8>)
  4057d0:	f002 fa9c 	bl	407d0c <__aeabi_dsub>
  4057d4:	a36c      	add	r3, pc, #432	; (adr r3, 405988 <_dtoa_r+0x290>)
  4057d6:	e9d3 2300 	ldrd	r2, r3, [r3]
  4057da:	f002 fc4b 	bl	408074 <__aeabi_dmul>
  4057de:	a36c      	add	r3, pc, #432	; (adr r3, 405990 <_dtoa_r+0x298>)
  4057e0:	e9d3 2300 	ldrd	r2, r3, [r3]
  4057e4:	f002 fa94 	bl	407d10 <__adddf3>
  4057e8:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4057ec:	4630      	mov	r0, r6
  4057ee:	f002 fbdb 	bl	407fa8 <__aeabi_i2d>
  4057f2:	a369      	add	r3, pc, #420	; (adr r3, 405998 <_dtoa_r+0x2a0>)
  4057f4:	e9d3 2300 	ldrd	r2, r3, [r3]
  4057f8:	f002 fc3c 	bl	408074 <__aeabi_dmul>
  4057fc:	4602      	mov	r2, r0
  4057fe:	460b      	mov	r3, r1
  405800:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  405804:	f002 fa84 	bl	407d10 <__adddf3>
  405808:	e9cd 0104 	strd	r0, r1, [sp, #16]
  40580c:	f002 fee2 	bl	4085d4 <__aeabi_d2iz>
  405810:	2200      	movs	r2, #0
  405812:	9002      	str	r0, [sp, #8]
  405814:	2300      	movs	r3, #0
  405816:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40581a:	f002 fe9d 	bl	408558 <__aeabi_dcmplt>
  40581e:	2800      	cmp	r0, #0
  405820:	f040 8173 	bne.w	405b0a <_dtoa_r+0x412>
  405824:	9d02      	ldr	r5, [sp, #8]
  405826:	2d16      	cmp	r5, #22
  405828:	f200 815d 	bhi.w	405ae6 <_dtoa_r+0x3ee>
  40582c:	4b61      	ldr	r3, [pc, #388]	; (4059b4 <_dtoa_r+0x2bc>)
  40582e:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  405832:	e9d3 0100 	ldrd	r0, r1, [r3]
  405836:	4652      	mov	r2, sl
  405838:	465b      	mov	r3, fp
  40583a:	f002 feab 	bl	408594 <__aeabi_dcmpgt>
  40583e:	2800      	cmp	r0, #0
  405840:	f000 81c5 	beq.w	405bce <_dtoa_r+0x4d6>
  405844:	1e6b      	subs	r3, r5, #1
  405846:	9302      	str	r3, [sp, #8]
  405848:	2300      	movs	r3, #0
  40584a:	930e      	str	r3, [sp, #56]	; 0x38
  40584c:	1bbf      	subs	r7, r7, r6
  40584e:	1e7b      	subs	r3, r7, #1
  405850:	9306      	str	r3, [sp, #24]
  405852:	f100 8154 	bmi.w	405afe <_dtoa_r+0x406>
  405856:	2300      	movs	r3, #0
  405858:	9308      	str	r3, [sp, #32]
  40585a:	9b02      	ldr	r3, [sp, #8]
  40585c:	2b00      	cmp	r3, #0
  40585e:	f2c0 8145 	blt.w	405aec <_dtoa_r+0x3f4>
  405862:	9a06      	ldr	r2, [sp, #24]
  405864:	930d      	str	r3, [sp, #52]	; 0x34
  405866:	4611      	mov	r1, r2
  405868:	4419      	add	r1, r3
  40586a:	2300      	movs	r3, #0
  40586c:	9106      	str	r1, [sp, #24]
  40586e:	930c      	str	r3, [sp, #48]	; 0x30
  405870:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405872:	2b09      	cmp	r3, #9
  405874:	d82a      	bhi.n	4058cc <_dtoa_r+0x1d4>
  405876:	2b05      	cmp	r3, #5
  405878:	f340 865b 	ble.w	406532 <_dtoa_r+0xe3a>
  40587c:	3b04      	subs	r3, #4
  40587e:	9324      	str	r3, [sp, #144]	; 0x90
  405880:	2500      	movs	r5, #0
  405882:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405884:	3b02      	subs	r3, #2
  405886:	2b03      	cmp	r3, #3
  405888:	f200 8642 	bhi.w	406510 <_dtoa_r+0xe18>
  40588c:	e8df f013 	tbh	[pc, r3, lsl #1]
  405890:	02c903d4 	.word	0x02c903d4
  405894:	046103df 	.word	0x046103df
  405898:	9f18      	ldr	r7, [sp, #96]	; 0x60
  40589a:	9e19      	ldr	r6, [sp, #100]	; 0x64
  40589c:	443e      	add	r6, r7
  40589e:	f206 4332 	addw	r3, r6, #1074	; 0x432
  4058a2:	2b20      	cmp	r3, #32
  4058a4:	f340 818e 	ble.w	405bc4 <_dtoa_r+0x4cc>
  4058a8:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  4058ac:	f206 4012 	addw	r0, r6, #1042	; 0x412
  4058b0:	409d      	lsls	r5, r3
  4058b2:	fa2a f000 	lsr.w	r0, sl, r0
  4058b6:	4328      	orrs	r0, r5
  4058b8:	f002 fb66 	bl	407f88 <__aeabi_ui2d>
  4058bc:	2301      	movs	r3, #1
  4058be:	3e01      	subs	r6, #1
  4058c0:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  4058c4:	9314      	str	r3, [sp, #80]	; 0x50
  4058c6:	e781      	b.n	4057cc <_dtoa_r+0xd4>
  4058c8:	483b      	ldr	r0, [pc, #236]	; (4059b8 <_dtoa_r+0x2c0>)
  4058ca:	e743      	b.n	405754 <_dtoa_r+0x5c>
  4058cc:	2100      	movs	r1, #0
  4058ce:	6461      	str	r1, [r4, #68]	; 0x44
  4058d0:	4620      	mov	r0, r4
  4058d2:	9125      	str	r1, [sp, #148]	; 0x94
  4058d4:	f001 fa12 	bl	406cfc <_Balloc>
  4058d8:	f04f 33ff 	mov.w	r3, #4294967295
  4058dc:	930a      	str	r3, [sp, #40]	; 0x28
  4058de:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4058e0:	930f      	str	r3, [sp, #60]	; 0x3c
  4058e2:	2301      	movs	r3, #1
  4058e4:	9004      	str	r0, [sp, #16]
  4058e6:	6420      	str	r0, [r4, #64]	; 0x40
  4058e8:	9224      	str	r2, [sp, #144]	; 0x90
  4058ea:	930b      	str	r3, [sp, #44]	; 0x2c
  4058ec:	9b19      	ldr	r3, [sp, #100]	; 0x64
  4058ee:	2b00      	cmp	r3, #0
  4058f0:	f2c0 80d9 	blt.w	405aa6 <_dtoa_r+0x3ae>
  4058f4:	9a02      	ldr	r2, [sp, #8]
  4058f6:	2a0e      	cmp	r2, #14
  4058f8:	f300 80d5 	bgt.w	405aa6 <_dtoa_r+0x3ae>
  4058fc:	4b2d      	ldr	r3, [pc, #180]	; (4059b4 <_dtoa_r+0x2bc>)
  4058fe:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  405902:	e9d3 2300 	ldrd	r2, r3, [r3]
  405906:	e9cd 2308 	strd	r2, r3, [sp, #32]
  40590a:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40590c:	2b00      	cmp	r3, #0
  40590e:	f2c0 83ba 	blt.w	406086 <_dtoa_r+0x98e>
  405912:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  405916:	4650      	mov	r0, sl
  405918:	462a      	mov	r2, r5
  40591a:	4633      	mov	r3, r6
  40591c:	4659      	mov	r1, fp
  40591e:	f002 fcd3 	bl	4082c8 <__aeabi_ddiv>
  405922:	f002 fe57 	bl	4085d4 <__aeabi_d2iz>
  405926:	4680      	mov	r8, r0
  405928:	f002 fb3e 	bl	407fa8 <__aeabi_i2d>
  40592c:	462a      	mov	r2, r5
  40592e:	4633      	mov	r3, r6
  405930:	f002 fba0 	bl	408074 <__aeabi_dmul>
  405934:	460b      	mov	r3, r1
  405936:	4602      	mov	r2, r0
  405938:	4659      	mov	r1, fp
  40593a:	4650      	mov	r0, sl
  40593c:	f002 f9e6 	bl	407d0c <__aeabi_dsub>
  405940:	9d04      	ldr	r5, [sp, #16]
  405942:	f108 0330 	add.w	r3, r8, #48	; 0x30
  405946:	702b      	strb	r3, [r5, #0]
  405948:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40594a:	2b01      	cmp	r3, #1
  40594c:	4606      	mov	r6, r0
  40594e:	460f      	mov	r7, r1
  405950:	f105 0501 	add.w	r5, r5, #1
  405954:	d068      	beq.n	405a28 <_dtoa_r+0x330>
  405956:	2200      	movs	r2, #0
  405958:	4b18      	ldr	r3, [pc, #96]	; (4059bc <_dtoa_r+0x2c4>)
  40595a:	f002 fb8b 	bl	408074 <__aeabi_dmul>
  40595e:	2200      	movs	r2, #0
  405960:	2300      	movs	r3, #0
  405962:	4606      	mov	r6, r0
  405964:	460f      	mov	r7, r1
  405966:	f002 fded 	bl	408544 <__aeabi_dcmpeq>
  40596a:	2800      	cmp	r0, #0
  40596c:	f040 8088 	bne.w	405a80 <_dtoa_r+0x388>
  405970:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  405974:	f04f 0a00 	mov.w	sl, #0
  405978:	f8df b040 	ldr.w	fp, [pc, #64]	; 4059bc <_dtoa_r+0x2c4>
  40597c:	940c      	str	r4, [sp, #48]	; 0x30
  40597e:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  405982:	e028      	b.n	4059d6 <_dtoa_r+0x2de>
  405984:	f3af 8000 	nop.w
  405988:	636f4361 	.word	0x636f4361
  40598c:	3fd287a7 	.word	0x3fd287a7
  405990:	8b60c8b3 	.word	0x8b60c8b3
  405994:	3fc68a28 	.word	0x3fc68a28
  405998:	509f79fb 	.word	0x509f79fb
  40599c:	3fd34413 	.word	0x3fd34413
  4059a0:	7ff00000 	.word	0x7ff00000
  4059a4:	004090dd 	.word	0x004090dd
  4059a8:	00409100 	.word	0x00409100
  4059ac:	0040910c 	.word	0x0040910c
  4059b0:	3ff80000 	.word	0x3ff80000
  4059b4:	00409138 	.word	0x00409138
  4059b8:	004090dc 	.word	0x004090dc
  4059bc:	40240000 	.word	0x40240000
  4059c0:	f002 fb58 	bl	408074 <__aeabi_dmul>
  4059c4:	2200      	movs	r2, #0
  4059c6:	2300      	movs	r3, #0
  4059c8:	4606      	mov	r6, r0
  4059ca:	460f      	mov	r7, r1
  4059cc:	f002 fdba 	bl	408544 <__aeabi_dcmpeq>
  4059d0:	2800      	cmp	r0, #0
  4059d2:	f040 83c1 	bne.w	406158 <_dtoa_r+0xa60>
  4059d6:	4642      	mov	r2, r8
  4059d8:	464b      	mov	r3, r9
  4059da:	4630      	mov	r0, r6
  4059dc:	4639      	mov	r1, r7
  4059de:	f002 fc73 	bl	4082c8 <__aeabi_ddiv>
  4059e2:	f002 fdf7 	bl	4085d4 <__aeabi_d2iz>
  4059e6:	4604      	mov	r4, r0
  4059e8:	f002 fade 	bl	407fa8 <__aeabi_i2d>
  4059ec:	4642      	mov	r2, r8
  4059ee:	464b      	mov	r3, r9
  4059f0:	f002 fb40 	bl	408074 <__aeabi_dmul>
  4059f4:	4602      	mov	r2, r0
  4059f6:	460b      	mov	r3, r1
  4059f8:	4630      	mov	r0, r6
  4059fa:	4639      	mov	r1, r7
  4059fc:	f002 f986 	bl	407d0c <__aeabi_dsub>
  405a00:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  405a04:	9e04      	ldr	r6, [sp, #16]
  405a06:	f805 eb01 	strb.w	lr, [r5], #1
  405a0a:	eba5 0e06 	sub.w	lr, r5, r6
  405a0e:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  405a10:	45b6      	cmp	lr, r6
  405a12:	e9cd 0106 	strd	r0, r1, [sp, #24]
  405a16:	4652      	mov	r2, sl
  405a18:	465b      	mov	r3, fp
  405a1a:	d1d1      	bne.n	4059c0 <_dtoa_r+0x2c8>
  405a1c:	46a0      	mov	r8, r4
  405a1e:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  405a22:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  405a24:	4606      	mov	r6, r0
  405a26:	460f      	mov	r7, r1
  405a28:	4632      	mov	r2, r6
  405a2a:	463b      	mov	r3, r7
  405a2c:	4630      	mov	r0, r6
  405a2e:	4639      	mov	r1, r7
  405a30:	f002 f96e 	bl	407d10 <__adddf3>
  405a34:	4606      	mov	r6, r0
  405a36:	460f      	mov	r7, r1
  405a38:	4602      	mov	r2, r0
  405a3a:	460b      	mov	r3, r1
  405a3c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  405a40:	f002 fd8a 	bl	408558 <__aeabi_dcmplt>
  405a44:	b948      	cbnz	r0, 405a5a <_dtoa_r+0x362>
  405a46:	4632      	mov	r2, r6
  405a48:	463b      	mov	r3, r7
  405a4a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  405a4e:	f002 fd79 	bl	408544 <__aeabi_dcmpeq>
  405a52:	b1a8      	cbz	r0, 405a80 <_dtoa_r+0x388>
  405a54:	f018 0f01 	tst.w	r8, #1
  405a58:	d012      	beq.n	405a80 <_dtoa_r+0x388>
  405a5a:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  405a5e:	9a04      	ldr	r2, [sp, #16]
  405a60:	1e6b      	subs	r3, r5, #1
  405a62:	e004      	b.n	405a6e <_dtoa_r+0x376>
  405a64:	429a      	cmp	r2, r3
  405a66:	f000 8401 	beq.w	40626c <_dtoa_r+0xb74>
  405a6a:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  405a6e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  405a72:	f103 0501 	add.w	r5, r3, #1
  405a76:	d0f5      	beq.n	405a64 <_dtoa_r+0x36c>
  405a78:	f108 0801 	add.w	r8, r8, #1
  405a7c:	f883 8000 	strb.w	r8, [r3]
  405a80:	4649      	mov	r1, r9
  405a82:	4620      	mov	r0, r4
  405a84:	f001 f960 	bl	406d48 <_Bfree>
  405a88:	2200      	movs	r2, #0
  405a8a:	9b02      	ldr	r3, [sp, #8]
  405a8c:	702a      	strb	r2, [r5, #0]
  405a8e:	9a26      	ldr	r2, [sp, #152]	; 0x98
  405a90:	3301      	adds	r3, #1
  405a92:	6013      	str	r3, [r2, #0]
  405a94:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  405a96:	2b00      	cmp	r3, #0
  405a98:	f000 839e 	beq.w	4061d8 <_dtoa_r+0xae0>
  405a9c:	9804      	ldr	r0, [sp, #16]
  405a9e:	601d      	str	r5, [r3, #0]
  405aa0:	b01b      	add	sp, #108	; 0x6c
  405aa2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405aa6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  405aa8:	2a00      	cmp	r2, #0
  405aaa:	d03e      	beq.n	405b2a <_dtoa_r+0x432>
  405aac:	9a24      	ldr	r2, [sp, #144]	; 0x90
  405aae:	2a01      	cmp	r2, #1
  405ab0:	f340 8311 	ble.w	4060d6 <_dtoa_r+0x9de>
  405ab4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405ab6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  405ab8:	1e5f      	subs	r7, r3, #1
  405aba:	42ba      	cmp	r2, r7
  405abc:	f2c0 838f 	blt.w	4061de <_dtoa_r+0xae6>
  405ac0:	1bd7      	subs	r7, r2, r7
  405ac2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405ac4:	2b00      	cmp	r3, #0
  405ac6:	f2c0 848b 	blt.w	4063e0 <_dtoa_r+0xce8>
  405aca:	9d08      	ldr	r5, [sp, #32]
  405acc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405ace:	9a08      	ldr	r2, [sp, #32]
  405ad0:	441a      	add	r2, r3
  405ad2:	9208      	str	r2, [sp, #32]
  405ad4:	9a06      	ldr	r2, [sp, #24]
  405ad6:	2101      	movs	r1, #1
  405ad8:	441a      	add	r2, r3
  405ada:	4620      	mov	r0, r4
  405adc:	9206      	str	r2, [sp, #24]
  405ade:	f001 f9cd 	bl	406e7c <__i2b>
  405ae2:	4606      	mov	r6, r0
  405ae4:	e024      	b.n	405b30 <_dtoa_r+0x438>
  405ae6:	2301      	movs	r3, #1
  405ae8:	930e      	str	r3, [sp, #56]	; 0x38
  405aea:	e6af      	b.n	40584c <_dtoa_r+0x154>
  405aec:	9a08      	ldr	r2, [sp, #32]
  405aee:	9b02      	ldr	r3, [sp, #8]
  405af0:	1ad2      	subs	r2, r2, r3
  405af2:	425b      	negs	r3, r3
  405af4:	930c      	str	r3, [sp, #48]	; 0x30
  405af6:	2300      	movs	r3, #0
  405af8:	9208      	str	r2, [sp, #32]
  405afa:	930d      	str	r3, [sp, #52]	; 0x34
  405afc:	e6b8      	b.n	405870 <_dtoa_r+0x178>
  405afe:	f1c7 0301 	rsb	r3, r7, #1
  405b02:	9308      	str	r3, [sp, #32]
  405b04:	2300      	movs	r3, #0
  405b06:	9306      	str	r3, [sp, #24]
  405b08:	e6a7      	b.n	40585a <_dtoa_r+0x162>
  405b0a:	9d02      	ldr	r5, [sp, #8]
  405b0c:	4628      	mov	r0, r5
  405b0e:	f002 fa4b 	bl	407fa8 <__aeabi_i2d>
  405b12:	4602      	mov	r2, r0
  405b14:	460b      	mov	r3, r1
  405b16:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  405b1a:	f002 fd13 	bl	408544 <__aeabi_dcmpeq>
  405b1e:	2800      	cmp	r0, #0
  405b20:	f47f ae80 	bne.w	405824 <_dtoa_r+0x12c>
  405b24:	1e6b      	subs	r3, r5, #1
  405b26:	9302      	str	r3, [sp, #8]
  405b28:	e67c      	b.n	405824 <_dtoa_r+0x12c>
  405b2a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  405b2c:	9d08      	ldr	r5, [sp, #32]
  405b2e:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  405b30:	2d00      	cmp	r5, #0
  405b32:	dd0c      	ble.n	405b4e <_dtoa_r+0x456>
  405b34:	9906      	ldr	r1, [sp, #24]
  405b36:	2900      	cmp	r1, #0
  405b38:	460b      	mov	r3, r1
  405b3a:	dd08      	ble.n	405b4e <_dtoa_r+0x456>
  405b3c:	42a9      	cmp	r1, r5
  405b3e:	9a08      	ldr	r2, [sp, #32]
  405b40:	bfa8      	it	ge
  405b42:	462b      	movge	r3, r5
  405b44:	1ad2      	subs	r2, r2, r3
  405b46:	1aed      	subs	r5, r5, r3
  405b48:	1acb      	subs	r3, r1, r3
  405b4a:	9208      	str	r2, [sp, #32]
  405b4c:	9306      	str	r3, [sp, #24]
  405b4e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405b50:	b1d3      	cbz	r3, 405b88 <_dtoa_r+0x490>
  405b52:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405b54:	2b00      	cmp	r3, #0
  405b56:	f000 82b7 	beq.w	4060c8 <_dtoa_r+0x9d0>
  405b5a:	2f00      	cmp	r7, #0
  405b5c:	dd10      	ble.n	405b80 <_dtoa_r+0x488>
  405b5e:	4631      	mov	r1, r6
  405b60:	463a      	mov	r2, r7
  405b62:	4620      	mov	r0, r4
  405b64:	f001 fa26 	bl	406fb4 <__pow5mult>
  405b68:	464a      	mov	r2, r9
  405b6a:	4601      	mov	r1, r0
  405b6c:	4606      	mov	r6, r0
  405b6e:	4620      	mov	r0, r4
  405b70:	f001 f98e 	bl	406e90 <__multiply>
  405b74:	4649      	mov	r1, r9
  405b76:	4680      	mov	r8, r0
  405b78:	4620      	mov	r0, r4
  405b7a:	f001 f8e5 	bl	406d48 <_Bfree>
  405b7e:	46c1      	mov	r9, r8
  405b80:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405b82:	1bda      	subs	r2, r3, r7
  405b84:	f040 82a1 	bne.w	4060ca <_dtoa_r+0x9d2>
  405b88:	2101      	movs	r1, #1
  405b8a:	4620      	mov	r0, r4
  405b8c:	f001 f976 	bl	406e7c <__i2b>
  405b90:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405b92:	2b00      	cmp	r3, #0
  405b94:	4680      	mov	r8, r0
  405b96:	dd1c      	ble.n	405bd2 <_dtoa_r+0x4da>
  405b98:	4601      	mov	r1, r0
  405b9a:	461a      	mov	r2, r3
  405b9c:	4620      	mov	r0, r4
  405b9e:	f001 fa09 	bl	406fb4 <__pow5mult>
  405ba2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405ba4:	2b01      	cmp	r3, #1
  405ba6:	4680      	mov	r8, r0
  405ba8:	f340 8254 	ble.w	406054 <_dtoa_r+0x95c>
  405bac:	2300      	movs	r3, #0
  405bae:	930c      	str	r3, [sp, #48]	; 0x30
  405bb0:	f8d8 3010 	ldr.w	r3, [r8, #16]
  405bb4:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  405bb8:	6918      	ldr	r0, [r3, #16]
  405bba:	f001 f90f 	bl	406ddc <__hi0bits>
  405bbe:	f1c0 0020 	rsb	r0, r0, #32
  405bc2:	e010      	b.n	405be6 <_dtoa_r+0x4ee>
  405bc4:	f1c3 0520 	rsb	r5, r3, #32
  405bc8:	fa0a f005 	lsl.w	r0, sl, r5
  405bcc:	e674      	b.n	4058b8 <_dtoa_r+0x1c0>
  405bce:	900e      	str	r0, [sp, #56]	; 0x38
  405bd0:	e63c      	b.n	40584c <_dtoa_r+0x154>
  405bd2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405bd4:	2b01      	cmp	r3, #1
  405bd6:	f340 8287 	ble.w	4060e8 <_dtoa_r+0x9f0>
  405bda:	2300      	movs	r3, #0
  405bdc:	930c      	str	r3, [sp, #48]	; 0x30
  405bde:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405be0:	2001      	movs	r0, #1
  405be2:	2b00      	cmp	r3, #0
  405be4:	d1e4      	bne.n	405bb0 <_dtoa_r+0x4b8>
  405be6:	9a06      	ldr	r2, [sp, #24]
  405be8:	4410      	add	r0, r2
  405bea:	f010 001f 	ands.w	r0, r0, #31
  405bee:	f000 80a1 	beq.w	405d34 <_dtoa_r+0x63c>
  405bf2:	f1c0 0320 	rsb	r3, r0, #32
  405bf6:	2b04      	cmp	r3, #4
  405bf8:	f340 849e 	ble.w	406538 <_dtoa_r+0xe40>
  405bfc:	9b08      	ldr	r3, [sp, #32]
  405bfe:	f1c0 001c 	rsb	r0, r0, #28
  405c02:	4403      	add	r3, r0
  405c04:	9308      	str	r3, [sp, #32]
  405c06:	4613      	mov	r3, r2
  405c08:	4403      	add	r3, r0
  405c0a:	4405      	add	r5, r0
  405c0c:	9306      	str	r3, [sp, #24]
  405c0e:	9b08      	ldr	r3, [sp, #32]
  405c10:	2b00      	cmp	r3, #0
  405c12:	dd05      	ble.n	405c20 <_dtoa_r+0x528>
  405c14:	4649      	mov	r1, r9
  405c16:	461a      	mov	r2, r3
  405c18:	4620      	mov	r0, r4
  405c1a:	f001 fa1b 	bl	407054 <__lshift>
  405c1e:	4681      	mov	r9, r0
  405c20:	9b06      	ldr	r3, [sp, #24]
  405c22:	2b00      	cmp	r3, #0
  405c24:	dd05      	ble.n	405c32 <_dtoa_r+0x53a>
  405c26:	4641      	mov	r1, r8
  405c28:	461a      	mov	r2, r3
  405c2a:	4620      	mov	r0, r4
  405c2c:	f001 fa12 	bl	407054 <__lshift>
  405c30:	4680      	mov	r8, r0
  405c32:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405c34:	2b00      	cmp	r3, #0
  405c36:	f040 8086 	bne.w	405d46 <_dtoa_r+0x64e>
  405c3a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405c3c:	2b00      	cmp	r3, #0
  405c3e:	f340 8266 	ble.w	40610e <_dtoa_r+0xa16>
  405c42:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405c44:	2b00      	cmp	r3, #0
  405c46:	f000 8098 	beq.w	405d7a <_dtoa_r+0x682>
  405c4a:	2d00      	cmp	r5, #0
  405c4c:	dd05      	ble.n	405c5a <_dtoa_r+0x562>
  405c4e:	4631      	mov	r1, r6
  405c50:	462a      	mov	r2, r5
  405c52:	4620      	mov	r0, r4
  405c54:	f001 f9fe 	bl	407054 <__lshift>
  405c58:	4606      	mov	r6, r0
  405c5a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405c5c:	2b00      	cmp	r3, #0
  405c5e:	f040 8337 	bne.w	4062d0 <_dtoa_r+0xbd8>
  405c62:	9606      	str	r6, [sp, #24]
  405c64:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405c66:	9a04      	ldr	r2, [sp, #16]
  405c68:	f8dd b018 	ldr.w	fp, [sp, #24]
  405c6c:	3b01      	subs	r3, #1
  405c6e:	18d3      	adds	r3, r2, r3
  405c70:	930b      	str	r3, [sp, #44]	; 0x2c
  405c72:	f00a 0301 	and.w	r3, sl, #1
  405c76:	930c      	str	r3, [sp, #48]	; 0x30
  405c78:	4617      	mov	r7, r2
  405c7a:	46c2      	mov	sl, r8
  405c7c:	4651      	mov	r1, sl
  405c7e:	4648      	mov	r0, r9
  405c80:	f7ff fca6 	bl	4055d0 <quorem>
  405c84:	4631      	mov	r1, r6
  405c86:	4605      	mov	r5, r0
  405c88:	4648      	mov	r0, r9
  405c8a:	f001 fa35 	bl	4070f8 <__mcmp>
  405c8e:	465a      	mov	r2, fp
  405c90:	900a      	str	r0, [sp, #40]	; 0x28
  405c92:	4651      	mov	r1, sl
  405c94:	4620      	mov	r0, r4
  405c96:	f001 fa4b 	bl	407130 <__mdiff>
  405c9a:	68c2      	ldr	r2, [r0, #12]
  405c9c:	4680      	mov	r8, r0
  405c9e:	f105 0330 	add.w	r3, r5, #48	; 0x30
  405ca2:	2a00      	cmp	r2, #0
  405ca4:	f040 822b 	bne.w	4060fe <_dtoa_r+0xa06>
  405ca8:	4601      	mov	r1, r0
  405caa:	4648      	mov	r0, r9
  405cac:	9308      	str	r3, [sp, #32]
  405cae:	f001 fa23 	bl	4070f8 <__mcmp>
  405cb2:	4641      	mov	r1, r8
  405cb4:	9006      	str	r0, [sp, #24]
  405cb6:	4620      	mov	r0, r4
  405cb8:	f001 f846 	bl	406d48 <_Bfree>
  405cbc:	9a06      	ldr	r2, [sp, #24]
  405cbe:	9b08      	ldr	r3, [sp, #32]
  405cc0:	b932      	cbnz	r2, 405cd0 <_dtoa_r+0x5d8>
  405cc2:	9924      	ldr	r1, [sp, #144]	; 0x90
  405cc4:	b921      	cbnz	r1, 405cd0 <_dtoa_r+0x5d8>
  405cc6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  405cc8:	2a00      	cmp	r2, #0
  405cca:	f000 83ef 	beq.w	4064ac <_dtoa_r+0xdb4>
  405cce:	9a24      	ldr	r2, [sp, #144]	; 0x90
  405cd0:	990a      	ldr	r1, [sp, #40]	; 0x28
  405cd2:	2900      	cmp	r1, #0
  405cd4:	f2c0 829f 	blt.w	406216 <_dtoa_r+0xb1e>
  405cd8:	d105      	bne.n	405ce6 <_dtoa_r+0x5ee>
  405cda:	9924      	ldr	r1, [sp, #144]	; 0x90
  405cdc:	b919      	cbnz	r1, 405ce6 <_dtoa_r+0x5ee>
  405cde:	990c      	ldr	r1, [sp, #48]	; 0x30
  405ce0:	2900      	cmp	r1, #0
  405ce2:	f000 8298 	beq.w	406216 <_dtoa_r+0xb1e>
  405ce6:	2a00      	cmp	r2, #0
  405ce8:	f300 8306 	bgt.w	4062f8 <_dtoa_r+0xc00>
  405cec:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  405cee:	703b      	strb	r3, [r7, #0]
  405cf0:	f107 0801 	add.w	r8, r7, #1
  405cf4:	4297      	cmp	r7, r2
  405cf6:	4645      	mov	r5, r8
  405cf8:	f000 830c 	beq.w	406314 <_dtoa_r+0xc1c>
  405cfc:	4649      	mov	r1, r9
  405cfe:	2300      	movs	r3, #0
  405d00:	220a      	movs	r2, #10
  405d02:	4620      	mov	r0, r4
  405d04:	f001 f82a 	bl	406d5c <__multadd>
  405d08:	455e      	cmp	r6, fp
  405d0a:	4681      	mov	r9, r0
  405d0c:	4631      	mov	r1, r6
  405d0e:	f04f 0300 	mov.w	r3, #0
  405d12:	f04f 020a 	mov.w	r2, #10
  405d16:	4620      	mov	r0, r4
  405d18:	f000 81eb 	beq.w	4060f2 <_dtoa_r+0x9fa>
  405d1c:	f001 f81e 	bl	406d5c <__multadd>
  405d20:	4659      	mov	r1, fp
  405d22:	4606      	mov	r6, r0
  405d24:	2300      	movs	r3, #0
  405d26:	220a      	movs	r2, #10
  405d28:	4620      	mov	r0, r4
  405d2a:	f001 f817 	bl	406d5c <__multadd>
  405d2e:	4647      	mov	r7, r8
  405d30:	4683      	mov	fp, r0
  405d32:	e7a3      	b.n	405c7c <_dtoa_r+0x584>
  405d34:	201c      	movs	r0, #28
  405d36:	9b08      	ldr	r3, [sp, #32]
  405d38:	4403      	add	r3, r0
  405d3a:	9308      	str	r3, [sp, #32]
  405d3c:	9b06      	ldr	r3, [sp, #24]
  405d3e:	4403      	add	r3, r0
  405d40:	4405      	add	r5, r0
  405d42:	9306      	str	r3, [sp, #24]
  405d44:	e763      	b.n	405c0e <_dtoa_r+0x516>
  405d46:	4641      	mov	r1, r8
  405d48:	4648      	mov	r0, r9
  405d4a:	f001 f9d5 	bl	4070f8 <__mcmp>
  405d4e:	2800      	cmp	r0, #0
  405d50:	f6bf af73 	bge.w	405c3a <_dtoa_r+0x542>
  405d54:	9f02      	ldr	r7, [sp, #8]
  405d56:	4649      	mov	r1, r9
  405d58:	2300      	movs	r3, #0
  405d5a:	220a      	movs	r2, #10
  405d5c:	4620      	mov	r0, r4
  405d5e:	3f01      	subs	r7, #1
  405d60:	9702      	str	r7, [sp, #8]
  405d62:	f000 fffb 	bl	406d5c <__multadd>
  405d66:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405d68:	4681      	mov	r9, r0
  405d6a:	2b00      	cmp	r3, #0
  405d6c:	f040 83b6 	bne.w	4064dc <_dtoa_r+0xde4>
  405d70:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405d72:	2b00      	cmp	r3, #0
  405d74:	f340 83bf 	ble.w	4064f6 <_dtoa_r+0xdfe>
  405d78:	930a      	str	r3, [sp, #40]	; 0x28
  405d7a:	f8dd b010 	ldr.w	fp, [sp, #16]
  405d7e:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  405d80:	465d      	mov	r5, fp
  405d82:	e002      	b.n	405d8a <_dtoa_r+0x692>
  405d84:	f000 ffea 	bl	406d5c <__multadd>
  405d88:	4681      	mov	r9, r0
  405d8a:	4641      	mov	r1, r8
  405d8c:	4648      	mov	r0, r9
  405d8e:	f7ff fc1f 	bl	4055d0 <quorem>
  405d92:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  405d96:	f805 ab01 	strb.w	sl, [r5], #1
  405d9a:	eba5 030b 	sub.w	r3, r5, fp
  405d9e:	42bb      	cmp	r3, r7
  405da0:	f04f 020a 	mov.w	r2, #10
  405da4:	f04f 0300 	mov.w	r3, #0
  405da8:	4649      	mov	r1, r9
  405daa:	4620      	mov	r0, r4
  405dac:	dbea      	blt.n	405d84 <_dtoa_r+0x68c>
  405dae:	9b04      	ldr	r3, [sp, #16]
  405db0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  405db2:	2a01      	cmp	r2, #1
  405db4:	bfac      	ite	ge
  405db6:	189b      	addge	r3, r3, r2
  405db8:	3301      	addlt	r3, #1
  405dba:	461d      	mov	r5, r3
  405dbc:	f04f 0b00 	mov.w	fp, #0
  405dc0:	4649      	mov	r1, r9
  405dc2:	2201      	movs	r2, #1
  405dc4:	4620      	mov	r0, r4
  405dc6:	f001 f945 	bl	407054 <__lshift>
  405dca:	4641      	mov	r1, r8
  405dcc:	4681      	mov	r9, r0
  405dce:	f001 f993 	bl	4070f8 <__mcmp>
  405dd2:	2800      	cmp	r0, #0
  405dd4:	f340 823d 	ble.w	406252 <_dtoa_r+0xb5a>
  405dd8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  405ddc:	9904      	ldr	r1, [sp, #16]
  405dde:	1e6b      	subs	r3, r5, #1
  405de0:	e004      	b.n	405dec <_dtoa_r+0x6f4>
  405de2:	428b      	cmp	r3, r1
  405de4:	f000 81ae 	beq.w	406144 <_dtoa_r+0xa4c>
  405de8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  405dec:	2a39      	cmp	r2, #57	; 0x39
  405dee:	f103 0501 	add.w	r5, r3, #1
  405df2:	d0f6      	beq.n	405de2 <_dtoa_r+0x6ea>
  405df4:	3201      	adds	r2, #1
  405df6:	701a      	strb	r2, [r3, #0]
  405df8:	4641      	mov	r1, r8
  405dfa:	4620      	mov	r0, r4
  405dfc:	f000 ffa4 	bl	406d48 <_Bfree>
  405e00:	2e00      	cmp	r6, #0
  405e02:	f43f ae3d 	beq.w	405a80 <_dtoa_r+0x388>
  405e06:	f1bb 0f00 	cmp.w	fp, #0
  405e0a:	d005      	beq.n	405e18 <_dtoa_r+0x720>
  405e0c:	45b3      	cmp	fp, r6
  405e0e:	d003      	beq.n	405e18 <_dtoa_r+0x720>
  405e10:	4659      	mov	r1, fp
  405e12:	4620      	mov	r0, r4
  405e14:	f000 ff98 	bl	406d48 <_Bfree>
  405e18:	4631      	mov	r1, r6
  405e1a:	4620      	mov	r0, r4
  405e1c:	f000 ff94 	bl	406d48 <_Bfree>
  405e20:	e62e      	b.n	405a80 <_dtoa_r+0x388>
  405e22:	2300      	movs	r3, #0
  405e24:	930b      	str	r3, [sp, #44]	; 0x2c
  405e26:	9b02      	ldr	r3, [sp, #8]
  405e28:	9a25      	ldr	r2, [sp, #148]	; 0x94
  405e2a:	4413      	add	r3, r2
  405e2c:	930f      	str	r3, [sp, #60]	; 0x3c
  405e2e:	3301      	adds	r3, #1
  405e30:	2b01      	cmp	r3, #1
  405e32:	461f      	mov	r7, r3
  405e34:	461e      	mov	r6, r3
  405e36:	930a      	str	r3, [sp, #40]	; 0x28
  405e38:	bfb8      	it	lt
  405e3a:	2701      	movlt	r7, #1
  405e3c:	2100      	movs	r1, #0
  405e3e:	2f17      	cmp	r7, #23
  405e40:	6461      	str	r1, [r4, #68]	; 0x44
  405e42:	d90a      	bls.n	405e5a <_dtoa_r+0x762>
  405e44:	2201      	movs	r2, #1
  405e46:	2304      	movs	r3, #4
  405e48:	005b      	lsls	r3, r3, #1
  405e4a:	f103 0014 	add.w	r0, r3, #20
  405e4e:	4287      	cmp	r7, r0
  405e50:	4611      	mov	r1, r2
  405e52:	f102 0201 	add.w	r2, r2, #1
  405e56:	d2f7      	bcs.n	405e48 <_dtoa_r+0x750>
  405e58:	6461      	str	r1, [r4, #68]	; 0x44
  405e5a:	4620      	mov	r0, r4
  405e5c:	f000 ff4e 	bl	406cfc <_Balloc>
  405e60:	2e0e      	cmp	r6, #14
  405e62:	9004      	str	r0, [sp, #16]
  405e64:	6420      	str	r0, [r4, #64]	; 0x40
  405e66:	f63f ad41 	bhi.w	4058ec <_dtoa_r+0x1f4>
  405e6a:	2d00      	cmp	r5, #0
  405e6c:	f43f ad3e 	beq.w	4058ec <_dtoa_r+0x1f4>
  405e70:	9902      	ldr	r1, [sp, #8]
  405e72:	2900      	cmp	r1, #0
  405e74:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  405e78:	f340 8202 	ble.w	406280 <_dtoa_r+0xb88>
  405e7c:	4bb8      	ldr	r3, [pc, #736]	; (406160 <_dtoa_r+0xa68>)
  405e7e:	f001 020f 	and.w	r2, r1, #15
  405e82:	110d      	asrs	r5, r1, #4
  405e84:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  405e88:	06e9      	lsls	r1, r5, #27
  405e8a:	e9d3 6700 	ldrd	r6, r7, [r3]
  405e8e:	f140 81ae 	bpl.w	4061ee <_dtoa_r+0xaf6>
  405e92:	4bb4      	ldr	r3, [pc, #720]	; (406164 <_dtoa_r+0xa6c>)
  405e94:	4650      	mov	r0, sl
  405e96:	4659      	mov	r1, fp
  405e98:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  405e9c:	f002 fa14 	bl	4082c8 <__aeabi_ddiv>
  405ea0:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  405ea4:	f005 050f 	and.w	r5, r5, #15
  405ea8:	f04f 0a03 	mov.w	sl, #3
  405eac:	b18d      	cbz	r5, 405ed2 <_dtoa_r+0x7da>
  405eae:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 406164 <_dtoa_r+0xa6c>
  405eb2:	07ea      	lsls	r2, r5, #31
  405eb4:	d509      	bpl.n	405eca <_dtoa_r+0x7d2>
  405eb6:	4630      	mov	r0, r6
  405eb8:	4639      	mov	r1, r7
  405eba:	e9d8 2300 	ldrd	r2, r3, [r8]
  405ebe:	f002 f8d9 	bl	408074 <__aeabi_dmul>
  405ec2:	f10a 0a01 	add.w	sl, sl, #1
  405ec6:	4606      	mov	r6, r0
  405ec8:	460f      	mov	r7, r1
  405eca:	106d      	asrs	r5, r5, #1
  405ecc:	f108 0808 	add.w	r8, r8, #8
  405ed0:	d1ef      	bne.n	405eb2 <_dtoa_r+0x7ba>
  405ed2:	463b      	mov	r3, r7
  405ed4:	4632      	mov	r2, r6
  405ed6:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  405eda:	f002 f9f5 	bl	4082c8 <__aeabi_ddiv>
  405ede:	4607      	mov	r7, r0
  405ee0:	4688      	mov	r8, r1
  405ee2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405ee4:	b143      	cbz	r3, 405ef8 <_dtoa_r+0x800>
  405ee6:	2200      	movs	r2, #0
  405ee8:	4b9f      	ldr	r3, [pc, #636]	; (406168 <_dtoa_r+0xa70>)
  405eea:	4638      	mov	r0, r7
  405eec:	4641      	mov	r1, r8
  405eee:	f002 fb33 	bl	408558 <__aeabi_dcmplt>
  405ef2:	2800      	cmp	r0, #0
  405ef4:	f040 8286 	bne.w	406404 <_dtoa_r+0xd0c>
  405ef8:	4650      	mov	r0, sl
  405efa:	f002 f855 	bl	407fa8 <__aeabi_i2d>
  405efe:	463a      	mov	r2, r7
  405f00:	4643      	mov	r3, r8
  405f02:	f002 f8b7 	bl	408074 <__aeabi_dmul>
  405f06:	4b99      	ldr	r3, [pc, #612]	; (40616c <_dtoa_r+0xa74>)
  405f08:	2200      	movs	r2, #0
  405f0a:	f001 ff01 	bl	407d10 <__adddf3>
  405f0e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405f10:	4605      	mov	r5, r0
  405f12:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  405f16:	2b00      	cmp	r3, #0
  405f18:	f000 813e 	beq.w	406198 <_dtoa_r+0xaa0>
  405f1c:	9b02      	ldr	r3, [sp, #8]
  405f1e:	9315      	str	r3, [sp, #84]	; 0x54
  405f20:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405f22:	9312      	str	r3, [sp, #72]	; 0x48
  405f24:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405f26:	2b00      	cmp	r3, #0
  405f28:	f000 81fa 	beq.w	406320 <_dtoa_r+0xc28>
  405f2c:	9a12      	ldr	r2, [sp, #72]	; 0x48
  405f2e:	4b8c      	ldr	r3, [pc, #560]	; (406160 <_dtoa_r+0xa68>)
  405f30:	498f      	ldr	r1, [pc, #572]	; (406170 <_dtoa_r+0xa78>)
  405f32:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  405f36:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  405f3a:	2000      	movs	r0, #0
  405f3c:	f002 f9c4 	bl	4082c8 <__aeabi_ddiv>
  405f40:	462a      	mov	r2, r5
  405f42:	4633      	mov	r3, r6
  405f44:	f001 fee2 	bl	407d0c <__aeabi_dsub>
  405f48:	4682      	mov	sl, r0
  405f4a:	468b      	mov	fp, r1
  405f4c:	4638      	mov	r0, r7
  405f4e:	4641      	mov	r1, r8
  405f50:	f002 fb40 	bl	4085d4 <__aeabi_d2iz>
  405f54:	4605      	mov	r5, r0
  405f56:	f002 f827 	bl	407fa8 <__aeabi_i2d>
  405f5a:	4602      	mov	r2, r0
  405f5c:	460b      	mov	r3, r1
  405f5e:	4638      	mov	r0, r7
  405f60:	4641      	mov	r1, r8
  405f62:	f001 fed3 	bl	407d0c <__aeabi_dsub>
  405f66:	3530      	adds	r5, #48	; 0x30
  405f68:	fa5f f885 	uxtb.w	r8, r5
  405f6c:	9d04      	ldr	r5, [sp, #16]
  405f6e:	4606      	mov	r6, r0
  405f70:	460f      	mov	r7, r1
  405f72:	f885 8000 	strb.w	r8, [r5]
  405f76:	4602      	mov	r2, r0
  405f78:	460b      	mov	r3, r1
  405f7a:	4650      	mov	r0, sl
  405f7c:	4659      	mov	r1, fp
  405f7e:	3501      	adds	r5, #1
  405f80:	f002 fb08 	bl	408594 <__aeabi_dcmpgt>
  405f84:	2800      	cmp	r0, #0
  405f86:	d154      	bne.n	406032 <_dtoa_r+0x93a>
  405f88:	4632      	mov	r2, r6
  405f8a:	463b      	mov	r3, r7
  405f8c:	2000      	movs	r0, #0
  405f8e:	4976      	ldr	r1, [pc, #472]	; (406168 <_dtoa_r+0xa70>)
  405f90:	f001 febc 	bl	407d0c <__aeabi_dsub>
  405f94:	4602      	mov	r2, r0
  405f96:	460b      	mov	r3, r1
  405f98:	4650      	mov	r0, sl
  405f9a:	4659      	mov	r1, fp
  405f9c:	f002 fafa 	bl	408594 <__aeabi_dcmpgt>
  405fa0:	2800      	cmp	r0, #0
  405fa2:	f040 8270 	bne.w	406486 <_dtoa_r+0xd8e>
  405fa6:	9a12      	ldr	r2, [sp, #72]	; 0x48
  405fa8:	2a01      	cmp	r2, #1
  405faa:	f000 8111 	beq.w	4061d0 <_dtoa_r+0xad8>
  405fae:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405fb0:	9a04      	ldr	r2, [sp, #16]
  405fb2:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  405fb6:	4413      	add	r3, r2
  405fb8:	4699      	mov	r9, r3
  405fba:	e00d      	b.n	405fd8 <_dtoa_r+0x8e0>
  405fbc:	2000      	movs	r0, #0
  405fbe:	496a      	ldr	r1, [pc, #424]	; (406168 <_dtoa_r+0xa70>)
  405fc0:	f001 fea4 	bl	407d0c <__aeabi_dsub>
  405fc4:	4652      	mov	r2, sl
  405fc6:	465b      	mov	r3, fp
  405fc8:	f002 fac6 	bl	408558 <__aeabi_dcmplt>
  405fcc:	2800      	cmp	r0, #0
  405fce:	f040 8258 	bne.w	406482 <_dtoa_r+0xd8a>
  405fd2:	454d      	cmp	r5, r9
  405fd4:	f000 80fa 	beq.w	4061cc <_dtoa_r+0xad4>
  405fd8:	4650      	mov	r0, sl
  405fda:	4659      	mov	r1, fp
  405fdc:	2200      	movs	r2, #0
  405fde:	4b65      	ldr	r3, [pc, #404]	; (406174 <_dtoa_r+0xa7c>)
  405fe0:	f002 f848 	bl	408074 <__aeabi_dmul>
  405fe4:	2200      	movs	r2, #0
  405fe6:	4b63      	ldr	r3, [pc, #396]	; (406174 <_dtoa_r+0xa7c>)
  405fe8:	4682      	mov	sl, r0
  405fea:	468b      	mov	fp, r1
  405fec:	4630      	mov	r0, r6
  405fee:	4639      	mov	r1, r7
  405ff0:	f002 f840 	bl	408074 <__aeabi_dmul>
  405ff4:	460f      	mov	r7, r1
  405ff6:	4606      	mov	r6, r0
  405ff8:	f002 faec 	bl	4085d4 <__aeabi_d2iz>
  405ffc:	4680      	mov	r8, r0
  405ffe:	f001 ffd3 	bl	407fa8 <__aeabi_i2d>
  406002:	4602      	mov	r2, r0
  406004:	460b      	mov	r3, r1
  406006:	4630      	mov	r0, r6
  406008:	4639      	mov	r1, r7
  40600a:	f001 fe7f 	bl	407d0c <__aeabi_dsub>
  40600e:	f108 0830 	add.w	r8, r8, #48	; 0x30
  406012:	fa5f f888 	uxtb.w	r8, r8
  406016:	4652      	mov	r2, sl
  406018:	465b      	mov	r3, fp
  40601a:	f805 8b01 	strb.w	r8, [r5], #1
  40601e:	4606      	mov	r6, r0
  406020:	460f      	mov	r7, r1
  406022:	f002 fa99 	bl	408558 <__aeabi_dcmplt>
  406026:	4632      	mov	r2, r6
  406028:	463b      	mov	r3, r7
  40602a:	2800      	cmp	r0, #0
  40602c:	d0c6      	beq.n	405fbc <_dtoa_r+0x8c4>
  40602e:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  406032:	9b15      	ldr	r3, [sp, #84]	; 0x54
  406034:	9302      	str	r3, [sp, #8]
  406036:	e523      	b.n	405a80 <_dtoa_r+0x388>
  406038:	2300      	movs	r3, #0
  40603a:	930b      	str	r3, [sp, #44]	; 0x2c
  40603c:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40603e:	2b00      	cmp	r3, #0
  406040:	f340 80dc 	ble.w	4061fc <_dtoa_r+0xb04>
  406044:	461f      	mov	r7, r3
  406046:	461e      	mov	r6, r3
  406048:	930f      	str	r3, [sp, #60]	; 0x3c
  40604a:	930a      	str	r3, [sp, #40]	; 0x28
  40604c:	e6f6      	b.n	405e3c <_dtoa_r+0x744>
  40604e:	2301      	movs	r3, #1
  406050:	930b      	str	r3, [sp, #44]	; 0x2c
  406052:	e7f3      	b.n	40603c <_dtoa_r+0x944>
  406054:	f1ba 0f00 	cmp.w	sl, #0
  406058:	f47f ada8 	bne.w	405bac <_dtoa_r+0x4b4>
  40605c:	f3cb 0313 	ubfx	r3, fp, #0, #20
  406060:	2b00      	cmp	r3, #0
  406062:	f47f adba 	bne.w	405bda <_dtoa_r+0x4e2>
  406066:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  40606a:	0d3f      	lsrs	r7, r7, #20
  40606c:	053f      	lsls	r7, r7, #20
  40606e:	2f00      	cmp	r7, #0
  406070:	f000 820d 	beq.w	40648e <_dtoa_r+0xd96>
  406074:	9b08      	ldr	r3, [sp, #32]
  406076:	3301      	adds	r3, #1
  406078:	9308      	str	r3, [sp, #32]
  40607a:	9b06      	ldr	r3, [sp, #24]
  40607c:	3301      	adds	r3, #1
  40607e:	9306      	str	r3, [sp, #24]
  406080:	2301      	movs	r3, #1
  406082:	930c      	str	r3, [sp, #48]	; 0x30
  406084:	e5ab      	b.n	405bde <_dtoa_r+0x4e6>
  406086:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406088:	2b00      	cmp	r3, #0
  40608a:	f73f ac42 	bgt.w	405912 <_dtoa_r+0x21a>
  40608e:	f040 8221 	bne.w	4064d4 <_dtoa_r+0xddc>
  406092:	2200      	movs	r2, #0
  406094:	4b38      	ldr	r3, [pc, #224]	; (406178 <_dtoa_r+0xa80>)
  406096:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  40609a:	f001 ffeb 	bl	408074 <__aeabi_dmul>
  40609e:	4652      	mov	r2, sl
  4060a0:	465b      	mov	r3, fp
  4060a2:	f002 fa6d 	bl	408580 <__aeabi_dcmpge>
  4060a6:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  4060aa:	4646      	mov	r6, r8
  4060ac:	2800      	cmp	r0, #0
  4060ae:	d041      	beq.n	406134 <_dtoa_r+0xa3c>
  4060b0:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4060b2:	9d04      	ldr	r5, [sp, #16]
  4060b4:	43db      	mvns	r3, r3
  4060b6:	9302      	str	r3, [sp, #8]
  4060b8:	4641      	mov	r1, r8
  4060ba:	4620      	mov	r0, r4
  4060bc:	f000 fe44 	bl	406d48 <_Bfree>
  4060c0:	2e00      	cmp	r6, #0
  4060c2:	f43f acdd 	beq.w	405a80 <_dtoa_r+0x388>
  4060c6:	e6a7      	b.n	405e18 <_dtoa_r+0x720>
  4060c8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4060ca:	4649      	mov	r1, r9
  4060cc:	4620      	mov	r0, r4
  4060ce:	f000 ff71 	bl	406fb4 <__pow5mult>
  4060d2:	4681      	mov	r9, r0
  4060d4:	e558      	b.n	405b88 <_dtoa_r+0x490>
  4060d6:	9a14      	ldr	r2, [sp, #80]	; 0x50
  4060d8:	2a00      	cmp	r2, #0
  4060da:	f000 8187 	beq.w	4063ec <_dtoa_r+0xcf4>
  4060de:	f203 4333 	addw	r3, r3, #1075	; 0x433
  4060e2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4060e4:	9d08      	ldr	r5, [sp, #32]
  4060e6:	e4f2      	b.n	405ace <_dtoa_r+0x3d6>
  4060e8:	f1ba 0f00 	cmp.w	sl, #0
  4060ec:	f47f ad75 	bne.w	405bda <_dtoa_r+0x4e2>
  4060f0:	e7b4      	b.n	40605c <_dtoa_r+0x964>
  4060f2:	f000 fe33 	bl	406d5c <__multadd>
  4060f6:	4647      	mov	r7, r8
  4060f8:	4606      	mov	r6, r0
  4060fa:	4683      	mov	fp, r0
  4060fc:	e5be      	b.n	405c7c <_dtoa_r+0x584>
  4060fe:	4601      	mov	r1, r0
  406100:	4620      	mov	r0, r4
  406102:	9306      	str	r3, [sp, #24]
  406104:	f000 fe20 	bl	406d48 <_Bfree>
  406108:	2201      	movs	r2, #1
  40610a:	9b06      	ldr	r3, [sp, #24]
  40610c:	e5e0      	b.n	405cd0 <_dtoa_r+0x5d8>
  40610e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406110:	2b02      	cmp	r3, #2
  406112:	f77f ad96 	ble.w	405c42 <_dtoa_r+0x54a>
  406116:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406118:	2b00      	cmp	r3, #0
  40611a:	d1c9      	bne.n	4060b0 <_dtoa_r+0x9b8>
  40611c:	4641      	mov	r1, r8
  40611e:	2205      	movs	r2, #5
  406120:	4620      	mov	r0, r4
  406122:	f000 fe1b 	bl	406d5c <__multadd>
  406126:	4601      	mov	r1, r0
  406128:	4680      	mov	r8, r0
  40612a:	4648      	mov	r0, r9
  40612c:	f000 ffe4 	bl	4070f8 <__mcmp>
  406130:	2800      	cmp	r0, #0
  406132:	ddbd      	ble.n	4060b0 <_dtoa_r+0x9b8>
  406134:	9a02      	ldr	r2, [sp, #8]
  406136:	9904      	ldr	r1, [sp, #16]
  406138:	2331      	movs	r3, #49	; 0x31
  40613a:	3201      	adds	r2, #1
  40613c:	9202      	str	r2, [sp, #8]
  40613e:	700b      	strb	r3, [r1, #0]
  406140:	1c4d      	adds	r5, r1, #1
  406142:	e7b9      	b.n	4060b8 <_dtoa_r+0x9c0>
  406144:	9a02      	ldr	r2, [sp, #8]
  406146:	3201      	adds	r2, #1
  406148:	9202      	str	r2, [sp, #8]
  40614a:	9a04      	ldr	r2, [sp, #16]
  40614c:	2331      	movs	r3, #49	; 0x31
  40614e:	7013      	strb	r3, [r2, #0]
  406150:	e652      	b.n	405df8 <_dtoa_r+0x700>
  406152:	2301      	movs	r3, #1
  406154:	930b      	str	r3, [sp, #44]	; 0x2c
  406156:	e666      	b.n	405e26 <_dtoa_r+0x72e>
  406158:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  40615c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40615e:	e48f      	b.n	405a80 <_dtoa_r+0x388>
  406160:	00409138 	.word	0x00409138
  406164:	00409110 	.word	0x00409110
  406168:	3ff00000 	.word	0x3ff00000
  40616c:	401c0000 	.word	0x401c0000
  406170:	3fe00000 	.word	0x3fe00000
  406174:	40240000 	.word	0x40240000
  406178:	40140000 	.word	0x40140000
  40617c:	4650      	mov	r0, sl
  40617e:	f001 ff13 	bl	407fa8 <__aeabi_i2d>
  406182:	463a      	mov	r2, r7
  406184:	4643      	mov	r3, r8
  406186:	f001 ff75 	bl	408074 <__aeabi_dmul>
  40618a:	2200      	movs	r2, #0
  40618c:	4bc1      	ldr	r3, [pc, #772]	; (406494 <_dtoa_r+0xd9c>)
  40618e:	f001 fdbf 	bl	407d10 <__adddf3>
  406192:	4605      	mov	r5, r0
  406194:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  406198:	4641      	mov	r1, r8
  40619a:	2200      	movs	r2, #0
  40619c:	4bbe      	ldr	r3, [pc, #760]	; (406498 <_dtoa_r+0xda0>)
  40619e:	4638      	mov	r0, r7
  4061a0:	f001 fdb4 	bl	407d0c <__aeabi_dsub>
  4061a4:	462a      	mov	r2, r5
  4061a6:	4633      	mov	r3, r6
  4061a8:	4682      	mov	sl, r0
  4061aa:	468b      	mov	fp, r1
  4061ac:	f002 f9f2 	bl	408594 <__aeabi_dcmpgt>
  4061b0:	4680      	mov	r8, r0
  4061b2:	2800      	cmp	r0, #0
  4061b4:	f040 8110 	bne.w	4063d8 <_dtoa_r+0xce0>
  4061b8:	462a      	mov	r2, r5
  4061ba:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  4061be:	4650      	mov	r0, sl
  4061c0:	4659      	mov	r1, fp
  4061c2:	f002 f9c9 	bl	408558 <__aeabi_dcmplt>
  4061c6:	b118      	cbz	r0, 4061d0 <_dtoa_r+0xad8>
  4061c8:	4646      	mov	r6, r8
  4061ca:	e771      	b.n	4060b0 <_dtoa_r+0x9b8>
  4061cc:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4061d0:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  4061d4:	f7ff bb8a 	b.w	4058ec <_dtoa_r+0x1f4>
  4061d8:	9804      	ldr	r0, [sp, #16]
  4061da:	f7ff babb 	b.w	405754 <_dtoa_r+0x5c>
  4061de:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4061e0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  4061e2:	970c      	str	r7, [sp, #48]	; 0x30
  4061e4:	1afb      	subs	r3, r7, r3
  4061e6:	441a      	add	r2, r3
  4061e8:	920d      	str	r2, [sp, #52]	; 0x34
  4061ea:	2700      	movs	r7, #0
  4061ec:	e469      	b.n	405ac2 <_dtoa_r+0x3ca>
  4061ee:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  4061f2:	f04f 0a02 	mov.w	sl, #2
  4061f6:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  4061fa:	e657      	b.n	405eac <_dtoa_r+0x7b4>
  4061fc:	2100      	movs	r1, #0
  4061fe:	2301      	movs	r3, #1
  406200:	6461      	str	r1, [r4, #68]	; 0x44
  406202:	4620      	mov	r0, r4
  406204:	9325      	str	r3, [sp, #148]	; 0x94
  406206:	f000 fd79 	bl	406cfc <_Balloc>
  40620a:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40620c:	9004      	str	r0, [sp, #16]
  40620e:	6420      	str	r0, [r4, #64]	; 0x40
  406210:	930a      	str	r3, [sp, #40]	; 0x28
  406212:	930f      	str	r3, [sp, #60]	; 0x3c
  406214:	e629      	b.n	405e6a <_dtoa_r+0x772>
  406216:	2a00      	cmp	r2, #0
  406218:	46d0      	mov	r8, sl
  40621a:	f8cd b018 	str.w	fp, [sp, #24]
  40621e:	469a      	mov	sl, r3
  406220:	dd11      	ble.n	406246 <_dtoa_r+0xb4e>
  406222:	4649      	mov	r1, r9
  406224:	2201      	movs	r2, #1
  406226:	4620      	mov	r0, r4
  406228:	f000 ff14 	bl	407054 <__lshift>
  40622c:	4641      	mov	r1, r8
  40622e:	4681      	mov	r9, r0
  406230:	f000 ff62 	bl	4070f8 <__mcmp>
  406234:	2800      	cmp	r0, #0
  406236:	f340 8146 	ble.w	4064c6 <_dtoa_r+0xdce>
  40623a:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  40623e:	f000 8106 	beq.w	40644e <_dtoa_r+0xd56>
  406242:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  406246:	46b3      	mov	fp, r6
  406248:	f887 a000 	strb.w	sl, [r7]
  40624c:	1c7d      	adds	r5, r7, #1
  40624e:	9e06      	ldr	r6, [sp, #24]
  406250:	e5d2      	b.n	405df8 <_dtoa_r+0x700>
  406252:	d104      	bne.n	40625e <_dtoa_r+0xb66>
  406254:	f01a 0f01 	tst.w	sl, #1
  406258:	d001      	beq.n	40625e <_dtoa_r+0xb66>
  40625a:	e5bd      	b.n	405dd8 <_dtoa_r+0x6e0>
  40625c:	4615      	mov	r5, r2
  40625e:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  406262:	2b30      	cmp	r3, #48	; 0x30
  406264:	f105 32ff 	add.w	r2, r5, #4294967295
  406268:	d0f8      	beq.n	40625c <_dtoa_r+0xb64>
  40626a:	e5c5      	b.n	405df8 <_dtoa_r+0x700>
  40626c:	9904      	ldr	r1, [sp, #16]
  40626e:	2230      	movs	r2, #48	; 0x30
  406270:	700a      	strb	r2, [r1, #0]
  406272:	9a02      	ldr	r2, [sp, #8]
  406274:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  406278:	3201      	adds	r2, #1
  40627a:	9202      	str	r2, [sp, #8]
  40627c:	f7ff bbfc 	b.w	405a78 <_dtoa_r+0x380>
  406280:	f000 80bb 	beq.w	4063fa <_dtoa_r+0xd02>
  406284:	9b02      	ldr	r3, [sp, #8]
  406286:	425d      	negs	r5, r3
  406288:	4b84      	ldr	r3, [pc, #528]	; (40649c <_dtoa_r+0xda4>)
  40628a:	f005 020f 	and.w	r2, r5, #15
  40628e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  406292:	e9d3 2300 	ldrd	r2, r3, [r3]
  406296:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  40629a:	f001 feeb 	bl	408074 <__aeabi_dmul>
  40629e:	112d      	asrs	r5, r5, #4
  4062a0:	4607      	mov	r7, r0
  4062a2:	4688      	mov	r8, r1
  4062a4:	f000 812c 	beq.w	406500 <_dtoa_r+0xe08>
  4062a8:	4e7d      	ldr	r6, [pc, #500]	; (4064a0 <_dtoa_r+0xda8>)
  4062aa:	f04f 0a02 	mov.w	sl, #2
  4062ae:	07eb      	lsls	r3, r5, #31
  4062b0:	d509      	bpl.n	4062c6 <_dtoa_r+0xbce>
  4062b2:	4638      	mov	r0, r7
  4062b4:	4641      	mov	r1, r8
  4062b6:	e9d6 2300 	ldrd	r2, r3, [r6]
  4062ba:	f001 fedb 	bl	408074 <__aeabi_dmul>
  4062be:	f10a 0a01 	add.w	sl, sl, #1
  4062c2:	4607      	mov	r7, r0
  4062c4:	4688      	mov	r8, r1
  4062c6:	106d      	asrs	r5, r5, #1
  4062c8:	f106 0608 	add.w	r6, r6, #8
  4062cc:	d1ef      	bne.n	4062ae <_dtoa_r+0xbb6>
  4062ce:	e608      	b.n	405ee2 <_dtoa_r+0x7ea>
  4062d0:	6871      	ldr	r1, [r6, #4]
  4062d2:	4620      	mov	r0, r4
  4062d4:	f000 fd12 	bl	406cfc <_Balloc>
  4062d8:	6933      	ldr	r3, [r6, #16]
  4062da:	3302      	adds	r3, #2
  4062dc:	009a      	lsls	r2, r3, #2
  4062de:	4605      	mov	r5, r0
  4062e0:	f106 010c 	add.w	r1, r6, #12
  4062e4:	300c      	adds	r0, #12
  4062e6:	f000 fc63 	bl	406bb0 <memcpy>
  4062ea:	4629      	mov	r1, r5
  4062ec:	2201      	movs	r2, #1
  4062ee:	4620      	mov	r0, r4
  4062f0:	f000 feb0 	bl	407054 <__lshift>
  4062f4:	9006      	str	r0, [sp, #24]
  4062f6:	e4b5      	b.n	405c64 <_dtoa_r+0x56c>
  4062f8:	2b39      	cmp	r3, #57	; 0x39
  4062fa:	f8cd b018 	str.w	fp, [sp, #24]
  4062fe:	46d0      	mov	r8, sl
  406300:	f000 80a5 	beq.w	40644e <_dtoa_r+0xd56>
  406304:	f103 0a01 	add.w	sl, r3, #1
  406308:	46b3      	mov	fp, r6
  40630a:	f887 a000 	strb.w	sl, [r7]
  40630e:	1c7d      	adds	r5, r7, #1
  406310:	9e06      	ldr	r6, [sp, #24]
  406312:	e571      	b.n	405df8 <_dtoa_r+0x700>
  406314:	465a      	mov	r2, fp
  406316:	46d0      	mov	r8, sl
  406318:	46b3      	mov	fp, r6
  40631a:	469a      	mov	sl, r3
  40631c:	4616      	mov	r6, r2
  40631e:	e54f      	b.n	405dc0 <_dtoa_r+0x6c8>
  406320:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406322:	495e      	ldr	r1, [pc, #376]	; (40649c <_dtoa_r+0xda4>)
  406324:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  406328:	462a      	mov	r2, r5
  40632a:	4633      	mov	r3, r6
  40632c:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  406330:	f001 fea0 	bl	408074 <__aeabi_dmul>
  406334:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  406338:	4638      	mov	r0, r7
  40633a:	4641      	mov	r1, r8
  40633c:	f002 f94a 	bl	4085d4 <__aeabi_d2iz>
  406340:	4605      	mov	r5, r0
  406342:	f001 fe31 	bl	407fa8 <__aeabi_i2d>
  406346:	460b      	mov	r3, r1
  406348:	4602      	mov	r2, r0
  40634a:	4641      	mov	r1, r8
  40634c:	4638      	mov	r0, r7
  40634e:	f001 fcdd 	bl	407d0c <__aeabi_dsub>
  406352:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406354:	460f      	mov	r7, r1
  406356:	9904      	ldr	r1, [sp, #16]
  406358:	3530      	adds	r5, #48	; 0x30
  40635a:	2b01      	cmp	r3, #1
  40635c:	700d      	strb	r5, [r1, #0]
  40635e:	4606      	mov	r6, r0
  406360:	f101 0501 	add.w	r5, r1, #1
  406364:	d026      	beq.n	4063b4 <_dtoa_r+0xcbc>
  406366:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406368:	9a04      	ldr	r2, [sp, #16]
  40636a:	f8df b13c 	ldr.w	fp, [pc, #316]	; 4064a8 <_dtoa_r+0xdb0>
  40636e:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  406372:	4413      	add	r3, r2
  406374:	f04f 0a00 	mov.w	sl, #0
  406378:	4699      	mov	r9, r3
  40637a:	4652      	mov	r2, sl
  40637c:	465b      	mov	r3, fp
  40637e:	4630      	mov	r0, r6
  406380:	4639      	mov	r1, r7
  406382:	f001 fe77 	bl	408074 <__aeabi_dmul>
  406386:	460f      	mov	r7, r1
  406388:	4606      	mov	r6, r0
  40638a:	f002 f923 	bl	4085d4 <__aeabi_d2iz>
  40638e:	4680      	mov	r8, r0
  406390:	f001 fe0a 	bl	407fa8 <__aeabi_i2d>
  406394:	f108 0830 	add.w	r8, r8, #48	; 0x30
  406398:	4602      	mov	r2, r0
  40639a:	460b      	mov	r3, r1
  40639c:	4630      	mov	r0, r6
  40639e:	4639      	mov	r1, r7
  4063a0:	f001 fcb4 	bl	407d0c <__aeabi_dsub>
  4063a4:	f805 8b01 	strb.w	r8, [r5], #1
  4063a8:	454d      	cmp	r5, r9
  4063aa:	4606      	mov	r6, r0
  4063ac:	460f      	mov	r7, r1
  4063ae:	d1e4      	bne.n	40637a <_dtoa_r+0xc82>
  4063b0:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4063b4:	4b3b      	ldr	r3, [pc, #236]	; (4064a4 <_dtoa_r+0xdac>)
  4063b6:	2200      	movs	r2, #0
  4063b8:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  4063bc:	f001 fca8 	bl	407d10 <__adddf3>
  4063c0:	4632      	mov	r2, r6
  4063c2:	463b      	mov	r3, r7
  4063c4:	f002 f8c8 	bl	408558 <__aeabi_dcmplt>
  4063c8:	2800      	cmp	r0, #0
  4063ca:	d046      	beq.n	40645a <_dtoa_r+0xd62>
  4063cc:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4063ce:	9302      	str	r3, [sp, #8]
  4063d0:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4063d4:	f7ff bb43 	b.w	405a5e <_dtoa_r+0x366>
  4063d8:	f04f 0800 	mov.w	r8, #0
  4063dc:	4646      	mov	r6, r8
  4063de:	e6a9      	b.n	406134 <_dtoa_r+0xa3c>
  4063e0:	9b08      	ldr	r3, [sp, #32]
  4063e2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4063e4:	1a9d      	subs	r5, r3, r2
  4063e6:	2300      	movs	r3, #0
  4063e8:	f7ff bb71 	b.w	405ace <_dtoa_r+0x3d6>
  4063ec:	9b18      	ldr	r3, [sp, #96]	; 0x60
  4063ee:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4063f0:	9d08      	ldr	r5, [sp, #32]
  4063f2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  4063f6:	f7ff bb6a 	b.w	405ace <_dtoa_r+0x3d6>
  4063fa:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  4063fe:	f04f 0a02 	mov.w	sl, #2
  406402:	e56e      	b.n	405ee2 <_dtoa_r+0x7ea>
  406404:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406406:	2b00      	cmp	r3, #0
  406408:	f43f aeb8 	beq.w	40617c <_dtoa_r+0xa84>
  40640c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40640e:	2b00      	cmp	r3, #0
  406410:	f77f aede 	ble.w	4061d0 <_dtoa_r+0xad8>
  406414:	2200      	movs	r2, #0
  406416:	4b24      	ldr	r3, [pc, #144]	; (4064a8 <_dtoa_r+0xdb0>)
  406418:	4638      	mov	r0, r7
  40641a:	4641      	mov	r1, r8
  40641c:	f001 fe2a 	bl	408074 <__aeabi_dmul>
  406420:	4607      	mov	r7, r0
  406422:	4688      	mov	r8, r1
  406424:	f10a 0001 	add.w	r0, sl, #1
  406428:	f001 fdbe 	bl	407fa8 <__aeabi_i2d>
  40642c:	463a      	mov	r2, r7
  40642e:	4643      	mov	r3, r8
  406430:	f001 fe20 	bl	408074 <__aeabi_dmul>
  406434:	2200      	movs	r2, #0
  406436:	4b17      	ldr	r3, [pc, #92]	; (406494 <_dtoa_r+0xd9c>)
  406438:	f001 fc6a 	bl	407d10 <__adddf3>
  40643c:	9a02      	ldr	r2, [sp, #8]
  40643e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406440:	9312      	str	r3, [sp, #72]	; 0x48
  406442:	3a01      	subs	r2, #1
  406444:	4605      	mov	r5, r0
  406446:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  40644a:	9215      	str	r2, [sp, #84]	; 0x54
  40644c:	e56a      	b.n	405f24 <_dtoa_r+0x82c>
  40644e:	2239      	movs	r2, #57	; 0x39
  406450:	46b3      	mov	fp, r6
  406452:	703a      	strb	r2, [r7, #0]
  406454:	9e06      	ldr	r6, [sp, #24]
  406456:	1c7d      	adds	r5, r7, #1
  406458:	e4c0      	b.n	405ddc <_dtoa_r+0x6e4>
  40645a:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  40645e:	2000      	movs	r0, #0
  406460:	4910      	ldr	r1, [pc, #64]	; (4064a4 <_dtoa_r+0xdac>)
  406462:	f001 fc53 	bl	407d0c <__aeabi_dsub>
  406466:	4632      	mov	r2, r6
  406468:	463b      	mov	r3, r7
  40646a:	f002 f893 	bl	408594 <__aeabi_dcmpgt>
  40646e:	b908      	cbnz	r0, 406474 <_dtoa_r+0xd7c>
  406470:	e6ae      	b.n	4061d0 <_dtoa_r+0xad8>
  406472:	4615      	mov	r5, r2
  406474:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  406478:	2b30      	cmp	r3, #48	; 0x30
  40647a:	f105 32ff 	add.w	r2, r5, #4294967295
  40647e:	d0f8      	beq.n	406472 <_dtoa_r+0xd7a>
  406480:	e5d7      	b.n	406032 <_dtoa_r+0x93a>
  406482:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  406486:	9b15      	ldr	r3, [sp, #84]	; 0x54
  406488:	9302      	str	r3, [sp, #8]
  40648a:	f7ff bae8 	b.w	405a5e <_dtoa_r+0x366>
  40648e:	970c      	str	r7, [sp, #48]	; 0x30
  406490:	f7ff bba5 	b.w	405bde <_dtoa_r+0x4e6>
  406494:	401c0000 	.word	0x401c0000
  406498:	40140000 	.word	0x40140000
  40649c:	00409138 	.word	0x00409138
  4064a0:	00409110 	.word	0x00409110
  4064a4:	3fe00000 	.word	0x3fe00000
  4064a8:	40240000 	.word	0x40240000
  4064ac:	2b39      	cmp	r3, #57	; 0x39
  4064ae:	f8cd b018 	str.w	fp, [sp, #24]
  4064b2:	46d0      	mov	r8, sl
  4064b4:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  4064b8:	469a      	mov	sl, r3
  4064ba:	d0c8      	beq.n	40644e <_dtoa_r+0xd56>
  4064bc:	f1bb 0f00 	cmp.w	fp, #0
  4064c0:	f73f aebf 	bgt.w	406242 <_dtoa_r+0xb4a>
  4064c4:	e6bf      	b.n	406246 <_dtoa_r+0xb4e>
  4064c6:	f47f aebe 	bne.w	406246 <_dtoa_r+0xb4e>
  4064ca:	f01a 0f01 	tst.w	sl, #1
  4064ce:	f43f aeba 	beq.w	406246 <_dtoa_r+0xb4e>
  4064d2:	e6b2      	b.n	40623a <_dtoa_r+0xb42>
  4064d4:	f04f 0800 	mov.w	r8, #0
  4064d8:	4646      	mov	r6, r8
  4064da:	e5e9      	b.n	4060b0 <_dtoa_r+0x9b8>
  4064dc:	4631      	mov	r1, r6
  4064de:	2300      	movs	r3, #0
  4064e0:	220a      	movs	r2, #10
  4064e2:	4620      	mov	r0, r4
  4064e4:	f000 fc3a 	bl	406d5c <__multadd>
  4064e8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4064ea:	2b00      	cmp	r3, #0
  4064ec:	4606      	mov	r6, r0
  4064ee:	dd0a      	ble.n	406506 <_dtoa_r+0xe0e>
  4064f0:	930a      	str	r3, [sp, #40]	; 0x28
  4064f2:	f7ff bbaa 	b.w	405c4a <_dtoa_r+0x552>
  4064f6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4064f8:	2b02      	cmp	r3, #2
  4064fa:	dc23      	bgt.n	406544 <_dtoa_r+0xe4c>
  4064fc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4064fe:	e43b      	b.n	405d78 <_dtoa_r+0x680>
  406500:	f04f 0a02 	mov.w	sl, #2
  406504:	e4ed      	b.n	405ee2 <_dtoa_r+0x7ea>
  406506:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406508:	2b02      	cmp	r3, #2
  40650a:	dc1b      	bgt.n	406544 <_dtoa_r+0xe4c>
  40650c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40650e:	e7ef      	b.n	4064f0 <_dtoa_r+0xdf8>
  406510:	2500      	movs	r5, #0
  406512:	6465      	str	r5, [r4, #68]	; 0x44
  406514:	4629      	mov	r1, r5
  406516:	4620      	mov	r0, r4
  406518:	f000 fbf0 	bl	406cfc <_Balloc>
  40651c:	f04f 33ff 	mov.w	r3, #4294967295
  406520:	930a      	str	r3, [sp, #40]	; 0x28
  406522:	930f      	str	r3, [sp, #60]	; 0x3c
  406524:	2301      	movs	r3, #1
  406526:	9004      	str	r0, [sp, #16]
  406528:	9525      	str	r5, [sp, #148]	; 0x94
  40652a:	6420      	str	r0, [r4, #64]	; 0x40
  40652c:	930b      	str	r3, [sp, #44]	; 0x2c
  40652e:	f7ff b9dd 	b.w	4058ec <_dtoa_r+0x1f4>
  406532:	2501      	movs	r5, #1
  406534:	f7ff b9a5 	b.w	405882 <_dtoa_r+0x18a>
  406538:	f43f ab69 	beq.w	405c0e <_dtoa_r+0x516>
  40653c:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  406540:	f7ff bbf9 	b.w	405d36 <_dtoa_r+0x63e>
  406544:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406546:	930a      	str	r3, [sp, #40]	; 0x28
  406548:	e5e5      	b.n	406116 <_dtoa_r+0xa1e>
  40654a:	bf00      	nop

0040654c <__libc_fini_array>:
  40654c:	b538      	push	{r3, r4, r5, lr}
  40654e:	4c0a      	ldr	r4, [pc, #40]	; (406578 <__libc_fini_array+0x2c>)
  406550:	4d0a      	ldr	r5, [pc, #40]	; (40657c <__libc_fini_array+0x30>)
  406552:	1b64      	subs	r4, r4, r5
  406554:	10a4      	asrs	r4, r4, #2
  406556:	d00a      	beq.n	40656e <__libc_fini_array+0x22>
  406558:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  40655c:	3b01      	subs	r3, #1
  40655e:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  406562:	3c01      	subs	r4, #1
  406564:	f855 3904 	ldr.w	r3, [r5], #-4
  406568:	4798      	blx	r3
  40656a:	2c00      	cmp	r4, #0
  40656c:	d1f9      	bne.n	406562 <__libc_fini_array+0x16>
  40656e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  406572:	f002 bedf 	b.w	409334 <_fini>
  406576:	bf00      	nop
  406578:	00409344 	.word	0x00409344
  40657c:	00409340 	.word	0x00409340

00406580 <_localeconv_r>:
  406580:	4a04      	ldr	r2, [pc, #16]	; (406594 <_localeconv_r+0x14>)
  406582:	4b05      	ldr	r3, [pc, #20]	; (406598 <_localeconv_r+0x18>)
  406584:	6812      	ldr	r2, [r2, #0]
  406586:	6b50      	ldr	r0, [r2, #52]	; 0x34
  406588:	2800      	cmp	r0, #0
  40658a:	bf08      	it	eq
  40658c:	4618      	moveq	r0, r3
  40658e:	30f0      	adds	r0, #240	; 0xf0
  406590:	4770      	bx	lr
  406592:	bf00      	nop
  406594:	20400024 	.word	0x20400024
  406598:	20400864 	.word	0x20400864

0040659c <__retarget_lock_acquire_recursive>:
  40659c:	4770      	bx	lr
  40659e:	bf00      	nop

004065a0 <__retarget_lock_release_recursive>:
  4065a0:	4770      	bx	lr
  4065a2:	bf00      	nop

004065a4 <_malloc_r>:
  4065a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4065a8:	f101 060b 	add.w	r6, r1, #11
  4065ac:	2e16      	cmp	r6, #22
  4065ae:	b083      	sub	sp, #12
  4065b0:	4605      	mov	r5, r0
  4065b2:	f240 809e 	bls.w	4066f2 <_malloc_r+0x14e>
  4065b6:	f036 0607 	bics.w	r6, r6, #7
  4065ba:	f100 80bd 	bmi.w	406738 <_malloc_r+0x194>
  4065be:	42b1      	cmp	r1, r6
  4065c0:	f200 80ba 	bhi.w	406738 <_malloc_r+0x194>
  4065c4:	f000 fb8e 	bl	406ce4 <__malloc_lock>
  4065c8:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  4065cc:	f0c0 8293 	bcc.w	406af6 <_malloc_r+0x552>
  4065d0:	0a73      	lsrs	r3, r6, #9
  4065d2:	f000 80b8 	beq.w	406746 <_malloc_r+0x1a2>
  4065d6:	2b04      	cmp	r3, #4
  4065d8:	f200 8179 	bhi.w	4068ce <_malloc_r+0x32a>
  4065dc:	09b3      	lsrs	r3, r6, #6
  4065de:	f103 0039 	add.w	r0, r3, #57	; 0x39
  4065e2:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  4065e6:	00c3      	lsls	r3, r0, #3
  4065e8:	4fbf      	ldr	r7, [pc, #764]	; (4068e8 <_malloc_r+0x344>)
  4065ea:	443b      	add	r3, r7
  4065ec:	f1a3 0108 	sub.w	r1, r3, #8
  4065f0:	685c      	ldr	r4, [r3, #4]
  4065f2:	42a1      	cmp	r1, r4
  4065f4:	d106      	bne.n	406604 <_malloc_r+0x60>
  4065f6:	e00c      	b.n	406612 <_malloc_r+0x6e>
  4065f8:	2a00      	cmp	r2, #0
  4065fa:	f280 80aa 	bge.w	406752 <_malloc_r+0x1ae>
  4065fe:	68e4      	ldr	r4, [r4, #12]
  406600:	42a1      	cmp	r1, r4
  406602:	d006      	beq.n	406612 <_malloc_r+0x6e>
  406604:	6863      	ldr	r3, [r4, #4]
  406606:	f023 0303 	bic.w	r3, r3, #3
  40660a:	1b9a      	subs	r2, r3, r6
  40660c:	2a0f      	cmp	r2, #15
  40660e:	ddf3      	ble.n	4065f8 <_malloc_r+0x54>
  406610:	4670      	mov	r0, lr
  406612:	693c      	ldr	r4, [r7, #16]
  406614:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 4068fc <_malloc_r+0x358>
  406618:	4574      	cmp	r4, lr
  40661a:	f000 81ab 	beq.w	406974 <_malloc_r+0x3d0>
  40661e:	6863      	ldr	r3, [r4, #4]
  406620:	f023 0303 	bic.w	r3, r3, #3
  406624:	1b9a      	subs	r2, r3, r6
  406626:	2a0f      	cmp	r2, #15
  406628:	f300 8190 	bgt.w	40694c <_malloc_r+0x3a8>
  40662c:	2a00      	cmp	r2, #0
  40662e:	f8c7 e014 	str.w	lr, [r7, #20]
  406632:	f8c7 e010 	str.w	lr, [r7, #16]
  406636:	f280 809d 	bge.w	406774 <_malloc_r+0x1d0>
  40663a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40663e:	f080 8161 	bcs.w	406904 <_malloc_r+0x360>
  406642:	08db      	lsrs	r3, r3, #3
  406644:	f103 0c01 	add.w	ip, r3, #1
  406648:	1099      	asrs	r1, r3, #2
  40664a:	687a      	ldr	r2, [r7, #4]
  40664c:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  406650:	f8c4 8008 	str.w	r8, [r4, #8]
  406654:	2301      	movs	r3, #1
  406656:	408b      	lsls	r3, r1
  406658:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  40665c:	4313      	orrs	r3, r2
  40665e:	3908      	subs	r1, #8
  406660:	60e1      	str	r1, [r4, #12]
  406662:	607b      	str	r3, [r7, #4]
  406664:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  406668:	f8c8 400c 	str.w	r4, [r8, #12]
  40666c:	1082      	asrs	r2, r0, #2
  40666e:	2401      	movs	r4, #1
  406670:	4094      	lsls	r4, r2
  406672:	429c      	cmp	r4, r3
  406674:	f200 808b 	bhi.w	40678e <_malloc_r+0x1ea>
  406678:	421c      	tst	r4, r3
  40667a:	d106      	bne.n	40668a <_malloc_r+0xe6>
  40667c:	f020 0003 	bic.w	r0, r0, #3
  406680:	0064      	lsls	r4, r4, #1
  406682:	421c      	tst	r4, r3
  406684:	f100 0004 	add.w	r0, r0, #4
  406688:	d0fa      	beq.n	406680 <_malloc_r+0xdc>
  40668a:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  40668e:	46cc      	mov	ip, r9
  406690:	4680      	mov	r8, r0
  406692:	f8dc 300c 	ldr.w	r3, [ip, #12]
  406696:	459c      	cmp	ip, r3
  406698:	d107      	bne.n	4066aa <_malloc_r+0x106>
  40669a:	e16d      	b.n	406978 <_malloc_r+0x3d4>
  40669c:	2a00      	cmp	r2, #0
  40669e:	f280 817b 	bge.w	406998 <_malloc_r+0x3f4>
  4066a2:	68db      	ldr	r3, [r3, #12]
  4066a4:	459c      	cmp	ip, r3
  4066a6:	f000 8167 	beq.w	406978 <_malloc_r+0x3d4>
  4066aa:	6859      	ldr	r1, [r3, #4]
  4066ac:	f021 0103 	bic.w	r1, r1, #3
  4066b0:	1b8a      	subs	r2, r1, r6
  4066b2:	2a0f      	cmp	r2, #15
  4066b4:	ddf2      	ble.n	40669c <_malloc_r+0xf8>
  4066b6:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  4066ba:	f8d3 8008 	ldr.w	r8, [r3, #8]
  4066be:	9300      	str	r3, [sp, #0]
  4066c0:	199c      	adds	r4, r3, r6
  4066c2:	4628      	mov	r0, r5
  4066c4:	f046 0601 	orr.w	r6, r6, #1
  4066c8:	f042 0501 	orr.w	r5, r2, #1
  4066cc:	605e      	str	r6, [r3, #4]
  4066ce:	f8c8 c00c 	str.w	ip, [r8, #12]
  4066d2:	f8cc 8008 	str.w	r8, [ip, #8]
  4066d6:	617c      	str	r4, [r7, #20]
  4066d8:	613c      	str	r4, [r7, #16]
  4066da:	f8c4 e00c 	str.w	lr, [r4, #12]
  4066de:	f8c4 e008 	str.w	lr, [r4, #8]
  4066e2:	6065      	str	r5, [r4, #4]
  4066e4:	505a      	str	r2, [r3, r1]
  4066e6:	f000 fb03 	bl	406cf0 <__malloc_unlock>
  4066ea:	9b00      	ldr	r3, [sp, #0]
  4066ec:	f103 0408 	add.w	r4, r3, #8
  4066f0:	e01e      	b.n	406730 <_malloc_r+0x18c>
  4066f2:	2910      	cmp	r1, #16
  4066f4:	d820      	bhi.n	406738 <_malloc_r+0x194>
  4066f6:	f000 faf5 	bl	406ce4 <__malloc_lock>
  4066fa:	2610      	movs	r6, #16
  4066fc:	2318      	movs	r3, #24
  4066fe:	2002      	movs	r0, #2
  406700:	4f79      	ldr	r7, [pc, #484]	; (4068e8 <_malloc_r+0x344>)
  406702:	443b      	add	r3, r7
  406704:	f1a3 0208 	sub.w	r2, r3, #8
  406708:	685c      	ldr	r4, [r3, #4]
  40670a:	4294      	cmp	r4, r2
  40670c:	f000 813d 	beq.w	40698a <_malloc_r+0x3e6>
  406710:	6863      	ldr	r3, [r4, #4]
  406712:	68e1      	ldr	r1, [r4, #12]
  406714:	68a6      	ldr	r6, [r4, #8]
  406716:	f023 0303 	bic.w	r3, r3, #3
  40671a:	4423      	add	r3, r4
  40671c:	4628      	mov	r0, r5
  40671e:	685a      	ldr	r2, [r3, #4]
  406720:	60f1      	str	r1, [r6, #12]
  406722:	f042 0201 	orr.w	r2, r2, #1
  406726:	608e      	str	r6, [r1, #8]
  406728:	605a      	str	r2, [r3, #4]
  40672a:	f000 fae1 	bl	406cf0 <__malloc_unlock>
  40672e:	3408      	adds	r4, #8
  406730:	4620      	mov	r0, r4
  406732:	b003      	add	sp, #12
  406734:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406738:	2400      	movs	r4, #0
  40673a:	230c      	movs	r3, #12
  40673c:	4620      	mov	r0, r4
  40673e:	602b      	str	r3, [r5, #0]
  406740:	b003      	add	sp, #12
  406742:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406746:	2040      	movs	r0, #64	; 0x40
  406748:	f44f 7300 	mov.w	r3, #512	; 0x200
  40674c:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  406750:	e74a      	b.n	4065e8 <_malloc_r+0x44>
  406752:	4423      	add	r3, r4
  406754:	68e1      	ldr	r1, [r4, #12]
  406756:	685a      	ldr	r2, [r3, #4]
  406758:	68a6      	ldr	r6, [r4, #8]
  40675a:	f042 0201 	orr.w	r2, r2, #1
  40675e:	60f1      	str	r1, [r6, #12]
  406760:	4628      	mov	r0, r5
  406762:	608e      	str	r6, [r1, #8]
  406764:	605a      	str	r2, [r3, #4]
  406766:	f000 fac3 	bl	406cf0 <__malloc_unlock>
  40676a:	3408      	adds	r4, #8
  40676c:	4620      	mov	r0, r4
  40676e:	b003      	add	sp, #12
  406770:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406774:	4423      	add	r3, r4
  406776:	4628      	mov	r0, r5
  406778:	685a      	ldr	r2, [r3, #4]
  40677a:	f042 0201 	orr.w	r2, r2, #1
  40677e:	605a      	str	r2, [r3, #4]
  406780:	f000 fab6 	bl	406cf0 <__malloc_unlock>
  406784:	3408      	adds	r4, #8
  406786:	4620      	mov	r0, r4
  406788:	b003      	add	sp, #12
  40678a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40678e:	68bc      	ldr	r4, [r7, #8]
  406790:	6863      	ldr	r3, [r4, #4]
  406792:	f023 0803 	bic.w	r8, r3, #3
  406796:	45b0      	cmp	r8, r6
  406798:	d304      	bcc.n	4067a4 <_malloc_r+0x200>
  40679a:	eba8 0306 	sub.w	r3, r8, r6
  40679e:	2b0f      	cmp	r3, #15
  4067a0:	f300 8085 	bgt.w	4068ae <_malloc_r+0x30a>
  4067a4:	f8df 9158 	ldr.w	r9, [pc, #344]	; 406900 <_malloc_r+0x35c>
  4067a8:	4b50      	ldr	r3, [pc, #320]	; (4068ec <_malloc_r+0x348>)
  4067aa:	f8d9 2000 	ldr.w	r2, [r9]
  4067ae:	681b      	ldr	r3, [r3, #0]
  4067b0:	3201      	adds	r2, #1
  4067b2:	4433      	add	r3, r6
  4067b4:	eb04 0a08 	add.w	sl, r4, r8
  4067b8:	f000 8155 	beq.w	406a66 <_malloc_r+0x4c2>
  4067bc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  4067c0:	330f      	adds	r3, #15
  4067c2:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  4067c6:	f02b 0b0f 	bic.w	fp, fp, #15
  4067ca:	4659      	mov	r1, fp
  4067cc:	4628      	mov	r0, r5
  4067ce:	f000 fd8f 	bl	4072f0 <_sbrk_r>
  4067d2:	1c41      	adds	r1, r0, #1
  4067d4:	4602      	mov	r2, r0
  4067d6:	f000 80fc 	beq.w	4069d2 <_malloc_r+0x42e>
  4067da:	4582      	cmp	sl, r0
  4067dc:	f200 80f7 	bhi.w	4069ce <_malloc_r+0x42a>
  4067e0:	4b43      	ldr	r3, [pc, #268]	; (4068f0 <_malloc_r+0x34c>)
  4067e2:	6819      	ldr	r1, [r3, #0]
  4067e4:	4459      	add	r1, fp
  4067e6:	6019      	str	r1, [r3, #0]
  4067e8:	f000 814d 	beq.w	406a86 <_malloc_r+0x4e2>
  4067ec:	f8d9 0000 	ldr.w	r0, [r9]
  4067f0:	3001      	adds	r0, #1
  4067f2:	bf1b      	ittet	ne
  4067f4:	eba2 0a0a 	subne.w	sl, r2, sl
  4067f8:	4451      	addne	r1, sl
  4067fa:	f8c9 2000 	streq.w	r2, [r9]
  4067fe:	6019      	strne	r1, [r3, #0]
  406800:	f012 0107 	ands.w	r1, r2, #7
  406804:	f000 8115 	beq.w	406a32 <_malloc_r+0x48e>
  406808:	f1c1 0008 	rsb	r0, r1, #8
  40680c:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  406810:	4402      	add	r2, r0
  406812:	3108      	adds	r1, #8
  406814:	eb02 090b 	add.w	r9, r2, fp
  406818:	f3c9 090b 	ubfx	r9, r9, #0, #12
  40681c:	eba1 0909 	sub.w	r9, r1, r9
  406820:	4649      	mov	r1, r9
  406822:	4628      	mov	r0, r5
  406824:	9301      	str	r3, [sp, #4]
  406826:	9200      	str	r2, [sp, #0]
  406828:	f000 fd62 	bl	4072f0 <_sbrk_r>
  40682c:	1c43      	adds	r3, r0, #1
  40682e:	e89d 000c 	ldmia.w	sp, {r2, r3}
  406832:	f000 8143 	beq.w	406abc <_malloc_r+0x518>
  406836:	1a80      	subs	r0, r0, r2
  406838:	4448      	add	r0, r9
  40683a:	f040 0001 	orr.w	r0, r0, #1
  40683e:	6819      	ldr	r1, [r3, #0]
  406840:	60ba      	str	r2, [r7, #8]
  406842:	4449      	add	r1, r9
  406844:	42bc      	cmp	r4, r7
  406846:	6050      	str	r0, [r2, #4]
  406848:	6019      	str	r1, [r3, #0]
  40684a:	d017      	beq.n	40687c <_malloc_r+0x2d8>
  40684c:	f1b8 0f0f 	cmp.w	r8, #15
  406850:	f240 80fb 	bls.w	406a4a <_malloc_r+0x4a6>
  406854:	6860      	ldr	r0, [r4, #4]
  406856:	f1a8 020c 	sub.w	r2, r8, #12
  40685a:	f022 0207 	bic.w	r2, r2, #7
  40685e:	eb04 0e02 	add.w	lr, r4, r2
  406862:	f000 0001 	and.w	r0, r0, #1
  406866:	f04f 0c05 	mov.w	ip, #5
  40686a:	4310      	orrs	r0, r2
  40686c:	2a0f      	cmp	r2, #15
  40686e:	6060      	str	r0, [r4, #4]
  406870:	f8ce c004 	str.w	ip, [lr, #4]
  406874:	f8ce c008 	str.w	ip, [lr, #8]
  406878:	f200 8117 	bhi.w	406aaa <_malloc_r+0x506>
  40687c:	4b1d      	ldr	r3, [pc, #116]	; (4068f4 <_malloc_r+0x350>)
  40687e:	68bc      	ldr	r4, [r7, #8]
  406880:	681a      	ldr	r2, [r3, #0]
  406882:	4291      	cmp	r1, r2
  406884:	bf88      	it	hi
  406886:	6019      	strhi	r1, [r3, #0]
  406888:	4b1b      	ldr	r3, [pc, #108]	; (4068f8 <_malloc_r+0x354>)
  40688a:	681a      	ldr	r2, [r3, #0]
  40688c:	4291      	cmp	r1, r2
  40688e:	6862      	ldr	r2, [r4, #4]
  406890:	bf88      	it	hi
  406892:	6019      	strhi	r1, [r3, #0]
  406894:	f022 0203 	bic.w	r2, r2, #3
  406898:	4296      	cmp	r6, r2
  40689a:	eba2 0306 	sub.w	r3, r2, r6
  40689e:	d801      	bhi.n	4068a4 <_malloc_r+0x300>
  4068a0:	2b0f      	cmp	r3, #15
  4068a2:	dc04      	bgt.n	4068ae <_malloc_r+0x30a>
  4068a4:	4628      	mov	r0, r5
  4068a6:	f000 fa23 	bl	406cf0 <__malloc_unlock>
  4068aa:	2400      	movs	r4, #0
  4068ac:	e740      	b.n	406730 <_malloc_r+0x18c>
  4068ae:	19a2      	adds	r2, r4, r6
  4068b0:	f043 0301 	orr.w	r3, r3, #1
  4068b4:	f046 0601 	orr.w	r6, r6, #1
  4068b8:	6066      	str	r6, [r4, #4]
  4068ba:	4628      	mov	r0, r5
  4068bc:	60ba      	str	r2, [r7, #8]
  4068be:	6053      	str	r3, [r2, #4]
  4068c0:	f000 fa16 	bl	406cf0 <__malloc_unlock>
  4068c4:	3408      	adds	r4, #8
  4068c6:	4620      	mov	r0, r4
  4068c8:	b003      	add	sp, #12
  4068ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4068ce:	2b14      	cmp	r3, #20
  4068d0:	d971      	bls.n	4069b6 <_malloc_r+0x412>
  4068d2:	2b54      	cmp	r3, #84	; 0x54
  4068d4:	f200 80a3 	bhi.w	406a1e <_malloc_r+0x47a>
  4068d8:	0b33      	lsrs	r3, r6, #12
  4068da:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  4068de:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  4068e2:	00c3      	lsls	r3, r0, #3
  4068e4:	e680      	b.n	4065e8 <_malloc_r+0x44>
  4068e6:	bf00      	nop
  4068e8:	20400454 	.word	0x20400454
  4068ec:	20400ca8 	.word	0x20400ca8
  4068f0:	20400c78 	.word	0x20400c78
  4068f4:	20400ca0 	.word	0x20400ca0
  4068f8:	20400ca4 	.word	0x20400ca4
  4068fc:	2040045c 	.word	0x2040045c
  406900:	2040085c 	.word	0x2040085c
  406904:	0a5a      	lsrs	r2, r3, #9
  406906:	2a04      	cmp	r2, #4
  406908:	d95b      	bls.n	4069c2 <_malloc_r+0x41e>
  40690a:	2a14      	cmp	r2, #20
  40690c:	f200 80ae 	bhi.w	406a6c <_malloc_r+0x4c8>
  406910:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  406914:	00c9      	lsls	r1, r1, #3
  406916:	325b      	adds	r2, #91	; 0x5b
  406918:	eb07 0c01 	add.w	ip, r7, r1
  40691c:	5879      	ldr	r1, [r7, r1]
  40691e:	f1ac 0c08 	sub.w	ip, ip, #8
  406922:	458c      	cmp	ip, r1
  406924:	f000 8088 	beq.w	406a38 <_malloc_r+0x494>
  406928:	684a      	ldr	r2, [r1, #4]
  40692a:	f022 0203 	bic.w	r2, r2, #3
  40692e:	4293      	cmp	r3, r2
  406930:	d273      	bcs.n	406a1a <_malloc_r+0x476>
  406932:	6889      	ldr	r1, [r1, #8]
  406934:	458c      	cmp	ip, r1
  406936:	d1f7      	bne.n	406928 <_malloc_r+0x384>
  406938:	f8dc 200c 	ldr.w	r2, [ip, #12]
  40693c:	687b      	ldr	r3, [r7, #4]
  40693e:	60e2      	str	r2, [r4, #12]
  406940:	f8c4 c008 	str.w	ip, [r4, #8]
  406944:	6094      	str	r4, [r2, #8]
  406946:	f8cc 400c 	str.w	r4, [ip, #12]
  40694a:	e68f      	b.n	40666c <_malloc_r+0xc8>
  40694c:	19a1      	adds	r1, r4, r6
  40694e:	f046 0c01 	orr.w	ip, r6, #1
  406952:	f042 0601 	orr.w	r6, r2, #1
  406956:	f8c4 c004 	str.w	ip, [r4, #4]
  40695a:	4628      	mov	r0, r5
  40695c:	6179      	str	r1, [r7, #20]
  40695e:	6139      	str	r1, [r7, #16]
  406960:	f8c1 e00c 	str.w	lr, [r1, #12]
  406964:	f8c1 e008 	str.w	lr, [r1, #8]
  406968:	604e      	str	r6, [r1, #4]
  40696a:	50e2      	str	r2, [r4, r3]
  40696c:	f000 f9c0 	bl	406cf0 <__malloc_unlock>
  406970:	3408      	adds	r4, #8
  406972:	e6dd      	b.n	406730 <_malloc_r+0x18c>
  406974:	687b      	ldr	r3, [r7, #4]
  406976:	e679      	b.n	40666c <_malloc_r+0xc8>
  406978:	f108 0801 	add.w	r8, r8, #1
  40697c:	f018 0f03 	tst.w	r8, #3
  406980:	f10c 0c08 	add.w	ip, ip, #8
  406984:	f47f ae85 	bne.w	406692 <_malloc_r+0xee>
  406988:	e02d      	b.n	4069e6 <_malloc_r+0x442>
  40698a:	68dc      	ldr	r4, [r3, #12]
  40698c:	42a3      	cmp	r3, r4
  40698e:	bf08      	it	eq
  406990:	3002      	addeq	r0, #2
  406992:	f43f ae3e 	beq.w	406612 <_malloc_r+0x6e>
  406996:	e6bb      	b.n	406710 <_malloc_r+0x16c>
  406998:	4419      	add	r1, r3
  40699a:	461c      	mov	r4, r3
  40699c:	684a      	ldr	r2, [r1, #4]
  40699e:	68db      	ldr	r3, [r3, #12]
  4069a0:	f854 6f08 	ldr.w	r6, [r4, #8]!
  4069a4:	f042 0201 	orr.w	r2, r2, #1
  4069a8:	604a      	str	r2, [r1, #4]
  4069aa:	4628      	mov	r0, r5
  4069ac:	60f3      	str	r3, [r6, #12]
  4069ae:	609e      	str	r6, [r3, #8]
  4069b0:	f000 f99e 	bl	406cf0 <__malloc_unlock>
  4069b4:	e6bc      	b.n	406730 <_malloc_r+0x18c>
  4069b6:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  4069ba:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  4069be:	00c3      	lsls	r3, r0, #3
  4069c0:	e612      	b.n	4065e8 <_malloc_r+0x44>
  4069c2:	099a      	lsrs	r2, r3, #6
  4069c4:	f102 0139 	add.w	r1, r2, #57	; 0x39
  4069c8:	00c9      	lsls	r1, r1, #3
  4069ca:	3238      	adds	r2, #56	; 0x38
  4069cc:	e7a4      	b.n	406918 <_malloc_r+0x374>
  4069ce:	42bc      	cmp	r4, r7
  4069d0:	d054      	beq.n	406a7c <_malloc_r+0x4d8>
  4069d2:	68bc      	ldr	r4, [r7, #8]
  4069d4:	6862      	ldr	r2, [r4, #4]
  4069d6:	f022 0203 	bic.w	r2, r2, #3
  4069da:	e75d      	b.n	406898 <_malloc_r+0x2f4>
  4069dc:	f859 3908 	ldr.w	r3, [r9], #-8
  4069e0:	4599      	cmp	r9, r3
  4069e2:	f040 8086 	bne.w	406af2 <_malloc_r+0x54e>
  4069e6:	f010 0f03 	tst.w	r0, #3
  4069ea:	f100 30ff 	add.w	r0, r0, #4294967295
  4069ee:	d1f5      	bne.n	4069dc <_malloc_r+0x438>
  4069f0:	687b      	ldr	r3, [r7, #4]
  4069f2:	ea23 0304 	bic.w	r3, r3, r4
  4069f6:	607b      	str	r3, [r7, #4]
  4069f8:	0064      	lsls	r4, r4, #1
  4069fa:	429c      	cmp	r4, r3
  4069fc:	f63f aec7 	bhi.w	40678e <_malloc_r+0x1ea>
  406a00:	2c00      	cmp	r4, #0
  406a02:	f43f aec4 	beq.w	40678e <_malloc_r+0x1ea>
  406a06:	421c      	tst	r4, r3
  406a08:	4640      	mov	r0, r8
  406a0a:	f47f ae3e 	bne.w	40668a <_malloc_r+0xe6>
  406a0e:	0064      	lsls	r4, r4, #1
  406a10:	421c      	tst	r4, r3
  406a12:	f100 0004 	add.w	r0, r0, #4
  406a16:	d0fa      	beq.n	406a0e <_malloc_r+0x46a>
  406a18:	e637      	b.n	40668a <_malloc_r+0xe6>
  406a1a:	468c      	mov	ip, r1
  406a1c:	e78c      	b.n	406938 <_malloc_r+0x394>
  406a1e:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  406a22:	d815      	bhi.n	406a50 <_malloc_r+0x4ac>
  406a24:	0bf3      	lsrs	r3, r6, #15
  406a26:	f103 0078 	add.w	r0, r3, #120	; 0x78
  406a2a:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  406a2e:	00c3      	lsls	r3, r0, #3
  406a30:	e5da      	b.n	4065e8 <_malloc_r+0x44>
  406a32:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  406a36:	e6ed      	b.n	406814 <_malloc_r+0x270>
  406a38:	687b      	ldr	r3, [r7, #4]
  406a3a:	1092      	asrs	r2, r2, #2
  406a3c:	2101      	movs	r1, #1
  406a3e:	fa01 f202 	lsl.w	r2, r1, r2
  406a42:	4313      	orrs	r3, r2
  406a44:	607b      	str	r3, [r7, #4]
  406a46:	4662      	mov	r2, ip
  406a48:	e779      	b.n	40693e <_malloc_r+0x39a>
  406a4a:	2301      	movs	r3, #1
  406a4c:	6053      	str	r3, [r2, #4]
  406a4e:	e729      	b.n	4068a4 <_malloc_r+0x300>
  406a50:	f240 5254 	movw	r2, #1364	; 0x554
  406a54:	4293      	cmp	r3, r2
  406a56:	d822      	bhi.n	406a9e <_malloc_r+0x4fa>
  406a58:	0cb3      	lsrs	r3, r6, #18
  406a5a:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  406a5e:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  406a62:	00c3      	lsls	r3, r0, #3
  406a64:	e5c0      	b.n	4065e8 <_malloc_r+0x44>
  406a66:	f103 0b10 	add.w	fp, r3, #16
  406a6a:	e6ae      	b.n	4067ca <_malloc_r+0x226>
  406a6c:	2a54      	cmp	r2, #84	; 0x54
  406a6e:	d829      	bhi.n	406ac4 <_malloc_r+0x520>
  406a70:	0b1a      	lsrs	r2, r3, #12
  406a72:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  406a76:	00c9      	lsls	r1, r1, #3
  406a78:	326e      	adds	r2, #110	; 0x6e
  406a7a:	e74d      	b.n	406918 <_malloc_r+0x374>
  406a7c:	4b20      	ldr	r3, [pc, #128]	; (406b00 <_malloc_r+0x55c>)
  406a7e:	6819      	ldr	r1, [r3, #0]
  406a80:	4459      	add	r1, fp
  406a82:	6019      	str	r1, [r3, #0]
  406a84:	e6b2      	b.n	4067ec <_malloc_r+0x248>
  406a86:	f3ca 000b 	ubfx	r0, sl, #0, #12
  406a8a:	2800      	cmp	r0, #0
  406a8c:	f47f aeae 	bne.w	4067ec <_malloc_r+0x248>
  406a90:	eb08 030b 	add.w	r3, r8, fp
  406a94:	68ba      	ldr	r2, [r7, #8]
  406a96:	f043 0301 	orr.w	r3, r3, #1
  406a9a:	6053      	str	r3, [r2, #4]
  406a9c:	e6ee      	b.n	40687c <_malloc_r+0x2d8>
  406a9e:	207f      	movs	r0, #127	; 0x7f
  406aa0:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  406aa4:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  406aa8:	e59e      	b.n	4065e8 <_malloc_r+0x44>
  406aaa:	f104 0108 	add.w	r1, r4, #8
  406aae:	4628      	mov	r0, r5
  406ab0:	9300      	str	r3, [sp, #0]
  406ab2:	f000 fe13 	bl	4076dc <_free_r>
  406ab6:	9b00      	ldr	r3, [sp, #0]
  406ab8:	6819      	ldr	r1, [r3, #0]
  406aba:	e6df      	b.n	40687c <_malloc_r+0x2d8>
  406abc:	2001      	movs	r0, #1
  406abe:	f04f 0900 	mov.w	r9, #0
  406ac2:	e6bc      	b.n	40683e <_malloc_r+0x29a>
  406ac4:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  406ac8:	d805      	bhi.n	406ad6 <_malloc_r+0x532>
  406aca:	0bda      	lsrs	r2, r3, #15
  406acc:	f102 0178 	add.w	r1, r2, #120	; 0x78
  406ad0:	00c9      	lsls	r1, r1, #3
  406ad2:	3277      	adds	r2, #119	; 0x77
  406ad4:	e720      	b.n	406918 <_malloc_r+0x374>
  406ad6:	f240 5154 	movw	r1, #1364	; 0x554
  406ada:	428a      	cmp	r2, r1
  406adc:	d805      	bhi.n	406aea <_malloc_r+0x546>
  406ade:	0c9a      	lsrs	r2, r3, #18
  406ae0:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  406ae4:	00c9      	lsls	r1, r1, #3
  406ae6:	327c      	adds	r2, #124	; 0x7c
  406ae8:	e716      	b.n	406918 <_malloc_r+0x374>
  406aea:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  406aee:	227e      	movs	r2, #126	; 0x7e
  406af0:	e712      	b.n	406918 <_malloc_r+0x374>
  406af2:	687b      	ldr	r3, [r7, #4]
  406af4:	e780      	b.n	4069f8 <_malloc_r+0x454>
  406af6:	08f0      	lsrs	r0, r6, #3
  406af8:	f106 0308 	add.w	r3, r6, #8
  406afc:	e600      	b.n	406700 <_malloc_r+0x15c>
  406afe:	bf00      	nop
  406b00:	20400c78 	.word	0x20400c78
	...

00406b10 <memchr>:
  406b10:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  406b14:	2a10      	cmp	r2, #16
  406b16:	db2b      	blt.n	406b70 <memchr+0x60>
  406b18:	f010 0f07 	tst.w	r0, #7
  406b1c:	d008      	beq.n	406b30 <memchr+0x20>
  406b1e:	f810 3b01 	ldrb.w	r3, [r0], #1
  406b22:	3a01      	subs	r2, #1
  406b24:	428b      	cmp	r3, r1
  406b26:	d02d      	beq.n	406b84 <memchr+0x74>
  406b28:	f010 0f07 	tst.w	r0, #7
  406b2c:	b342      	cbz	r2, 406b80 <memchr+0x70>
  406b2e:	d1f6      	bne.n	406b1e <memchr+0xe>
  406b30:	b4f0      	push	{r4, r5, r6, r7}
  406b32:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  406b36:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  406b3a:	f022 0407 	bic.w	r4, r2, #7
  406b3e:	f07f 0700 	mvns.w	r7, #0
  406b42:	2300      	movs	r3, #0
  406b44:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  406b48:	3c08      	subs	r4, #8
  406b4a:	ea85 0501 	eor.w	r5, r5, r1
  406b4e:	ea86 0601 	eor.w	r6, r6, r1
  406b52:	fa85 f547 	uadd8	r5, r5, r7
  406b56:	faa3 f587 	sel	r5, r3, r7
  406b5a:	fa86 f647 	uadd8	r6, r6, r7
  406b5e:	faa5 f687 	sel	r6, r5, r7
  406b62:	b98e      	cbnz	r6, 406b88 <memchr+0x78>
  406b64:	d1ee      	bne.n	406b44 <memchr+0x34>
  406b66:	bcf0      	pop	{r4, r5, r6, r7}
  406b68:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  406b6c:	f002 0207 	and.w	r2, r2, #7
  406b70:	b132      	cbz	r2, 406b80 <memchr+0x70>
  406b72:	f810 3b01 	ldrb.w	r3, [r0], #1
  406b76:	3a01      	subs	r2, #1
  406b78:	ea83 0301 	eor.w	r3, r3, r1
  406b7c:	b113      	cbz	r3, 406b84 <memchr+0x74>
  406b7e:	d1f8      	bne.n	406b72 <memchr+0x62>
  406b80:	2000      	movs	r0, #0
  406b82:	4770      	bx	lr
  406b84:	3801      	subs	r0, #1
  406b86:	4770      	bx	lr
  406b88:	2d00      	cmp	r5, #0
  406b8a:	bf06      	itte	eq
  406b8c:	4635      	moveq	r5, r6
  406b8e:	3803      	subeq	r0, #3
  406b90:	3807      	subne	r0, #7
  406b92:	f015 0f01 	tst.w	r5, #1
  406b96:	d107      	bne.n	406ba8 <memchr+0x98>
  406b98:	3001      	adds	r0, #1
  406b9a:	f415 7f80 	tst.w	r5, #256	; 0x100
  406b9e:	bf02      	ittt	eq
  406ba0:	3001      	addeq	r0, #1
  406ba2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  406ba6:	3001      	addeq	r0, #1
  406ba8:	bcf0      	pop	{r4, r5, r6, r7}
  406baa:	3801      	subs	r0, #1
  406bac:	4770      	bx	lr
  406bae:	bf00      	nop

00406bb0 <memcpy>:
  406bb0:	4684      	mov	ip, r0
  406bb2:	ea41 0300 	orr.w	r3, r1, r0
  406bb6:	f013 0303 	ands.w	r3, r3, #3
  406bba:	d16d      	bne.n	406c98 <memcpy+0xe8>
  406bbc:	3a40      	subs	r2, #64	; 0x40
  406bbe:	d341      	bcc.n	406c44 <memcpy+0x94>
  406bc0:	f851 3b04 	ldr.w	r3, [r1], #4
  406bc4:	f840 3b04 	str.w	r3, [r0], #4
  406bc8:	f851 3b04 	ldr.w	r3, [r1], #4
  406bcc:	f840 3b04 	str.w	r3, [r0], #4
  406bd0:	f851 3b04 	ldr.w	r3, [r1], #4
  406bd4:	f840 3b04 	str.w	r3, [r0], #4
  406bd8:	f851 3b04 	ldr.w	r3, [r1], #4
  406bdc:	f840 3b04 	str.w	r3, [r0], #4
  406be0:	f851 3b04 	ldr.w	r3, [r1], #4
  406be4:	f840 3b04 	str.w	r3, [r0], #4
  406be8:	f851 3b04 	ldr.w	r3, [r1], #4
  406bec:	f840 3b04 	str.w	r3, [r0], #4
  406bf0:	f851 3b04 	ldr.w	r3, [r1], #4
  406bf4:	f840 3b04 	str.w	r3, [r0], #4
  406bf8:	f851 3b04 	ldr.w	r3, [r1], #4
  406bfc:	f840 3b04 	str.w	r3, [r0], #4
  406c00:	f851 3b04 	ldr.w	r3, [r1], #4
  406c04:	f840 3b04 	str.w	r3, [r0], #4
  406c08:	f851 3b04 	ldr.w	r3, [r1], #4
  406c0c:	f840 3b04 	str.w	r3, [r0], #4
  406c10:	f851 3b04 	ldr.w	r3, [r1], #4
  406c14:	f840 3b04 	str.w	r3, [r0], #4
  406c18:	f851 3b04 	ldr.w	r3, [r1], #4
  406c1c:	f840 3b04 	str.w	r3, [r0], #4
  406c20:	f851 3b04 	ldr.w	r3, [r1], #4
  406c24:	f840 3b04 	str.w	r3, [r0], #4
  406c28:	f851 3b04 	ldr.w	r3, [r1], #4
  406c2c:	f840 3b04 	str.w	r3, [r0], #4
  406c30:	f851 3b04 	ldr.w	r3, [r1], #4
  406c34:	f840 3b04 	str.w	r3, [r0], #4
  406c38:	f851 3b04 	ldr.w	r3, [r1], #4
  406c3c:	f840 3b04 	str.w	r3, [r0], #4
  406c40:	3a40      	subs	r2, #64	; 0x40
  406c42:	d2bd      	bcs.n	406bc0 <memcpy+0x10>
  406c44:	3230      	adds	r2, #48	; 0x30
  406c46:	d311      	bcc.n	406c6c <memcpy+0xbc>
  406c48:	f851 3b04 	ldr.w	r3, [r1], #4
  406c4c:	f840 3b04 	str.w	r3, [r0], #4
  406c50:	f851 3b04 	ldr.w	r3, [r1], #4
  406c54:	f840 3b04 	str.w	r3, [r0], #4
  406c58:	f851 3b04 	ldr.w	r3, [r1], #4
  406c5c:	f840 3b04 	str.w	r3, [r0], #4
  406c60:	f851 3b04 	ldr.w	r3, [r1], #4
  406c64:	f840 3b04 	str.w	r3, [r0], #4
  406c68:	3a10      	subs	r2, #16
  406c6a:	d2ed      	bcs.n	406c48 <memcpy+0x98>
  406c6c:	320c      	adds	r2, #12
  406c6e:	d305      	bcc.n	406c7c <memcpy+0xcc>
  406c70:	f851 3b04 	ldr.w	r3, [r1], #4
  406c74:	f840 3b04 	str.w	r3, [r0], #4
  406c78:	3a04      	subs	r2, #4
  406c7a:	d2f9      	bcs.n	406c70 <memcpy+0xc0>
  406c7c:	3204      	adds	r2, #4
  406c7e:	d008      	beq.n	406c92 <memcpy+0xe2>
  406c80:	07d2      	lsls	r2, r2, #31
  406c82:	bf1c      	itt	ne
  406c84:	f811 3b01 	ldrbne.w	r3, [r1], #1
  406c88:	f800 3b01 	strbne.w	r3, [r0], #1
  406c8c:	d301      	bcc.n	406c92 <memcpy+0xe2>
  406c8e:	880b      	ldrh	r3, [r1, #0]
  406c90:	8003      	strh	r3, [r0, #0]
  406c92:	4660      	mov	r0, ip
  406c94:	4770      	bx	lr
  406c96:	bf00      	nop
  406c98:	2a08      	cmp	r2, #8
  406c9a:	d313      	bcc.n	406cc4 <memcpy+0x114>
  406c9c:	078b      	lsls	r3, r1, #30
  406c9e:	d08d      	beq.n	406bbc <memcpy+0xc>
  406ca0:	f010 0303 	ands.w	r3, r0, #3
  406ca4:	d08a      	beq.n	406bbc <memcpy+0xc>
  406ca6:	f1c3 0304 	rsb	r3, r3, #4
  406caa:	1ad2      	subs	r2, r2, r3
  406cac:	07db      	lsls	r3, r3, #31
  406cae:	bf1c      	itt	ne
  406cb0:	f811 3b01 	ldrbne.w	r3, [r1], #1
  406cb4:	f800 3b01 	strbne.w	r3, [r0], #1
  406cb8:	d380      	bcc.n	406bbc <memcpy+0xc>
  406cba:	f831 3b02 	ldrh.w	r3, [r1], #2
  406cbe:	f820 3b02 	strh.w	r3, [r0], #2
  406cc2:	e77b      	b.n	406bbc <memcpy+0xc>
  406cc4:	3a04      	subs	r2, #4
  406cc6:	d3d9      	bcc.n	406c7c <memcpy+0xcc>
  406cc8:	3a01      	subs	r2, #1
  406cca:	f811 3b01 	ldrb.w	r3, [r1], #1
  406cce:	f800 3b01 	strb.w	r3, [r0], #1
  406cd2:	d2f9      	bcs.n	406cc8 <memcpy+0x118>
  406cd4:	780b      	ldrb	r3, [r1, #0]
  406cd6:	7003      	strb	r3, [r0, #0]
  406cd8:	784b      	ldrb	r3, [r1, #1]
  406cda:	7043      	strb	r3, [r0, #1]
  406cdc:	788b      	ldrb	r3, [r1, #2]
  406cde:	7083      	strb	r3, [r0, #2]
  406ce0:	4660      	mov	r0, ip
  406ce2:	4770      	bx	lr

00406ce4 <__malloc_lock>:
  406ce4:	4801      	ldr	r0, [pc, #4]	; (406cec <__malloc_lock+0x8>)
  406ce6:	f7ff bc59 	b.w	40659c <__retarget_lock_acquire_recursive>
  406cea:	bf00      	nop
  406cec:	20400cbc 	.word	0x20400cbc

00406cf0 <__malloc_unlock>:
  406cf0:	4801      	ldr	r0, [pc, #4]	; (406cf8 <__malloc_unlock+0x8>)
  406cf2:	f7ff bc55 	b.w	4065a0 <__retarget_lock_release_recursive>
  406cf6:	bf00      	nop
  406cf8:	20400cbc 	.word	0x20400cbc

00406cfc <_Balloc>:
  406cfc:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  406cfe:	b570      	push	{r4, r5, r6, lr}
  406d00:	4605      	mov	r5, r0
  406d02:	460c      	mov	r4, r1
  406d04:	b14b      	cbz	r3, 406d1a <_Balloc+0x1e>
  406d06:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  406d0a:	b180      	cbz	r0, 406d2e <_Balloc+0x32>
  406d0c:	6802      	ldr	r2, [r0, #0]
  406d0e:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  406d12:	2300      	movs	r3, #0
  406d14:	6103      	str	r3, [r0, #16]
  406d16:	60c3      	str	r3, [r0, #12]
  406d18:	bd70      	pop	{r4, r5, r6, pc}
  406d1a:	2221      	movs	r2, #33	; 0x21
  406d1c:	2104      	movs	r1, #4
  406d1e:	f000 fc5d 	bl	4075dc <_calloc_r>
  406d22:	64e8      	str	r0, [r5, #76]	; 0x4c
  406d24:	4603      	mov	r3, r0
  406d26:	2800      	cmp	r0, #0
  406d28:	d1ed      	bne.n	406d06 <_Balloc+0xa>
  406d2a:	2000      	movs	r0, #0
  406d2c:	bd70      	pop	{r4, r5, r6, pc}
  406d2e:	2101      	movs	r1, #1
  406d30:	fa01 f604 	lsl.w	r6, r1, r4
  406d34:	1d72      	adds	r2, r6, #5
  406d36:	4628      	mov	r0, r5
  406d38:	0092      	lsls	r2, r2, #2
  406d3a:	f000 fc4f 	bl	4075dc <_calloc_r>
  406d3e:	2800      	cmp	r0, #0
  406d40:	d0f3      	beq.n	406d2a <_Balloc+0x2e>
  406d42:	6044      	str	r4, [r0, #4]
  406d44:	6086      	str	r6, [r0, #8]
  406d46:	e7e4      	b.n	406d12 <_Balloc+0x16>

00406d48 <_Bfree>:
  406d48:	b131      	cbz	r1, 406d58 <_Bfree+0x10>
  406d4a:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  406d4c:	684a      	ldr	r2, [r1, #4]
  406d4e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  406d52:	6008      	str	r0, [r1, #0]
  406d54:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  406d58:	4770      	bx	lr
  406d5a:	bf00      	nop

00406d5c <__multadd>:
  406d5c:	b5f0      	push	{r4, r5, r6, r7, lr}
  406d5e:	690c      	ldr	r4, [r1, #16]
  406d60:	b083      	sub	sp, #12
  406d62:	460d      	mov	r5, r1
  406d64:	4606      	mov	r6, r0
  406d66:	f101 0e14 	add.w	lr, r1, #20
  406d6a:	2700      	movs	r7, #0
  406d6c:	f8de 0000 	ldr.w	r0, [lr]
  406d70:	b281      	uxth	r1, r0
  406d72:	fb02 3301 	mla	r3, r2, r1, r3
  406d76:	0c01      	lsrs	r1, r0, #16
  406d78:	0c18      	lsrs	r0, r3, #16
  406d7a:	fb02 0101 	mla	r1, r2, r1, r0
  406d7e:	b29b      	uxth	r3, r3
  406d80:	3701      	adds	r7, #1
  406d82:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  406d86:	42bc      	cmp	r4, r7
  406d88:	f84e 3b04 	str.w	r3, [lr], #4
  406d8c:	ea4f 4311 	mov.w	r3, r1, lsr #16
  406d90:	dcec      	bgt.n	406d6c <__multadd+0x10>
  406d92:	b13b      	cbz	r3, 406da4 <__multadd+0x48>
  406d94:	68aa      	ldr	r2, [r5, #8]
  406d96:	4294      	cmp	r4, r2
  406d98:	da07      	bge.n	406daa <__multadd+0x4e>
  406d9a:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  406d9e:	3401      	adds	r4, #1
  406da0:	6153      	str	r3, [r2, #20]
  406da2:	612c      	str	r4, [r5, #16]
  406da4:	4628      	mov	r0, r5
  406da6:	b003      	add	sp, #12
  406da8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406daa:	6869      	ldr	r1, [r5, #4]
  406dac:	9301      	str	r3, [sp, #4]
  406dae:	3101      	adds	r1, #1
  406db0:	4630      	mov	r0, r6
  406db2:	f7ff ffa3 	bl	406cfc <_Balloc>
  406db6:	692a      	ldr	r2, [r5, #16]
  406db8:	3202      	adds	r2, #2
  406dba:	f105 010c 	add.w	r1, r5, #12
  406dbe:	4607      	mov	r7, r0
  406dc0:	0092      	lsls	r2, r2, #2
  406dc2:	300c      	adds	r0, #12
  406dc4:	f7ff fef4 	bl	406bb0 <memcpy>
  406dc8:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  406dca:	6869      	ldr	r1, [r5, #4]
  406dcc:	9b01      	ldr	r3, [sp, #4]
  406dce:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  406dd2:	6028      	str	r0, [r5, #0]
  406dd4:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  406dd8:	463d      	mov	r5, r7
  406dda:	e7de      	b.n	406d9a <__multadd+0x3e>

00406ddc <__hi0bits>:
  406ddc:	0c02      	lsrs	r2, r0, #16
  406dde:	0412      	lsls	r2, r2, #16
  406de0:	4603      	mov	r3, r0
  406de2:	b9b2      	cbnz	r2, 406e12 <__hi0bits+0x36>
  406de4:	0403      	lsls	r3, r0, #16
  406de6:	2010      	movs	r0, #16
  406de8:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  406dec:	bf04      	itt	eq
  406dee:	021b      	lsleq	r3, r3, #8
  406df0:	3008      	addeq	r0, #8
  406df2:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  406df6:	bf04      	itt	eq
  406df8:	011b      	lsleq	r3, r3, #4
  406dfa:	3004      	addeq	r0, #4
  406dfc:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  406e00:	bf04      	itt	eq
  406e02:	009b      	lsleq	r3, r3, #2
  406e04:	3002      	addeq	r0, #2
  406e06:	2b00      	cmp	r3, #0
  406e08:	db02      	blt.n	406e10 <__hi0bits+0x34>
  406e0a:	005b      	lsls	r3, r3, #1
  406e0c:	d403      	bmi.n	406e16 <__hi0bits+0x3a>
  406e0e:	2020      	movs	r0, #32
  406e10:	4770      	bx	lr
  406e12:	2000      	movs	r0, #0
  406e14:	e7e8      	b.n	406de8 <__hi0bits+0xc>
  406e16:	3001      	adds	r0, #1
  406e18:	4770      	bx	lr
  406e1a:	bf00      	nop

00406e1c <__lo0bits>:
  406e1c:	6803      	ldr	r3, [r0, #0]
  406e1e:	f013 0207 	ands.w	r2, r3, #7
  406e22:	4601      	mov	r1, r0
  406e24:	d007      	beq.n	406e36 <__lo0bits+0x1a>
  406e26:	07da      	lsls	r2, r3, #31
  406e28:	d421      	bmi.n	406e6e <__lo0bits+0x52>
  406e2a:	0798      	lsls	r0, r3, #30
  406e2c:	d421      	bmi.n	406e72 <__lo0bits+0x56>
  406e2e:	089b      	lsrs	r3, r3, #2
  406e30:	600b      	str	r3, [r1, #0]
  406e32:	2002      	movs	r0, #2
  406e34:	4770      	bx	lr
  406e36:	b298      	uxth	r0, r3
  406e38:	b198      	cbz	r0, 406e62 <__lo0bits+0x46>
  406e3a:	4610      	mov	r0, r2
  406e3c:	f013 0fff 	tst.w	r3, #255	; 0xff
  406e40:	bf04      	itt	eq
  406e42:	0a1b      	lsreq	r3, r3, #8
  406e44:	3008      	addeq	r0, #8
  406e46:	071a      	lsls	r2, r3, #28
  406e48:	bf04      	itt	eq
  406e4a:	091b      	lsreq	r3, r3, #4
  406e4c:	3004      	addeq	r0, #4
  406e4e:	079a      	lsls	r2, r3, #30
  406e50:	bf04      	itt	eq
  406e52:	089b      	lsreq	r3, r3, #2
  406e54:	3002      	addeq	r0, #2
  406e56:	07da      	lsls	r2, r3, #31
  406e58:	d407      	bmi.n	406e6a <__lo0bits+0x4e>
  406e5a:	085b      	lsrs	r3, r3, #1
  406e5c:	d104      	bne.n	406e68 <__lo0bits+0x4c>
  406e5e:	2020      	movs	r0, #32
  406e60:	4770      	bx	lr
  406e62:	0c1b      	lsrs	r3, r3, #16
  406e64:	2010      	movs	r0, #16
  406e66:	e7e9      	b.n	406e3c <__lo0bits+0x20>
  406e68:	3001      	adds	r0, #1
  406e6a:	600b      	str	r3, [r1, #0]
  406e6c:	4770      	bx	lr
  406e6e:	2000      	movs	r0, #0
  406e70:	4770      	bx	lr
  406e72:	085b      	lsrs	r3, r3, #1
  406e74:	600b      	str	r3, [r1, #0]
  406e76:	2001      	movs	r0, #1
  406e78:	4770      	bx	lr
  406e7a:	bf00      	nop

00406e7c <__i2b>:
  406e7c:	b510      	push	{r4, lr}
  406e7e:	460c      	mov	r4, r1
  406e80:	2101      	movs	r1, #1
  406e82:	f7ff ff3b 	bl	406cfc <_Balloc>
  406e86:	2201      	movs	r2, #1
  406e88:	6144      	str	r4, [r0, #20]
  406e8a:	6102      	str	r2, [r0, #16]
  406e8c:	bd10      	pop	{r4, pc}
  406e8e:	bf00      	nop

00406e90 <__multiply>:
  406e90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406e94:	690c      	ldr	r4, [r1, #16]
  406e96:	6915      	ldr	r5, [r2, #16]
  406e98:	42ac      	cmp	r4, r5
  406e9a:	b083      	sub	sp, #12
  406e9c:	468b      	mov	fp, r1
  406e9e:	4616      	mov	r6, r2
  406ea0:	da04      	bge.n	406eac <__multiply+0x1c>
  406ea2:	4622      	mov	r2, r4
  406ea4:	46b3      	mov	fp, r6
  406ea6:	462c      	mov	r4, r5
  406ea8:	460e      	mov	r6, r1
  406eaa:	4615      	mov	r5, r2
  406eac:	f8db 3008 	ldr.w	r3, [fp, #8]
  406eb0:	f8db 1004 	ldr.w	r1, [fp, #4]
  406eb4:	eb04 0805 	add.w	r8, r4, r5
  406eb8:	4598      	cmp	r8, r3
  406eba:	bfc8      	it	gt
  406ebc:	3101      	addgt	r1, #1
  406ebe:	f7ff ff1d 	bl	406cfc <_Balloc>
  406ec2:	f100 0914 	add.w	r9, r0, #20
  406ec6:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  406eca:	45d1      	cmp	r9, sl
  406ecc:	9000      	str	r0, [sp, #0]
  406ece:	d205      	bcs.n	406edc <__multiply+0x4c>
  406ed0:	464b      	mov	r3, r9
  406ed2:	2100      	movs	r1, #0
  406ed4:	f843 1b04 	str.w	r1, [r3], #4
  406ed8:	459a      	cmp	sl, r3
  406eda:	d8fb      	bhi.n	406ed4 <__multiply+0x44>
  406edc:	f106 0c14 	add.w	ip, r6, #20
  406ee0:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  406ee4:	f10b 0b14 	add.w	fp, fp, #20
  406ee8:	459c      	cmp	ip, r3
  406eea:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  406eee:	d24c      	bcs.n	406f8a <__multiply+0xfa>
  406ef0:	f8cd a004 	str.w	sl, [sp, #4]
  406ef4:	469a      	mov	sl, r3
  406ef6:	f8dc 5000 	ldr.w	r5, [ip]
  406efa:	b2af      	uxth	r7, r5
  406efc:	b1ef      	cbz	r7, 406f3a <__multiply+0xaa>
  406efe:	2100      	movs	r1, #0
  406f00:	464d      	mov	r5, r9
  406f02:	465e      	mov	r6, fp
  406f04:	460c      	mov	r4, r1
  406f06:	f856 2b04 	ldr.w	r2, [r6], #4
  406f0a:	6828      	ldr	r0, [r5, #0]
  406f0c:	b293      	uxth	r3, r2
  406f0e:	b281      	uxth	r1, r0
  406f10:	fb07 1303 	mla	r3, r7, r3, r1
  406f14:	0c12      	lsrs	r2, r2, #16
  406f16:	0c01      	lsrs	r1, r0, #16
  406f18:	4423      	add	r3, r4
  406f1a:	fb07 1102 	mla	r1, r7, r2, r1
  406f1e:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  406f22:	b29b      	uxth	r3, r3
  406f24:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  406f28:	45b6      	cmp	lr, r6
  406f2a:	f845 3b04 	str.w	r3, [r5], #4
  406f2e:	ea4f 4411 	mov.w	r4, r1, lsr #16
  406f32:	d8e8      	bhi.n	406f06 <__multiply+0x76>
  406f34:	602c      	str	r4, [r5, #0]
  406f36:	f8dc 5000 	ldr.w	r5, [ip]
  406f3a:	0c2d      	lsrs	r5, r5, #16
  406f3c:	d01d      	beq.n	406f7a <__multiply+0xea>
  406f3e:	f8d9 3000 	ldr.w	r3, [r9]
  406f42:	4648      	mov	r0, r9
  406f44:	461c      	mov	r4, r3
  406f46:	4659      	mov	r1, fp
  406f48:	2200      	movs	r2, #0
  406f4a:	880e      	ldrh	r6, [r1, #0]
  406f4c:	0c24      	lsrs	r4, r4, #16
  406f4e:	fb05 4406 	mla	r4, r5, r6, r4
  406f52:	4422      	add	r2, r4
  406f54:	b29b      	uxth	r3, r3
  406f56:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  406f5a:	f840 3b04 	str.w	r3, [r0], #4
  406f5e:	f851 3b04 	ldr.w	r3, [r1], #4
  406f62:	6804      	ldr	r4, [r0, #0]
  406f64:	0c1b      	lsrs	r3, r3, #16
  406f66:	b2a6      	uxth	r6, r4
  406f68:	fb05 6303 	mla	r3, r5, r3, r6
  406f6c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  406f70:	458e      	cmp	lr, r1
  406f72:	ea4f 4213 	mov.w	r2, r3, lsr #16
  406f76:	d8e8      	bhi.n	406f4a <__multiply+0xba>
  406f78:	6003      	str	r3, [r0, #0]
  406f7a:	f10c 0c04 	add.w	ip, ip, #4
  406f7e:	45e2      	cmp	sl, ip
  406f80:	f109 0904 	add.w	r9, r9, #4
  406f84:	d8b7      	bhi.n	406ef6 <__multiply+0x66>
  406f86:	f8dd a004 	ldr.w	sl, [sp, #4]
  406f8a:	f1b8 0f00 	cmp.w	r8, #0
  406f8e:	dd0b      	ble.n	406fa8 <__multiply+0x118>
  406f90:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  406f94:	f1aa 0a04 	sub.w	sl, sl, #4
  406f98:	b11b      	cbz	r3, 406fa2 <__multiply+0x112>
  406f9a:	e005      	b.n	406fa8 <__multiply+0x118>
  406f9c:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  406fa0:	b913      	cbnz	r3, 406fa8 <__multiply+0x118>
  406fa2:	f1b8 0801 	subs.w	r8, r8, #1
  406fa6:	d1f9      	bne.n	406f9c <__multiply+0x10c>
  406fa8:	9800      	ldr	r0, [sp, #0]
  406faa:	f8c0 8010 	str.w	r8, [r0, #16]
  406fae:	b003      	add	sp, #12
  406fb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00406fb4 <__pow5mult>:
  406fb4:	f012 0303 	ands.w	r3, r2, #3
  406fb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406fbc:	4614      	mov	r4, r2
  406fbe:	4607      	mov	r7, r0
  406fc0:	d12e      	bne.n	407020 <__pow5mult+0x6c>
  406fc2:	460d      	mov	r5, r1
  406fc4:	10a4      	asrs	r4, r4, #2
  406fc6:	d01c      	beq.n	407002 <__pow5mult+0x4e>
  406fc8:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  406fca:	b396      	cbz	r6, 407032 <__pow5mult+0x7e>
  406fcc:	07e3      	lsls	r3, r4, #31
  406fce:	f04f 0800 	mov.w	r8, #0
  406fd2:	d406      	bmi.n	406fe2 <__pow5mult+0x2e>
  406fd4:	1064      	asrs	r4, r4, #1
  406fd6:	d014      	beq.n	407002 <__pow5mult+0x4e>
  406fd8:	6830      	ldr	r0, [r6, #0]
  406fda:	b1a8      	cbz	r0, 407008 <__pow5mult+0x54>
  406fdc:	4606      	mov	r6, r0
  406fde:	07e3      	lsls	r3, r4, #31
  406fe0:	d5f8      	bpl.n	406fd4 <__pow5mult+0x20>
  406fe2:	4632      	mov	r2, r6
  406fe4:	4629      	mov	r1, r5
  406fe6:	4638      	mov	r0, r7
  406fe8:	f7ff ff52 	bl	406e90 <__multiply>
  406fec:	b1b5      	cbz	r5, 40701c <__pow5mult+0x68>
  406fee:	686a      	ldr	r2, [r5, #4]
  406ff0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  406ff2:	1064      	asrs	r4, r4, #1
  406ff4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  406ff8:	6029      	str	r1, [r5, #0]
  406ffa:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  406ffe:	4605      	mov	r5, r0
  407000:	d1ea      	bne.n	406fd8 <__pow5mult+0x24>
  407002:	4628      	mov	r0, r5
  407004:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407008:	4632      	mov	r2, r6
  40700a:	4631      	mov	r1, r6
  40700c:	4638      	mov	r0, r7
  40700e:	f7ff ff3f 	bl	406e90 <__multiply>
  407012:	6030      	str	r0, [r6, #0]
  407014:	f8c0 8000 	str.w	r8, [r0]
  407018:	4606      	mov	r6, r0
  40701a:	e7e0      	b.n	406fde <__pow5mult+0x2a>
  40701c:	4605      	mov	r5, r0
  40701e:	e7d9      	b.n	406fd4 <__pow5mult+0x20>
  407020:	1e5a      	subs	r2, r3, #1
  407022:	4d0b      	ldr	r5, [pc, #44]	; (407050 <__pow5mult+0x9c>)
  407024:	2300      	movs	r3, #0
  407026:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  40702a:	f7ff fe97 	bl	406d5c <__multadd>
  40702e:	4605      	mov	r5, r0
  407030:	e7c8      	b.n	406fc4 <__pow5mult+0x10>
  407032:	2101      	movs	r1, #1
  407034:	4638      	mov	r0, r7
  407036:	f7ff fe61 	bl	406cfc <_Balloc>
  40703a:	f240 2171 	movw	r1, #625	; 0x271
  40703e:	2201      	movs	r2, #1
  407040:	2300      	movs	r3, #0
  407042:	6141      	str	r1, [r0, #20]
  407044:	6102      	str	r2, [r0, #16]
  407046:	4606      	mov	r6, r0
  407048:	64b8      	str	r0, [r7, #72]	; 0x48
  40704a:	6003      	str	r3, [r0, #0]
  40704c:	e7be      	b.n	406fcc <__pow5mult+0x18>
  40704e:	bf00      	nop
  407050:	00409200 	.word	0x00409200

00407054 <__lshift>:
  407054:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  407058:	4691      	mov	r9, r2
  40705a:	690a      	ldr	r2, [r1, #16]
  40705c:	688b      	ldr	r3, [r1, #8]
  40705e:	ea4f 1469 	mov.w	r4, r9, asr #5
  407062:	eb04 0802 	add.w	r8, r4, r2
  407066:	f108 0501 	add.w	r5, r8, #1
  40706a:	429d      	cmp	r5, r3
  40706c:	460e      	mov	r6, r1
  40706e:	4607      	mov	r7, r0
  407070:	6849      	ldr	r1, [r1, #4]
  407072:	dd04      	ble.n	40707e <__lshift+0x2a>
  407074:	005b      	lsls	r3, r3, #1
  407076:	429d      	cmp	r5, r3
  407078:	f101 0101 	add.w	r1, r1, #1
  40707c:	dcfa      	bgt.n	407074 <__lshift+0x20>
  40707e:	4638      	mov	r0, r7
  407080:	f7ff fe3c 	bl	406cfc <_Balloc>
  407084:	2c00      	cmp	r4, #0
  407086:	f100 0314 	add.w	r3, r0, #20
  40708a:	dd06      	ble.n	40709a <__lshift+0x46>
  40708c:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  407090:	2100      	movs	r1, #0
  407092:	f843 1b04 	str.w	r1, [r3], #4
  407096:	429a      	cmp	r2, r3
  407098:	d1fb      	bne.n	407092 <__lshift+0x3e>
  40709a:	6934      	ldr	r4, [r6, #16]
  40709c:	f106 0114 	add.w	r1, r6, #20
  4070a0:	f019 091f 	ands.w	r9, r9, #31
  4070a4:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  4070a8:	d01d      	beq.n	4070e6 <__lshift+0x92>
  4070aa:	f1c9 0c20 	rsb	ip, r9, #32
  4070ae:	2200      	movs	r2, #0
  4070b0:	680c      	ldr	r4, [r1, #0]
  4070b2:	fa04 f409 	lsl.w	r4, r4, r9
  4070b6:	4314      	orrs	r4, r2
  4070b8:	f843 4b04 	str.w	r4, [r3], #4
  4070bc:	f851 2b04 	ldr.w	r2, [r1], #4
  4070c0:	458e      	cmp	lr, r1
  4070c2:	fa22 f20c 	lsr.w	r2, r2, ip
  4070c6:	d8f3      	bhi.n	4070b0 <__lshift+0x5c>
  4070c8:	601a      	str	r2, [r3, #0]
  4070ca:	b10a      	cbz	r2, 4070d0 <__lshift+0x7c>
  4070cc:	f108 0502 	add.w	r5, r8, #2
  4070d0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  4070d2:	6872      	ldr	r2, [r6, #4]
  4070d4:	3d01      	subs	r5, #1
  4070d6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  4070da:	6105      	str	r5, [r0, #16]
  4070dc:	6031      	str	r1, [r6, #0]
  4070de:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  4070e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4070e6:	3b04      	subs	r3, #4
  4070e8:	f851 2b04 	ldr.w	r2, [r1], #4
  4070ec:	f843 2f04 	str.w	r2, [r3, #4]!
  4070f0:	458e      	cmp	lr, r1
  4070f2:	d8f9      	bhi.n	4070e8 <__lshift+0x94>
  4070f4:	e7ec      	b.n	4070d0 <__lshift+0x7c>
  4070f6:	bf00      	nop

004070f8 <__mcmp>:
  4070f8:	b430      	push	{r4, r5}
  4070fa:	690b      	ldr	r3, [r1, #16]
  4070fc:	4605      	mov	r5, r0
  4070fe:	6900      	ldr	r0, [r0, #16]
  407100:	1ac0      	subs	r0, r0, r3
  407102:	d10f      	bne.n	407124 <__mcmp+0x2c>
  407104:	009b      	lsls	r3, r3, #2
  407106:	3514      	adds	r5, #20
  407108:	3114      	adds	r1, #20
  40710a:	4419      	add	r1, r3
  40710c:	442b      	add	r3, r5
  40710e:	e001      	b.n	407114 <__mcmp+0x1c>
  407110:	429d      	cmp	r5, r3
  407112:	d207      	bcs.n	407124 <__mcmp+0x2c>
  407114:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  407118:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  40711c:	4294      	cmp	r4, r2
  40711e:	d0f7      	beq.n	407110 <__mcmp+0x18>
  407120:	d302      	bcc.n	407128 <__mcmp+0x30>
  407122:	2001      	movs	r0, #1
  407124:	bc30      	pop	{r4, r5}
  407126:	4770      	bx	lr
  407128:	f04f 30ff 	mov.w	r0, #4294967295
  40712c:	e7fa      	b.n	407124 <__mcmp+0x2c>
  40712e:	bf00      	nop

00407130 <__mdiff>:
  407130:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407134:	690f      	ldr	r7, [r1, #16]
  407136:	460e      	mov	r6, r1
  407138:	6911      	ldr	r1, [r2, #16]
  40713a:	1a7f      	subs	r7, r7, r1
  40713c:	2f00      	cmp	r7, #0
  40713e:	4690      	mov	r8, r2
  407140:	d117      	bne.n	407172 <__mdiff+0x42>
  407142:	0089      	lsls	r1, r1, #2
  407144:	f106 0514 	add.w	r5, r6, #20
  407148:	f102 0e14 	add.w	lr, r2, #20
  40714c:	186b      	adds	r3, r5, r1
  40714e:	4471      	add	r1, lr
  407150:	e001      	b.n	407156 <__mdiff+0x26>
  407152:	429d      	cmp	r5, r3
  407154:	d25c      	bcs.n	407210 <__mdiff+0xe0>
  407156:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  40715a:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  40715e:	42a2      	cmp	r2, r4
  407160:	d0f7      	beq.n	407152 <__mdiff+0x22>
  407162:	d25e      	bcs.n	407222 <__mdiff+0xf2>
  407164:	4633      	mov	r3, r6
  407166:	462c      	mov	r4, r5
  407168:	4646      	mov	r6, r8
  40716a:	4675      	mov	r5, lr
  40716c:	4698      	mov	r8, r3
  40716e:	2701      	movs	r7, #1
  407170:	e005      	b.n	40717e <__mdiff+0x4e>
  407172:	db58      	blt.n	407226 <__mdiff+0xf6>
  407174:	f106 0514 	add.w	r5, r6, #20
  407178:	f108 0414 	add.w	r4, r8, #20
  40717c:	2700      	movs	r7, #0
  40717e:	6871      	ldr	r1, [r6, #4]
  407180:	f7ff fdbc 	bl	406cfc <_Balloc>
  407184:	f8d8 3010 	ldr.w	r3, [r8, #16]
  407188:	6936      	ldr	r6, [r6, #16]
  40718a:	60c7      	str	r7, [r0, #12]
  40718c:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  407190:	46a6      	mov	lr, r4
  407192:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  407196:	f100 0414 	add.w	r4, r0, #20
  40719a:	2300      	movs	r3, #0
  40719c:	f85e 1b04 	ldr.w	r1, [lr], #4
  4071a0:	f855 8b04 	ldr.w	r8, [r5], #4
  4071a4:	b28a      	uxth	r2, r1
  4071a6:	fa13 f388 	uxtah	r3, r3, r8
  4071aa:	0c09      	lsrs	r1, r1, #16
  4071ac:	1a9a      	subs	r2, r3, r2
  4071ae:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  4071b2:	eb03 4322 	add.w	r3, r3, r2, asr #16
  4071b6:	b292      	uxth	r2, r2
  4071b8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  4071bc:	45f4      	cmp	ip, lr
  4071be:	f844 2b04 	str.w	r2, [r4], #4
  4071c2:	ea4f 4323 	mov.w	r3, r3, asr #16
  4071c6:	d8e9      	bhi.n	40719c <__mdiff+0x6c>
  4071c8:	42af      	cmp	r7, r5
  4071ca:	d917      	bls.n	4071fc <__mdiff+0xcc>
  4071cc:	46a4      	mov	ip, r4
  4071ce:	46ae      	mov	lr, r5
  4071d0:	f85e 2b04 	ldr.w	r2, [lr], #4
  4071d4:	fa13 f382 	uxtah	r3, r3, r2
  4071d8:	1419      	asrs	r1, r3, #16
  4071da:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  4071de:	b29b      	uxth	r3, r3
  4071e0:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  4071e4:	4577      	cmp	r7, lr
  4071e6:	f84c 2b04 	str.w	r2, [ip], #4
  4071ea:	ea4f 4321 	mov.w	r3, r1, asr #16
  4071ee:	d8ef      	bhi.n	4071d0 <__mdiff+0xa0>
  4071f0:	43ed      	mvns	r5, r5
  4071f2:	442f      	add	r7, r5
  4071f4:	f027 0703 	bic.w	r7, r7, #3
  4071f8:	3704      	adds	r7, #4
  4071fa:	443c      	add	r4, r7
  4071fc:	3c04      	subs	r4, #4
  4071fe:	b922      	cbnz	r2, 40720a <__mdiff+0xda>
  407200:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  407204:	3e01      	subs	r6, #1
  407206:	2b00      	cmp	r3, #0
  407208:	d0fa      	beq.n	407200 <__mdiff+0xd0>
  40720a:	6106      	str	r6, [r0, #16]
  40720c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407210:	2100      	movs	r1, #0
  407212:	f7ff fd73 	bl	406cfc <_Balloc>
  407216:	2201      	movs	r2, #1
  407218:	2300      	movs	r3, #0
  40721a:	6102      	str	r2, [r0, #16]
  40721c:	6143      	str	r3, [r0, #20]
  40721e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407222:	4674      	mov	r4, lr
  407224:	e7ab      	b.n	40717e <__mdiff+0x4e>
  407226:	4633      	mov	r3, r6
  407228:	f106 0414 	add.w	r4, r6, #20
  40722c:	f102 0514 	add.w	r5, r2, #20
  407230:	4616      	mov	r6, r2
  407232:	2701      	movs	r7, #1
  407234:	4698      	mov	r8, r3
  407236:	e7a2      	b.n	40717e <__mdiff+0x4e>

00407238 <__d2b>:
  407238:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40723c:	b082      	sub	sp, #8
  40723e:	2101      	movs	r1, #1
  407240:	461c      	mov	r4, r3
  407242:	f3c3 570a 	ubfx	r7, r3, #20, #11
  407246:	4615      	mov	r5, r2
  407248:	9e08      	ldr	r6, [sp, #32]
  40724a:	f7ff fd57 	bl	406cfc <_Balloc>
  40724e:	f3c4 0413 	ubfx	r4, r4, #0, #20
  407252:	4680      	mov	r8, r0
  407254:	b10f      	cbz	r7, 40725a <__d2b+0x22>
  407256:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  40725a:	9401      	str	r4, [sp, #4]
  40725c:	b31d      	cbz	r5, 4072a6 <__d2b+0x6e>
  40725e:	a802      	add	r0, sp, #8
  407260:	f840 5d08 	str.w	r5, [r0, #-8]!
  407264:	f7ff fdda 	bl	406e1c <__lo0bits>
  407268:	2800      	cmp	r0, #0
  40726a:	d134      	bne.n	4072d6 <__d2b+0x9e>
  40726c:	e89d 000c 	ldmia.w	sp, {r2, r3}
  407270:	f8c8 2014 	str.w	r2, [r8, #20]
  407274:	2b00      	cmp	r3, #0
  407276:	bf0c      	ite	eq
  407278:	2101      	moveq	r1, #1
  40727a:	2102      	movne	r1, #2
  40727c:	f8c8 3018 	str.w	r3, [r8, #24]
  407280:	f8c8 1010 	str.w	r1, [r8, #16]
  407284:	b9df      	cbnz	r7, 4072be <__d2b+0x86>
  407286:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  40728a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  40728e:	6030      	str	r0, [r6, #0]
  407290:	6918      	ldr	r0, [r3, #16]
  407292:	f7ff fda3 	bl	406ddc <__hi0bits>
  407296:	9b09      	ldr	r3, [sp, #36]	; 0x24
  407298:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  40729c:	6018      	str	r0, [r3, #0]
  40729e:	4640      	mov	r0, r8
  4072a0:	b002      	add	sp, #8
  4072a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4072a6:	a801      	add	r0, sp, #4
  4072a8:	f7ff fdb8 	bl	406e1c <__lo0bits>
  4072ac:	9b01      	ldr	r3, [sp, #4]
  4072ae:	f8c8 3014 	str.w	r3, [r8, #20]
  4072b2:	2101      	movs	r1, #1
  4072b4:	3020      	adds	r0, #32
  4072b6:	f8c8 1010 	str.w	r1, [r8, #16]
  4072ba:	2f00      	cmp	r7, #0
  4072bc:	d0e3      	beq.n	407286 <__d2b+0x4e>
  4072be:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4072c0:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  4072c4:	4407      	add	r7, r0
  4072c6:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  4072ca:	6037      	str	r7, [r6, #0]
  4072cc:	6018      	str	r0, [r3, #0]
  4072ce:	4640      	mov	r0, r8
  4072d0:	b002      	add	sp, #8
  4072d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4072d6:	e89d 000a 	ldmia.w	sp, {r1, r3}
  4072da:	f1c0 0220 	rsb	r2, r0, #32
  4072de:	fa03 f202 	lsl.w	r2, r3, r2
  4072e2:	430a      	orrs	r2, r1
  4072e4:	40c3      	lsrs	r3, r0
  4072e6:	9301      	str	r3, [sp, #4]
  4072e8:	f8c8 2014 	str.w	r2, [r8, #20]
  4072ec:	e7c2      	b.n	407274 <__d2b+0x3c>
  4072ee:	bf00      	nop

004072f0 <_sbrk_r>:
  4072f0:	b538      	push	{r3, r4, r5, lr}
  4072f2:	4c07      	ldr	r4, [pc, #28]	; (407310 <_sbrk_r+0x20>)
  4072f4:	2300      	movs	r3, #0
  4072f6:	4605      	mov	r5, r0
  4072f8:	4608      	mov	r0, r1
  4072fa:	6023      	str	r3, [r4, #0]
  4072fc:	f7fc f886 	bl	40340c <_sbrk>
  407300:	1c43      	adds	r3, r0, #1
  407302:	d000      	beq.n	407306 <_sbrk_r+0x16>
  407304:	bd38      	pop	{r3, r4, r5, pc}
  407306:	6823      	ldr	r3, [r4, #0]
  407308:	2b00      	cmp	r3, #0
  40730a:	d0fb      	beq.n	407304 <_sbrk_r+0x14>
  40730c:	602b      	str	r3, [r5, #0]
  40730e:	bd38      	pop	{r3, r4, r5, pc}
  407310:	20400cd0 	.word	0x20400cd0
	...

00407340 <strlen>:
  407340:	f890 f000 	pld	[r0]
  407344:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  407348:	f020 0107 	bic.w	r1, r0, #7
  40734c:	f06f 0c00 	mvn.w	ip, #0
  407350:	f010 0407 	ands.w	r4, r0, #7
  407354:	f891 f020 	pld	[r1, #32]
  407358:	f040 8049 	bne.w	4073ee <strlen+0xae>
  40735c:	f04f 0400 	mov.w	r4, #0
  407360:	f06f 0007 	mvn.w	r0, #7
  407364:	e9d1 2300 	ldrd	r2, r3, [r1]
  407368:	f891 f040 	pld	[r1, #64]	; 0x40
  40736c:	f100 0008 	add.w	r0, r0, #8
  407370:	fa82 f24c 	uadd8	r2, r2, ip
  407374:	faa4 f28c 	sel	r2, r4, ip
  407378:	fa83 f34c 	uadd8	r3, r3, ip
  40737c:	faa2 f38c 	sel	r3, r2, ip
  407380:	bb4b      	cbnz	r3, 4073d6 <strlen+0x96>
  407382:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  407386:	fa82 f24c 	uadd8	r2, r2, ip
  40738a:	f100 0008 	add.w	r0, r0, #8
  40738e:	faa4 f28c 	sel	r2, r4, ip
  407392:	fa83 f34c 	uadd8	r3, r3, ip
  407396:	faa2 f38c 	sel	r3, r2, ip
  40739a:	b9e3      	cbnz	r3, 4073d6 <strlen+0x96>
  40739c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  4073a0:	fa82 f24c 	uadd8	r2, r2, ip
  4073a4:	f100 0008 	add.w	r0, r0, #8
  4073a8:	faa4 f28c 	sel	r2, r4, ip
  4073ac:	fa83 f34c 	uadd8	r3, r3, ip
  4073b0:	faa2 f38c 	sel	r3, r2, ip
  4073b4:	b97b      	cbnz	r3, 4073d6 <strlen+0x96>
  4073b6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  4073ba:	f101 0120 	add.w	r1, r1, #32
  4073be:	fa82 f24c 	uadd8	r2, r2, ip
  4073c2:	f100 0008 	add.w	r0, r0, #8
  4073c6:	faa4 f28c 	sel	r2, r4, ip
  4073ca:	fa83 f34c 	uadd8	r3, r3, ip
  4073ce:	faa2 f38c 	sel	r3, r2, ip
  4073d2:	2b00      	cmp	r3, #0
  4073d4:	d0c6      	beq.n	407364 <strlen+0x24>
  4073d6:	2a00      	cmp	r2, #0
  4073d8:	bf04      	itt	eq
  4073da:	3004      	addeq	r0, #4
  4073dc:	461a      	moveq	r2, r3
  4073de:	ba12      	rev	r2, r2
  4073e0:	fab2 f282 	clz	r2, r2
  4073e4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  4073e8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4073ec:	4770      	bx	lr
  4073ee:	e9d1 2300 	ldrd	r2, r3, [r1]
  4073f2:	f004 0503 	and.w	r5, r4, #3
  4073f6:	f1c4 0000 	rsb	r0, r4, #0
  4073fa:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  4073fe:	f014 0f04 	tst.w	r4, #4
  407402:	f891 f040 	pld	[r1, #64]	; 0x40
  407406:	fa0c f505 	lsl.w	r5, ip, r5
  40740a:	ea62 0205 	orn	r2, r2, r5
  40740e:	bf1c      	itt	ne
  407410:	ea63 0305 	ornne	r3, r3, r5
  407414:	4662      	movne	r2, ip
  407416:	f04f 0400 	mov.w	r4, #0
  40741a:	e7a9      	b.n	407370 <strlen+0x30>

0040741c <__ssprint_r>:
  40741c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407420:	6893      	ldr	r3, [r2, #8]
  407422:	b083      	sub	sp, #12
  407424:	4690      	mov	r8, r2
  407426:	2b00      	cmp	r3, #0
  407428:	d070      	beq.n	40750c <__ssprint_r+0xf0>
  40742a:	4682      	mov	sl, r0
  40742c:	460c      	mov	r4, r1
  40742e:	6817      	ldr	r7, [r2, #0]
  407430:	688d      	ldr	r5, [r1, #8]
  407432:	6808      	ldr	r0, [r1, #0]
  407434:	e042      	b.n	4074bc <__ssprint_r+0xa0>
  407436:	89a3      	ldrh	r3, [r4, #12]
  407438:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40743c:	d02e      	beq.n	40749c <__ssprint_r+0x80>
  40743e:	6965      	ldr	r5, [r4, #20]
  407440:	6921      	ldr	r1, [r4, #16]
  407442:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  407446:	eba0 0b01 	sub.w	fp, r0, r1
  40744a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  40744e:	f10b 0001 	add.w	r0, fp, #1
  407452:	106d      	asrs	r5, r5, #1
  407454:	4430      	add	r0, r6
  407456:	42a8      	cmp	r0, r5
  407458:	462a      	mov	r2, r5
  40745a:	bf84      	itt	hi
  40745c:	4605      	movhi	r5, r0
  40745e:	462a      	movhi	r2, r5
  407460:	055b      	lsls	r3, r3, #21
  407462:	d538      	bpl.n	4074d6 <__ssprint_r+0xba>
  407464:	4611      	mov	r1, r2
  407466:	4650      	mov	r0, sl
  407468:	f7ff f89c 	bl	4065a4 <_malloc_r>
  40746c:	2800      	cmp	r0, #0
  40746e:	d03c      	beq.n	4074ea <__ssprint_r+0xce>
  407470:	465a      	mov	r2, fp
  407472:	6921      	ldr	r1, [r4, #16]
  407474:	9001      	str	r0, [sp, #4]
  407476:	f7ff fb9b 	bl	406bb0 <memcpy>
  40747a:	89a2      	ldrh	r2, [r4, #12]
  40747c:	9b01      	ldr	r3, [sp, #4]
  40747e:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  407482:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  407486:	81a2      	strh	r2, [r4, #12]
  407488:	eba5 020b 	sub.w	r2, r5, fp
  40748c:	eb03 000b 	add.w	r0, r3, fp
  407490:	6165      	str	r5, [r4, #20]
  407492:	6123      	str	r3, [r4, #16]
  407494:	6020      	str	r0, [r4, #0]
  407496:	60a2      	str	r2, [r4, #8]
  407498:	4635      	mov	r5, r6
  40749a:	46b3      	mov	fp, r6
  40749c:	465a      	mov	r2, fp
  40749e:	4649      	mov	r1, r9
  4074a0:	f000 fa18 	bl	4078d4 <memmove>
  4074a4:	f8d8 3008 	ldr.w	r3, [r8, #8]
  4074a8:	68a2      	ldr	r2, [r4, #8]
  4074aa:	6820      	ldr	r0, [r4, #0]
  4074ac:	1b55      	subs	r5, r2, r5
  4074ae:	4458      	add	r0, fp
  4074b0:	1b9e      	subs	r6, r3, r6
  4074b2:	60a5      	str	r5, [r4, #8]
  4074b4:	6020      	str	r0, [r4, #0]
  4074b6:	f8c8 6008 	str.w	r6, [r8, #8]
  4074ba:	b33e      	cbz	r6, 40750c <__ssprint_r+0xf0>
  4074bc:	687e      	ldr	r6, [r7, #4]
  4074be:	463b      	mov	r3, r7
  4074c0:	3708      	adds	r7, #8
  4074c2:	2e00      	cmp	r6, #0
  4074c4:	d0fa      	beq.n	4074bc <__ssprint_r+0xa0>
  4074c6:	42ae      	cmp	r6, r5
  4074c8:	f8d3 9000 	ldr.w	r9, [r3]
  4074cc:	46ab      	mov	fp, r5
  4074ce:	d2b2      	bcs.n	407436 <__ssprint_r+0x1a>
  4074d0:	4635      	mov	r5, r6
  4074d2:	46b3      	mov	fp, r6
  4074d4:	e7e2      	b.n	40749c <__ssprint_r+0x80>
  4074d6:	4650      	mov	r0, sl
  4074d8:	f000 fa60 	bl	40799c <_realloc_r>
  4074dc:	4603      	mov	r3, r0
  4074de:	2800      	cmp	r0, #0
  4074e0:	d1d2      	bne.n	407488 <__ssprint_r+0x6c>
  4074e2:	6921      	ldr	r1, [r4, #16]
  4074e4:	4650      	mov	r0, sl
  4074e6:	f000 f8f9 	bl	4076dc <_free_r>
  4074ea:	230c      	movs	r3, #12
  4074ec:	f8ca 3000 	str.w	r3, [sl]
  4074f0:	89a3      	ldrh	r3, [r4, #12]
  4074f2:	2200      	movs	r2, #0
  4074f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4074f8:	f04f 30ff 	mov.w	r0, #4294967295
  4074fc:	81a3      	strh	r3, [r4, #12]
  4074fe:	f8c8 2008 	str.w	r2, [r8, #8]
  407502:	f8c8 2004 	str.w	r2, [r8, #4]
  407506:	b003      	add	sp, #12
  407508:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40750c:	2000      	movs	r0, #0
  40750e:	f8c8 0004 	str.w	r0, [r8, #4]
  407512:	b003      	add	sp, #12
  407514:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00407518 <__register_exitproc>:
  407518:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40751c:	4d2c      	ldr	r5, [pc, #176]	; (4075d0 <__register_exitproc+0xb8>)
  40751e:	4606      	mov	r6, r0
  407520:	6828      	ldr	r0, [r5, #0]
  407522:	4698      	mov	r8, r3
  407524:	460f      	mov	r7, r1
  407526:	4691      	mov	r9, r2
  407528:	f7ff f838 	bl	40659c <__retarget_lock_acquire_recursive>
  40752c:	4b29      	ldr	r3, [pc, #164]	; (4075d4 <__register_exitproc+0xbc>)
  40752e:	681c      	ldr	r4, [r3, #0]
  407530:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  407534:	2b00      	cmp	r3, #0
  407536:	d03e      	beq.n	4075b6 <__register_exitproc+0x9e>
  407538:	685a      	ldr	r2, [r3, #4]
  40753a:	2a1f      	cmp	r2, #31
  40753c:	dc1c      	bgt.n	407578 <__register_exitproc+0x60>
  40753e:	f102 0e01 	add.w	lr, r2, #1
  407542:	b176      	cbz	r6, 407562 <__register_exitproc+0x4a>
  407544:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  407548:	2401      	movs	r4, #1
  40754a:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  40754e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  407552:	4094      	lsls	r4, r2
  407554:	4320      	orrs	r0, r4
  407556:	2e02      	cmp	r6, #2
  407558:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  40755c:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  407560:	d023      	beq.n	4075aa <__register_exitproc+0x92>
  407562:	3202      	adds	r2, #2
  407564:	f8c3 e004 	str.w	lr, [r3, #4]
  407568:	6828      	ldr	r0, [r5, #0]
  40756a:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  40756e:	f7ff f817 	bl	4065a0 <__retarget_lock_release_recursive>
  407572:	2000      	movs	r0, #0
  407574:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  407578:	4b17      	ldr	r3, [pc, #92]	; (4075d8 <__register_exitproc+0xc0>)
  40757a:	b30b      	cbz	r3, 4075c0 <__register_exitproc+0xa8>
  40757c:	f44f 70c8 	mov.w	r0, #400	; 0x190
  407580:	f3af 8000 	nop.w
  407584:	4603      	mov	r3, r0
  407586:	b1d8      	cbz	r0, 4075c0 <__register_exitproc+0xa8>
  407588:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  40758c:	6002      	str	r2, [r0, #0]
  40758e:	2100      	movs	r1, #0
  407590:	6041      	str	r1, [r0, #4]
  407592:	460a      	mov	r2, r1
  407594:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  407598:	f04f 0e01 	mov.w	lr, #1
  40759c:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  4075a0:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  4075a4:	2e00      	cmp	r6, #0
  4075a6:	d0dc      	beq.n	407562 <__register_exitproc+0x4a>
  4075a8:	e7cc      	b.n	407544 <__register_exitproc+0x2c>
  4075aa:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  4075ae:	430c      	orrs	r4, r1
  4075b0:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  4075b4:	e7d5      	b.n	407562 <__register_exitproc+0x4a>
  4075b6:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  4075ba:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  4075be:	e7bb      	b.n	407538 <__register_exitproc+0x20>
  4075c0:	6828      	ldr	r0, [r5, #0]
  4075c2:	f7fe ffed 	bl	4065a0 <__retarget_lock_release_recursive>
  4075c6:	f04f 30ff 	mov.w	r0, #4294967295
  4075ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4075ce:	bf00      	nop
  4075d0:	20400450 	.word	0x20400450
  4075d4:	00409098 	.word	0x00409098
  4075d8:	00000000 	.word	0x00000000

004075dc <_calloc_r>:
  4075dc:	b510      	push	{r4, lr}
  4075de:	fb02 f101 	mul.w	r1, r2, r1
  4075e2:	f7fe ffdf 	bl	4065a4 <_malloc_r>
  4075e6:	4604      	mov	r4, r0
  4075e8:	b1d8      	cbz	r0, 407622 <_calloc_r+0x46>
  4075ea:	f850 2c04 	ldr.w	r2, [r0, #-4]
  4075ee:	f022 0203 	bic.w	r2, r2, #3
  4075f2:	3a04      	subs	r2, #4
  4075f4:	2a24      	cmp	r2, #36	; 0x24
  4075f6:	d818      	bhi.n	40762a <_calloc_r+0x4e>
  4075f8:	2a13      	cmp	r2, #19
  4075fa:	d914      	bls.n	407626 <_calloc_r+0x4a>
  4075fc:	2300      	movs	r3, #0
  4075fe:	2a1b      	cmp	r2, #27
  407600:	6003      	str	r3, [r0, #0]
  407602:	6043      	str	r3, [r0, #4]
  407604:	d916      	bls.n	407634 <_calloc_r+0x58>
  407606:	2a24      	cmp	r2, #36	; 0x24
  407608:	6083      	str	r3, [r0, #8]
  40760a:	60c3      	str	r3, [r0, #12]
  40760c:	bf11      	iteee	ne
  40760e:	f100 0210 	addne.w	r2, r0, #16
  407612:	6103      	streq	r3, [r0, #16]
  407614:	6143      	streq	r3, [r0, #20]
  407616:	f100 0218 	addeq.w	r2, r0, #24
  40761a:	2300      	movs	r3, #0
  40761c:	6013      	str	r3, [r2, #0]
  40761e:	6053      	str	r3, [r2, #4]
  407620:	6093      	str	r3, [r2, #8]
  407622:	4620      	mov	r0, r4
  407624:	bd10      	pop	{r4, pc}
  407626:	4602      	mov	r2, r0
  407628:	e7f7      	b.n	40761a <_calloc_r+0x3e>
  40762a:	2100      	movs	r1, #0
  40762c:	f7fc fd1e 	bl	40406c <memset>
  407630:	4620      	mov	r0, r4
  407632:	bd10      	pop	{r4, pc}
  407634:	f100 0208 	add.w	r2, r0, #8
  407638:	e7ef      	b.n	40761a <_calloc_r+0x3e>
  40763a:	bf00      	nop

0040763c <_malloc_trim_r>:
  40763c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40763e:	4f24      	ldr	r7, [pc, #144]	; (4076d0 <_malloc_trim_r+0x94>)
  407640:	460c      	mov	r4, r1
  407642:	4606      	mov	r6, r0
  407644:	f7ff fb4e 	bl	406ce4 <__malloc_lock>
  407648:	68bb      	ldr	r3, [r7, #8]
  40764a:	685d      	ldr	r5, [r3, #4]
  40764c:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  407650:	310f      	adds	r1, #15
  407652:	f025 0503 	bic.w	r5, r5, #3
  407656:	4429      	add	r1, r5
  407658:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  40765c:	f021 010f 	bic.w	r1, r1, #15
  407660:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  407664:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  407668:	db07      	blt.n	40767a <_malloc_trim_r+0x3e>
  40766a:	2100      	movs	r1, #0
  40766c:	4630      	mov	r0, r6
  40766e:	f7ff fe3f 	bl	4072f0 <_sbrk_r>
  407672:	68bb      	ldr	r3, [r7, #8]
  407674:	442b      	add	r3, r5
  407676:	4298      	cmp	r0, r3
  407678:	d004      	beq.n	407684 <_malloc_trim_r+0x48>
  40767a:	4630      	mov	r0, r6
  40767c:	f7ff fb38 	bl	406cf0 <__malloc_unlock>
  407680:	2000      	movs	r0, #0
  407682:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  407684:	4261      	negs	r1, r4
  407686:	4630      	mov	r0, r6
  407688:	f7ff fe32 	bl	4072f0 <_sbrk_r>
  40768c:	3001      	adds	r0, #1
  40768e:	d00d      	beq.n	4076ac <_malloc_trim_r+0x70>
  407690:	4b10      	ldr	r3, [pc, #64]	; (4076d4 <_malloc_trim_r+0x98>)
  407692:	68ba      	ldr	r2, [r7, #8]
  407694:	6819      	ldr	r1, [r3, #0]
  407696:	1b2d      	subs	r5, r5, r4
  407698:	f045 0501 	orr.w	r5, r5, #1
  40769c:	4630      	mov	r0, r6
  40769e:	1b09      	subs	r1, r1, r4
  4076a0:	6055      	str	r5, [r2, #4]
  4076a2:	6019      	str	r1, [r3, #0]
  4076a4:	f7ff fb24 	bl	406cf0 <__malloc_unlock>
  4076a8:	2001      	movs	r0, #1
  4076aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4076ac:	2100      	movs	r1, #0
  4076ae:	4630      	mov	r0, r6
  4076b0:	f7ff fe1e 	bl	4072f0 <_sbrk_r>
  4076b4:	68ba      	ldr	r2, [r7, #8]
  4076b6:	1a83      	subs	r3, r0, r2
  4076b8:	2b0f      	cmp	r3, #15
  4076ba:	ddde      	ble.n	40767a <_malloc_trim_r+0x3e>
  4076bc:	4c06      	ldr	r4, [pc, #24]	; (4076d8 <_malloc_trim_r+0x9c>)
  4076be:	4905      	ldr	r1, [pc, #20]	; (4076d4 <_malloc_trim_r+0x98>)
  4076c0:	6824      	ldr	r4, [r4, #0]
  4076c2:	f043 0301 	orr.w	r3, r3, #1
  4076c6:	1b00      	subs	r0, r0, r4
  4076c8:	6053      	str	r3, [r2, #4]
  4076ca:	6008      	str	r0, [r1, #0]
  4076cc:	e7d5      	b.n	40767a <_malloc_trim_r+0x3e>
  4076ce:	bf00      	nop
  4076d0:	20400454 	.word	0x20400454
  4076d4:	20400c78 	.word	0x20400c78
  4076d8:	2040085c 	.word	0x2040085c

004076dc <_free_r>:
  4076dc:	2900      	cmp	r1, #0
  4076de:	d044      	beq.n	40776a <_free_r+0x8e>
  4076e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4076e4:	460d      	mov	r5, r1
  4076e6:	4680      	mov	r8, r0
  4076e8:	f7ff fafc 	bl	406ce4 <__malloc_lock>
  4076ec:	f855 7c04 	ldr.w	r7, [r5, #-4]
  4076f0:	4969      	ldr	r1, [pc, #420]	; (407898 <_free_r+0x1bc>)
  4076f2:	f027 0301 	bic.w	r3, r7, #1
  4076f6:	f1a5 0408 	sub.w	r4, r5, #8
  4076fa:	18e2      	adds	r2, r4, r3
  4076fc:	688e      	ldr	r6, [r1, #8]
  4076fe:	6850      	ldr	r0, [r2, #4]
  407700:	42b2      	cmp	r2, r6
  407702:	f020 0003 	bic.w	r0, r0, #3
  407706:	d05e      	beq.n	4077c6 <_free_r+0xea>
  407708:	07fe      	lsls	r6, r7, #31
  40770a:	6050      	str	r0, [r2, #4]
  40770c:	d40b      	bmi.n	407726 <_free_r+0x4a>
  40770e:	f855 7c08 	ldr.w	r7, [r5, #-8]
  407712:	1be4      	subs	r4, r4, r7
  407714:	f101 0e08 	add.w	lr, r1, #8
  407718:	68a5      	ldr	r5, [r4, #8]
  40771a:	4575      	cmp	r5, lr
  40771c:	443b      	add	r3, r7
  40771e:	d06d      	beq.n	4077fc <_free_r+0x120>
  407720:	68e7      	ldr	r7, [r4, #12]
  407722:	60ef      	str	r7, [r5, #12]
  407724:	60bd      	str	r5, [r7, #8]
  407726:	1815      	adds	r5, r2, r0
  407728:	686d      	ldr	r5, [r5, #4]
  40772a:	07ed      	lsls	r5, r5, #31
  40772c:	d53e      	bpl.n	4077ac <_free_r+0xd0>
  40772e:	f043 0201 	orr.w	r2, r3, #1
  407732:	6062      	str	r2, [r4, #4]
  407734:	50e3      	str	r3, [r4, r3]
  407736:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40773a:	d217      	bcs.n	40776c <_free_r+0x90>
  40773c:	08db      	lsrs	r3, r3, #3
  40773e:	1c58      	adds	r0, r3, #1
  407740:	109a      	asrs	r2, r3, #2
  407742:	684d      	ldr	r5, [r1, #4]
  407744:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  407748:	60a7      	str	r7, [r4, #8]
  40774a:	2301      	movs	r3, #1
  40774c:	4093      	lsls	r3, r2
  40774e:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  407752:	432b      	orrs	r3, r5
  407754:	3a08      	subs	r2, #8
  407756:	60e2      	str	r2, [r4, #12]
  407758:	604b      	str	r3, [r1, #4]
  40775a:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  40775e:	60fc      	str	r4, [r7, #12]
  407760:	4640      	mov	r0, r8
  407762:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  407766:	f7ff bac3 	b.w	406cf0 <__malloc_unlock>
  40776a:	4770      	bx	lr
  40776c:	0a5a      	lsrs	r2, r3, #9
  40776e:	2a04      	cmp	r2, #4
  407770:	d852      	bhi.n	407818 <_free_r+0x13c>
  407772:	099a      	lsrs	r2, r3, #6
  407774:	f102 0739 	add.w	r7, r2, #57	; 0x39
  407778:	00ff      	lsls	r7, r7, #3
  40777a:	f102 0538 	add.w	r5, r2, #56	; 0x38
  40777e:	19c8      	adds	r0, r1, r7
  407780:	59ca      	ldr	r2, [r1, r7]
  407782:	3808      	subs	r0, #8
  407784:	4290      	cmp	r0, r2
  407786:	d04f      	beq.n	407828 <_free_r+0x14c>
  407788:	6851      	ldr	r1, [r2, #4]
  40778a:	f021 0103 	bic.w	r1, r1, #3
  40778e:	428b      	cmp	r3, r1
  407790:	d232      	bcs.n	4077f8 <_free_r+0x11c>
  407792:	6892      	ldr	r2, [r2, #8]
  407794:	4290      	cmp	r0, r2
  407796:	d1f7      	bne.n	407788 <_free_r+0xac>
  407798:	68c3      	ldr	r3, [r0, #12]
  40779a:	60a0      	str	r0, [r4, #8]
  40779c:	60e3      	str	r3, [r4, #12]
  40779e:	609c      	str	r4, [r3, #8]
  4077a0:	60c4      	str	r4, [r0, #12]
  4077a2:	4640      	mov	r0, r8
  4077a4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4077a8:	f7ff baa2 	b.w	406cf0 <__malloc_unlock>
  4077ac:	6895      	ldr	r5, [r2, #8]
  4077ae:	4f3b      	ldr	r7, [pc, #236]	; (40789c <_free_r+0x1c0>)
  4077b0:	42bd      	cmp	r5, r7
  4077b2:	4403      	add	r3, r0
  4077b4:	d040      	beq.n	407838 <_free_r+0x15c>
  4077b6:	68d0      	ldr	r0, [r2, #12]
  4077b8:	60e8      	str	r0, [r5, #12]
  4077ba:	f043 0201 	orr.w	r2, r3, #1
  4077be:	6085      	str	r5, [r0, #8]
  4077c0:	6062      	str	r2, [r4, #4]
  4077c2:	50e3      	str	r3, [r4, r3]
  4077c4:	e7b7      	b.n	407736 <_free_r+0x5a>
  4077c6:	07ff      	lsls	r7, r7, #31
  4077c8:	4403      	add	r3, r0
  4077ca:	d407      	bmi.n	4077dc <_free_r+0x100>
  4077cc:	f855 2c08 	ldr.w	r2, [r5, #-8]
  4077d0:	1aa4      	subs	r4, r4, r2
  4077d2:	4413      	add	r3, r2
  4077d4:	68a0      	ldr	r0, [r4, #8]
  4077d6:	68e2      	ldr	r2, [r4, #12]
  4077d8:	60c2      	str	r2, [r0, #12]
  4077da:	6090      	str	r0, [r2, #8]
  4077dc:	4a30      	ldr	r2, [pc, #192]	; (4078a0 <_free_r+0x1c4>)
  4077de:	6812      	ldr	r2, [r2, #0]
  4077e0:	f043 0001 	orr.w	r0, r3, #1
  4077e4:	4293      	cmp	r3, r2
  4077e6:	6060      	str	r0, [r4, #4]
  4077e8:	608c      	str	r4, [r1, #8]
  4077ea:	d3b9      	bcc.n	407760 <_free_r+0x84>
  4077ec:	4b2d      	ldr	r3, [pc, #180]	; (4078a4 <_free_r+0x1c8>)
  4077ee:	4640      	mov	r0, r8
  4077f0:	6819      	ldr	r1, [r3, #0]
  4077f2:	f7ff ff23 	bl	40763c <_malloc_trim_r>
  4077f6:	e7b3      	b.n	407760 <_free_r+0x84>
  4077f8:	4610      	mov	r0, r2
  4077fa:	e7cd      	b.n	407798 <_free_r+0xbc>
  4077fc:	1811      	adds	r1, r2, r0
  4077fe:	6849      	ldr	r1, [r1, #4]
  407800:	07c9      	lsls	r1, r1, #31
  407802:	d444      	bmi.n	40788e <_free_r+0x1b2>
  407804:	6891      	ldr	r1, [r2, #8]
  407806:	68d2      	ldr	r2, [r2, #12]
  407808:	60ca      	str	r2, [r1, #12]
  40780a:	4403      	add	r3, r0
  40780c:	f043 0001 	orr.w	r0, r3, #1
  407810:	6091      	str	r1, [r2, #8]
  407812:	6060      	str	r0, [r4, #4]
  407814:	50e3      	str	r3, [r4, r3]
  407816:	e7a3      	b.n	407760 <_free_r+0x84>
  407818:	2a14      	cmp	r2, #20
  40781a:	d816      	bhi.n	40784a <_free_r+0x16e>
  40781c:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  407820:	00ff      	lsls	r7, r7, #3
  407822:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  407826:	e7aa      	b.n	40777e <_free_r+0xa2>
  407828:	10aa      	asrs	r2, r5, #2
  40782a:	2301      	movs	r3, #1
  40782c:	684d      	ldr	r5, [r1, #4]
  40782e:	4093      	lsls	r3, r2
  407830:	432b      	orrs	r3, r5
  407832:	604b      	str	r3, [r1, #4]
  407834:	4603      	mov	r3, r0
  407836:	e7b0      	b.n	40779a <_free_r+0xbe>
  407838:	f043 0201 	orr.w	r2, r3, #1
  40783c:	614c      	str	r4, [r1, #20]
  40783e:	610c      	str	r4, [r1, #16]
  407840:	60e5      	str	r5, [r4, #12]
  407842:	60a5      	str	r5, [r4, #8]
  407844:	6062      	str	r2, [r4, #4]
  407846:	50e3      	str	r3, [r4, r3]
  407848:	e78a      	b.n	407760 <_free_r+0x84>
  40784a:	2a54      	cmp	r2, #84	; 0x54
  40784c:	d806      	bhi.n	40785c <_free_r+0x180>
  40784e:	0b1a      	lsrs	r2, r3, #12
  407850:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  407854:	00ff      	lsls	r7, r7, #3
  407856:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  40785a:	e790      	b.n	40777e <_free_r+0xa2>
  40785c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  407860:	d806      	bhi.n	407870 <_free_r+0x194>
  407862:	0bda      	lsrs	r2, r3, #15
  407864:	f102 0778 	add.w	r7, r2, #120	; 0x78
  407868:	00ff      	lsls	r7, r7, #3
  40786a:	f102 0577 	add.w	r5, r2, #119	; 0x77
  40786e:	e786      	b.n	40777e <_free_r+0xa2>
  407870:	f240 5054 	movw	r0, #1364	; 0x554
  407874:	4282      	cmp	r2, r0
  407876:	d806      	bhi.n	407886 <_free_r+0x1aa>
  407878:	0c9a      	lsrs	r2, r3, #18
  40787a:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  40787e:	00ff      	lsls	r7, r7, #3
  407880:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  407884:	e77b      	b.n	40777e <_free_r+0xa2>
  407886:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  40788a:	257e      	movs	r5, #126	; 0x7e
  40788c:	e777      	b.n	40777e <_free_r+0xa2>
  40788e:	f043 0101 	orr.w	r1, r3, #1
  407892:	6061      	str	r1, [r4, #4]
  407894:	6013      	str	r3, [r2, #0]
  407896:	e763      	b.n	407760 <_free_r+0x84>
  407898:	20400454 	.word	0x20400454
  40789c:	2040045c 	.word	0x2040045c
  4078a0:	20400860 	.word	0x20400860
  4078a4:	20400ca8 	.word	0x20400ca8

004078a8 <__ascii_mbtowc>:
  4078a8:	b082      	sub	sp, #8
  4078aa:	b149      	cbz	r1, 4078c0 <__ascii_mbtowc+0x18>
  4078ac:	b15a      	cbz	r2, 4078c6 <__ascii_mbtowc+0x1e>
  4078ae:	b16b      	cbz	r3, 4078cc <__ascii_mbtowc+0x24>
  4078b0:	7813      	ldrb	r3, [r2, #0]
  4078b2:	600b      	str	r3, [r1, #0]
  4078b4:	7812      	ldrb	r2, [r2, #0]
  4078b6:	1c10      	adds	r0, r2, #0
  4078b8:	bf18      	it	ne
  4078ba:	2001      	movne	r0, #1
  4078bc:	b002      	add	sp, #8
  4078be:	4770      	bx	lr
  4078c0:	a901      	add	r1, sp, #4
  4078c2:	2a00      	cmp	r2, #0
  4078c4:	d1f3      	bne.n	4078ae <__ascii_mbtowc+0x6>
  4078c6:	4610      	mov	r0, r2
  4078c8:	b002      	add	sp, #8
  4078ca:	4770      	bx	lr
  4078cc:	f06f 0001 	mvn.w	r0, #1
  4078d0:	e7f4      	b.n	4078bc <__ascii_mbtowc+0x14>
  4078d2:	bf00      	nop

004078d4 <memmove>:
  4078d4:	4288      	cmp	r0, r1
  4078d6:	b5f0      	push	{r4, r5, r6, r7, lr}
  4078d8:	d90d      	bls.n	4078f6 <memmove+0x22>
  4078da:	188b      	adds	r3, r1, r2
  4078dc:	4298      	cmp	r0, r3
  4078de:	d20a      	bcs.n	4078f6 <memmove+0x22>
  4078e0:	1884      	adds	r4, r0, r2
  4078e2:	2a00      	cmp	r2, #0
  4078e4:	d051      	beq.n	40798a <memmove+0xb6>
  4078e6:	4622      	mov	r2, r4
  4078e8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  4078ec:	f802 4d01 	strb.w	r4, [r2, #-1]!
  4078f0:	4299      	cmp	r1, r3
  4078f2:	d1f9      	bne.n	4078e8 <memmove+0x14>
  4078f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4078f6:	2a0f      	cmp	r2, #15
  4078f8:	d948      	bls.n	40798c <memmove+0xb8>
  4078fa:	ea41 0300 	orr.w	r3, r1, r0
  4078fe:	079b      	lsls	r3, r3, #30
  407900:	d146      	bne.n	407990 <memmove+0xbc>
  407902:	f100 0410 	add.w	r4, r0, #16
  407906:	f101 0310 	add.w	r3, r1, #16
  40790a:	4615      	mov	r5, r2
  40790c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  407910:	f844 6c10 	str.w	r6, [r4, #-16]
  407914:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  407918:	f844 6c0c 	str.w	r6, [r4, #-12]
  40791c:	f853 6c08 	ldr.w	r6, [r3, #-8]
  407920:	f844 6c08 	str.w	r6, [r4, #-8]
  407924:	3d10      	subs	r5, #16
  407926:	f853 6c04 	ldr.w	r6, [r3, #-4]
  40792a:	f844 6c04 	str.w	r6, [r4, #-4]
  40792e:	2d0f      	cmp	r5, #15
  407930:	f103 0310 	add.w	r3, r3, #16
  407934:	f104 0410 	add.w	r4, r4, #16
  407938:	d8e8      	bhi.n	40790c <memmove+0x38>
  40793a:	f1a2 0310 	sub.w	r3, r2, #16
  40793e:	f023 030f 	bic.w	r3, r3, #15
  407942:	f002 0e0f 	and.w	lr, r2, #15
  407946:	3310      	adds	r3, #16
  407948:	f1be 0f03 	cmp.w	lr, #3
  40794c:	4419      	add	r1, r3
  40794e:	4403      	add	r3, r0
  407950:	d921      	bls.n	407996 <memmove+0xc2>
  407952:	1f1e      	subs	r6, r3, #4
  407954:	460d      	mov	r5, r1
  407956:	4674      	mov	r4, lr
  407958:	3c04      	subs	r4, #4
  40795a:	f855 7b04 	ldr.w	r7, [r5], #4
  40795e:	f846 7f04 	str.w	r7, [r6, #4]!
  407962:	2c03      	cmp	r4, #3
  407964:	d8f8      	bhi.n	407958 <memmove+0x84>
  407966:	f1ae 0404 	sub.w	r4, lr, #4
  40796a:	f024 0403 	bic.w	r4, r4, #3
  40796e:	3404      	adds	r4, #4
  407970:	4421      	add	r1, r4
  407972:	4423      	add	r3, r4
  407974:	f002 0203 	and.w	r2, r2, #3
  407978:	b162      	cbz	r2, 407994 <memmove+0xc0>
  40797a:	3b01      	subs	r3, #1
  40797c:	440a      	add	r2, r1
  40797e:	f811 4b01 	ldrb.w	r4, [r1], #1
  407982:	f803 4f01 	strb.w	r4, [r3, #1]!
  407986:	428a      	cmp	r2, r1
  407988:	d1f9      	bne.n	40797e <memmove+0xaa>
  40798a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40798c:	4603      	mov	r3, r0
  40798e:	e7f3      	b.n	407978 <memmove+0xa4>
  407990:	4603      	mov	r3, r0
  407992:	e7f2      	b.n	40797a <memmove+0xa6>
  407994:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407996:	4672      	mov	r2, lr
  407998:	e7ee      	b.n	407978 <memmove+0xa4>
  40799a:	bf00      	nop

0040799c <_realloc_r>:
  40799c:	2900      	cmp	r1, #0
  40799e:	f000 8095 	beq.w	407acc <_realloc_r+0x130>
  4079a2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4079a6:	460d      	mov	r5, r1
  4079a8:	4616      	mov	r6, r2
  4079aa:	b083      	sub	sp, #12
  4079ac:	4680      	mov	r8, r0
  4079ae:	f106 070b 	add.w	r7, r6, #11
  4079b2:	f7ff f997 	bl	406ce4 <__malloc_lock>
  4079b6:	f855 ec04 	ldr.w	lr, [r5, #-4]
  4079ba:	2f16      	cmp	r7, #22
  4079bc:	f02e 0403 	bic.w	r4, lr, #3
  4079c0:	f1a5 0908 	sub.w	r9, r5, #8
  4079c4:	d83c      	bhi.n	407a40 <_realloc_r+0xa4>
  4079c6:	2210      	movs	r2, #16
  4079c8:	4617      	mov	r7, r2
  4079ca:	42be      	cmp	r6, r7
  4079cc:	d83d      	bhi.n	407a4a <_realloc_r+0xae>
  4079ce:	4294      	cmp	r4, r2
  4079d0:	da43      	bge.n	407a5a <_realloc_r+0xbe>
  4079d2:	4bc4      	ldr	r3, [pc, #784]	; (407ce4 <_realloc_r+0x348>)
  4079d4:	6899      	ldr	r1, [r3, #8]
  4079d6:	eb09 0004 	add.w	r0, r9, r4
  4079da:	4288      	cmp	r0, r1
  4079dc:	f000 80b4 	beq.w	407b48 <_realloc_r+0x1ac>
  4079e0:	6843      	ldr	r3, [r0, #4]
  4079e2:	f023 0101 	bic.w	r1, r3, #1
  4079e6:	4401      	add	r1, r0
  4079e8:	6849      	ldr	r1, [r1, #4]
  4079ea:	07c9      	lsls	r1, r1, #31
  4079ec:	d54c      	bpl.n	407a88 <_realloc_r+0xec>
  4079ee:	f01e 0f01 	tst.w	lr, #1
  4079f2:	f000 809b 	beq.w	407b2c <_realloc_r+0x190>
  4079f6:	4631      	mov	r1, r6
  4079f8:	4640      	mov	r0, r8
  4079fa:	f7fe fdd3 	bl	4065a4 <_malloc_r>
  4079fe:	4606      	mov	r6, r0
  407a00:	2800      	cmp	r0, #0
  407a02:	d03a      	beq.n	407a7a <_realloc_r+0xde>
  407a04:	f855 3c04 	ldr.w	r3, [r5, #-4]
  407a08:	f023 0301 	bic.w	r3, r3, #1
  407a0c:	444b      	add	r3, r9
  407a0e:	f1a0 0208 	sub.w	r2, r0, #8
  407a12:	429a      	cmp	r2, r3
  407a14:	f000 8121 	beq.w	407c5a <_realloc_r+0x2be>
  407a18:	1f22      	subs	r2, r4, #4
  407a1a:	2a24      	cmp	r2, #36	; 0x24
  407a1c:	f200 8107 	bhi.w	407c2e <_realloc_r+0x292>
  407a20:	2a13      	cmp	r2, #19
  407a22:	f200 80db 	bhi.w	407bdc <_realloc_r+0x240>
  407a26:	4603      	mov	r3, r0
  407a28:	462a      	mov	r2, r5
  407a2a:	6811      	ldr	r1, [r2, #0]
  407a2c:	6019      	str	r1, [r3, #0]
  407a2e:	6851      	ldr	r1, [r2, #4]
  407a30:	6059      	str	r1, [r3, #4]
  407a32:	6892      	ldr	r2, [r2, #8]
  407a34:	609a      	str	r2, [r3, #8]
  407a36:	4629      	mov	r1, r5
  407a38:	4640      	mov	r0, r8
  407a3a:	f7ff fe4f 	bl	4076dc <_free_r>
  407a3e:	e01c      	b.n	407a7a <_realloc_r+0xde>
  407a40:	f027 0707 	bic.w	r7, r7, #7
  407a44:	2f00      	cmp	r7, #0
  407a46:	463a      	mov	r2, r7
  407a48:	dabf      	bge.n	4079ca <_realloc_r+0x2e>
  407a4a:	2600      	movs	r6, #0
  407a4c:	230c      	movs	r3, #12
  407a4e:	4630      	mov	r0, r6
  407a50:	f8c8 3000 	str.w	r3, [r8]
  407a54:	b003      	add	sp, #12
  407a56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407a5a:	462e      	mov	r6, r5
  407a5c:	1be3      	subs	r3, r4, r7
  407a5e:	2b0f      	cmp	r3, #15
  407a60:	d81e      	bhi.n	407aa0 <_realloc_r+0x104>
  407a62:	f8d9 3004 	ldr.w	r3, [r9, #4]
  407a66:	f003 0301 	and.w	r3, r3, #1
  407a6a:	4323      	orrs	r3, r4
  407a6c:	444c      	add	r4, r9
  407a6e:	f8c9 3004 	str.w	r3, [r9, #4]
  407a72:	6863      	ldr	r3, [r4, #4]
  407a74:	f043 0301 	orr.w	r3, r3, #1
  407a78:	6063      	str	r3, [r4, #4]
  407a7a:	4640      	mov	r0, r8
  407a7c:	f7ff f938 	bl	406cf0 <__malloc_unlock>
  407a80:	4630      	mov	r0, r6
  407a82:	b003      	add	sp, #12
  407a84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407a88:	f023 0303 	bic.w	r3, r3, #3
  407a8c:	18e1      	adds	r1, r4, r3
  407a8e:	4291      	cmp	r1, r2
  407a90:	db1f      	blt.n	407ad2 <_realloc_r+0x136>
  407a92:	68c3      	ldr	r3, [r0, #12]
  407a94:	6882      	ldr	r2, [r0, #8]
  407a96:	462e      	mov	r6, r5
  407a98:	60d3      	str	r3, [r2, #12]
  407a9a:	460c      	mov	r4, r1
  407a9c:	609a      	str	r2, [r3, #8]
  407a9e:	e7dd      	b.n	407a5c <_realloc_r+0xc0>
  407aa0:	f8d9 2004 	ldr.w	r2, [r9, #4]
  407aa4:	eb09 0107 	add.w	r1, r9, r7
  407aa8:	f002 0201 	and.w	r2, r2, #1
  407aac:	444c      	add	r4, r9
  407aae:	f043 0301 	orr.w	r3, r3, #1
  407ab2:	4317      	orrs	r7, r2
  407ab4:	f8c9 7004 	str.w	r7, [r9, #4]
  407ab8:	604b      	str	r3, [r1, #4]
  407aba:	6863      	ldr	r3, [r4, #4]
  407abc:	f043 0301 	orr.w	r3, r3, #1
  407ac0:	3108      	adds	r1, #8
  407ac2:	6063      	str	r3, [r4, #4]
  407ac4:	4640      	mov	r0, r8
  407ac6:	f7ff fe09 	bl	4076dc <_free_r>
  407aca:	e7d6      	b.n	407a7a <_realloc_r+0xde>
  407acc:	4611      	mov	r1, r2
  407ace:	f7fe bd69 	b.w	4065a4 <_malloc_r>
  407ad2:	f01e 0f01 	tst.w	lr, #1
  407ad6:	d18e      	bne.n	4079f6 <_realloc_r+0x5a>
  407ad8:	f855 1c08 	ldr.w	r1, [r5, #-8]
  407adc:	eba9 0a01 	sub.w	sl, r9, r1
  407ae0:	f8da 1004 	ldr.w	r1, [sl, #4]
  407ae4:	f021 0103 	bic.w	r1, r1, #3
  407ae8:	440b      	add	r3, r1
  407aea:	4423      	add	r3, r4
  407aec:	4293      	cmp	r3, r2
  407aee:	db25      	blt.n	407b3c <_realloc_r+0x1a0>
  407af0:	68c2      	ldr	r2, [r0, #12]
  407af2:	6881      	ldr	r1, [r0, #8]
  407af4:	4656      	mov	r6, sl
  407af6:	60ca      	str	r2, [r1, #12]
  407af8:	6091      	str	r1, [r2, #8]
  407afa:	f8da 100c 	ldr.w	r1, [sl, #12]
  407afe:	f856 0f08 	ldr.w	r0, [r6, #8]!
  407b02:	1f22      	subs	r2, r4, #4
  407b04:	2a24      	cmp	r2, #36	; 0x24
  407b06:	60c1      	str	r1, [r0, #12]
  407b08:	6088      	str	r0, [r1, #8]
  407b0a:	f200 8094 	bhi.w	407c36 <_realloc_r+0x29a>
  407b0e:	2a13      	cmp	r2, #19
  407b10:	d96f      	bls.n	407bf2 <_realloc_r+0x256>
  407b12:	6829      	ldr	r1, [r5, #0]
  407b14:	f8ca 1008 	str.w	r1, [sl, #8]
  407b18:	6869      	ldr	r1, [r5, #4]
  407b1a:	f8ca 100c 	str.w	r1, [sl, #12]
  407b1e:	2a1b      	cmp	r2, #27
  407b20:	f200 80a2 	bhi.w	407c68 <_realloc_r+0x2cc>
  407b24:	3508      	adds	r5, #8
  407b26:	f10a 0210 	add.w	r2, sl, #16
  407b2a:	e063      	b.n	407bf4 <_realloc_r+0x258>
  407b2c:	f855 3c08 	ldr.w	r3, [r5, #-8]
  407b30:	eba9 0a03 	sub.w	sl, r9, r3
  407b34:	f8da 1004 	ldr.w	r1, [sl, #4]
  407b38:	f021 0103 	bic.w	r1, r1, #3
  407b3c:	1863      	adds	r3, r4, r1
  407b3e:	4293      	cmp	r3, r2
  407b40:	f6ff af59 	blt.w	4079f6 <_realloc_r+0x5a>
  407b44:	4656      	mov	r6, sl
  407b46:	e7d8      	b.n	407afa <_realloc_r+0x15e>
  407b48:	6841      	ldr	r1, [r0, #4]
  407b4a:	f021 0b03 	bic.w	fp, r1, #3
  407b4e:	44a3      	add	fp, r4
  407b50:	f107 0010 	add.w	r0, r7, #16
  407b54:	4583      	cmp	fp, r0
  407b56:	da56      	bge.n	407c06 <_realloc_r+0x26a>
  407b58:	f01e 0f01 	tst.w	lr, #1
  407b5c:	f47f af4b 	bne.w	4079f6 <_realloc_r+0x5a>
  407b60:	f855 1c08 	ldr.w	r1, [r5, #-8]
  407b64:	eba9 0a01 	sub.w	sl, r9, r1
  407b68:	f8da 1004 	ldr.w	r1, [sl, #4]
  407b6c:	f021 0103 	bic.w	r1, r1, #3
  407b70:	448b      	add	fp, r1
  407b72:	4558      	cmp	r0, fp
  407b74:	dce2      	bgt.n	407b3c <_realloc_r+0x1a0>
  407b76:	4656      	mov	r6, sl
  407b78:	f8da 100c 	ldr.w	r1, [sl, #12]
  407b7c:	f856 0f08 	ldr.w	r0, [r6, #8]!
  407b80:	1f22      	subs	r2, r4, #4
  407b82:	2a24      	cmp	r2, #36	; 0x24
  407b84:	60c1      	str	r1, [r0, #12]
  407b86:	6088      	str	r0, [r1, #8]
  407b88:	f200 808f 	bhi.w	407caa <_realloc_r+0x30e>
  407b8c:	2a13      	cmp	r2, #19
  407b8e:	f240 808a 	bls.w	407ca6 <_realloc_r+0x30a>
  407b92:	6829      	ldr	r1, [r5, #0]
  407b94:	f8ca 1008 	str.w	r1, [sl, #8]
  407b98:	6869      	ldr	r1, [r5, #4]
  407b9a:	f8ca 100c 	str.w	r1, [sl, #12]
  407b9e:	2a1b      	cmp	r2, #27
  407ba0:	f200 808a 	bhi.w	407cb8 <_realloc_r+0x31c>
  407ba4:	3508      	adds	r5, #8
  407ba6:	f10a 0210 	add.w	r2, sl, #16
  407baa:	6829      	ldr	r1, [r5, #0]
  407bac:	6011      	str	r1, [r2, #0]
  407bae:	6869      	ldr	r1, [r5, #4]
  407bb0:	6051      	str	r1, [r2, #4]
  407bb2:	68a9      	ldr	r1, [r5, #8]
  407bb4:	6091      	str	r1, [r2, #8]
  407bb6:	eb0a 0107 	add.w	r1, sl, r7
  407bba:	ebab 0207 	sub.w	r2, fp, r7
  407bbe:	f042 0201 	orr.w	r2, r2, #1
  407bc2:	6099      	str	r1, [r3, #8]
  407bc4:	604a      	str	r2, [r1, #4]
  407bc6:	f8da 3004 	ldr.w	r3, [sl, #4]
  407bca:	f003 0301 	and.w	r3, r3, #1
  407bce:	431f      	orrs	r7, r3
  407bd0:	4640      	mov	r0, r8
  407bd2:	f8ca 7004 	str.w	r7, [sl, #4]
  407bd6:	f7ff f88b 	bl	406cf0 <__malloc_unlock>
  407bda:	e751      	b.n	407a80 <_realloc_r+0xe4>
  407bdc:	682b      	ldr	r3, [r5, #0]
  407bde:	6003      	str	r3, [r0, #0]
  407be0:	686b      	ldr	r3, [r5, #4]
  407be2:	6043      	str	r3, [r0, #4]
  407be4:	2a1b      	cmp	r2, #27
  407be6:	d82d      	bhi.n	407c44 <_realloc_r+0x2a8>
  407be8:	f100 0308 	add.w	r3, r0, #8
  407bec:	f105 0208 	add.w	r2, r5, #8
  407bf0:	e71b      	b.n	407a2a <_realloc_r+0x8e>
  407bf2:	4632      	mov	r2, r6
  407bf4:	6829      	ldr	r1, [r5, #0]
  407bf6:	6011      	str	r1, [r2, #0]
  407bf8:	6869      	ldr	r1, [r5, #4]
  407bfa:	6051      	str	r1, [r2, #4]
  407bfc:	68a9      	ldr	r1, [r5, #8]
  407bfe:	6091      	str	r1, [r2, #8]
  407c00:	461c      	mov	r4, r3
  407c02:	46d1      	mov	r9, sl
  407c04:	e72a      	b.n	407a5c <_realloc_r+0xc0>
  407c06:	eb09 0107 	add.w	r1, r9, r7
  407c0a:	ebab 0b07 	sub.w	fp, fp, r7
  407c0e:	f04b 0201 	orr.w	r2, fp, #1
  407c12:	6099      	str	r1, [r3, #8]
  407c14:	604a      	str	r2, [r1, #4]
  407c16:	f855 3c04 	ldr.w	r3, [r5, #-4]
  407c1a:	f003 0301 	and.w	r3, r3, #1
  407c1e:	431f      	orrs	r7, r3
  407c20:	4640      	mov	r0, r8
  407c22:	f845 7c04 	str.w	r7, [r5, #-4]
  407c26:	f7ff f863 	bl	406cf0 <__malloc_unlock>
  407c2a:	462e      	mov	r6, r5
  407c2c:	e728      	b.n	407a80 <_realloc_r+0xe4>
  407c2e:	4629      	mov	r1, r5
  407c30:	f7ff fe50 	bl	4078d4 <memmove>
  407c34:	e6ff      	b.n	407a36 <_realloc_r+0x9a>
  407c36:	4629      	mov	r1, r5
  407c38:	4630      	mov	r0, r6
  407c3a:	461c      	mov	r4, r3
  407c3c:	46d1      	mov	r9, sl
  407c3e:	f7ff fe49 	bl	4078d4 <memmove>
  407c42:	e70b      	b.n	407a5c <_realloc_r+0xc0>
  407c44:	68ab      	ldr	r3, [r5, #8]
  407c46:	6083      	str	r3, [r0, #8]
  407c48:	68eb      	ldr	r3, [r5, #12]
  407c4a:	60c3      	str	r3, [r0, #12]
  407c4c:	2a24      	cmp	r2, #36	; 0x24
  407c4e:	d017      	beq.n	407c80 <_realloc_r+0x2e4>
  407c50:	f100 0310 	add.w	r3, r0, #16
  407c54:	f105 0210 	add.w	r2, r5, #16
  407c58:	e6e7      	b.n	407a2a <_realloc_r+0x8e>
  407c5a:	f850 3c04 	ldr.w	r3, [r0, #-4]
  407c5e:	f023 0303 	bic.w	r3, r3, #3
  407c62:	441c      	add	r4, r3
  407c64:	462e      	mov	r6, r5
  407c66:	e6f9      	b.n	407a5c <_realloc_r+0xc0>
  407c68:	68a9      	ldr	r1, [r5, #8]
  407c6a:	f8ca 1010 	str.w	r1, [sl, #16]
  407c6e:	68e9      	ldr	r1, [r5, #12]
  407c70:	f8ca 1014 	str.w	r1, [sl, #20]
  407c74:	2a24      	cmp	r2, #36	; 0x24
  407c76:	d00c      	beq.n	407c92 <_realloc_r+0x2f6>
  407c78:	3510      	adds	r5, #16
  407c7a:	f10a 0218 	add.w	r2, sl, #24
  407c7e:	e7b9      	b.n	407bf4 <_realloc_r+0x258>
  407c80:	692b      	ldr	r3, [r5, #16]
  407c82:	6103      	str	r3, [r0, #16]
  407c84:	696b      	ldr	r3, [r5, #20]
  407c86:	6143      	str	r3, [r0, #20]
  407c88:	f105 0218 	add.w	r2, r5, #24
  407c8c:	f100 0318 	add.w	r3, r0, #24
  407c90:	e6cb      	b.n	407a2a <_realloc_r+0x8e>
  407c92:	692a      	ldr	r2, [r5, #16]
  407c94:	f8ca 2018 	str.w	r2, [sl, #24]
  407c98:	696a      	ldr	r2, [r5, #20]
  407c9a:	f8ca 201c 	str.w	r2, [sl, #28]
  407c9e:	3518      	adds	r5, #24
  407ca0:	f10a 0220 	add.w	r2, sl, #32
  407ca4:	e7a6      	b.n	407bf4 <_realloc_r+0x258>
  407ca6:	4632      	mov	r2, r6
  407ca8:	e77f      	b.n	407baa <_realloc_r+0x20e>
  407caa:	4629      	mov	r1, r5
  407cac:	4630      	mov	r0, r6
  407cae:	9301      	str	r3, [sp, #4]
  407cb0:	f7ff fe10 	bl	4078d4 <memmove>
  407cb4:	9b01      	ldr	r3, [sp, #4]
  407cb6:	e77e      	b.n	407bb6 <_realloc_r+0x21a>
  407cb8:	68a9      	ldr	r1, [r5, #8]
  407cba:	f8ca 1010 	str.w	r1, [sl, #16]
  407cbe:	68e9      	ldr	r1, [r5, #12]
  407cc0:	f8ca 1014 	str.w	r1, [sl, #20]
  407cc4:	2a24      	cmp	r2, #36	; 0x24
  407cc6:	d003      	beq.n	407cd0 <_realloc_r+0x334>
  407cc8:	3510      	adds	r5, #16
  407cca:	f10a 0218 	add.w	r2, sl, #24
  407cce:	e76c      	b.n	407baa <_realloc_r+0x20e>
  407cd0:	692a      	ldr	r2, [r5, #16]
  407cd2:	f8ca 2018 	str.w	r2, [sl, #24]
  407cd6:	696a      	ldr	r2, [r5, #20]
  407cd8:	f8ca 201c 	str.w	r2, [sl, #28]
  407cdc:	3518      	adds	r5, #24
  407cde:	f10a 0220 	add.w	r2, sl, #32
  407ce2:	e762      	b.n	407baa <_realloc_r+0x20e>
  407ce4:	20400454 	.word	0x20400454

00407ce8 <__ascii_wctomb>:
  407ce8:	b121      	cbz	r1, 407cf4 <__ascii_wctomb+0xc>
  407cea:	2aff      	cmp	r2, #255	; 0xff
  407cec:	d804      	bhi.n	407cf8 <__ascii_wctomb+0x10>
  407cee:	700a      	strb	r2, [r1, #0]
  407cf0:	2001      	movs	r0, #1
  407cf2:	4770      	bx	lr
  407cf4:	4608      	mov	r0, r1
  407cf6:	4770      	bx	lr
  407cf8:	238a      	movs	r3, #138	; 0x8a
  407cfa:	6003      	str	r3, [r0, #0]
  407cfc:	f04f 30ff 	mov.w	r0, #4294967295
  407d00:	4770      	bx	lr
  407d02:	bf00      	nop

00407d04 <__aeabi_drsub>:
  407d04:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  407d08:	e002      	b.n	407d10 <__adddf3>
  407d0a:	bf00      	nop

00407d0c <__aeabi_dsub>:
  407d0c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00407d10 <__adddf3>:
  407d10:	b530      	push	{r4, r5, lr}
  407d12:	ea4f 0441 	mov.w	r4, r1, lsl #1
  407d16:	ea4f 0543 	mov.w	r5, r3, lsl #1
  407d1a:	ea94 0f05 	teq	r4, r5
  407d1e:	bf08      	it	eq
  407d20:	ea90 0f02 	teqeq	r0, r2
  407d24:	bf1f      	itttt	ne
  407d26:	ea54 0c00 	orrsne.w	ip, r4, r0
  407d2a:	ea55 0c02 	orrsne.w	ip, r5, r2
  407d2e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  407d32:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  407d36:	f000 80e2 	beq.w	407efe <__adddf3+0x1ee>
  407d3a:	ea4f 5454 	mov.w	r4, r4, lsr #21
  407d3e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  407d42:	bfb8      	it	lt
  407d44:	426d      	neglt	r5, r5
  407d46:	dd0c      	ble.n	407d62 <__adddf3+0x52>
  407d48:	442c      	add	r4, r5
  407d4a:	ea80 0202 	eor.w	r2, r0, r2
  407d4e:	ea81 0303 	eor.w	r3, r1, r3
  407d52:	ea82 0000 	eor.w	r0, r2, r0
  407d56:	ea83 0101 	eor.w	r1, r3, r1
  407d5a:	ea80 0202 	eor.w	r2, r0, r2
  407d5e:	ea81 0303 	eor.w	r3, r1, r3
  407d62:	2d36      	cmp	r5, #54	; 0x36
  407d64:	bf88      	it	hi
  407d66:	bd30      	pophi	{r4, r5, pc}
  407d68:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  407d6c:	ea4f 3101 	mov.w	r1, r1, lsl #12
  407d70:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  407d74:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  407d78:	d002      	beq.n	407d80 <__adddf3+0x70>
  407d7a:	4240      	negs	r0, r0
  407d7c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  407d80:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  407d84:	ea4f 3303 	mov.w	r3, r3, lsl #12
  407d88:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  407d8c:	d002      	beq.n	407d94 <__adddf3+0x84>
  407d8e:	4252      	negs	r2, r2
  407d90:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  407d94:	ea94 0f05 	teq	r4, r5
  407d98:	f000 80a7 	beq.w	407eea <__adddf3+0x1da>
  407d9c:	f1a4 0401 	sub.w	r4, r4, #1
  407da0:	f1d5 0e20 	rsbs	lr, r5, #32
  407da4:	db0d      	blt.n	407dc2 <__adddf3+0xb2>
  407da6:	fa02 fc0e 	lsl.w	ip, r2, lr
  407daa:	fa22 f205 	lsr.w	r2, r2, r5
  407dae:	1880      	adds	r0, r0, r2
  407db0:	f141 0100 	adc.w	r1, r1, #0
  407db4:	fa03 f20e 	lsl.w	r2, r3, lr
  407db8:	1880      	adds	r0, r0, r2
  407dba:	fa43 f305 	asr.w	r3, r3, r5
  407dbe:	4159      	adcs	r1, r3
  407dc0:	e00e      	b.n	407de0 <__adddf3+0xd0>
  407dc2:	f1a5 0520 	sub.w	r5, r5, #32
  407dc6:	f10e 0e20 	add.w	lr, lr, #32
  407dca:	2a01      	cmp	r2, #1
  407dcc:	fa03 fc0e 	lsl.w	ip, r3, lr
  407dd0:	bf28      	it	cs
  407dd2:	f04c 0c02 	orrcs.w	ip, ip, #2
  407dd6:	fa43 f305 	asr.w	r3, r3, r5
  407dda:	18c0      	adds	r0, r0, r3
  407ddc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  407de0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  407de4:	d507      	bpl.n	407df6 <__adddf3+0xe6>
  407de6:	f04f 0e00 	mov.w	lr, #0
  407dea:	f1dc 0c00 	rsbs	ip, ip, #0
  407dee:	eb7e 0000 	sbcs.w	r0, lr, r0
  407df2:	eb6e 0101 	sbc.w	r1, lr, r1
  407df6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  407dfa:	d31b      	bcc.n	407e34 <__adddf3+0x124>
  407dfc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  407e00:	d30c      	bcc.n	407e1c <__adddf3+0x10c>
  407e02:	0849      	lsrs	r1, r1, #1
  407e04:	ea5f 0030 	movs.w	r0, r0, rrx
  407e08:	ea4f 0c3c 	mov.w	ip, ip, rrx
  407e0c:	f104 0401 	add.w	r4, r4, #1
  407e10:	ea4f 5244 	mov.w	r2, r4, lsl #21
  407e14:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  407e18:	f080 809a 	bcs.w	407f50 <__adddf3+0x240>
  407e1c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  407e20:	bf08      	it	eq
  407e22:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  407e26:	f150 0000 	adcs.w	r0, r0, #0
  407e2a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  407e2e:	ea41 0105 	orr.w	r1, r1, r5
  407e32:	bd30      	pop	{r4, r5, pc}
  407e34:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  407e38:	4140      	adcs	r0, r0
  407e3a:	eb41 0101 	adc.w	r1, r1, r1
  407e3e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  407e42:	f1a4 0401 	sub.w	r4, r4, #1
  407e46:	d1e9      	bne.n	407e1c <__adddf3+0x10c>
  407e48:	f091 0f00 	teq	r1, #0
  407e4c:	bf04      	itt	eq
  407e4e:	4601      	moveq	r1, r0
  407e50:	2000      	moveq	r0, #0
  407e52:	fab1 f381 	clz	r3, r1
  407e56:	bf08      	it	eq
  407e58:	3320      	addeq	r3, #32
  407e5a:	f1a3 030b 	sub.w	r3, r3, #11
  407e5e:	f1b3 0220 	subs.w	r2, r3, #32
  407e62:	da0c      	bge.n	407e7e <__adddf3+0x16e>
  407e64:	320c      	adds	r2, #12
  407e66:	dd08      	ble.n	407e7a <__adddf3+0x16a>
  407e68:	f102 0c14 	add.w	ip, r2, #20
  407e6c:	f1c2 020c 	rsb	r2, r2, #12
  407e70:	fa01 f00c 	lsl.w	r0, r1, ip
  407e74:	fa21 f102 	lsr.w	r1, r1, r2
  407e78:	e00c      	b.n	407e94 <__adddf3+0x184>
  407e7a:	f102 0214 	add.w	r2, r2, #20
  407e7e:	bfd8      	it	le
  407e80:	f1c2 0c20 	rsble	ip, r2, #32
  407e84:	fa01 f102 	lsl.w	r1, r1, r2
  407e88:	fa20 fc0c 	lsr.w	ip, r0, ip
  407e8c:	bfdc      	itt	le
  407e8e:	ea41 010c 	orrle.w	r1, r1, ip
  407e92:	4090      	lslle	r0, r2
  407e94:	1ae4      	subs	r4, r4, r3
  407e96:	bfa2      	ittt	ge
  407e98:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  407e9c:	4329      	orrge	r1, r5
  407e9e:	bd30      	popge	{r4, r5, pc}
  407ea0:	ea6f 0404 	mvn.w	r4, r4
  407ea4:	3c1f      	subs	r4, #31
  407ea6:	da1c      	bge.n	407ee2 <__adddf3+0x1d2>
  407ea8:	340c      	adds	r4, #12
  407eaa:	dc0e      	bgt.n	407eca <__adddf3+0x1ba>
  407eac:	f104 0414 	add.w	r4, r4, #20
  407eb0:	f1c4 0220 	rsb	r2, r4, #32
  407eb4:	fa20 f004 	lsr.w	r0, r0, r4
  407eb8:	fa01 f302 	lsl.w	r3, r1, r2
  407ebc:	ea40 0003 	orr.w	r0, r0, r3
  407ec0:	fa21 f304 	lsr.w	r3, r1, r4
  407ec4:	ea45 0103 	orr.w	r1, r5, r3
  407ec8:	bd30      	pop	{r4, r5, pc}
  407eca:	f1c4 040c 	rsb	r4, r4, #12
  407ece:	f1c4 0220 	rsb	r2, r4, #32
  407ed2:	fa20 f002 	lsr.w	r0, r0, r2
  407ed6:	fa01 f304 	lsl.w	r3, r1, r4
  407eda:	ea40 0003 	orr.w	r0, r0, r3
  407ede:	4629      	mov	r1, r5
  407ee0:	bd30      	pop	{r4, r5, pc}
  407ee2:	fa21 f004 	lsr.w	r0, r1, r4
  407ee6:	4629      	mov	r1, r5
  407ee8:	bd30      	pop	{r4, r5, pc}
  407eea:	f094 0f00 	teq	r4, #0
  407eee:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  407ef2:	bf06      	itte	eq
  407ef4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  407ef8:	3401      	addeq	r4, #1
  407efa:	3d01      	subne	r5, #1
  407efc:	e74e      	b.n	407d9c <__adddf3+0x8c>
  407efe:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  407f02:	bf18      	it	ne
  407f04:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  407f08:	d029      	beq.n	407f5e <__adddf3+0x24e>
  407f0a:	ea94 0f05 	teq	r4, r5
  407f0e:	bf08      	it	eq
  407f10:	ea90 0f02 	teqeq	r0, r2
  407f14:	d005      	beq.n	407f22 <__adddf3+0x212>
  407f16:	ea54 0c00 	orrs.w	ip, r4, r0
  407f1a:	bf04      	itt	eq
  407f1c:	4619      	moveq	r1, r3
  407f1e:	4610      	moveq	r0, r2
  407f20:	bd30      	pop	{r4, r5, pc}
  407f22:	ea91 0f03 	teq	r1, r3
  407f26:	bf1e      	ittt	ne
  407f28:	2100      	movne	r1, #0
  407f2a:	2000      	movne	r0, #0
  407f2c:	bd30      	popne	{r4, r5, pc}
  407f2e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  407f32:	d105      	bne.n	407f40 <__adddf3+0x230>
  407f34:	0040      	lsls	r0, r0, #1
  407f36:	4149      	adcs	r1, r1
  407f38:	bf28      	it	cs
  407f3a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  407f3e:	bd30      	pop	{r4, r5, pc}
  407f40:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  407f44:	bf3c      	itt	cc
  407f46:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  407f4a:	bd30      	popcc	{r4, r5, pc}
  407f4c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  407f50:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  407f54:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  407f58:	f04f 0000 	mov.w	r0, #0
  407f5c:	bd30      	pop	{r4, r5, pc}
  407f5e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  407f62:	bf1a      	itte	ne
  407f64:	4619      	movne	r1, r3
  407f66:	4610      	movne	r0, r2
  407f68:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  407f6c:	bf1c      	itt	ne
  407f6e:	460b      	movne	r3, r1
  407f70:	4602      	movne	r2, r0
  407f72:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  407f76:	bf06      	itte	eq
  407f78:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  407f7c:	ea91 0f03 	teqeq	r1, r3
  407f80:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  407f84:	bd30      	pop	{r4, r5, pc}
  407f86:	bf00      	nop

00407f88 <__aeabi_ui2d>:
  407f88:	f090 0f00 	teq	r0, #0
  407f8c:	bf04      	itt	eq
  407f8e:	2100      	moveq	r1, #0
  407f90:	4770      	bxeq	lr
  407f92:	b530      	push	{r4, r5, lr}
  407f94:	f44f 6480 	mov.w	r4, #1024	; 0x400
  407f98:	f104 0432 	add.w	r4, r4, #50	; 0x32
  407f9c:	f04f 0500 	mov.w	r5, #0
  407fa0:	f04f 0100 	mov.w	r1, #0
  407fa4:	e750      	b.n	407e48 <__adddf3+0x138>
  407fa6:	bf00      	nop

00407fa8 <__aeabi_i2d>:
  407fa8:	f090 0f00 	teq	r0, #0
  407fac:	bf04      	itt	eq
  407fae:	2100      	moveq	r1, #0
  407fb0:	4770      	bxeq	lr
  407fb2:	b530      	push	{r4, r5, lr}
  407fb4:	f44f 6480 	mov.w	r4, #1024	; 0x400
  407fb8:	f104 0432 	add.w	r4, r4, #50	; 0x32
  407fbc:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  407fc0:	bf48      	it	mi
  407fc2:	4240      	negmi	r0, r0
  407fc4:	f04f 0100 	mov.w	r1, #0
  407fc8:	e73e      	b.n	407e48 <__adddf3+0x138>
  407fca:	bf00      	nop

00407fcc <__aeabi_f2d>:
  407fcc:	0042      	lsls	r2, r0, #1
  407fce:	ea4f 01e2 	mov.w	r1, r2, asr #3
  407fd2:	ea4f 0131 	mov.w	r1, r1, rrx
  407fd6:	ea4f 7002 	mov.w	r0, r2, lsl #28
  407fda:	bf1f      	itttt	ne
  407fdc:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  407fe0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  407fe4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  407fe8:	4770      	bxne	lr
  407fea:	f092 0f00 	teq	r2, #0
  407fee:	bf14      	ite	ne
  407ff0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  407ff4:	4770      	bxeq	lr
  407ff6:	b530      	push	{r4, r5, lr}
  407ff8:	f44f 7460 	mov.w	r4, #896	; 0x380
  407ffc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  408000:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  408004:	e720      	b.n	407e48 <__adddf3+0x138>
  408006:	bf00      	nop

00408008 <__aeabi_ul2d>:
  408008:	ea50 0201 	orrs.w	r2, r0, r1
  40800c:	bf08      	it	eq
  40800e:	4770      	bxeq	lr
  408010:	b530      	push	{r4, r5, lr}
  408012:	f04f 0500 	mov.w	r5, #0
  408016:	e00a      	b.n	40802e <__aeabi_l2d+0x16>

00408018 <__aeabi_l2d>:
  408018:	ea50 0201 	orrs.w	r2, r0, r1
  40801c:	bf08      	it	eq
  40801e:	4770      	bxeq	lr
  408020:	b530      	push	{r4, r5, lr}
  408022:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  408026:	d502      	bpl.n	40802e <__aeabi_l2d+0x16>
  408028:	4240      	negs	r0, r0
  40802a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40802e:	f44f 6480 	mov.w	r4, #1024	; 0x400
  408032:	f104 0432 	add.w	r4, r4, #50	; 0x32
  408036:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  40803a:	f43f aedc 	beq.w	407df6 <__adddf3+0xe6>
  40803e:	f04f 0203 	mov.w	r2, #3
  408042:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  408046:	bf18      	it	ne
  408048:	3203      	addne	r2, #3
  40804a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40804e:	bf18      	it	ne
  408050:	3203      	addne	r2, #3
  408052:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  408056:	f1c2 0320 	rsb	r3, r2, #32
  40805a:	fa00 fc03 	lsl.w	ip, r0, r3
  40805e:	fa20 f002 	lsr.w	r0, r0, r2
  408062:	fa01 fe03 	lsl.w	lr, r1, r3
  408066:	ea40 000e 	orr.w	r0, r0, lr
  40806a:	fa21 f102 	lsr.w	r1, r1, r2
  40806e:	4414      	add	r4, r2
  408070:	e6c1      	b.n	407df6 <__adddf3+0xe6>
  408072:	bf00      	nop

00408074 <__aeabi_dmul>:
  408074:	b570      	push	{r4, r5, r6, lr}
  408076:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40807a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40807e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  408082:	bf1d      	ittte	ne
  408084:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  408088:	ea94 0f0c 	teqne	r4, ip
  40808c:	ea95 0f0c 	teqne	r5, ip
  408090:	f000 f8de 	bleq	408250 <__aeabi_dmul+0x1dc>
  408094:	442c      	add	r4, r5
  408096:	ea81 0603 	eor.w	r6, r1, r3
  40809a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  40809e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  4080a2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  4080a6:	bf18      	it	ne
  4080a8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  4080ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4080b0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4080b4:	d038      	beq.n	408128 <__aeabi_dmul+0xb4>
  4080b6:	fba0 ce02 	umull	ip, lr, r0, r2
  4080ba:	f04f 0500 	mov.w	r5, #0
  4080be:	fbe1 e502 	umlal	lr, r5, r1, r2
  4080c2:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  4080c6:	fbe0 e503 	umlal	lr, r5, r0, r3
  4080ca:	f04f 0600 	mov.w	r6, #0
  4080ce:	fbe1 5603 	umlal	r5, r6, r1, r3
  4080d2:	f09c 0f00 	teq	ip, #0
  4080d6:	bf18      	it	ne
  4080d8:	f04e 0e01 	orrne.w	lr, lr, #1
  4080dc:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  4080e0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  4080e4:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  4080e8:	d204      	bcs.n	4080f4 <__aeabi_dmul+0x80>
  4080ea:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  4080ee:	416d      	adcs	r5, r5
  4080f0:	eb46 0606 	adc.w	r6, r6, r6
  4080f4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  4080f8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  4080fc:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  408100:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  408104:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  408108:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40810c:	bf88      	it	hi
  40810e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  408112:	d81e      	bhi.n	408152 <__aeabi_dmul+0xde>
  408114:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  408118:	bf08      	it	eq
  40811a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  40811e:	f150 0000 	adcs.w	r0, r0, #0
  408122:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  408126:	bd70      	pop	{r4, r5, r6, pc}
  408128:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  40812c:	ea46 0101 	orr.w	r1, r6, r1
  408130:	ea40 0002 	orr.w	r0, r0, r2
  408134:	ea81 0103 	eor.w	r1, r1, r3
  408138:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  40813c:	bfc2      	ittt	gt
  40813e:	ebd4 050c 	rsbsgt	r5, r4, ip
  408142:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  408146:	bd70      	popgt	{r4, r5, r6, pc}
  408148:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40814c:	f04f 0e00 	mov.w	lr, #0
  408150:	3c01      	subs	r4, #1
  408152:	f300 80ab 	bgt.w	4082ac <__aeabi_dmul+0x238>
  408156:	f114 0f36 	cmn.w	r4, #54	; 0x36
  40815a:	bfde      	ittt	le
  40815c:	2000      	movle	r0, #0
  40815e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  408162:	bd70      	pople	{r4, r5, r6, pc}
  408164:	f1c4 0400 	rsb	r4, r4, #0
  408168:	3c20      	subs	r4, #32
  40816a:	da35      	bge.n	4081d8 <__aeabi_dmul+0x164>
  40816c:	340c      	adds	r4, #12
  40816e:	dc1b      	bgt.n	4081a8 <__aeabi_dmul+0x134>
  408170:	f104 0414 	add.w	r4, r4, #20
  408174:	f1c4 0520 	rsb	r5, r4, #32
  408178:	fa00 f305 	lsl.w	r3, r0, r5
  40817c:	fa20 f004 	lsr.w	r0, r0, r4
  408180:	fa01 f205 	lsl.w	r2, r1, r5
  408184:	ea40 0002 	orr.w	r0, r0, r2
  408188:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  40818c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  408190:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  408194:	fa21 f604 	lsr.w	r6, r1, r4
  408198:	eb42 0106 	adc.w	r1, r2, r6
  40819c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4081a0:	bf08      	it	eq
  4081a2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4081a6:	bd70      	pop	{r4, r5, r6, pc}
  4081a8:	f1c4 040c 	rsb	r4, r4, #12
  4081ac:	f1c4 0520 	rsb	r5, r4, #32
  4081b0:	fa00 f304 	lsl.w	r3, r0, r4
  4081b4:	fa20 f005 	lsr.w	r0, r0, r5
  4081b8:	fa01 f204 	lsl.w	r2, r1, r4
  4081bc:	ea40 0002 	orr.w	r0, r0, r2
  4081c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4081c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4081c8:	f141 0100 	adc.w	r1, r1, #0
  4081cc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4081d0:	bf08      	it	eq
  4081d2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4081d6:	bd70      	pop	{r4, r5, r6, pc}
  4081d8:	f1c4 0520 	rsb	r5, r4, #32
  4081dc:	fa00 f205 	lsl.w	r2, r0, r5
  4081e0:	ea4e 0e02 	orr.w	lr, lr, r2
  4081e4:	fa20 f304 	lsr.w	r3, r0, r4
  4081e8:	fa01 f205 	lsl.w	r2, r1, r5
  4081ec:	ea43 0302 	orr.w	r3, r3, r2
  4081f0:	fa21 f004 	lsr.w	r0, r1, r4
  4081f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4081f8:	fa21 f204 	lsr.w	r2, r1, r4
  4081fc:	ea20 0002 	bic.w	r0, r0, r2
  408200:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  408204:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  408208:	bf08      	it	eq
  40820a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40820e:	bd70      	pop	{r4, r5, r6, pc}
  408210:	f094 0f00 	teq	r4, #0
  408214:	d10f      	bne.n	408236 <__aeabi_dmul+0x1c2>
  408216:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  40821a:	0040      	lsls	r0, r0, #1
  40821c:	eb41 0101 	adc.w	r1, r1, r1
  408220:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  408224:	bf08      	it	eq
  408226:	3c01      	subeq	r4, #1
  408228:	d0f7      	beq.n	40821a <__aeabi_dmul+0x1a6>
  40822a:	ea41 0106 	orr.w	r1, r1, r6
  40822e:	f095 0f00 	teq	r5, #0
  408232:	bf18      	it	ne
  408234:	4770      	bxne	lr
  408236:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  40823a:	0052      	lsls	r2, r2, #1
  40823c:	eb43 0303 	adc.w	r3, r3, r3
  408240:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  408244:	bf08      	it	eq
  408246:	3d01      	subeq	r5, #1
  408248:	d0f7      	beq.n	40823a <__aeabi_dmul+0x1c6>
  40824a:	ea43 0306 	orr.w	r3, r3, r6
  40824e:	4770      	bx	lr
  408250:	ea94 0f0c 	teq	r4, ip
  408254:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  408258:	bf18      	it	ne
  40825a:	ea95 0f0c 	teqne	r5, ip
  40825e:	d00c      	beq.n	40827a <__aeabi_dmul+0x206>
  408260:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  408264:	bf18      	it	ne
  408266:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40826a:	d1d1      	bne.n	408210 <__aeabi_dmul+0x19c>
  40826c:	ea81 0103 	eor.w	r1, r1, r3
  408270:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  408274:	f04f 0000 	mov.w	r0, #0
  408278:	bd70      	pop	{r4, r5, r6, pc}
  40827a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40827e:	bf06      	itte	eq
  408280:	4610      	moveq	r0, r2
  408282:	4619      	moveq	r1, r3
  408284:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  408288:	d019      	beq.n	4082be <__aeabi_dmul+0x24a>
  40828a:	ea94 0f0c 	teq	r4, ip
  40828e:	d102      	bne.n	408296 <__aeabi_dmul+0x222>
  408290:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  408294:	d113      	bne.n	4082be <__aeabi_dmul+0x24a>
  408296:	ea95 0f0c 	teq	r5, ip
  40829a:	d105      	bne.n	4082a8 <__aeabi_dmul+0x234>
  40829c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  4082a0:	bf1c      	itt	ne
  4082a2:	4610      	movne	r0, r2
  4082a4:	4619      	movne	r1, r3
  4082a6:	d10a      	bne.n	4082be <__aeabi_dmul+0x24a>
  4082a8:	ea81 0103 	eor.w	r1, r1, r3
  4082ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4082b0:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4082b4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4082b8:	f04f 0000 	mov.w	r0, #0
  4082bc:	bd70      	pop	{r4, r5, r6, pc}
  4082be:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4082c2:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  4082c6:	bd70      	pop	{r4, r5, r6, pc}

004082c8 <__aeabi_ddiv>:
  4082c8:	b570      	push	{r4, r5, r6, lr}
  4082ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4082ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4082d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4082d6:	bf1d      	ittte	ne
  4082d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4082dc:	ea94 0f0c 	teqne	r4, ip
  4082e0:	ea95 0f0c 	teqne	r5, ip
  4082e4:	f000 f8a7 	bleq	408436 <__aeabi_ddiv+0x16e>
  4082e8:	eba4 0405 	sub.w	r4, r4, r5
  4082ec:	ea81 0e03 	eor.w	lr, r1, r3
  4082f0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4082f4:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4082f8:	f000 8088 	beq.w	40840c <__aeabi_ddiv+0x144>
  4082fc:	ea4f 3303 	mov.w	r3, r3, lsl #12
  408300:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  408304:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  408308:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  40830c:	ea4f 2202 	mov.w	r2, r2, lsl #8
  408310:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  408314:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  408318:	ea4f 2600 	mov.w	r6, r0, lsl #8
  40831c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  408320:	429d      	cmp	r5, r3
  408322:	bf08      	it	eq
  408324:	4296      	cmpeq	r6, r2
  408326:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  40832a:	f504 7440 	add.w	r4, r4, #768	; 0x300
  40832e:	d202      	bcs.n	408336 <__aeabi_ddiv+0x6e>
  408330:	085b      	lsrs	r3, r3, #1
  408332:	ea4f 0232 	mov.w	r2, r2, rrx
  408336:	1ab6      	subs	r6, r6, r2
  408338:	eb65 0503 	sbc.w	r5, r5, r3
  40833c:	085b      	lsrs	r3, r3, #1
  40833e:	ea4f 0232 	mov.w	r2, r2, rrx
  408342:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  408346:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  40834a:	ebb6 0e02 	subs.w	lr, r6, r2
  40834e:	eb75 0e03 	sbcs.w	lr, r5, r3
  408352:	bf22      	ittt	cs
  408354:	1ab6      	subcs	r6, r6, r2
  408356:	4675      	movcs	r5, lr
  408358:	ea40 000c 	orrcs.w	r0, r0, ip
  40835c:	085b      	lsrs	r3, r3, #1
  40835e:	ea4f 0232 	mov.w	r2, r2, rrx
  408362:	ebb6 0e02 	subs.w	lr, r6, r2
  408366:	eb75 0e03 	sbcs.w	lr, r5, r3
  40836a:	bf22      	ittt	cs
  40836c:	1ab6      	subcs	r6, r6, r2
  40836e:	4675      	movcs	r5, lr
  408370:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  408374:	085b      	lsrs	r3, r3, #1
  408376:	ea4f 0232 	mov.w	r2, r2, rrx
  40837a:	ebb6 0e02 	subs.w	lr, r6, r2
  40837e:	eb75 0e03 	sbcs.w	lr, r5, r3
  408382:	bf22      	ittt	cs
  408384:	1ab6      	subcs	r6, r6, r2
  408386:	4675      	movcs	r5, lr
  408388:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  40838c:	085b      	lsrs	r3, r3, #1
  40838e:	ea4f 0232 	mov.w	r2, r2, rrx
  408392:	ebb6 0e02 	subs.w	lr, r6, r2
  408396:	eb75 0e03 	sbcs.w	lr, r5, r3
  40839a:	bf22      	ittt	cs
  40839c:	1ab6      	subcs	r6, r6, r2
  40839e:	4675      	movcs	r5, lr
  4083a0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  4083a4:	ea55 0e06 	orrs.w	lr, r5, r6
  4083a8:	d018      	beq.n	4083dc <__aeabi_ddiv+0x114>
  4083aa:	ea4f 1505 	mov.w	r5, r5, lsl #4
  4083ae:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  4083b2:	ea4f 1606 	mov.w	r6, r6, lsl #4
  4083b6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  4083ba:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  4083be:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  4083c2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  4083c6:	d1c0      	bne.n	40834a <__aeabi_ddiv+0x82>
  4083c8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4083cc:	d10b      	bne.n	4083e6 <__aeabi_ddiv+0x11e>
  4083ce:	ea41 0100 	orr.w	r1, r1, r0
  4083d2:	f04f 0000 	mov.w	r0, #0
  4083d6:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  4083da:	e7b6      	b.n	40834a <__aeabi_ddiv+0x82>
  4083dc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4083e0:	bf04      	itt	eq
  4083e2:	4301      	orreq	r1, r0
  4083e4:	2000      	moveq	r0, #0
  4083e6:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4083ea:	bf88      	it	hi
  4083ec:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4083f0:	f63f aeaf 	bhi.w	408152 <__aeabi_dmul+0xde>
  4083f4:	ebb5 0c03 	subs.w	ip, r5, r3
  4083f8:	bf04      	itt	eq
  4083fa:	ebb6 0c02 	subseq.w	ip, r6, r2
  4083fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  408402:	f150 0000 	adcs.w	r0, r0, #0
  408406:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40840a:	bd70      	pop	{r4, r5, r6, pc}
  40840c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  408410:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  408414:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  408418:	bfc2      	ittt	gt
  40841a:	ebd4 050c 	rsbsgt	r5, r4, ip
  40841e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  408422:	bd70      	popgt	{r4, r5, r6, pc}
  408424:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  408428:	f04f 0e00 	mov.w	lr, #0
  40842c:	3c01      	subs	r4, #1
  40842e:	e690      	b.n	408152 <__aeabi_dmul+0xde>
  408430:	ea45 0e06 	orr.w	lr, r5, r6
  408434:	e68d      	b.n	408152 <__aeabi_dmul+0xde>
  408436:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40843a:	ea94 0f0c 	teq	r4, ip
  40843e:	bf08      	it	eq
  408440:	ea95 0f0c 	teqeq	r5, ip
  408444:	f43f af3b 	beq.w	4082be <__aeabi_dmul+0x24a>
  408448:	ea94 0f0c 	teq	r4, ip
  40844c:	d10a      	bne.n	408464 <__aeabi_ddiv+0x19c>
  40844e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  408452:	f47f af34 	bne.w	4082be <__aeabi_dmul+0x24a>
  408456:	ea95 0f0c 	teq	r5, ip
  40845a:	f47f af25 	bne.w	4082a8 <__aeabi_dmul+0x234>
  40845e:	4610      	mov	r0, r2
  408460:	4619      	mov	r1, r3
  408462:	e72c      	b.n	4082be <__aeabi_dmul+0x24a>
  408464:	ea95 0f0c 	teq	r5, ip
  408468:	d106      	bne.n	408478 <__aeabi_ddiv+0x1b0>
  40846a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40846e:	f43f aefd 	beq.w	40826c <__aeabi_dmul+0x1f8>
  408472:	4610      	mov	r0, r2
  408474:	4619      	mov	r1, r3
  408476:	e722      	b.n	4082be <__aeabi_dmul+0x24a>
  408478:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40847c:	bf18      	it	ne
  40847e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  408482:	f47f aec5 	bne.w	408210 <__aeabi_dmul+0x19c>
  408486:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  40848a:	f47f af0d 	bne.w	4082a8 <__aeabi_dmul+0x234>
  40848e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  408492:	f47f aeeb 	bne.w	40826c <__aeabi_dmul+0x1f8>
  408496:	e712      	b.n	4082be <__aeabi_dmul+0x24a>

00408498 <__gedf2>:
  408498:	f04f 3cff 	mov.w	ip, #4294967295
  40849c:	e006      	b.n	4084ac <__cmpdf2+0x4>
  40849e:	bf00      	nop

004084a0 <__ledf2>:
  4084a0:	f04f 0c01 	mov.w	ip, #1
  4084a4:	e002      	b.n	4084ac <__cmpdf2+0x4>
  4084a6:	bf00      	nop

004084a8 <__cmpdf2>:
  4084a8:	f04f 0c01 	mov.w	ip, #1
  4084ac:	f84d cd04 	str.w	ip, [sp, #-4]!
  4084b0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4084b4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4084b8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4084bc:	bf18      	it	ne
  4084be:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  4084c2:	d01b      	beq.n	4084fc <__cmpdf2+0x54>
  4084c4:	b001      	add	sp, #4
  4084c6:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  4084ca:	bf0c      	ite	eq
  4084cc:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  4084d0:	ea91 0f03 	teqne	r1, r3
  4084d4:	bf02      	ittt	eq
  4084d6:	ea90 0f02 	teqeq	r0, r2
  4084da:	2000      	moveq	r0, #0
  4084dc:	4770      	bxeq	lr
  4084de:	f110 0f00 	cmn.w	r0, #0
  4084e2:	ea91 0f03 	teq	r1, r3
  4084e6:	bf58      	it	pl
  4084e8:	4299      	cmppl	r1, r3
  4084ea:	bf08      	it	eq
  4084ec:	4290      	cmpeq	r0, r2
  4084ee:	bf2c      	ite	cs
  4084f0:	17d8      	asrcs	r0, r3, #31
  4084f2:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  4084f6:	f040 0001 	orr.w	r0, r0, #1
  4084fa:	4770      	bx	lr
  4084fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  408500:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408504:	d102      	bne.n	40850c <__cmpdf2+0x64>
  408506:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40850a:	d107      	bne.n	40851c <__cmpdf2+0x74>
  40850c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  408510:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408514:	d1d6      	bne.n	4084c4 <__cmpdf2+0x1c>
  408516:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40851a:	d0d3      	beq.n	4084c4 <__cmpdf2+0x1c>
  40851c:	f85d 0b04 	ldr.w	r0, [sp], #4
  408520:	4770      	bx	lr
  408522:	bf00      	nop

00408524 <__aeabi_cdrcmple>:
  408524:	4684      	mov	ip, r0
  408526:	4610      	mov	r0, r2
  408528:	4662      	mov	r2, ip
  40852a:	468c      	mov	ip, r1
  40852c:	4619      	mov	r1, r3
  40852e:	4663      	mov	r3, ip
  408530:	e000      	b.n	408534 <__aeabi_cdcmpeq>
  408532:	bf00      	nop

00408534 <__aeabi_cdcmpeq>:
  408534:	b501      	push	{r0, lr}
  408536:	f7ff ffb7 	bl	4084a8 <__cmpdf2>
  40853a:	2800      	cmp	r0, #0
  40853c:	bf48      	it	mi
  40853e:	f110 0f00 	cmnmi.w	r0, #0
  408542:	bd01      	pop	{r0, pc}

00408544 <__aeabi_dcmpeq>:
  408544:	f84d ed08 	str.w	lr, [sp, #-8]!
  408548:	f7ff fff4 	bl	408534 <__aeabi_cdcmpeq>
  40854c:	bf0c      	ite	eq
  40854e:	2001      	moveq	r0, #1
  408550:	2000      	movne	r0, #0
  408552:	f85d fb08 	ldr.w	pc, [sp], #8
  408556:	bf00      	nop

00408558 <__aeabi_dcmplt>:
  408558:	f84d ed08 	str.w	lr, [sp, #-8]!
  40855c:	f7ff ffea 	bl	408534 <__aeabi_cdcmpeq>
  408560:	bf34      	ite	cc
  408562:	2001      	movcc	r0, #1
  408564:	2000      	movcs	r0, #0
  408566:	f85d fb08 	ldr.w	pc, [sp], #8
  40856a:	bf00      	nop

0040856c <__aeabi_dcmple>:
  40856c:	f84d ed08 	str.w	lr, [sp, #-8]!
  408570:	f7ff ffe0 	bl	408534 <__aeabi_cdcmpeq>
  408574:	bf94      	ite	ls
  408576:	2001      	movls	r0, #1
  408578:	2000      	movhi	r0, #0
  40857a:	f85d fb08 	ldr.w	pc, [sp], #8
  40857e:	bf00      	nop

00408580 <__aeabi_dcmpge>:
  408580:	f84d ed08 	str.w	lr, [sp, #-8]!
  408584:	f7ff ffce 	bl	408524 <__aeabi_cdrcmple>
  408588:	bf94      	ite	ls
  40858a:	2001      	movls	r0, #1
  40858c:	2000      	movhi	r0, #0
  40858e:	f85d fb08 	ldr.w	pc, [sp], #8
  408592:	bf00      	nop

00408594 <__aeabi_dcmpgt>:
  408594:	f84d ed08 	str.w	lr, [sp, #-8]!
  408598:	f7ff ffc4 	bl	408524 <__aeabi_cdrcmple>
  40859c:	bf34      	ite	cc
  40859e:	2001      	movcc	r0, #1
  4085a0:	2000      	movcs	r0, #0
  4085a2:	f85d fb08 	ldr.w	pc, [sp], #8
  4085a6:	bf00      	nop

004085a8 <__aeabi_dcmpun>:
  4085a8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4085ac:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4085b0:	d102      	bne.n	4085b8 <__aeabi_dcmpun+0x10>
  4085b2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  4085b6:	d10a      	bne.n	4085ce <__aeabi_dcmpun+0x26>
  4085b8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4085bc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4085c0:	d102      	bne.n	4085c8 <__aeabi_dcmpun+0x20>
  4085c2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  4085c6:	d102      	bne.n	4085ce <__aeabi_dcmpun+0x26>
  4085c8:	f04f 0000 	mov.w	r0, #0
  4085cc:	4770      	bx	lr
  4085ce:	f04f 0001 	mov.w	r0, #1
  4085d2:	4770      	bx	lr

004085d4 <__aeabi_d2iz>:
  4085d4:	ea4f 0241 	mov.w	r2, r1, lsl #1
  4085d8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  4085dc:	d215      	bcs.n	40860a <__aeabi_d2iz+0x36>
  4085de:	d511      	bpl.n	408604 <__aeabi_d2iz+0x30>
  4085e0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  4085e4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  4085e8:	d912      	bls.n	408610 <__aeabi_d2iz+0x3c>
  4085ea:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  4085ee:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  4085f2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  4085f6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4085fa:	fa23 f002 	lsr.w	r0, r3, r2
  4085fe:	bf18      	it	ne
  408600:	4240      	negne	r0, r0
  408602:	4770      	bx	lr
  408604:	f04f 0000 	mov.w	r0, #0
  408608:	4770      	bx	lr
  40860a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40860e:	d105      	bne.n	40861c <__aeabi_d2iz+0x48>
  408610:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  408614:	bf08      	it	eq
  408616:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40861a:	4770      	bx	lr
  40861c:	f04f 0000 	mov.w	r0, #0
  408620:	4770      	bx	lr
  408622:	bf00      	nop

00408624 <sysfont_glyphs>:
	...
  408644:	0030 0030 0030 0030 0030 0030 0000 0030     0.0.0.0.0.0...0.
  408654:	0030 0000 0000 0000 0000 0000 006c 006c     0...........l.l.
  408664:	006c 006c 0000 0000 0000 0000 0000 0000     l.l.............
	...
  40867c:	0000 0028 0028 007c 0028 0028 007c 0028     ..(.(.|.(.(.|.(.
  40868c:	0028 0000 0000 0000 0000 0000 0010 003c     (.............<.
  40869c:	0040 0020 0010 0008 0004 0078 0010 0000     @. .......x.....
	...
  4086b4:	0000 007c 00a4 00a8 0050 0028 0054 0094     ..|.....P.(.T...
  4086c4:	0088 0000 0000 0000 0000 0000 0060 0090     ............`...
  4086d4:	0090 0090 0060 0094 0088 0088 0070 0000     ....`.......p...
	...
  4086ec:	0010 0010 0010 0000 0000 0000 0000 0000     ................
	...
  408708:	0008 0010 0020 0020 0020 0020 0020 0020     .... . . . . . .
  408718:	0010 0008 0000 0000 0000 0000 0020 0010     ............ ...
  408728:	0008 0008 0008 0008 0008 0008 0010 0020     .............. .
  408738:	0000 0000 0000 0028 0010 007c 0010 0028     ......(...|...(.
	...
  408760:	0010 0010 0010 00fe 0010 0010 0010 0000     ................
	...
  408788:	0010 0030 0020 0000 0000 0000 0000 0000     ..0. ...........
  408798:	0000 0000 0000 007c 0000 0000 0000 0000     ......|.........
	...
  4087bc:	0000 0030 0030 0000 0000 0000 0000 0000     ..0.0...........
  4087cc:	0000 0008 0008 0010 0010 0020 0020 0040     .......... . .@.
  4087dc:	0040 0000 0000 0000 0000 0000 0000 0078     @.............x.
  4087ec:	0084 008c 0094 00a4 00c4 0084 0078 0000     ............x...
	...
  408804:	0000 0010 0030 0050 0010 0010 0010 0010     ....0.P.........
  408814:	007c 0000 0000 0000 0000 0000 0000 0070     |.............p.
  408824:	0088 0008 0010 0020 0040 0080 00f8 0000     ...... .@.......
	...
  40883c:	0000 0070 0088 0008 0030 0008 0008 0088     ..p.....0.......
  40884c:	0070 0000 0000 0000 0000 0000 0000 0008     p...............
  40885c:	0018 0028 0048 0088 00fc 0008 0008 0000     ..(.H...........
	...
  408874:	0000 0078 0080 0080 00f0 0008 0008 0008     ..x.............
  408884:	00f0 0000 0000 0000 0000 0000 0000 0030     ..............0.
  408894:	0040 0080 00f0 0088 0088 0088 0070 0000     @...........p...
	...
  4088ac:	0000 00f8 0008 0010 0010 0020 0020 0040     .......... . .@.
  4088bc:	0040 0000 0000 0000 0000 0000 0000 0070     @.............p.
  4088cc:	0088 0088 0070 0088 0088 0088 0070 0000     ....p.......p...
	...
  4088e4:	0000 0070 0088 0088 0088 0078 0008 0010     ..p.......x.....
  4088f4:	0060 0000 0000 0000 0000 0000 0000 0000     `...............
  408904:	0000 0030 0030 0000 0000 0030 0030 0000     ..0.0.....0.0...
	...
  408920:	0000 0030 0030 0000 0000 0030 0030 0060     ..0.0.....0.0.`.
  408930:	0040 0000 0000 0000 0000 0000 0008 0010     @...............
  408940:	0020 0040 0020 0010 0008 0000 0000 0000      .@. ...........
	...
  40895c:	007c 0000 007c 0000 0000 0000 0000 0000     |...|...........
	...
  408974:	0040 0020 0010 0008 0010 0020 0040 0000     @. ....... .@...
	...
  40898c:	0000 0030 0048 0008 0010 0020 0000 0000     ..0.H..... .....
  40899c:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
  4089ac:	003c 0042 009a 00aa 00aa 00be 0080 0078     <.B...........x.
	...
  4089c4:	0000 0010 0028 0028 0044 007c 0044 0044     ....(.(.D.|.D.D.
  4089d4:	0044 0000 0000 0000 0000 0000 0000 00f8     D...............
  4089e4:	0084 0084 00f8 0084 0084 0084 00f8 0000     ................
	...
  4089fc:	0000 003c 0040 0080 0080 0080 0080 0040     ..<.@.........@.
  408a0c:	003c 0000 0000 0000 0000 0000 0000 00f0     <...............
  408a1c:	0088 0084 0084 0084 0084 0088 00f0 0000     ................
	...
  408a34:	0000 00f8 0080 0080 00f0 0080 0080 0080     ................
  408a44:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  408a54:	0080 0080 00f8 0080 0080 0080 0080 0000     ................
	...
  408a6c:	0000 003c 0040 0080 0080 009c 0084 0044     ..<.@.........D.
  408a7c:	0038 0000 0000 0000 0000 0000 0000 0088     8...............
  408a8c:	0088 0088 00f8 0088 0088 0088 0088 0000     ................
	...
  408aa4:	0000 00f8 0020 0020 0020 0020 0020 0020     .... . . . . . .
  408ab4:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  408ac4:	0008 0008 0008 0008 0008 0008 00f0 0000     ................
	...
  408adc:	0000 0084 0088 0090 00a0 00d0 0088 0084     ................
  408aec:	0084 0000 0000 0000 0000 0000 0000 0080     ................
  408afc:	0080 0080 0080 0080 0080 0080 00fc 0000     ................
	...
  408b14:	0000 0084 00cc 00cc 00b4 00b4 0084 0084     ................
  408b24:	0084 0000 0000 0000 0000 0000 0000 0084     ................
  408b34:	00c4 00c4 00a4 00a4 0094 0094 008c 0000     ................
	...
  408b4c:	0000 0078 0084 0084 0084 0084 0084 0084     ..x.............
  408b5c:	0078 0000 0000 0000 0000 0000 0000 00f8     x...............
  408b6c:	0084 0084 0084 00f8 0080 0080 0080 0000     ................
	...
  408b84:	0000 0078 0084 0084 0084 0084 0084 0084     ..x.............
  408b94:	0078 0020 0018 0000 0000 0000 0000 00f8     x. .............
  408ba4:	0084 0084 0084 00f8 0088 0084 0084 0000     ................
	...
  408bbc:	0000 007c 0080 0080 0060 0018 0004 0004     ..|.....`.......
  408bcc:	00f8 0000 0000 0000 0000 0000 0000 00f8     ................
  408bdc:	0020 0020 0020 0020 0020 0020 0020 0000      . . . . . . ...
	...
  408bf4:	0000 0084 0084 0084 0084 0084 0084 0084     ................
  408c04:	0078 0000 0000 0000 0000 0000 0000 0084     x...............
  408c14:	0084 0084 0048 0048 0048 0030 0030 0000     ....H.H.H.0.0...
	...
  408c2c:	0000 0088 00a8 00a8 00a8 00a8 00a8 0050     ..............P.
  408c3c:	0050 0000 0000 0000 0000 0000 0000 0088     P...............
  408c4c:	0088 0050 0020 0020 0050 0088 0088 0000     ..P. . .P.......
	...
  408c64:	0000 0088 0088 0088 0050 0050 0020 0020     ........P.P. . .
  408c74:	0020 0000 0000 0000 0000 0000 0000 00fc      ...............
  408c84:	0004 0008 0010 0020 0040 0080 00fc 0000     ...... .@.......
	...
  408c9c:	0070 0040 0040 0040 0040 0040 0040 0040     p.@.@.@.@.@.@.@.
  408cac:	0040 0040 0070 0000 0000 0000 0040 0040     @.@.p.......@.@.
  408cbc:	0020 0020 0020 0010 0010 0010 0008 0008      . . ...........
	...
  408cd4:	0038 0008 0008 0008 0008 0008 0008 0008     8...............
  408ce4:	0008 0008 0038 0000 0000 0000 0010 0028     ....8.........(.
  408cf4:	0044 0000 0000 0000 0000 0000 0000 0000     D...............
	...
  408d1c:	0038 0000 0000 0000 0000 0000 0000 0020     8............. .
  408d2c:	0010 0000 0000 0000 0000 0000 0000 0000     ................
	...
  408d48:	0000 0070 0008 0008 0078 0088 007c 0000     ..p.....x...|...
	...
  408d60:	0080 0080 0080 00f8 0084 0084 0084 0084     ................
  408d70:	00f8 0000 0000 0000 0000 0000 0000 0000     ................
  408d80:	0000 0078 0080 0080 0080 0080 0078 0000     ..x.........x...
	...
  408d98:	0004 0004 0004 007c 0084 0084 0084 008c     ......|.........
  408da8:	0074 0000 0000 0000 0000 0000 0000 0000     t...............
  408db8:	0000 0078 0084 00fc 0080 0080 007c 0000     ..x.........|...
	...
  408dd0:	001c 0020 0020 00fc 0020 0020 0020 0020     .. . ... . . . .
  408de0:	00fc 0000 0000 0000 0000 0000 0000 0000     ................
  408df0:	0000 007c 0084 0084 0084 0084 007c 0004     ..|.........|...
  408e00:	0078 0000 0000 0000 0080 0080 0080 00b8     x...............
  408e10:	00c4 0084 0084 0084 0084 0000 0000 0000     ................
  408e20:	0000 0000 0000 0010 0000 0070 0010 0010     ..........p.....
  408e30:	0010 0010 007c 0000 0000 0000 0000 0000     ....|...........
  408e40:	0000 0008 0000 0078 0008 0008 0008 0008     ......x.........
  408e50:	0008 0008 0008 0070 0000 0000 0080 0080     ......p.........
  408e60:	0080 0088 0090 00a0 00d0 0088 0088 0000     ................
	...
  408e78:	00e0 0020 0020 0020 0020 0020 0020 0020     .. . . . . . . .
  408e88:	00f8 0000 0000 0000 0000 0000 0000 0000     ................
  408e98:	0000 00a4 00fc 00a4 00a4 00a4 00a4 0000     ................
	...
  408eb4:	0000 00b8 00c4 0084 0084 0084 0084 0000     ................
	...
  408ed0:	0000 0078 0084 0084 0084 0084 0078 0000     ..x.........x...
	...
  408eec:	0000 00b8 00c4 0084 0084 0084 00f8 0080     ................
  408efc:	0080 0000 0000 0000 0000 0000 0000 007c     ..............|.
  408f0c:	0084 0084 0084 0084 007c 0004 0004 0000     ........|.......
	...
  408f24:	0000 00d8 0060 0040 0040 0040 00f0 0000     ....`.@.@.@.....
	...
  408f40:	0000 0078 0080 0040 0030 0008 00f0 0000     ..x...@.0.......
	...
  408f5c:	0020 00fc 0020 0020 0020 0020 001c 0000      ... . . . .....
	...
  408f78:	0000 0088 0088 0088 0088 0088 007c 0000     ............|...
	...
  408f94:	0000 0084 0084 0084 0048 0048 0030 0000     ........H.H.0...
	...
  408fb0:	0000 0088 00a8 00a8 00a8 00a8 0050 0000     ............P...
	...
  408fcc:	0000 0088 0050 0020 0020 0050 0088 0000     ....P. . .P.....
	...
  408fe8:	0000 0084 0084 0048 0048 0030 0010 0020     ......H.H.0... .
  408ff8:	0040 0000 0000 0000 0000 0000 0000 00f8     @...............
  409008:	0008 0010 0020 0040 00f8 0000 0000 0000     .... .@.........
  409018:	0000 0000 0010 0020 0020 0010 0020 0020     ...... . ... . .
  409028:	0010 0020 0020 0010 0000 0000 0000 0000     .. . ...........
  409038:	0010 0010 0010 0010 0000 0000 0010 0010     ................
  409048:	0010 0010 0000 0000 0000 0000 0020 0010     ............ ...
  409058:	0010 0020 0010 0010 0020 0010 0010 0020     .. ..... ..... .
  409068:	0000 0000 3025 6432 253a 3230 3a64 3025     ....%02d:%02d:%0
  409078:	6432 0000 07e2 0000 0003 0000 0013 0000     2d..............
  409088:	000c 0000 000f 0000 002d 0000 0001 0000     ........-.......

00409098 <_global_impure_ptr>:
  409098:	0028 2040 4e49 0046 6e69 0066 414e 004e     (.@ INF.inf.NAN.
  4090a8:	616e 006e 3130 3332 3534 3736 3938 4241     nan.0123456789AB
  4090b8:	4443 4645 0000 0000 3130 3332 3534 3736     CDEF....01234567
  4090c8:	3938 6261 6463 6665 0000 0000 6e28 6c75     89abcdef....(nul
  4090d8:	296c 0000 0030 0000                         l)..0...

004090e0 <blanks.7223>:
  4090e0:	2020 2020 2020 2020 2020 2020 2020 2020                     

004090f0 <zeroes.7224>:
  4090f0:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  409100:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.

00409110 <__mprec_bigtens>:
  409110:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  409120:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  409130:	bf3c 7f73 4fdd 7515                         <.s..O.u

00409138 <__mprec_tens>:
  409138:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  409148:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  409158:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  409168:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  409178:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  409188:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  409198:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  4091a8:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  4091b8:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  4091c8:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  4091d8:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  4091e8:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  4091f8:	9db4 79d9 7843 44ea                         ...yCx.D

00409200 <p05.6055>:
  409200:	0005 0000 0019 0000 007d 0000 0043 0000     ........}...C...
  409210:	4f50 4953 0058 0000 002e 0000               POSIX.......

0040921c <_ctype_>:
  40921c:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
  40922c:	2020 2020 2020 2020 2020 2020 2020 2020                     
  40923c:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
  40924c:	0410 0404 0404 0404 0404 1004 1010 1010     ................
  40925c:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
  40926c:	0101 0101 0101 0101 0101 0101 1010 1010     ................
  40927c:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
  40928c:	0202 0202 0202 0202 0202 0202 1010 1010     ................
  40929c:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...

00409320 <_init>:
  409320:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  409322:	bf00      	nop
  409324:	bcf8      	pop	{r3, r4, r5, r6, r7}
  409326:	bc08      	pop	{r3}
  409328:	469e      	mov	lr, r3
  40932a:	4770      	bx	lr

0040932c <__init_array_start>:
  40932c:	004055b1 	.word	0x004055b1

00409330 <__frame_dummy_init_array_entry>:
  409330:	00400165                                e.@.

00409334 <_fini>:
  409334:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  409336:	bf00      	nop
  409338:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40933a:	bc08      	pop	{r3}
  40933c:	469e      	mov	lr, r3
  40933e:	4770      	bx	lr

00409340 <__fini_array_start>:
  409340:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr
	...

2040000c <sysfont>:
2040000c:	0000 0000 8624 0040 0e0a 7d20               ....$.@... }

20400018 <g_interrupt_enabled>:
20400018:	0001 0000                                   ....

2040001c <ul_flash_in_wait_mode>:
2040001c:	0000 0020                                   .. .

20400020 <SystemCoreClock>:
20400020:	0900 003d                                   ..=.

20400024 <_impure_ptr>:
20400024:	0028 2040                                   (.@ 

20400028 <impure_data>:
20400028:	0000 0000 0314 2040 037c 2040 03e4 2040     ......@ |.@ ..@ 
	...
204000d0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000e0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400450 <__atexit_recursive_mutex>:
20400450:	0cac 2040                                   ..@ 

20400454 <__malloc_av_>:
	...
2040045c:	0454 2040 0454 2040 045c 2040 045c 2040     T.@ T.@ \.@ \.@ 
2040046c:	0464 2040 0464 2040 046c 2040 046c 2040     d.@ d.@ l.@ l.@ 
2040047c:	0474 2040 0474 2040 047c 2040 047c 2040     t.@ t.@ |.@ |.@ 
2040048c:	0484 2040 0484 2040 048c 2040 048c 2040     ..@ ..@ ..@ ..@ 
2040049c:	0494 2040 0494 2040 049c 2040 049c 2040     ..@ ..@ ..@ ..@ 
204004ac:	04a4 2040 04a4 2040 04ac 2040 04ac 2040     ..@ ..@ ..@ ..@ 
204004bc:	04b4 2040 04b4 2040 04bc 2040 04bc 2040     ..@ ..@ ..@ ..@ 
204004cc:	04c4 2040 04c4 2040 04cc 2040 04cc 2040     ..@ ..@ ..@ ..@ 
204004dc:	04d4 2040 04d4 2040 04dc 2040 04dc 2040     ..@ ..@ ..@ ..@ 
204004ec:	04e4 2040 04e4 2040 04ec 2040 04ec 2040     ..@ ..@ ..@ ..@ 
204004fc:	04f4 2040 04f4 2040 04fc 2040 04fc 2040     ..@ ..@ ..@ ..@ 
2040050c:	0504 2040 0504 2040 050c 2040 050c 2040     ..@ ..@ ..@ ..@ 
2040051c:	0514 2040 0514 2040 051c 2040 051c 2040     ..@ ..@ ..@ ..@ 
2040052c:	0524 2040 0524 2040 052c 2040 052c 2040     $.@ $.@ ,.@ ,.@ 
2040053c:	0534 2040 0534 2040 053c 2040 053c 2040     4.@ 4.@ <.@ <.@ 
2040054c:	0544 2040 0544 2040 054c 2040 054c 2040     D.@ D.@ L.@ L.@ 
2040055c:	0554 2040 0554 2040 055c 2040 055c 2040     T.@ T.@ \.@ \.@ 
2040056c:	0564 2040 0564 2040 056c 2040 056c 2040     d.@ d.@ l.@ l.@ 
2040057c:	0574 2040 0574 2040 057c 2040 057c 2040     t.@ t.@ |.@ |.@ 
2040058c:	0584 2040 0584 2040 058c 2040 058c 2040     ..@ ..@ ..@ ..@ 
2040059c:	0594 2040 0594 2040 059c 2040 059c 2040     ..@ ..@ ..@ ..@ 
204005ac:	05a4 2040 05a4 2040 05ac 2040 05ac 2040     ..@ ..@ ..@ ..@ 
204005bc:	05b4 2040 05b4 2040 05bc 2040 05bc 2040     ..@ ..@ ..@ ..@ 
204005cc:	05c4 2040 05c4 2040 05cc 2040 05cc 2040     ..@ ..@ ..@ ..@ 
204005dc:	05d4 2040 05d4 2040 05dc 2040 05dc 2040     ..@ ..@ ..@ ..@ 
204005ec:	05e4 2040 05e4 2040 05ec 2040 05ec 2040     ..@ ..@ ..@ ..@ 
204005fc:	05f4 2040 05f4 2040 05fc 2040 05fc 2040     ..@ ..@ ..@ ..@ 
2040060c:	0604 2040 0604 2040 060c 2040 060c 2040     ..@ ..@ ..@ ..@ 
2040061c:	0614 2040 0614 2040 061c 2040 061c 2040     ..@ ..@ ..@ ..@ 
2040062c:	0624 2040 0624 2040 062c 2040 062c 2040     $.@ $.@ ,.@ ,.@ 
2040063c:	0634 2040 0634 2040 063c 2040 063c 2040     4.@ 4.@ <.@ <.@ 
2040064c:	0644 2040 0644 2040 064c 2040 064c 2040     D.@ D.@ L.@ L.@ 
2040065c:	0654 2040 0654 2040 065c 2040 065c 2040     T.@ T.@ \.@ \.@ 
2040066c:	0664 2040 0664 2040 066c 2040 066c 2040     d.@ d.@ l.@ l.@ 
2040067c:	0674 2040 0674 2040 067c 2040 067c 2040     t.@ t.@ |.@ |.@ 
2040068c:	0684 2040 0684 2040 068c 2040 068c 2040     ..@ ..@ ..@ ..@ 
2040069c:	0694 2040 0694 2040 069c 2040 069c 2040     ..@ ..@ ..@ ..@ 
204006ac:	06a4 2040 06a4 2040 06ac 2040 06ac 2040     ..@ ..@ ..@ ..@ 
204006bc:	06b4 2040 06b4 2040 06bc 2040 06bc 2040     ..@ ..@ ..@ ..@ 
204006cc:	06c4 2040 06c4 2040 06cc 2040 06cc 2040     ..@ ..@ ..@ ..@ 
204006dc:	06d4 2040 06d4 2040 06dc 2040 06dc 2040     ..@ ..@ ..@ ..@ 
204006ec:	06e4 2040 06e4 2040 06ec 2040 06ec 2040     ..@ ..@ ..@ ..@ 
204006fc:	06f4 2040 06f4 2040 06fc 2040 06fc 2040     ..@ ..@ ..@ ..@ 
2040070c:	0704 2040 0704 2040 070c 2040 070c 2040     ..@ ..@ ..@ ..@ 
2040071c:	0714 2040 0714 2040 071c 2040 071c 2040     ..@ ..@ ..@ ..@ 
2040072c:	0724 2040 0724 2040 072c 2040 072c 2040     $.@ $.@ ,.@ ,.@ 
2040073c:	0734 2040 0734 2040 073c 2040 073c 2040     4.@ 4.@ <.@ <.@ 
2040074c:	0744 2040 0744 2040 074c 2040 074c 2040     D.@ D.@ L.@ L.@ 
2040075c:	0754 2040 0754 2040 075c 2040 075c 2040     T.@ T.@ \.@ \.@ 
2040076c:	0764 2040 0764 2040 076c 2040 076c 2040     d.@ d.@ l.@ l.@ 
2040077c:	0774 2040 0774 2040 077c 2040 077c 2040     t.@ t.@ |.@ |.@ 
2040078c:	0784 2040 0784 2040 078c 2040 078c 2040     ..@ ..@ ..@ ..@ 
2040079c:	0794 2040 0794 2040 079c 2040 079c 2040     ..@ ..@ ..@ ..@ 
204007ac:	07a4 2040 07a4 2040 07ac 2040 07ac 2040     ..@ ..@ ..@ ..@ 
204007bc:	07b4 2040 07b4 2040 07bc 2040 07bc 2040     ..@ ..@ ..@ ..@ 
204007cc:	07c4 2040 07c4 2040 07cc 2040 07cc 2040     ..@ ..@ ..@ ..@ 
204007dc:	07d4 2040 07d4 2040 07dc 2040 07dc 2040     ..@ ..@ ..@ ..@ 
204007ec:	07e4 2040 07e4 2040 07ec 2040 07ec 2040     ..@ ..@ ..@ ..@ 
204007fc:	07f4 2040 07f4 2040 07fc 2040 07fc 2040     ..@ ..@ ..@ ..@ 
2040080c:	0804 2040 0804 2040 080c 2040 080c 2040     ..@ ..@ ..@ ..@ 
2040081c:	0814 2040 0814 2040 081c 2040 081c 2040     ..@ ..@ ..@ ..@ 
2040082c:	0824 2040 0824 2040 082c 2040 082c 2040     $.@ $.@ ,.@ ,.@ 
2040083c:	0834 2040 0834 2040 083c 2040 083c 2040     4.@ 4.@ <.@ <.@ 
2040084c:	0844 2040 0844 2040 084c 2040 084c 2040     D.@ D.@ L.@ L.@ 

2040085c <__malloc_sbrk_base>:
2040085c:	ffff ffff                                   ....

20400860 <__malloc_trim_threshold>:
20400860:	0000 0002                                   ....

20400864 <__global_locale>:
20400864:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400884:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008a4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008c4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204008e4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400904:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400924:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400944:	7ce9 0040 78a9 0040 0000 0000 921c 0040     .|@..x@.......@.
20400954:	9218 0040 90bc 0040 90bc 0040 90bc 0040     ..@...@...@...@.
20400964:	90bc 0040 90bc 0040 90bc 0040 90bc 0040     ..@...@...@...@.
20400974:	90bc 0040 90bc 0040 ffff ffff ffff ffff     ..@...@.........
20400984:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
204009ac:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...
