%%
%%
%% hardware_impacts.tex for thesis in /doctorat/these/tex
%%
%% Made by Philippe THIERRY
%% Login   <Philippe THIERRYreseau-libre.net>
%%
%% Started on  Fri Mar 12 16:36:41 2010 Philippe THIERRY
%% Last update Fri Mar 12 21:20:25 2010 Philippe THIERRY
%%

\chapter{Hardware impact on the real-time scheduling}

\section{Harware involved in modern architectures}

\section{The I/O controlers}

\section{The DMA controlers}

\section{The bus arbiters}

\section{The interruptions}

\section{The processors}

\subsection{The cache management algorithms}

\subsection{The pipelines}

\subsection{The hyperthreading methods}

\subsection{The branch prediction methods}

\section{The memory controlers}

\section{Shared elements}

\subsection{Race conditions and competitive access}

\subsection{Maintaining the memory cohesion}

\subsection{The SMP architecture}
