;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -6, <-20
	SUB <10, 2
	CMP -207, <-120
	SUB @-121, 103
	SUB @-121, 103
	CMP @126, 106
	SUB @3, @20
	SUB @3, @20
	SUB @13, 20
	CMP @126, 106
	CMP @126, 106
	DJN -61, @-720
	SPL 310, 1
	SUB @3, @20
	SUB @121, 103
	DJN -1, @-20
	SUB @13, 20
	DJN 0, -3
	SUB 310, 1
	CMP @13, 20
	SUB 0, @-0
	ADD 31, 200
	SUB 0, -2
	ADD 31, 200
	ADD 31, 200
	DJN 100, 20
	DJN 100, 3
	SUB @3, @20
	DJN 100, 3
	SUB @0, -3
	SUB @121, 106
	SUB 12, @10
	SUB @13, 20
	SUB @3, @20
	SUB @3, @20
	CMP @-127, 100
	CMP @-127, 100
	CMP 1, 2
	SPL 0, <332
	ADD 31, 200
	CMP -207, <-120
	CMP -207, <-120
	MOV -1, <-20
	DJN 100, 20
	CMP @126, 106
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
