[{"DBLP title": "Symbolic parallelization of loop programs for massively parallel processor arrays.", "DBLP authors": ["J\u00fcrgen Teich", "Alexandru Tanase", "Frank Hannig"], "year": 2013, "MAG papers": [{"PaperId": 1995214251, "PaperTitle": "symbolic parallelization of loop programs for massively parallel processor arrays", "Year": 2013, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"university of erlangen nuremberg": 3.0}}], "source": "ES"}, {"DBLP title": "Loop program mapping and compact code generation for programmable hardware accelerators.", "DBLP authors": ["Srinivas Boppu", "Frank Hannig", "J\u00fcrgen Teich"], "year": 2013, "MAG papers": [{"PaperId": 1995866377, "PaperTitle": "loop program mapping and compact code generation for programmable hardware accelerators", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of erlangen nuremberg": 3.0}}], "source": "ES"}, {"DBLP title": "Aspect driven compilation for dataflow designs.", "DBLP authors": ["Paul Grigoras", "Xinyu Niu", "Jos\u00e9 Gabriel F. Coutinho", "Wayne Luk", "Jacob A. Bower", "Oliver Pell"], "year": 2013, "MAG papers": [{"PaperId": 2000992929, "PaperTitle": "aspect driven compilation for dataflow designs", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"imperial college london": 4.0}}], "source": "ES"}, {"DBLP title": "Enabling development of OpenCL applications on FPGA platforms.", "DBLP authors": ["Kavya Shagrithaya", "Krzysztof Kepa", "Peter Athanas"], "year": 2013, "MAG papers": [{"PaperId": 2078555859, "PaperTitle": "enabling development of opencl applications on fpga platforms", "Year": 2013, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"virginia tech": 3.0}}], "source": "ES"}, {"DBLP title": "Modelling communication overhead for accessing local memories in hardware accelerators.", "DBLP authors": ["Alok Prakash", "Siew Kei Lam", "Thambipillai Srikanthan", "Christopher T. Clarke"], "year": 2013, "MAG papers": [{"PaperId": 2081455636, "PaperTitle": "modelling communication overhead for accessing local memories in hardware accelerators", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of bath": 1.0, "nanyang technological university": 3.0}}], "source": "ES"}, {"DBLP title": "Cache partitioning and scheduling for energy optimization of real-time MPSoCs.", "DBLP authors": ["Gang Chen", "Kai Huang", "Jia Huang", "Alois C. Knoll"], "year": 2013, "MAG papers": [{"PaperId": 2165729160, "PaperTitle": "cache partitioning and scheduling for energy optimization of real time mpsocs", "Year": 2013, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Accelerating HAC estimation for multivariate time series.", "DBLP authors": ["Ce Guo", "Wayne Luk"], "year": 2013, "MAG papers": [{"PaperId": 2087214224, "PaperTitle": "accelerating hac estimation for multivariate time series", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"imperial college london": 2.0}}], "source": "ES"}, {"DBLP title": "Toward a fast stochastic simulation processor for biochemical reaction networks.", "DBLP authors": ["Hyungman Park", "Andreas Gerstlauer"], "year": 2013, "MAG papers": [{"PaperId": 2087724934, "PaperTitle": "toward a fast stochastic simulation processor for biochemical reaction networks", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of texas at austin": 2.0}}], "source": "ES"}, {"DBLP title": "A high-speed and large-scale dictionary matching engine for Information Extraction systems.", "DBLP authors": ["Kanak Agarwal", "Raphael Polig"], "year": 2013, "MAG papers": [{"PaperId": 2016587141, "PaperTitle": "a high speed and large scale dictionary matching engine for information extraction systems", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"ibm": 2.0}}], "source": "ES"}, {"DBLP title": "Efficient implementation of cryptographic primitives on the GA144 multi-core architecture.", "DBLP authors": ["Tobias Schneider", "Ingo von Maurich", "Tim G\u00fcneysu"], "year": 2013, "MAG papers": [{"PaperId": 2082925545, "PaperTitle": "efficient implementation of cryptographic primitives on the ga144 multi core architecture", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"ruhr university bochum": 3.0}}], "source": "ES"}, {"DBLP title": "iVAMS: Intelligent metamodel-integrated Verilog-AMS for circuit-accurate system-level mixed-signal design exploration.", "DBLP authors": ["Geng Zheng", "Saraju P. Mohanty", "Elias Kougianos", "Oghenekarho Okobiah"], "year": 2013, "MAG papers": [{"PaperId": 2067324574, "PaperTitle": "ivams intelligent metamodel integrated verilog ams for circuit accurate system level mixed signal design exploration", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of north texas": 4.0}}], "source": "ES"}, {"DBLP title": "Design space exploration for reliable mm-wave wireless NoC architectures.", "DBLP authors": ["Paul Wettin", "Partha Pratim Pande", "Deuk Hyoun Heo", "Benjamin Belzer", "Sujay Deb", "Amlan Ganguly"], "year": 2013, "MAG papers": [{"PaperId": 2009327166, "PaperTitle": "design space exploration for reliable mm wave wireless noc architectures", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"indraprastha institute of information technology": 1.0, "washington state university": 4.0, "rochester institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Migration-aware loop retiming for STT-RAM based hybrid cache for embedded systems.", "DBLP authors": ["Keni Qiu", "Mengying Zhao", "Chenchen Fu", "Liang Shi", "Chun Jason Xue"], "year": 2013, "MAG papers": [{"PaperId": 2013449699, "PaperTitle": "migration aware loop retiming for stt ram based hybrid cache for embedded systems", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"city university of hong kong": 5.0}}], "source": "ES"}, {"DBLP title": "Application-specific processors for web-browsing: An exploration and evaluation of the design space.", "DBLP authors": ["Gabriel Yessin", "Lubomir Riha", "Tarek A. El-Ghazawi", "David Mayhew"], "year": 2013, "MAG papers": [{"PaperId": 2076263821, "PaperTitle": "application specific processors for web browsing an exploration and evaluation of the design space", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"george washington university": 3.0, "advanced micro devices": 1.0}}], "source": "ES"}, {"DBLP title": "Virtual finite-state-machine architectures for fast compilation and portability.", "DBLP authors": ["Lu Hao", "Greg Stitt"], "year": 2013, "MAG papers": [{"PaperId": 2169361869, "PaperTitle": "virtual finite state machine architectures for fast compilation and portability", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of florida": 2.0}}], "source": "ES"}, {"DBLP title": "Selective validations for efficient protections on Coarse-Grained Reconfigurable Architectures.", "DBLP authors": ["Jihoon Kang", "Yohan Ko", "Jongwon Lee", "Yongjoo Kim", "Hwisoo So", "Kyoungwoo Lee", "Yunheung Paek"], "year": 2013, "MAG papers": [{"PaperId": 2090110655, "PaperTitle": "selective validations for efficient protections on coarse grained reconfigurable architectures", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"seoul national university": 2.0, "yonsei university": 4.0}}], "source": "ES"}, {"DBLP title": "Pseudo-constant logic optimization.", "DBLP authors": ["Aaron Landy", "Greg Stitt"], "year": 2013, "MAG papers": [{"PaperId": 2073168800, "PaperTitle": "pseudo constant logic optimization", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of florida": 2.0}}], "source": "ES"}, {"DBLP title": "Fast lossless image compression with Radiation Hardening by hardware/software co-design on platform FPGAs.", "DBLP authors": ["Andrew G. Schmidt", "Matthew French"], "year": 2013, "MAG papers": [{"PaperId": 2070056185, "PaperTitle": "fast lossless image compression with radiation hardening by hardware software co design on platform fpgas", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of southern california": 2.0}}], "source": "ES"}, {"DBLP title": "OCP: Offload Co-Processor for energy efficiency in embedded mobile systems.", "DBLP authors": ["Jie Tang", "Chen Liu", "Yu-Liang Chou", "Shaoshan Liu"], "year": 2013, "MAG papers": [{"PaperId": 2053512330, "PaperTitle": "ocp offload co processor for energy efficiency in embedded mobile systems", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of california irvine": 1.0, "microsoft": 1.0, "intel": 1.0, "clarkson university": 1.0}}], "source": "ES"}, {"DBLP title": "Synthesizing accurate floating-point formulas.", "DBLP authors": ["Arnault Ioualalen", "Matthieu Martel"], "year": 2013, "MAG papers": [{"PaperId": 2140716004, "PaperTitle": "synthesizing accurate floating point formulas", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "The Denormal Logarithmic Number System.", "DBLP authors": ["Mark G. Arnold", "Sylvain Collange"], "year": 2013, "MAG papers": [{"PaperId": 2012015111, "PaperTitle": "the denormal logarithmic number system", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"french institute for research in computer science and automation": 1.0}}], "source": "ES"}, {"DBLP title": "A compact and scalable RNS architecture.", "DBLP authors": ["Pedro Miguens Matutino", "Ricardo Chaves", "Leonel Sousa"], "year": 2013, "MAG papers": [{"PaperId": 2071630756, "PaperTitle": "a compact and scalable rns architecture", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of lisbon": 3.0}}], "source": "ES"}, {"DBLP title": "3D stacked wide-operand adders: A case study.", "DBLP authors": ["George Razvan Voicu", "Mihai Lefter", "Marius Enachescu", "Sorin Dan Cotofana"], "year": 2013, "MAG papers": [{"PaperId": 2071128017, "PaperTitle": "3d stacked wide operand adders a case study", "Year": 2013, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"delft university of technology": 4.0}}], "source": "ES"}, {"DBLP title": "An effective New CRT based reverse converter for a novel moduli set {22n+1 - 1, 22n+1, 22n - 1}.", "DBLP authors": ["Edem Kwedzo Bankas", "Kazeem Alagbe Gbolagade", "Sorin Dan Cotofana"], "year": 2013, "MAG papers": [], "source": null}, {"DBLP title": "Fused floating-point two-term sum-of-squares unit.", "DBLP authors": ["Jae Hong Min", "Earl E. Swartzlander Jr."], "year": 2013, "MAG papers": [{"PaperId": 2143766777, "PaperTitle": "fused floating point two term sum of squares unit", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of texas at austin": 2.0}}], "source": "ES"}, {"DBLP title": "FARHAD: A Fault-Tolerant Power-Aware Hybrid Adder for add intensive applications.", "DBLP authors": ["Mohammad Hossein Hajkazemi", "Amirali Baniasadi", "Hossein Asadi"], "year": 2013, "MAG papers": [{"PaperId": 2030985583, "PaperTitle": "farhad a fault tolerant power aware hybrid adder for add intensive applications", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of victoria": 2.0, "sharif university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "A practical measure of FPGA floating point acceleration for High Performance Computing.", "DBLP authors": ["John D. Cappello", "Dave Strenski"], "year": 2013, "MAG papers": [{"PaperId": 2006153695, "PaperTitle": "a practical measure of fpga floating point acceleration for high performance computing", "Year": 2013, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"cray": 1.0}}], "source": "ES"}, {"DBLP title": "Sparse matrix-vector multiply on the Texas Instruments C6678 Digital Signal Processor.", "DBLP authors": ["Yang Gao", "Jason D. Bakos"], "year": 2013, "MAG papers": [{"PaperId": 2026326255, "PaperTitle": "sparse matrix vector multiply on the texas instruments c6678 digital signal processor", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of south carolina": 2.0}}], "source": "ES"}, {"DBLP title": "Transforming a linear algebra core to an FFT accelerator.", "DBLP authors": ["Ardavan Pedram", "John D. McCalpin", "Andreas Gerstlauer"], "year": 2013, "MAG papers": [{"PaperId": 2017813686, "PaperTitle": "transforming a linear algebra core to an fft accelerator", "Year": 2013, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"university of texas at austin": 3.0}}], "source": "ES"}, {"DBLP title": "Reduce, Reuse, Recycle (R3): A design methodology for Sparse Matrix Vector Multiplication on reconfigurable platforms.", "DBLP authors": ["Kevin Townsend", "Joseph Zambreno"], "year": 2013, "MAG papers": [], "source": null}, {"DBLP title": "Power optimization of sum-of-products design for signal processing applications.", "DBLP authors": ["Seok Won Heo", "Suk Joong Huh", "Milos D. Ercegovac"], "year": 2013, "MAG papers": [{"PaperId": 2133204362, "PaperTitle": "power optimization of sum of products design for signal processing applications", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"samsung": 1.0, "university of california los angeles": 2.0}}], "source": "ES"}, {"DBLP title": "An efficient & reconfigurable FPGA and ASIC implementation of a spectral Doppler ultrasound imaging system.", "DBLP authors": ["Adam Page", "Tinoosh Mohsenin"], "year": 2013, "MAG papers": [{"PaperId": 1998437378, "PaperTitle": "an efficient reconfigurable fpga and asic implementation of a spectral doppler ultrasound imaging system", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of maryland baltimore": 2.0}}], "source": "ES"}, {"DBLP title": "Hardware acceleration for Just-In-Time compilation on heterogeneous embedded systems.", "DBLP authors": ["M. Alexandre Carbon", "Yves Lhuillier", "Henri-Pierre Charles"], "year": 2013, "MAG papers": [{"PaperId": 2062215756, "PaperTitle": "hardware acceleration for just in time compilation on heterogeneous embedded systems", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Reconfigurable computing middleware for application portability and productivity.", "DBLP authors": ["Robert Kirchgessner", "Alan D. George", "Herman Lam"], "year": 2013, "MAG papers": [{"PaperId": 2127891110, "PaperTitle": "reconfigurable computing middleware for application portability and productivity", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of florida": 3.0}}], "source": "ES"}, {"DBLP title": "Microkernel hypervisor for a hybrid ARM-FPGA platform.", "DBLP authors": ["Khoa Dang Pham", "Abhishek Kumar Jain", "Jin Cui", "Suhaib A. Fahmy", "Douglas L. Maskell"], "year": 2013, "MAG papers": [{"PaperId": 2149625778, "PaperTitle": "microkernel hypervisor for a hybrid arm fpga platform", "Year": 2013, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {"nanyang technological university": 4.0}}], "source": "ES"}, {"DBLP title": "Private configuration environments (PCE) for efficient reconfiguration, in CGRAs.", "DBLP authors": ["Muhammad Adeel Tajammul", "Syed M. A. H. Jafri", "Ahmed Hemani", "Juha Plosila", "Hannu Tenhunen"], "year": 2013, "MAG papers": [{"PaperId": 2026412731, "PaperTitle": "private configuration environments pce for efficient reconfiguration in cgras", "Year": 2013, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"university of turku": 1.0}}], "source": "ES"}, {"DBLP title": "A comparison of correntropy-based feature tracking on FPGAs and GPUs.", "DBLP authors": ["Patrick Cooke", "Jeremy Fowers", "Greg Stitt", "Lee Hunt"], "year": 2013, "MAG papers": [{"PaperId": 2169120285, "PaperTitle": "a comparison of correntropy based feature tracking on fpgas and gpus", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of florida": 3.0}}], "source": "ES"}, {"DBLP title": "BioBlaze: Multi-core SIMD ASIP for DNA sequence alignment.", "DBLP authors": ["Nuno Neves", "Nuno Sebasti\u00e3o", "Andre Patricio", "David Martins de Matos", "Pedro Tom\u00e1s", "Paulo F. Flores", "Nuno Roma"], "year": 2013, "MAG papers": [{"PaperId": 2132634714, "PaperTitle": "bioblaze multi core simd asip for dna sequence alignment", "Year": 2013, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"inesc id": 7.0}}], "source": "ES"}, {"DBLP title": "A real-time implementation of the Total Focusing Method for rapid and precise diagnostic in non destructive evaluation.", "DBLP authors": ["Mickael Njiki", "Abdelhafid Elouardi", "Samir Bouaziz", "Olivier Casula", "Olivier Roy"], "year": 2013, "MAG papers": [{"PaperId": 2098936400, "PaperTitle": "a real time implementation of the total focusing method for rapid and precise diagnostic in non destructive evaluation", "Year": 2013, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Novel Multi-Layer Network Decomposition boosting acceleration of multi-core algorithms.", "DBLP authors": ["Athanasios K. Grivas", "Terrence S. T. Mak", "Alex Yakovlev", "Jonny Wray"], "year": 2013, "MAG papers": [{"PaperId": 2038725779, "PaperTitle": "novel multi layer network decomposition boosting acceleration of multi core algorithms", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"the chinese university of hong kong": 1.0, "newcastle university": 2.0}}], "source": "ES"}, {"DBLP title": "On the performance of code block segmentation for LTE-advanced.", "DBLP authors": ["Karlo G. Lenzi", "Felipe A. P. Figueiredo", "Jos\u00e9 A. Bianco Filho", "Fabr\u00edcio L. Figueiredo"], "year": 2013, "MAG papers": [{"PaperId": 2156053679, "PaperTitle": "on the performance of code block segmentation for lte advanced", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Accelerating the performance of stochastic encoding-based computations by sharing bits in consecutive bit streams.", "DBLP authors": ["Peng Li", "David J. Lilja"], "year": 2013, "MAG papers": [{"PaperId": 1997486381, "PaperTitle": "accelerating the performance of stochastic encoding based computations by sharing bits in consecutive bit streams", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of minnesota": 2.0}}], "source": "ES"}, {"DBLP title": "FPGA-based HPC application design for non-experts.", "DBLP authors": ["David Uliana", "Krzysztof Kepa", "Peter Athanas"], "year": 2013, "MAG papers": [{"PaperId": 2293908424, "PaperTitle": "fpga based hpc application design for non experts", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of virginia": 3.0}}, {"PaperId": 2185138046, "PaperTitle": "fpga based hpc application design for non experts", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of virginia": 3.0}}], "source": "ES"}, {"DBLP title": "Accelerating nonlinear diffusion tensor estimation for medical image processing using high performance GPU clusters.", "DBLP authors": ["Vinh Q. Dang", "Esam El-Araby", "Lam H. Dao", "Lin-Ching Chang"], "year": 2013, "MAG papers": [{"PaperId": 1975800953, "PaperTitle": "accelerating nonlinear diffusion tensor estimation for medical image processing using high performance gpu clusters", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"the catholic university of america": 4.0}}], "source": "ES"}, {"DBLP title": "FPGA and ASIC square root designs for high performance and power efficiency.", "DBLP authors": ["Shashank Suresh", "Spiridon F. Beldianu", "Sotirios G. Ziavras"], "year": 2013, "MAG papers": [{"PaperId": 1979147362, "PaperTitle": "fpga and asic square root designs for high performance and power efficiency", "Year": 2013, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"new jersey institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Linear algebra computations in heterogeneous systems.", "DBLP authors": ["Sam Skalicky", "Sonia L\u00f3pez", "Marcin Lukowiak", "James Letendre", "David Gasser"], "year": 2013, "MAG papers": [{"PaperId": 2063532530, "PaperTitle": "linear algebra computations in heterogeneous systems", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"rochester institute of technology": 5.0}}], "source": "ES"}, {"DBLP title": "Unifying CORDIC and Box-Muller algorithms: An accurate and efficient Gaussian Random Number generator.", "DBLP authors": ["Jamshaid Sarwar Malik", "Ahmed Hemani", "Nasirud Din Gohar"], "year": 2013, "MAG papers": [{"PaperId": 1987528813, "PaperTitle": "unifying cordic and box muller algorithms an accurate and efficient gaussian random number generator", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"national university of science and technology": 1.0}}], "source": "ES"}, {"DBLP title": "A highly efficient, thread-safe software cache implementation for tightly-coupled multicore clusters.", "DBLP authors": ["Christian Pinto", "Luca Benini"], "year": 2013, "MAG papers": [{"PaperId": 2057995607, "PaperTitle": "a highly efficient thread safe software cache implementation for tightly coupled multicore clusters", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of bologna": 2.0}}], "source": "ES"}, {"DBLP title": "Incorporating temperature-leakage interdependency into dynamic voltage scaling for real-time systems.", "DBLP authors": ["Junjun Gu", "Gang Qu"], "year": 2013, "MAG papers": [{"PaperId": 2071446041, "PaperTitle": "incorporating temperature leakage interdependency into dynamic voltage scaling for real time systems", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of maryland college park": 1.0, "altera": 1.0}}], "source": "ES"}, {"DBLP title": "Hybrid SPM-cache architectures to achieve high time predictability and performance.", "DBLP authors": ["Wei Zhang", "Yiqiang Ding"], "year": 2013, "MAG papers": [{"PaperId": 2043199222, "PaperTitle": "hybrid spm cache architectures to achieve high time predictability and performance", "Year": 2013, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"virginia commonwealth university": 2.0}}], "source": "ES"}, {"DBLP title": "A low-power Content-Addressable Memory based on clustered-sparse networks.", "DBLP authors": ["Hooman Jarollahi", "Vincent Gripon", "Naoya Onizawa", "Warren J. Gross"], "year": 2013, "MAG papers": [{"PaperId": 2055611966, "PaperTitle": "a low power content addressable memory based on clustered sparse networks", "Year": 2013, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"mcgill university": 3.0, "ecole nationale superieure des telecommunications de bretagne": 1.0}}, {"PaperId": 3103704822, "PaperTitle": "a low power content addressable memory based on clustered sparse networks", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"mcgill university": 3.0, "ecole nationale superieure des telecommunications de bretagne": 1.0}}], "source": "ES"}, {"DBLP title": "Exploring hardware support for scaling irregular applications on multi-node multi-core architectures.", "DBLP authors": ["Simone Secchi", "Marco Ceriani", "Antonino Tumeo", "Oreste Villa", "Gianluca Palermo", "Luigi Raffo"], "year": 2013, "MAG papers": [{"PaperId": 2123921053, "PaperTitle": "exploring hardware support for scaling irregular applications on multi node multi core architectures", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"pacific northwest national laboratory": 2.0}}], "source": "ES"}, {"DBLP title": "Design-for-adaptivity of microarchitectures.", "DBLP authors": ["Maxim Rykunov", "Andrey Mokhov", "Danil Sokolov", "Alex Yakovlev", "Albert Koelmans"], "year": 2013, "MAG papers": [{"PaperId": 2009271959, "PaperTitle": "design for adaptivity of microarchitectures", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"newcastle university": 5.0}}], "source": "ES"}, {"DBLP title": "GPU acceleration of Data Assembly in Finite Element Methods and its energy implications.", "DBLP authors": ["Li Tang", "Xiaobo Sharon Hu", "Danny Z. Chen", "Michael T. Niemier", "Richard F. Barrett", "Simon D. Hammond", "Genie Hsieh"], "year": 2013, "MAG papers": [{"PaperId": 2052283284, "PaperTitle": "gpu acceleration of data assembly in finite element methods and its energy implications", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"sandia national laboratories": 3.0, "university of notre dame": 4.0}}], "source": "ES"}, {"DBLP title": "A distributed CPU-GPU framework for pairwise alignments on large-scale sequence datasets.", "DBLP authors": ["Da Li", "Kittisak Sajjapongse", "Huan Truong", "Gavin C. Conant", "Michela Becchi"], "year": 2013, "MAG papers": [{"PaperId": 1965278677, "PaperTitle": "a distributed cpu gpu framework for pairwise alignments on large scale sequence datasets", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of missouri": 5.0}}], "source": "ES"}, {"DBLP title": "A Reconfigurable Application-specific Instruction-set Processor for Fast Fourier Transform processing.", "DBLP authors": ["Waqar Hussain", "Xiaolin Chen", "Gerd Ascheid", "Jari Nurmi"], "year": 2013, "MAG papers": [{"PaperId": 2019183874, "PaperTitle": "a reconfigurable application specific instruction set processor for fast fourier transform processing", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"tampere university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Correctly rounded architectures for Floating-Point multi-operand addition and dot-product computation.", "DBLP authors": ["Tao Yao", "Deyuan Gao", "Xiaoya Fan", "Jari Nurmi"], "year": 2013, "MAG papers": [{"PaperId": 2001966371, "PaperTitle": "correctly rounded architectures for floating point multi operand addition and dot product computation", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"northwestern polytechnical university": 3.0, "tampere university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Highly scalable on-the-fly interleaved address generation for UMTS/HSPA+ parallel turbo decoder.", "DBLP authors": ["Aida Vosoughi", "Guohui Wang", "Hao Shen", "Joseph R. Cavallaro", "Yuanbin Guo"], "year": 2013, "MAG papers": [{"PaperId": 2121896154, "PaperTitle": "highly scalable on the fly interleaved address generation for umts hspa parallel turbo decoder", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"rice university": 4.0}}], "source": "ES"}, {"DBLP title": "Implementing high-performance, low-power FPGA-based optical flow accelerators in C.", "DBLP authors": ["Joshua S. Monson", "Michael J. Wirthlin", "Brad L. Hutchings"], "year": 2013, "MAG papers": [{"PaperId": 1967549803, "PaperTitle": "implementing high performance low power fpga based optical flow accelerators in c", "Year": 2013, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"brigham young university": 3.0}}], "source": "ES"}, {"DBLP title": "A scalable RC architecture for mean-shift clustering.", "DBLP authors": ["Stefan Craciun", "Gongyu Wang", "Alan D. George", "Herman Lam", "Jos\u00e9 C. Pr\u00edncipe"], "year": 2013, "MAG papers": [{"PaperId": 1994592955, "PaperTitle": "a scalable rc architecture for mean shift clustering", "Year": 2013, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"university of florida": 5.0}}], "source": "ES"}]