
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001227                       # Number of seconds simulated
sim_ticks                                  1227022083                       # Number of ticks simulated
final_tick                                 1227022083                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 101196                       # Simulator instruction rate (inst/s)
host_op_rate                                   284882                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               31263263                       # Simulator tick rate (ticks/s)
host_mem_usage                               33831784                       # Number of bytes of host memory used
host_seconds                                    39.25                       # Real time elapsed on the host
sim_insts                                     3971738                       # Number of instructions simulated
sim_ops                                      11181043                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   1227022083                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu0.inst          55488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data         984832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst          55360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data         982848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst          55488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data         985344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst          54912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data         974848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            4149120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        55488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst        55360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst        55488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst        54912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        221248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       837248                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          837248                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst             867                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data           15388                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst             865                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data           15357                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst             867                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data           15396                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst             858                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data           15232                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               64830                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         13082                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              13082                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst          45221680                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         802619622                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst          45117362                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data         801002699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst          45221680                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data         803036892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst          44752251                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data         794482849                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3381455034                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst     45221680                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst     45117362                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst     45221680                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst     44752251                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        180312973                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       682341428                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            682341428                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       682341428                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst         45221680                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        802619622                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst         45117362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data        801002699                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst         45221680                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data        803036892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst         44752251                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data        794482849                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4063796462                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED   1227022083                       # Cumulative time (in ticks) in various power states
system.cpu0.branchPred.lookups                 179791                       # Number of BP lookups
system.cpu0.branchPred.condPredicted           179791                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             2785                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups              154369                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                  20068                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect               361                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.indirectLookups         154369                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectHits             61859                       # Number of indirect target hits.
system.cpu0.branchPred.indirectMisses           92510                       # Number of indirect misses.
system.cpu0.branchPredindirectMispredicted         2103                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1227022083                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                     266598                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                     180155                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                         3671                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                         1142                       # TLB misses on write requests
system.cpu0.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED   1227022083                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED   1227022083                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                     133621                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                          165                       # TLB misses on write requests
system.cpu0.workload.numSyscalls                   30                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON     1227022083                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                         3684752                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles            160640                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                       1058350                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                     179791                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches             81927                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                      3444707                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   5810                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                 149                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          492                       # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.IcacheWaitRetryStallCycles          107                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                   133522                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                 1128                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples           3609006                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.809765                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.284048                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                 3149390     87.26%     87.26% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                   25341      0.70%     87.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                   34548      0.96%     88.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                   24770      0.69%     89.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   27449      0.76%     90.37% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   19373      0.54%     90.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                   27130      0.75%     91.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   23783      0.66%     92.32% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  277222      7.68%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total             3609006                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.048793                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.287224                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                  126082                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles              3111676                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                   139277                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles               229066                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                  2905                       # Number of cycles decode is squashing
system.cpu0.decode.DecodedInsts               2901974                       # Number of instructions handled by decode
system.cpu0.rename.SquashCycles                  2905                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                  206185                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                1512135                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          3850                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                   287504                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles              1596427                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts               2891042                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents                  228                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                396353                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                   121                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents               1163325                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands            3974190                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups              9231108                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups         5913742                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups            40438                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps              3873375                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                  100659                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts                89                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts            86                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                  1078218                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads              270065                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores             183935                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads            28901                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores            7405                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                   2870912                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                597                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                  2847656                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued              857                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          71259                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        97162                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved           471                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples      3609006                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.789042                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.549995                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0            2576788     71.40%     71.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1             275815      7.64%     79.04% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2             278012      7.70%     86.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3             219604      6.08%     92.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             100527      2.79%     95.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5              66607      1.85%     97.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6              42113      1.17%     98.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              27136      0.75%     99.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              22404      0.62%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total        3609006                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  15666     65.49%     65.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     65.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     65.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                   15      0.06%     65.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     65.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     65.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     65.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     65.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     65.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     65.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     65.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     65.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     65.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     65.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     65.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     65.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     65.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     65.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     65.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     65.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     65.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     65.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     65.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     65.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     65.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     65.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     65.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     65.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     65.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     65.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     65.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                  4263     17.82%     83.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 3803     15.90%     99.28% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               10      0.04%     99.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite             163      0.68%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass            40120      1.41%      1.41% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu              2040556     71.66%     73.07% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               46294      1.63%     74.69% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv               271030      9.52%     84.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd               1155      0.04%     84.25% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     84.25% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     84.25% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     84.25% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     84.25% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     84.25% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     84.25% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     84.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     84.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     84.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     84.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     84.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     84.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     84.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     84.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     84.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     84.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     84.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     84.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     84.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     84.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     84.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     84.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     84.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     84.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     84.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.25% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     84.25% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead              265352      9.32%     93.57% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             143291      5.03%     98.60% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead           2273      0.08%     98.68% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite         37585      1.32%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total               2847656                       # Type of FU issued
system.cpu0.iq.rate                          0.772822                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                      23920                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.008400                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads           9246573                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes          2900901                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses      2798140                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads              82522                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes             41941                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses        41046                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses               2790126                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                  41330                       # Number of floating point alu accesses
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iew.lsq.thread0.forwLoads           84924                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         8793                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses           21                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           77                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         6279                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads           26                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked           29                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                  2905                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                1094348                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles               383674                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts            2871509                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              147                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts               270065                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts              183935                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               250                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                  6719                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents               373325                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            77                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           614                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect         3107                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                3721                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts              2841646                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts               266555                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             6010                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_refs                      446698                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                  170217                       # Number of branches executed
system.cpu0.iew.exec_stores                    180143                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.771191                       # Inst execution rate
system.cpu0.iew.wb_sent                       2840287                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                      2839186                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                  2219057                       # num instructions producing a value
system.cpu0.iew.wb_consumers                  5943359                       # num instructions consuming a value
system.cpu0.iew.wb_rate                      0.770523                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.373367                       # average fanout of values written-back
system.cpu0.commit.commitSquashedInsts          71300                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            126                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts             2847                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples      3597676                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.778314                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.867948                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0      2616725     72.73%     72.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1       557539     15.50%     88.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2        69901      1.94%     90.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3        64482      1.79%     91.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4        38262      1.06%     93.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5        57680      1.60%     94.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6        27683      0.77%     95.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        21442      0.60%     96.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       143962      4.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total      3597676                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts              995158                       # Number of instructions committed
system.cpu0.commit.committedOps               2800123                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                        438895                       # Number of memory references committed
system.cpu0.commit.loads                       261251                       # Number of loads committed
system.cpu0.commit.membars                         64                       # Number of memory barriers committed
system.cpu0.commit.branches                    167124                       # Number of branches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.commit.fp_insts                     40759                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                  2759865                       # Number of committed integer instructions.
system.cpu0.commit.function_calls               19217                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass        39175      1.40%      1.40% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu         2003906     71.56%     72.96% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          46069      1.65%     74.61% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv          270998      9.68%     84.29% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd          1080      0.04%     84.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     84.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     84.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     84.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     84.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     84.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     84.33% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     84.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     84.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     84.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     84.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     84.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     84.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     84.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     84.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     84.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     84.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     84.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     84.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     84.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     84.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     84.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     84.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     84.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     84.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     84.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.33% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.33% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead         259096      9.25%     93.58% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        140243      5.01%     98.59% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead         2155      0.08%     98.66% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite        37401      1.34%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total          2800123                       # Class of committed instruction
system.cpu0.commit.bw_lim_events               143962                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                     6325137                       # The number of ROB reads
system.cpu0.rob.rob_writes                    5754541                       # The number of ROB writes
system.cpu0.timesIdled                            497                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          75746                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                     995158                       # Number of Instructions Simulated
system.cpu0.committedOps                      2800123                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.702680                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.702680                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.270075                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.270075                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                 5826640                       # number of integer regfile reads
system.cpu0.int_regfile_writes                3073276                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                    40016                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    3361                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                  2450047                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                  839285                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                 772154                       # number of misc regfile reads
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1227022083                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements            14931                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          497.615488                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             323251                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            15443                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            20.931879                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           150183                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   497.615488                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.971905                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.971905                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          247                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          236                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          2887427                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         2887427                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED   1227022083                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::cpu0.data       154141                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         154141                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data       169101                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        169101                       # number of WriteReq hits
system.cpu0.dcache.demand_hits::cpu0.data       323242                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          323242                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data       323242                       # number of overall hits
system.cpu0.dcache.overall_hits::total         323242                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data        27211                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        27211                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         8545                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         8545                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::cpu0.data        35756                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         35756                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        35756                       # number of overall misses
system.cpu0.dcache.overall_misses::total        35756                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data   1754737839                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1754737839                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    578111309                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    578111309                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data   2332849148                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2332849148                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data   2332849148                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2332849148                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data       181352                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       181352                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data       177646                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       177646                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data       358998                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       358998                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data       358998                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       358998                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.150045                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.150045                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.048101                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.048101                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.099599                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.099599                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.099599                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.099599                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 64486.341516                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 64486.341516                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 67654.922060                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 67654.922060                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 65243.571652                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 65243.571652                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 65243.571652                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 65243.571652                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          986                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               10                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    98.600000                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks         8115                       # number of writebacks
system.cpu0.dcache.writebacks::total             8115                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data        20301                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        20301                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data            4                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data        20305                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        20305                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data        20305                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        20305                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data         6910                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         6910                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data         8541                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         8541                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data        15451                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        15451                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data        15451                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        15451                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data    449432784                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    449432784                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    572160933                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    572160933                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data   1021593717                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1021593717                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data   1021593717                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1021593717                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.038103                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.038103                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.048079                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.048079                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.043039                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.043039                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.043039                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.043039                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 65040.923878                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 65040.923878                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 66989.923077                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 66989.923077                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 66118.291179                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 66118.291179                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 66118.291179                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 66118.291179                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1227022083                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1227022083                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED   1227022083                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements              427                       # number of replacements
system.cpu0.icache.tags.tagsinuse          505.304980                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             132341                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              939                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           140.938232                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            76257                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   505.304980                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.986924                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.986924                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          116                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          386                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          1069107                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         1069107                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED   1227022083                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::cpu0.inst       132341                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         132341                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst       132341                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          132341                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst       132341                       # number of overall hits
system.cpu0.icache.overall_hits::total         132341                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst         1180                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         1180                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst         1180                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          1180                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst         1180                       # number of overall misses
system.cpu0.icache.overall_misses::total         1180                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     73781143                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     73781143                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     73781143                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     73781143                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     73781143                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     73781143                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst       133521                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       133521                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst       133521                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       133521                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst       133521                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       133521                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.008838                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.008838                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.008838                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.008838                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.008838                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.008838                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 62526.392373                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 62526.392373                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 62526.392373                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 62526.392373                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 62526.392373                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 62526.392373                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1922                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               20                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    96.100000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks          427                       # number of writebacks
system.cpu0.icache.writebacks::total              427                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          241                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          241                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          241                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          241                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          241                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          241                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          939                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          939                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          939                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          939                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          939                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          939                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     59722217                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     59722217                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     59722217                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     59722217                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     59722217                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     59722217                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.007033                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.007033                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.007033                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.007033                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.007033                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.007033                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 63601.935037                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 63601.935037                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 63601.935037                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 63601.935037                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 63601.935037                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 63601.935037                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1227022083                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1227022083                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1227022083                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.replacements           12314                       # number of replacements
system.cpu0.l2cache.tags.tagsinuse        3671.473406                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs             15329                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs           16410                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            0.934126                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle           73000                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::writebacks    48.768137                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::cpu0.inst   275.245015                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::cpu0.data  3347.460255                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::writebacks     0.011906                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::cpu0.inst     0.067198                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::cpu0.data     0.817251                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.896356                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          265                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         1604                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3         2099                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses          143370                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses         143370                       # Number of data accesses
system.cpu0.l2cache.pwrStateResidencyTicks::UNDEFINED   1227022083                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.WritebackDirty_hits::writebacks         8115                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total         8115                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackClean_hits::writebacks          424                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total          424                       # number of WritebackClean hits
system.cpu0.l2cache.UpgradeReq_hits::cpu0.data            7                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total            7                       # number of UpgradeReq hits
system.cpu0.l2cache.ReadExReq_hits::cpu0.data            8                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total            8                       # number of ReadExReq hits
system.cpu0.l2cache.ReadCleanReq_hits::cpu0.inst           63                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadCleanReq_hits::total           63                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadSharedReq_hits::cpu0.data           16                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total           16                       # number of ReadSharedReq hits
system.cpu0.l2cache.demand_hits::cpu0.inst           63                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::cpu0.data           24                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total             87                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::cpu0.inst           63                       # number of overall hits
system.cpu0.l2cache.overall_hits::cpu0.data           24                       # number of overall hits
system.cpu0.l2cache.overall_hits::total            87                       # number of overall hits
system.cpu0.l2cache.ReadExReq_misses::cpu0.data         8526                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total         8526                       # number of ReadExReq misses
system.cpu0.l2cache.ReadCleanReq_misses::cpu0.inst          876                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadCleanReq_misses::total          876                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadSharedReq_misses::cpu0.data         6894                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total         6894                       # number of ReadSharedReq misses
system.cpu0.l2cache.demand_misses::cpu0.inst          876                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::cpu0.data        15420                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total        16296                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::cpu0.inst          876                       # number of overall misses
system.cpu0.l2cache.overall_misses::cpu0.data        15420                       # number of overall misses
system.cpu0.l2cache.overall_misses::total        16296                       # number of overall misses
system.cpu0.l2cache.ReadExReq_miss_latency::cpu0.data    563581188                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total    563581188                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::cpu0.inst     58582359                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::total     58582359                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::cpu0.data    442474749                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total    442474749                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.demand_miss_latency::cpu0.inst     58582359                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::cpu0.data   1006055937                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total   1064638296                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::cpu0.inst     58582359                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::cpu0.data   1006055937                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total   1064638296                       # number of overall miss cycles
system.cpu0.l2cache.WritebackDirty_accesses::writebacks         8115                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total         8115                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::writebacks          424                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total          424                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::cpu0.data            7                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total            7                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::cpu0.data         8534                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total         8534                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::cpu0.inst          939                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::total          939                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::cpu0.data         6910                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total         6910                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.demand_accesses::cpu0.inst          939                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::cpu0.data        15444                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total        16383                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::cpu0.inst          939                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::cpu0.data        15444                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total        16383                       # number of overall (read+write) accesses
system.cpu0.l2cache.ReadExReq_miss_rate::cpu0.data     0.999063                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.999063                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::cpu0.inst     0.932907                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::total     0.932907                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::cpu0.data     0.997685                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.997685                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_miss_rate::cpu0.inst     0.932907                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::cpu0.data     0.998446                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.994690                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::cpu0.inst     0.932907                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::cpu0.data     0.998446                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.994690                       # miss rate for overall accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::cpu0.data 66101.476425                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 66101.476425                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::cpu0.inst 66874.839041                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::total 66874.839041                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::cpu0.data 64182.586162                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 64182.586162                       # average ReadSharedReq miss latency
system.cpu0.l2cache.demand_avg_miss_latency::cpu0.inst 66874.839041                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::cpu0.data 65243.575681                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 65331.265096                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::cpu0.inst 66874.839041                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::cpu0.data 65243.575681                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 65331.265096                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::writebacks         4881                       # number of writebacks
system.cpu0.l2cache.writebacks::total            4881                       # number of writebacks
system.cpu0.l2cache.ReadExReq_mshr_misses::cpu0.data         8526                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total         8526                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::cpu0.inst          876                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::total          876                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::cpu0.data         6894                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total         6894                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.demand_mshr_misses::cpu0.inst          876                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::cpu0.data        15420                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total        16296                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::cpu0.inst          876                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::cpu0.data        15420                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total        16296                       # number of overall MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::cpu0.data    539443555                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total    539443555                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::cpu0.inst     56098559                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::total     56098559                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::cpu0.data    422967613                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total    422967613                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.inst     56098559                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.data    962411168                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total   1018509727                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.inst     56098559                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.data    962411168                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total   1018509727                       # number of overall MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::cpu0.data     0.999063                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.999063                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.932907                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::total     0.932907                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::cpu0.data     0.997685                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.997685                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.inst     0.932907                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.data     0.998446                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.994690                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.inst     0.932907                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.data     0.998446                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.994690                       # mshr miss rate for overall accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::cpu0.data 63270.414614                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 63270.414614                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 64039.450913                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 64039.450913                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 61353.004497                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61353.004497                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.inst 64039.450913                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.data 62413.175616                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 62500.596895                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.inst 64039.450913                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.data 62413.175616                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 62500.596895                       # average overall mshr miss latency
system.cpu0.toL2Bus.snoop_filter.tot_requests        31748                       # Total number of requests made to the snoop filter.
system.cpu0.toL2Bus.snoop_filter.hit_single_requests        15365                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.snoop_filter.tot_snoops          548                       # Total number of snoops made to the snoop filter.
system.cpu0.toL2Bus.snoop_filter.hit_single_snoops          548                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.pwrStateResidencyTicks::UNDEFINED   1227022083                       # Cumulative time (in ticks) in various power states
system.cpu0.toL2Bus.trans_dist::ReadResp         7848                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WritebackDirty        12996                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WritebackClean          427                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::CleanEvict        14284                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::UpgradeReq            7                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::UpgradeResp            7                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExReq         8534                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExResp         8534                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadCleanReq          939                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadSharedReq         6910                       # Transaction distribution
system.cpu0.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side         2305                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side        45832                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count::total            48137                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side        87424                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side      1507712                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size::total           1595136                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.snoops                      12349                       # Total snoops (count)
system.cpu0.toL2Bus.snoopTraffic               312384                       # Total snoop traffic (bytes)
system.cpu0.toL2Bus.snoop_fanout::samples        28739                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::mean       0.019347                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::stdev      0.137742                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::0             28183     98.07%     98.07% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::1               556      1.93%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::total         28739                       # Request fanout histogram
system.cpu0.toL2Bus.reqLayer0.occupancy      16261056                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.reqLayer0.utilization          1.3                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer0.occupancy       938061                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer1.occupancy     15429888                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer1.utilization          1.3                       # Layer utilization (%)
system.cpu1.branchPred.lookups                 179785                       # Number of BP lookups
system.cpu1.branchPred.condPredicted           179785                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect             2833                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups              153405                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                  20065                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect               388                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.indirectLookups         153405                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectHits             61658                       # Number of indirect target hits.
system.cpu1.branchPred.indirectMisses           91747                       # Number of indirect misses.
system.cpu1.branchPredindirectMispredicted         2139                       # Number of mispredicted indirect branches.
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1227022083                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                     266010                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                     179865                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                         3688                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                         1140                       # TLB misses on write requests
system.cpu1.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED   1227022083                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED   1227022083                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                     133528                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                          199                       # TLB misses on write requests
system.cpu1.workload.numSyscalls                   30                       # Number of system calls
system.cpu1.pwrStateResidencyTicks::ON     1227022083                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                         3684752                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles            161489                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                       1056992                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                     179785                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches             81723                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                      3445442                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                   5968                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                 113                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          681                       # Number of stall cycles due to pending traps
system.cpu1.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.IcacheWaitRetryStallCycles          143                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                   133395                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                 1167                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples           3610858                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.808631                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            2.282766                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                 3151719     87.28%     87.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                   25277      0.70%     87.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                   34536      0.96%     88.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                   24757      0.69%     89.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   27376      0.76%     90.38% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   19323      0.54%     90.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   27033      0.75%     91.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   23783      0.66%     92.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  277054      7.67%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total             3610858                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.048792                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       0.286856                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                  125987                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles              3113853                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                   139048                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles               228986                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                  2984                       # Number of cycles decode is squashing
system.cpu1.decode.DecodedInsts               2899462                       # Number of instructions handled by decode
system.cpu1.rename.SquashCycles                  2984                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                  205980                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                1510318                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          4793                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                   287292                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles              1599491                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts               2888438                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents                  264                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                395901                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents                   208                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents               1166800                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands            3970316                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups              9222604                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups         5908284                       # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups            40319                       # Number of floating rename lookups
system.cpu1.rename.CommittedMaps              3867795                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                  102320                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                86                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            84                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                  1076572                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads              269658                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores             183594                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads            28046                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            7376                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                   2867425                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                628                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                  2843610                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued              915                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined          72333                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined       100232                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved           502                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples      3610858                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.787516                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.548390                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0            2579656     71.44%     71.44% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1             275714      7.64%     79.08% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2             277737      7.69%     86.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             219451      6.08%     92.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             100489      2.78%     95.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              66454      1.84%     97.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6              41956      1.16%     98.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              27101      0.75%     99.38% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              22300      0.62%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total        3610858                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  15583     65.38%     65.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     65.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     65.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                   15      0.06%     65.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     65.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     65.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     65.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     65.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     65.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     65.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     65.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     65.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     65.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     65.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     65.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     65.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     65.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     65.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     65.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     65.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     65.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     65.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     65.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     65.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     65.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     65.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     65.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     65.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     65.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     65.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     65.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                  4273     17.93%     83.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 3782     15.87%     99.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                6      0.03%     99.26% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite             176      0.74%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass            40155      1.41%      1.41% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu              2037565     71.65%     73.07% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult               46244      1.63%     74.69% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv               270854      9.53%     84.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd               1127      0.04%     84.26% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     84.26% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     84.26% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     84.26% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     84.26% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     84.26% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     84.26% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     84.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     84.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     84.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     84.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     84.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     84.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     84.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     84.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     84.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     84.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     84.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     84.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     84.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     84.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     84.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     84.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     84.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     84.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     84.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.26% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     84.26% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead              264822      9.31%     93.57% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             142992      5.03%     98.60% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead           2239      0.08%     98.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite         37612      1.32%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total               2843610                       # Type of FU issued
system.cpu1.iq.rate                          0.771724                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                      23835                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.008382                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads           9240358                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes          2898652                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses      2793785                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads              82469                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes             41805                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses        41021                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses               2785989                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                  41301                       # Number of floating point alu accesses
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iew.lsq.thread0.forwLoads           84628                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads         9059                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation           77                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores         6226                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           28                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked          110                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                  2984                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                1094876                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles               377418                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts            2868053                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts              112                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts               269658                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts              183594                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts               261                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                  6707                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents               367086                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents            77                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect           643                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect         3194                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                3837                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts              2837429                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts               265963                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts             6180                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_refs                      445817                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                  169655                       # Number of branches executed
system.cpu1.iew.exec_stores                    179854                       # Number of stores executed
system.cpu1.iew.exec_rate                    0.770046                       # Inst execution rate
system.cpu1.iew.wb_sent                       2836004                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                      2834806                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                  2215928                       # num instructions producing a value
system.cpu1.iew.wb_consumers                  5936223                       # num instructions consuming a value
system.cpu1.iew.wb_rate                      0.769334                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.373289                       # average fanout of values written-back
system.cpu1.commit.commitSquashedInsts          72355                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls            126                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts             2929                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples      3599355                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.776686                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.865869                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0      2619490     72.78%     72.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1       557117     15.48%     88.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2        69834      1.94%     90.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3        64343      1.79%     91.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4        38256      1.06%     93.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        57667      1.60%     94.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        27665      0.77%     95.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        21457      0.60%     96.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       143526      3.99%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total      3599355                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts              993074                       # Number of instructions committed
system.cpu1.commit.committedOps               2795570                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                        437931                       # Number of memory references committed
system.cpu1.commit.loads                       260575                       # Number of loads committed
system.cpu1.commit.membars                         64                       # Number of memory barriers committed
system.cpu1.commit.branches                    166588                       # Number of branches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.commit.fp_insts                     40759                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                  2755336                       # Number of committed integer instructions.
system.cpu1.commit.function_calls               19193                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass        39151      1.40%      1.40% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         2000509     71.56%     72.96% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult          46069      1.65%     74.61% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv          270830      9.69%     84.30% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd          1080      0.04%     84.33% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     84.33% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     84.33% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     84.33% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     84.33% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     84.33% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     84.33% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     84.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     84.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     84.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     84.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     84.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     84.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     84.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     84.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     84.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     84.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     84.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     84.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     84.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     84.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     84.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     84.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     84.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     84.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     84.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.33% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.33% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead         258420      9.24%     93.58% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        139955      5.01%     98.59% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead         2155      0.08%     98.66% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite        37401      1.34%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total          2795570                       # Class of committed instruction
system.cpu1.commit.bw_lim_events               143526                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                     6323754                       # The number of ROB reads
system.cpu1.rob.rob_writes                    5747734                       # The number of ROB writes
system.cpu1.timesIdled                            491                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                          73894                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.committedInsts                     993074                       # Number of Instructions Simulated
system.cpu1.committedOps                      2795570                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.710451                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.710451                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.269509                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.269509                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                 5819329                       # number of integer regfile reads
system.cpu1.int_regfile_writes                3069402                       # number of integer regfile writes
system.cpu1.fp_regfile_reads                    39976                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                    3315                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                  2446387                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                  837749                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                 770220                       # number of misc regfile reads
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1227022083                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements            14921                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          497.734942                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             322650                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            15433                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            20.906499                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           155178                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   497.734942                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.972139                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.972139                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          244                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          239                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          2881881                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         2881881                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED   1227022083                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::cpu1.data       153834                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         153834                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data       168810                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        168810                       # number of WriteReq hits
system.cpu1.dcache.demand_hits::cpu1.data       322644                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          322644                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data       322644                       # number of overall hits
system.cpu1.dcache.overall_hits::total         322644                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data        27114                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        27114                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data         8548                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         8548                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::cpu1.data        35662                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         35662                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data        35662                       # number of overall misses
system.cpu1.dcache.overall_misses::total        35662                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data   1757803104                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1757803104                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data    578225194                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    578225194                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data   2336028298                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2336028298                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data   2336028298                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2336028298                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data       180948                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       180948                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data       177358                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       177358                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data       358306                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       358306                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data       358306                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       358306                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.149844                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.149844                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.048196                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.048196                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.099529                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.099529                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.099529                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.099529                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 64830.091613                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 64830.091613                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 67644.500936                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 67644.500936                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 65504.691212                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 65504.691212                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 65504.691212                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 65504.691212                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         1088                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               16                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs           68                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks         8115                       # number of writebacks
system.cpu1.dcache.writebacks::total             8115                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data        20219                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        20219                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data            3                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data        20222                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        20222                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data        20222                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        20222                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data         6895                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6895                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data         8545                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         8545                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data        15440                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        15440                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data        15440                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        15440                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data    451153395                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    451153395                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data    572318774                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    572318774                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   1023472169                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1023472169                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   1023472169                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1023472169                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.038105                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.038105                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.048179                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.048179                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.043092                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.043092                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.043092                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.043092                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 65431.964467                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 65431.964467                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 66977.036161                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 66977.036161                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 66287.057578                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 66287.057578                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 66287.057578                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 66287.057578                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1227022083                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1227022083                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED   1227022083                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements              428                       # number of replacements
system.cpu1.icache.tags.tagsinuse          505.214064                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             132213                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              940                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           140.652128                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            81252                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   505.214064                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.986746                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.986746                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          114                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          384                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1068100                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1068100                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED   1227022083                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::cpu1.inst       132213                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         132213                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst       132213                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          132213                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst       132213                       # number of overall hits
system.cpu1.icache.overall_hits::total         132213                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         1182                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1182                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         1182                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1182                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         1182                       # number of overall misses
system.cpu1.icache.overall_misses::total         1182                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst     70372222                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     70372222                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst     70372222                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     70372222                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst     70372222                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     70372222                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst       133395                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       133395                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst       133395                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       133395                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst       133395                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       133395                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.008861                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.008861                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.008861                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.008861                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.008861                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.008861                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 59536.566836                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 59536.566836                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 59536.566836                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 59536.566836                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 59536.566836                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 59536.566836                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          835                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    55.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks          428                       # number of writebacks
system.cpu1.icache.writebacks::total              428                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst          242                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          242                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst          242                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          242                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst          242                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          242                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst          940                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          940                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst          940                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          940                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst          940                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          940                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst     58272668                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     58272668                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst     58272668                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     58272668                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst     58272668                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     58272668                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.007047                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.007047                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.007047                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.007047                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.007047                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.007047                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 61992.200000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 61992.200000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 61992.200000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 61992.200000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 61992.200000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 61992.200000                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1227022083                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1227022083                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1227022083                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.replacements           12306                       # number of replacements
system.cpu1.l2cache.tags.tagsinuse        3688.471548                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs             15317                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs           16402                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            0.933850                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle           78000                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::writebacks    48.681748                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::cpu1.inst   249.975319                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::cpu1.data  3389.814482                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::writebacks     0.011885                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::cpu1.inst     0.061029                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::cpu1.data     0.827591                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.900506                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1          273                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         1530                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3         2165                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses          143282                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses         143282                       # Number of data accesses
system.cpu1.l2cache.pwrStateResidencyTicks::UNDEFINED   1227022083                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.WritebackDirty_hits::writebacks         8115                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total         8115                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackClean_hits::writebacks          424                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total          424                       # number of WritebackClean hits
system.cpu1.l2cache.UpgradeReq_hits::cpu1.data            6                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total            6                       # number of UpgradeReq hits
system.cpu1.l2cache.ReadExReq_hits::cpu1.data            8                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total            8                       # number of ReadExReq hits
system.cpu1.l2cache.ReadCleanReq_hits::cpu1.inst           65                       # number of ReadCleanReq hits
system.cpu1.l2cache.ReadCleanReq_hits::total           65                       # number of ReadCleanReq hits
system.cpu1.l2cache.ReadSharedReq_hits::cpu1.data           20                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total           20                       # number of ReadSharedReq hits
system.cpu1.l2cache.demand_hits::cpu1.inst           65                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::cpu1.data           28                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total             93                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::cpu1.inst           65                       # number of overall hits
system.cpu1.l2cache.overall_hits::cpu1.data           28                       # number of overall hits
system.cpu1.l2cache.overall_hits::total            93                       # number of overall hits
system.cpu1.l2cache.ReadExReq_misses::cpu1.data         8531                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total         8531                       # number of ReadExReq misses
system.cpu1.l2cache.ReadCleanReq_misses::cpu1.inst          875                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadCleanReq_misses::total          875                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadSharedReq_misses::cpu1.data         6875                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total         6875                       # number of ReadSharedReq misses
system.cpu1.l2cache.demand_misses::cpu1.inst          875                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::cpu1.data        15406                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total        16281                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::cpu1.inst          875                       # number of overall misses
system.cpu1.l2cache.overall_misses::cpu1.data        15406                       # number of overall misses
system.cpu1.l2cache.overall_misses::total        16281                       # number of overall misses
system.cpu1.l2cache.ReadExReq_miss_latency::cpu1.data    563738364                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total    563738364                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::cpu1.inst     57125484                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::total     57125484                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::cpu1.data    444193362                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total    444193362                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.demand_miss_latency::cpu1.inst     57125484                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::cpu1.data   1007931726                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total   1065057210                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::cpu1.inst     57125484                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::cpu1.data   1007931726                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total   1065057210                       # number of overall miss cycles
system.cpu1.l2cache.WritebackDirty_accesses::writebacks         8115                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total         8115                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::writebacks          424                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total          424                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::cpu1.data            6                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total            6                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::cpu1.data         8539                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total         8539                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::cpu1.inst          940                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::total          940                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::cpu1.data         6895                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total         6895                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.demand_accesses::cpu1.inst          940                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::cpu1.data        15434                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total        16374                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::cpu1.inst          940                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::cpu1.data        15434                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total        16374                       # number of overall (read+write) accesses
system.cpu1.l2cache.ReadExReq_miss_rate::cpu1.data     0.999063                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.999063                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::cpu1.inst     0.930851                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::total     0.930851                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::cpu1.data     0.997099                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.997099                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_miss_rate::cpu1.inst     0.930851                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::cpu1.data     0.998186                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.994320                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::cpu1.inst     0.930851                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::cpu1.data     0.998186                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.994320                       # miss rate for overall accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::cpu1.data 66081.158598                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 66081.158598                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::cpu1.inst 65286.267429                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::total 65286.267429                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::cpu1.data 64609.943564                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 64609.943564                       # average ReadSharedReq miss latency
system.cpu1.l2cache.demand_avg_miss_latency::cpu1.inst 65286.267429                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::cpu1.data 65424.621965                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 65417.186291                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::cpu1.inst 65286.267429                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::cpu1.data 65424.621965                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 65417.186291                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::writebacks         4904                       # number of writebacks
system.cpu1.l2cache.writebacks::total            4904                       # number of writebacks
system.cpu1.l2cache.ReadExReq_mshr_misses::cpu1.data         8531                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total         8531                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::cpu1.inst          875                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::total          875                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::cpu1.data         6875                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total         6875                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.demand_mshr_misses::cpu1.inst          875                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::cpu1.data        15406                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total        16281                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::cpu1.inst          875                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::cpu1.data        15406                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total        16281                       # number of overall MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::cpu1.data    539595651                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total    539595651                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::cpu1.inst     54648472                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::total     54648472                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::cpu1.data    424729979                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total    424729979                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.inst     54648472                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.data    964325630                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total   1018974102                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.inst     54648472                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.data    964325630                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total   1018974102                       # number of overall MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::cpu1.data     0.999063                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.999063                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.930851                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::total     0.930851                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::cpu1.data     0.997099                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.997099                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.inst     0.930851                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.data     0.998186                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.994320                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.inst     0.930851                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.data     0.998186                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.994320                       # mshr miss rate for overall accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::cpu1.data 63251.160591                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 63251.160591                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 62455.396571                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 62455.396571                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 61778.906036                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61778.906036                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.inst 62455.396571                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.data 62594.160068                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 62586.702414                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.inst 62455.396571                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.data 62594.160068                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 62586.702414                       # average overall mshr miss latency
system.cpu1.toL2Bus.snoop_filter.tot_requests        31729                       # Total number of requests made to the snoop filter.
system.cpu1.toL2Bus.snoop_filter.hit_single_requests        15355                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.snoop_filter.tot_snoops          552                       # Total number of snoops made to the snoop filter.
system.cpu1.toL2Bus.snoop_filter.hit_single_snoops          552                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.pwrStateResidencyTicks::UNDEFINED   1227022083                       # Cumulative time (in ticks) in various power states
system.cpu1.toL2Bus.trans_dist::ReadResp         7834                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::WritebackDirty        13019                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::WritebackClean          428                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::CleanEvict        14244                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::UpgradeReq            6                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::UpgradeResp            6                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExReq         8539                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExResp         8539                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadCleanReq          940                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadSharedReq         6895                       # Transaction distribution
system.cpu1.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side         2308                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side        45800                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count::total            48108                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side        87552                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side      1507072                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size::total           1594624                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.snoops                      12342                       # Total snoops (count)
system.cpu1.toL2Bus.snoopTraffic               313856                       # Total snoop traffic (bytes)
system.cpu1.toL2Bus.snoop_fanout::samples        28722                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::mean       0.019532                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::stdev      0.138388                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::0             28161     98.05%     98.05% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::1               561      1.95%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::total         28722                       # Request fanout histogram
system.cpu1.toL2Bus.reqLayer0.occupancy      16255395                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.reqLayer0.utilization          1.3                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer0.occupancy       939060                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer1.occupancy     15419565                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer1.utilization          1.3                       # Layer utilization (%)
system.cpu2.branchPred.lookups                 181447                       # Number of BP lookups
system.cpu2.branchPred.condPredicted           181447                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect             2862                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups              155897                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                  20152                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect               376                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.indirectLookups         155897                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectHits             62084                       # Number of indirect target hits.
system.cpu2.branchPred.indirectMisses           93813                       # Number of indirect misses.
system.cpu2.branchPredindirectMispredicted         2158                       # Number of mispredicted indirect branches.
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1227022083                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                     268340                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                     180848                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                         3686                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                         1148                       # TLB misses on write requests
system.cpu2.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED   1227022083                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED   1227022083                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                     134308                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                          192                       # TLB misses on write requests
system.cpu2.workload.numSyscalls                   30                       # Number of system calls
system.cpu2.pwrStateResidencyTicks::ON     1227022083                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                         3684752                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles            160932                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                       1064822                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                     181447                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches             82236                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                      3442887                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                   5994                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                 261                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles          663                       # Number of stall cycles due to pending traps
system.cpu2.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu2.fetch.IcacheWaitRetryStallCycles          157                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                   134183                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                 1155                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples           3607903                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.813980                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            2.289318                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                 3146093     87.20%     87.20% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                   25353      0.70%     87.90% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                   34838      0.97%     88.87% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                   24931      0.69%     89.56% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                   27499      0.76%     90.32% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   19337      0.54%     90.86% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   27379      0.76%     91.62% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   23801      0.66%     92.28% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                  278672      7.72%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total             3607903                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.049243                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       0.288981                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                  126443                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles              3108413                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                   140439                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles               229611                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                  2997                       # Number of cycles decode is squashing
system.cpu2.decode.DecodedInsts               2915470                       # Number of instructions handled by decode
system.cpu2.rename.SquashCycles                  2997                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                  206864                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                1526674                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles          3971                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                   288874                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles              1578523                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts               2904266                       # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents                  269                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents                397257                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents                   209                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.SQFullEvents               1144308                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands            3990005                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups              9266943                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups         5934375                       # Number of integer rename lookups
system.cpu2.rename.fp_rename_lookups            40297                       # Number of floating rename lookups
system.cpu2.rename.CommittedMaps              3886287                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                  103560                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts                78                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts            73                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                  1081303                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads              272011                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores             184730                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads            28413                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores            7437                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                   2883487                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                584                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                  2859106                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued              930                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined          73272                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined       101211                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved           458                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples      3607903                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.792456                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.554000                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0            2572892     71.31%     71.31% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1             276134      7.65%     78.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2             278672      7.72%     86.69% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             219941      6.10%     92.79% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             100752      2.79%     95.58% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5              66981      1.86%     97.44% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6              42503      1.18%     98.61% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              27350      0.76%     99.37% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              22678      0.63%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total        3607903                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  15935     65.54%     65.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     65.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     65.54% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                   14      0.06%     65.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     65.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     65.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     65.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     65.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     65.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     65.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     65.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     65.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     65.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     65.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     65.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     65.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     65.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     65.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     65.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     65.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     65.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     65.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     65.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     65.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     65.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     65.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     65.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     65.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     65.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     65.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     65.59% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                  4326     17.79%     83.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 3860     15.87%     99.26% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                7      0.03%     99.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite             173      0.71%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass            40209      1.41%      1.41% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu              2049067     71.67%     73.07% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult               46295      1.62%     74.69% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv               271424      9.49%     84.19% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd               1097      0.04%     84.23% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     84.23% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     84.23% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     84.23% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     84.23% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     84.23% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     84.23% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     84.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     84.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     84.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     84.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     84.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     84.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     84.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     84.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     84.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     84.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     84.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     84.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     84.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     84.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     84.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     84.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     84.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     84.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     84.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.23% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     84.23% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead              267143      9.34%     93.57% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             143989      5.04%     98.61% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead           2249      0.08%     98.68% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite         37633      1.32%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total               2859106                       # Type of FU issued
system.cpu2.iq.rate                          0.775929                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                      24315                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.008504                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads           9268898                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes          2915571                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses      2809354                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads              82459                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes             41839                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses        41023                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses               2801913                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                  41299                       # Number of floating point alu accesses
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iew.lsq.thread0.forwLoads           85535                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads         9168                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses           21                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation           73                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores         6402                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads           28                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked           63                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                  2997                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                1111863                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles               379829                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts            2884071                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts               93                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts               272011                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts              184730                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts               239                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                  6781                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents               369423                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents            73                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect           630                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect         3209                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                3839                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts              2852949                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts               268295                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts             6154                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_refs                      449132                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                  171476                       # Number of branches executed
system.cpu2.iew.exec_stores                    180837                       # Number of stores executed
system.cpu2.iew.exec_rate                    0.774258                       # Inst execution rate
system.cpu2.iew.wb_sent                       2851513                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                      2850377                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                  2227609                       # num instructions producing a value
system.cpu2.iew.wb_consumers                  5961552                       # num instructions consuming a value
system.cpu2.iew.wb_rate                      0.773560                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.373663                       # average fanout of values written-back
system.cpu2.commit.commitSquashedInsts          73304                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls            126                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts             2944                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples      3596240                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.781565                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.872142                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0      2612729     72.65%     72.65% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1       558520     15.53%     88.18% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2        70149      1.95%     90.13% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3        64550      1.79%     91.93% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4        38538      1.07%     93.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        57723      1.61%     94.60% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6        27655      0.77%     95.37% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        21476      0.60%     95.97% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       144900      4.03%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total      3596240                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts             1000002                       # Number of instructions committed
system.cpu2.commit.committedOps               2810697                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                        441157                       # Number of memory references committed
system.cpu2.commit.loads                       262830                       # Number of loads committed
system.cpu2.commit.membars                         64                       # Number of memory barriers committed
system.cpu2.commit.branches                    168359                       # Number of branches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.commit.fp_insts                     40759                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                  2770383                       # Number of committed integer instructions.
system.cpu2.commit.function_calls               19274                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass        39231      1.40%      1.40% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         2011770     71.58%     72.97% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult          46069      1.64%     74.61% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv          271390      9.66%     84.27% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd          1080      0.04%     84.30% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     84.30% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     84.30% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     84.30% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     84.30% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     84.30% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     84.30% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     84.30% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     84.30% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     84.30% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     84.30% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     84.30% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     84.30% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     84.30% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     84.30% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     84.30% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     84.30% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     84.30% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     84.30% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     84.30% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     84.30% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     84.30% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     84.30% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     84.30% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     84.30% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     84.30% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.30% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.30% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead         260675      9.27%     93.58% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        140926      5.01%     98.59% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead         2155      0.08%     98.67% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite        37401      1.33%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total          2810697                       # Class of committed instruction
system.cpu2.commit.bw_lim_events               144900                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                     6335341                       # The number of ROB reads
system.cpu2.rob.rob_writes                    5780028                       # The number of ROB writes
system.cpu2.timesIdled                            492                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                          76849                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.committedInsts                    1000002                       # Number of Instructions Simulated
system.cpu2.committedOps                      2810697                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              3.684745                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        3.684745                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.271389                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.271389                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                 5844043                       # number of integer regfile reads
system.cpu2.int_regfile_writes                3083386                       # number of integer regfile writes
system.cpu2.fp_regfile_reads                    39938                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                    3296                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                  2458243                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                  842743                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                 777386                       # number of misc regfile reads
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1227022083                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements            14997                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          497.608035                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             324811                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            15509                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            20.943388                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle           145188                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   497.608035                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.971891                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.971891                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          245                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          238                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          2901757                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         2901757                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED   1227022083                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::cpu2.data       155027                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         155027                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data       169777                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        169777                       # number of WriteReq hits
system.cpu2.dcache.demand_hits::cpu2.data       324804                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          324804                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data       324804                       # number of overall hits
system.cpu2.dcache.overall_hits::total         324804                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data        27434                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        27434                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data         8543                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         8543                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::cpu2.data        35977                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         35977                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data        35977                       # number of overall misses
system.cpu2.dcache.overall_misses::total        35977                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data   1778678541                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1778678541                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data    570531896                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    570531896                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data   2349210437                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2349210437                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data   2349210437                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2349210437                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data       182461                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       182461                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data       178320                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       178320                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data       360781                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       360781                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data       360781                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       360781                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.150355                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.150355                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.047908                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.047908                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.099720                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.099720                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.099720                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.099720                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 64834.823249                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 64834.823249                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 66783.553319                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 66783.553319                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 65297.563360                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 65297.563360                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 65297.563360                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 65297.563360                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         1045                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs               17                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    61.470588                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks         8116                       # number of writebacks
system.cpu2.dcache.writebacks::total             8116                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data        20460                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        20460                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data            2                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data        20462                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        20462                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data        20462                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        20462                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data         6974                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         6974                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data         8541                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         8541                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data        15515                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        15515                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data        15515                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        15515                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data    455634909                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    455634909                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data    564701732                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    564701732                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data   1020336641                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1020336641                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data   1020336641                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1020336641                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.038222                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.038222                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.047897                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.047897                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.043004                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.043004                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.043004                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.043004                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 65333.368081                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 65333.368081                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 66116.582602                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 66116.582602                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 65764.527296                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 65764.527296                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 65764.527296                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 65764.527296                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1227022083                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1227022083                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED   1227022083                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements              415                       # number of replacements
system.cpu2.icache.tags.tagsinuse          505.212583                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             133016                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              927                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           143.490831                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle            71262                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   505.212583                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.986743                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.986743                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          110                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          391                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          1074383                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         1074383                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED   1227022083                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::cpu2.inst       133016                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         133016                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst       133016                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          133016                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst       133016                       # number of overall hits
system.cpu2.icache.overall_hits::total         133016                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst         1166                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         1166                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst         1166                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          1166                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst         1166                       # number of overall misses
system.cpu2.icache.overall_misses::total         1166                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst     75369553                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     75369553                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst     75369553                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     75369553                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst     75369553                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     75369553                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst       134182                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       134182                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst       134182                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       134182                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst       134182                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       134182                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.008690                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.008690                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.008690                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.008690                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.008690                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.008690                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 64639.410806                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 64639.410806                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 64639.410806                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 64639.410806                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 64639.410806                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 64639.410806                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1180                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               17                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    69.411765                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks          415                       # number of writebacks
system.cpu2.icache.writebacks::total              415                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst          239                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          239                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst          239                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          239                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst          239                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          239                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst          927                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          927                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst          927                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          927                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst          927                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          927                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst     60770834                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     60770834                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst     60770834                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     60770834                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst     60770834                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     60770834                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.006909                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.006909                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.006909                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.006909                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.006909                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.006909                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 65556.455232                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 65556.455232                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 65556.455232                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 65556.455232                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 65556.455232                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 65556.455232                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1227022083                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1227022083                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1227022083                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.replacements           12395                       # number of replacements
system.cpu2.l2cache.tags.tagsinuse        3679.947145                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs             15363                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs           16484                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            0.931995                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle           68000                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::writebacks    51.889986                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::cpu2.inst   225.300277                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::cpu2.data  3402.756882                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::writebacks     0.012668                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::cpu2.inst     0.055005                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::cpu2.data     0.830751                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.898425                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4089                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          266                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         1543                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3         2152                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.998291                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses          143876                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses         143876                       # Number of data accesses
system.cpu2.l2cache.pwrStateResidencyTicks::UNDEFINED   1227022083                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.WritebackDirty_hits::writebacks         8116                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total         8116                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackClean_hits::writebacks          412                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total          412                       # number of WritebackClean hits
system.cpu2.l2cache.UpgradeReq_hits::cpu2.data            6                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total            6                       # number of UpgradeReq hits
system.cpu2.l2cache.ReadExReq_hits::cpu2.data            9                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total            9                       # number of ReadExReq hits
system.cpu2.l2cache.ReadCleanReq_hits::cpu2.inst           52                       # number of ReadCleanReq hits
system.cpu2.l2cache.ReadCleanReq_hits::total           52                       # number of ReadCleanReq hits
system.cpu2.l2cache.ReadSharedReq_hits::cpu2.data           19                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total           19                       # number of ReadSharedReq hits
system.cpu2.l2cache.demand_hits::cpu2.inst           52                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::cpu2.data           28                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total             80                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::cpu2.inst           52                       # number of overall hits
system.cpu2.l2cache.overall_hits::cpu2.data           28                       # number of overall hits
system.cpu2.l2cache.overall_hits::total            80                       # number of overall hits
system.cpu2.l2cache.ReadExReq_misses::cpu2.data         8526                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total         8526                       # number of ReadExReq misses
system.cpu2.l2cache.ReadCleanReq_misses::cpu2.inst          875                       # number of ReadCleanReq misses
system.cpu2.l2cache.ReadCleanReq_misses::total          875                       # number of ReadCleanReq misses
system.cpu2.l2cache.ReadSharedReq_misses::cpu2.data         6955                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total         6955                       # number of ReadSharedReq misses
system.cpu2.l2cache.demand_misses::cpu2.inst          875                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::cpu2.data        15481                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total        16356                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::cpu2.inst          875                       # number of overall misses
system.cpu2.l2cache.overall_misses::cpu2.data        15481                       # number of overall misses
system.cpu2.l2cache.overall_misses::total        16356                       # number of overall misses
system.cpu2.l2cache.ReadExReq_miss_latency::cpu2.data    556121322                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total    556121322                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadCleanReq_miss_latency::cpu2.inst     59677596                       # number of ReadCleanReq miss cycles
system.cpu2.l2cache.ReadCleanReq_miss_latency::total     59677596                       # number of ReadCleanReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::cpu2.data    448598952                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total    448598952                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.demand_miss_latency::cpu2.inst     59677596                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::cpu2.data   1004720274                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total   1064397870                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::cpu2.inst     59677596                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::cpu2.data   1004720274                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total   1064397870                       # number of overall miss cycles
system.cpu2.l2cache.WritebackDirty_accesses::writebacks         8116                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total         8116                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::writebacks          412                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total          412                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::cpu2.data            6                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total            6                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::cpu2.data         8535                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total         8535                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadCleanReq_accesses::cpu2.inst          927                       # number of ReadCleanReq accesses(hits+misses)
system.cpu2.l2cache.ReadCleanReq_accesses::total          927                       # number of ReadCleanReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::cpu2.data         6974                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total         6974                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.demand_accesses::cpu2.inst          927                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::cpu2.data        15509                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total        16436                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::cpu2.inst          927                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::cpu2.data        15509                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total        16436                       # number of overall (read+write) accesses
system.cpu2.l2cache.ReadExReq_miss_rate::cpu2.data     0.998946                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.998946                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadCleanReq_miss_rate::cpu2.inst     0.943905                       # miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadCleanReq_miss_rate::total     0.943905                       # miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::cpu2.data     0.997276                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.997276                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.demand_miss_rate::cpu2.inst     0.943905                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::cpu2.data     0.998195                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.995133                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::cpu2.inst     0.943905                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::cpu2.data     0.998195                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.995133                       # miss rate for overall accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::cpu2.data 65226.521464                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 65226.521464                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadCleanReq_avg_miss_latency::cpu2.inst 68202.966857                       # average ReadCleanReq miss latency
system.cpu2.l2cache.ReadCleanReq_avg_miss_latency::total 68202.966857                       # average ReadCleanReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::cpu2.data 64500.208771                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 64500.208771                       # average ReadSharedReq miss latency
system.cpu2.l2cache.demand_avg_miss_latency::cpu2.inst 68202.966857                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::cpu2.data 64900.217945                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 65076.905723                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::cpu2.inst 68202.966857                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::cpu2.data 64900.217945                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 65076.905723                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::writebacks         4944                       # number of writebacks
system.cpu2.l2cache.writebacks::total            4944                       # number of writebacks
system.cpu2.l2cache.CleanEvict_mshr_misses::writebacks            1                       # number of CleanEvict MSHR misses
system.cpu2.l2cache.CleanEvict_mshr_misses::total            1                       # number of CleanEvict MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::cpu2.data         8526                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total         8526                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadCleanReq_mshr_misses::cpu2.inst          875                       # number of ReadCleanReq MSHR misses
system.cpu2.l2cache.ReadCleanReq_mshr_misses::total          875                       # number of ReadCleanReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::cpu2.data         6955                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total         6955                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.demand_mshr_misses::cpu2.inst          875                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::cpu2.data        15481                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total        16356                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::cpu2.inst          875                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::cpu2.data        15481                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total        16356                       # number of overall MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::cpu2.data    531986776                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total    531986776                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadCleanReq_mshr_miss_latency::cpu2.inst     57203714                       # number of ReadCleanReq MSHR miss cycles
system.cpu2.l2cache.ReadCleanReq_mshr_miss_latency::total     57203714                       # number of ReadCleanReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::cpu2.data    428921511                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total    428921511                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::cpu2.inst     57203714                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::cpu2.data    960908287                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total   1018112001                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::cpu2.inst     57203714                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::cpu2.data    960908287                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total   1018112001                       # number of overall MSHR miss cycles
system.cpu2.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu2.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::cpu2.data     0.998946                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.998946                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadCleanReq_mshr_miss_rate::cpu2.inst     0.943905                       # mshr miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadCleanReq_mshr_miss_rate::total     0.943905                       # mshr miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::cpu2.data     0.997276                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.997276                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.demand_mshr_miss_rate::cpu2.inst     0.943905                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::cpu2.data     0.998195                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.995133                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::cpu2.inst     0.943905                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::cpu2.data     0.998195                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.995133                       # mshr miss rate for overall accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::cpu2.data 62395.821722                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 62395.821722                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu2.inst 65375.673143                       # average ReadCleanReq mshr miss latency
system.cpu2.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 65375.673143                       # average ReadCleanReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 61670.957728                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61670.957728                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::cpu2.inst 65375.673143                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::cpu2.data 62070.169046                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 62247.004219                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::cpu2.inst 65375.673143                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::cpu2.data 62070.169046                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 62247.004219                       # average overall mshr miss latency
system.cpu2.toL2Bus.snoop_filter.tot_requests        31854                       # Total number of requests made to the snoop filter.
system.cpu2.toL2Bus.snoop_filter.hit_single_requests        15418                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.toL2Bus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.toL2Bus.snoop_filter.tot_snoops          561                       # Total number of snoops made to the snoop filter.
system.cpu2.toL2Bus.snoop_filter.hit_single_snoops          561                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.toL2Bus.pwrStateResidencyTicks::UNDEFINED   1227022083                       # Cumulative time (in ticks) in various power states
system.cpu2.toL2Bus.trans_dist::ReadResp         7901                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::WritebackDirty        13060                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::WritebackClean          415                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::CleanEvict        14367                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::UpgradeReq            6                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::UpgradeResp            6                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadExReq         8535                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadExResp         8535                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadCleanReq          927                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadSharedReq         6974                       # Transaction distribution
system.cpu2.toL2Bus.pkt_count_system.cpu2.icache.mem_side::system.cpu2.l2cache.cpu_side         2269                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_count_system.cpu2.dcache.mem_side::system.cpu2.l2cache.cpu_side        46027                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_count::total            48296                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size_system.cpu2.icache.mem_side::system.cpu2.l2cache.cpu_side        85888                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size_system.cpu2.dcache.mem_side::system.cpu2.l2cache.cpu_side      1512000                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size::total           1597888                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.snoops                      12430                       # Total snoops (count)
system.cpu2.toL2Bus.snoopTraffic               316416                       # Total snoop traffic (bytes)
system.cpu2.toL2Bus.snoop_fanout::samples        28872                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::mean       0.019638                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::stdev      0.138757                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::0             28305     98.04%     98.04% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::1               567      1.96%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::total         28872                       # Request fanout histogram
system.cpu2.toL2Bus.reqLayer0.occupancy      16289028                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.reqLayer0.utilization          1.3                       # Layer utilization (%)
system.cpu2.toL2Bus.respLayer0.occupancy       926073                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu2.toL2Bus.respLayer1.occupancy     15495489                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.respLayer1.utilization          1.3                       # Layer utilization (%)
system.cpu3.branchPred.lookups                 177398                       # Number of BP lookups
system.cpu3.branchPred.condPredicted           177398                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect             2873                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups              152780                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                  19944                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect               360                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.indirectLookups         152780                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectHits             60916                       # Number of indirect target hits.
system.cpu3.branchPred.indirectMisses           91864                       # Number of indirect misses.
system.cpu3.branchPredindirectMispredicted         2192                       # Number of mispredicted indirect branches.
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1227022083                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                     263020                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                     178554                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                         3630                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                         1152                       # TLB misses on write requests
system.cpu3.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu3.interrupts.pwrStateResidencyTicks::UNDEFINED   1227022083                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED   1227022083                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                     132452                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                          171                       # TLB misses on write requests
system.cpu3.workload.numSyscalls                   30                       # Number of system calls
system.cpu3.pwrStateResidencyTicks::ON     1227022083                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                         3684752                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles            159233                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                       1049017                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                     177398                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches             80860                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                      3442783                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                   5988                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                 240                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles          562                       # Number of stall cycles due to pending traps
system.cpu3.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu3.fetch.IcacheWaitRetryStallCycles          116                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines                   132348                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                 1136                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples           3605934                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.804523                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            2.277695                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                 3149834     87.35%     87.35% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                   25166      0.70%     88.05% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                   34060      0.94%     88.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                   24536      0.68%     89.67% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                   27297      0.76%     90.43% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   19381      0.54%     90.97% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   26785      0.74%     91.71% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                   23640      0.66%     92.37% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                  275235      7.63%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total             3605934                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.048144                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       0.284691                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                  125602                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles              3111826                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                   137447                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles               228065                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                  2994                       # Number of cycles decode is squashing
system.cpu3.decode.DecodedInsts               2880074                       # Number of instructions handled by decode
system.cpu3.rename.SquashCycles                  2994                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                  205109                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                1497130                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles          3574                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                   285255                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles              1611872                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts               2868868                       # Number of instructions processed by rename
system.cpu3.rename.ROBFullEvents                  255                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.IQFullEvents                394232                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents                     2                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.SQFullEvents               1181268                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.RenamedOperands            3946818                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups              9166901                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups         5877539                       # Number of integer rename lookups
system.cpu3.rename.fp_rename_lookups            40320                       # Number of floating rename lookups
system.cpu3.rename.CommittedMaps              3842197                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                  104454                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts                77                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts            72                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                  1071283                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads              266546                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores             182445                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads            26923                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores            7247                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                   2847684                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded                624                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                  2823449                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued              928                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined          73533                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined       101101                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved           498                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples      3605934                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.783001                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.542885                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0            2579950     71.55%     71.55% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1             275034      7.63%     79.17% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2             276482      7.67%     86.84% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             218730      6.07%     92.91% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             100092      2.78%     95.68% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5              65654      1.82%     97.50% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6              41259      1.14%     98.65% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              26795      0.74%     99.39% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              21938      0.61%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total        3605934                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  15195     65.47%     65.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     65.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     65.47% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                   14      0.06%     65.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     65.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     65.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     65.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     65.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     65.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     65.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     65.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     65.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     65.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     65.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     65.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     65.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     65.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     65.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     65.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     65.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     65.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     65.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     65.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     65.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     65.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     65.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     65.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     65.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     65.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     65.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     65.53% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                  4140     17.84%     83.37% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 3683     15.87%     99.24% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                6      0.03%     99.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite             170      0.73%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass            40038      1.42%      1.42% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu              2022529     71.63%     73.05% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult               46317      1.64%     74.69% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv               270084      9.57%     84.26% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd               1111      0.04%     84.30% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     84.30% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     84.30% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     84.30% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     84.30% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     84.30% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     84.30% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     84.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     84.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     84.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     84.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     84.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     84.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     84.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     84.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     84.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     84.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     84.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     84.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     84.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     84.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     84.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     84.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     84.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     84.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     84.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.30% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     84.30% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead              261798      9.27%     93.57% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             141695      5.02%     98.59% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead           2260      0.08%     98.67% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite         37617      1.33%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total               2823449                       # Type of FU issued
system.cpu3.iq.rate                          0.766252                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                      23208                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.008220                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads           9194479                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes          2880034                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses      2773702                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads              82482                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes             41877                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses        41028                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses               2765315                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                  41304                       # Number of floating point alu accesses
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iew.lsq.thread0.forwLoads           83502                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads         9065                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation           73                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores         6414                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads           28                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked           33                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                  2994                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                1072038                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles               391252                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts            2848308                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts              183                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts               266546                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts              182445                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts               253                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                  6590                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents               381037                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents            73                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect           617                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect         3223                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                3840                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts              2817232                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts               262969                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts             6210                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_refs                      441509                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                  167289                       # Number of branches executed
system.cpu3.iew.exec_stores                    178540                       # Number of stores executed
system.cpu3.iew.exec_rate                    0.764565                       # Inst execution rate
system.cpu3.iew.wb_sent                       2815880                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                      2814730                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                  2200720                       # num instructions producing a value
system.cpu3.iew.wb_consumers                  5901927                       # num instructions consuming a value
system.cpu3.iew.wb_rate                      0.763886                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.372882                       # average fanout of values written-back
system.cpu3.commit.commitSquashedInsts          73576                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls            126                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts             2938                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples      3594302                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.771959                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.859215                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0      2619422     72.88%     72.88% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1       555275     15.45%     88.33% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2        69385      1.93%     90.26% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3        64160      1.79%     92.04% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4        37757      1.05%     93.09% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        57504      1.60%     94.69% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6        27671      0.77%     95.46% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        21470      0.60%     96.06% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       141658      3.94%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total      3594302                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts              983504                       # Number of instructions committed
system.cpu3.commit.committedOps               2774653                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                        433486                       # Number of memory references committed
system.cpu3.commit.loads                       257462                       # Number of loads committed
system.cpu3.commit.membars                         64                       # Number of memory barriers committed
system.cpu3.commit.branches                    164139                       # Number of branches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.commit.fp_insts                     40759                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                  2734530                       # Number of committed integer instructions.
system.cpu3.commit.function_calls               19082                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass        39040      1.41%      1.41% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         1984925     71.54%     72.94% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult          46069      1.66%     74.61% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv          270053      9.73%     84.34% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd          1080      0.04%     84.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     84.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     84.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     84.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     84.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     84.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     84.38% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     84.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     84.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     84.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     84.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     84.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     84.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     84.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     84.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     84.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     84.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     84.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     84.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     84.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     84.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     84.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     84.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     84.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     84.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     84.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     84.38% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     84.38% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead         255307      9.20%     93.58% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        138623      5.00%     98.57% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead         2155      0.08%     98.65% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite        37401      1.35%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total          2774653                       # Class of committed instruction
system.cpu3.commit.bw_lim_events               141658                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                     6300873                       # The number of ROB reads
system.cpu3.rob.rob_writes                    5708485                       # The number of ROB writes
system.cpu3.timesIdled                            500                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                          78818                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.committedInsts                     983504                       # Number of Instructions Simulated
system.cpu3.committedOps                      2774653                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              3.746555                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        3.746555                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              0.266912                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.266912                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                 5787051                       # number of integer regfile reads
system.cpu3.int_regfile_writes                3051491                       # number of integer regfile writes
system.cpu3.fp_regfile_reads                    39948                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                    3319                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                  2430324                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                  830948                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                 761093                       # number of misc regfile reads
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1227022083                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements            14811                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          497.415428                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             319970                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            15323                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            20.881681                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle           140193                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   497.415428                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.971515                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.971515                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          245                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          238                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          2856811                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         2856811                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED   1227022083                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::cpu3.data       152487                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         152487                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data       167478                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        167478                       # number of WriteReq hits
system.cpu3.dcache.demand_hits::cpu3.data       319965                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          319965                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data       319965                       # number of overall hits
system.cpu3.dcache.overall_hits::total         319965                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data        26677                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        26677                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data         8544                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         8544                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::cpu3.data        35221                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         35221                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data        35221                       # number of overall misses
system.cpu3.dcache.overall_misses::total        35221                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data   1719376569                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1719376569                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data    586524221                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    586524221                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data   2305900790                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   2305900790                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data   2305900790                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   2305900790                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data       179164                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       179164                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data       176022                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       176022                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data       355186                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       355186                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data       355186                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       355186                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.148897                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.148897                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.048539                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.048539                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.099162                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.099162                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.099162                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.099162                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 64451.646325                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 64451.646325                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 68647.497776                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 68647.497776                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 65469.486670                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 65469.486670                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 65469.486670                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 65469.486670                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         1161                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    77.400000                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks         8118                       # number of writebacks
system.cpu3.dcache.writebacks::total             8118                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data        19892                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        19892                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data            2                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data        19894                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        19894                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data        19894                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        19894                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data         6785                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         6785                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data         8542                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         8542                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data        15327                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        15327                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data        15327                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        15327                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data    441106785                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    441106785                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data    580642110                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    580642110                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data   1021748895                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1021748895                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data   1021748895                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1021748895                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.037870                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.037870                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.048528                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.048528                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.043152                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.043152                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.043152                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.043152                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 65012.053795                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 65012.053795                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 67974.960197                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 67974.960197                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 66663.332355                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 66663.332355                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 66663.332355                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 66663.332355                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1227022083                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1227022083                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED   1227022083                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements              413                       # number of replacements
system.cpu3.icache.tags.tagsinuse          505.077271                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             131185                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              925                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           141.821622                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle            66267                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   505.077271                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.986479                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.986479                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          107                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          393                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          1059685                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         1059685                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED   1227022083                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::cpu3.inst       131185                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         131185                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst       131185                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          131185                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst       131185                       # number of overall hits
system.cpu3.icache.overall_hits::total         131185                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst         1160                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1160                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst         1160                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1160                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst         1160                       # number of overall misses
system.cpu3.icache.overall_misses::total         1160                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst     72238686                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     72238686                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst     72238686                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     72238686                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst     72238686                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     72238686                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst       132345                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       132345                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst       132345                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       132345                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst       132345                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       132345                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.008765                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.008765                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.008765                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.008765                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.008765                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.008765                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 62274.729310                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 62274.729310                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 62274.729310                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 62274.729310                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 62274.729310                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 62274.729310                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1510                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               27                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    55.925926                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks          413                       # number of writebacks
system.cpu3.icache.writebacks::total              413                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst          235                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          235                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst          235                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          235                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst          235                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          235                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst          925                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          925                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst          925                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          925                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst          925                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          925                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst     60037233                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     60037233                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst     60037233                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     60037233                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst     60037233                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     60037233                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.006989                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.006989                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.006989                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.006989                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.006989                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.006989                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 64905.116757                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 64905.116757                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 64905.116757                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 64905.116757                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 64905.116757                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 64905.116757                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1227022083                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1227022083                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1227022083                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.replacements           12205                       # number of replacements
system.cpu3.l2cache.tags.tagsinuse        3665.119767                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs             15192                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs           16275                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            0.933456                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle           63000                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::writebacks    48.286890                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::cpu3.inst   230.979710                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::cpu3.data  3385.853167                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::writebacks     0.011789                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::cpu3.inst     0.056392                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::cpu3.data     0.826624                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.894805                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4070                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0          128                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          269                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         1596                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3         2077                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.993652                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses          142147                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses         142147                       # Number of data accesses
system.cpu3.l2cache.pwrStateResidencyTicks::UNDEFINED   1227022083                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.WritebackDirty_hits::writebacks         8118                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total         8118                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackClean_hits::writebacks          410                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total          410                       # number of WritebackClean hits
system.cpu3.l2cache.UpgradeReq_hits::cpu3.data            3                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total            3                       # number of UpgradeReq hits
system.cpu3.l2cache.ReadExReq_hits::cpu3.data            8                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total            8                       # number of ReadExReq hits
system.cpu3.l2cache.ReadCleanReq_hits::cpu3.inst           60                       # number of ReadCleanReq hits
system.cpu3.l2cache.ReadCleanReq_hits::total           60                       # number of ReadCleanReq hits
system.cpu3.l2cache.ReadSharedReq_hits::cpu3.data           24                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total           24                       # number of ReadSharedReq hits
system.cpu3.l2cache.demand_hits::cpu3.inst           60                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::cpu3.data           32                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total             92                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::cpu3.inst           60                       # number of overall hits
system.cpu3.l2cache.overall_hits::cpu3.data           32                       # number of overall hits
system.cpu3.l2cache.overall_hits::total            92                       # number of overall hits
system.cpu3.l2cache.ReadExReq_misses::cpu3.data         8531                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total         8531                       # number of ReadExReq misses
system.cpu3.l2cache.ReadCleanReq_misses::cpu3.inst          865                       # number of ReadCleanReq misses
system.cpu3.l2cache.ReadCleanReq_misses::total          865                       # number of ReadCleanReq misses
system.cpu3.l2cache.ReadSharedReq_misses::cpu3.data         6760                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total         6760                       # number of ReadSharedReq misses
system.cpu3.l2cache.demand_misses::cpu3.inst          865                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::cpu3.data        15291                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total        16156                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::cpu3.inst          865                       # number of overall misses
system.cpu3.l2cache.overall_misses::cpu3.data        15291                       # number of overall misses
system.cpu3.l2cache.overall_misses::total        16156                       # number of overall misses
system.cpu3.l2cache.ReadExReq_miss_latency::cpu3.data    572074020                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total    572074020                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadCleanReq_miss_latency::cpu3.inst     58918023                       # number of ReadCleanReq miss cycles
system.cpu3.l2cache.ReadCleanReq_miss_latency::total     58918023                       # number of ReadCleanReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::cpu3.data    434243988                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total    434243988                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.demand_miss_latency::cpu3.inst     58918023                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::cpu3.data   1006318008                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total   1065236031                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::cpu3.inst     58918023                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::cpu3.data   1006318008                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total   1065236031                       # number of overall miss cycles
system.cpu3.l2cache.WritebackDirty_accesses::writebacks         8118                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total         8118                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::writebacks          410                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total          410                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::cpu3.data            3                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total            3                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::cpu3.data         8539                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total         8539                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadCleanReq_accesses::cpu3.inst          925                       # number of ReadCleanReq accesses(hits+misses)
system.cpu3.l2cache.ReadCleanReq_accesses::total          925                       # number of ReadCleanReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::cpu3.data         6784                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total         6784                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.demand_accesses::cpu3.inst          925                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::cpu3.data        15323                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total        16248                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::cpu3.inst          925                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::cpu3.data        15323                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total        16248                       # number of overall (read+write) accesses
system.cpu3.l2cache.ReadExReq_miss_rate::cpu3.data     0.999063                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.999063                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadCleanReq_miss_rate::cpu3.inst     0.935135                       # miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadCleanReq_miss_rate::total     0.935135                       # miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::cpu3.data     0.996462                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.996462                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.demand_miss_rate::cpu3.inst     0.935135                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::cpu3.data     0.997912                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.994338                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::cpu3.inst     0.935135                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::cpu3.data     0.997912                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.994338                       # miss rate for overall accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::cpu3.data 67058.260462                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 67058.260462                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadCleanReq_avg_miss_latency::cpu3.inst 68113.321387                       # average ReadCleanReq miss latency
system.cpu3.l2cache.ReadCleanReq_avg_miss_latency::total 68113.321387                       # average ReadCleanReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::cpu3.data 64237.276331                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 64237.276331                       # average ReadSharedReq miss latency
system.cpu3.l2cache.demand_avg_miss_latency::cpu3.inst 68113.321387                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::cpu3.data 65811.131254                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 65934.391619                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::cpu3.inst 68113.321387                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::cpu3.data 65811.131254                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 65934.391619                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::writebacks         4971                       # number of writebacks
system.cpu3.l2cache.writebacks::total            4971                       # number of writebacks
system.cpu3.l2cache.CleanEvict_mshr_misses::writebacks            1                       # number of CleanEvict MSHR misses
system.cpu3.l2cache.CleanEvict_mshr_misses::total            1                       # number of CleanEvict MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::cpu3.data         8531                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total         8531                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadCleanReq_mshr_misses::cpu3.inst          865                       # number of ReadCleanReq MSHR misses
system.cpu3.l2cache.ReadCleanReq_mshr_misses::total          865                       # number of ReadCleanReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::cpu3.data         6760                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total         6760                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.demand_mshr_misses::cpu3.inst          865                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::cpu3.data        15291                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total        16156                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::cpu3.inst          865                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::cpu3.data        15291                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total        16156                       # number of overall MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::cpu3.data    547930462                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total    547930462                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadCleanReq_mshr_miss_latency::cpu3.inst     56468227                       # number of ReadCleanReq MSHR miss cycles
system.cpu3.l2cache.ReadCleanReq_mshr_miss_latency::total     56468227                       # number of ReadCleanReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::cpu3.data    415118740                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total    415118740                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::cpu3.inst     56468227                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::cpu3.data    963049202                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total   1019517429                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::cpu3.inst     56468227                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::cpu3.data    963049202                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total   1019517429                       # number of overall MSHR miss cycles
system.cpu3.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu3.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::cpu3.data     0.999063                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.999063                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadCleanReq_mshr_miss_rate::cpu3.inst     0.935135                       # mshr miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadCleanReq_mshr_miss_rate::total     0.935135                       # mshr miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::cpu3.data     0.996462                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.996462                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.demand_mshr_miss_rate::cpu3.inst     0.935135                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::cpu3.data     0.997912                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.994338                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::cpu3.inst     0.935135                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::cpu3.data     0.997912                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.994338                       # mshr miss rate for overall accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::cpu3.data 64228.163404                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 64228.163404                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu3.inst 65281.187283                       # average ReadCleanReq mshr miss latency
system.cpu3.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 65281.187283                       # average ReadCleanReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 61408.097633                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61408.097633                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::cpu3.inst 65281.187283                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::cpu3.data 62981.440194                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 63104.569757                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::cpu3.inst 65281.187283                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::cpu3.data 62981.440194                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 63104.569757                       # average overall mshr miss latency
system.cpu3.toL2Bus.snoop_filter.tot_requests        31475                       # Total number of requests made to the snoop filter.
system.cpu3.toL2Bus.snoop_filter.hit_single_requests        15227                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.toL2Bus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.toL2Bus.snoop_filter.tot_snoops          532                       # Total number of snoops made to the snoop filter.
system.cpu3.toL2Bus.snoop_filter.hit_single_snoops          532                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.toL2Bus.pwrStateResidencyTicks::UNDEFINED   1227022083                       # Cumulative time (in ticks) in various power states
system.cpu3.toL2Bus.trans_dist::ReadResp         7709                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::WritebackDirty        13089                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::WritebackClean          413                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::CleanEvict        13962                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::UpgradeReq            3                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::UpgradeResp            3                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadExReq         8539                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadExResp         8539                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadCleanReq          925                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadSharedReq         6784                       # Transaction distribution
system.cpu3.toL2Bus.pkt_count_system.cpu3.icache.mem_side::system.cpu3.l2cache.cpu_side         2263                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_count_system.cpu3.dcache.mem_side::system.cpu3.l2cache.cpu_side        45463                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_count::total            47726                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size_system.cpu3.icache.mem_side::system.cpu3.l2cache.cpu_side        85632                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size_system.cpu3.dcache.mem_side::system.cpu3.l2cache.cpu_side      1500224                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size::total           1585856                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.snoops                      12240                       # Total snoops (count)
system.cpu3.toL2Bus.snoopTraffic               318144                       # Total snoop traffic (bytes)
system.cpu3.toL2Bus.snoop_fanout::samples        28491                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::mean       0.018918                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::stdev      0.136239                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::0             27952     98.11%     98.11% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::1               539      1.89%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::total         28491                       # Request fanout histogram
system.cpu3.toL2Bus.reqLayer0.occupancy      16162821                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.reqLayer0.utilization          1.3                       # Layer utilization (%)
system.cpu3.toL2Bus.respLayer0.occupancy       924075                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu3.toL2Bus.respLayer1.occupancy     15308676                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.respLayer1.utilization          1.2                       # Layer utilization (%)
system.l3.tags.pwrStateResidencyTicks::UNDEFINED   1227022083                       # Cumulative time (in ticks) in various power states
system.l3.tags.replacements                     35864                       # number of replacements
system.l3.tags.tagsinuse                 23090.636498                       # Cycle average of tags in use
system.l3.tags.total_refs                       47415                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     64829                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      0.731386                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                     55000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu0.inst       757.172600                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu0.data      4988.597812                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu1.inst       753.880306                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu1.data      5039.167573                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu2.inst       759.342888                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu2.data      5035.695298                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu3.inst       749.215052                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu3.data      5007.564970                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu0.inst        0.005777                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu0.data        0.038060                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu1.inst        0.005752                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu1.data        0.038446                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu2.inst        0.005793                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu2.data        0.038419                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu3.inst        0.005716                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu3.data        0.038205                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.176168                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         28965                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0          584                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1         4493                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         9428                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3        14460                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.220985                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                   1860973                       # Number of tag accesses
system.l3.tags.data_accesses                  1860973                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED   1227022083                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        19700                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            19700                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu0.data                 2                       # number of ReadExReq hits
system.l3.ReadExReq_hits::cpu1.data                 4                       # number of ReadExReq hits
system.l3.ReadExReq_hits::cpu2.data                 2                       # number of ReadExReq hits
system.l3.ReadExReq_hits::cpu3.data                 3                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                    11                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu0.inst             9                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu0.data            30                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu1.inst            10                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu1.data            44                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu2.inst             8                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu2.data            83                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu3.inst             7                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu3.data            56                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total               247                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu0.inst                    9                       # number of demand (read+write) hits
system.l3.demand_hits::cpu0.data                   32                       # number of demand (read+write) hits
system.l3.demand_hits::cpu1.inst                   10                       # number of demand (read+write) hits
system.l3.demand_hits::cpu1.data                   48                       # number of demand (read+write) hits
system.l3.demand_hits::cpu2.inst                    8                       # number of demand (read+write) hits
system.l3.demand_hits::cpu2.data                   85                       # number of demand (read+write) hits
system.l3.demand_hits::cpu3.inst                    7                       # number of demand (read+write) hits
system.l3.demand_hits::cpu3.data                   59                       # number of demand (read+write) hits
system.l3.demand_hits::total                      258                       # number of demand (read+write) hits
system.l3.overall_hits::cpu0.inst                   9                       # number of overall hits
system.l3.overall_hits::cpu0.data                  32                       # number of overall hits
system.l3.overall_hits::cpu1.inst                  10                       # number of overall hits
system.l3.overall_hits::cpu1.data                  48                       # number of overall hits
system.l3.overall_hits::cpu2.inst                   8                       # number of overall hits
system.l3.overall_hits::cpu2.data                  85                       # number of overall hits
system.l3.overall_hits::cpu3.inst                   7                       # number of overall hits
system.l3.overall_hits::cpu3.data                  59                       # number of overall hits
system.l3.overall_hits::total                     258                       # number of overall hits
system.l3.ReadExReq_misses::cpu0.data            8524                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu1.data            8527                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu2.data            8524                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu3.data            8528                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               34103                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu0.inst          867                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu0.data         6864                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu1.inst          865                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu1.data         6831                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu2.inst          867                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu2.data         6872                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu3.inst          858                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu3.data         6704                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total           30728                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu0.inst                867                       # number of demand (read+write) misses
system.l3.demand_misses::cpu0.data              15388                       # number of demand (read+write) misses
system.l3.demand_misses::cpu1.inst                865                       # number of demand (read+write) misses
system.l3.demand_misses::cpu1.data              15358                       # number of demand (read+write) misses
system.l3.demand_misses::cpu2.inst                867                       # number of demand (read+write) misses
system.l3.demand_misses::cpu2.data              15396                       # number of demand (read+write) misses
system.l3.demand_misses::cpu3.inst                858                       # number of demand (read+write) misses
system.l3.demand_misses::cpu3.data              15232                       # number of demand (read+write) misses
system.l3.demand_misses::total                  64831                       # number of demand (read+write) misses
system.l3.overall_misses::cpu0.inst               867                       # number of overall misses
system.l3.overall_misses::cpu0.data             15388                       # number of overall misses
system.l3.overall_misses::cpu1.inst               865                       # number of overall misses
system.l3.overall_misses::cpu1.data             15358                       # number of overall misses
system.l3.overall_misses::cpu2.inst               867                       # number of overall misses
system.l3.overall_misses::cpu2.data             15396                       # number of overall misses
system.l3.overall_misses::cpu3.inst               858                       # number of overall misses
system.l3.overall_misses::cpu3.data             15232                       # number of overall misses
system.l3.overall_misses::total                 64831                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu0.data    503088111                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu1.data    503301442                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu2.data    495657233                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu3.data    511751346                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    2013798132                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu0.inst     52163460                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu0.data    393717615                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu1.inst     50708306                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu1.data    395463166                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu2.inst     53295814                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu2.data    398972375                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu3.inst     52568181                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu3.data    386184091                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total   1783073008                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu0.inst     52163460                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu0.data    896805726                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu1.inst     50708306                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu1.data    898764608                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu2.inst     53295814                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu2.data    894629608                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu3.inst     52568181                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu3.data    897935437                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total       3796871140                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu0.inst     52163460                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu0.data    896805726                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu1.inst     50708306                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu1.data    898764608                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu2.inst     53295814                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu2.data    894629608                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu3.inst     52568181                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu3.data    897935437                       # number of overall miss cycles
system.l3.overall_miss_latency::total      3796871140                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        19700                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        19700                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu0.data          8526                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu1.data          8531                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu2.data          8526                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu3.data          8531                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             34114                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu0.inst          876                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu0.data         6894                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu1.inst          875                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu1.data         6875                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu2.inst          875                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu2.data         6955                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu3.inst          865                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu3.data         6760                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         30975                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu0.inst              876                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu0.data            15420                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu1.inst              875                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu1.data            15406                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu2.inst              875                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu2.data            15481                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu3.inst              865                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu3.data            15291                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                65089                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu0.inst             876                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu0.data           15420                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu1.inst             875                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu1.data           15406                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu2.inst             875                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu2.data           15481                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu3.inst             865                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu3.data           15291                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               65089                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu0.data     0.999765                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu1.data     0.999531                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu2.data     0.999765                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu3.data     0.999648                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.999678                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu0.inst     0.989726                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu0.data     0.995648                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu1.inst     0.988571                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu1.data     0.993600                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu2.inst     0.990857                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu2.data     0.988066                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu3.inst     0.991908                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu3.data     0.991716                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.992026                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu0.inst        0.989726                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu0.data        0.997925                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu1.inst        0.988571                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu1.data        0.996884                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu2.inst        0.990857                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu2.data        0.994509                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu3.inst        0.991908                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu3.data        0.996142                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.996036                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu0.inst       0.989726                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu0.data       0.997925                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu1.inst       0.988571                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu1.data       0.996884                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu2.inst       0.990857                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu2.data       0.994509                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu3.inst       0.991908                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu3.data       0.996142                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.996036                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu0.data 59020.191342                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu1.data 59024.444940                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu2.data 58148.431840                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu3.data 60008.366088                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 59050.468639                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu0.inst 60165.467128                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu0.data 57359.792395                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu1.inst 58622.319075                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu1.data 57892.426585                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu2.inst 61471.527105                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu2.data 58057.679715                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu3.inst 61268.276224                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu3.data 57605.025507                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 58027.629784                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu0.inst 60165.467128                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu0.data 58279.550689                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu1.inst 58622.319075                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu1.data 58520.940747                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu2.inst 61471.527105                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu2.data 58107.924656                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu3.inst 61268.276224                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu3.data 58950.593290                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 58565.672903                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu0.inst 60165.467128                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu0.data 58279.550689                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu1.inst 58622.319075                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu1.data 58520.940747                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu2.inst 61471.527105                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu2.data 58107.924656                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu3.inst 61268.276224                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu3.data 58950.593290                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 58565.672903                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                13082                       # number of writebacks
system.l3.writebacks::total                     13082                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks           13                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total            13                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu0.data         8524                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu1.data         8527                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu2.data         8524                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu3.data         8528                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          34103                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu0.inst          867                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu0.data         6864                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu1.inst          865                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu1.data         6831                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu2.inst          867                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu2.data         6872                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu3.inst          858                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu3.data         6704                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total        30728                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu0.inst           867                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu0.data         15388                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu1.inst           865                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu1.data         15358                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu2.inst           867                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu2.data         15396                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu3.inst           858                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu3.data         15232                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total             64831                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu0.inst          867                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu0.data        15388                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu1.inst          865                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu1.data        15358                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu2.inst          867                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu2.data        15396                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu3.inst          858                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu3.data        15232                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total            64831                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu0.data    444901956                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu1.data    445095281                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu2.data    437470786                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu3.data    453536654                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   1781004677                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu0.inst     46241212                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu0.data    346871496                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu1.inst     44803825                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu1.data    348833357                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu2.inst     47375464                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu2.data    352065101                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu3.inst     46710719                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu3.data    340430033                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total   1573331207                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu0.inst     46241212                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu0.data    791773452                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu1.inst     44803825                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu1.data    793928638                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu2.inst     47375464                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu2.data    789535887                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu3.inst     46710719                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu3.data    793966687                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total   3354335884                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu0.inst     46241212                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu0.data    791773452                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu1.inst     44803825                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu1.data    793928638                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu2.inst     47375464                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu2.data    789535887                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu3.inst     46710719                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu3.data    793966687                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total   3354335884                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu0.data     0.999765                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu1.data     0.999531                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu2.data     0.999765                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu3.data     0.999648                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.999678                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu0.inst     0.989726                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu0.data     0.995648                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu1.inst     0.988571                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu1.data     0.993600                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu2.inst     0.990857                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu2.data     0.988066                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu3.inst     0.991908                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu3.data     0.991716                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.992026                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu0.inst     0.989726                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu0.data     0.997925                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu1.inst     0.988571                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu1.data     0.996884                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu2.inst     0.990857                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu2.data     0.994509                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu3.inst     0.991908                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu3.data     0.996142                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.996036                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu0.inst     0.989726                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu0.data     0.997925                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu1.inst     0.988571                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu1.data     0.996884                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu2.inst     0.990857                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu2.data     0.994509                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu3.inst     0.991908                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu3.data     0.996142                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.996036                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu0.data 52194.035195                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu1.data 52198.344201                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu2.data 51322.241436                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu3.data 53182.065432                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 52224.281647                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu0.inst 53334.731257                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 50534.891608                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu1.inst 51796.329480                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 51066.221197                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu2.inst 54642.980392                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 51231.824942                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu3.inst 54441.397436                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 50780.136187                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 51201.874740                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu0.inst 53334.731257                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu0.data 51453.954510                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu1.inst 51796.329480                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu1.data 51694.793463                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu2.inst 54642.980392                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu2.data 51281.884061                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu3.inst 54441.397436                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu3.data 52124.913800                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 51739.690642                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu0.inst 53334.731257                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu0.data 51453.954510                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu1.inst 51796.329480                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu1.data 51694.793463                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu2.inst 54642.980392                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu2.data 51281.884061                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu3.inst 54441.397436                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu3.data 52124.913800                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 51739.690642                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        100566                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        35736                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   1227022083                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              30727                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        13082                       # Transaction distribution
system.membus.trans_dist::CleanEvict            22654                       # Transaction distribution
system.membus.trans_dist::ReadExReq             34103                       # Transaction distribution
system.membus.trans_dist::ReadExResp            34103                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         30727                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       165396                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       165396                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 165396                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port      4986368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total      4986368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4986368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             64830                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   64830    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               64830                       # Request fanout histogram
system.membus.reqLayer8.occupancy           177985409                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization              14.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          348663044                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             28.4                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests       112259                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests        47170                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops            141                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops          141                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED   1227022083                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp             30973                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        32782                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict           50252                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            34114                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           34114                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        30975                       # Transaction distribution
system.tol3bus.pkt_count_system.cpu0.l2cache.mem_side::system.l3.cpu_side        44392                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu1.l2cache.mem_side::system.l3.cpu_side        44351                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu2.l2cache.mem_side::system.l3.cpu_side        44582                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu3.l2cache.mem_side::system.l3.cpu_side        44021                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count::total                177346                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu0.l2cache.mem_side::system.l3.cpu_side      1355264                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu1.l2cache.mem_side::system.l3.cpu_side      1355776                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu2.l2cache.mem_side::system.l3.cpu_side      1363200                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu3.l2cache.mem_side::system.l3.cpu_side      1352128                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size::total                5426368                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                           35864                       # Total snoops (count)
system.tol3bus.snoopTraffic                    837248                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples           100953                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.001397                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.037346                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                 100812     99.86%     99.86% # Request fanout histogram
system.tol3bus.snoop_fanout::1                    141      0.14%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total             100953                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy          194590071                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization             15.9                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy          51719668                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             4.2                       # Layer utilization (%)
system.tol3bus.respLayer1.occupancy          51668268                       # Layer occupancy (ticks)
system.tol3bus.respLayer1.utilization             4.2                       # Layer utilization (%)
system.tol3bus.respLayer2.occupancy          51922703                       # Layer occupancy (ticks)
system.tol3bus.respLayer2.utilization             4.2                       # Layer utilization (%)
system.tol3bus.respLayer3.occupancy          51292373                       # Layer occupancy (ticks)
system.tol3bus.respLayer3.utilization             4.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
