Problem 35 (Always nolatches, teaching how to prevent latch)

Theory: In order to prevent latch, we need to assign all input probability to output. It can involve a lot of unnecessary typing. One easy way around this is to assign a "default value" to the outputs before the case statement.

Source:https://hdlbits.01xz.net/wiki/Always_nolatches

Exercise:
// synthesis verilog_input_version verilog_2001
module top_module (
    input [15:0] scancode,
    output reg left,
    output reg down,
    output reg right,
    output reg up  ); 
    always @(*)  begin
        up=1'b0; down=1'b0; left=1'b0; right=1'b0;
    	   casez (scancode)
               16'he06b: left=1'b1;
               16'he072: down=1'b1;
               16'he074: right=1'b1;
               16'he075: up=1'b1;
           endcase
    end
        
endmodule
