read -sv run_verilog_mid/adder_32b_18_70_d572b572614f5a8e17066d20424383a1.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_18_70_d572b572614f5a8e17066d20424383a1_yosys.v
