Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Nov  4 23:11:11 2025
| Host         : DESKTOP-E26AQKP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file alarm_control_sets_placed.rpt
| Design       : alarm
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            3 |
|      8 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            4 |
| No           | No                    | Yes                    |              64 |           18 |
| No           | Yes                   | No                     |               1 |            1 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               1 |            1 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------+---------------+-------------------------------+------------------+----------------+
|          Clock Signal          | Enable Signal |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+--------------------------------+---------------+-------------------------------+------------------+----------------+
|  clk_IBUF_BUFG                 |               | alarm_time_reg[0]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                 | alarm_time0   | alarm_time_reg[0]_LDC_i_1_n_0 |                1 |              1 |
|  alarm_time_reg[0]_LDC_i_1_n_0 |               | alarm_time_reg[0]_LDC_i_2_n_0 |                1 |              1 |
|  clk_IBUF_BUFG                 |               |                               |                4 |              8 |
|  clk_IBUF_BUFG                 |               | rst_IBUF                      |               17 |             63 |
+--------------------------------+---------------+-------------------------------+------------------+----------------+


