<p><style>[data-colorid=guff0xyhbj]{color:#005500} html[data-color-mode=dark] [data-colorid=guff0xyhbj]{color:#aaffaa}[data-colorid=fvw193s93g]{color:#005500} html[data-color-mode=dark] [data-colorid=fvw193s93g]{color:#aaffaa}[data-colorid=wv0sw40lgj]{color:#005500} html[data-color-mode=dark] [data-colorid=wv0sw40lgj]{color:#aaffaa}[data-colorid=hb7sk08i2d]{color:#333333} html[data-color-mode=dark] [data-colorid=hb7sk08i2d]{color:#cccccc}[data-colorid=vlz7ckz5px]{color:#b08500} html[data-color-mode=dark] [data-colorid=vlz7ckz5px]{color:#ffd44f}[data-colorid=a0l9zqhef7]{color:#005500} html[data-color-mode=dark] [data-colorid=a0l9zqhef7]{color:#aaffaa}[data-colorid=iuxx5nlec9]{color:#b08500} html[data-color-mode=dark] [data-colorid=iuxx5nlec9]{color:#ffd44f}[data-colorid=fihhz7geuf]{color:#b08500} html[data-color-mode=dark] [data-colorid=fihhz7geuf]{color:#ffd44f}[data-colorid=or40bba39n]{color:#005500} html[data-color-mode=dark] [data-colorid=or40bba39n]{color:#aaffaa}</style><span data-colorid="hb7sk08i2d" style="text-decoration: none;">This page contains the questions that are raised about Symphony HW by different groups within Arteris as well as the customers and their answers.</span></p><p><br /></p><div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /><col /><col /><col /></colgroup><tbody><tr><th class="numberingColumn confluenceTh" width="50"><br /></th><th width="50" class="confluenceTh">Topic</th><th width="500" class="confluenceTh">Question/Issue</th><th width="500" class="confluenceTh">Ans/Resolution</th><th colspan="1" class="confluenceTh">Comment.sssssssssssssssssssssssssssssssssssssssssssssssssssssssssssssssssssssssssssssssssssssssssssssssssssssssssssssssssssssssssssssssssssss</th><th colspan="1" class="confluenceTh">Timeline</th></tr><tr><td class="numberingColumn confluenceTd">1</td><td colspan="1" class="confluenceTd">QVN</td><td colspan="1" class="confluenceTd"><p style="margin-left: 0.0px;text-align: left;">(Benoit)&nbsp;</p><p style="margin-left: 0.0px;text-align: left;"><span>From my perspective, ARM QVN is obsolete now; more precisely I am no longer seeing anybody in the field mentioning it (since multiple years now).</span></p><p style="margin-left: 0.0px;text-align: left;"><span>ARM memory controller, which were the only IP that could really take advantage of it, represent an extremely small fraction of the market. I am not aware of any other important slave IP out there using it. </span></p><p style="margin-left: 0.0px;text-align: left;"><span>&nbsp;</span> <span>Have you talk to ARM about the relevance of QVN nowadays? </span></p></td><td colspan="1" class="confluenceTd"><p style="margin-left: 0.0px;text-align: left;"><span> (Syed):&nbsp;</span> <span>We did our checking around and like you we came to the conclusion that no one is using it at the moment. </span></p><p style="margin-left: 0.0px;text-align: left;"><span>&nbsp;</span><span>Although we have heard that Netspeed uses some form of credit scheme to interface with the Memory controller. I think it is the Cadence memory controller. </span></p><p style="margin-left: 0.0px;text-align: left;"><span> <span>We are not looking at ARM QVN. It is not on the list of things to be delivered.</span> </span></p></td><td colspan="1" class="confluenceTd"><p><s>Resolve </s></p><p><span class="legacy-color-text-red2">(Benoit) Please remove mentions to QVN from the architecture specification</span></p></td><td colspan="1" class="confluenceTd"><p><s><span class="legacy-color-text-red2">9/1/2018?</span></s></p><p><span class="legacy-color-text-red2">9/30/2018 (this item is not a high priority)</span></p></td></tr><tr><td class="numberingColumn confluenceTd">2</td><td colspan="1" class="confluenceTd">Posted Writes</td><td colspan="1" class="confluenceTd"><p style="margin-left: 0.0px;text-align: left;"><span> <span>(Benoit) </span> </span>How are posted writes or bufferable writes handled.&nbsp;</p></td><td colspan="1" class="confluenceTd"><p style="margin-left: 0.0px;text-align: left;"><span> <span>(Shail) </span> </span> <span>This is what we have for buffered writes (ATUI uArch spec) &ndash;</span></p><p style="margin-left: 0.0px;text-align: left;"><span>&nbsp;</span>There is extra bit per write context entry to track if a buffered write is pending.</p><p style="margin-left: 0.0px;text-align: left;"><u style="margin-left: 0.0px;">Buffered write early ack</u> -&nbsp; generate a response for the buffered write request (after ID checking in request context). The write response from the slave need to be masked for this request. There will be a pipeline stage to hold the write ack/response till it gets sent out and break any timing path between the request and response flow. A buffered write request is eligible for early write response when there is no ID ordering dependency (check based on request ID). This can be enabled by parameter (enBufWrite).</p><p style="margin-left: 0.0px;text-align: left;"><span>&nbsp;</span> <span>Basically, a response is generated by initiator ATU without waiting for response from the target, provided there is no un-buffered write request pending with same ID. When the actual response comes back from the target, there is no response generated to the slave (already acknowledged). The initiator ATU knows it is not idle till the response for the posted write is received.</span></p><p style="margin-left: 0.0px;text-align: left;">If there is a pending request with the same ID, the buffered write will be held back until the response for the pending un-buffered write is received. Once the early buffered write acknowledgement is sent to the Master, there is no way for Symphony to undo it. Symphony also does not guarantee that a buffered write is completed, once the early response is sent. Customers are advised to take that into account.&nbsp;</p></td><td colspan="1" class="confluenceTd"><p><span class="legacy-color-text-red2">(Benoit) This works correctly on the master side. Now you need to specify (in the architecture specification) how the bufferable attribute is passed from initiator to target ATU, and how target ATU are handling posted writes. (my recommendation is to make the posted write attribute part of the common layer semantics).</span></p><p><span data-colorid="fihhz7geuf"><span class="legacy-color-text-default">(Syed)</span> The I-ATU sends the buffered write information to the T-ATU in the TrHdr so that information will be passed on to the Slave. The T-ATU does nothing other than pass the transaction on to the slave and sends the response when it gets the response from the Slave. The I-ATU has the option to not respond and wait for the Target to send the response. </span></p></td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-red2"><span data-colorid="iuxx5nlec9">&nbsp;</span>9/1/2018?</span></td></tr><tr><td class="numberingColumn confluenceTd">3</td><td colspan="1" class="confluenceTd">32 bit processor addressing memory greater than 4GB</td><td colspan="1" class="confluenceTd"><p style="margin-left: 0.0px;text-align: left;"><span>Please add a mechanism to enable a master which do not have as many address bits as required to cover the complete interconnect address map.</span></p><p style="margin-left: 0.0px;text-align: left;"><span>This is a very common situation &ndash; eg a 32 bits CPU connected to a SoC with an address map covering more than 4GBytes.</span></p><p style="margin-left: 0.0px;text-align: left;"><span>For instance, if you have a 32 bits CPU accessing a 33 bits address map (8Gbytes) you may say:</span></p><p style="margin-left: 0.0px;text-align: left;"><span>If CPU address is between 0 and 2Gb: unchanged</span></p><p style="margin-left: 0.0px;text-align: left;"><span>If CPU address is &gt; 2GB: append address bit 33 = 1 (so CPU &ldquo;sees&rdquo; SoC targets between 6 and 8 Gb when accessing between 2 and 4 Gb)</span></p></td><td colspan="1" class="confluenceTd"><p style="margin-left: 0.0px;text-align: left;">(Shail) W<span>e already support this feature &ndash; by using a mapped base address for a given target in the PAM.</span></p><p style="margin-left: 0.0px;text-align: left;"><span>For your example below &ndash; the mapped base address for targets in range (0 to 2GB) will be 0, but for other targets will be 0x1_0000_0000.</span></p></td><td colspan="1" class="confluenceTd"><p><s>Resolved</s></p><p><span class="legacy-color-text-red2">Sorry it's still a bit unclear to me exactly how the mapped base address works, in the specification there is an example where the base address and mapped base address are identical (why would they?).</span></p><p><span class="legacy-color-text-red2">Can you update the specification with some logic equation describing what is done with base address and mapped base address?</span></p><p><span data-colorid="guff0xyhbj">(Syed) Benoit please see Table 7.1 in the arch spec and the accompanying paragraphs.</span></p></td><td colspan="1" class="confluenceTd"><span data-colorid="a0l9zqhef7">&nbsp;</span></td></tr><tr><td class="numberingColumn confluenceTd">4</td><td colspan="1" class="confluenceTd">Symphony overall</td><td colspan="1" class="confluenceTd"><p style="margin-left: 0.0px;text-align: left;"><span>(Benoit) </span> <span>Also, I need the following: this is the list of adapters that you listed in the specification. For each, I am indicating my understanding of the reason Maestro would instantiate them. I failed to identify a reason to let the user explicitly instantiate them, if you see one please comment:</span></p><ol style="text-decoration: none;text-align: left;margin-left: 0.0px;"><li style="list-style-type: decimal;"><span>Width changes. Maestro will infer based on user setting on each link.</span></li><li style="list-style-type: decimal;"><span>Address to target decode. Maestro will infer based on optimization of address decode and packet header size.</span></li><li style="list-style-type: decimal;"><span>Clock changes. Maestro will infer based on Region/Domain set on transport Units.</span></li><li style="list-style-type: decimal;"><span>Voltage changes. Maestro will infer based on Region/Domain set on transport Units.</span></li><li style="list-style-type: decimal;"><span>Connections between fabrics. When we talk you said Maestro will infer based on size optimizations if this is to mix and match fabrics with VC-aware and simple FT. Correct?</span></li><li style="list-style-type: decimal;"><span>VC remapping logic</span></li></ol><p style="margin-left: 0.0px;text-align: left;"><span>In addition, I am confused about which switches will be available in Presto R1. My understanding so far is that there will be a non-VC flow through switch, a VC-aware Flow through switch, and maybe a new buffered switch? (I need a name, and explanation why the user would select them). </span></p><p style="margin-left: 0.0px;text-align: left;"><span>Others?</span></p><p style="margin-left: 0.0px;text-align: left;"><span>How about &ldquo;FT Fabric with VC and Call Back&rdquo;? Is this going to be supported? Why and according to what criteria the user would want them?</span></p><p style="margin-left: 0.0px;text-align: left;"><span>How about Multicast switches?&nbsp;</span></p><p style="margin-left: 0.0px;text-align: left;"><span>Last, regarding your comment &ldquo;The rest of the chapters that are added to the spec are system related chapters such as ones on Routing and topology and not HW related&rdquo;: please send me those chapters as they are very SW related indeed.</span></p></td><td colspan="1" class="confluenceTd"><p style="margin-left: 0.0px;text-align: left;">(Syed)</p><ol style="text-decoration: none;text-align: left;margin-left: 0.0px;"><li style="list-style-type: decimal;"><span>For most of the adapters, such as width, clock, power, rate adapters, can be inferred from the information provided by the user and do not need to be directly instantiated by them. Width adapters can be inferred if two Network elements that need to be connected based on topological data, have different interface widths. Similarly, clock and power adapters can be inferred whether the connected elements lie in the same power/clock domain or not. If not than the adapter needs to be inserted. </span></li><li style="list-style-type: decimal;"><span>Mix of fabrics (flow through non-VC, flow through VC, and buffered VC), could be based on cost optimization of the fabric, and also need. For example, the rule is that the VC-Flow-Through switch will only be used if the VCs have priority. Another rule is that, whenever, we need WRR or RR scheduling algorithm, we would need to have a buffered switch. We already have envisioned these rules, but I am sure we will come up with more, as we investigate further. </span></li><li style="list-style-type: decimal;"><span>There will be three types of switches supported by Symphony: </span></li><ol style="margin-left: 0.0px;"><li style="list-style-type: lower-alpha;"><span>Flow through non-VC switch (similar to FlexNoc)</span></li><li style="list-style-type: lower-alpha;"><span>Flow through VC-aware switch. </span></li><li style="list-style-type: lower-alpha;"><span>Buffered VC switch, this could be pipelined as well depending on frequency/performance. </span></li></ol><li style="list-style-type: decimal;"><span>No plans to implement VC-call back yet. </span></li><li style="list-style-type: decimal;"><span>Multicast switches are on the roadmap. With the new shift in addressing the AI market with Symphony as the first beach head, we will be putting the plans on when it will be introduced, with a view of hitting the End of 2Q/beginning Q3 2019 time frame. </span></li><li style="list-style-type: decimal;"><span>The system related chapters included in the recent update release of the Symphony spec. </span></li></ol></td><td colspan="1" class="confluenceTd"><p><span class="legacy-color-text-red2">Please remove VC-callback from the specification, or move them to a &quot;future&quot; section</span></p><p><span class="legacy-color-text-red2">Multicast switches are now tracked in item #8</span></p><p><span class="legacy-color-text-red2">Adapters inference rules to be tracked in item #9</span></p></td><td colspan="1" class="confluenceTd">9/30/2018 (Not a high priority item)</td></tr><tr><td class="numberingColumn confluenceTd">5</td><td colspan="1" class="confluenceTd">ATU verification</td><td colspan="1" class="confluenceTd"><p style="margin-left: 0.0px;text-align: left;">(Benoit) <span>I have three questions:</span></p><ul style="text-decoration: none;text-align: left;margin-left: 0.0px;"><li style="list-style-type: disc;"><span>I have counted approximately 20 parameters for the native layer, 40 for the ATP interface, 27 for PAM (with one entry) and 52 for ATU Initiator category. I know lots of these parameters will depend on each other, however it&rsquo;s 139 in total. If any of these parameters only had 2 values, that&rsquo;s 2^139 combinations; well I know this calculation does not make lot of sense, however it&rsquo;s still a lot of combinations (an I am ignoring for the moment the programming interface). How are you approaching verification with so many combinations?</span></li><li style="list-style-type: disc;"><span>The field TrnHdr has its size defined by wPktTxnHdr. Can you explain how this value is calculated? Can you tell me what bits will be embedded in TrnHdr, for AXI 3? AXI4? APB? (there is some indication in 3.3 but It&rsquo;s unclear how the encoding will be made). To interpret TrnHdr, you will implement logic in the ATU that decode what is the source protocol type, then select the signals, and proceed to the conversion to the native protocol, correct? (as packets from different origins will have different TrnHdr fields).</span></li><li style="list-style-type: disc;"><span>AXI3 has write data interleave (hence an AXI3 W channel has a WID signal). Do you plan to support AXI3 write data interleave? From the specification it does not look like it. Which specific AXI3 feature are we supporting?</span></li></ul></td><td colspan="1" class="confluenceTd"><p style="margin-left: 0.0px;text-align: left;">(Shail)</p><ol style="text-decoration: none;text-align: left;margin-left: 0.0px;"><li style="list-style-type: decimal;"><span>ATU parameters coverage:</span></li></ol><p style="margin-left: 0.0px;text-align: left;"><span>We won&rsquo;t be able to verify each parameter combination at ATU level. </span></p><p style="margin-left: 0.0px;text-align: left;"><span>On the native layer side, we will cover the typical/min/max/random values. </span></p><p style="margin-left: 0.0px;text-align: left;"><span>For packet layer, the ATP parameters are dependent on the native layer parameters and also fabric capability and features &ndash; this is also verified stand-alone as SMI packetizer/-depacketizer (for legato). </span></p><p style="margin-left: 0.0px;text-align: left;"><span>Then there are the CTL parameters including the PAM, which is based on CTL features. Here again is a separate CTL testbench apart from ATU testbench to extend the coverage.</span></p><ol style="text-decoration: none;text-align: left;margin-left: 0.0px;"><li style="list-style-type: decimal;"><span>TrnHdr: This field contains &ndash;{protocol type, burst size, burst type, initiator width, protocol fields etc.} and depends upon the fabric configuration.</span></li></ol><p style="margin-left: 0.0px;text-align: left;"><span>We will provide SW the formulae for width of this field based on what type of initiators and targets exist in a fabric. </span></p><p style="margin-left: 0.0px;text-align: left;"><span>For AXI, the protocol field can contain &ndash; {lock/cache/region}, for APB &ndash; only protocol type is needed.</span></p><ol style="text-decoration: none;text-align: left;margin-left: 0.0px;"><li style="list-style-type: none;background-image: none;"><ol><li style="list-style-type: none;background-image: none;"><ol><li style="list-style-type: decimal;"><span>AXI3: No, we do not support data interleave. The AXI3 is supported as subset of AXI4, will support breaking of larger AXI4 bursts going to AXI3 target.</span></li></ol></li></ol></li></ol></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="numberingColumn confluenceTd">6</td><td colspan="1" class="confluenceTd">Switch</td><td colspan="1" class="confluenceTd">Packet vs. Flit Arbitration evaluation</td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td><td colspan="1" class="confluenceTd"><br /></td></tr><tr><td class="numberingColumn confluenceTd">7</td><td colspan="1" class="confluenceTd">Switch</td><td colspan="1" class="confluenceTd">VC buffered Switch</td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-red2">Syed and team to do a performance exploration for each and come back with specification and recommendations.</span></td><td colspan="1" class="confluenceTd"><p>Potential candidates:</p><p>1) Traditional VC buffered (input/output) switch</p><p>2) VC switch with corsspoint buffering (internal)</p><p>3) Hybrid of (1) &amp; (2)</p><p><span class="legacy-color-text-red2"><br /></span></p></td><td colspan="1" class="confluenceTd"><p><span class="legacy-color-text-red2">9/15 for recommendations on VC buffered switch?</span></p><p><span class="legacy-color-text-red2"> A lot of it depends on when we can get the simulation setup up and running. </span></p><p><span class="legacy-color-text-red2">Will update the timeline later</span></p></td></tr><tr><td class="numberingColumn confluenceTd">8</td><td colspan="1" class="confluenceTd">Switch</td><td colspan="1" class="confluenceTd">Multicast Switch and multicast response aggregator</td><td colspan="1" class="confluenceTd"><p><span class="legacy-color-text-red2">Syed to add the broadcast &quot;station&quot; (request switch+ response aggregator) to the specification.</span></p><p><span class="legacy-color-text-red2">Also Syed to work on algorithm to insert them in the network in a way that minimizes the number of wires and is deadlock free (possibly inserting FIFO in chosen paths).</span></p></td><td colspan="1" class="confluenceTd"><p>Optimum insertion of the broadcast switches in the network is an NP complete problem. It is a very difficult problem to solve.</p><p><br /></p></td><td colspan="1" class="confluenceTd"><p><span class="legacy-color-text-red2">9/15 for recommendations on broadcast station?</span></p><p><span class="legacy-color-text-red2">A lot depends on simulation setup. </span></p><p><span data-colorid="or40bba39n">Will update the time line later. </span></p></td></tr><tr><td class="numberingColumn confluenceTd">9</td><td colspan="1" class="confluenceTd">HW inference rules</td><td colspan="1" class="confluenceTd">Need to write all the HW inference rules (adapters, power, connections at top level, clock and reset connections, resiliency, etc.)</td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-red2">Syed Ok to write inference rules in the form of algorithms.</span></td><td colspan="1" class="confluenceTd">(Syed): Yes rules and restrictions and where necessary algorithms. I have to work with SW person who understands RTL and SW very well. On going</td><td colspan="1" class="confluenceTd">On going. Will break it down by Network Elements</td></tr><tr><td class="numberingColumn confluenceTd">10</td><td colspan="1" class="confluenceTd">ATU/TileLink</td><td colspan="1" class="confluenceTd"><p>Need to add support for TileLink ATU, for TL-UL and TL-UC profiles.</p><p>Update architecture spec with details.</p></td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-red2">&nbsp;Syed to look at TileLink spec. and update Architecture specification.</span></td><td colspan="1" class="confluenceTd"><p>Two things:</p><p>1) Evaluation how we support these if we need to.</p><p>2) Is there a market big enough that we should have optimized support for Tilelink, given that most IP currently is AMBA based and possibly GenZ in the future. TBD</p><p><a class="createlink" href="/wiki/pages/createpage.action?spaceKey=ENGR&amp;title=8%2F14%2F2018&amp;linkCreation=true&amp;fromPageId=16161087">8/14/2018</a> Reviewed TileLink. Upon initial review it is concluded that the ATP protocol and CTL layer can handle this protocol. Details will be added later.</p></td><td colspan="1" class="confluenceTd">11/30/2018</td></tr><tr><td class="numberingColumn confluenceTd">11</td><td colspan="1" class="confluenceTd">ATU/OCP-IP</td><td colspan="1" class="confluenceTd"><p>Need to add support for OCP-IP, following profiles (at least):</p><ul><li><strong>Consensus profiles</strong>: consider them with extended data width: 8 to 1024; and no support for XOR bursts, 2D bursts:<ul><li>Simple Slave</li><li>High Speed Profile</li><li>Advanced High Speed Profile &ndash; without 2D bursts</li><li>Optional Features: Tags and Threads</li><li>Register access Profile</li></ul></li><li><strong>Bridging Profiles</strong>:<ul><li>X-Bus Packet Write and Read</li></ul></li></ul><p>Update Architecture spec. with details.</p></td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-red2">&nbsp;Syed to look at OCP-IP spec. update Architecture specification.</span></td><td colspan="1" class="confluenceTd">Same as above</td><td colspan="1" class="confluenceTd"><span data-colorid="fvw193s93g">TBD</span></td></tr><tr><td class="numberingColumn confluenceTd">12</td><td colspan="1" class="confluenceTd">ATU/AXI5</td><td colspan="1" class="confluenceTd"><p>Need to add support for AXI5 new features (vs AXI4):</p><div class="page" title="Page 130"><div class="layoutArea"><div class="column"><ul><li><p><span>Atomic transactions. </span></p></li><li><p><span>Data Check. </span></p></li><li><p><span>Poison. </span></p></li><li><p><span>QoS Accept. </span></p></li><li><p><span>Trace signals. </span></p></li><li><p><span>User Loopback. </span></p></li><li><p><span>Wakeup signals. </span></p></li><li><p><span>Untranslated transactions. </span></p></li><li><p><span>Non-Secure Access Identifiers. </span></p></li></ul><p>Update Architecture spec. with details</p></div></div></div></td><td colspan="1" class="confluenceTd">&nbsp;<span class="legacy-color-text-red2">&nbsp;Syed to look at AXI5 spec. update Architecture specification.</span></td><td colspan="1" class="confluenceTd"><p><s>Will look into AXI-5. Implementation will be phased out and not in the first release</s>.</p><p><a class="createlink" href="/wiki/pages/createpage.action?spaceKey=ENGR&amp;title=8%2F14%2F2018&amp;linkCreation=true&amp;fromPageId=16161087">8/14/2018</a> (Syed) Added AXI5 Atomic and QoS signal support to the Arch Spec. Other signals to be added later.</p></td><td colspan="1" class="confluenceTd">&nbsp;<span class="legacy-color-text-red2">?</span></td></tr><tr><td class="numberingColumn confluenceTd">13</td><td colspan="1" class="confluenceTd">Common Layer</td><td colspan="1" class="confluenceTd">In order to support efficiently multiple protocols and translations between them, the common layer need to be reworked to ensure it will allow support of new protocols in the future without modifications to the existing ATUs.</td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-red2">?</span></td><td colspan="1" class="confluenceTd">Need to first evaluate if we need to rework it, by looking at the above protocols.</td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-red2">?</span></td></tr><tr><td class="numberingColumn confluenceTd">14</td><td colspan="1" class="confluenceTd">Deadlock avoidance</td><td colspan="1" class="confluenceTd">We need a robust approach to deadlock avoidance, that take into account all the Symphony mechanisms: virtual channels, fabrics and adapters between fabrics, internal buffering, rate control etc.</td><td colspan="1" class="confluenceTd"><span class="legacy-color-text-red2">Syed to come up with a formalism and an approach</span></td><td colspan="1" class="confluenceTd"><p><s>Work already underway</s></p><p>[<a class="createlink" href="/wiki/pages/createpage.action?spaceKey=ENGR&amp;title=8%2F10%2F2018&amp;linkCreation=true&amp;fromPageId=16161087">8/10/2018</a> ]Updated the routing chapter to include System level deadlocks, Added examples to illustrate how RDG would work.</p></td><td colspan="1" class="confluenceTd"><p>Formulation done.VC rule done for Rings.</p><p>Estimated completion time for formulating first order rules for adapter, Masters 10/25/2018.</p></td></tr></tbody></table></div><p><span data-colorid="wv0sw40lgj">&nbsp;</span><span data-colorid="vlz7ckz5px">&nbsp;</span></p><p><br /></p><p><br /></p><p><span> <br /></span></p><p><br /></p><p><br /></p><p><br /></p><p><br /></p>