{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1596505357376 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1596505357376 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 03 22:42:37 2020 " "Processing started: Mon Aug 03 22:42:37 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1596505357376 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596505357376 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simple_operations -c simple_operations " "Command: quartus_map --read_settings_files=on --write_settings_files=off simple_operations -c simple_operations" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596505357376 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "6 " "Parallel compilation is enabled and will use up to 6 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1596505357653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adeni/documents/mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl 2 0 " "Found 2 design units, including 0 entities, in source file /users/adeni/documents/mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fixed_pkg " "Found design unit 1: fixed_pkg" {  } { { "../ieee_proposed/fixed_pkg_c.vhdl" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596505365613 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fixed_pkg-body " "Found design unit 2: fixed_pkg-body" {  } { { "../ieee_proposed/fixed_pkg_c.vhdl" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl" 1466 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596505365613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596505365613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adeni/documents/mestrado/amc_vhdl/study/ieee_proposed/fixed_float_types_c.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file /users/adeni/documents/mestrado/amc_vhdl/study/ieee_proposed/fixed_float_types_c.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fixed_float_types " "Found design unit 1: fixed_float_types" {  } { { "../ieee_proposed/fixed_float_types_c.vhdl" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_float_types_c.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596505365614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596505365614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_operations.vhd 2 1 " "Found 2 design units, including 1 entities, in source file simple_operations.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simple_operations-bhv " "Found design unit 1: simple_operations-bhv" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596505365616 ""} { "Info" "ISGN_ENTITY_NAME" "1 simple_operations " "Found entity 1: simple_operations" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596505365616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596505365616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/adeni/documents/mestrado/amc_vhdl/study/rna_library/uart_components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/adeni/documents/mestrado/amc_vhdl/study/rna_library/uart_components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_components " "Found design unit 1: uart_components" {  } { { "../rna_library/uart_components.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/rna_library/uart_components.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596505365617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596505365617 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "simple_operations " "Elaborating entity \"simple_operations\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1596505365671 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhdl(1470) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1470): subtype or type has null range" {  } { { "../ieee_proposed/fixed_pkg_c.vhdl" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl" 1470 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1596505365673 "|simple_operations"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhdl(1471) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1471): subtype or type has null range" {  } { { "../ieee_proposed/fixed_pkg_c.vhdl" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl" 1471 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1596505365673 "|simple_operations"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "fixed_pkg_c.vhdl(1472) " "VHDL Subtype or Type Declaration warning at fixed_pkg_c.vhdl(1472): subtype or type has null range" {  } { { "../ieee_proposed/fixed_pkg_c.vhdl" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/ieee_proposed/fixed_pkg_c.vhdl" 1472 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1596505365673 "|simple_operations"}
{ "Warning" "WSGN_SEARCH_FILE" "/users/adeni/documents/mestrado/amc_vhdl/study/rna_library/uart_rx.vhd 2 1 " "Using design file /users/adeni/documents/mestrado/amc_vhdl/study/rna_library/uart_rx.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_rx-rtl " "Found design unit 1: uart_rx-rtl" {  } { { "uart_rx.vhd" "" { Text "c:/users/adeni/documents/mestrado/amc_vhdl/study/rna_library/uart_rx.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596505365703 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.vhd" "" { Text "c:/users/adeni/documents/mestrado/amc_vhdl/study/rna_library/uart_rx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596505365703 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1596505365703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_rx:receiver " "Elaborating entity \"uart_rx\" for hierarchy \"uart_rx:receiver\"" {  } { { "simple_operations.vhd" "receiver" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596505365704 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/adeni/documents/mestrado/amc_vhdl/study/rna_library/uart_tx.vhd 2 1 " "Using design file /users/adeni/documents/mestrado/amc_vhdl/study/rna_library/uart_tx.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_tx-rtl " "Found design unit 1: uart_tx-rtl" {  } { { "uart_tx.vhd" "" { Text "c:/users/adeni/documents/mestrado/amc_vhdl/study/rna_library/uart_tx.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596505365713 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.vhd" "" { Text "c:/users/adeni/documents/mestrado/amc_vhdl/study/rna_library/uart_tx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596505365713 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1596505365713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:transmitter " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:transmitter\"" {  } { { "simple_operations.vhd" "transmitter" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596505365714 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/users/adeni/documents/mestrado/amc_vhdl/study/rna_library/fifo.vhd 2 1 " "Using design file /users/adeni/documents/mestrado/amc_vhdl/study/rna_library/fifo.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo-bhv " "Found design unit 1: fifo-bhv" {  } { { "fifo.vhd" "" { Text "c:/users/adeni/documents/mestrado/amc_vhdl/study/rna_library/fifo.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596505365721 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.vhd" "" { Text "c:/users/adeni/documents/mestrado/amc_vhdl/study/rna_library/fifo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596505365721 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1596505365721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo fifo:fifo_rx " "Elaborating entity \"fifo\" for hierarchy \"fifo:fifo_rx\"" {  } { { "simple_operations.vhd" "fifo_rx" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596505365722 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "6 16 0 1 1 " "6 out of 16 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "10 15 " "Addresses ranging from 10 to 15 are not initialized" {  } { { "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/db/simple_operations.ram0_fifo_1ff8f9ef.hdl.mif" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/db/simple_operations.ram0_fifo_1ff8f9ef.hdl.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1596505365940 ""}  } { { "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/db/simple_operations.ram0_fifo_1ff8f9ef.hdl.mif" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/db/simple_operations.ram0_fifo_1ff8f9ef.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1596505365940 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "fifo:fifo_rx\|r_fifo_data_rtl_0 " "Inferred RAM node \"fifo:fifo_rx\|r_fifo_data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1596505365941 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "fifo:fifo_tx\|r_fifo_data_rtl_0 " "Inferred RAM node \"fifo:fifo_tx\|r_fifo_data_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1596505365941 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fifo:fifo_rx\|r_fifo_data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fifo:fifo_rx\|r_fifo_data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596505366031 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596505366031 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596505366031 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 10 " "Parameter NUMWORDS_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596505366031 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596505366031 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596505366031 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 10 " "Parameter NUMWORDS_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596505366031 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596505366031 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596505366031 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596505366031 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596505366031 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596505366031 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596505366031 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596505366031 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/simple_operations.ram0_fifo_1ff8f9ef.hdl.mif " "Parameter INIT_FILE set to db/simple_operations.ram0_fifo_1ff8f9ef.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596505366031 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1596505366031 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "fifo:fifo_tx\|r_fifo_data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fifo:fifo_tx\|r_fifo_data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596505366031 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596505366031 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596505366031 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 10 " "Parameter NUMWORDS_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596505366031 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596505366031 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596505366031 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 10 " "Parameter NUMWORDS_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596505366031 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596505366031 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596505366031 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596505366031 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596505366031 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596505366031 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596505366031 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596505366031 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/simple_operations.ram0_fifo_1ff8f9ef.hdl.mif " "Parameter INIT_FILE set to db/simple_operations.ram0_fifo_1ff8f9ef.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1596505366031 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1596505366031 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1596505366031 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo:fifo_rx\|altsyncram:r_fifo_data_rtl_0 " "Elaborated megafunction instantiation \"fifo:fifo_rx\|altsyncram:r_fifo_data_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596505366077 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo:fifo_rx\|altsyncram:r_fifo_data_rtl_0 " "Instantiated megafunction \"fifo:fifo_rx\|altsyncram:r_fifo_data_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596505366078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596505366078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596505366078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 10 " "Parameter \"NUMWORDS_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596505366078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596505366078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596505366078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 10 " "Parameter \"NUMWORDS_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596505366078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596505366078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596505366078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596505366078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596505366078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596505366078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596505366078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596505366078 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/simple_operations.ram0_fifo_1ff8f9ef.hdl.mif " "Parameter \"INIT_FILE\" = \"db/simple_operations.ram0_fifo_1ff8f9ef.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596505366078 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596505366078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_noh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_noh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_noh1 " "Found entity 1: altsyncram_noh1" {  } { { "db/altsyncram_noh1.tdf" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/db/altsyncram_noh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596505366117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596505366117 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo:fifo_tx\|altsyncram:r_fifo_data_rtl_0 " "Elaborated megafunction instantiation \"fifo:fifo_tx\|altsyncram:r_fifo_data_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596505366125 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo:fifo_tx\|altsyncram:r_fifo_data_rtl_0 " "Instantiated megafunction \"fifo:fifo_tx\|altsyncram:r_fifo_data_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596505366125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596505366125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596505366125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 10 " "Parameter \"NUMWORDS_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596505366125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596505366125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596505366125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 10 " "Parameter \"NUMWORDS_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596505366125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596505366125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596505366125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596505366125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596505366125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596505366125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596505366125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596505366125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/simple_operations.ram0_fifo_1ff8f9ef.hdl.mif " "Parameter \"INIT_FILE\" = \"db/simple_operations.ram0_fifo_1ff8f9ef.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596505366125 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596505366125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3h1 " "Found entity 1: altsyncram_r3h1" {  } { { "db/altsyncram_r3h1.tdf" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/db/altsyncram_r3h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596505366160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596505366160 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 130 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1596505366391 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1596505366391 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1596505366544 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "r_status\[0\] High " "Register r_status\[0\] will power up to High" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 130 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1596505366643 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "r_status\[1\] High " "Register r_status\[1\] will power up to High" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 130 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1596505366643 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "r_status\[2\] High " "Register r_status\[2\] will power up to High" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 130 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1596505366643 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "r_status\[3\] High " "Register r_status\[3\] will power up to High" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 130 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1596505366643 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1596505366643 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1596505367028 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596505367028 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "29 " "Design contains 29 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_fifo_rx_wr_en " "No output dependent on input pin \"i_fifo_rx_wr_en\"" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1596505367125 "|simple_operations|i_fifo_rx_wr_en"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_fifo_rx_wr_data\[0\] " "No output dependent on input pin \"i_fifo_rx_wr_data\[0\]\"" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1596505367125 "|simple_operations|i_fifo_rx_wr_data[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_fifo_rx_wr_data\[1\] " "No output dependent on input pin \"i_fifo_rx_wr_data\[1\]\"" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1596505367125 "|simple_operations|i_fifo_rx_wr_data[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_fifo_rx_wr_data\[2\] " "No output dependent on input pin \"i_fifo_rx_wr_data\[2\]\"" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1596505367125 "|simple_operations|i_fifo_rx_wr_data[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_fifo_rx_wr_data\[3\] " "No output dependent on input pin \"i_fifo_rx_wr_data\[3\]\"" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1596505367125 "|simple_operations|i_fifo_rx_wr_data[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_fifo_rx_wr_data\[4\] " "No output dependent on input pin \"i_fifo_rx_wr_data\[4\]\"" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1596505367125 "|simple_operations|i_fifo_rx_wr_data[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_fifo_rx_wr_data\[5\] " "No output dependent on input pin \"i_fifo_rx_wr_data\[5\]\"" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1596505367125 "|simple_operations|i_fifo_rx_wr_data[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_fifo_rx_wr_data\[6\] " "No output dependent on input pin \"i_fifo_rx_wr_data\[6\]\"" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1596505367125 "|simple_operations|i_fifo_rx_wr_data[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_fifo_rx_wr_data\[7\] " "No output dependent on input pin \"i_fifo_rx_wr_data\[7\]\"" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1596505367125 "|simple_operations|i_fifo_rx_wr_data[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_fifo_rx_rd_en " "No output dependent on input pin \"i_fifo_rx_rd_en\"" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1596505367125 "|simple_operations|i_fifo_rx_rd_en"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_fifo_tx_wr_en " "No output dependent on input pin \"i_fifo_tx_wr_en\"" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 36 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1596505367125 "|simple_operations|i_fifo_tx_wr_en"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_fifo_tx_wr_data\[0\] " "No output dependent on input pin \"i_fifo_tx_wr_data\[0\]\"" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1596505367125 "|simple_operations|i_fifo_tx_wr_data[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_fifo_tx_wr_data\[1\] " "No output dependent on input pin \"i_fifo_tx_wr_data\[1\]\"" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1596505367125 "|simple_operations|i_fifo_tx_wr_data[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_fifo_tx_wr_data\[2\] " "No output dependent on input pin \"i_fifo_tx_wr_data\[2\]\"" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1596505367125 "|simple_operations|i_fifo_tx_wr_data[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_fifo_tx_wr_data\[3\] " "No output dependent on input pin \"i_fifo_tx_wr_data\[3\]\"" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1596505367125 "|simple_operations|i_fifo_tx_wr_data[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_fifo_tx_wr_data\[4\] " "No output dependent on input pin \"i_fifo_tx_wr_data\[4\]\"" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1596505367125 "|simple_operations|i_fifo_tx_wr_data[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_fifo_tx_wr_data\[5\] " "No output dependent on input pin \"i_fifo_tx_wr_data\[5\]\"" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1596505367125 "|simple_operations|i_fifo_tx_wr_data[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_fifo_tx_wr_data\[6\] " "No output dependent on input pin \"i_fifo_tx_wr_data\[6\]\"" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1596505367125 "|simple_operations|i_fifo_tx_wr_data[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_fifo_tx_wr_data\[7\] " "No output dependent on input pin \"i_fifo_tx_wr_data\[7\]\"" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1596505367125 "|simple_operations|i_fifo_tx_wr_data[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_fifo_tx_rd_en " "No output dependent on input pin \"i_fifo_tx_rd_en\"" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1596505367125 "|simple_operations|i_fifo_tx_rd_en"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_tx_dv " "No output dependent on input pin \"i_tx_dv\"" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1596505367125 "|simple_operations|i_tx_dv"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tx_data\[0\] " "No output dependent on input pin \"tx_data\[0\]\"" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1596505367125 "|simple_operations|tx_data[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tx_data\[1\] " "No output dependent on input pin \"tx_data\[1\]\"" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1596505367125 "|simple_operations|tx_data[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tx_data\[2\] " "No output dependent on input pin \"tx_data\[2\]\"" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1596505367125 "|simple_operations|tx_data[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tx_data\[3\] " "No output dependent on input pin \"tx_data\[3\]\"" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1596505367125 "|simple_operations|tx_data[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tx_data\[4\] " "No output dependent on input pin \"tx_data\[4\]\"" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1596505367125 "|simple_operations|tx_data[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tx_data\[5\] " "No output dependent on input pin \"tx_data\[5\]\"" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1596505367125 "|simple_operations|tx_data[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tx_data\[6\] " "No output dependent on input pin \"tx_data\[6\]\"" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1596505367125 "|simple_operations|tx_data[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tx_data\[7\] " "No output dependent on input pin \"tx_data\[7\]\"" {  } { { "simple_operations.vhd" "" { Text "C:/Users/adeni/Documents/Mestrado/amc_vhdl/study/simple_operations/simple_operations.vhd" 47 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1596505367125 "|simple_operations|tx_data[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1596505367125 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "353 " "Implemented 353 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Implemented 33 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1596505367126 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1596505367126 ""} { "Info" "ICUT_CUT_TM_LCELLS" "268 " "Implemented 268 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1596505367126 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1596505367126 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1596505367126 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4830 " "Peak virtual memory: 4830 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1596505367162 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 03 22:42:47 2020 " "Processing ended: Mon Aug 03 22:42:47 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1596505367162 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1596505367162 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1596505367162 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1596505367162 ""}
