//! Connectivity + device extraction from layout geometry.

use super::types::*;
use crate::geometry::*;
use crate::params::Deck;
use crate::traits::Backend;
use std::collections::{HashMap, HashSet};

// --- union-find ---

struct UnionFind {
    parent: Vec<u32>,
    rank: Vec<u8>,
}
impl UnionFind {
    fn new(n: usize) -> Self {
        UnionFind {
            parent: (0..n as u32).collect(),
            rank: vec![0; n],
        }
    }
    fn find(&mut self, x: u32) -> u32 {
        let mut r = x;
        while self.parent[r as usize] != r {
            self.parent[r as usize] = self.parent[self.parent[r as usize] as usize];
            r = self.parent[r as usize];
        }
        r
    }
    fn union(&mut self, a: u32, b: u32) {
        let (ra, rb) = (self.find(a), self.find(b));
        if ra == rb {
            return;
        }
        if self.rank[ra as usize] < self.rank[rb as usize] {
            self.parent[ra as usize] = rb;
        } else if self.rank[ra as usize] > self.rank[rb as usize] {
            self.parent[rb as usize] = ra;
        } else {
            self.parent[rb as usize] = ra;
            self.rank[ra as usize] += 1;
        }
    }
}

// --- internal types ---

struct Node {
    bbox: Bbox,
    layer: LayerId,
    is_diff_seg: bool,
    /// Electrical region represented by this node.  Ordinary conductor nodes
    /// use the polygon's full bbox as the clip; split diffusion nodes use the
    /// original diffusion polygon clipped to one source/drain segment.  Keeping
    /// the source polygon here lets the sweep-line remain a bbox prefilter while
    /// the final connectivity decision uses the real rectilinear geometry.
    poly: PolyId,
    clip: Bbox,
}

struct GateSpan {
    gate: u32,
    lo: i32,
    hi: i32,
}

struct DiffSplit {
    diff: u32,
    axis_x: bool,
    seg_nodes: Vec<u32>,
    seg_spans: Vec<(i32, i32)>,
    gates: Vec<GateSpan>,
}

// --- helpers ---

/// Sweep-line enumeration of node pairs whose bboxes touch or overlap (closed
/// test — a superset of both positive-area overlap and boundary contact, which
/// the caller re-applies to the exact polygon regions). Sorts along the axis with the larger bbox-min
/// spread so the look-ahead window stays small: O(m log m + K) vs all-pairs O(m²).
/// Returns pairs as (lo, hi) node indices.
fn node_candidate_pairs(nodes: &[Node]) -> Vec<(u32, u32)> {
    let (mut xlo, mut xhi, mut ylo, mut yhi) = (i32::MAX, i32::MIN, i32::MAX, i32::MIN);
    for n in nodes {
        xlo = xlo.min(n.bbox.xmin);
        xhi = xhi.max(n.bbox.xmin);
        ylo = ylo.min(n.bbox.ymin);
        yhi = yhi.max(n.bbox.ymin);
    }
    let sweep_x = xhi.saturating_sub(xlo) >= yhi.saturating_sub(ylo);
    // (sweep_min, sweep_max, node)
    let mut items: Vec<(i32, i32, u32)> = nodes
        .iter()
        .enumerate()
        .map(|(i, n)| {
            let b = &n.bbox;
            if sweep_x {
                (b.xmin, b.xmax, i as u32)
            } else {
                (b.ymin, b.ymax, i as u32)
            }
        })
        .collect();
    items.sort_unstable_by_key(|it| it.0);
    let mut out = Vec::new();
    for i in 0..items.len() {
        let (_, hi_i, ni) = items[i];
        for &(_, _, nj) in items[i + 1..].iter().take_while(|it| it.0 <= hi_i) {
            let (ba, bb) = (&nodes[ni as usize].bbox, &nodes[nj as usize].bbox);
            let other_near = if sweep_x {
                ba.ymin <= bb.ymax && bb.ymin <= ba.ymax
            } else {
                ba.xmin <= bb.xmax && bb.xmin <= ba.xmax
            };
            if other_near {
                out.push((ni.min(nj), ni.max(nj)));
            }
        }
    }
    out
}

#[derive(Clone, Copy)]
struct PolyRegion {
    poly: PolyId,
    clip: Bbox,
}

fn full_region(store: &GeometryStore, poly: PolyId) -> PolyRegion {
    PolyRegion {
        poly,
        clip: store.poly_bbox[poly.0 as usize],
    }
}

fn is_rectilinear(store: &GeometryStore, poly: PolyId) -> bool {
    let (s, e) = store.poly_range(poly);
    let n = e - s;
    (0..n).all(|i| {
        let (x0, y0) = store.poly_vertex(s, i);
        let (x1, y1) = store.poly_vertex(s, (i + 1) % n);
        x0 == x1 || y0 == y1
    })
}

fn validate_rectilinear_layers(
    store: &GeometryStore,
    deck: &Deck,
    layers: &HashSet<LayerId>,
) -> Result<(), String> {
    let mut ordered: Vec<LayerId> = layers.iter().copied().collect();
    ordered.sort_unstable();
    for layer in ordered {
        for poly in store.polys_on_layer(layer) {
            let (s, e) = store.poly_range(poly);
            if e - s < 4 {
                return Err(format!(
                    "polygon {} on '{}' has fewer than four vertices; exact rectilinear LVS cannot process it",
                    poly.0, deck.layers.name(layer),
                ));
            }
            for i in 0..(e - s) {
                let (x0, y0) = store.poly_vertex(s, i);
                let (x1, y1) = store.poly_vertex(s, (i + 1) % (e - s));
                if x0 == x1 && y0 == y1 {
                    return Err(format!(
                        "polygon {} on '{}' has a zero-length edge; exact rectilinear LVS cannot process it",
                        poly.0, deck.layers.name(layer),
                    ));
                }
            }
            if !is_rectilinear(store, poly) {
                return Err(format!(
                    "polygon {} on '{}' is non-rectilinear; exact all-angle LVS geometry is not implemented",
                    poly.0, deck.layers.name(layer),
                ));
            }
            if store.area(poly) == 0 || poly_self_intersects(store, poly) {
                return Err(format!(
                    "polygon {} on '{}' is degenerate or self-intersecting; LVS extraction stopped",
                    poly.0,
                    deck.layers.name(layer),
                ));
            }
        }
    }
    Ok(())
}

/// Interior y-intervals of a rectilinear polygon at a vertical scan coordinate
/// represented as twice-x.  Callers only pass odd `x2`, so the scan never lies
/// on a polygon vertex and the even/odd pairing is exact.
fn interior_intervals_at_x2(store: &GeometryStore, region: PolyRegion, x2: i64) -> Vec<(i32, i32)> {
    if x2 <= 2 * region.clip.xmin as i64 || x2 >= 2 * region.clip.xmax as i64 {
        return Vec::new();
    }
    let (s, e) = store.poly_range(region.poly);
    let n = e - s;
    let mut crossings = Vec::new();
    for i in 0..n {
        let (x0, y0) = store.poly_vertex(s, i);
        let (x1, y1) = store.poly_vertex(s, (i + 1) % n);
        if y0 != y1 {
            continue;
        }
        let lo2 = 2 * x0.min(x1) as i64;
        let hi2 = 2 * x0.max(x1) as i64;
        if lo2 < x2 && x2 < hi2 {
            crossings.push(y0);
        }
    }
    crossings.sort_unstable();
    let mut out = Vec::with_capacity(crossings.len() / 2);
    for ys in crossings.chunks_exact(2) {
        let lo = ys[0].max(region.clip.ymin);
        let hi = ys[1].min(region.clip.ymax);
        if lo < hi {
            out.push((lo, hi));
        }
    }
    out
}

fn intersect_interval_sets(a: &[(i32, i32)], b: &[(i32, i32)]) -> Vec<(i32, i32)> {
    let (mut i, mut j) = (0, 0);
    let mut out = Vec::new();
    while i < a.len() && j < b.len() {
        let lo = a[i].0.max(b[j].0);
        let hi = a[i].1.min(b[j].1);
        if lo < hi {
            out.push((lo, hi));
        }
        if a[i].1 < b[j].1 {
            i += 1;
        } else {
            j += 1;
        }
    }
    out
}

/// Exact positive intersection area for simple rectilinear polygon regions.
/// Coordinate compression creates x-slabs on which every polygon's vertical
/// cross-section is constant, then intersects the y-interval sets.  `i128`
/// prevents overflow for the full i32 coordinate range.
fn rectilinear_intersection_area(store: &GeometryStore, regions: &[PolyRegion]) -> i128 {
    if regions.is_empty() || regions.iter().any(|r| !is_rectilinear(store, r.poly)) {
        return 0;
    }
    let mut xs = Vec::new();
    for region in regions {
        xs.push(region.clip.xmin);
        xs.push(region.clip.xmax);
        let (s, e) = store.poly_range(region.poly);
        xs.extend_from_slice(&store.verts_x[s..e]);
    }
    xs.sort_unstable();
    xs.dedup();

    let mut area = 0i128;
    for pair in xs.windows(2) {
        let (x0, x1) = (pair[0], pair[1]);
        if x0 >= x1 {
            continue;
        }
        let x2 = x0 as i64 + x1 as i64;
        let mut common = interior_intervals_at_x2(store, regions[0], x2);
        for &region in &regions[1..] {
            if common.is_empty() {
                break;
            }
            let next = interior_intervals_at_x2(store, region, x2);
            common = intersect_interval_sets(&common, &next);
        }
        let covered_y: i128 = common.iter().map(|&(lo, hi)| hi as i128 - lo as i128).sum();
        area += (x1 as i128 - x0 as i128) * covered_y;
    }
    area
}

fn merge_closed_intervals(mut intervals: Vec<(i32, i32)>) -> Vec<(i32, i32)> {
    intervals.sort_unstable();
    let mut out: Vec<(i32, i32)> = Vec::new();
    for (lo, hi) in intervals {
        if lo > hi {
            continue;
        }
        if let Some(last) = out.last_mut() {
            if lo <= last.1 {
                last.1 = last.1.max(hi);
                continue;
            }
        }
        out.push((lo, hi));
    }
    out
}

/// Closed vertical slice of a clipped rectilinear polygon at integer `x`.
/// The closure is the union of the immediately-left/right interiors and any
/// vertical boundary segment at x.  This distinguishes legal boundary contact
/// from mere bbox contact without introducing floating point tolerances.
fn closed_intervals_at_x(store: &GeometryStore, region: PolyRegion, x: i32) -> Vec<(i32, i32)> {
    if x < region.clip.xmin || x > region.clip.xmax {
        return Vec::new();
    }
    let mut intervals = Vec::new();
    for x2 in [2 * x as i64 - 1, 2 * x as i64 + 1] {
        intervals.extend(interior_intervals_at_x2(store, region, x2));
    }
    let (s, e) = store.poly_range(region.poly);
    let n = e - s;
    for i in 0..n {
        let (x0, y0) = store.poly_vertex(s, i);
        let (x1, y1) = store.poly_vertex(s, (i + 1) % n);
        if x0 == x1 && x0 == x {
            let lo = y0.min(y1).max(region.clip.ymin);
            let hi = y0.max(y1).min(region.clip.ymax);
            if lo <= hi {
                intervals.push((lo, hi));
            }
        }
    }
    merge_closed_intervals(intervals)
}

fn closed_interval_sets_intersect(a: &[(i32, i32)], b: &[(i32, i32)]) -> bool {
    let (mut i, mut j) = (0, 0);
    while i < a.len() && j < b.len() {
        if a[i].0.max(b[j].0) <= a[i].1.min(b[j].1) {
            return true;
        }
        if a[i].1 < b[j].1 {
            i += 1;
        } else {
            j += 1;
        }
    }
    false
}

fn rectilinear_regions_touch(store: &GeometryStore, a: PolyRegion, b: PolyRegion) -> bool {
    if rectilinear_intersection_area(store, &[a, b]) > 0 {
        return true;
    }
    if !is_rectilinear(store, a.poly) || !is_rectilinear(store, b.poly) {
        return false;
    }
    let mut xs = vec![a.clip.xmin, a.clip.xmax, b.clip.xmin, b.clip.xmax];
    for region in [a, b] {
        let (s, e) = store.poly_range(region.poly);
        xs.extend_from_slice(&store.verts_x[s..e]);
    }
    xs.sort_unstable();
    xs.dedup();
    xs.into_iter().any(|x| {
        let ai = closed_intervals_at_x(store, a, x);
        let bi = closed_intervals_at_x(store, b, x);
        closed_interval_sets_intersect(&ai, &bi)
    })
}

fn poly_poly_overlap(store: &GeometryStore, a: PolyId, b: PolyId) -> bool {
    let ba = store.poly_bbox[a.0 as usize];
    let bb = store.poly_bbox[b.0 as usize];
    if !ba.overlaps(&bb) {
        return false;
    }
    rectilinear_intersection_area(store, &[full_region(store, a), full_region(store, b)]) > 0
}

/// Resolve connectivity from PDK config. Returns error if no conductors configured.
fn resolve_connectivity(deck: &Deck) -> Result<(Vec<LayerId>, Vec<LayerId>), String> {
    if deck.connectivity.conductors.is_empty() {
        return Err("no conductors configured in connectivity schema".into());
    }
    let vias = deck.connectivity.vias.iter().map(|(v, _)| *v).collect();
    Ok((deck.connectivity.conductors.clone(), vias))
}

// --- device type resolution ---

/// Result of matching a MOS rule: device kind, flavor, and the index of the matched rule.
struct MosMatch {
    kind: DeviceKind,
    flavor: DeviceFlavor,
    rule_idx: usize,
}

fn pick_type_and_flavor(
    store: &GeometryStore,
    deck: &Deck,
    gate: PolyId,
    channel: PolyId,
) -> Result<MosMatch, String> {
    if deck.devices.mos_rules.is_empty() {
        return Err("found gate crossing but no MOS rules to classify device".into());
    }
    let gate_layer = store.poly_layer[gate.0 as usize];
    let channel_layer = store.poly_layer[channel.0 as usize];
    let mut matches = Vec::new();
    for (ri, rule) in deck.devices.mos_rules.iter().enumerate() {
        if rule.gate_layer != gate_layer || rule.channel_layer != channel_layer {
            continue;
        }
        let implant_overlaps = store
            .polys_on_layer(rule.type_implant)
            .into_iter()
            .any(|p| {
                rectilinear_intersection_area(
                    store,
                    &[
                        full_region(store, p),
                        full_region(store, gate),
                        full_region(store, channel),
                    ],
                ) > 0
            });
        if !implant_overlaps {
            continue;
        }
        let kind = match rule.device_type.as_str() {
            "pmos" => DeviceKind::Pmos,
            "nmos" => DeviceKind::Nmos,
            other => {
                return Err(format!(
                    "MOS rule '{}' has unsupported device type '{}' during extraction",
                    rule.name, other,
                ))
            }
        };
        let mut flavors = HashSet::new();
        for &(marker_layer, ref flavor_name) in &rule.flavor_markers {
            let marker_overlaps = store.polys_on_layer(marker_layer).into_iter().any(|p| {
                rectilinear_intersection_area(
                    store,
                    &[
                        full_region(store, p),
                        full_region(store, gate),
                        full_region(store, channel),
                    ],
                ) > 0
            });
            if marker_overlaps {
                let flavor = match flavor_name.as_str() {
                    "hvt" | "Hvt" | "HVT" => DeviceFlavor::Hvt,
                    "lvt" | "Lvt" | "LVT" => DeviceFlavor::Lvt,
                    other => {
                        return Err(format!(
                            "MOS rule '{}' has unsupported flavor '{}' during extraction",
                            rule.name, other,
                        ))
                    }
                };
                flavors.insert(flavor);
            }
        }
        if flavors.len() > 1 {
            return Err(format!(
                "gate polygon {} crossing channel polygon {} matches multiple flavor markers for MOS rule '{}'",
                gate.0, channel.0, rule.name,
            ));
        }
        matches.push(MosMatch {
            kind,
            flavor: flavors
                .iter()
                .next()
                .copied()
                .unwrap_or(DeviceFlavor::Standard),
            rule_idx: ri,
        });
    }
    match matches.len() {
        0 => Err(format!(
            "gate polygon {} crossing channel polygon {} has no matching MOS type implant",
            gate.0, channel.0,
        )),
        1 => Ok(matches.pop().expect("one match")),
        _ => {
            let names: Vec<&str> = matches
                .iter()
                .map(|m| deck.devices.mos_rules[m.rule_idx].name.as_str())
                .collect();
            Err(format!(
                "gate polygon {} crossing channel polygon {} ambiguously matches MOS rules {:?}",
                gate.0, channel.0, names,
            ))
        }
    }
}

// --- two-terminal device extraction ---

fn extract_two_terminal_devices(
    store: &GeometryStore,
    deck: &Deck,
    net_of_poly: &[u32],
) -> Vec<TwoTerminalDevice> {
    let mut out = Vec::new();

    for rule in &deck.devices.resistor_rules {
        let gate_layers: Vec<LayerId> = deck
            .devices
            .mos_rules
            .iter()
            .map(|r| r.gate_layer)
            .collect();
        for body in store.polys_on_layer(rule.body_layer) {
            let bb = store.poly_bbox[body.0 as usize];
            let has_marker = store
                .polys_on_layer(rule.marker_layer)
                .iter()
                .any(|&m| poly_poly_overlap(store, m, body));
            if !has_marker {
                continue;
            }
            let is_gate = gate_layers.iter().any(|&gl| {
                store
                    .polys_on_layer(gl)
                    .iter()
                    .any(|&g| poly_poly_overlap(store, body, g))
            });
            if is_gate {
                continue;
            }
            let mut terminals: Vec<(u32, i32)> = Vec::new();
            let long_axis_x = bb.width() >= bb.height();
            for tc in store.polys_on_layer(rule.terminal_layer) {
                let tb = store.poly_bbox[tc.0 as usize];
                if !tb.overlaps(&bb) || !poly_poly_overlap(store, tc, body) {
                    continue;
                }
                let net = net_of_poly[tc.0 as usize];
                if net == u32::MAX {
                    continue;
                }
                let pos = if long_axis_x {
                    (tb.xmin + tb.xmax) / 2
                } else {
                    (tb.ymin + tb.ymax) / 2
                };
                terminals.push((net, pos));
            }
            if terminals.len() < 2 {
                continue;
            }
            terminals.sort_by_key(|&(_, p)| p);
            let ta = terminals.first().unwrap().0;
            let tb_net = terminals.last().unwrap().0;
            let value = deck.pex.get(&rule.body_layer).map_or(0.0, |p| {
                let (l, w) = if long_axis_x {
                    (bb.width() as f64, bb.height() as f64)
                } else {
                    (bb.height() as f64, bb.width() as f64)
                };
                if w > 0.0 {
                    p.sheet_res_ohm_sq * l / w
                } else {
                    0.0
                }
            });
            out.push(TwoTerminalDevice {
                kind: TwoTerminalKind::Resistor,
                name: rule.name.clone(),
                terminal_a: ta,
                terminal_b: tb_net,
                value,
            });
        }
    }

    for rule in &deck.devices.diode_rules {
        for anode in store.polys_on_layer(rule.anode_layer) {
            let ab = store.poly_bbox[anode.0 as usize];
            for cathode in store.polys_on_layer(rule.cathode_layer) {
                let cb = store.poly_bbox[cathode.0 as usize];
                if !ab.overlaps(&cb) || !poly_poly_overlap(store, anode, cathode) {
                    continue;
                }
                let has_implant = store.polys_on_layer(rule.implant_layer).iter().any(|&imp| {
                    rectilinear_intersection_area(
                        store,
                        &[
                            full_region(store, imp),
                            full_region(store, anode),
                            full_region(store, cathode),
                        ],
                    ) > 0
                });
                if !has_implant {
                    continue;
                }
                let a_net = net_of_poly[anode.0 as usize];
                let c_net = net_of_poly[cathode.0 as usize];
                if a_net == u32::MAX || c_net == u32::MAX {
                    continue;
                }
                out.push(TwoTerminalDevice {
                    kind: TwoTerminalKind::Diode,
                    name: rule.name.clone(),
                    terminal_a: a_net,
                    terminal_b: c_net,
                    value: 0.0,
                });
            }
        }
    }

    for rule in &deck.devices.cap_rules {
        for top in store.polys_on_layer(rule.top_layer) {
            let tb = store.poly_bbox[top.0 as usize];
            for bot in store.polys_on_layer(rule.bottom_layer) {
                let bb = store.poly_bbox[bot.0 as usize];
                if !tb.overlaps(&bb) {
                    continue;
                }
                let overlap_area = rectilinear_intersection_area(
                    store,
                    &[full_region(store, top), full_region(store, bot)],
                );
                if overlap_area <= 0 {
                    continue;
                }
                if let Some(marker_l) = rule.marker_layer {
                    let has_marker = store.polys_on_layer(marker_l).iter().any(|&m| {
                        rectilinear_intersection_area(
                            store,
                            &[
                                full_region(store, m),
                                full_region(store, top),
                                full_region(store, bot),
                            ],
                        ) > 0
                    });
                    if !has_marker {
                        continue;
                    }
                }
                let t_net = net_of_poly[top.0 as usize];
                let b_net = net_of_poly[bot.0 as usize];
                if t_net == u32::MAX || b_net == u32::MAX {
                    continue;
                }
                let dbu_um = deck.dbu_nm / 1000.0;
                let area_um2 = overlap_area as f64 * dbu_um * dbu_um;
                let cap_per_area = deck
                    .pex
                    .get(&rule.top_layer)
                    .map_or(0.0, |p| p.interlayer_cap_af_um2);
                let value = area_um2 * cap_per_area;
                out.push(TwoTerminalDevice {
                    kind: TwoTerminalKind::Capacitor,
                    name: rule.name.clone(),
                    terminal_a: t_net,
                    terminal_b: b_net,
                    value,
                });
            }
        }
    }

    out
}

// --- BJT device extraction ---

fn extract_bjt_devices(store: &GeometryStore, deck: &Deck, net_of_poly: &[u32]) -> Vec<BjtDevice> {
    let mut out = Vec::new();
    for rule in &deck.devices.bjt_rules {
        let kind = match rule.device_type.as_str() {
            "pnp" => DeviceKind::Pnp,
            _ => DeviceKind::Npn,
        };
        for emitter in store.polys_on_layer(rule.emitter_layer) {
            let eb = store.poly_bbox[emitter.0 as usize];
            for base in store.polys_on_layer(rule.base_layer) {
                let bb = store.poly_bbox[base.0 as usize];
                if !eb.overlaps(&bb) || !poly_poly_overlap(store, emitter, base) {
                    continue;
                }
                for collector in store.polys_on_layer(rule.collector_layer) {
                    let cb = store.poly_bbox[collector.0 as usize];
                    if !bb.overlaps(&cb) || !poly_poly_overlap(store, base, collector) {
                        continue;
                    }
                    // The type marker must cover the actual emitter/base device
                    // region, not merely overlap its bounding box.
                    let has_marker = store.polys_on_layer(rule.type_marker).iter().any(|&m| {
                        rectilinear_intersection_area(
                            store,
                            &[
                                full_region(store, m),
                                full_region(store, emitter),
                                full_region(store, base),
                            ],
                        ) > 0
                    });
                    if !has_marker {
                        continue;
                    }
                    let e_net = net_of_poly[emitter.0 as usize];
                    let b_net = net_of_poly[base.0 as usize];
                    let c_net = net_of_poly[collector.0 as usize];
                    if e_net == u32::MAX || b_net == u32::MAX || c_net == u32::MAX {
                        continue;
                    }
                    out.push(BjtDevice {
                        kind: kind.clone(),
                        collector: c_net,
                        base: b_net,
                        emitter: e_net,
                        name: rule.name.clone(),
                    });
                }
            }
        }
    }
    out
}

// --- netlist reduction ---

fn parallel_reduce(devices: Vec<Device>) -> Vec<Device> {
    // S/D are symmetric, but body, class and L are not.  Devices with unlike
    // lengths do not have an exact single-device parallel equivalent.
    let mut index: HashMap<
        (
            DeviceKind,
            DeviceFlavor,
            u32,
            u32,
            u32,
            u32,
            i32,
            Option<String>,
        ),
        usize,
    > = HashMap::new();
    let mut out: Vec<Device> = Vec::new();
    for mut d in devices {
        if d.source > d.drain {
            std::mem::swap(&mut d.source, &mut d.drain);
        }
        let key = (
            d.kind.clone(),
            d.flavor,
            d.gate,
            d.source,
            d.drain,
            d.body,
            d.l,
            d.device_class.clone(),
        );
        if let Some(&idx) = index.get(&key) {
            if let Some(width) = out[idx].w.checked_add(d.w) {
                out[idx].w = width;
                continue;
            }
        }
        index.insert(key, out.len());
        out.push(d);
    }
    out
}

fn compatible_in_series(a: &Device, b: &Device) -> bool {
    a.kind == b.kind
        && a.flavor == b.flavor
        && a.device_class == b.device_class
        && a.gate == b.gate
        && a.body == b.body
        && a.w == b.w
}

fn other_sd_terminal(d: &Device, shared: u32) -> Option<u32> {
    match (d.source == shared, d.drain == shared) {
        (true, false) => Some(d.drain),
        (false, true) => Some(d.source),
        _ => None,
    }
}

fn series_reduce_once(ext: &mut ExtractedNetlist, protected_nets: &HashSet<u32>) -> bool {
    let mut sd_incidence: HashMap<u32, Vec<usize>> = HashMap::new();
    let mut forbidden = protected_nets.clone();
    for (idx, d) in ext.devices.iter().enumerate() {
        sd_incidence.entry(d.source).or_default().push(idx);
        sd_incidence.entry(d.drain).or_default().push(idx);
        forbidden.insert(d.gate);
        // The raw extraction core uses u32::MAX as an unambiguous unresolved
        // body marker. The legacy public adapter converts it to its historical
        // zero sentinel only at the API boundary.
        if d.body != u32::MAX {
            forbidden.insert(d.body);
        }
    }
    for d in &ext.two_terminal {
        forbidden.insert(d.terminal_a);
        forbidden.insert(d.terminal_b);
    }
    for d in &ext.bjt_devices {
        forbidden.insert(d.collector);
        forbidden.insert(d.base);
        forbidden.insert(d.emitter);
    }

    let mut candidates: Vec<u32> = sd_incidence.keys().copied().collect();
    candidates.sort_unstable();
    for shared in candidates {
        if forbidden.contains(&shared) {
            continue;
        }
        let incidence = &sd_incidence[&shared];
        // Exactly two S/D incidences on distinct devices: no branch, port,
        // self-loop, or third device may disappear during normalization.
        if incidence.len() != 2 || incidence[0] == incidence[1] {
            continue;
        }
        let (i, j) = (incidence[0], incidence[1]);
        let (a, b) = (&ext.devices[i], &ext.devices[j]);
        if !compatible_in_series(a, b) {
            continue;
        }
        let (Some(a_outer), Some(b_outer)) =
            (other_sd_terminal(a, shared), other_sd_terminal(b, shared))
        else {
            continue;
        };
        if a_outer == b_outer {
            continue;
        }
        let Some(length) = a.l.checked_add(b.l) else {
            continue;
        };

        let merged = Device {
            kind: a.kind.clone(),
            gate: a.gate,
            source: a_outer,
            drain: b_outer,
            body: a.body,
            flavor: a.flavor,
            w: a.w,
            l: length,
            device_class: a.device_class.clone(),
        };
        let (lo, hi) = (i.min(j), i.max(j));
        ext.devices.remove(hi);
        ext.devices.remove(lo);
        ext.devices.push(merged);
        return true;
    }
    false
}

fn reduce_netlist_with_protected(ext: &mut ExtractedNetlist, protected_nets: &HashSet<u32>) {
    // Reduction destroys the one-recognized-polygon-pair-per-device relation.
    ext.device_sources.clear();
    loop {
        let before = ext.devices.len();
        ext.devices = parallel_reduce(std::mem::take(&mut ext.devices));
        let series_merged = series_reduce_once(ext, protected_nets);
        if !series_merged && ext.devices.len() == before {
            break;
        }
    }
    let mut used_set = HashSet::new();
    for d in &ext.devices {
        used_set.insert(d.gate);
        used_set.insert(d.source);
        used_set.insert(d.drain);
    }
    ext.used_nets = used_set.len();
}

pub fn reduce_netlist(ext: &mut ExtractedNetlist) {
    reduce_netlist_with_protected(ext, &HashSet::new());
}

// --- main extraction pipeline ---

pub fn extract_netlist(store: &GeometryStore, deck: &Deck) -> Result<ExtractedNetlist, String> {
    extract_netlist_opts(
        store,
        deck,
        &ExtractOpts {
            cut_required: deck.lvs_cut_required,
            ..Default::default()
        },
        Backend::Cpu,
    )
}

pub fn extract_netlist_opts(
    store: &GeometryStore,
    deck: &Deck,
    opts: &ExtractOpts,
    backend: Backend,
) -> Result<ExtractedNetlist, String> {
    let mut extracted = extract_netlist_opts_raw(store, deck, opts, backend, true)?;
    for device in &mut extracted.devices {
        if device.body == u32::MAX {
            device.body = 0;
        }
    }
    Ok(extracted)
}

/// Production extraction entry used by the detailed identity adapter. The raw
/// result retains `u32::MAX` for unresolved body terminals and can preserve
/// individual fingers by disabling legacy series/parallel reduction.
pub(super) fn extract_netlist_opts_raw(
    store: &GeometryStore,
    deck: &Deck,
    opts: &ExtractOpts,
    backend: Backend,
    apply_legacy_reduction: bool,
) -> Result<ExtractedNetlist, String> {
    let n = store.poly_count();
    let (conductors, vias) = resolve_connectivity(deck)?;
    let is_conn = |l: LayerId| conductors.contains(&l) || vias.contains(&l);

    // Derive gate layers and channel layers from MOS rules (no hardcoded "poly"/"diff")
    let mut gate_layers: Vec<LayerId> = deck
        .devices
        .mos_rules
        .iter()
        .map(|r| r.gate_layer)
        .collect();
    gate_layers.sort_unstable();
    gate_layers.dedup();
    let mut channel_layers: Vec<LayerId> = deck
        .devices
        .mos_rules
        .iter()
        .map(|r| r.channel_layer)
        .collect();
    channel_layers.sort_unstable();
    channel_layers.dedup();

    let mut exact_layers: HashSet<LayerId> = conductors.iter().copied().collect();
    exact_layers.extend(vias.iter().copied());
    for rule in &deck.devices.mos_rules {
        exact_layers.extend([rule.gate_layer, rule.channel_layer, rule.type_implant]);
        exact_layers.extend(rule.flavor_markers.iter().map(|(layer, _)| *layer));
        if let Some(layer) = rule.well_layer {
            exact_layers.insert(layer);
        }
    }
    for rule in &deck.devices.resistor_rules {
        exact_layers.extend([rule.body_layer, rule.marker_layer, rule.terminal_layer]);
    }
    for rule in &deck.devices.diode_rules {
        exact_layers.extend([rule.anode_layer, rule.cathode_layer, rule.implant_layer]);
    }
    for rule in &deck.devices.cap_rules {
        exact_layers.extend([rule.top_layer, rule.bottom_layer]);
        if let Some(layer) = rule.marker_layer {
            exact_layers.insert(layer);
        }
    }
    for rule in &deck.devices.bjt_rules {
        exact_layers.extend([
            rule.collector_layer,
            rule.base_layer,
            rule.emitter_layer,
            rule.type_marker,
        ]);
    }
    validate_rectilinear_layers(store, deck, &exact_layers)?;

    // Build connectivity nodes
    let mut nodes: Vec<Node> = Vec::new();
    let mut node_of_poly: Vec<u32> = vec![u32::MAX; n];
    let mut first_seg_of_poly: Vec<u32> = vec![u32::MAX; n];
    let mut splits: Vec<DiffSplit> = Vec::new();

    for i in 0..n as u32 {
        let li = store.poly_layer[i as usize];
        if channel_layers.contains(&li) {
            continue;
        }
        if !is_conn(li) {
            continue;
        }
        node_of_poly[i as usize] = nodes.len() as u32;
        let bbox = store.poly_bbox[i as usize];
        nodes.push(Node {
            bbox,
            layer: li,
            is_diff_seg: false,
            poly: PolyId(i),
            clip: bbox,
        });
    }

    // Split each channel-layer polygon at its gate crossings
    for &ch_l in &channel_layers {
        for d in store.polys_on_layer(ch_l) {
            let db = store.poly_bbox[d.0 as usize];
            let gates_all: Vec<u32> = gate_layers
                .iter()
                .flat_map(|&gl| {
                    store
                        .polys_on_layer(gl)
                        .into_iter()
                        .filter(|&g| poly_poly_overlap(store, g, d))
                        .map(|g| g.0)
                })
                .collect();

            let crosses_vertically = |g: u32| {
                let gb = store.poly_bbox[g as usize];
                (gb.ymin <= db.ymin && gb.ymax >= db.ymax) || gb.height() >= db.height()
            };
            let n_vert = gates_all.iter().filter(|&&g| crosses_vertically(g)).count();
            let axis_x = n_vert * 2 >= gates_all.len();
            let (d_lo, d_hi) = if axis_x {
                (db.xmin, db.xmax)
            } else {
                (db.ymin, db.ymax)
            };
            let mut gspans: Vec<GateSpan> = gates_all
                .iter()
                .copied()
                .filter(|&g| crosses_vertically(g) == axis_x)
                .map(|g| {
                    let gb = store.poly_bbox[g as usize];
                    let (lo, hi) = if axis_x {
                        (gb.xmin.max(d_lo), gb.xmax.min(d_hi))
                    } else {
                        (gb.ymin.max(d_lo), gb.ymax.min(d_hi))
                    };
                    GateSpan { gate: g, lo, hi }
                })
                .collect();
            gspans.sort_by_key(|s| (s.lo, s.hi));

            let mut seg_spans: Vec<(i32, i32)> = Vec::new();
            let mut cursor = d_lo;
            for s in &gspans {
                if s.lo > cursor {
                    seg_spans.push((cursor, s.lo));
                }
                cursor = cursor.max(s.hi);
            }
            if d_hi > cursor {
                seg_spans.push((cursor, d_hi));
            }

            let mut seg_nodes = Vec::with_capacity(seg_spans.len());
            for &(lo, hi) in &seg_spans {
                let bb = if axis_x {
                    Bbox {
                        xmin: lo,
                        xmax: hi,
                        ymin: db.ymin,
                        ymax: db.ymax,
                    }
                } else {
                    Bbox {
                        xmin: db.xmin,
                        xmax: db.xmax,
                        ymin: lo,
                        ymax: hi,
                    }
                };
                seg_nodes.push(nodes.len() as u32);
                nodes.push(Node {
                    bbox: bb,
                    layer: ch_l,
                    is_diff_seg: true,
                    poly: d,
                    clip: bb,
                });
            }
            if let Some(&f) = seg_nodes.first() {
                first_seg_of_poly[d.0 as usize] = f;
            }
            splits.push(DiffSplit {
                diff: d.0,
                axis_x,
                seg_nodes,
                seg_spans,
                gates: gspans,
            });
        }
    }

    // Union-find over nodes
    let intra_touch = deck.intra_layer_touch;
    let can_union = |a: &Node, b: &Node| -> bool {
        let gate_pair = (gate_layers.contains(&a.layer) && b.is_diff_seg)
            || (gate_layers.contains(&b.layer) && a.is_diff_seg);
        if gate_pair {
            return false;
        }
        if a.layer == b.layer {
            return true;
        }
        let bridges = |via: &Node, other: &Node| -> bool {
            for &(vid, ref connects) in &deck.connectivity.vias {
                if via.layer == vid {
                    return connects.contains(&other.layer)
                        || (other.is_diff_seg
                            && connects
                                .iter()
                                .any(|&c| channel_layers.contains(&c) || c == other.layer));
                }
            }
            false
        };
        if bridges(a, b) || bridges(b, a) {
            return true;
        }
        if opts.cut_required {
            return false;
        }

        // Backward-compatible schema fallback: old decks sometimes supplied
        // only a conductor list and explicitly requested cut-less extraction.
        // With no via declarations there is no layer-pair graph to consult, so
        // retain overlap connectivity for those decks only.  As soon as the PDK
        // declares any via relation, the bounded adjacency rule below applies.
        if deck.connectivity.vias.is_empty() {
            return true;
        }

        // Explicit compatibility mode: an omitted cut may directly join only
        // conductor layers that a declared via is allowed to bridge.  The old
        // fallback joined *every* pair of overlapping conductor layers, making
        // unrelated layers electrical shorts.  Requiring co-membership in one
        // via declaration preserves legacy cut-less fixtures without inventing
        // connectivity absent from the PDK.
        deck.connectivity.vias.iter().any(|(_, connects)| {
            let a_decl = connects.contains(&a.layer)
                || (a.is_diff_seg && connects.iter().any(|c| channel_layers.contains(c)));
            let b_decl = connects.contains(&b.layer)
                || (b.is_diff_seg && connects.iter().any(|c| channel_layers.contains(c)));
            a_decl && b_decl
        })
    };

    let m = nodes.len();
    let mut uf = UnionFind::new(m);

    // Sweep-line candidate enumeration: O(m log m + K) bbox-touching pairs
    // instead of the previous all-pairs O(m²) scan. Closed intervals — touching
    // pairs are included, so the candidate set is a superset of both overlap
    // predicates below; each pair still gets the exact predicate. Union order
    // differs from the old scan but the partition (and therefore net ids,
    // assigned by ascending node index afterwards) is identical.
    let cands = node_candidate_pairs(&nodes);

    let gpu_flags = if backend == Backend::Gpu && cands.len() >= (1 << 18) {
        let xmins: Vec<i32> = nodes.iter().map(|n| n.bbox.xmin).collect();
        let ymins: Vec<i32> = nodes.iter().map(|n| n.bbox.ymin).collect();
        let xmaxs: Vec<i32> = nodes.iter().map(|n| n.bbox.xmax).collect();
        let ymaxs: Vec<i32> = nodes.iter().map(|n| n.bbox.ymax).collect();
        let pa: Vec<u32> = cands.iter().map(|&(i, _)| i).collect();
        let pb: Vec<u32> = cands.iter().map(|&(_, j)| j).collect();
        crate::traits::bbox_overlap_flags(&xmins, &ymins, &xmaxs, &ymaxs, &pa, &pb)
    } else {
        None
    };

    for (pair_idx, &(i, j)) in cands.iter().enumerate() {
        let (i, j) = (i as usize, j as usize);
        // CPU/GPU bbox results are prefilters only.  The final decision is made
        // against the actual (possibly clipped diffusion) rectilinear regions.
        if let Some(flags) = &gpu_flags {
            // The GPU kernel reports positive-area bbox overlap.  A zero cannot
            // reject same-layer boundary contact when that policy is enabled.
            if flags[pair_idx] == 0 && !(intra_touch && nodes[i].layer == nodes[j].layer) {
                continue;
            }
        }
        let a = PolyRegion {
            poly: nodes[i].poly,
            clip: nodes[i].clip,
        };
        let b = PolyRegion {
            poly: nodes[j].poly,
            clip: nodes[j].clip,
        };
        let overlaps = if intra_touch && nodes[i].layer == nodes[j].layer {
            rectilinear_regions_touch(store, a, b)
        } else {
            rectilinear_intersection_area(store, &[a, b]) > 0
        };
        if !overlaps {
            continue;
        }
        if !can_union(&nodes[i], &nodes[j]) {
            continue;
        }
        uf.union(i as u32, j as u32);
    }

    // Assign compact net ids
    let mut root_to_net: HashMap<u32, u32> = HashMap::new();
    let mut net_of_node = vec![u32::MAX; m];
    for i in 0..m as u32 {
        let r = uf.find(i);
        let next = root_to_net.len() as u32;
        net_of_node[i as usize] = *root_to_net.entry(r).or_insert(next);
    }
    let net_count = root_to_net.len();

    let mut net_of_poly = vec![u32::MAX; n];
    for i in 0..n {
        if node_of_poly[i] != u32::MAX {
            net_of_poly[i] = net_of_node[node_of_poly[i] as usize];
        } else if first_seg_of_poly[i] != u32::MAX {
            net_of_poly[i] = net_of_node[first_seg_of_poly[i] as usize];
        }
    }

    // Device extraction
    let mut devices = Vec::new();
    let mut device_sources = Vec::new();
    for sp in &splits {
        let db = store.poly_bbox[sp.diff as usize];
        for gs in &sp.gates {
            let gate_net = net_of_poly[gs.gate as usize];
            if gate_net == u32::MAX {
                continue;
            }
            let mut src: Option<u32> = None;
            let mut drn: Option<u32> = None;
            for (k, &(s0, s1)) in sp.seg_spans.iter().enumerate() {
                if s1 <= gs.lo {
                    src = Some(sp.seg_nodes[k]);
                }
                if drn.is_none() && s0 >= gs.hi {
                    drn = Some(sp.seg_nodes[k]);
                }
            }
            if let (Some(s), Some(dd)) = (src, drn) {
                let gb = store.poly_bbox[gs.gate as usize];
                let mos_match =
                    pick_type_and_flavor(store, deck, PolyId(gs.gate), PolyId(sp.diff))?;
                let matched_rule = &deck.devices.mos_rules[mos_match.rule_idx];
                let l = gs.hi - gs.lo;
                let w = if sp.axis_x {
                    db.ymax.min(gb.ymax) - db.ymin.max(gb.ymin)
                } else {
                    db.xmax.min(gb.xmax) - db.xmin.max(gb.xmin)
                };
                // Phase 3A: body/well extraction
                let well_polygon = if let Some(well_layer) = matched_rule.well_layer {
                    store
                        .polys_on_layer(well_layer)
                        .into_iter()
                        .find(|&wp| {
                            rectilinear_intersection_area(
                                store,
                                &[
                                    full_region(store, wp),
                                    full_region(store, PolyId(gs.gate)),
                                    full_region(store, PolyId(sp.diff)),
                                ],
                            ) > 0
                        })
                        .map(|wp| wp.0)
                } else {
                    None
                };
                let body = well_polygon
                    .map(|polygon| net_of_poly[polygon as usize])
                    .unwrap_or(u32::MAX);
                // Phase 3C: DMOS class tag
                let device_class = matched_rule.device_class.clone();
                devices.push(Device {
                    kind: mos_match.kind,
                    gate: gate_net,
                    source: net_of_node[s as usize],
                    drain: net_of_node[dd as usize],
                    body,
                    flavor: mos_match.flavor,
                    w,
                    l,
                    device_class,
                });
                device_sources.push(DeviceRecognitionSource {
                    gate_polygon: gs.gate,
                    channel_polygon: sp.diff,
                    well_polygon,
                    rule_id: matched_rule.name.clone(),
                });
            }
        }
    }

    // Phase 4B: Global net merging — force all polygons labelled with a global net name
    // to share a single net ID.
    if !deck.global_nets.is_empty() && !store.net_labels.is_empty() {
        for global_name in &deck.global_nets {
            let mut matching_nets: Vec<u32> = Vec::new();
            for (poly_idx, label) in &store.net_labels {
                if label == global_name {
                    let net = net_of_poly[*poly_idx as usize];
                    if net != u32::MAX {
                        matching_nets.push(net);
                    }
                }
            }
            matching_nets.sort_unstable();
            matching_nets.dedup();
            if matching_nets.len() > 1 {
                let canonical = matching_nets[0];
                for &other in &matching_nets[1..] {
                    if other != canonical {
                        // Remap all occurrences of `other` to `canonical`
                        for np in net_of_poly.iter_mut() {
                            if *np == other {
                                *np = canonical;
                            }
                        }
                        // MOS devices were recognized before global-net merging.
                        // Keep their already-extracted terminals consistent with
                        // the remapped polygon connectivity.
                        for d in devices.iter_mut() {
                            if d.gate == other {
                                d.gate = canonical;
                            }
                            if d.source == other {
                                d.source = canonical;
                            }
                            if d.drain == other {
                                d.drain = canonical;
                            }
                            if d.body == other {
                                d.body = canonical;
                            }
                        }
                    }
                }
            }
        }
    }

    let two_terminal = extract_two_terminal_devices(store, deck, &net_of_poly);

    // Phase 3B: BJT device extraction
    let bjt_devices = extract_bjt_devices(store, deck, &net_of_poly);

    let mut used = HashSet::new();
    for d in &devices {
        used.insert(d.gate);
        used.insert(d.source);
        used.insert(d.drain);
    }

    // Label conflict detection
    let mut label_conflicts: Vec<String> = Vec::new();
    if !store.net_labels.is_empty() {
        let mut net_to_label: HashMap<u32, &str> = HashMap::new();
        for (poly_idx, label) in &store.net_labels {
            let net = net_of_poly[*poly_idx as usize];
            if net == u32::MAX {
                continue;
            }
            if let Some(existing) = net_to_label.get(&net) {
                if *existing != label.as_str() {
                    label_conflicts.push(format!(
                        "net {} has conflicting labels: '{}' vs '{}'",
                        net, existing, label
                    ));
                }
            } else {
                net_to_label.insert(net, label.as_str());
            }
        }
    }

    if std::env::var("PNR_DEBUG_LVS_RAW").is_ok() {
        for d in &devices {
            eprintln!(
                "[lvs-raw] {:?} g={} s={} d={} b={} w={} l={}",
                d.kind, d.gate, d.source, d.drain, d.body, d.w, d.l
            );
        }
    }
    // Any named layout net is externally observable and therefore cannot be
    // removed as an internal series node.  This includes global-net labels
    // after the remapping above.
    let protected_nets: HashSet<u32> = store
        .net_labels
        .keys()
        .filter_map(|&poly| net_of_poly.get(poly as usize).copied())
        .filter(|&net| net != u32::MAX)
        .collect();
    let mut ext = ExtractedNetlist {
        devices,
        device_sources,
        net_count,
        used_nets: used.len(),
        net_of_poly,
        label_conflicts,
        two_terminal,
        bjt_devices,
        floating_nets: Vec::new(),
    };
    if apply_legacy_reduction {
        reduce_netlist_with_protected(&mut ext, &protected_nets);
    }

    // Phase 4C: Floating net detection — nets with polygons but no device terminal connections
    {
        let mut terminal_nets: HashSet<u32> = HashSet::new();
        for d in &ext.devices {
            terminal_nets.insert(d.gate);
            terminal_nets.insert(d.source);
            terminal_nets.insert(d.drain);
            if d.body != u32::MAX {
                terminal_nets.insert(d.body);
            }
        }
        for d in &ext.two_terminal {
            terminal_nets.insert(d.terminal_a);
            terminal_nets.insert(d.terminal_b);
        }
        for d in &ext.bjt_devices {
            terminal_nets.insert(d.collector);
            terminal_nets.insert(d.base);
            terminal_nets.insert(d.emitter);
        }
        // Count polygons per net and find label for each net
        let mut net_poly_count: HashMap<u32, usize> = HashMap::new();
        let mut net_label: HashMap<u32, String> = HashMap::new();
        for (i, &net) in ext.net_of_poly.iter().enumerate() {
            if net == u32::MAX {
                continue;
            }
            *net_poly_count.entry(net).or_default() += 1;
            if let Some(label) = store.net_labels.get(&(i as u32)) {
                net_label.entry(net).or_insert_with(|| label.clone());
            }
        }
        for (&net, &count) in &net_poly_count {
            if !terminal_nets.contains(&net) {
                ext.floating_nets.push(FloatingNet {
                    net_id: net,
                    label: net_label.get(&net).cloned(),
                    polygon_count: count,
                });
            }
        }
    }

    Ok(ext)
}

#[cfg(test)]
mod reduction_tests {
    use super::*;

    fn mos(source: u32, drain: u32, w: i32, l: i32) -> Device {
        Device {
            kind: DeviceKind::Nmos,
            gate: 10,
            source,
            drain,
            body: 20,
            flavor: DeviceFlavor::Standard,
            w,
            l,
            device_class: Some("core".into()),
        }
    }

    fn netlist(devices: Vec<Device>) -> ExtractedNetlist {
        ExtractedNetlist {
            devices,
            device_sources: Vec::new(),
            bjt_devices: Vec::new(),
            net_count: 32,
            used_nets: 0,
            net_of_poly: Vec::new(),
            label_conflicts: Vec::new(),
            two_terminal: Vec::new(),
            floating_nets: Vec::new(),
        }
    }

    #[test]
    fn series_reduction_repeats_to_fixpoint() {
        let mut ext = netlist(vec![
            mos(1, 2, 100, 40),
            mos(2, 3, 100, 50),
            mos(3, 4, 100, 60),
        ]);
        reduce_netlist(&mut ext);
        assert_eq!(ext.devices.len(), 1);
        let d = &ext.devices[0];
        assert_eq!((d.source, d.drain), (1, 4));
        assert_eq!((d.w, d.l), (100, 150));
    }

    #[test]
    fn series_reduction_rejects_incompatible_or_branched_devices() {
        let mut unequal_width = netlist(vec![mos(1, 2, 100, 40), mos(2, 3, 120, 50)]);
        reduce_netlist(&mut unequal_width);
        assert_eq!(unequal_width.devices.len(), 2);

        let mut unlike_body = mos(2, 3, 100, 50);
        unlike_body.body = 21;
        let mut body = netlist(vec![mos(1, 2, 100, 40), unlike_body]);
        reduce_netlist(&mut body);
        assert_eq!(body.devices.len(), 2);

        let mut unlike_class = mos(2, 3, 100, 50);
        unlike_class.device_class = Some("io".into());
        let mut class = netlist(vec![mos(1, 2, 100, 40), unlike_class]);
        reduce_netlist(&mut class);
        assert_eq!(class.devices.len(), 2);

        let mut branch = netlist(vec![
            mos(1, 2, 100, 40),
            mos(2, 3, 100, 50),
            mos(2, 4, 100, 60),
        ]);
        reduce_netlist(&mut branch);
        assert_eq!(
            branch.devices.len(),
            3,
            "degree-three net must not disappear"
        );
    }

    #[test]
    fn series_reduction_protects_observable_nets() {
        let mut gate_tied = netlist(vec![mos(1, 10, 100, 40), mos(10, 3, 100, 50)]);
        reduce_netlist(&mut gate_tied);
        assert_eq!(
            gate_tied.devices.len(),
            2,
            "gate-connected net is observable"
        );

        let mut labeled = netlist(vec![mos(1, 2, 100, 40), mos(2, 3, 100, 50)]);
        reduce_netlist_with_protected(&mut labeled, &HashSet::from([2]));
        assert_eq!(
            labeled.devices.len(),
            2,
            "labeled/global net must be protected"
        );

        let mut passive = netlist(vec![mos(1, 2, 100, 40), mos(2, 3, 100, 50)]);
        passive.two_terminal.push(TwoTerminalDevice {
            kind: TwoTerminalKind::Resistor,
            name: "tap".into(),
            terminal_a: 2,
            terminal_b: 5,
            value: 1.0,
        });
        reduce_netlist(&mut passive);
        assert_eq!(
            passive.devices.len(),
            2,
            "passive-connected net is external"
        );
    }

    #[test]
    fn parallel_reduction_requires_same_body_and_length() {
        let mut same = netlist(vec![mos(1, 2, 100, 40), mos(2, 1, 120, 40)]);
        reduce_netlist(&mut same);
        assert_eq!(same.devices.len(), 1);
        assert_eq!(same.devices[0].w, 220);

        let mut other_l = netlist(vec![mos(1, 2, 100, 40), mos(1, 2, 120, 50)]);
        reduce_netlist(&mut other_l);
        assert_eq!(other_l.devices.len(), 2);

        let mut body_device = mos(1, 2, 120, 40);
        body_device.body = 21;
        let mut other_body = netlist(vec![mos(1, 2, 100, 40), body_device]);
        reduce_netlist(&mut other_body);
        assert_eq!(other_body.devices.len(), 2);
    }
}
