// Seed: 3420350223
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wand id_3;
  input wire id_2;
  inout wire id_1;
  assign id_3 = id_2 | {1'h0 != id_1{1 + (1)}} - id_1;
endmodule
module module_1 #(
    parameter id_2 = 32'd81
) (
    id_1[-1 :-1]
);
  input logic [7:0] id_1;
  wire _id_2, id_3, id_4;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_3
  );
  always id_4 -= -1'b0;
  always if (1) $clog2(26);
  ;
  wire [1 : id_2] id_5;
endmodule
