T_1 void F_1 ( struct V_1 * V_2 , enum V_3 V_4 )\r\n{\r\nconst struct V_5 * V_6 ;\r\nconst struct V_7 * V_8 ;\r\nunsigned long * V_9 = ( unsigned long * ) V_2 ;\r\nunsigned long V_10 , * V_11 , * V_12 , V_13 , V_14 , V_15 ;\r\nT_2 V_16 ;\r\nT_3 V_17 ;\r\nT_4 V_18 , V_19 , V_20 , V_21 ;\r\nT_5 * V_22 , V_23 , V_24 ;\r\nvoid * V_25 ;\r\nunsigned V_26 , V_27 , V_28 , V_29 ;\r\nif ( F_2 ( V_2 ) )\r\ngoto V_30;\r\nV_15 = ( unsigned long ) V_2 + sizeof( * V_2 ) ;\r\nF_3 ( L_1 , V_2 -> V_22 , V_15 ) ;\r\nif ( V_2 -> V_31 & V_32 )\r\nasm volatile("or %0,epsw" : : "i"(EPSW_IE));\r\nV_16 = F_4 () ;\r\nF_5 ( V_33 ) ;\r\nV_6 = F_6 ( V_2 -> V_22 ) ;\r\nV_22 = ( V_34 * ) V_2 -> V_22 ;\r\nif ( F_7 ( V_23 , V_22 ) != 0 )\r\ngoto V_35;\r\nV_18 = V_23 ;\r\nV_19 = 8 ;\r\nfor ( V_8 = V_36 ; V_8 -> V_37 [ 0 ] ; V_8 ++ ) {\r\nV_27 = F_8 ( V_8 -> V_18 | V_8 -> V_38 ) ;\r\nif ( V_27 <= 0 || V_27 > 31 )\r\ncontinue;\r\nV_27 = ( V_27 + 8 ) & ~ 7 ;\r\nV_39:\r\nif ( V_27 == V_19 ) {\r\nif ( ( V_18 & V_8 -> V_38 ) == V_8 -> V_18 )\r\ngoto V_40;\r\n} else if ( V_27 > V_19 ) {\r\nV_20 = V_8 -> V_18 >> ( V_27 - V_19 ) ;\r\nV_21 = V_8 -> V_38 >> ( V_27 - V_19 ) ;\r\nif ( ( V_18 & V_21 ) != V_20 )\r\ncontinue;\r\nV_22 ++ ;\r\nif ( F_7 ( V_23 , V_22 ) != 0 )\r\ngoto V_35;\r\nV_18 = V_18 << 8 | V_23 ;\r\nV_19 += 8 ;\r\ngoto V_39;\r\n} else {\r\ncontinue;\r\n}\r\n}\r\nF_9 ( V_41 L_2 ,\r\nV_2 -> V_22 , V_18 ) ;\r\nV_42:\r\nF_5 ( V_16 ) ;\r\nif ( F_10 ( L_3 , V_2 , V_4 ) )\r\nreturn;\r\nV_30:\r\nV_17 . V_43 = V_44 ;\r\nV_17 . V_45 = 0 ;\r\nV_17 . V_46 = V_47 ;\r\nV_17 . V_48 = ( void * ) V_2 -> V_22 ;\r\nF_11 ( V_44 , & V_17 , V_49 ) ;\r\nreturn;\r\nV_35:\r\nF_9 ( V_41\r\nL_4 ,\r\nV_22 ) ;\r\ngoto V_42;\r\nV_50:\r\nF_9 ( V_41\r\nL_5 ,\r\nV_2 -> V_22 , V_18 ) ;\r\ngoto V_42;\r\nV_51:\r\nF_9 ( V_41\r\nL_6 ,\r\nV_2 -> V_22 , V_18 ) ;\r\ngoto V_42;\r\nV_52:\r\nF_9 ( V_41\r\nL_7 ,\r\nV_2 -> V_22 , V_18 , V_8 -> V_37 ) ;\r\ngoto V_42;\r\nV_53:\r\nF_5 ( V_16 ) ;\r\nif ( V_6 ) {\r\nV_2 -> V_22 = V_6 -> V_6 ;\r\nreturn;\r\n}\r\nif ( F_10 ( L_8 , V_2 , V_4 ) )\r\nreturn;\r\nV_17 . V_43 = V_54 ;\r\nV_17 . V_45 = 0 ;\r\nV_17 . V_46 = 0 ;\r\nV_17 . V_48 = ( void * ) V_2 -> V_22 ;\r\nF_11 ( V_54 , & V_17 , V_49 ) ;\r\nreturn;\r\nV_40:\r\nF_3 ( L_9 ,\r\nV_2 -> V_22 , V_18 , V_8 -> V_18 , V_8 -> V_55 [ 0 ] , V_8 -> V_55 [ 1 ] ) ;\r\nV_26 = V_56 [ V_8 -> V_57 ] . V_58 ;\r\nF_12 ( V_26 > V_19 ) ;\r\nif ( V_26 < V_19 ) {\r\nV_26 = V_19 - V_26 ;\r\nV_18 >>= V_26 ;\r\nV_22 -= V_26 >> 3 ;\r\n}\r\nV_13 = 0 ;\r\nV_28 = V_56 [ V_8 -> V_57 ] . V_28 ;\r\nfor ( V_29 = 0 ; V_29 < V_28 ; V_29 += 8 ) {\r\nV_22 ++ ;\r\nif ( F_7 ( V_23 , V_22 ) != 0 )\r\ngoto V_35;\r\nV_13 |= V_23 << V_29 ;\r\nF_3 ( L_10 , V_22 , V_29 , V_23 ) ;\r\n}\r\nF_3 ( L_11 , V_13 ) ;\r\nF_5 ( V_59 ) ;\r\nif ( V_6 )\r\nF_5 ( V_16 ) ;\r\nV_26 = ( V_8 -> V_55 [ 0 ] ^ V_8 -> V_55 [ 1 ] ) & 0x80000000 ;\r\nif ( ! V_26 ) {\r\nF_9 ( V_41\r\nL_12 ,\r\nV_2 -> V_22 , V_18 ) ;\r\ngoto V_42;\r\n}\r\nif ( V_8 -> V_37 [ 3 ] == 0 ||\r\nV_8 -> V_37 [ 4 ] == 'l' )\r\nV_14 = V_24 = 4 ;\r\nelse if ( V_8 -> V_37 [ 3 ] == 'h' )\r\nV_14 = V_24 = 2 ;\r\nelse\r\ngoto V_52;\r\nif ( V_8 -> V_55 [ 0 ] & 0x80000000 ) {\r\nif ( ! F_13 ( V_9 , V_15 ,\r\nV_8 -> V_55 [ 0 ] , V_18 , V_13 ,\r\n& V_25 , & V_12 , & V_14 ) )\r\ngoto V_50;\r\nif ( ! F_14 ( V_9 , V_8 -> V_55 [ 1 ] , V_18 , V_13 ,\r\n& V_11 ) )\r\ngoto V_51;\r\nF_3 ( L_13 , V_24 , V_25 ) ;\r\nif ( F_15 ( & V_10 , ( void * ) V_25 , V_24 ) != 0 )\r\ngoto V_53;\r\nif ( V_8 -> V_55 [ 0 ] & 0x1000000 ) {\r\nF_3 ( L_14 , V_14 ) ;\r\n* V_12 += V_14 ;\r\n}\r\n* V_11 = V_10 ;\r\nF_3 ( L_15 , V_10 ) ;\r\n} else {\r\nif ( ! F_14 ( V_9 , V_8 -> V_55 [ 0 ] , V_18 , V_13 ,\r\n& V_11 ) )\r\ngoto V_51;\r\nif ( ! F_13 ( V_9 , V_15 ,\r\nV_8 -> V_55 [ 1 ] , V_18 , V_13 ,\r\n& V_25 , & V_12 , & V_14 ) )\r\ngoto V_50;\r\nV_10 = * V_11 ;\r\nF_3 ( L_16 , V_24 , V_10 , V_25 ) ;\r\nif ( F_16 ( ( void * ) V_25 , & V_10 , V_24 ) != 0 )\r\ngoto V_53;\r\nif ( V_8 -> V_55 [ 1 ] & 0x1000000 )\r\n* V_12 += V_14 ;\r\n}\r\nV_26 = V_56 [ V_8 -> V_57 ] . V_58 + V_56 [ V_8 -> V_57 ] . V_28 ;\r\nV_2 -> V_22 += V_26 >> 3 ;\r\nif ( V_8 -> V_57 == V_60 )\r\nF_17 ( V_2 , V_18 ) ;\r\nF_5 ( V_16 ) ;\r\n}\r\nstatic int F_13 ( unsigned long * V_9 , unsigned long V_15 ,\r\nunsigned V_55 , unsigned V_18 ,\r\nunsigned long V_13 ,\r\nvoid * * V_61 , unsigned long * * V_62 ,\r\nunsigned long * V_63 )\r\n{\r\nunsigned long * V_12 = NULL , V_25 = 0 , V_26 ;\r\nif ( ! ( V_55 & 0x1000000 ) ) {\r\nF_3 ( L_17 ) ;\r\n* V_63 = 0 ;\r\nV_63 = NULL ;\r\n}\r\nV_55 &= 0x00ffffff ;\r\ndo {\r\nswitch ( V_55 & 0xff ) {\r\ncase V_64 :\r\nV_12 = & V_9 [ V_65 [ V_18 & 0x03 ] ] ;\r\nV_25 += * V_12 ;\r\nbreak;\r\ncase V_66 :\r\nV_12 = & V_9 [ V_65 [ V_18 >> 2 & 0x03 ] ] ;\r\nV_25 += * V_12 ;\r\nbreak;\r\ncase V_67 :\r\nV_12 = & V_9 [ V_65 [ V_18 >> 4 & 0x03 ] ] ;\r\nV_25 += * V_12 ;\r\nbreak;\r\ncase V_68 :\r\nV_12 = & V_9 [ V_69 [ V_18 & 0x03 ] ] ;\r\nV_25 += * V_12 ;\r\nbreak;\r\ncase V_70 :\r\nV_12 = & V_9 [ V_69 [ V_18 >> 2 & 0x03 ] ] ;\r\nV_25 += * V_12 ;\r\nbreak;\r\ncase V_71 :\r\nV_12 = & V_9 [ V_69 [ V_18 >> 4 & 0x03 ] ] ;\r\nV_25 += * V_12 ;\r\nbreak;\r\ncase V_72 :\r\nV_12 = & V_9 [ V_73 [ V_18 & 0x0f ] ] ;\r\nV_25 += * V_12 ;\r\nbreak;\r\ncase V_74 :\r\nV_12 = & V_9 [ V_73 [ V_18 >> 2 & 0x0f ] ] ;\r\nV_25 += * V_12 ;\r\nbreak;\r\ncase V_75 :\r\nV_12 = & V_9 [ V_73 [ V_18 >> 4 & 0x0f ] ] ;\r\nV_25 += * V_12 ;\r\nbreak;\r\ncase V_76 :\r\nV_12 = & V_9 [ V_73 [ V_18 >> 8 & 0x0f ] ] ;\r\nV_25 += * V_12 ;\r\nbreak;\r\ncase V_77 :\r\nV_12 = & V_9 [ V_73 [ V_18 >> 12 & 0x0f ] ] ;\r\nV_25 += * V_12 ;\r\nbreak;\r\ncase V_78 :\r\nV_12 = & V_9 [ V_73 [ V_13 & 0x0f ] ] ;\r\nV_25 += * V_12 ;\r\nbreak;\r\ncase V_79 :\r\nV_12 = & V_9 [ V_73 [ V_13 >> 4 & 0x0f ] ] ;\r\nV_25 += * V_12 ;\r\nbreak;\r\ncase V_80 :\r\nV_25 += V_15 ;\r\nbreak;\r\ncase V_81 :\r\ncase V_82 :\r\nV_13 = ( long ) ( V_83 ) ( V_13 & 0xff ) ;\r\ngoto V_84;\r\ncase V_85 :\r\nV_13 = ( long ) ( V_86 ) ( V_13 & 0xffff ) ;\r\ngoto V_84;\r\ncase V_87 :\r\nV_26 = V_13 << 8 ;\r\nasm("asr 8,%0" : "=r"(tmp) : "0"(tmp) : "cc");\r\nV_13 = ( long ) V_26 ;\r\ngoto V_84;\r\ncase V_88 :\r\nV_26 = V_18 >> 4 & 0x0f ;\r\nV_26 <<= 28 ;\r\nasm("asr 28,%0" : "=r"(tmp) : "0"(tmp) : "cc");\r\nV_13 = ( long ) V_26 ;\r\ngoto V_84;\r\ncase V_89 :\r\nV_13 &= 0x000000ff ;\r\ngoto V_84;\r\ncase V_90 :\r\nV_13 &= 0x0000ffff ;\r\ngoto V_84;\r\ncase V_91 :\r\nV_13 &= 0x00ffffff ;\r\ngoto V_84;\r\ncase V_92 :\r\ncase V_93 :\r\ncase V_94 :\r\ncase V_95 :\r\nV_84:\r\nF_3 ( L_18 , V_63 ? L_19 : L_20 , V_13 ) ;\r\nif ( ! V_63 )\r\nV_25 += V_13 ;\r\nelse\r\n* V_63 = V_13 ;\r\nbreak;\r\ndefault:\r\nF_18 () ;\r\nreturn 0 ;\r\n}\r\n} while ( ( V_55 >>= 8 ) );\r\n* V_61 = ( void * ) V_25 ;\r\n* V_62 = V_12 ;\r\nreturn 1 ;\r\n}\r\nstatic int F_14 ( unsigned long * V_9 , unsigned V_55 ,\r\nunsigned V_18 , unsigned long V_13 ,\r\nunsigned long * * V_96 )\r\n{\r\nV_55 &= 0x7fffffff ;\r\nif ( V_55 & 0xffffff00 )\r\nreturn 0 ;\r\nswitch ( V_55 & 0xff ) {\r\ncase V_64 :\r\n* V_96 = & V_9 [ V_65 [ V_18 & 0x03 ] ] ;\r\nbreak;\r\ncase V_66 :\r\n* V_96 = & V_9 [ V_65 [ V_18 >> 2 & 0x03 ] ] ;\r\nbreak;\r\ncase V_67 :\r\n* V_96 = & V_9 [ V_65 [ V_18 >> 4 & 0x03 ] ] ;\r\nbreak;\r\ncase V_68 :\r\n* V_96 = & V_9 [ V_69 [ V_18 & 0x03 ] ] ;\r\nbreak;\r\ncase V_70 :\r\n* V_96 = & V_9 [ V_69 [ V_18 >> 2 & 0x03 ] ] ;\r\nbreak;\r\ncase V_71 :\r\n* V_96 = & V_9 [ V_69 [ V_18 >> 4 & 0x03 ] ] ;\r\nbreak;\r\ncase V_72 :\r\n* V_96 = & V_9 [ V_73 [ V_18 & 0x0f ] ] ;\r\nbreak;\r\ncase V_74 :\r\n* V_96 = & V_9 [ V_73 [ V_18 >> 2 & 0x0f ] ] ;\r\nbreak;\r\ncase V_75 :\r\n* V_96 = & V_9 [ V_73 [ V_18 >> 4 & 0x0f ] ] ;\r\nbreak;\r\ncase V_76 :\r\n* V_96 = & V_9 [ V_73 [ V_18 >> 8 & 0x0f ] ] ;\r\nbreak;\r\ncase V_77 :\r\n* V_96 = & V_9 [ V_73 [ V_18 >> 12 & 0x0f ] ] ;\r\nbreak;\r\ncase V_78 :\r\n* V_96 = & V_9 [ V_73 [ V_13 & 0x0f ] ] ;\r\nbreak;\r\ncase V_79 :\r\n* V_96 = & V_9 [ V_73 [ V_13 >> 4 & 0x0f ] ] ;\r\nbreak;\r\ncase V_80 :\r\n* V_96 = & V_9 [ V_97 >> 2 ] ;\r\nbreak;\r\ndefault:\r\nF_18 () ;\r\nreturn 0 ;\r\n}\r\nreturn 1 ;\r\n}\r\nstatic void F_17 ( struct V_1 * V_2 , T_4 V_18 )\r\n{\r\nunsigned long V_31 = V_2 -> V_31 ;\r\nunsigned long V_98 ;\r\nF_3 ( L_21 , V_18 , V_31 & 0xf ) ;\r\nV_98 = ( ( V_31 >> 3 ) ^ V_31 >> 1 ) & 1 ;\r\nswitch ( V_18 & 0xf ) {\r\ncase 0x0 :\r\nif ( V_98 )\r\ngoto V_99;\r\nreturn;\r\ncase 0x1 :\r\nif ( ! ( ( V_31 & V_100 ) | V_98 ) )\r\ngoto V_99;\r\nreturn;\r\ncase 0x2 :\r\nif ( ! V_98 )\r\ngoto V_99;\r\nreturn;\r\ncase 0x3 :\r\nif ( ( V_31 & V_100 ) | V_98 )\r\ngoto V_99;\r\nreturn;\r\ncase 0x4 :\r\nif ( V_31 & V_101 )\r\ngoto V_99;\r\nreturn;\r\ncase 0x5 :\r\nif ( ! ( V_31 & ( V_101 | V_100 ) ) )\r\ngoto V_99;\r\nreturn;\r\ncase 0x6 :\r\nif ( ! ( V_31 & V_101 ) )\r\ngoto V_99;\r\nreturn;\r\ncase 0x7 :\r\nif ( V_31 & ( V_101 | V_100 ) )\r\ngoto V_99;\r\nreturn;\r\ncase 0x8 :\r\nif ( V_31 & V_100 )\r\ngoto V_99;\r\nreturn;\r\ncase 0x9 :\r\nif ( ! ( V_31 & V_100 ) )\r\ngoto V_99;\r\nreturn;\r\ncase 0xa :\r\ngoto V_99;\r\ndefault:\r\nF_18 () ;\r\n}\r\nV_99:\r\nF_3 ( L_22 , V_2 -> V_102 ) ;\r\nV_2 -> V_22 = V_2 -> V_102 - 4 ;\r\n}\r\nstatic int T_6 F_19 ( void )\r\n{\r\nregister void * T_7 V_103 ( L_23 ) ;\r\nregister T_8 T_9 V_103 ( L_24 ) ;\r\nvoid * V_104 = V_105 , * V_106 ;\r\nT_8 V_26 , V_107 , V_108 ;\r\nF_9 ( V_109 L_25 , V_104 ) ;\r\nV_104 ++ ;\r\nF_9 ( V_109 L_26 ) ;\r\nV_106 = V_104 + 256 ;\r\nasm volatile("mov (%0),%1" : "+a"(q), "=d"(x));\r\nF_20 ( V_106 , == , V_104 + 256 ) ;\r\nF_20 ( V_108 , == , 0x44332211 ) ;\r\nF_9 ( V_109 L_27 ) ;\r\nV_106 = V_104 ;\r\nasm volatile("mov (256,%0),%1" : "+a"(q), "=d"(x));\r\nF_20 ( V_106 , == , V_104 ) ;\r\nF_20 ( V_108 , == , 0x44332211 ) ;\r\nF_9 ( V_109 L_28 ) ;\r\nV_26 = 256 ;\r\nV_106 = V_104 ;\r\nasm volatile("mov (%2,%0),%1" : "+a"(q), "=d"(x), "+d"(tmp));\r\nF_20 ( V_106 , == , V_104 ) ;\r\nF_20 ( V_108 , == , 0x44332211 ) ;\r\nF_20 ( V_26 , == , 256 ) ;\r\nF_9 ( V_109 L_29 ) ;\r\nT_7 = V_104 ;\r\nasm volatile("mov (256,%0),%1" : "+r"(r), "=r"(y));\r\nF_20 ( T_7 , == , V_104 ) ;\r\nF_20 ( T_9 , == , 0x44332211 ) ;\r\nF_9 ( V_109 L_30 ) ;\r\nT_7 = V_104 + 256 ;\r\nasm volatile("mov (%0+),%1" : "+r"(r), "=r"(y));\r\nF_20 ( T_7 , == , V_104 + 256 + 4 ) ;\r\nF_20 ( T_9 , == , 0x44332211 ) ;\r\nF_9 ( V_109 L_31 ) ;\r\nT_7 = V_104 + 256 ;\r\nasm volatile("mov (%0+,8),%1" : "+r"(r), "=r"(y));\r\nF_20 ( T_7 , == , V_104 + 256 + 8 ) ;\r\nF_20 ( T_9 , == , 0x44332211 ) ;\r\nF_9 ( V_109 L_32 ) ;\r\nasm volatile(\r\n"add -16,sp \n"\r\n"mov +0x11,%0 \n"\r\n"movbu %0,(7,sp) \n"\r\n"mov +0x22,%0 \n"\r\n"movbu %0,(8,sp) \n"\r\n"mov +0x33,%0 \n"\r\n"movbu %0,(9,sp) \n"\r\n"mov +0x44,%0 \n"\r\n"movbu %0,(10,sp) \n"\r\n"mov (7,sp),%1 \n"\r\n"add +16,sp \n"\r\n: "+a"(q), "=d"(x));\r\nF_20 ( V_108 , == , 0x44332211 ) ;\r\nF_9 ( V_109 L_33 ) ;\r\nasm volatile(\r\n"add -264,sp \n"\r\n"mov +0x11,%0 \n"\r\n"movbu %0,(259,sp) \n"\r\n"mov +0x22,%0 \n"\r\n"movbu %0,(260,sp) \n"\r\n"mov +0x33,%0 \n"\r\n"movbu %0,(261,sp) \n"\r\n"mov +0x55,%0 \n"\r\n"movbu %0,(262,sp) \n"\r\n"mov (259,sp),%1 \n"\r\n"add +264,sp \n"\r\n: "+d"(tmp), "=d"(x));\r\nF_20 ( V_108 , == , 0x55332211 ) ;\r\nF_9 ( V_109 L_34 ) ;\r\nasm volatile(\r\n"add -264,sp \n"\r\n"mov +0x11,%0 \n"\r\n"movbu %0,(260,sp) \n"\r\n"mov +0x22,%0 \n"\r\n"movbu %0,(261,sp) \n"\r\n"mov +0x33,%0 \n"\r\n"movbu %0,(262,sp) \n"\r\n"mov +0x55,%0 \n"\r\n"movbu %0,(263,sp) \n"\r\n"mov (260,sp),%1 \n"\r\n"add +264,sp \n"\r\n: "+d"(tmp), "=d"(x));\r\nF_20 ( V_108 , == , 0x55332211 ) ;\r\nF_9 ( V_109 L_35 ) ;\r\nV_26 = 1 ;\r\nV_107 = 2 ;\r\nV_106 = V_104 + 256 ;\r\nasm volatile(\r\n"setlb \n"\r\n"mov %2,%3 \n"\r\n"mov %1,%2 \n"\r\n"cmp +0,%1 \n"\r\n"mov_lne (%0+,4),%1"\r\n: "+r"(q), "+d"(tmp), "+d"(tmp2), "=d"(x)\r\n:\r\n: "cc");\r\nF_20 ( V_106 , == , V_104 + 256 + 12 ) ;\r\nF_20 ( V_108 , == , 0x44332211 ) ;\r\nF_9 ( V_109 L_36 ) ;\r\nV_26 = 1 ;\r\nV_107 = 2 ;\r\nV_106 = V_104 + 256 ;\r\nasm volatile(\r\n"setlb \n"\r\n"mov %1,%3 \n"\r\n"mov (%0+),%1 \n"\r\n"cmp +0,%1 \n"\r\n"lne "\r\n: "+a"(q), "+d"(tmp), "+d"(tmp2), "=d"(x)\r\n:\r\n: "cc");\r\nF_20 ( V_106 , == , V_104 + 256 + 8 ) ;\r\nF_20 ( V_108 , == , 0x44332211 ) ;\r\nF_9 ( V_109 L_37 ) ;\r\nreturn 0 ;\r\n}
