Loading plugins phase: Elapsed time ==> 0s.103ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\AdoptedOptics\Documents\GIT\SLM_Psoc\SLM UART magic\UART SLM.cydsn\UART SLM.cyprj -d CY8C5888LTI-LP097 -s C:\Users\AdoptedOptics\Documents\GIT\SLM_Psoc\SLM UART magic\UART SLM.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.648ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.052ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  UART SLM.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\AdoptedOptics\Documents\GIT\SLM_Psoc\SLM UART magic\UART SLM.cydsn\UART SLM.cyprj -dcpsoc3 UART SLM.v -verilog
======================================================================

======================================================================
Compiling:  UART SLM.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\AdoptedOptics\Documents\GIT\SLM_Psoc\SLM UART magic\UART SLM.cydsn\UART SLM.cyprj -dcpsoc3 UART SLM.v -verilog
======================================================================

======================================================================
Compiling:  UART SLM.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\AdoptedOptics\Documents\GIT\SLM_Psoc\SLM UART magic\UART SLM.cydsn\UART SLM.cyprj -dcpsoc3 -verilog UART SLM.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed Aug 03 11:46:39 2022


======================================================================
Compiling:  UART SLM.v
Program  :   vpp
Options  :    -yv2 -q10 UART SLM.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed Aug 03 11:46:39 2022

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'UART SLM.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  UART SLM.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\AdoptedOptics\Documents\GIT\SLM_Psoc\SLM UART magic\UART SLM.cydsn\UART SLM.cyprj -dcpsoc3 -verilog UART SLM.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed Aug 03 11:46:40 2022

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\AdoptedOptics\Documents\GIT\SLM_Psoc\SLM UART magic\UART SLM.cydsn\codegentemp\UART SLM.ctl'.
Linking 'C:\Users\AdoptedOptics\Documents\GIT\SLM_Psoc\SLM UART magic\UART SLM.cydsn\codegentemp\UART SLM.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

tovif:  No errors.


======================================================================
Compiling:  UART SLM.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\AdoptedOptics\Documents\GIT\SLM_Psoc\SLM UART magic\UART SLM.cydsn\UART SLM.cyprj -dcpsoc3 -verilog UART SLM.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed Aug 03 11:46:41 2022

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\AdoptedOptics\Documents\GIT\SLM_Psoc\SLM UART magic\UART SLM.cydsn\codegentemp\UART SLM.ctl'.
Linking 'C:\Users\AdoptedOptics\Documents\GIT\SLM_Psoc\SLM UART magic\UART SLM.cydsn\codegentemp\UART SLM.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\USBUART:dma_complete_0\
	\USBUART:Net_1922\
	\USBUART:dma_complete_1\
	\USBUART:Net_1921\
	\USBUART:dma_complete_2\
	\USBUART:Net_1920\
	\USBUART:dma_complete_3\
	\USBUART:Net_1919\
	\USBUART:dma_complete_4\
	\USBUART:Net_1918\
	\USBUART:dma_complete_5\
	\USBUART:Net_1917\
	\USBUART:dma_complete_6\
	\USBUART:Net_1916\
	\USBUART:dma_complete_7\
	\USBUART:Net_1915\
	Net_7
	\TRG_CNT:Net_82\
	\TRG_CNT:Net_95\
	\TRG_CNT:Net_91\
	\TRG_CNT:Net_102\
	\TRG_CNT:CounterUDB:ctrl_cmod_2\
	\TRG_CNT:CounterUDB:ctrl_cmod_1\
	\TRG_CNT:CounterUDB:ctrl_cmod_0\
	Net_5
	\TRG_CNT:CounterUDB:reload_tc\
	Net_388
	\STAGE_TRIG:Net_82\
	\STAGE_TRIG:Net_95\
	\STAGE_TRIG:Net_91\
	\STAGE_TRIG:Net_102\
	\STAGE_TRIG:CounterUDB:ctrl_cmod_2\
	\STAGE_TRIG:CounterUDB:ctrl_cmod_1\
	\STAGE_TRIG:CounterUDB:ctrl_cmod_0\
	Net_384
	\STAGE_TRIG:CounterUDB:reload_tc\
	Net_47
	Net_54
	Net_55
	Net_57
	Net_58
	Net_59
	Net_60
	Net_69
	Net_70
	Net_71
	Net_73
	Net_74
	Net_75
	Net_76
	Net_280
	Net_281
	Net_282
	Net_283
	Net_284
	Net_285
	Net_286
	Net_240
	\SLM_WAIT:Net_82\
	\SLM_WAIT:Net_95\
	\SLM_WAIT:Net_91\
	\SLM_WAIT:Net_102\
	\SLM_WAIT:CounterUDB:ctrl_cmod_2\
	\SLM_WAIT:CounterUDB:ctrl_cmod_1\
	\SLM_WAIT:CounterUDB:ctrl_cmod_0\
	Net_238
	\SLM_WAIT:CounterUDB:reload_tc\
	Net_264
	\BLANKING_DELAY:Net_82\
	\BLANKING_DELAY:Net_95\
	\BLANKING_DELAY:Net_91\
	\BLANKING_DELAY:Net_102\
	\BLANKING_DELAY:CounterUDB:ctrl_cmod_2\
	\BLANKING_DELAY:CounterUDB:ctrl_cmod_1\
	\BLANKING_DELAY:CounterUDB:ctrl_cmod_0\
	Net_260
	\BLANKING_DELAY:CounterUDB:reload_tc\
	Net_298
	\SLM_TRIG:Net_82\
	\SLM_TRIG:Net_95\
	\SLM_TRIG:Net_91\
	\SLM_TRIG:Net_102\
	\SLM_TRIG:CounterUDB:ctrl_cmod_2\
	\SLM_TRIG:CounterUDB:ctrl_cmod_1\
	\SLM_TRIG:CounterUDB:ctrl_cmod_0\
	Net_294
	\SLM_TRIG:CounterUDB:reload_tc\
	Net_323
	Net_324
	Net_325
	Net_327
	Net_328
	Net_329
	Net_332
	Net_405
	Net_406
	Net_407
	Net_408
	Net_409
	Net_410
	Net_411
	Net_446
	Net_447
	Net_448
	Net_450
	Net_451
	Net_452
	Net_453
	Net_472
	\STAGE_WAIT:Net_82\
	\STAGE_WAIT:Net_95\
	\STAGE_WAIT:Net_91\
	\STAGE_WAIT:Net_102\
	\STAGE_WAIT:CounterUDB:ctrl_cmod_2\
	\STAGE_WAIT:CounterUDB:ctrl_cmod_1\
	\STAGE_WAIT:CounterUDB:ctrl_cmod_0\
	Net_468
	\STAGE_WAIT:CounterUDB:reload_tc\


Deleted 118 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \LCD_Char:tmpOE__LCDPort_net_5\ to \LCD_Char:tmpOE__LCDPort_net_6\
Aliasing \LCD_Char:tmpOE__LCDPort_net_4\ to \LCD_Char:tmpOE__LCDPort_net_6\
Aliasing \LCD_Char:tmpOE__LCDPort_net_3\ to \LCD_Char:tmpOE__LCDPort_net_6\
Aliasing \LCD_Char:tmpOE__LCDPort_net_2\ to \LCD_Char:tmpOE__LCDPort_net_6\
Aliasing \LCD_Char:tmpOE__LCDPort_net_1\ to \LCD_Char:tmpOE__LCDPort_net_6\
Aliasing \LCD_Char:tmpOE__LCDPort_net_0\ to \LCD_Char:tmpOE__LCDPort_net_6\
Aliasing one to \LCD_Char:tmpOE__LCDPort_net_6\
Aliasing \USBUART:tmpOE__Dm_net_0\ to \LCD_Char:tmpOE__LCDPort_net_6\
Aliasing \USBUART:tmpOE__Dp_net_0\ to \LCD_Char:tmpOE__LCDPort_net_6\
Aliasing \TRG_CNT:Net_89\ to \LCD_Char:tmpOE__LCDPort_net_6\
Aliasing \TRG_CNT:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \TRG_CNT:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \TRG_CNT:CounterUDB:capt_rising\ to zero
Aliasing \STAGE_TRIG:Net_89\ to \LCD_Char:tmpOE__LCDPort_net_6\
Aliasing \STAGE_TRIG:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \STAGE_TRIG:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \STAGE_TRIG:CounterUDB:capt_rising\ to zero
Aliasing \STAGE_REG:clk\ to zero
Aliasing \STAGE_REG:rst\ to zero
Aliasing tmpOE__CAM1_TRIGG_net_0 to \LCD_Char:tmpOE__LCDPort_net_6\
Aliasing tmpOE__SLM_Trigger_net_0 to \LCD_Char:tmpOE__LCDPort_net_6\
Aliasing tmpOE__Stage_Trigger_net_0 to \LCD_Char:tmpOE__LCDPort_net_6\
Aliasing \TRIG_CNT_RST:clk\ to zero
Aliasing \TRIG_CNT_RST:rst\ to zero
Aliasing \ENBL_TRIG_ISR:clk\ to zero
Aliasing \ENBL_TRIG_ISR:rst\ to zero
Aliasing tmpOE__LASER_561_net_0 to \LCD_Char:tmpOE__LCDPort_net_6\
Aliasing tmpOE__LASER_488_net_0 to \LCD_Char:tmpOE__LCDPort_net_6\
Aliasing \SLM_WAIT:Net_89\ to \LCD_Char:tmpOE__LCDPort_net_6\
Aliasing \SLM_WAIT:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \SLM_WAIT:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \SLM_WAIT:CounterUDB:capt_rising\ to zero
Aliasing \BLANKING_DELAY:Net_89\ to \LCD_Char:tmpOE__LCDPort_net_6\
Aliasing \BLANKING_DELAY:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \BLANKING_DELAY:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \BLANKING_DELAY:CounterUDB:capt_rising\ to zero
Aliasing \SLM_TRIG:Net_89\ to \LCD_Char:tmpOE__LCDPort_net_6\
Aliasing \SLM_TRIG:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \SLM_TRIG:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \SLM_TRIG:CounterUDB:capt_rising\ to zero
Aliasing \ACTIVATE_SLM:clk\ to zero
Aliasing \ACTIVATE_SLM:rst\ to zero
Aliasing \BLANK_TOGGLE:clk\ to zero
Aliasing \BLANK_TOGGLE:rst\ to zero
Aliasing tmpOE__CAM2_TRIGG_net_0 to \LCD_Char:tmpOE__LCDPort_net_6\
Aliasing \CAM_SEL_REG:clk\ to zero
Aliasing \CAM_SEL_REG:rst\ to zero
Aliasing \STAGE_WAIT:Net_89\ to \LCD_Char:tmpOE__LCDPort_net_6\
Aliasing \STAGE_WAIT:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \STAGE_WAIT:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \STAGE_WAIT:CounterUDB:capt_rising\ to zero
Aliasing \TRG_CNT:CounterUDB:prevCapture\\D\ to zero
Aliasing \TRG_CNT:CounterUDB:cmp_out_reg_i\\D\ to \TRG_CNT:CounterUDB:prevCompare\\D\
Aliasing \STAGE_TRIG:CounterUDB:prevCapture\\D\ to zero
Aliasing \STAGE_TRIG:CounterUDB:cmp_out_reg_i\\D\ to \STAGE_TRIG:CounterUDB:prevCompare\\D\
Aliasing \STAGE_TRIG:CounterUDB:count_stored_i\\D\ to \TRG_CNT:CounterUDB:count_stored_i\\D\
Aliasing \SLM_WAIT:CounterUDB:prevCapture\\D\ to zero
Aliasing \SLM_WAIT:CounterUDB:cmp_out_reg_i\\D\ to \SLM_WAIT:CounterUDB:prevCompare\\D\
Aliasing \BLANKING_DELAY:CounterUDB:prevCapture\\D\ to zero
Aliasing \BLANKING_DELAY:CounterUDB:cmp_out_reg_i\\D\ to \BLANKING_DELAY:CounterUDB:prevCompare\\D\
Aliasing \BLANKING_DELAY:CounterUDB:count_stored_i\\D\ to \TRG_CNT:CounterUDB:count_stored_i\\D\
Aliasing \SLM_TRIG:CounterUDB:prevCapture\\D\ to zero
Aliasing \SLM_TRIG:CounterUDB:cmp_out_reg_i\\D\ to \SLM_TRIG:CounterUDB:prevCompare\\D\
Aliasing \SLM_TRIG:CounterUDB:count_stored_i\\D\ to \SLM_WAIT:CounterUDB:count_stored_i\\D\
Aliasing \STAGE_WAIT:CounterUDB:prevCapture\\D\ to zero
Aliasing \STAGE_WAIT:CounterUDB:cmp_out_reg_i\\D\ to \STAGE_WAIT:CounterUDB:prevCompare\\D\
Aliasing \STAGE_WAIT:CounterUDB:count_stored_i\\D\ to \TRG_CNT:CounterUDB:count_stored_i\\D\
Removing Lhs of wire \LCD_Char:tmpOE__LCDPort_net_5\[2] = \LCD_Char:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD_Char:tmpOE__LCDPort_net_4\[3] = \LCD_Char:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD_Char:tmpOE__LCDPort_net_3\[4] = \LCD_Char:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD_Char:tmpOE__LCDPort_net_2\[5] = \LCD_Char:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD_Char:tmpOE__LCDPort_net_1\[6] = \LCD_Char:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \LCD_Char:tmpOE__LCDPort_net_0\[7] = \LCD_Char:tmpOE__LCDPort_net_6\[1]
Removing Rhs of wire one[24] = \LCD_Char:tmpOE__LCDPort_net_6\[1]
Removing Lhs of wire \USBUART:tmpOE__Dm_net_0\[29] = one[24]
Removing Lhs of wire \USBUART:tmpOE__Dp_net_0\[36] = one[24]
Removing Rhs of wire TRIG_CNT_TC[89] = \TRG_CNT:Net_49\[90]
Removing Rhs of wire TRIG_CNT_TC[89] = \TRG_CNT:CounterUDB:tc_reg_i\[147]
Removing Lhs of wire \TRG_CNT:Net_89\[92] = one[24]
Removing Lhs of wire \TRG_CNT:CounterUDB:ctrl_capmode_1\[102] = zero[8]
Removing Lhs of wire \TRG_CNT:CounterUDB:ctrl_capmode_0\[103] = zero[8]
Removing Lhs of wire \TRG_CNT:CounterUDB:ctrl_enable\[115] = \TRG_CNT:CounterUDB:control_7\[107]
Removing Lhs of wire \TRG_CNT:CounterUDB:capt_rising\[117] = zero[8]
Removing Lhs of wire \TRG_CNT:CounterUDB:capt_falling\[118] = \TRG_CNT:CounterUDB:prevCapture\[116]
Removing Lhs of wire \TRG_CNT:CounterUDB:reload\[121] = Net_322[122]
Removing Rhs of wire Net_322[122] = \TRIG_CNT_RST:control_out_0\[624]
Removing Rhs of wire Net_322[122] = \TRIG_CNT_RST:control_0\[647]
Removing Lhs of wire \TRG_CNT:CounterUDB:final_enable\[123] = \TRG_CNT:CounterUDB:control_7\[107]
Removing Rhs of wire \TRG_CNT:CounterUDB:status_0\[128] = \TRG_CNT:CounterUDB:cmp_out_status\[129]
Removing Rhs of wire \TRG_CNT:CounterUDB:status_1\[130] = \TRG_CNT:CounterUDB:per_zero\[131]
Removing Lhs of wire \TRG_CNT:CounterUDB:status_2\[132] = \TRG_CNT:CounterUDB:overflow_status\[125]
Removing Lhs of wire \TRG_CNT:CounterUDB:status_3\[133] = \TRG_CNT:CounterUDB:underflow_status\[126]
Removing Lhs of wire \TRG_CNT:CounterUDB:status_4\[134] = \TRG_CNT:CounterUDB:hwCapture\[120]
Removing Rhs of wire \TRG_CNT:CounterUDB:status_5\[135] = \TRG_CNT:CounterUDB:fifo_full\[136]
Removing Rhs of wire \TRG_CNT:CounterUDB:status_6\[137] = \TRG_CNT:CounterUDB:fifo_nempty\[138]
Removing Lhs of wire \TRG_CNT:CounterUDB:dp_dir\[141] = one[24]
Removing Rhs of wire \TRG_CNT:CounterUDB:cmp_out_i\[148] = \TRG_CNT:CounterUDB:cmp_less\[149]
Removing Lhs of wire \TRG_CNT:CounterUDB:cs_addr_2\[157] = one[24]
Removing Lhs of wire \TRG_CNT:CounterUDB:cs_addr_1\[158] = \TRG_CNT:CounterUDB:count_enable\[155]
Removing Lhs of wire \TRG_CNT:CounterUDB:cs_addr_0\[159] = Net_322[122]
Removing Rhs of wire Net_348[334] = \STAGE_TRIG:Net_49\[335]
Removing Rhs of wire Net_348[334] = \STAGE_TRIG:CounterUDB:tc_reg_i\[391]
Removing Lhs of wire \STAGE_TRIG:Net_89\[337] = one[24]
Removing Lhs of wire \STAGE_TRIG:CounterUDB:ctrl_capmode_1\[346] = zero[8]
Removing Lhs of wire \STAGE_TRIG:CounterUDB:ctrl_capmode_0\[347] = zero[8]
Removing Lhs of wire \STAGE_TRIG:CounterUDB:ctrl_enable\[359] = \STAGE_TRIG:CounterUDB:control_7\[351]
Removing Lhs of wire \STAGE_TRIG:CounterUDB:capt_rising\[361] = zero[8]
Removing Lhs of wire \STAGE_TRIG:CounterUDB:capt_falling\[362] = \STAGE_TRIG:CounterUDB:prevCapture\[360]
Removing Lhs of wire \STAGE_TRIG:CounterUDB:reload\[365] = Net_389[366]
Removing Rhs of wire Net_389[366] = \STAGE_REG:control_out_0\[577]
Removing Rhs of wire Net_389[366] = \STAGE_REG:control_0\[600]
Removing Lhs of wire \STAGE_TRIG:CounterUDB:final_enable\[367] = \STAGE_TRIG:CounterUDB:control_7\[351]
Removing Rhs of wire \STAGE_TRIG:CounterUDB:status_0\[372] = \STAGE_TRIG:CounterUDB:cmp_out_status\[373]
Removing Rhs of wire \STAGE_TRIG:CounterUDB:status_1\[374] = \STAGE_TRIG:CounterUDB:per_zero\[375]
Removing Lhs of wire \STAGE_TRIG:CounterUDB:status_2\[376] = \STAGE_TRIG:CounterUDB:overflow_status\[369]
Removing Lhs of wire \STAGE_TRIG:CounterUDB:status_3\[377] = \STAGE_TRIG:CounterUDB:underflow_status\[370]
Removing Lhs of wire \STAGE_TRIG:CounterUDB:status_4\[378] = \STAGE_TRIG:CounterUDB:hwCapture\[364]
Removing Rhs of wire \STAGE_TRIG:CounterUDB:status_5\[379] = \STAGE_TRIG:CounterUDB:fifo_full\[380]
Removing Rhs of wire \STAGE_TRIG:CounterUDB:status_6\[381] = \STAGE_TRIG:CounterUDB:fifo_nempty\[382]
Removing Lhs of wire \STAGE_TRIG:CounterUDB:dp_dir\[385] = one[24]
Removing Rhs of wire \STAGE_TRIG:CounterUDB:cmp_out_i\[392] = \STAGE_TRIG:CounterUDB:cmp_less\[393]
Removing Lhs of wire \STAGE_TRIG:CounterUDB:cs_addr_2\[400] = one[24]
Removing Lhs of wire \STAGE_TRIG:CounterUDB:cs_addr_1\[401] = \STAGE_TRIG:CounterUDB:count_enable\[398]
Removing Lhs of wire \STAGE_TRIG:CounterUDB:cs_addr_0\[402] = Net_389[366]
Removing Lhs of wire \STAGE_REG:clk\[575] = zero[8]
Removing Lhs of wire \STAGE_REG:rst\[576] = zero[8]
Removing Lhs of wire tmpOE__CAM1_TRIGG_net_0[602] = one[24]
Removing Lhs of wire tmpOE__SLM_Trigger_net_0[609] = one[24]
Removing Lhs of wire tmpOE__Stage_Trigger_net_0[616] = one[24]
Removing Lhs of wire \TRIG_CNT_RST:clk\[622] = zero[8]
Removing Lhs of wire \TRIG_CNT_RST:rst\[623] = zero[8]
Removing Rhs of wire Net_290[651] = \ENBL_TRIG_ISR:control_out_0\[656]
Removing Rhs of wire Net_290[651] = \ENBL_TRIG_ISR:control_0\[679]
Removing Rhs of wire SLM_WAIT_WIRE[652] = \SLM_WAIT:Net_49\[703]
Removing Rhs of wire SLM_WAIT_WIRE[652] = \SLM_WAIT:CounterUDB:tc_reg_i\[759]
Removing Lhs of wire \ENBL_TRIG_ISR:clk\[654] = zero[8]
Removing Lhs of wire \ENBL_TRIG_ISR:rst\[655] = zero[8]
Removing Lhs of wire tmpOE__LASER_561_net_0[685] = one[24]
Removing Rhs of wire Net_424[686] = \demux_1:tmp__demux_1_1_reg\[1490]
Removing Lhs of wire tmpOE__LASER_488_net_0[692] = one[24]
Removing Rhs of wire Net_423[693] = \demux_1:tmp__demux_1_0_reg\[1488]
Removing Lhs of wire \SLM_WAIT:Net_89\[705] = one[24]
Removing Lhs of wire \SLM_WAIT:CounterUDB:ctrl_capmode_1\[714] = zero[8]
Removing Lhs of wire \SLM_WAIT:CounterUDB:ctrl_capmode_0\[715] = zero[8]
Removing Lhs of wire \SLM_WAIT:CounterUDB:ctrl_enable\[727] = \SLM_WAIT:CounterUDB:control_7\[719]
Removing Lhs of wire \SLM_WAIT:CounterUDB:capt_rising\[729] = zero[8]
Removing Lhs of wire \SLM_WAIT:CounterUDB:capt_falling\[730] = \SLM_WAIT:CounterUDB:prevCapture\[728]
Removing Lhs of wire \SLM_WAIT:CounterUDB:reload\[733] = Net_254[734]
Removing Lhs of wire \SLM_WAIT:CounterUDB:final_enable\[735] = \SLM_WAIT:CounterUDB:control_7\[719]
Removing Rhs of wire \SLM_WAIT:CounterUDB:status_0\[740] = \SLM_WAIT:CounterUDB:cmp_out_status\[741]
Removing Rhs of wire \SLM_WAIT:CounterUDB:status_1\[742] = \SLM_WAIT:CounterUDB:per_zero\[743]
Removing Lhs of wire \SLM_WAIT:CounterUDB:status_2\[744] = \SLM_WAIT:CounterUDB:overflow_status\[737]
Removing Lhs of wire \SLM_WAIT:CounterUDB:status_3\[745] = \SLM_WAIT:CounterUDB:underflow_status\[738]
Removing Lhs of wire \SLM_WAIT:CounterUDB:status_4\[746] = \SLM_WAIT:CounterUDB:hwCapture\[732]
Removing Rhs of wire \SLM_WAIT:CounterUDB:status_5\[747] = \SLM_WAIT:CounterUDB:fifo_full\[748]
Removing Rhs of wire \SLM_WAIT:CounterUDB:status_6\[749] = \SLM_WAIT:CounterUDB:fifo_nempty\[750]
Removing Lhs of wire \SLM_WAIT:CounterUDB:dp_dir\[753] = one[24]
Removing Rhs of wire \SLM_WAIT:CounterUDB:cmp_out_i\[760] = \SLM_WAIT:CounterUDB:cmp_less\[761]
Removing Lhs of wire \SLM_WAIT:CounterUDB:cs_addr_2\[768] = one[24]
Removing Lhs of wire \SLM_WAIT:CounterUDB:cs_addr_1\[769] = \SLM_WAIT:CounterUDB:count_enable\[766]
Removing Lhs of wire \SLM_WAIT:CounterUDB:cs_addr_0\[770] = Net_254[734]
Removing Rhs of wire ACTIVATE[944] = \ACTIVATE_SLM:control_out_0\[1437]
Removing Rhs of wire ACTIVATE[944] = \ACTIVATE_SLM:control_0\[1460]
Removing Rhs of wire Net_268[947] = \BLANKING_DELAY:Net_49\[948]
Removing Rhs of wire Net_268[947] = \BLANKING_DELAY:CounterUDB:tc_reg_i\[1003]
Removing Lhs of wire \BLANKING_DELAY:Net_89\[950] = one[24]
Removing Lhs of wire \BLANKING_DELAY:CounterUDB:ctrl_capmode_1\[959] = zero[8]
Removing Lhs of wire \BLANKING_DELAY:CounterUDB:ctrl_capmode_0\[960] = zero[8]
Removing Lhs of wire \BLANKING_DELAY:CounterUDB:ctrl_enable\[972] = \BLANKING_DELAY:CounterUDB:control_7\[964]
Removing Lhs of wire \BLANKING_DELAY:CounterUDB:capt_rising\[974] = zero[8]
Removing Lhs of wire \BLANKING_DELAY:CounterUDB:capt_falling\[975] = \BLANKING_DELAY:CounterUDB:prevCapture\[973]
Removing Lhs of wire \BLANKING_DELAY:CounterUDB:reload\[978] = TRIG_CNT_TC[89]
Removing Lhs of wire \BLANKING_DELAY:CounterUDB:final_enable\[979] = \BLANKING_DELAY:CounterUDB:control_7\[964]
Removing Rhs of wire \BLANKING_DELAY:CounterUDB:status_0\[984] = \BLANKING_DELAY:CounterUDB:cmp_out_status\[985]
Removing Rhs of wire \BLANKING_DELAY:CounterUDB:status_1\[986] = \BLANKING_DELAY:CounterUDB:per_zero\[987]
Removing Lhs of wire \BLANKING_DELAY:CounterUDB:status_2\[988] = \BLANKING_DELAY:CounterUDB:overflow_status\[981]
Removing Lhs of wire \BLANKING_DELAY:CounterUDB:status_3\[989] = \BLANKING_DELAY:CounterUDB:underflow_status\[982]
Removing Lhs of wire \BLANKING_DELAY:CounterUDB:status_4\[990] = \BLANKING_DELAY:CounterUDB:hwCapture\[977]
Removing Rhs of wire \BLANKING_DELAY:CounterUDB:status_5\[991] = \BLANKING_DELAY:CounterUDB:fifo_full\[992]
Removing Rhs of wire \BLANKING_DELAY:CounterUDB:status_6\[993] = \BLANKING_DELAY:CounterUDB:fifo_nempty\[994]
Removing Lhs of wire \BLANKING_DELAY:CounterUDB:dp_dir\[997] = one[24]
Removing Rhs of wire \BLANKING_DELAY:CounterUDB:cmp_out_i\[1004] = \BLANKING_DELAY:CounterUDB:cmp_less\[1005]
Removing Lhs of wire \BLANKING_DELAY:CounterUDB:cs_addr_2\[1012] = one[24]
Removing Lhs of wire \BLANKING_DELAY:CounterUDB:cs_addr_1\[1013] = \BLANKING_DELAY:CounterUDB:count_enable\[1010]
Removing Lhs of wire \BLANKING_DELAY:CounterUDB:cs_addr_0\[1014] = TRIG_CNT_TC[89]
Removing Rhs of wire Net_400[1189] = \BLANK_TOGGLE:control_out_0\[1464]
Removing Rhs of wire Net_400[1189] = \BLANK_TOGGLE:control_0\[1487]
Removing Rhs of wire Net_306[1192] = \SLM_TRIG:Net_49\[1193]
Removing Rhs of wire Net_306[1192] = \SLM_TRIG:CounterUDB:tc_reg_i\[1249]
Removing Lhs of wire \SLM_TRIG:Net_89\[1195] = one[24]
Removing Lhs of wire \SLM_TRIG:CounterUDB:ctrl_capmode_1\[1204] = zero[8]
Removing Lhs of wire \SLM_TRIG:CounterUDB:ctrl_capmode_0\[1205] = zero[8]
Removing Lhs of wire \SLM_TRIG:CounterUDB:ctrl_enable\[1217] = \SLM_TRIG:CounterUDB:control_7\[1209]
Removing Lhs of wire \SLM_TRIG:CounterUDB:capt_rising\[1219] = zero[8]
Removing Lhs of wire \SLM_TRIG:CounterUDB:capt_falling\[1220] = \SLM_TRIG:CounterUDB:prevCapture\[1218]
Removing Lhs of wire \SLM_TRIG:CounterUDB:reload\[1223] = Net_257[1224]
Removing Lhs of wire \SLM_TRIG:CounterUDB:final_enable\[1225] = \SLM_TRIG:CounterUDB:control_7\[1209]
Removing Rhs of wire \SLM_TRIG:CounterUDB:status_0\[1230] = \SLM_TRIG:CounterUDB:cmp_out_status\[1231]
Removing Rhs of wire \SLM_TRIG:CounterUDB:status_1\[1232] = \SLM_TRIG:CounterUDB:per_zero\[1233]
Removing Lhs of wire \SLM_TRIG:CounterUDB:status_2\[1234] = \SLM_TRIG:CounterUDB:overflow_status\[1227]
Removing Lhs of wire \SLM_TRIG:CounterUDB:status_3\[1235] = \SLM_TRIG:CounterUDB:underflow_status\[1228]
Removing Lhs of wire \SLM_TRIG:CounterUDB:status_4\[1236] = \SLM_TRIG:CounterUDB:hwCapture\[1222]
Removing Rhs of wire \SLM_TRIG:CounterUDB:status_5\[1237] = \SLM_TRIG:CounterUDB:fifo_full\[1238]
Removing Rhs of wire \SLM_TRIG:CounterUDB:status_6\[1239] = \SLM_TRIG:CounterUDB:fifo_nempty\[1240]
Removing Lhs of wire \SLM_TRIG:CounterUDB:dp_dir\[1243] = one[24]
Removing Rhs of wire \SLM_TRIG:CounterUDB:cmp_out_i\[1250] = \SLM_TRIG:CounterUDB:cmp_less\[1251]
Removing Lhs of wire \SLM_TRIG:CounterUDB:cs_addr_2\[1258] = one[24]
Removing Lhs of wire \SLM_TRIG:CounterUDB:cs_addr_1\[1259] = \SLM_TRIG:CounterUDB:count_enable\[1256]
Removing Lhs of wire \SLM_TRIG:CounterUDB:cs_addr_0\[1260] = Net_257[1224]
Removing Rhs of wire Net_309[1434] = \demux_2:tmp__demux_2_0_reg\[1491]
Removing Lhs of wire \ACTIVATE_SLM:clk\[1435] = zero[8]
Removing Lhs of wire \ACTIVATE_SLM:rst\[1436] = zero[8]
Removing Rhs of wire Net_478[1461] = \STAGE_WAIT:Net_49\[1528]
Removing Rhs of wire Net_478[1461] = \STAGE_WAIT:CounterUDB:tc_reg_i\[1584]
Removing Lhs of wire \BLANK_TOGGLE:clk\[1462] = zero[8]
Removing Lhs of wire \BLANK_TOGGLE:rst\[1463] = zero[8]
Removing Rhs of wire CAM_SEL_WIRE[1489] = \CAM_SEL_REG:control_out_0\[1502]
Removing Rhs of wire CAM_SEL_WIRE[1489] = \CAM_SEL_REG:control_0\[1525]
Removing Rhs of wire Net_439[1493] = \demux_2:tmp__demux_2_1_reg\[1492]
Removing Lhs of wire tmpOE__CAM2_TRIGG_net_0[1495] = one[24]
Removing Lhs of wire \CAM_SEL_REG:clk\[1500] = zero[8]
Removing Lhs of wire \CAM_SEL_REG:rst\[1501] = zero[8]
Removing Lhs of wire \STAGE_WAIT:Net_89\[1530] = one[24]
Removing Lhs of wire \STAGE_WAIT:CounterUDB:ctrl_capmode_1\[1539] = zero[8]
Removing Lhs of wire \STAGE_WAIT:CounterUDB:ctrl_capmode_0\[1540] = zero[8]
Removing Lhs of wire \STAGE_WAIT:CounterUDB:ctrl_enable\[1552] = \STAGE_WAIT:CounterUDB:control_7\[1544]
Removing Lhs of wire \STAGE_WAIT:CounterUDB:capt_rising\[1554] = zero[8]
Removing Lhs of wire \STAGE_WAIT:CounterUDB:capt_falling\[1555] = \STAGE_WAIT:CounterUDB:prevCapture\[1553]
Removing Lhs of wire \STAGE_WAIT:CounterUDB:reload\[1558] = Net_473[1559]
Removing Lhs of wire \STAGE_WAIT:CounterUDB:final_enable\[1560] = \STAGE_WAIT:CounterUDB:control_7\[1544]
Removing Rhs of wire \STAGE_WAIT:CounterUDB:status_0\[1565] = \STAGE_WAIT:CounterUDB:cmp_out_status\[1566]
Removing Rhs of wire \STAGE_WAIT:CounterUDB:status_1\[1567] = \STAGE_WAIT:CounterUDB:per_zero\[1568]
Removing Lhs of wire \STAGE_WAIT:CounterUDB:status_2\[1569] = \STAGE_WAIT:CounterUDB:overflow_status\[1562]
Removing Lhs of wire \STAGE_WAIT:CounterUDB:status_3\[1570] = \STAGE_WAIT:CounterUDB:underflow_status\[1563]
Removing Lhs of wire \STAGE_WAIT:CounterUDB:status_4\[1571] = \STAGE_WAIT:CounterUDB:hwCapture\[1557]
Removing Rhs of wire \STAGE_WAIT:CounterUDB:status_5\[1572] = \STAGE_WAIT:CounterUDB:fifo_full\[1573]
Removing Rhs of wire \STAGE_WAIT:CounterUDB:status_6\[1574] = \STAGE_WAIT:CounterUDB:fifo_nempty\[1575]
Removing Lhs of wire \STAGE_WAIT:CounterUDB:dp_dir\[1578] = one[24]
Removing Rhs of wire \STAGE_WAIT:CounterUDB:cmp_out_i\[1585] = \STAGE_WAIT:CounterUDB:cmp_less\[1586]
Removing Lhs of wire \STAGE_WAIT:CounterUDB:cs_addr_2\[1593] = one[24]
Removing Lhs of wire \STAGE_WAIT:CounterUDB:cs_addr_1\[1594] = \STAGE_WAIT:CounterUDB:count_enable\[1591]
Removing Lhs of wire \STAGE_WAIT:CounterUDB:cs_addr_0\[1595] = Net_473[1559]
Removing Lhs of wire \TRG_CNT:CounterUDB:prevCapture\\D\[1768] = zero[8]
Removing Lhs of wire \TRG_CNT:CounterUDB:overflow_reg_i\\D\[1770] = \TRG_CNT:CounterUDB:overflow\[140]
Removing Lhs of wire \TRG_CNT:CounterUDB:underflow_reg_i\\D\[1771] = \TRG_CNT:CounterUDB:underflow\[143]
Removing Lhs of wire \TRG_CNT:CounterUDB:tc_reg_i\\D\[1772] = \TRG_CNT:CounterUDB:tc_i\[146]
Removing Lhs of wire \TRG_CNT:CounterUDB:prevCompare\\D\[1773] = \TRG_CNT:CounterUDB:cmp_out_i\[148]
Removing Lhs of wire \TRG_CNT:CounterUDB:cmp_out_reg_i\\D\[1774] = \TRG_CNT:CounterUDB:cmp_out_i\[148]
Removing Lhs of wire \TRG_CNT:CounterUDB:count_stored_i\\D\[1775] = CLOCK_3_WIRE[154]
Removing Lhs of wire \STAGE_TRIG:CounterUDB:prevCapture\\D\[1776] = zero[8]
Removing Lhs of wire \STAGE_TRIG:CounterUDB:overflow_reg_i\\D\[1778] = \STAGE_TRIG:CounterUDB:overflow\[384]
Removing Lhs of wire \STAGE_TRIG:CounterUDB:underflow_reg_i\\D\[1779] = \STAGE_TRIG:CounterUDB:underflow\[387]
Removing Lhs of wire \STAGE_TRIG:CounterUDB:tc_reg_i\\D\[1780] = \STAGE_TRIG:CounterUDB:tc_i\[390]
Removing Lhs of wire \STAGE_TRIG:CounterUDB:prevCompare\\D\[1781] = \STAGE_TRIG:CounterUDB:cmp_out_i\[392]
Removing Lhs of wire \STAGE_TRIG:CounterUDB:cmp_out_reg_i\\D\[1782] = \STAGE_TRIG:CounterUDB:cmp_out_i\[392]
Removing Lhs of wire \STAGE_TRIG:CounterUDB:count_stored_i\\D\[1783] = CLOCK_3_WIRE[154]
Removing Lhs of wire \SLM_WAIT:CounterUDB:prevCapture\\D\[1784] = zero[8]
Removing Lhs of wire \SLM_WAIT:CounterUDB:overflow_reg_i\\D\[1786] = \SLM_WAIT:CounterUDB:overflow\[752]
Removing Lhs of wire \SLM_WAIT:CounterUDB:underflow_reg_i\\D\[1787] = \SLM_WAIT:CounterUDB:underflow\[755]
Removing Lhs of wire \SLM_WAIT:CounterUDB:tc_reg_i\\D\[1788] = \SLM_WAIT:CounterUDB:tc_i\[758]
Removing Lhs of wire \SLM_WAIT:CounterUDB:prevCompare\\D\[1789] = \SLM_WAIT:CounterUDB:cmp_out_i\[760]
Removing Lhs of wire \SLM_WAIT:CounterUDB:cmp_out_reg_i\\D\[1790] = \SLM_WAIT:CounterUDB:cmp_out_i\[760]
Removing Lhs of wire \SLM_WAIT:CounterUDB:count_stored_i\\D\[1791] = Net_246[700]
Removing Lhs of wire \BLANKING_DELAY:CounterUDB:prevCapture\\D\[1792] = zero[8]
Removing Lhs of wire \BLANKING_DELAY:CounterUDB:overflow_reg_i\\D\[1794] = \BLANKING_DELAY:CounterUDB:overflow\[996]
Removing Lhs of wire \BLANKING_DELAY:CounterUDB:underflow_reg_i\\D\[1795] = \BLANKING_DELAY:CounterUDB:underflow\[999]
Removing Lhs of wire \BLANKING_DELAY:CounterUDB:tc_reg_i\\D\[1796] = \BLANKING_DELAY:CounterUDB:tc_i\[1002]
Removing Lhs of wire \BLANKING_DELAY:CounterUDB:prevCompare\\D\[1797] = \BLANKING_DELAY:CounterUDB:cmp_out_i\[1004]
Removing Lhs of wire \BLANKING_DELAY:CounterUDB:cmp_out_reg_i\\D\[1798] = \BLANKING_DELAY:CounterUDB:cmp_out_i\[1004]
Removing Lhs of wire \BLANKING_DELAY:CounterUDB:count_stored_i\\D\[1799] = CLOCK_3_WIRE[154]
Removing Lhs of wire \SLM_TRIG:CounterUDB:prevCapture\\D\[1800] = zero[8]
Removing Lhs of wire \SLM_TRIG:CounterUDB:overflow_reg_i\\D\[1802] = \SLM_TRIG:CounterUDB:overflow\[1242]
Removing Lhs of wire \SLM_TRIG:CounterUDB:underflow_reg_i\\D\[1803] = \SLM_TRIG:CounterUDB:underflow\[1245]
Removing Lhs of wire \SLM_TRIG:CounterUDB:tc_reg_i\\D\[1804] = \SLM_TRIG:CounterUDB:tc_i\[1248]
Removing Lhs of wire \SLM_TRIG:CounterUDB:prevCompare\\D\[1805] = \SLM_TRIG:CounterUDB:cmp_out_i\[1250]
Removing Lhs of wire \SLM_TRIG:CounterUDB:cmp_out_reg_i\\D\[1806] = \SLM_TRIG:CounterUDB:cmp_out_i\[1250]
Removing Lhs of wire \SLM_TRIG:CounterUDB:count_stored_i\\D\[1807] = Net_246[700]
Removing Lhs of wire \STAGE_WAIT:CounterUDB:prevCapture\\D\[1808] = zero[8]
Removing Lhs of wire \STAGE_WAIT:CounterUDB:overflow_reg_i\\D\[1810] = \STAGE_WAIT:CounterUDB:overflow\[1577]
Removing Lhs of wire \STAGE_WAIT:CounterUDB:underflow_reg_i\\D\[1811] = \STAGE_WAIT:CounterUDB:underflow\[1580]
Removing Lhs of wire \STAGE_WAIT:CounterUDB:tc_reg_i\\D\[1812] = \STAGE_WAIT:CounterUDB:tc_i\[1583]
Removing Lhs of wire \STAGE_WAIT:CounterUDB:prevCompare\\D\[1813] = \STAGE_WAIT:CounterUDB:cmp_out_i\[1585]
Removing Lhs of wire \STAGE_WAIT:CounterUDB:cmp_out_reg_i\\D\[1814] = \STAGE_WAIT:CounterUDB:cmp_out_i\[1585]
Removing Lhs of wire \STAGE_WAIT:CounterUDB:count_stored_i\\D\[1815] = CLOCK_3_WIRE[154]

------------------------------------------------------
Aliased 0 equations, 217 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'one' (cost = 0):
one <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\TRG_CNT:CounterUDB:capt_either_edge\' (cost = 0):
\TRG_CNT:CounterUDB:capt_either_edge\ <= (\TRG_CNT:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\TRG_CNT:CounterUDB:overflow\' (cost = 0):
\TRG_CNT:CounterUDB:overflow\ <= (\TRG_CNT:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\TRG_CNT:CounterUDB:underflow\' (cost = 0):
\TRG_CNT:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\TRG_CNT:CounterUDB:counter_enable\' (cost = 1):
\TRG_CNT:CounterUDB:counter_enable\ <= ((not \TRG_CNT:CounterUDB:disable_run_i\ and \TRG_CNT:CounterUDB:control_7\));

Note:  Expanding virtual equation for '\STAGE_TRIG:CounterUDB:capt_either_edge\' (cost = 0):
\STAGE_TRIG:CounterUDB:capt_either_edge\ <= (\STAGE_TRIG:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\STAGE_TRIG:CounterUDB:overflow\' (cost = 0):
\STAGE_TRIG:CounterUDB:overflow\ <= (\STAGE_TRIG:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\STAGE_TRIG:CounterUDB:underflow\' (cost = 0):
\STAGE_TRIG:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\STAGE_TRIG:CounterUDB:counter_enable\' (cost = 1):
\STAGE_TRIG:CounterUDB:counter_enable\ <= ((not \STAGE_TRIG:CounterUDB:disable_run_i\ and \STAGE_TRIG:CounterUDB:control_7\));

Note:  Expanding virtual equation for 'Net_314' (cost = 0):
Net_314 <= (not Net_306);

Note:  Expanding virtual equation for 'STAGE_T' (cost = 0):
STAGE_T <= (not Net_348);

Note:  Expanding virtual equation for 'CAM_TRIG_WIRE' (cost = 0):
CAM_TRIG_WIRE <= (not TRIG_CNT_TC);

Note:  Expanding virtual equation for 'Net_396' (cost = 1):
Net_396 <= ((Net_306 and Net_478));

Note:  Expanding virtual equation for '\SLM_WAIT:CounterUDB:capt_either_edge\' (cost = 0):
\SLM_WAIT:CounterUDB:capt_either_edge\ <= (\SLM_WAIT:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\SLM_WAIT:CounterUDB:overflow\' (cost = 0):
\SLM_WAIT:CounterUDB:overflow\ <= (\SLM_WAIT:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\SLM_WAIT:CounterUDB:underflow\' (cost = 0):
\SLM_WAIT:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\SLM_WAIT:CounterUDB:counter_enable\' (cost = 1):
\SLM_WAIT:CounterUDB:counter_enable\ <= ((not \SLM_WAIT:CounterUDB:disable_run_i\ and \SLM_WAIT:CounterUDB:control_7\));

Note:  Expanding virtual equation for '\BLANKING_DELAY:CounterUDB:capt_either_edge\' (cost = 0):
\BLANKING_DELAY:CounterUDB:capt_either_edge\ <= (\BLANKING_DELAY:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\BLANKING_DELAY:CounterUDB:overflow\' (cost = 0):
\BLANKING_DELAY:CounterUDB:overflow\ <= (\BLANKING_DELAY:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\BLANKING_DELAY:CounterUDB:underflow\' (cost = 0):
\BLANKING_DELAY:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLANKING_DELAY:CounterUDB:counter_enable\' (cost = 1):
\BLANKING_DELAY:CounterUDB:counter_enable\ <= ((not \BLANKING_DELAY:CounterUDB:disable_run_i\ and \BLANKING_DELAY:CounterUDB:control_7\));

Note:  Expanding virtual equation for 'Net_401' (cost = 1):
Net_401 <= ((not TRIG_CNT_TC and Net_268));

Note:  Expanding virtual equation for '\SLM_TRIG:CounterUDB:capt_either_edge\' (cost = 0):
\SLM_TRIG:CounterUDB:capt_either_edge\ <= (\SLM_TRIG:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for 'Net_257' (cost = 3):
Net_257 <= (ACTIVATE
	OR not TRIG_CNT_TC);

Note:  Expanding virtual equation for '\SLM_TRIG:CounterUDB:overflow\' (cost = 0):
\SLM_TRIG:CounterUDB:overflow\ <= (\SLM_TRIG:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\SLM_TRIG:CounterUDB:underflow\' (cost = 0):
\SLM_TRIG:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\SLM_TRIG:CounterUDB:counter_enable\' (cost = 1):
\SLM_TRIG:CounterUDB:counter_enable\ <= ((not \SLM_TRIG:CounterUDB:disable_run_i\ and \SLM_TRIG:CounterUDB:control_7\));

Note:  Expanding virtual equation for '\STAGE_WAIT:CounterUDB:capt_either_edge\' (cost = 0):
\STAGE_WAIT:CounterUDB:capt_either_edge\ <= (\STAGE_WAIT:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for 'Net_473' (cost = 3):
Net_473 <= (ACTIVATE
	OR not Net_348);

Note:  Expanding virtual equation for '\STAGE_WAIT:CounterUDB:overflow\' (cost = 0):
\STAGE_WAIT:CounterUDB:overflow\ <= (\STAGE_WAIT:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\STAGE_WAIT:CounterUDB:underflow\' (cost = 0):
\STAGE_WAIT:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\STAGE_WAIT:CounterUDB:counter_enable\' (cost = 1):
\STAGE_WAIT:CounterUDB:counter_enable\ <= ((not \STAGE_WAIT:CounterUDB:disable_run_i\ and \STAGE_WAIT:CounterUDB:control_7\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\TRG_CNT:CounterUDB:overflow_status\' (cost = 1):
\TRG_CNT:CounterUDB:overflow_status\ <= ((not \TRG_CNT:CounterUDB:overflow_reg_i\ and \TRG_CNT:CounterUDB:per_equal\));

Note:  Expanding virtual equation for '\TRG_CNT:CounterUDB:underflow_status\' (cost = 0):
\TRG_CNT:CounterUDB:underflow_status\ <=  ('0') ;

Note:  Expanding virtual equation for '\STAGE_TRIG:CounterUDB:overflow_status\' (cost = 1):
\STAGE_TRIG:CounterUDB:overflow_status\ <= ((not \STAGE_TRIG:CounterUDB:overflow_reg_i\ and \STAGE_TRIG:CounterUDB:per_equal\));

Note:  Expanding virtual equation for '\STAGE_TRIG:CounterUDB:underflow_status\' (cost = 0):
\STAGE_TRIG:CounterUDB:underflow_status\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_309' (cost = 2):
Net_309 <= ((not TRIG_CNT_TC and not CAM_SEL_WIRE));

Note:  Expanding virtual equation for 'SLM_TRIG_WIRE' (cost = 1):
SLM_TRIG_WIRE <= ((not Net_306 and TRIG_CNT_TC));

Note:  Expanding virtual equation for 'Net_430' (cost = 4):
Net_430 <= (Net_400
	OR (not TRIG_CNT_TC and Net_268));

Note:  Expanding virtual equation for 'Net_254' (cost = 6):
Net_254 <= (ACTIVATE
	OR (not Net_306 and TRIG_CNT_TC));

Note:  Expanding virtual equation for '\SLM_WAIT:CounterUDB:overflow_status\' (cost = 2):
\SLM_WAIT:CounterUDB:overflow_status\ <= ((not \SLM_WAIT:CounterUDB:overflow_reg_i\ and \SLM_WAIT:CounterUDB:per_equal\));

Note:  Expanding virtual equation for '\SLM_WAIT:CounterUDB:underflow_status\' (cost = 0):
\SLM_WAIT:CounterUDB:underflow_status\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLANKING_DELAY:CounterUDB:overflow_status\' (cost = 1):
\BLANKING_DELAY:CounterUDB:overflow_status\ <= ((not \BLANKING_DELAY:CounterUDB:overflow_reg_i\ and \BLANKING_DELAY:CounterUDB:per_equal\));

Note:  Expanding virtual equation for '\BLANKING_DELAY:CounterUDB:underflow_status\' (cost = 0):
\BLANKING_DELAY:CounterUDB:underflow_status\ <=  ('0') ;

Note:  Expanding virtual equation for '\SLM_TRIG:CounterUDB:overflow_status\' (cost = 1):
\SLM_TRIG:CounterUDB:overflow_status\ <= ((not \SLM_TRIG:CounterUDB:overflow_reg_i\ and \SLM_TRIG:CounterUDB:per_equal\));

Note:  Expanding virtual equation for '\SLM_TRIG:CounterUDB:underflow_status\' (cost = 0):
\SLM_TRIG:CounterUDB:underflow_status\ <=  ('0') ;

Note:  Expanding virtual equation for '\STAGE_WAIT:CounterUDB:overflow_status\' (cost = 1):
\STAGE_WAIT:CounterUDB:overflow_status\ <= ((not \STAGE_WAIT:CounterUDB:overflow_reg_i\ and \STAGE_WAIT:CounterUDB:per_equal\));

Note:  Expanding virtual equation for '\STAGE_WAIT:CounterUDB:underflow_status\' (cost = 0):
\STAGE_WAIT:CounterUDB:underflow_status\ <=  ('0') ;


Substituting virtuals - pass 3:


----------------------------------------------------------
Circuit simplification results:

	Expanded 49 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \TRG_CNT:CounterUDB:hwCapture\ to zero
Aliasing \TRG_CNT:CounterUDB:underflow_status\ to zero
Aliasing \TRG_CNT:CounterUDB:underflow\ to zero
Aliasing \STAGE_TRIG:CounterUDB:hwCapture\ to zero
Aliasing \STAGE_TRIG:CounterUDB:underflow_status\ to zero
Aliasing \STAGE_TRIG:CounterUDB:underflow\ to zero
Aliasing \SLM_WAIT:CounterUDB:hwCapture\ to zero
Aliasing \SLM_WAIT:CounterUDB:underflow_status\ to zero
Aliasing \SLM_WAIT:CounterUDB:underflow\ to zero
Aliasing \BLANKING_DELAY:CounterUDB:hwCapture\ to zero
Aliasing \BLANKING_DELAY:CounterUDB:underflow_status\ to zero
Aliasing \BLANKING_DELAY:CounterUDB:underflow\ to zero
Aliasing \SLM_TRIG:CounterUDB:hwCapture\ to zero
Aliasing \SLM_TRIG:CounterUDB:underflow_status\ to zero
Aliasing \SLM_TRIG:CounterUDB:underflow\ to zero
Aliasing \STAGE_WAIT:CounterUDB:hwCapture\ to zero
Aliasing \STAGE_WAIT:CounterUDB:underflow_status\ to zero
Aliasing \STAGE_WAIT:CounterUDB:underflow\ to zero
Removing Lhs of wire \TRG_CNT:CounterUDB:hwCapture\[120] = zero[8]
Removing Lhs of wire \TRG_CNT:CounterUDB:underflow_status\[126] = zero[8]
Removing Lhs of wire \TRG_CNT:CounterUDB:underflow\[143] = zero[8]
Removing Lhs of wire \TRG_CNT:CounterUDB:tc_i\[146] = \TRG_CNT:CounterUDB:per_equal\[142]
Removing Lhs of wire \STAGE_TRIG:CounterUDB:hwCapture\[364] = zero[8]
Removing Lhs of wire \STAGE_TRIG:CounterUDB:underflow_status\[370] = zero[8]
Removing Lhs of wire \STAGE_TRIG:CounterUDB:underflow\[387] = zero[8]
Removing Lhs of wire \STAGE_TRIG:CounterUDB:tc_i\[390] = \STAGE_TRIG:CounterUDB:per_equal\[386]
Removing Lhs of wire \SLM_WAIT:CounterUDB:hwCapture\[732] = zero[8]
Removing Lhs of wire \SLM_WAIT:CounterUDB:underflow_status\[738] = zero[8]
Removing Lhs of wire \SLM_WAIT:CounterUDB:underflow\[755] = zero[8]
Removing Lhs of wire \SLM_WAIT:CounterUDB:tc_i\[758] = \SLM_WAIT:CounterUDB:per_equal\[754]
Removing Lhs of wire \BLANKING_DELAY:CounterUDB:hwCapture\[977] = zero[8]
Removing Lhs of wire \BLANKING_DELAY:CounterUDB:underflow_status\[982] = zero[8]
Removing Lhs of wire \BLANKING_DELAY:CounterUDB:underflow\[999] = zero[8]
Removing Lhs of wire \BLANKING_DELAY:CounterUDB:tc_i\[1002] = \BLANKING_DELAY:CounterUDB:per_equal\[998]
Removing Lhs of wire \SLM_TRIG:CounterUDB:hwCapture\[1222] = zero[8]
Removing Lhs of wire \SLM_TRIG:CounterUDB:underflow_status\[1228] = zero[8]
Removing Lhs of wire \SLM_TRIG:CounterUDB:underflow\[1245] = zero[8]
Removing Lhs of wire \SLM_TRIG:CounterUDB:tc_i\[1248] = \SLM_TRIG:CounterUDB:per_equal\[1244]
Removing Lhs of wire \STAGE_WAIT:CounterUDB:hwCapture\[1557] = zero[8]
Removing Lhs of wire \STAGE_WAIT:CounterUDB:underflow_status\[1563] = zero[8]
Removing Lhs of wire \STAGE_WAIT:CounterUDB:underflow\[1580] = zero[8]
Removing Lhs of wire \STAGE_WAIT:CounterUDB:tc_i\[1583] = \STAGE_WAIT:CounterUDB:per_equal\[1579]

------------------------------------------------------
Aliased 0 equations, 24 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\AdoptedOptics\Documents\GIT\SLM_Psoc\SLM UART magic\UART SLM.cydsn\UART SLM.cyprj" -dcpsoc3 "UART SLM.v" -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.193ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Wednesday, 03 August 2022 11:46:41
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\AdoptedOptics\Documents\GIT\SLM_Psoc\SLM UART magic\UART SLM.cydsn\UART SLM.cyprj -d CY8C5888LTI-LP097 UART SLM.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \TRG_CNT:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \TRG_CNT:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \STAGE_TRIG:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \STAGE_TRIG:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \SLM_WAIT:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \SLM_WAIT:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \BLANKING_DELAY:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \BLANKING_DELAY:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \SLM_TRIG:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \SLM_TRIG:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \STAGE_WAIT:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \STAGE_WAIT:CounterUDB:underflow_reg_i\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=14, Signal=Net_249
    Digital Clock 1: Automatic-assigning  clock 'Clock_3'. Fanout=1, Signal=Net_127
    Digital Clock 2: Automatic-assigning  clock 'Clock_5'. Fanout=1, Signal=Net_233
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \TRG_CNT:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \TRG_CNT:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \STAGE_TRIG:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \STAGE_TRIG:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \SLM_WAIT:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \SLM_WAIT:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \BLANKING_DELAY:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \BLANKING_DELAY:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \SLM_TRIG:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \SLM_TRIG:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \STAGE_WAIT:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \STAGE_WAIT:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 2 pin(s) will be assigned a location by the fitter: \USBUART:Dm(0)\, \USBUART:Dp(0)\


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing Net_478, Duplicate of \STAGE_WAIT:CounterUDB:overflow_reg_i\ 
    MacroCell: Name=Net_478, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_249) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \STAGE_WAIT:CounterUDB:per_equal\
        );
        Output = Net_478 (fanout=1)

    Removing \SLM_TRIG:CounterUDB:count_stored_i\, Duplicate of \SLM_WAIT:CounterUDB:count_stored_i\ 
    MacroCell: Name=\SLM_TRIG:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_249) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_246
        );
        Output = \SLM_TRIG:CounterUDB:count_stored_i\ (fanout=1)

    Removing Net_306, Duplicate of \SLM_TRIG:CounterUDB:overflow_reg_i\ 
    MacroCell: Name=Net_306, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_249) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SLM_TRIG:CounterUDB:per_equal\
        );
        Output = Net_306 (fanout=4)

    Removing Net_268, Duplicate of \BLANKING_DELAY:CounterUDB:overflow_reg_i\ 
    MacroCell: Name=Net_268, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_249) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BLANKING_DELAY:CounterUDB:per_equal\
        );
        Output = Net_268 (fanout=2)

    Removing SLM_WAIT_WIRE, Duplicate of \SLM_WAIT:CounterUDB:overflow_reg_i\ 
    MacroCell: Name=SLM_WAIT_WIRE, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_249) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SLM_WAIT:CounterUDB:per_equal\
        );
        Output = SLM_WAIT_WIRE (fanout=1)

    Removing \STAGE_WAIT:CounterUDB:count_stored_i\, Duplicate of \TRG_CNT:CounterUDB:count_stored_i\ 
    MacroCell: Name=\STAGE_WAIT:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_249) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              CLOCK_3_WIRE
        );
        Output = \STAGE_WAIT:CounterUDB:count_stored_i\ (fanout=1)

    Removing \BLANKING_DELAY:CounterUDB:count_stored_i\, Duplicate of \TRG_CNT:CounterUDB:count_stored_i\ 
    MacroCell: Name=\BLANKING_DELAY:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_249) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              CLOCK_3_WIRE
        );
        Output = \BLANKING_DELAY:CounterUDB:count_stored_i\ (fanout=1)

    Removing \STAGE_TRIG:CounterUDB:count_stored_i\, Duplicate of \TRG_CNT:CounterUDB:count_stored_i\ 
    MacroCell: Name=\STAGE_TRIG:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_249) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              CLOCK_3_WIRE
        );
        Output = \STAGE_TRIG:CounterUDB:count_stored_i\ (fanout=1)

    Removing Net_348, Duplicate of \STAGE_TRIG:CounterUDB:overflow_reg_i\ 
    MacroCell: Name=Net_348, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_249) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \STAGE_TRIG:CounterUDB:per_equal\
        );
        Output = Net_348 (fanout=3)

    Removing TRIG_CNT_TC, Duplicate of \TRG_CNT:CounterUDB:overflow_reg_i\ 
    MacroCell: Name=TRIG_CNT_TC, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_249) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TRG_CNT:CounterUDB:per_equal\
        );
        Output = TRIG_CNT_TC (fanout=16)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = \LCD_Char:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char:LCDPort(0)\__PA ,
            pad => \LCD_Char:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Char:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char:LCDPort(1)\__PA ,
            pad => \LCD_Char:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Char:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char:LCDPort(2)\__PA ,
            pad => \LCD_Char:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Char:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char:LCDPort(3)\__PA ,
            pad => \LCD_Char:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Char:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char:LCDPort(4)\__PA ,
            pad => \LCD_Char:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Char:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char:LCDPort(5)\__PA ,
            pad => \LCD_Char:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD_Char:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD_Char:LCDPort(6)\__PA ,
            pad => \LCD_Char:LCDPort(6)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \USBUART:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dm(0)\__PA ,
            analog_term => \USBUART:Net_597\ ,
            pad => \USBUART:Dm(0)_PAD\ );

    Pin : Name = \USBUART:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USBUART:Dp(0)\__PA ,
            analog_term => \USBUART:Net_1000\ ,
            pad => \USBUART:Dp(0)_PAD\ );

    Pin : Name = CAM1_TRIGG(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CAM1_TRIGG(0)__PA ,
            pin_input => Net_464 ,
            pad => CAM1_TRIGG(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SLM_Trigger(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SLM_Trigger(0)__PA ,
            pin_input => SLM_TRIG_WIRE ,
            pad => SLM_Trigger(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Stage_Trigger(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Stage_Trigger(0)__PA ,
            pin_input => STAGE_T ,
            pad => Stage_Trigger(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LASER_561(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LASER_561(0)__PA ,
            pin_input => Net_424 ,
            pad => LASER_561(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LASER_488(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LASER_488(0)__PA ,
            pin_input => Net_423 ,
            pad => LASER_488(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CAM2_TRIGG(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CAM2_TRIGG(0)__PA ,
            pin_input => Net_439 ,
            pad => CAM2_TRIGG(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\TRG_CNT:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TRG_CNT:CounterUDB:cmp_out_i\ * 
              !\TRG_CNT:CounterUDB:prevCompare\
        );
        Output = \TRG_CNT:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\TRG_CNT:CounterUDB:overflow_status\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TRG_CNT:CounterUDB:per_equal\ * 
              !\TRG_CNT:CounterUDB:overflow_reg_i\
        );
        Output = \TRG_CNT:CounterUDB:overflow_status\ (fanout=1)

    MacroCell: Name=\TRG_CNT:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TRG_CNT:CounterUDB:control_7\ * 
              !\TRG_CNT:CounterUDB:disable_run_i\ * 
              !\TRG_CNT:CounterUDB:count_stored_i\ * CLOCK_3_WIRE
        );
        Output = \TRG_CNT:CounterUDB:count_enable\ (fanout=4)

    MacroCell: Name=\STAGE_TRIG:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \STAGE_TRIG:CounterUDB:cmp_out_i\ * 
              !\STAGE_TRIG:CounterUDB:prevCompare\
        );
        Output = \STAGE_TRIG:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\STAGE_TRIG:CounterUDB:overflow_status\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \STAGE_TRIG:CounterUDB:per_equal\ * 
              !\STAGE_TRIG:CounterUDB:overflow_reg_i\
        );
        Output = \STAGE_TRIG:CounterUDB:overflow_status\ (fanout=1)

    MacroCell: Name=\STAGE_TRIG:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\TRG_CNT:CounterUDB:count_stored_i\ * CLOCK_3_WIRE * 
              \STAGE_TRIG:CounterUDB:control_7\ * 
              !\STAGE_TRIG:CounterUDB:disable_run_i\
        );
        Output = \STAGE_TRIG:CounterUDB:count_enable\ (fanout=4)

    MacroCell: Name=Net_355, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TRG_CNT:CounterUDB:overflow_reg_i\ * Net_290 * 
              \SLM_WAIT:CounterUDB:overflow_reg_i\ * 
              \SLM_TRIG:CounterUDB:overflow_reg_i\ * 
              \STAGE_WAIT:CounterUDB:overflow_reg_i\
        );
        Output = Net_355 (fanout=1)

    MacroCell: Name=\SLM_WAIT:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SLM_WAIT:CounterUDB:cmp_out_i\ * 
              !\SLM_WAIT:CounterUDB:prevCompare\
        );
        Output = \SLM_WAIT:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\SLM_WAIT:CounterUDB:overflow_status\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SLM_WAIT:CounterUDB:per_equal\ * 
              !\SLM_WAIT:CounterUDB:overflow_reg_i\
        );
        Output = \SLM_WAIT:CounterUDB:overflow_status\ (fanout=1)

    MacroCell: Name=\SLM_WAIT:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_246 * \SLM_WAIT:CounterUDB:control_7\ * 
              !\SLM_WAIT:CounterUDB:disable_run_i\ * 
              !\SLM_WAIT:CounterUDB:count_stored_i\
        );
        Output = \SLM_WAIT:CounterUDB:count_enable\ (fanout=4)

    MacroCell: Name=Net_254, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \TRG_CNT:CounterUDB:overflow_reg_i\ * 
              !\SLM_TRIG:CounterUDB:overflow_reg_i\
            + ACTIVATE
        );
        Output = Net_254 (fanout=5)

    MacroCell: Name=\BLANKING_DELAY:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BLANKING_DELAY:CounterUDB:cmp_out_i\ * 
              !\BLANKING_DELAY:CounterUDB:prevCompare\
        );
        Output = \BLANKING_DELAY:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\BLANKING_DELAY:CounterUDB:overflow_status\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BLANKING_DELAY:CounterUDB:per_equal\ * 
              !\BLANKING_DELAY:CounterUDB:overflow_reg_i\
        );
        Output = \BLANKING_DELAY:CounterUDB:overflow_status\ (fanout=1)

    MacroCell: Name=\BLANKING_DELAY:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\TRG_CNT:CounterUDB:count_stored_i\ * CLOCK_3_WIRE * 
              \BLANKING_DELAY:CounterUDB:control_7\ * 
              !\BLANKING_DELAY:CounterUDB:disable_run_i\
        );
        Output = \BLANKING_DELAY:CounterUDB:count_enable\ (fanout=4)

    MacroCell: Name=STAGE_T, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\STAGE_TRIG:CounterUDB:overflow_reg_i\
        );
        Output = STAGE_T (fanout=1)

    MacroCell: Name=\SLM_TRIG:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SLM_TRIG:CounterUDB:cmp_out_i\ * 
              !\SLM_TRIG:CounterUDB:prevCompare\
        );
        Output = \SLM_TRIG:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\SLM_TRIG:CounterUDB:overflow_status\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SLM_TRIG:CounterUDB:per_equal\ * 
              !\SLM_TRIG:CounterUDB:overflow_reg_i\
        );
        Output = \SLM_TRIG:CounterUDB:overflow_status\ (fanout=1)

    MacroCell: Name=\SLM_TRIG:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_246 * !\SLM_WAIT:CounterUDB:count_stored_i\ * 
              \SLM_TRIG:CounterUDB:control_7\ * 
              !\SLM_TRIG:CounterUDB:disable_run_i\
        );
        Output = \SLM_TRIG:CounterUDB:count_enable\ (fanout=4)

    MacroCell: Name=Net_257, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \TRG_CNT:CounterUDB:overflow_reg_i\ * !ACTIVATE
        );
        Output = Net_257 (fanout=5)

    MacroCell: Name=SLM_TRIG_WIRE, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TRG_CNT:CounterUDB:overflow_reg_i\ * 
              !\SLM_TRIG:CounterUDB:overflow_reg_i\
        );
        Output = SLM_TRIG_WIRE (fanout=1)

    MacroCell: Name=Net_464, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\TRG_CNT:CounterUDB:overflow_reg_i\ * !CAM_SEL_WIRE
        );
        Output = Net_464 (fanout=1)

    MacroCell: Name=Net_423, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\TRG_CNT:CounterUDB:overflow_reg_i\ * 
              \BLANKING_DELAY:CounterUDB:overflow_reg_i\ * !CAM_SEL_WIRE
            + Net_400 * !CAM_SEL_WIRE
        );
        Output = Net_423 (fanout=1)

    MacroCell: Name=Net_424, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\TRG_CNT:CounterUDB:overflow_reg_i\ * 
              \BLANKING_DELAY:CounterUDB:overflow_reg_i\ * CAM_SEL_WIRE
            + Net_400 * CAM_SEL_WIRE
        );
        Output = Net_424 (fanout=1)

    MacroCell: Name=Net_439, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\TRG_CNT:CounterUDB:overflow_reg_i\ * CAM_SEL_WIRE
        );
        Output = Net_439 (fanout=1)

    MacroCell: Name=\STAGE_WAIT:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \STAGE_WAIT:CounterUDB:cmp_out_i\ * 
              !\STAGE_WAIT:CounterUDB:prevCompare\
        );
        Output = \STAGE_WAIT:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\STAGE_WAIT:CounterUDB:overflow_status\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \STAGE_WAIT:CounterUDB:per_equal\ * 
              !\STAGE_WAIT:CounterUDB:overflow_reg_i\
        );
        Output = \STAGE_WAIT:CounterUDB:overflow_status\ (fanout=1)

    MacroCell: Name=\STAGE_WAIT:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\TRG_CNT:CounterUDB:count_stored_i\ * CLOCK_3_WIRE * 
              \STAGE_WAIT:CounterUDB:control_7\ * 
              !\STAGE_WAIT:CounterUDB:disable_run_i\
        );
        Output = \STAGE_WAIT:CounterUDB:count_enable\ (fanout=4)

    MacroCell: Name=Net_473, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \STAGE_TRIG:CounterUDB:overflow_reg_i\ * !ACTIVATE
        );
        Output = Net_473 (fanout=5)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=24)

    MacroCell: Name=\TRG_CNT:CounterUDB:disable_run_i\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_249) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_322 * \TRG_CNT:CounterUDB:disable_run_i\
            + !Net_322 * \TRG_CNT:CounterUDB:per_equal\ * 
              !\TRG_CNT:CounterUDB:overflow_reg_i\
        );
        Output = \TRG_CNT:CounterUDB:disable_run_i\ (fanout=2)

    MacroCell: Name=\TRG_CNT:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_249) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TRG_CNT:CounterUDB:per_equal\
        );
        Output = \TRG_CNT:CounterUDB:overflow_reg_i\ (fanout=18)

    MacroCell: Name=\TRG_CNT:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_249) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TRG_CNT:CounterUDB:cmp_out_i\
        );
        Output = \TRG_CNT:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\TRG_CNT:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_249) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              CLOCK_3_WIRE
        );
        Output = \TRG_CNT:CounterUDB:count_stored_i\ (fanout=4)

    MacroCell: Name=\STAGE_TRIG:CounterUDB:disable_run_i\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_249) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_389 * \STAGE_TRIG:CounterUDB:disable_run_i\
            + !Net_389 * \STAGE_TRIG:CounterUDB:per_equal\ * 
              !\STAGE_TRIG:CounterUDB:overflow_reg_i\
        );
        Output = \STAGE_TRIG:CounterUDB:disable_run_i\ (fanout=2)

    MacroCell: Name=\STAGE_TRIG:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_249) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \STAGE_TRIG:CounterUDB:per_equal\
        );
        Output = \STAGE_TRIG:CounterUDB:overflow_reg_i\ (fanout=5)

    MacroCell: Name=\STAGE_TRIG:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_249) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \STAGE_TRIG:CounterUDB:cmp_out_i\
        );
        Output = \STAGE_TRIG:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\SLM_WAIT:CounterUDB:disable_run_i\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_249) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\TRG_CNT:CounterUDB:overflow_reg_i\ * 
              \SLM_WAIT:CounterUDB:disable_run_i\ * !ACTIVATE
            + !\TRG_CNT:CounterUDB:overflow_reg_i\ * 
              \SLM_WAIT:CounterUDB:per_equal\ * 
              !\SLM_WAIT:CounterUDB:overflow_reg_i\ * !ACTIVATE
            + \SLM_WAIT:CounterUDB:disable_run_i\ * !ACTIVATE * 
              \SLM_TRIG:CounterUDB:overflow_reg_i\
            + \SLM_WAIT:CounterUDB:per_equal\ * 
              !\SLM_WAIT:CounterUDB:overflow_reg_i\ * !ACTIVATE * 
              \SLM_TRIG:CounterUDB:overflow_reg_i\
        );
        Output = \SLM_WAIT:CounterUDB:disable_run_i\ (fanout=2)

    MacroCell: Name=\SLM_WAIT:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_249) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SLM_WAIT:CounterUDB:per_equal\
        );
        Output = \SLM_WAIT:CounterUDB:overflow_reg_i\ (fanout=3)

    MacroCell: Name=\SLM_WAIT:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_249) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SLM_WAIT:CounterUDB:cmp_out_i\
        );
        Output = \SLM_WAIT:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\SLM_WAIT:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_249) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_246
        );
        Output = \SLM_WAIT:CounterUDB:count_stored_i\ (fanout=2)

    MacroCell: Name=\BLANKING_DELAY:CounterUDB:disable_run_i\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_249) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\TRG_CNT:CounterUDB:overflow_reg_i\ * 
              \BLANKING_DELAY:CounterUDB:disable_run_i\
            + !\TRG_CNT:CounterUDB:overflow_reg_i\ * 
              \BLANKING_DELAY:CounterUDB:per_equal\ * 
              !\BLANKING_DELAY:CounterUDB:overflow_reg_i\
        );
        Output = \BLANKING_DELAY:CounterUDB:disable_run_i\ (fanout=2)

    MacroCell: Name=\BLANKING_DELAY:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_249) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BLANKING_DELAY:CounterUDB:per_equal\
        );
        Output = \BLANKING_DELAY:CounterUDB:overflow_reg_i\ (fanout=4)

    MacroCell: Name=\BLANKING_DELAY:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_249) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BLANKING_DELAY:CounterUDB:cmp_out_i\
        );
        Output = \BLANKING_DELAY:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\SLM_TRIG:CounterUDB:disable_run_i\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_249) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \TRG_CNT:CounterUDB:overflow_reg_i\ * !ACTIVATE * 
              \SLM_TRIG:CounterUDB:disable_run_i\
            + \TRG_CNT:CounterUDB:overflow_reg_i\ * !ACTIVATE * 
              \SLM_TRIG:CounterUDB:per_equal\ * 
              !\SLM_TRIG:CounterUDB:overflow_reg_i\
        );
        Output = \SLM_TRIG:CounterUDB:disable_run_i\ (fanout=2)

    MacroCell: Name=\SLM_TRIG:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_249) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SLM_TRIG:CounterUDB:per_equal\
        );
        Output = \SLM_TRIG:CounterUDB:overflow_reg_i\ (fanout=6)

    MacroCell: Name=\SLM_TRIG:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_249) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SLM_TRIG:CounterUDB:cmp_out_i\
        );
        Output = \SLM_TRIG:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\STAGE_WAIT:CounterUDB:disable_run_i\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_249) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \STAGE_TRIG:CounterUDB:overflow_reg_i\ * !ACTIVATE * 
              \STAGE_WAIT:CounterUDB:disable_run_i\
            + \STAGE_TRIG:CounterUDB:overflow_reg_i\ * !ACTIVATE * 
              \STAGE_WAIT:CounterUDB:per_equal\ * 
              !\STAGE_WAIT:CounterUDB:overflow_reg_i\
        );
        Output = \STAGE_WAIT:CounterUDB:disable_run_i\ (fanout=2)

    MacroCell: Name=\STAGE_WAIT:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_249) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \STAGE_WAIT:CounterUDB:per_equal\
        );
        Output = \STAGE_WAIT:CounterUDB:overflow_reg_i\ (fanout=3)

    MacroCell: Name=\STAGE_WAIT:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_249) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \STAGE_WAIT:CounterUDB:cmp_out_i\
        );
        Output = \STAGE_WAIT:CounterUDB:prevCompare\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\TRG_CNT:CounterUDB:sC32:counterdp:u0\
        PORT MAP (
            clock => Net_249 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \TRG_CNT:CounterUDB:count_enable\ ,
            cs_addr_0 => Net_322 ,
            chain_out => \TRG_CNT:CounterUDB:sC32:counterdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \TRG_CNT:CounterUDB:sC32:counterdp:u1\

    datapathcell: Name =\TRG_CNT:CounterUDB:sC32:counterdp:u1\
        PORT MAP (
            clock => Net_249 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \TRG_CNT:CounterUDB:count_enable\ ,
            cs_addr_0 => Net_322 ,
            chain_in => \TRG_CNT:CounterUDB:sC32:counterdp:carry0\ ,
            chain_out => \TRG_CNT:CounterUDB:sC32:counterdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \TRG_CNT:CounterUDB:sC32:counterdp:u0\
        Next in chain : \TRG_CNT:CounterUDB:sC32:counterdp:u2\

    datapathcell: Name =\TRG_CNT:CounterUDB:sC32:counterdp:u2\
        PORT MAP (
            clock => Net_249 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \TRG_CNT:CounterUDB:count_enable\ ,
            cs_addr_0 => Net_322 ,
            chain_in => \TRG_CNT:CounterUDB:sC32:counterdp:carry1\ ,
            chain_out => \TRG_CNT:CounterUDB:sC32:counterdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \TRG_CNT:CounterUDB:sC32:counterdp:u1\
        Next in chain : \TRG_CNT:CounterUDB:sC32:counterdp:u3\

    datapathcell: Name =\TRG_CNT:CounterUDB:sC32:counterdp:u3\
        PORT MAP (
            clock => Net_249 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \TRG_CNT:CounterUDB:count_enable\ ,
            cs_addr_0 => Net_322 ,
            ce0_comb => \TRG_CNT:CounterUDB:per_equal\ ,
            z0_comb => \TRG_CNT:CounterUDB:status_1\ ,
            cl1_comb => \TRG_CNT:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \TRG_CNT:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \TRG_CNT:CounterUDB:status_5\ ,
            chain_in => \TRG_CNT:CounterUDB:sC32:counterdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \TRG_CNT:CounterUDB:sC32:counterdp:u2\

    datapathcell: Name =\STAGE_TRIG:CounterUDB:sC32:counterdp:u0\
        PORT MAP (
            clock => Net_249 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \STAGE_TRIG:CounterUDB:count_enable\ ,
            cs_addr_0 => Net_389 ,
            chain_out => \STAGE_TRIG:CounterUDB:sC32:counterdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \STAGE_TRIG:CounterUDB:sC32:counterdp:u1\

    datapathcell: Name =\STAGE_TRIG:CounterUDB:sC32:counterdp:u1\
        PORT MAP (
            clock => Net_249 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \STAGE_TRIG:CounterUDB:count_enable\ ,
            cs_addr_0 => Net_389 ,
            chain_in => \STAGE_TRIG:CounterUDB:sC32:counterdp:carry0\ ,
            chain_out => \STAGE_TRIG:CounterUDB:sC32:counterdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \STAGE_TRIG:CounterUDB:sC32:counterdp:u0\
        Next in chain : \STAGE_TRIG:CounterUDB:sC32:counterdp:u2\

    datapathcell: Name =\STAGE_TRIG:CounterUDB:sC32:counterdp:u2\
        PORT MAP (
            clock => Net_249 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \STAGE_TRIG:CounterUDB:count_enable\ ,
            cs_addr_0 => Net_389 ,
            chain_in => \STAGE_TRIG:CounterUDB:sC32:counterdp:carry1\ ,
            chain_out => \STAGE_TRIG:CounterUDB:sC32:counterdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \STAGE_TRIG:CounterUDB:sC32:counterdp:u1\
        Next in chain : \STAGE_TRIG:CounterUDB:sC32:counterdp:u3\

    datapathcell: Name =\STAGE_TRIG:CounterUDB:sC32:counterdp:u3\
        PORT MAP (
            clock => Net_249 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \STAGE_TRIG:CounterUDB:count_enable\ ,
            cs_addr_0 => Net_389 ,
            ce0_comb => \STAGE_TRIG:CounterUDB:per_equal\ ,
            z0_comb => \STAGE_TRIG:CounterUDB:status_1\ ,
            cl1_comb => \STAGE_TRIG:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \STAGE_TRIG:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \STAGE_TRIG:CounterUDB:status_5\ ,
            chain_in => \STAGE_TRIG:CounterUDB:sC32:counterdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \STAGE_TRIG:CounterUDB:sC32:counterdp:u2\

    datapathcell: Name =\SLM_WAIT:CounterUDB:sC32:counterdp:u0\
        PORT MAP (
            clock => Net_249 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \SLM_WAIT:CounterUDB:count_enable\ ,
            cs_addr_0 => Net_254 ,
            chain_out => \SLM_WAIT:CounterUDB:sC32:counterdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \SLM_WAIT:CounterUDB:sC32:counterdp:u1\

    datapathcell: Name =\SLM_WAIT:CounterUDB:sC32:counterdp:u1\
        PORT MAP (
            clock => Net_249 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \SLM_WAIT:CounterUDB:count_enable\ ,
            cs_addr_0 => Net_254 ,
            chain_in => \SLM_WAIT:CounterUDB:sC32:counterdp:carry0\ ,
            chain_out => \SLM_WAIT:CounterUDB:sC32:counterdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \SLM_WAIT:CounterUDB:sC32:counterdp:u0\
        Next in chain : \SLM_WAIT:CounterUDB:sC32:counterdp:u2\

    datapathcell: Name =\SLM_WAIT:CounterUDB:sC32:counterdp:u2\
        PORT MAP (
            clock => Net_249 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \SLM_WAIT:CounterUDB:count_enable\ ,
            cs_addr_0 => Net_254 ,
            chain_in => \SLM_WAIT:CounterUDB:sC32:counterdp:carry1\ ,
            chain_out => \SLM_WAIT:CounterUDB:sC32:counterdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \SLM_WAIT:CounterUDB:sC32:counterdp:u1\
        Next in chain : \SLM_WAIT:CounterUDB:sC32:counterdp:u3\

    datapathcell: Name =\SLM_WAIT:CounterUDB:sC32:counterdp:u3\
        PORT MAP (
            clock => Net_249 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \SLM_WAIT:CounterUDB:count_enable\ ,
            cs_addr_0 => Net_254 ,
            ce0_comb => \SLM_WAIT:CounterUDB:per_equal\ ,
            z0_comb => \SLM_WAIT:CounterUDB:status_1\ ,
            cl1_comb => \SLM_WAIT:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \SLM_WAIT:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \SLM_WAIT:CounterUDB:status_5\ ,
            chain_in => \SLM_WAIT:CounterUDB:sC32:counterdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \SLM_WAIT:CounterUDB:sC32:counterdp:u2\

    datapathcell: Name =\BLANKING_DELAY:CounterUDB:sC32:counterdp:u0\
        PORT MAP (
            clock => Net_249 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \BLANKING_DELAY:CounterUDB:count_enable\ ,
            cs_addr_0 => \TRG_CNT:CounterUDB:overflow_reg_i\ ,
            chain_out => \BLANKING_DELAY:CounterUDB:sC32:counterdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \BLANKING_DELAY:CounterUDB:sC32:counterdp:u1\

    datapathcell: Name =\BLANKING_DELAY:CounterUDB:sC32:counterdp:u1\
        PORT MAP (
            clock => Net_249 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \BLANKING_DELAY:CounterUDB:count_enable\ ,
            cs_addr_0 => \TRG_CNT:CounterUDB:overflow_reg_i\ ,
            chain_in => \BLANKING_DELAY:CounterUDB:sC32:counterdp:carry0\ ,
            chain_out => \BLANKING_DELAY:CounterUDB:sC32:counterdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \BLANKING_DELAY:CounterUDB:sC32:counterdp:u0\
        Next in chain : \BLANKING_DELAY:CounterUDB:sC32:counterdp:u2\

    datapathcell: Name =\BLANKING_DELAY:CounterUDB:sC32:counterdp:u2\
        PORT MAP (
            clock => Net_249 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \BLANKING_DELAY:CounterUDB:count_enable\ ,
            cs_addr_0 => \TRG_CNT:CounterUDB:overflow_reg_i\ ,
            chain_in => \BLANKING_DELAY:CounterUDB:sC32:counterdp:carry1\ ,
            chain_out => \BLANKING_DELAY:CounterUDB:sC32:counterdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \BLANKING_DELAY:CounterUDB:sC32:counterdp:u1\
        Next in chain : \BLANKING_DELAY:CounterUDB:sC32:counterdp:u3\

    datapathcell: Name =\BLANKING_DELAY:CounterUDB:sC32:counterdp:u3\
        PORT MAP (
            clock => Net_249 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \BLANKING_DELAY:CounterUDB:count_enable\ ,
            cs_addr_0 => \TRG_CNT:CounterUDB:overflow_reg_i\ ,
            ce0_comb => \BLANKING_DELAY:CounterUDB:per_equal\ ,
            z0_comb => \BLANKING_DELAY:CounterUDB:status_1\ ,
            cl1_comb => \BLANKING_DELAY:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \BLANKING_DELAY:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \BLANKING_DELAY:CounterUDB:status_5\ ,
            chain_in => \BLANKING_DELAY:CounterUDB:sC32:counterdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \BLANKING_DELAY:CounterUDB:sC32:counterdp:u2\

    datapathcell: Name =\SLM_TRIG:CounterUDB:sC32:counterdp:u0\
        PORT MAP (
            clock => Net_249 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \SLM_TRIG:CounterUDB:count_enable\ ,
            cs_addr_0 => Net_257 ,
            chain_out => \SLM_TRIG:CounterUDB:sC32:counterdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \SLM_TRIG:CounterUDB:sC32:counterdp:u1\

    datapathcell: Name =\SLM_TRIG:CounterUDB:sC32:counterdp:u1\
        PORT MAP (
            clock => Net_249 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \SLM_TRIG:CounterUDB:count_enable\ ,
            cs_addr_0 => Net_257 ,
            chain_in => \SLM_TRIG:CounterUDB:sC32:counterdp:carry0\ ,
            chain_out => \SLM_TRIG:CounterUDB:sC32:counterdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \SLM_TRIG:CounterUDB:sC32:counterdp:u0\
        Next in chain : \SLM_TRIG:CounterUDB:sC32:counterdp:u2\

    datapathcell: Name =\SLM_TRIG:CounterUDB:sC32:counterdp:u2\
        PORT MAP (
            clock => Net_249 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \SLM_TRIG:CounterUDB:count_enable\ ,
            cs_addr_0 => Net_257 ,
            chain_in => \SLM_TRIG:CounterUDB:sC32:counterdp:carry1\ ,
            chain_out => \SLM_TRIG:CounterUDB:sC32:counterdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \SLM_TRIG:CounterUDB:sC32:counterdp:u1\
        Next in chain : \SLM_TRIG:CounterUDB:sC32:counterdp:u3\

    datapathcell: Name =\SLM_TRIG:CounterUDB:sC32:counterdp:u3\
        PORT MAP (
            clock => Net_249 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \SLM_TRIG:CounterUDB:count_enable\ ,
            cs_addr_0 => Net_257 ,
            ce0_comb => \SLM_TRIG:CounterUDB:per_equal\ ,
            z0_comb => \SLM_TRIG:CounterUDB:status_1\ ,
            cl1_comb => \SLM_TRIG:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \SLM_TRIG:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \SLM_TRIG:CounterUDB:status_5\ ,
            chain_in => \SLM_TRIG:CounterUDB:sC32:counterdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \SLM_TRIG:CounterUDB:sC32:counterdp:u2\

    datapathcell: Name =\STAGE_WAIT:CounterUDB:sC32:counterdp:u0\
        PORT MAP (
            clock => Net_249 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \STAGE_WAIT:CounterUDB:count_enable\ ,
            cs_addr_0 => Net_473 ,
            chain_out => \STAGE_WAIT:CounterUDB:sC32:counterdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \STAGE_WAIT:CounterUDB:sC32:counterdp:u1\

    datapathcell: Name =\STAGE_WAIT:CounterUDB:sC32:counterdp:u1\
        PORT MAP (
            clock => Net_249 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \STAGE_WAIT:CounterUDB:count_enable\ ,
            cs_addr_0 => Net_473 ,
            chain_in => \STAGE_WAIT:CounterUDB:sC32:counterdp:carry0\ ,
            chain_out => \STAGE_WAIT:CounterUDB:sC32:counterdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \STAGE_WAIT:CounterUDB:sC32:counterdp:u0\
        Next in chain : \STAGE_WAIT:CounterUDB:sC32:counterdp:u2\

    datapathcell: Name =\STAGE_WAIT:CounterUDB:sC32:counterdp:u2\
        PORT MAP (
            clock => Net_249 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \STAGE_WAIT:CounterUDB:count_enable\ ,
            cs_addr_0 => Net_473 ,
            chain_in => \STAGE_WAIT:CounterUDB:sC32:counterdp:carry1\ ,
            chain_out => \STAGE_WAIT:CounterUDB:sC32:counterdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \STAGE_WAIT:CounterUDB:sC32:counterdp:u1\
        Next in chain : \STAGE_WAIT:CounterUDB:sC32:counterdp:u3\

    datapathcell: Name =\STAGE_WAIT:CounterUDB:sC32:counterdp:u3\
        PORT MAP (
            clock => Net_249 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \STAGE_WAIT:CounterUDB:count_enable\ ,
            cs_addr_0 => Net_473 ,
            ce0_comb => \STAGE_WAIT:CounterUDB:per_equal\ ,
            z0_comb => \STAGE_WAIT:CounterUDB:status_1\ ,
            cl1_comb => \STAGE_WAIT:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \STAGE_WAIT:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \STAGE_WAIT:CounterUDB:status_5\ ,
            chain_in => \STAGE_WAIT:CounterUDB:sC32:counterdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \STAGE_WAIT:CounterUDB:sC32:counterdp:u2\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\TRG_CNT:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => Net_322 ,
            clock => Net_249 ,
            status_6 => \TRG_CNT:CounterUDB:status_6\ ,
            status_5 => \TRG_CNT:CounterUDB:status_5\ ,
            status_2 => \TRG_CNT:CounterUDB:overflow_status\ ,
            status_1 => \TRG_CNT:CounterUDB:status_1\ ,
            status_0 => \TRG_CNT:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\STAGE_TRIG:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => Net_389 ,
            clock => Net_249 ,
            status_6 => \STAGE_TRIG:CounterUDB:status_6\ ,
            status_5 => \STAGE_TRIG:CounterUDB:status_5\ ,
            status_2 => \STAGE_TRIG:CounterUDB:overflow_status\ ,
            status_1 => \STAGE_TRIG:CounterUDB:status_1\ ,
            status_0 => \STAGE_TRIG:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SLM_WAIT:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => Net_254 ,
            clock => Net_249 ,
            status_6 => \SLM_WAIT:CounterUDB:status_6\ ,
            status_5 => \SLM_WAIT:CounterUDB:status_5\ ,
            status_2 => \SLM_WAIT:CounterUDB:overflow_status\ ,
            status_1 => \SLM_WAIT:CounterUDB:status_1\ ,
            status_0 => \SLM_WAIT:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\BLANKING_DELAY:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => \TRG_CNT:CounterUDB:overflow_reg_i\ ,
            clock => Net_249 ,
            status_6 => \BLANKING_DELAY:CounterUDB:status_6\ ,
            status_5 => \BLANKING_DELAY:CounterUDB:status_5\ ,
            status_2 => \BLANKING_DELAY:CounterUDB:overflow_status\ ,
            status_1 => \BLANKING_DELAY:CounterUDB:status_1\ ,
            status_0 => \BLANKING_DELAY:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SLM_TRIG:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => Net_257 ,
            clock => Net_249 ,
            status_6 => \SLM_TRIG:CounterUDB:status_6\ ,
            status_5 => \SLM_TRIG:CounterUDB:status_5\ ,
            status_2 => \SLM_TRIG:CounterUDB:overflow_status\ ,
            status_1 => \SLM_TRIG:CounterUDB:status_1\ ,
            status_0 => \SLM_TRIG:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\STAGE_WAIT:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => Net_473 ,
            clock => Net_249 ,
            status_6 => \STAGE_WAIT:CounterUDB:status_6\ ,
            status_5 => \STAGE_WAIT:CounterUDB:status_5\ ,
            status_2 => \STAGE_WAIT:CounterUDB:overflow_status\ ,
            status_1 => \STAGE_WAIT:CounterUDB:status_1\ ,
            status_0 => \STAGE_WAIT:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =\Sync_2:genblk1[0]:INST\
        PORT MAP (
            clock => Net_249 ,
            in => Net_127_local ,
            out => CLOCK_3_WIRE );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\Sync_4:genblk1[0]:INST\
        PORT MAP (
            clock => Net_249 ,
            in => Net_233_local ,
            out => Net_246 );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\TRG_CNT:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_249 ,
            control_7 => \TRG_CNT:CounterUDB:control_7\ ,
            control_6 => \TRG_CNT:CounterUDB:control_6\ ,
            control_5 => \TRG_CNT:CounterUDB:control_5\ ,
            control_4 => \TRG_CNT:CounterUDB:control_4\ ,
            control_3 => \TRG_CNT:CounterUDB:control_3\ ,
            control_2 => \TRG_CNT:CounterUDB:control_2\ ,
            control_1 => \TRG_CNT:CounterUDB:control_1\ ,
            control_0 => \TRG_CNT:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\STAGE_TRIG:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_249 ,
            control_7 => \STAGE_TRIG:CounterUDB:control_7\ ,
            control_6 => \STAGE_TRIG:CounterUDB:control_6\ ,
            control_5 => \STAGE_TRIG:CounterUDB:control_5\ ,
            control_4 => \STAGE_TRIG:CounterUDB:control_4\ ,
            control_3 => \STAGE_TRIG:CounterUDB:control_3\ ,
            control_2 => \STAGE_TRIG:CounterUDB:control_2\ ,
            control_1 => \STAGE_TRIG:CounterUDB:control_1\ ,
            control_0 => \STAGE_TRIG:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\STAGE_REG:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \STAGE_REG:control_7\ ,
            control_6 => \STAGE_REG:control_6\ ,
            control_5 => \STAGE_REG:control_5\ ,
            control_4 => \STAGE_REG:control_4\ ,
            control_3 => \STAGE_REG:control_3\ ,
            control_2 => \STAGE_REG:control_2\ ,
            control_1 => \STAGE_REG:control_1\ ,
            control_0 => Net_389 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\TRIG_CNT_RST:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \TRIG_CNT_RST:control_7\ ,
            control_6 => \TRIG_CNT_RST:control_6\ ,
            control_5 => \TRIG_CNT_RST:control_5\ ,
            control_4 => \TRIG_CNT_RST:control_4\ ,
            control_3 => \TRIG_CNT_RST:control_3\ ,
            control_2 => \TRIG_CNT_RST:control_2\ ,
            control_1 => \TRIG_CNT_RST:control_1\ ,
            control_0 => Net_322 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\ENBL_TRIG_ISR:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \ENBL_TRIG_ISR:control_7\ ,
            control_6 => \ENBL_TRIG_ISR:control_6\ ,
            control_5 => \ENBL_TRIG_ISR:control_5\ ,
            control_4 => \ENBL_TRIG_ISR:control_4\ ,
            control_3 => \ENBL_TRIG_ISR:control_3\ ,
            control_2 => \ENBL_TRIG_ISR:control_2\ ,
            control_1 => \ENBL_TRIG_ISR:control_1\ ,
            control_0 => Net_290 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\SLM_WAIT:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_249 ,
            control_7 => \SLM_WAIT:CounterUDB:control_7\ ,
            control_6 => \SLM_WAIT:CounterUDB:control_6\ ,
            control_5 => \SLM_WAIT:CounterUDB:control_5\ ,
            control_4 => \SLM_WAIT:CounterUDB:control_4\ ,
            control_3 => \SLM_WAIT:CounterUDB:control_3\ ,
            control_2 => \SLM_WAIT:CounterUDB:control_2\ ,
            control_1 => \SLM_WAIT:CounterUDB:control_1\ ,
            control_0 => \SLM_WAIT:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\BLANKING_DELAY:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_249 ,
            control_7 => \BLANKING_DELAY:CounterUDB:control_7\ ,
            control_6 => \BLANKING_DELAY:CounterUDB:control_6\ ,
            control_5 => \BLANKING_DELAY:CounterUDB:control_5\ ,
            control_4 => \BLANKING_DELAY:CounterUDB:control_4\ ,
            control_3 => \BLANKING_DELAY:CounterUDB:control_3\ ,
            control_2 => \BLANKING_DELAY:CounterUDB:control_2\ ,
            control_1 => \BLANKING_DELAY:CounterUDB:control_1\ ,
            control_0 => \BLANKING_DELAY:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\SLM_TRIG:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_249 ,
            control_7 => \SLM_TRIG:CounterUDB:control_7\ ,
            control_6 => \SLM_TRIG:CounterUDB:control_6\ ,
            control_5 => \SLM_TRIG:CounterUDB:control_5\ ,
            control_4 => \SLM_TRIG:CounterUDB:control_4\ ,
            control_3 => \SLM_TRIG:CounterUDB:control_3\ ,
            control_2 => \SLM_TRIG:CounterUDB:control_2\ ,
            control_1 => \SLM_TRIG:CounterUDB:control_1\ ,
            control_0 => \SLM_TRIG:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\ACTIVATE_SLM:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \ACTIVATE_SLM:control_7\ ,
            control_6 => \ACTIVATE_SLM:control_6\ ,
            control_5 => \ACTIVATE_SLM:control_5\ ,
            control_4 => \ACTIVATE_SLM:control_4\ ,
            control_3 => \ACTIVATE_SLM:control_3\ ,
            control_2 => \ACTIVATE_SLM:control_2\ ,
            control_1 => \ACTIVATE_SLM:control_1\ ,
            control_0 => ACTIVATE );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\BLANK_TOGGLE:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \BLANK_TOGGLE:control_7\ ,
            control_6 => \BLANK_TOGGLE:control_6\ ,
            control_5 => \BLANK_TOGGLE:control_5\ ,
            control_4 => \BLANK_TOGGLE:control_4\ ,
            control_3 => \BLANK_TOGGLE:control_3\ ,
            control_2 => \BLANK_TOGGLE:control_2\ ,
            control_1 => \BLANK_TOGGLE:control_1\ ,
            control_0 => Net_400 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000001"
        }
        Clock Enable: True

    controlcell: Name =\CAM_SEL_REG:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \CAM_SEL_REG:control_7\ ,
            control_6 => \CAM_SEL_REG:control_6\ ,
            control_5 => \CAM_SEL_REG:control_5\ ,
            control_4 => \CAM_SEL_REG:control_4\ ,
            control_3 => \CAM_SEL_REG:control_3\ ,
            control_2 => \CAM_SEL_REG:control_2\ ,
            control_1 => \CAM_SEL_REG:control_1\ ,
            control_0 => CAM_SEL_WIRE );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\STAGE_WAIT:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_249 ,
            control_7 => \STAGE_WAIT:CounterUDB:control_7\ ,
            control_6 => \STAGE_WAIT:CounterUDB:control_6\ ,
            control_5 => \STAGE_WAIT:CounterUDB:control_5\ ,
            control_4 => \STAGE_WAIT:CounterUDB:control_4\ ,
            control_3 => \STAGE_WAIT:CounterUDB:control_3\ ,
            control_2 => \STAGE_WAIT:CounterUDB:control_2\ ,
            control_1 => \STAGE_WAIT:CounterUDB:control_1\ ,
            control_0 => \STAGE_WAIT:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_1 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =TRIG_ISR
        PORT MAP (
            interrupt => Net_355 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    3 :    5 :    8 : 37.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    9 :   23 :   32 : 28.13 %
IO                            :   18 :   30 :   48 : 37.50 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   49 :  143 :  192 : 25.52 %
  Unique P-terms              :   58 :  326 :  384 : 15.10 %
  Total P-terms               :   59 :      :      :        
  Datapath Cells              :   24 :    0 :   24 : 100.00 %
  Status Cells                :    7 :   17 :   24 : 29.17 %
    StatusI Registers         :    6 :      :      :        
    Sync Cells (x2)           :    1 :      :      :        
  Control Cells               :   12 :   12 :   24 : 50.00 %
    Control Registers         :   12 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.144ms
Tech Mapping phase: Elapsed time ==> 0s.216ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_5@[IOP=(1)][IoId=(5)] : CAM1_TRIGG(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : CAM2_TRIGG(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : LASER_488(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : LASER_561(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : SLM_Trigger(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : Stage_Trigger(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD_Char:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD_Char:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD_Char:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD_Char:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD_Char:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD_Char:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD_Char:LCDPort(6)\ (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USBUART:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USBUART:Dp(0)\ (fixed)
USB[0]@[FFB(USB,0)] : \USBUART:USB\
Analog Placement phase: Elapsed time ==> 0s.023ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.247ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.4 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   26 :   22 :   48 :  54.17%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            4.31
                   Pterms :            2.27
               Macrocells :            1.88
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.104ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         24 :       3.42 :       2.04
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
datapathcell: Name =\SLM_WAIT:CounterUDB:sC32:counterdp:u2\
    PORT MAP (
        clock => Net_249 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \SLM_WAIT:CounterUDB:count_enable\ ,
        cs_addr_0 => Net_254 ,
        chain_in => \SLM_WAIT:CounterUDB:sC32:counterdp:carry1\ ,
        chain_out => \SLM_WAIT:CounterUDB:sC32:counterdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \SLM_WAIT:CounterUDB:sC32:counterdp:u1\
    Next in chain : \SLM_WAIT:CounterUDB:sC32:counterdp:u3\

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=24)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\SLM_WAIT:CounterUDB:sC32:counterdp:u1\
    PORT MAP (
        clock => Net_249 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \SLM_WAIT:CounterUDB:count_enable\ ,
        cs_addr_0 => Net_254 ,
        chain_in => \SLM_WAIT:CounterUDB:sC32:counterdp:carry0\ ,
        chain_out => \SLM_WAIT:CounterUDB:sC32:counterdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \SLM_WAIT:CounterUDB:sC32:counterdp:u0\
    Next in chain : \SLM_WAIT:CounterUDB:sC32:counterdp:u2\

controlcell: Name =\CAM_SEL_REG:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \CAM_SEL_REG:control_7\ ,
        control_6 => \CAM_SEL_REG:control_6\ ,
        control_5 => \CAM_SEL_REG:control_5\ ,
        control_4 => \CAM_SEL_REG:control_4\ ,
        control_3 => \CAM_SEL_REG:control_3\ ,
        control_2 => \CAM_SEL_REG:control_2\ ,
        control_1 => \CAM_SEL_REG:control_1\ ,
        control_0 => CAM_SEL_WIRE );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_439, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\TRG_CNT:CounterUDB:overflow_reg_i\ * CAM_SEL_WIRE
        );
        Output = Net_439 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_464, Mode=(Combinatorial) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\TRG_CNT:CounterUDB:overflow_reg_i\ * !CAM_SEL_WIRE
        );
        Output = Net_464 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\BLANKING_DELAY:CounterUDB:sC32:counterdp:u1\
    PORT MAP (
        clock => Net_249 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \BLANKING_DELAY:CounterUDB:count_enable\ ,
        cs_addr_0 => \TRG_CNT:CounterUDB:overflow_reg_i\ ,
        chain_in => \BLANKING_DELAY:CounterUDB:sC32:counterdp:carry0\ ,
        chain_out => \BLANKING_DELAY:CounterUDB:sC32:counterdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \BLANKING_DELAY:CounterUDB:sC32:counterdp:u0\
    Next in chain : \BLANKING_DELAY:CounterUDB:sC32:counterdp:u2\

controlcell: Name =\BLANKING_DELAY:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_249 ,
        control_7 => \BLANKING_DELAY:CounterUDB:control_7\ ,
        control_6 => \BLANKING_DELAY:CounterUDB:control_6\ ,
        control_5 => \BLANKING_DELAY:CounterUDB:control_5\ ,
        control_4 => \BLANKING_DELAY:CounterUDB:control_4\ ,
        control_3 => \BLANKING_DELAY:CounterUDB:control_3\ ,
        control_2 => \BLANKING_DELAY:CounterUDB:control_2\ ,
        control_1 => \BLANKING_DELAY:CounterUDB:control_1\ ,
        control_0 => \BLANKING_DELAY:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
datapathcell: Name =\BLANKING_DELAY:CounterUDB:sC32:counterdp:u2\
    PORT MAP (
        clock => Net_249 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \BLANKING_DELAY:CounterUDB:count_enable\ ,
        cs_addr_0 => \TRG_CNT:CounterUDB:overflow_reg_i\ ,
        chain_in => \BLANKING_DELAY:CounterUDB:sC32:counterdp:carry1\ ,
        chain_out => \BLANKING_DELAY:CounterUDB:sC32:counterdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \BLANKING_DELAY:CounterUDB:sC32:counterdp:u1\
    Next in chain : \BLANKING_DELAY:CounterUDB:sC32:counterdp:u3\

UDB [UDB=(0,4)] contents:
datapathcell: Name =\SLM_TRIG:CounterUDB:sC32:counterdp:u1\
    PORT MAP (
        clock => Net_249 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \SLM_TRIG:CounterUDB:count_enable\ ,
        cs_addr_0 => Net_257 ,
        chain_in => \SLM_TRIG:CounterUDB:sC32:counterdp:carry0\ ,
        chain_out => \SLM_TRIG:CounterUDB:sC32:counterdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \SLM_TRIG:CounterUDB:sC32:counterdp:u0\
    Next in chain : \SLM_TRIG:CounterUDB:sC32:counterdp:u2\

UDB [UDB=(0,5)] contents:
datapathcell: Name =\SLM_TRIG:CounterUDB:sC32:counterdp:u2\
    PORT MAP (
        clock => Net_249 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \SLM_TRIG:CounterUDB:count_enable\ ,
        cs_addr_0 => Net_257 ,
        chain_in => \SLM_TRIG:CounterUDB:sC32:counterdp:carry1\ ,
        chain_out => \SLM_TRIG:CounterUDB:sC32:counterdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \SLM_TRIG:CounterUDB:sC32:counterdp:u1\
    Next in chain : \SLM_TRIG:CounterUDB:sC32:counterdp:u3\

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\SLM_WAIT:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_249) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SLM_WAIT:CounterUDB:cmp_out_i\
        );
        Output = \SLM_WAIT:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\SLM_WAIT:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SLM_WAIT:CounterUDB:cmp_out_i\ * 
              !\SLM_WAIT:CounterUDB:prevCompare\
        );
        Output = \SLM_WAIT:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\SLM_WAIT:CounterUDB:overflow_status\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SLM_WAIT:CounterUDB:per_equal\ * 
              !\SLM_WAIT:CounterUDB:overflow_reg_i\
        );
        Output = \SLM_WAIT:CounterUDB:overflow_status\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\SLM_WAIT:CounterUDB:sC32:counterdp:u3\
    PORT MAP (
        clock => Net_249 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \SLM_WAIT:CounterUDB:count_enable\ ,
        cs_addr_0 => Net_254 ,
        ce0_comb => \SLM_WAIT:CounterUDB:per_equal\ ,
        z0_comb => \SLM_WAIT:CounterUDB:status_1\ ,
        cl1_comb => \SLM_WAIT:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \SLM_WAIT:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \SLM_WAIT:CounterUDB:status_5\ ,
        chain_in => \SLM_WAIT:CounterUDB:sC32:counterdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \SLM_WAIT:CounterUDB:sC32:counterdp:u2\

statusicell: Name =\SLM_WAIT:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => Net_254 ,
        clock => Net_249 ,
        status_6 => \SLM_WAIT:CounterUDB:status_6\ ,
        status_5 => \SLM_WAIT:CounterUDB:status_5\ ,
        status_2 => \SLM_WAIT:CounterUDB:overflow_status\ ,
        status_1 => \SLM_WAIT:CounterUDB:status_1\ ,
        status_0 => \SLM_WAIT:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\ACTIVATE_SLM:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \ACTIVATE_SLM:control_7\ ,
        control_6 => \ACTIVATE_SLM:control_6\ ,
        control_5 => \ACTIVATE_SLM:control_5\ ,
        control_4 => \ACTIVATE_SLM:control_4\ ,
        control_3 => \ACTIVATE_SLM:control_3\ ,
        control_2 => \ACTIVATE_SLM:control_2\ ,
        control_1 => \ACTIVATE_SLM:control_1\ ,
        control_0 => ACTIVATE );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=3, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_254, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \TRG_CNT:CounterUDB:overflow_reg_i\ * 
              !\SLM_TRIG:CounterUDB:overflow_reg_i\
            + ACTIVATE
        );
        Output = Net_254 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\SLM_WAIT:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_249) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SLM_WAIT:CounterUDB:per_equal\
        );
        Output = \SLM_WAIT:CounterUDB:overflow_reg_i\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_424, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\TRG_CNT:CounterUDB:overflow_reg_i\ * 
              \BLANKING_DELAY:CounterUDB:overflow_reg_i\ * CAM_SEL_WIRE
            + Net_400 * CAM_SEL_WIRE
        );
        Output = Net_424 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_423, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\TRG_CNT:CounterUDB:overflow_reg_i\ * 
              \BLANKING_DELAY:CounterUDB:overflow_reg_i\ * !CAM_SEL_WIRE
            + Net_400 * !CAM_SEL_WIRE
        );
        Output = Net_423 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\SLM_WAIT:CounterUDB:sC32:counterdp:u0\
    PORT MAP (
        clock => Net_249 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \SLM_WAIT:CounterUDB:count_enable\ ,
        cs_addr_0 => Net_254 ,
        chain_out => \SLM_WAIT:CounterUDB:sC32:counterdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \SLM_WAIT:CounterUDB:sC32:counterdp:u1\

controlcell: Name =\BLANK_TOGGLE:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \BLANK_TOGGLE:control_7\ ,
        control_6 => \BLANK_TOGGLE:control_6\ ,
        control_5 => \BLANK_TOGGLE:control_5\ ,
        control_4 => \BLANK_TOGGLE:control_4\ ,
        control_3 => \BLANK_TOGGLE:control_3\ ,
        control_2 => \BLANK_TOGGLE:control_2\ ,
        control_1 => \BLANK_TOGGLE:control_1\ ,
        control_0 => Net_400 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000001"
    }
    Clock Enable: True

synccell: Name =\Sync_2:genblk1[0]:INST\
    PORT MAP (
        clock => Net_249 ,
        in => Net_127_local ,
        out => CLOCK_3_WIRE );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\BLANKING_DELAY:CounterUDB:disable_run_i\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_249) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\TRG_CNT:CounterUDB:overflow_reg_i\ * 
              \BLANKING_DELAY:CounterUDB:disable_run_i\
            + !\TRG_CNT:CounterUDB:overflow_reg_i\ * 
              \BLANKING_DELAY:CounterUDB:per_equal\ * 
              !\BLANKING_DELAY:CounterUDB:overflow_reg_i\
        );
        Output = \BLANKING_DELAY:CounterUDB:disable_run_i\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=2, #inputs=9, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_355, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TRG_CNT:CounterUDB:overflow_reg_i\ * Net_290 * 
              \SLM_WAIT:CounterUDB:overflow_reg_i\ * 
              \SLM_TRIG:CounterUDB:overflow_reg_i\ * 
              \STAGE_WAIT:CounterUDB:overflow_reg_i\
        );
        Output = Net_355 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\BLANKING_DELAY:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\TRG_CNT:CounterUDB:count_stored_i\ * CLOCK_3_WIRE * 
              \BLANKING_DELAY:CounterUDB:control_7\ * 
              !\BLANKING_DELAY:CounterUDB:disable_run_i\
        );
        Output = \BLANKING_DELAY:CounterUDB:count_enable\ (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\BLANKING_DELAY:CounterUDB:sC32:counterdp:u0\
    PORT MAP (
        clock => Net_249 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \BLANKING_DELAY:CounterUDB:count_enable\ ,
        cs_addr_0 => \TRG_CNT:CounterUDB:overflow_reg_i\ ,
        chain_out => \BLANKING_DELAY:CounterUDB:sC32:counterdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \BLANKING_DELAY:CounterUDB:sC32:counterdp:u1\

controlcell: Name =\ENBL_TRIG_ISR:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \ENBL_TRIG_ISR:control_7\ ,
        control_6 => \ENBL_TRIG_ISR:control_6\ ,
        control_5 => \ENBL_TRIG_ISR:control_5\ ,
        control_4 => \ENBL_TRIG_ISR:control_4\ ,
        control_3 => \ENBL_TRIG_ISR:control_3\ ,
        control_2 => \ENBL_TRIG_ISR:control_2\ ,
        control_1 => \ENBL_TRIG_ISR:control_1\ ,
        control_0 => Net_290 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_257, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \TRG_CNT:CounterUDB:overflow_reg_i\ * !ACTIVATE
        );
        Output = Net_257 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\BLANKING_DELAY:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_249) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BLANKING_DELAY:CounterUDB:per_equal\
        );
        Output = \BLANKING_DELAY:CounterUDB:overflow_reg_i\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\BLANKING_DELAY:CounterUDB:overflow_status\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BLANKING_DELAY:CounterUDB:per_equal\ * 
              !\BLANKING_DELAY:CounterUDB:overflow_reg_i\
        );
        Output = \BLANKING_DELAY:CounterUDB:overflow_status\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\TRG_CNT:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_249) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TRG_CNT:CounterUDB:per_equal\
        );
        Output = \TRG_CNT:CounterUDB:overflow_reg_i\ (fanout=18)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SLM_TRIG:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_249) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SLM_TRIG:CounterUDB:per_equal\
        );
        Output = \SLM_TRIG:CounterUDB:overflow_reg_i\ (fanout=6)
        Properties               : 
        {
        }
}

datapathcell: Name =\BLANKING_DELAY:CounterUDB:sC32:counterdp:u3\
    PORT MAP (
        clock => Net_249 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \BLANKING_DELAY:CounterUDB:count_enable\ ,
        cs_addr_0 => \TRG_CNT:CounterUDB:overflow_reg_i\ ,
        ce0_comb => \BLANKING_DELAY:CounterUDB:per_equal\ ,
        z0_comb => \BLANKING_DELAY:CounterUDB:status_1\ ,
        cl1_comb => \BLANKING_DELAY:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \BLANKING_DELAY:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \BLANKING_DELAY:CounterUDB:status_5\ ,
        chain_in => \BLANKING_DELAY:CounterUDB:sC32:counterdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \BLANKING_DELAY:CounterUDB:sC32:counterdp:u2\

statusicell: Name =\BLANKING_DELAY:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => \TRG_CNT:CounterUDB:overflow_reg_i\ ,
        clock => Net_249 ,
        status_6 => \BLANKING_DELAY:CounterUDB:status_6\ ,
        status_5 => \BLANKING_DELAY:CounterUDB:status_5\ ,
        status_2 => \BLANKING_DELAY:CounterUDB:overflow_status\ ,
        status_1 => \BLANKING_DELAY:CounterUDB:status_1\ ,
        status_0 => \BLANKING_DELAY:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=3, #inputs=10, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\SLM_WAIT:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_249) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_246
        );
        Output = \SLM_WAIT:CounterUDB:count_stored_i\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SLM_TRIG:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_246 * !\SLM_WAIT:CounterUDB:count_stored_i\ * 
              \SLM_TRIG:CounterUDB:control_7\ * 
              !\SLM_TRIG:CounterUDB:disable_run_i\
        );
        Output = \SLM_TRIG:CounterUDB:count_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SLM_WAIT:CounterUDB:disable_run_i\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_249) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\TRG_CNT:CounterUDB:overflow_reg_i\ * 
              \SLM_WAIT:CounterUDB:disable_run_i\ * !ACTIVATE
            + !\TRG_CNT:CounterUDB:overflow_reg_i\ * 
              \SLM_WAIT:CounterUDB:per_equal\ * 
              !\SLM_WAIT:CounterUDB:overflow_reg_i\ * !ACTIVATE
            + \SLM_WAIT:CounterUDB:disable_run_i\ * !ACTIVATE * 
              \SLM_TRIG:CounterUDB:overflow_reg_i\
            + \SLM_WAIT:CounterUDB:per_equal\ * 
              !\SLM_WAIT:CounterUDB:overflow_reg_i\ * !ACTIVATE * 
              \SLM_TRIG:CounterUDB:overflow_reg_i\
        );
        Output = \SLM_WAIT:CounterUDB:disable_run_i\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=2, #inputs=9, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\SLM_TRIG:CounterUDB:disable_run_i\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_249) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \TRG_CNT:CounterUDB:overflow_reg_i\ * !ACTIVATE * 
              \SLM_TRIG:CounterUDB:disable_run_i\
            + \TRG_CNT:CounterUDB:overflow_reg_i\ * !ACTIVATE * 
              \SLM_TRIG:CounterUDB:per_equal\ * 
              !\SLM_TRIG:CounterUDB:overflow_reg_i\
        );
        Output = \SLM_TRIG:CounterUDB:disable_run_i\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SLM_WAIT:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_246 * \SLM_WAIT:CounterUDB:control_7\ * 
              !\SLM_WAIT:CounterUDB:disable_run_i\ * 
              !\SLM_WAIT:CounterUDB:count_stored_i\
        );
        Output = \SLM_WAIT:CounterUDB:count_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\SLM_TRIG:CounterUDB:sC32:counterdp:u0\
    PORT MAP (
        clock => Net_249 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \SLM_TRIG:CounterUDB:count_enable\ ,
        cs_addr_0 => Net_257 ,
        chain_out => \SLM_TRIG:CounterUDB:sC32:counterdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \SLM_TRIG:CounterUDB:sC32:counterdp:u1\

controlcell: Name =\SLM_WAIT:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_249 ,
        control_7 => \SLM_WAIT:CounterUDB:control_7\ ,
        control_6 => \SLM_WAIT:CounterUDB:control_6\ ,
        control_5 => \SLM_WAIT:CounterUDB:control_5\ ,
        control_4 => \SLM_WAIT:CounterUDB:control_4\ ,
        control_3 => \SLM_WAIT:CounterUDB:control_3\ ,
        control_2 => \SLM_WAIT:CounterUDB:control_2\ ,
        control_1 => \SLM_WAIT:CounterUDB:control_1\ ,
        control_0 => \SLM_WAIT:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\Sync_4:genblk1[0]:INST\
    PORT MAP (
        clock => Net_249 ,
        in => Net_233_local ,
        out => Net_246 );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\SLM_TRIG:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_249) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SLM_TRIG:CounterUDB:cmp_out_i\
        );
        Output = \SLM_TRIG:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SLM_TRIG:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SLM_TRIG:CounterUDB:cmp_out_i\ * 
              !\SLM_TRIG:CounterUDB:prevCompare\
        );
        Output = \SLM_TRIG:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SLM_TRIG:CounterUDB:overflow_status\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SLM_TRIG:CounterUDB:per_equal\ * 
              !\SLM_TRIG:CounterUDB:overflow_reg_i\
        );
        Output = \SLM_TRIG:CounterUDB:overflow_status\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,5)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=SLM_TRIG_WIRE, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TRG_CNT:CounterUDB:overflow_reg_i\ * 
              !\SLM_TRIG:CounterUDB:overflow_reg_i\
        );
        Output = SLM_TRIG_WIRE (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\SLM_TRIG:CounterUDB:sC32:counterdp:u3\
    PORT MAP (
        clock => Net_249 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \SLM_TRIG:CounterUDB:count_enable\ ,
        cs_addr_0 => Net_257 ,
        ce0_comb => \SLM_TRIG:CounterUDB:per_equal\ ,
        z0_comb => \SLM_TRIG:CounterUDB:status_1\ ,
        cl1_comb => \SLM_TRIG:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \SLM_TRIG:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \SLM_TRIG:CounterUDB:status_5\ ,
        chain_in => \SLM_TRIG:CounterUDB:sC32:counterdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \SLM_TRIG:CounterUDB:sC32:counterdp:u2\

statusicell: Name =\SLM_TRIG:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => Net_257 ,
        clock => Net_249 ,
        status_6 => \SLM_TRIG:CounterUDB:status_6\ ,
        status_5 => \SLM_TRIG:CounterUDB:status_5\ ,
        status_2 => \SLM_TRIG:CounterUDB:overflow_status\ ,
        status_1 => \SLM_TRIG:CounterUDB:status_1\ ,
        status_0 => \SLM_TRIG:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\SLM_TRIG:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_249 ,
        control_7 => \SLM_TRIG:CounterUDB:control_7\ ,
        control_6 => \SLM_TRIG:CounterUDB:control_6\ ,
        control_5 => \SLM_TRIG:CounterUDB:control_5\ ,
        control_4 => \SLM_TRIG:CounterUDB:control_4\ ,
        control_3 => \SLM_TRIG:CounterUDB:control_3\ ,
        control_2 => \SLM_TRIG:CounterUDB:control_2\ ,
        control_1 => \SLM_TRIG:CounterUDB:control_1\ ,
        control_0 => \SLM_TRIG:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_473, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \STAGE_TRIG:CounterUDB:overflow_reg_i\ * !ACTIVATE
        );
        Output = Net_473 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\STAGE_WAIT:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \STAGE_WAIT:CounterUDB:cmp_out_i\ * 
              !\STAGE_WAIT:CounterUDB:prevCompare\
        );
        Output = \STAGE_WAIT:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=STAGE_T, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\STAGE_TRIG:CounterUDB:overflow_reg_i\
        );
        Output = STAGE_T (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\STAGE_WAIT:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_249) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \STAGE_WAIT:CounterUDB:cmp_out_i\
        );
        Output = \STAGE_WAIT:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\STAGE_WAIT:CounterUDB:sC32:counterdp:u0\
    PORT MAP (
        clock => Net_249 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \STAGE_WAIT:CounterUDB:count_enable\ ,
        cs_addr_0 => Net_473 ,
        chain_out => \STAGE_WAIT:CounterUDB:sC32:counterdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \STAGE_WAIT:CounterUDB:sC32:counterdp:u1\

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=3, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\STAGE_WAIT:CounterUDB:overflow_status\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \STAGE_WAIT:CounterUDB:per_equal\ * 
              !\STAGE_WAIT:CounterUDB:overflow_reg_i\
        );
        Output = \STAGE_WAIT:CounterUDB:overflow_status\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\STAGE_WAIT:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\TRG_CNT:CounterUDB:count_stored_i\ * CLOCK_3_WIRE * 
              \STAGE_WAIT:CounterUDB:control_7\ * 
              !\STAGE_WAIT:CounterUDB:disable_run_i\
        );
        Output = \STAGE_WAIT:CounterUDB:count_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\STAGE_WAIT:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_249) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \STAGE_WAIT:CounterUDB:per_equal\
        );
        Output = \STAGE_WAIT:CounterUDB:overflow_reg_i\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=2, #inputs=6, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\STAGE_WAIT:CounterUDB:disable_run_i\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_249) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \STAGE_TRIG:CounterUDB:overflow_reg_i\ * !ACTIVATE * 
              \STAGE_WAIT:CounterUDB:disable_run_i\
            + \STAGE_TRIG:CounterUDB:overflow_reg_i\ * !ACTIVATE * 
              \STAGE_WAIT:CounterUDB:per_equal\ * 
              !\STAGE_WAIT:CounterUDB:overflow_reg_i\
        );
        Output = \STAGE_WAIT:CounterUDB:disable_run_i\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\STAGE_TRIG:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_249) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \STAGE_TRIG:CounterUDB:per_equal\
        );
        Output = \STAGE_TRIG:CounterUDB:overflow_reg_i\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\STAGE_WAIT:CounterUDB:sC32:counterdp:u3\
    PORT MAP (
        clock => Net_249 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \STAGE_WAIT:CounterUDB:count_enable\ ,
        cs_addr_0 => Net_473 ,
        ce0_comb => \STAGE_WAIT:CounterUDB:per_equal\ ,
        z0_comb => \STAGE_WAIT:CounterUDB:status_1\ ,
        cl1_comb => \STAGE_WAIT:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \STAGE_WAIT:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \STAGE_WAIT:CounterUDB:status_5\ ,
        chain_in => \STAGE_WAIT:CounterUDB:sC32:counterdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \STAGE_WAIT:CounterUDB:sC32:counterdp:u2\

statusicell: Name =\STAGE_WAIT:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => Net_473 ,
        clock => Net_249 ,
        status_6 => \STAGE_WAIT:CounterUDB:status_6\ ,
        status_5 => \STAGE_WAIT:CounterUDB:status_5\ ,
        status_2 => \STAGE_WAIT:CounterUDB:overflow_status\ ,
        status_1 => \STAGE_WAIT:CounterUDB:status_1\ ,
        status_0 => \STAGE_WAIT:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\STAGE_WAIT:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_249 ,
        control_7 => \STAGE_WAIT:CounterUDB:control_7\ ,
        control_6 => \STAGE_WAIT:CounterUDB:control_6\ ,
        control_5 => \STAGE_WAIT:CounterUDB:control_5\ ,
        control_4 => \STAGE_WAIT:CounterUDB:control_4\ ,
        control_3 => \STAGE_WAIT:CounterUDB:control_3\ ,
        control_2 => \STAGE_WAIT:CounterUDB:control_2\ ,
        control_1 => \STAGE_WAIT:CounterUDB:control_1\ ,
        control_0 => \STAGE_WAIT:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=2, #inputs=6, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\STAGE_TRIG:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\TRG_CNT:CounterUDB:count_stored_i\ * CLOCK_3_WIRE * 
              \STAGE_TRIG:CounterUDB:control_7\ * 
              !\STAGE_TRIG:CounterUDB:disable_run_i\
        );
        Output = \STAGE_TRIG:CounterUDB:count_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\STAGE_TRIG:CounterUDB:overflow_status\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \STAGE_TRIG:CounterUDB:per_equal\ * 
              !\STAGE_TRIG:CounterUDB:overflow_reg_i\
        );
        Output = \STAGE_TRIG:CounterUDB:overflow_status\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=4, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\STAGE_TRIG:CounterUDB:disable_run_i\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_249) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_389 * \STAGE_TRIG:CounterUDB:disable_run_i\
            + !Net_389 * \STAGE_TRIG:CounterUDB:per_equal\ * 
              !\STAGE_TRIG:CounterUDB:overflow_reg_i\
        );
        Output = \STAGE_TRIG:CounterUDB:disable_run_i\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\STAGE_TRIG:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \STAGE_TRIG:CounterUDB:cmp_out_i\ * 
              !\STAGE_TRIG:CounterUDB:prevCompare\
        );
        Output = \STAGE_TRIG:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\STAGE_TRIG:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_249) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \STAGE_TRIG:CounterUDB:cmp_out_i\
        );
        Output = \STAGE_TRIG:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\TRG_CNT:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_249) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              CLOCK_3_WIRE
        );
        Output = \TRG_CNT:CounterUDB:count_stored_i\ (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\STAGE_TRIG:CounterUDB:sC32:counterdp:u3\
    PORT MAP (
        clock => Net_249 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \STAGE_TRIG:CounterUDB:count_enable\ ,
        cs_addr_0 => Net_389 ,
        ce0_comb => \STAGE_TRIG:CounterUDB:per_equal\ ,
        z0_comb => \STAGE_TRIG:CounterUDB:status_1\ ,
        cl1_comb => \STAGE_TRIG:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \STAGE_TRIG:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \STAGE_TRIG:CounterUDB:status_5\ ,
        chain_in => \STAGE_TRIG:CounterUDB:sC32:counterdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \STAGE_TRIG:CounterUDB:sC32:counterdp:u2\

statusicell: Name =\STAGE_TRIG:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => Net_389 ,
        clock => Net_249 ,
        status_6 => \STAGE_TRIG:CounterUDB:status_6\ ,
        status_5 => \STAGE_TRIG:CounterUDB:status_5\ ,
        status_2 => \STAGE_TRIG:CounterUDB:overflow_status\ ,
        status_1 => \STAGE_TRIG:CounterUDB:status_1\ ,
        status_0 => \STAGE_TRIG:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\STAGE_TRIG:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_249 ,
        control_7 => \STAGE_TRIG:CounterUDB:control_7\ ,
        control_6 => \STAGE_TRIG:CounterUDB:control_6\ ,
        control_5 => \STAGE_TRIG:CounterUDB:control_5\ ,
        control_4 => \STAGE_TRIG:CounterUDB:control_4\ ,
        control_3 => \STAGE_TRIG:CounterUDB:control_3\ ,
        control_2 => \STAGE_TRIG:CounterUDB:control_2\ ,
        control_1 => \STAGE_TRIG:CounterUDB:control_1\ ,
        control_0 => \STAGE_TRIG:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=2, #inputs=6, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\TRG_CNT:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TRG_CNT:CounterUDB:control_7\ * 
              !\TRG_CNT:CounterUDB:disable_run_i\ * 
              !\TRG_CNT:CounterUDB:count_stored_i\ * CLOCK_3_WIRE
        );
        Output = \TRG_CNT:CounterUDB:count_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\BLANKING_DELAY:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BLANKING_DELAY:CounterUDB:cmp_out_i\ * 
              !\BLANKING_DELAY:CounterUDB:prevCompare\
        );
        Output = \BLANKING_DELAY:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=2, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\BLANKING_DELAY:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_249) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BLANKING_DELAY:CounterUDB:cmp_out_i\
        );
        Output = \BLANKING_DELAY:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\TRG_CNT:CounterUDB:disable_run_i\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_249) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_322 * \TRG_CNT:CounterUDB:disable_run_i\
            + !Net_322 * \TRG_CNT:CounterUDB:per_equal\ * 
              !\TRG_CNT:CounterUDB:overflow_reg_i\
        );
        Output = \TRG_CNT:CounterUDB:disable_run_i\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\STAGE_TRIG:CounterUDB:sC32:counterdp:u0\
    PORT MAP (
        clock => Net_249 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \STAGE_TRIG:CounterUDB:count_enable\ ,
        cs_addr_0 => Net_389 ,
        chain_out => \STAGE_TRIG:CounterUDB:sC32:counterdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \STAGE_TRIG:CounterUDB:sC32:counterdp:u1\

controlcell: Name =\TRG_CNT:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_249 ,
        control_7 => \TRG_CNT:CounterUDB:control_7\ ,
        control_6 => \TRG_CNT:CounterUDB:control_6\ ,
        control_5 => \TRG_CNT:CounterUDB:control_5\ ,
        control_4 => \TRG_CNT:CounterUDB:control_4\ ,
        control_3 => \TRG_CNT:CounterUDB:control_3\ ,
        control_2 => \TRG_CNT:CounterUDB:control_2\ ,
        control_1 => \TRG_CNT:CounterUDB:control_1\ ,
        control_0 => \TRG_CNT:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\TRG_CNT:CounterUDB:overflow_status\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TRG_CNT:CounterUDB:per_equal\ * 
              !\TRG_CNT:CounterUDB:overflow_reg_i\
        );
        Output = \TRG_CNT:CounterUDB:overflow_status\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\TRG_CNT:CounterUDB:sC32:counterdp:u3\
    PORT MAP (
        clock => Net_249 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \TRG_CNT:CounterUDB:count_enable\ ,
        cs_addr_0 => Net_322 ,
        ce0_comb => \TRG_CNT:CounterUDB:per_equal\ ,
        z0_comb => \TRG_CNT:CounterUDB:status_1\ ,
        cl1_comb => \TRG_CNT:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \TRG_CNT:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \TRG_CNT:CounterUDB:status_5\ ,
        chain_in => \TRG_CNT:CounterUDB:sC32:counterdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \TRG_CNT:CounterUDB:sC32:counterdp:u2\

statusicell: Name =\TRG_CNT:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => Net_322 ,
        clock => Net_249 ,
        status_6 => \TRG_CNT:CounterUDB:status_6\ ,
        status_5 => \TRG_CNT:CounterUDB:status_5\ ,
        status_2 => \TRG_CNT:CounterUDB:overflow_status\ ,
        status_1 => \TRG_CNT:CounterUDB:status_1\ ,
        status_0 => \TRG_CNT:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\TRG_CNT:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_249) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TRG_CNT:CounterUDB:cmp_out_i\
        );
        Output = \TRG_CNT:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,5)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\TRG_CNT:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \TRG_CNT:CounterUDB:cmp_out_i\ * 
              !\TRG_CNT:CounterUDB:prevCompare\
        );
        Output = \TRG_CNT:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\TRG_CNT:CounterUDB:sC32:counterdp:u0\
    PORT MAP (
        clock => Net_249 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \TRG_CNT:CounterUDB:count_enable\ ,
        cs_addr_0 => Net_322 ,
        chain_out => \TRG_CNT:CounterUDB:sC32:counterdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \TRG_CNT:CounterUDB:sC32:counterdp:u1\

controlcell: Name =\TRIG_CNT_RST:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \TRIG_CNT_RST:control_7\ ,
        control_6 => \TRIG_CNT_RST:control_6\ ,
        control_5 => \TRIG_CNT_RST:control_5\ ,
        control_4 => \TRIG_CNT_RST:control_4\ ,
        control_3 => \TRIG_CNT_RST:control_3\ ,
        control_2 => \TRIG_CNT_RST:control_2\ ,
        control_1 => \TRIG_CNT_RST:control_1\ ,
        control_0 => Net_322 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,0)] contents:
datapathcell: Name =\STAGE_WAIT:CounterUDB:sC32:counterdp:u1\
    PORT MAP (
        clock => Net_249 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \STAGE_WAIT:CounterUDB:count_enable\ ,
        cs_addr_0 => Net_473 ,
        chain_in => \STAGE_WAIT:CounterUDB:sC32:counterdp:carry0\ ,
        chain_out => \STAGE_WAIT:CounterUDB:sC32:counterdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \STAGE_WAIT:CounterUDB:sC32:counterdp:u0\
    Next in chain : \STAGE_WAIT:CounterUDB:sC32:counterdp:u2\

UDB [UDB=(3,1)] contents:
datapathcell: Name =\STAGE_WAIT:CounterUDB:sC32:counterdp:u2\
    PORT MAP (
        clock => Net_249 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \STAGE_WAIT:CounterUDB:count_enable\ ,
        cs_addr_0 => Net_473 ,
        chain_in => \STAGE_WAIT:CounterUDB:sC32:counterdp:carry1\ ,
        chain_out => \STAGE_WAIT:CounterUDB:sC32:counterdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \STAGE_WAIT:CounterUDB:sC32:counterdp:u1\
    Next in chain : \STAGE_WAIT:CounterUDB:sC32:counterdp:u3\

UDB [UDB=(3,2)] contents:
datapathcell: Name =\STAGE_TRIG:CounterUDB:sC32:counterdp:u2\
    PORT MAP (
        clock => Net_249 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \STAGE_TRIG:CounterUDB:count_enable\ ,
        cs_addr_0 => Net_389 ,
        chain_in => \STAGE_TRIG:CounterUDB:sC32:counterdp:carry1\ ,
        chain_out => \STAGE_TRIG:CounterUDB:sC32:counterdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \STAGE_TRIG:CounterUDB:sC32:counterdp:u1\
    Next in chain : \STAGE_TRIG:CounterUDB:sC32:counterdp:u3\

UDB [UDB=(3,3)] contents:
datapathcell: Name =\STAGE_TRIG:CounterUDB:sC32:counterdp:u1\
    PORT MAP (
        clock => Net_249 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \STAGE_TRIG:CounterUDB:count_enable\ ,
        cs_addr_0 => Net_389 ,
        chain_in => \STAGE_TRIG:CounterUDB:sC32:counterdp:carry0\ ,
        chain_out => \STAGE_TRIG:CounterUDB:sC32:counterdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \STAGE_TRIG:CounterUDB:sC32:counterdp:u0\
    Next in chain : \STAGE_TRIG:CounterUDB:sC32:counterdp:u2\

controlcell: Name =\STAGE_REG:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \STAGE_REG:control_7\ ,
        control_6 => \STAGE_REG:control_6\ ,
        control_5 => \STAGE_REG:control_5\ ,
        control_4 => \STAGE_REG:control_4\ ,
        control_3 => \STAGE_REG:control_3\ ,
        control_2 => \STAGE_REG:control_2\ ,
        control_1 => \STAGE_REG:control_1\ ,
        control_0 => Net_389 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,4)] contents:
datapathcell: Name =\TRG_CNT:CounterUDB:sC32:counterdp:u2\
    PORT MAP (
        clock => Net_249 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \TRG_CNT:CounterUDB:count_enable\ ,
        cs_addr_0 => Net_322 ,
        chain_in => \TRG_CNT:CounterUDB:sC32:counterdp:carry1\ ,
        chain_out => \TRG_CNT:CounterUDB:sC32:counterdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \TRG_CNT:CounterUDB:sC32:counterdp:u1\
    Next in chain : \TRG_CNT:CounterUDB:sC32:counterdp:u3\

UDB [UDB=(3,5)] contents:
datapathcell: Name =\TRG_CNT:CounterUDB:sC32:counterdp:u1\
    PORT MAP (
        clock => Net_249 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \TRG_CNT:CounterUDB:count_enable\ ,
        cs_addr_0 => Net_322 ,
        chain_in => \TRG_CNT:CounterUDB:sC32:counterdp:carry0\ ,
        chain_out => \TRG_CNT:CounterUDB:sC32:counterdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \TRG_CNT:CounterUDB:sC32:counterdp:u0\
    Next in chain : \TRG_CNT:CounterUDB:sC32:counterdp:u2\

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =TRIG_ISR
        PORT MAP (
            interrupt => Net_355 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\USBUART:ep_1\
        PORT MAP (
            interrupt => \USBUART:ep_int_1\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\USBUART:ep_2\
        PORT MAP (
            interrupt => \USBUART:ep_int_2\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\USBUART:ep_3\
        PORT MAP (
            interrupt => \USBUART:ep_int_3\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USBUART:dp_int\
        PORT MAP (
            interrupt => \USBUART:Net_1010\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =\USBUART:sof_int\
        PORT MAP (
            interrupt => Net_1 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USBUART:arb_int\
        PORT MAP (
            interrupt => \USBUART:Net_1889\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USBUART:bus_reset\
        PORT MAP (
            interrupt => \USBUART:Net_1876\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USBUART:ep_0\
        PORT MAP (
            interrupt => \USBUART:ep_int_0\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=6]: 
Pin : Name = LASER_561(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LASER_561(0)__PA ,
        pin_input => Net_424 ,
        pad => LASER_561(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Stage_Trigger(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Stage_Trigger(0)__PA ,
        pin_input => STAGE_T ,
        pad => Stage_Trigger(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=4]: 
Pin : Name = LASER_488(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LASER_488(0)__PA ,
        pin_input => Net_423 ,
        pad => LASER_488(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = CAM1_TRIGG(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CAM1_TRIGG(0)__PA ,
        pin_input => Net_464 ,
        pad => CAM1_TRIGG(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = CAM2_TRIGG(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CAM2_TRIGG(0)__PA ,
        pin_input => Net_439 ,
        pad => CAM2_TRIGG(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = SLM_Trigger(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SLM_Trigger(0)__PA ,
        pin_input => SLM_TRIG_WIRE ,
        pad => SLM_Trigger(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD_Char:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char:LCDPort(0)\__PA ,
        pad => \LCD_Char:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD_Char:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char:LCDPort(1)\__PA ,
        pad => \LCD_Char:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD_Char:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char:LCDPort(2)\__PA ,
        pad => \LCD_Char:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD_Char:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char:LCDPort(3)\__PA ,
        pad => \LCD_Char:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD_Char:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char:LCDPort(4)\__PA ,
        pad => \LCD_Char:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD_Char:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char:LCDPort(5)\__PA ,
        pad => \LCD_Char:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD_Char:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD_Char:LCDPort(6)\__PA ,
        pad => \LCD_Char:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 3 contains the following IO cells:
Port 12 contains the following IO cells:
Port 15 generates interrupt for logical port:
    logicalport: Name =\USBUART:Dp\
        PORT MAP (
            in_clock_en => one ,
            in_reset => zero ,
            out_clock_en => one ,
            out_reset => zero ,
            interrupt => \USBUART:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "beca5e2d-f70f-4900-a4db-7eca1ed3126e/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=6]: 
Pin : Name = \USBUART:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dp(0)\__PA ,
        analog_term => \USBUART:Net_1000\ ,
        pad => \USBUART:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USBUART:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USBUART:Dm(0)\__PA ,
        analog_term => \USBUART:Net_597\ ,
        pad => \USBUART:Dm(0)_PAD\ );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_249 ,
            dclk_0 => Net_249_local ,
            dclk_glb_1 => Net_127 ,
            dclk_1 => Net_127_local ,
            dclk_glb_2 => Net_233 ,
            dclk_2 => Net_233_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USBUART:USB\
        PORT MAP (
            dp => \USBUART:Net_1000\ ,
            dm => \USBUART:Net_597\ ,
            sof_int => Net_1 ,
            arb_int => \USBUART:Net_1889\ ,
            usb_int => \USBUART:Net_1876\ ,
            ept_int_8 => \USBUART:ep_int_8\ ,
            ept_int_7 => \USBUART:ep_int_7\ ,
            ept_int_6 => \USBUART:ep_int_6\ ,
            ept_int_5 => \USBUART:ep_int_5\ ,
            ept_int_4 => \USBUART:ep_int_4\ ,
            ept_int_3 => \USBUART:ep_int_3\ ,
            ept_int_2 => \USBUART:ep_int_2\ ,
            ept_int_1 => \USBUART:ep_int_1\ ,
            ept_int_0 => \USBUART:ep_int_0\ ,
            ord_int => \USBUART:Net_95\ ,
            dma_req_7 => \USBUART:dma_request_7\ ,
            dma_req_6 => \USBUART:dma_request_6\ ,
            dma_req_5 => \USBUART:dma_request_5\ ,
            dma_req_4 => \USBUART:dma_request_4\ ,
            dma_req_3 => \USBUART:dma_request_3\ ,
            dma_req_2 => \USBUART:dma_request_2\ ,
            dma_req_1 => \USBUART:dma_request_1\ ,
            dma_req_0 => \USBUART:dma_request_0\ ,
            dma_termin => \USBUART:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                       | 
Port | Pin | Fixed |      Type |       Drive Mode |                  Name | Connections
-----+-----+-------+-----------+------------------+-----------------------+---------------------------
   0 |   6 |     * |      NONE |         CMOS_OUT |          LASER_561(0) | In(Net_424)
     |   7 |     * |      NONE |         CMOS_OUT |      Stage_Trigger(0) | In(STAGE_T)
-----+-----+-------+-----------+------------------+-----------------------+---------------------------
   1 |   4 |     * |      NONE |         CMOS_OUT |          LASER_488(0) | In(Net_423)
     |   5 |     * |      NONE |         CMOS_OUT |         CAM1_TRIGG(0) | In(Net_464)
     |   6 |     * |      NONE |         CMOS_OUT |         CAM2_TRIGG(0) | In(Net_439)
     |   7 |     * |      NONE |         CMOS_OUT |        SLM_Trigger(0) | In(SLM_TRIG_WIRE)
-----+-----+-------+-----------+------------------+-----------------------+---------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT | \LCD_Char:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT | \LCD_Char:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT | \LCD_Char:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT | \LCD_Char:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT | \LCD_Char:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT | \LCD_Char:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT | \LCD_Char:LCDPort(6)\ | 
-----+-----+-------+-----------+------------------+-----------------------+---------------------------
  15 |   6 |       |   FALLING |      HI_Z_ANALOG |       \USBUART:Dp(0)\ | Analog(\USBUART:Net_1000\)
     |   7 |       |      NONE |      HI_Z_ANALOG |       \USBUART:Dm(0)\ | Analog(\USBUART:Net_597\)
------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.063ms
Digital Placement phase: Elapsed time ==> 1s.822ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "UART SLM_r.vh2" --pcf-path "UART SLM.pco" --des-name "UART SLM" --dsf-path "UART SLM.dsf" --sdc-path "UART SLM.sdc" --lib-path "UART SLM_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.922ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.135ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0019: UART SLM_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyBUS_CLK ) to clock ( Clock_1 ). (File=C:\Users\AdoptedOptics\Documents\GIT\SLM_Psoc\SLM UART magic\UART SLM.cydsn\UART SLM_timing.html)
Warning: sta.M0019: UART SLM_timing.html: Warning-1366: Setup time violation found in a path from clock ( Clock_1 ) to clock ( Clock_1 ). (File=C:\Users\AdoptedOptics\Documents\GIT\SLM_Psoc\SLM UART magic\UART SLM.cydsn\UART SLM_timing.html)
Timing report is in UART SLM_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.423ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.192ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 5s.073ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 5s.073ms
API generation phase: Elapsed time ==> 1s.736ms
Dependency generation phase: Elapsed time ==> 0s.007ms
Cleanup phase: Elapsed time ==> 0s.000ms
