<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Users\HP\Documents\ITLA\Tareas\C5\Sistemas Digitales\Proyectos\Tablero_Parcial\impl\gwsynthesis\Tablero_Parcial.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Users\HP\Documents\ITLA\Tareas\C5\Sistemas Digitales\Proyectos\Tablero_Parcial\src\Tablero_Parcial.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.03 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Jul 11 22:10:53 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C ES</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C ES</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>904</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1100</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>10</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>8</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Base</td>
<td>50.000</td>
<td>20.000
<td>0.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td>gw_gao_inst_0/tck_ibuf/I </td>
</tr>
<tr>
<td>on</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>on_s6/Q </td>
</tr>
<tr>
<td>n72_9</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>n72_s5/F </td>
</tr>
<tr>
<td>n78_8</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>n78_s4/F </td>
</tr>
<tr>
<td>n24_13</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>n24_s6/F </td>
</tr>
<tr>
<td>kp/clk_500hz</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>kp/clk_500hz_s1/Q </td>
</tr>
<tr>
<td>db0/clk_500hz</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>db0/clk_500hz_s1/Q </td>
</tr>
<tr>
<td>db1/clk_500hz</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>db1/clk_500hz_s1/Q </td>
</tr>
<tr>
<td>db2/clk_500hz</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>db2/clk_500hz_s1/Q </td>
</tr>
<tr>
<td>db3/clk_500hz</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>db3/clk_500hz_s1/Q </td>
</tr>
<tr>
<td>ts1/clk_5hz</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>ts1/clk_5hz_s1/Q </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>100.000(MHz)</td>
<td>224.561(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>tck_pad_i</td>
<td>20.000(MHz)</td>
<td>143.566(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>on</td>
<td>100.000(MHz)</td>
<td>1467.891(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>n72_9</td>
<td>100.000(MHz)</td>
<td>1467.891(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>n78_8</td>
<td>100.000(MHz)</td>
<td>1467.889(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>kp/clk_500hz</td>
<td>100.000(MHz)</td>
<td>231.901(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>7</td>
<td>db0/clk_500hz</td>
<td>100.000(MHz)</td>
<td>817.160(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>8</td>
<td>db1/clk_500hz</td>
<td>100.000(MHz)</td>
<td>1142.042(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>9</td>
<td>db2/clk_500hz</td>
<td>100.000(MHz)</td>
<td>1147.776(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>10</td>
<td>db3/clk_500hz</td>
<td>100.000(MHz)</td>
<td>598.802(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>11</td>
<td>ts1/clk_5hz</td>
<td>100.000(MHz)</td>
<td>379.147(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of n24_13!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>on</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>on</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n72_9</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n72_9</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n78_8</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n78_8</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n24_13</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>n24_13</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>kp/clk_500hz</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>kp/clk_500hz</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>db0/clk_500hz</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>db0/clk_500hz</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>db1/clk_500hz</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>db1/clk_500hz</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>db2/clk_500hz</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>db2/clk_500hz</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>db3/clk_500hz</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>db3/clk_500hz</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ts1/clk_5hz</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ts1/clk_5hz</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.651</td>
<td>hazard_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[8]</td>
<td>n78_8:[F]</td>
<td>clk:[R]</td>
<td>5.000</td>
<td>1.370</td>
<td>2.909</td>
</tr>
<tr>
<td>2</td>
<td>0.920</td>
<td>db0/d1/Q_s0/Q</td>
<td>headlights_s2/GE</td>
<td>db0/clk_500hz:[R]</td>
<td>on:[F]</td>
<td>5.000</td>
<td>0.373</td>
<td>3.361</td>
</tr>
<tr>
<td>3</td>
<td>1.133</td>
<td>hazard_s0/Q</td>
<td>ts1/sequence_0_s0/CE</td>
<td>n78_8:[F]</td>
<td>ts1/clk_5hz:[R]</td>
<td>5.000</td>
<td>1.077</td>
<td>2.444</td>
</tr>
<tr>
<td>4</td>
<td>1.133</td>
<td>hazard_s0/Q</td>
<td>ts1/sequence_1_s0/CE</td>
<td>n78_8:[F]</td>
<td>ts1/clk_5hz:[R]</td>
<td>5.000</td>
<td>1.077</td>
<td>2.444</td>
</tr>
<tr>
<td>5</td>
<td>1.133</td>
<td>hazard_s0/Q</td>
<td>ts1/sequence_2_s0/CE</td>
<td>n78_8:[F]</td>
<td>ts1/clk_5hz:[R]</td>
<td>5.000</td>
<td>1.077</td>
<td>2.444</td>
</tr>
<tr>
<td>6</td>
<td>1.182</td>
<td>hazard_s0/Q</td>
<td>ts1/sequence_3_s0/RESET</td>
<td>n78_8:[F]</td>
<td>ts1/clk_5hz:[R]</td>
<td>5.000</td>
<td>1.087</td>
<td>2.324</td>
</tr>
<tr>
<td>7</td>
<td>1.182</td>
<td>hazard_s0/Q</td>
<td>ts1/sequence_4_s0/RESET</td>
<td>n78_8:[F]</td>
<td>ts1/clk_5hz:[R]</td>
<td>5.000</td>
<td>1.087</td>
<td>2.324</td>
</tr>
<tr>
<td>8</td>
<td>1.182</td>
<td>hazard_s0/Q</td>
<td>ts1/sequence_5_s0/SET</td>
<td>n78_8:[F]</td>
<td>ts1/clk_5hz:[R]</td>
<td>5.000</td>
<td>1.087</td>
<td>2.324</td>
</tr>
<tr>
<td>9</td>
<td>1.188</td>
<td>brake_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[9]</td>
<td>n72_9:[F]</td>
<td>clk:[R]</td>
<td>5.000</td>
<td>1.402</td>
<td>2.341</td>
</tr>
<tr>
<td>10</td>
<td>1.243</td>
<td>hazard_s0/Q</td>
<td>ts1/sequence_3_s0/CE</td>
<td>n78_8:[F]</td>
<td>ts1/clk_5hz:[R]</td>
<td>5.000</td>
<td>1.087</td>
<td>2.324</td>
</tr>
<tr>
<td>11</td>
<td>1.243</td>
<td>hazard_s0/Q</td>
<td>ts1/sequence_4_s0/CE</td>
<td>n78_8:[F]</td>
<td>ts1/clk_5hz:[R]</td>
<td>5.000</td>
<td>1.087</td>
<td>2.324</td>
</tr>
<tr>
<td>12</td>
<td>1.243</td>
<td>hazard_s0/Q</td>
<td>ts1/sequence_5_s0/CE</td>
<td>n78_8:[F]</td>
<td>ts1/clk_5hz:[R]</td>
<td>5.000</td>
<td>1.087</td>
<td>2.324</td>
</tr>
<tr>
<td>13</td>
<td>1.392</td>
<td>hazard_s0/Q</td>
<td>ts1/sequence_0_s0/SET</td>
<td>n78_8:[F]</td>
<td>ts1/clk_5hz:[R]</td>
<td>5.000</td>
<td>1.077</td>
<td>2.122</td>
</tr>
<tr>
<td>14</td>
<td>1.392</td>
<td>hazard_s0/Q</td>
<td>ts1/sequence_1_s0/RESET</td>
<td>n78_8:[F]</td>
<td>ts1/clk_5hz:[R]</td>
<td>5.000</td>
<td>1.077</td>
<td>2.122</td>
</tr>
<tr>
<td>15</td>
<td>1.392</td>
<td>hazard_s0/Q</td>
<td>ts1/sequence_2_s0/RESET</td>
<td>n78_8:[F]</td>
<td>ts1/clk_5hz:[R]</td>
<td>5.000</td>
<td>1.077</td>
<td>2.122</td>
</tr>
<tr>
<td>16</td>
<td>1.460</td>
<td>t_signal_1_s6/I3</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[12]</td>
<td>on:[F]</td>
<td>clk:[R]</td>
<td>5.000</td>
<td>-1.995</td>
<td>5.466</td>
</tr>
<tr>
<td>17</td>
<td>1.595</td>
<td>t_signal_0_s6/I3</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[11]</td>
<td>on:[F]</td>
<td>clk:[R]</td>
<td>5.000</td>
<td>-1.995</td>
<td>5.331</td>
</tr>
<tr>
<td>18</td>
<td>1.704</td>
<td>trans_0_s6/I3</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[6]</td>
<td>on:[F]</td>
<td>clk:[R]</td>
<td>5.000</td>
<td>-1.995</td>
<td>5.222</td>
</tr>
<tr>
<td>19</td>
<td>1.815</td>
<td>trans_1_s6/I3</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[7]</td>
<td>on:[F]</td>
<td>clk:[R]</td>
<td>5.000</td>
<td>-1.995</td>
<td>5.110</td>
</tr>
<tr>
<td>20</td>
<td>2.011</td>
<td>headlights_s2/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[10]</td>
<td>on:[F]</td>
<td>clk:[R]</td>
<td>5.000</td>
<td>0.549</td>
<td>2.370</td>
</tr>
<tr>
<td>21</td>
<td>2.287</td>
<td>t_signal_0_s6/I3</td>
<td>ts1/sequence_4_s0/D</td>
<td>on:[F]</td>
<td>ts1/clk_5hz:[R]</td>
<td>5.000</td>
<td>-2.279</td>
<td>4.893</td>
</tr>
<tr>
<td>22</td>
<td>2.378</td>
<td>t_signal_1_s6/I3</td>
<td>ts1/sequence_1_s0/D</td>
<td>on:[F]</td>
<td>ts1/clk_5hz:[R]</td>
<td>5.000</td>
<td>-2.288</td>
<td>4.811</td>
</tr>
<tr>
<td>23</td>
<td>2.494</td>
<td>t_signal_1_s6/I3</td>
<td>ts1/sequence_3_s0/D</td>
<td>on:[F]</td>
<td>ts1/clk_5hz:[R]</td>
<td>5.000</td>
<td>-2.279</td>
<td>4.686</td>
</tr>
<tr>
<td>24</td>
<td>2.503</td>
<td>t_signal_1_s6/I3</td>
<td>ts1/sequence_2_s0/D</td>
<td>on:[F]</td>
<td>ts1/clk_5hz:[R]</td>
<td>5.000</td>
<td>-2.288</td>
<td>4.686</td>
</tr>
<tr>
<td>25</td>
<td>3.658</td>
<td>db0/n54_s2/I0</td>
<td>db0/clk_500hz_s1/D</td>
<td>db0/clk_500hz:[F]</td>
<td>clk:[R]</td>
<td>5.000</td>
<td>-1.999</td>
<td>3.242</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.080</td>
<td>ts1/n66_s2/I0</td>
<td>ts1/clk_5hz_s1/D</td>
<td>ts1/clk_5hz:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.179</td>
<td>0.159</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-1.066</td>
<td>db3/n54_s2/I0</td>
<td>db3/clk_500hz_s1/D</td>
<td>db3/clk_500hz:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.165</td>
<td>0.159</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.061</td>
<td>kp/n59_s2/I0</td>
<td>kp/clk_500hz_s1/D</td>
<td>kp/clk_500hz:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.160</td>
<td>0.159</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.059</td>
<td>db1/n54_s2/I0</td>
<td>db1/clk_500hz_s1/D</td>
<td>db1/clk_500hz:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.158</td>
<td>0.159</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.058</td>
<td>db2/n54_s2/I0</td>
<td>db2/clk_500hz_s1/D</td>
<td>db2/clk_500hz:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.157</td>
<td>0.159</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.793</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0/D</td>
<td>clk:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>-1.141</td>
<td>0.408</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.106</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[13]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[13]</td>
<td>on:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.161</td>
<td>1.338</td>
</tr>
<tr>
<td>8</td>
<td>0.053</td>
<td>kp/n162_s0/Q</td>
<td>db0/d0/Q_s0/D</td>
<td>kp/clk_500hz:[R]</td>
<td>db0/clk_500hz:[R]</td>
<td>0.000</td>
<td>-0.285</td>
<td>0.386</td>
</tr>
<tr>
<td>9</td>
<td>0.118</td>
<td>db0/n54_s2/I0</td>
<td>db0/clk_500hz_s1/D</td>
<td>db0/clk_500hz:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.162</td>
<td>1.340</td>
</tr>
<tr>
<td>10</td>
<td>0.187</td>
<td>kp/n164_s1/Q</td>
<td>db3/d0/Q_s0/RESET</td>
<td>kp/clk_500hz:[R]</td>
<td>db3/clk_500hz:[R]</td>
<td>0.000</td>
<td>-0.234</td>
<td>0.362</td>
</tr>
<tr>
<td>11</td>
<td>0.193</td>
<td>kp/n162_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[14]</td>
<td>kp/clk_500hz:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-0.356</td>
<td>0.832</td>
</tr>
<tr>
<td>12</td>
<td>0.213</td>
<td>kp/n159_s0/Q</td>
<td>db3/d0/Q_s0/D</td>
<td>kp/clk_500hz:[R]</td>
<td>db3/clk_500hz:[R]</td>
<td>0.000</td>
<td>-0.226</td>
<td>0.487</td>
</tr>
<tr>
<td>13</td>
<td>0.247</td>
<td>hazard_s0/Q</td>
<td>hazard_s0/D</td>
<td>n78_8:[F]</td>
<td>n78_8:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.272</td>
</tr>
<tr>
<td>14</td>
<td>0.247</td>
<td>brake_s0/Q</td>
<td>brake_s0/D</td>
<td>n72_9:[F]</td>
<td>n72_9:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.272</td>
</tr>
<tr>
<td>15</td>
<td>0.247</td>
<td>headlights_s2/Q</td>
<td>headlights_s2/D</td>
<td>on:[F]</td>
<td>on:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.272</td>
</tr>
<tr>
<td>16</td>
<td>0.275</td>
<td>gw_gao_inst_0/u_ao_top/word_count_7_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/word_count_7_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>17</td>
<td>0.275</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s6/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s6/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>18</td>
<td>0.275</td>
<td>gw_gao_inst_0/u_ao_top/word_count_3_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/word_count_3_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>19</td>
<td>0.275</td>
<td>ts1/counter_0_s0/Q</td>
<td>ts1/counter_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>20</td>
<td>0.275</td>
<td>db3/counter_0_s0/Q</td>
<td>db3/counter_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>21</td>
<td>0.275</td>
<td>db2/counter_0_s0/Q</td>
<td>db2/counter_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>22</td>
<td>0.275</td>
<td>db1/counter_0_s0/Q</td>
<td>db1/counter_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>23</td>
<td>0.275</td>
<td>db0/counter_0_s0/Q</td>
<td>db0/counter_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>24</td>
<td>0.275</td>
<td>kp/counter_0_s0/Q</td>
<td>kp/counter_0_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>25</td>
<td>0.278</td>
<td>gw_gao_inst_0/u_ao_top/address_counter_5_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/address_counter_5_s0/D</td>
<td>tck_pad_i:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.303</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>4.657</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_2_s0/CLEAR</td>
<td>clk:[F]</td>
<td>tck_pad_i:[R]</td>
<td>5.000</td>
<td>-1.708</td>
<td>1.669</td>
</tr>
<tr>
<td>2</td>
<td>4.735</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0/CLEAR</td>
<td>clk:[F]</td>
<td>tck_pad_i:[R]</td>
<td>5.000</td>
<td>-1.710</td>
<td>1.592</td>
</tr>
<tr>
<td>3</td>
<td>4.735</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_1_s0/CLEAR</td>
<td>clk:[F]</td>
<td>tck_pad_i:[R]</td>
<td>5.000</td>
<td>-1.710</td>
<td>1.592</td>
</tr>
<tr>
<td>4</td>
<td>2.630</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>5.000</td>
<td>0.015</td>
<td>2.007</td>
</tr>
<tr>
<td>5</td>
<td>2.630</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_1_s5/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>5.000</td>
<td>0.015</td>
<td>2.007</td>
</tr>
<tr>
<td>6</td>
<td>2.630</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_0_s0/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>5.000</td>
<td>0.015</td>
<td>2.007</td>
</tr>
<tr>
<td>7</td>
<td>2.630</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_1_s0/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>5.000</td>
<td>0.015</td>
<td>2.007</td>
</tr>
<tr>
<td>8</td>
<td>2.961</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>5.000</td>
<td>0.005</td>
<td>1.686</td>
</tr>
<tr>
<td>9</td>
<td>2.961</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/capture_start_sel_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>5.000</td>
<td>0.005</td>
<td>1.686</td>
</tr>
<tr>
<td>10</td>
<td>2.961</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/trigger_seq_start_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>5.000</td>
<td>0.005</td>
<td>1.686</td>
</tr>
<tr>
<td>11</td>
<td>3.059</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>5.000</td>
<td>0.001</td>
<td>1.592</td>
</tr>
<tr>
<td>12</td>
<td>3.457</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_4_s5/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>5.000</td>
<td>-0.004</td>
<td>1.200</td>
</tr>
<tr>
<td>13</td>
<td>3.457</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>5.000</td>
<td>-0.004</td>
<td>1.200</td>
</tr>
<tr>
<td>14</td>
<td>3.457</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>5.000</td>
<td>-0.004</td>
<td>1.200</td>
</tr>
<tr>
<td>15</td>
<td>3.457</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_dly_s0/PRESET</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>5.000</td>
<td>-0.004</td>
<td>1.200</td>
</tr>
<tr>
<td>16</td>
<td>3.457</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_dly_0_s0/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>5.000</td>
<td>-0.004</td>
<td>1.200</td>
</tr>
<tr>
<td>17</td>
<td>3.457</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_dly_1_s0/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>5.000</td>
<td>-0.004</td>
<td>1.200</td>
</tr>
<tr>
<td>18</td>
<td>3.466</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_3_s5/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>5.000</td>
<td>-0.013</td>
<td>1.200</td>
</tr>
<tr>
<td>19</td>
<td>3.466</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_6_s5/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>5.000</td>
<td>-0.013</td>
<td>1.200</td>
</tr>
<tr>
<td>20</td>
<td>3.466</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_7_s5/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>5.000</td>
<td>-0.013</td>
<td>1.200</td>
</tr>
<tr>
<td>21</td>
<td>3.466</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s6/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>5.000</td>
<td>-0.013</td>
<td>1.200</td>
</tr>
<tr>
<td>22</td>
<td>3.466</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>5.000</td>
<td>-0.013</td>
<td>1.200</td>
</tr>
<tr>
<td>23</td>
<td>3.466</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>5.000</td>
<td>-0.013</td>
<td>1.200</td>
</tr>
<tr>
<td>24</td>
<td>3.756</td>
<td>on_s8/I1</td>
<td>on_s6/CLEAR</td>
<td>n24_13:[R]</td>
<td>n24_13:[F]</td>
<td>5.000</td>
<td>-2.737</td>
<td>3.634</td>
</tr>
<tr>
<td>25</td>
<td>10.114</td>
<td>hazard_s0/CLEAR</td>
<td>hazard_s0/CLEAR</td>
<td>on:[F]</td>
<td>n78_8:[F]</td>
<td>10.000</td>
<td>-3.366</td>
<td>2.869</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.888</td>
<td>on_s8/I0</td>
<td>on_s6/CLEAR</td>
<td>on:[F]</td>
<td>n24_13:[F]</td>
<td>0.000</td>
<td>-1.307</td>
<td>0.401</td>
</tr>
<tr>
<td>2</td>
<td>4.692</td>
<td>brake_s0/CLEAR</td>
<td>brake_s0/CLEAR</td>
<td>on:[R]</td>
<td>n72_9:[F]</td>
<td>-5.000</td>
<td>-1.782</td>
<td>1.456</td>
</tr>
<tr>
<td>3</td>
<td>4.713</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0/CLEAR</td>
<td>clk:[F]</td>
<td>tck_pad_i:[R]</td>
<td>-5.000</td>
<td>-1.134</td>
<td>0.829</td>
</tr>
<tr>
<td>4</td>
<td>4.713</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_1_s0/CLEAR</td>
<td>clk:[F]</td>
<td>tck_pad_i:[R]</td>
<td>-5.000</td>
<td>-1.134</td>
<td>0.829</td>
</tr>
<tr>
<td>5</td>
<td>4.736</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_2_s0/CLEAR</td>
<td>clk:[F]</td>
<td>tck_pad_i:[R]</td>
<td>-5.000</td>
<td>-1.132</td>
<td>0.850</td>
</tr>
<tr>
<td>6</td>
<td>4.869</td>
<td>hazard_s0/CLEAR</td>
<td>hazard_s0/CLEAR</td>
<td>on:[R]</td>
<td>n78_8:[F]</td>
<td>-5.000</td>
<td>-1.605</td>
<td>1.456</td>
</tr>
<tr>
<td>7</td>
<td>5.688</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_3_s5/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-5.000</td>
<td>-0.000</td>
<td>0.635</td>
</tr>
<tr>
<td>8</td>
<td>5.688</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_6_s5/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-5.000</td>
<td>-0.000</td>
<td>0.635</td>
</tr>
<tr>
<td>9</td>
<td>5.688</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_7_s5/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-5.000</td>
<td>-0.000</td>
<td>0.635</td>
</tr>
<tr>
<td>10</td>
<td>5.688</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s6/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-5.000</td>
<td>-0.000</td>
<td>0.635</td>
</tr>
<tr>
<td>11</td>
<td>5.688</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-5.000</td>
<td>-0.000</td>
<td>0.635</td>
</tr>
<tr>
<td>12</td>
<td>5.688</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-5.000</td>
<td>-0.000</td>
<td>0.635</td>
</tr>
<tr>
<td>13</td>
<td>5.691</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_4_s5/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-5.000</td>
<td>0.003</td>
<td>0.635</td>
</tr>
<tr>
<td>14</td>
<td>5.691</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-5.000</td>
<td>0.003</td>
<td>0.635</td>
</tr>
<tr>
<td>15</td>
<td>5.691</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-5.000</td>
<td>0.003</td>
<td>0.635</td>
</tr>
<tr>
<td>16</td>
<td>5.691</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_dly_s0/PRESET</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-5.000</td>
<td>0.003</td>
<td>0.635</td>
</tr>
<tr>
<td>17</td>
<td>5.691</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_dly_0_s0/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-5.000</td>
<td>0.003</td>
<td>0.635</td>
</tr>
<tr>
<td>18</td>
<td>5.691</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_dly_1_s0/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-5.000</td>
<td>0.003</td>
<td>0.635</td>
</tr>
<tr>
<td>19</td>
<td>5.889</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-5.000</td>
<td>0.007</td>
<td>0.829</td>
</tr>
<tr>
<td>20</td>
<td>5.914</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-5.000</td>
<td>0.007</td>
<td>0.854</td>
</tr>
<tr>
<td>21</td>
<td>5.914</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/capture_start_sel_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-5.000</td>
<td>0.007</td>
<td>0.854</td>
</tr>
<tr>
<td>22</td>
<td>5.914</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/trigger_seq_start_s1/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-5.000</td>
<td>0.007</td>
<td>0.854</td>
</tr>
<tr>
<td>23</td>
<td>6.156</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-5.000</td>
<td>0.011</td>
<td>1.092</td>
</tr>
<tr>
<td>24</td>
<td>6.156</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_1_s5/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-5.000</td>
<td>0.011</td>
<td>1.092</td>
</tr>
<tr>
<td>25</td>
<td>6.156</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_0_s0/CLEAR</td>
<td>clk:[F]</td>
<td>clk:[R]</td>
<td>-5.000</td>
<td>0.011</td>
<td>1.092</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.044</td>
<td>3.294</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>db0/clk_500hz</td>
<td>db0/d2/Q_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.046</td>
<td>3.296</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>db0/clk_500hz</td>
<td>db0/d0/Q_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.046</td>
<td>3.296</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>db0/clk_500hz</td>
<td>db0/d1/Q_s0</td>
</tr>
<tr>
<td>4</td>
<td>3.098</td>
<td>3.348</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>db0/clk_500hz</td>
<td>db0/d2/Q_s0</td>
</tr>
<tr>
<td>5</td>
<td>3.100</td>
<td>3.350</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>db0/clk_500hz</td>
<td>db0/d0/Q_s0</td>
</tr>
<tr>
<td>6</td>
<td>3.100</td>
<td>3.350</td>
<td>0.250</td>
<td>High Pulse Width</td>
<td>db0/clk_500hz</td>
<td>db0/d1/Q_s0</td>
</tr>
<tr>
<td>7</td>
<td>3.134</td>
<td>3.384</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>db1/clk_500hz</td>
<td>db1/d0/Q_s0</td>
</tr>
<tr>
<td>8</td>
<td>3.139</td>
<td>3.389</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>db1/clk_500hz</td>
<td>db1/d2/Q_s0</td>
</tr>
<tr>
<td>9</td>
<td>3.139</td>
<td>3.389</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>db1/clk_500hz</td>
<td>db1/d1/Q_s0</td>
</tr>
<tr>
<td>10</td>
<td>3.161</td>
<td>4.161</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.651</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.274</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.926</td>
</tr>
<tr>
<td class="label">From</td>
<td>hazard_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n78_8:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n78_8</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>R22C52[1][B]</td>
<td>n78_s4/F</td>
</tr>
<tr>
<td>8.366</td>
<td>3.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C52[1][A]</td>
<td>hazard_s0/G</td>
</tr>
<tr>
<td>8.716</td>
<td>0.350</td>
<td>tC2Q</td>
<td>FR</td>
<td>6</td>
<td>R22C52[1][A]</td>
<td style=" font-weight:bold;">hazard_s0/Q</td>
</tr>
<tr>
<td>11.274</td>
<td>2.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.995</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>11.960</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td>11.926</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.370</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.366, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.559, 87.967%; tC2Q: 0.350, 12.033%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.205%; route: 1.313, 65.795%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.920</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.279</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.198</td>
</tr>
<tr>
<td class="label">From</td>
<td>db0/d1/Q_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>headlights_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>db0/clk_500hz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>on:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>db0/clk_500hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>R15C41[0][A]</td>
<td>db0/clk_500hz_s1/Q</td>
</tr>
<tr>
<td>2.918</td>
<td>2.918</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C45[2][A]</td>
<td>db0/d1/Q_s0/CLK</td>
</tr>
<tr>
<td>3.300</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R14C45[2][A]</td>
<td style=" font-weight:bold;">db0/d1/Q_s0/Q</td>
</tr>
<tr>
<td>3.688</td>
<td>0.387</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C45[2][A]</td>
<td>db0/d_data_0_s/I1</td>
</tr>
<tr>
<td>4.204</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>R18C45[2][A]</td>
<td style=" background: #97FFFF;">db0/d_data_0_s/F</td>
</tr>
<tr>
<td>5.879</td>
<td>1.675</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C52[0][B]</td>
<td>n39_s1/I2</td>
</tr>
<tr>
<td>6.141</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C52[0][B]</td>
<td style=" background: #97FFFF;">n39_s1/F</td>
</tr>
<tr>
<td>6.279</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C52[0][A]</td>
<td style=" font-weight:bold;">headlights_s2/GE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>on</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>9</td>
<td>R21C53[0][A]</td>
<td>on_s6/Q</td>
</tr>
<tr>
<td>7.545</td>
<td>2.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C52[0][A]</td>
<td>headlights_s2/G</td>
</tr>
<tr>
<td>7.510</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>headlights_s2</td>
</tr>
<tr>
<td>7.198</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C52[0][A]</td>
<td>headlights_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.373</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.918, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.779, 23.168%; route: 2.200, 65.452%; tC2Q: 0.382, 11.380%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.545, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.133</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.809</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>hazard_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ts1/sequence_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n78_8:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ts1/clk_5hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n78_8</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>R22C52[1][B]</td>
<td>n78_s4/F</td>
</tr>
<tr>
<td>8.366</td>
<td>3.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C52[1][A]</td>
<td>hazard_s0/G</td>
</tr>
<tr>
<td>8.716</td>
<td>0.350</td>
<td>tC2Q</td>
<td>FR</td>
<td>6</td>
<td>R22C52[1][A]</td>
<td style=" font-weight:bold;">hazard_s0/Q</td>
</tr>
<tr>
<td>9.736</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C42[0][A]</td>
<td>ts1/sequence_2_s2/I2</td>
</tr>
<tr>
<td>9.998</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C42[0][A]</td>
<td style=" background: #97FFFF;">ts1/sequence_2_s2/F</td>
</tr>
<tr>
<td>10.809</td>
<td>0.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C42[2][A]</td>
<td style=" font-weight:bold;">ts1/sequence_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ts1/clk_5hz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7</td>
<td>R23C42[0][A]</td>
<td>ts1/clk_5hz_s1/Q</td>
</tr>
<tr>
<td>12.288</td>
<td>2.288</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C42[2][A]</td>
<td>ts1/sequence_0_s0/CLK</td>
</tr>
<tr>
<td>12.253</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ts1/sequence_0_s0</td>
</tr>
<tr>
<td>11.942</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C42[2][A]</td>
<td>ts1/sequence_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.077</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.366, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.262, 10.742%; route: 1.831, 74.936%; tC2Q: 0.350, 14.322%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.288, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.133</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.809</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>hazard_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ts1/sequence_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n78_8:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ts1/clk_5hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n78_8</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>R22C52[1][B]</td>
<td>n78_s4/F</td>
</tr>
<tr>
<td>8.366</td>
<td>3.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C52[1][A]</td>
<td>hazard_s0/G</td>
</tr>
<tr>
<td>8.716</td>
<td>0.350</td>
<td>tC2Q</td>
<td>FR</td>
<td>6</td>
<td>R22C52[1][A]</td>
<td style=" font-weight:bold;">hazard_s0/Q</td>
</tr>
<tr>
<td>9.736</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C42[0][A]</td>
<td>ts1/sequence_2_s2/I2</td>
</tr>
<tr>
<td>9.998</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C42[0][A]</td>
<td style=" background: #97FFFF;">ts1/sequence_2_s2/F</td>
</tr>
<tr>
<td>10.809</td>
<td>0.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C42[1][B]</td>
<td style=" font-weight:bold;">ts1/sequence_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ts1/clk_5hz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7</td>
<td>R23C42[0][A]</td>
<td>ts1/clk_5hz_s1/Q</td>
</tr>
<tr>
<td>12.288</td>
<td>2.288</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C42[1][B]</td>
<td>ts1/sequence_1_s0/CLK</td>
</tr>
<tr>
<td>12.253</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ts1/sequence_1_s0</td>
</tr>
<tr>
<td>11.942</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C42[1][B]</td>
<td>ts1/sequence_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.077</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.366, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.262, 10.742%; route: 1.831, 74.936%; tC2Q: 0.350, 14.322%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.288, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.133</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.809</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.942</td>
</tr>
<tr>
<td class="label">From</td>
<td>hazard_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ts1/sequence_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n78_8:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ts1/clk_5hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n78_8</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>R22C52[1][B]</td>
<td>n78_s4/F</td>
</tr>
<tr>
<td>8.366</td>
<td>3.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C52[1][A]</td>
<td>hazard_s0/G</td>
</tr>
<tr>
<td>8.716</td>
<td>0.350</td>
<td>tC2Q</td>
<td>FR</td>
<td>6</td>
<td>R22C52[1][A]</td>
<td style=" font-weight:bold;">hazard_s0/Q</td>
</tr>
<tr>
<td>9.736</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C42[0][A]</td>
<td>ts1/sequence_2_s2/I2</td>
</tr>
<tr>
<td>9.998</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C42[0][A]</td>
<td style=" background: #97FFFF;">ts1/sequence_2_s2/F</td>
</tr>
<tr>
<td>10.809</td>
<td>0.811</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C42[1][A]</td>
<td style=" font-weight:bold;">ts1/sequence_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ts1/clk_5hz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7</td>
<td>R23C42[0][A]</td>
<td>ts1/clk_5hz_s1/Q</td>
</tr>
<tr>
<td>12.288</td>
<td>2.288</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C42[1][A]</td>
<td>ts1/sequence_2_s0/CLK</td>
</tr>
<tr>
<td>12.253</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ts1/sequence_2_s0</td>
</tr>
<tr>
<td>11.942</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C42[1][A]</td>
<td>ts1/sequence_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.077</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.366, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.262, 10.742%; route: 1.831, 74.936%; tC2Q: 0.350, 14.322%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.288, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.182</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.689</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>hazard_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ts1/sequence_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n78_8:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ts1/clk_5hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n78_8</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>R22C52[1][B]</td>
<td>n78_s4/F</td>
</tr>
<tr>
<td>8.366</td>
<td>3.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C52[1][A]</td>
<td>hazard_s0/G</td>
</tr>
<tr>
<td>8.716</td>
<td>0.350</td>
<td>tC2Q</td>
<td>FR</td>
<td>6</td>
<td>R22C52[1][A]</td>
<td style=" font-weight:bold;">hazard_s0/Q</td>
</tr>
<tr>
<td>10.086</td>
<td>1.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[0][B]</td>
<td>ts1/n141_s1/I2</td>
</tr>
<tr>
<td>10.547</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C41[0][B]</td>
<td style=" background: #97FFFF;">ts1/n141_s1/F</td>
</tr>
<tr>
<td>10.689</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[2][B]</td>
<td style=" font-weight:bold;">ts1/sequence_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ts1/clk_5hz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7</td>
<td>R23C42[0][A]</td>
<td>ts1/clk_5hz_s1/Q</td>
</tr>
<tr>
<td>12.279</td>
<td>2.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[2][B]</td>
<td>ts1/sequence_3_s0/CLK</td>
</tr>
<tr>
<td>12.244</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ts1/sequence_3_s0</td>
</tr>
<tr>
<td>11.871</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C41[2][B]</td>
<td>ts1/sequence_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.087</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.366, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.461, 19.849%; route: 1.513, 65.089%; tC2Q: 0.350, 15.062%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.279, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.182</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.689</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>hazard_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ts1/sequence_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n78_8:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ts1/clk_5hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n78_8</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>R22C52[1][B]</td>
<td>n78_s4/F</td>
</tr>
<tr>
<td>8.366</td>
<td>3.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C52[1][A]</td>
<td>hazard_s0/G</td>
</tr>
<tr>
<td>8.716</td>
<td>0.350</td>
<td>tC2Q</td>
<td>FR</td>
<td>6</td>
<td>R22C52[1][A]</td>
<td style=" font-weight:bold;">hazard_s0/Q</td>
</tr>
<tr>
<td>10.086</td>
<td>1.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[0][B]</td>
<td>ts1/n141_s1/I2</td>
</tr>
<tr>
<td>10.547</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C41[0][B]</td>
<td style=" background: #97FFFF;">ts1/n141_s1/F</td>
</tr>
<tr>
<td>10.689</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[1][B]</td>
<td style=" font-weight:bold;">ts1/sequence_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ts1/clk_5hz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7</td>
<td>R23C42[0][A]</td>
<td>ts1/clk_5hz_s1/Q</td>
</tr>
<tr>
<td>12.279</td>
<td>2.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[1][B]</td>
<td>ts1/sequence_4_s0/CLK</td>
</tr>
<tr>
<td>12.244</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ts1/sequence_4_s0</td>
</tr>
<tr>
<td>11.871</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C41[1][B]</td>
<td>ts1/sequence_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.087</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.366, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.461, 19.849%; route: 1.513, 65.089%; tC2Q: 0.350, 15.062%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.279, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.182</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.689</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.871</td>
</tr>
<tr>
<td class="label">From</td>
<td>hazard_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ts1/sequence_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n78_8:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ts1/clk_5hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n78_8</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>R22C52[1][B]</td>
<td>n78_s4/F</td>
</tr>
<tr>
<td>8.366</td>
<td>3.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C52[1][A]</td>
<td>hazard_s0/G</td>
</tr>
<tr>
<td>8.716</td>
<td>0.350</td>
<td>tC2Q</td>
<td>FR</td>
<td>6</td>
<td>R22C52[1][A]</td>
<td style=" font-weight:bold;">hazard_s0/Q</td>
</tr>
<tr>
<td>10.086</td>
<td>1.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[0][B]</td>
<td>ts1/n141_s1/I2</td>
</tr>
<tr>
<td>10.547</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C41[0][B]</td>
<td style=" background: #97FFFF;">ts1/n141_s1/F</td>
</tr>
<tr>
<td>10.689</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[0][A]</td>
<td style=" font-weight:bold;">ts1/sequence_5_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ts1/clk_5hz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7</td>
<td>R23C42[0][A]</td>
<td>ts1/clk_5hz_s1/Q</td>
</tr>
<tr>
<td>12.279</td>
<td>2.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[0][A]</td>
<td>ts1/sequence_5_s0/CLK</td>
</tr>
<tr>
<td>12.244</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ts1/sequence_5_s0</td>
</tr>
<tr>
<td>11.871</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C41[0][A]</td>
<td>ts1/sequence_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.087</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.366, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.461, 19.849%; route: 1.513, 65.089%; tC2Q: 0.350, 15.062%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.279, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.188</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.926</td>
</tr>
<tr>
<td class="label">From</td>
<td>brake_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n72_9:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n72_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>R22C52[0][B]</td>
<td>n72_s5/F</td>
</tr>
<tr>
<td>8.397</td>
<td>3.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C52[0][A]</td>
<td>brake_s0/G</td>
</tr>
<tr>
<td>8.747</td>
<td>0.350</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R22C52[0][A]</td>
<td style=" font-weight:bold;">brake_s0/Q</td>
</tr>
<tr>
<td>10.738</td>
<td>1.991</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.995</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>11.960</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td>11.926</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.402</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.397, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.991, 85.051%; tC2Q: 0.350, 14.949%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.205%; route: 1.313, 65.795%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.243</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.689</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.933</td>
</tr>
<tr>
<td class="label">From</td>
<td>hazard_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ts1/sequence_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n78_8:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ts1/clk_5hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n78_8</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>R22C52[1][B]</td>
<td>n78_s4/F</td>
</tr>
<tr>
<td>8.366</td>
<td>3.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C52[1][A]</td>
<td>hazard_s0/G</td>
</tr>
<tr>
<td>8.716</td>
<td>0.350</td>
<td>tC2Q</td>
<td>FR</td>
<td>6</td>
<td>R22C52[1][A]</td>
<td style=" font-weight:bold;">hazard_s0/Q</td>
</tr>
<tr>
<td>10.086</td>
<td>1.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[2][A]</td>
<td>ts1/sequence_5_s2/I2</td>
</tr>
<tr>
<td>10.547</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C41[2][A]</td>
<td style=" background: #97FFFF;">ts1/sequence_5_s2/F</td>
</tr>
<tr>
<td>10.689</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[2][B]</td>
<td style=" font-weight:bold;">ts1/sequence_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ts1/clk_5hz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7</td>
<td>R23C42[0][A]</td>
<td>ts1/clk_5hz_s1/Q</td>
</tr>
<tr>
<td>12.279</td>
<td>2.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[2][B]</td>
<td>ts1/sequence_3_s0/CLK</td>
</tr>
<tr>
<td>12.244</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ts1/sequence_3_s0</td>
</tr>
<tr>
<td>11.933</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C41[2][B]</td>
<td>ts1/sequence_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.087</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.366, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.461, 19.849%; route: 1.513, 65.089%; tC2Q: 0.350, 15.062%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.279, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.243</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.689</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.933</td>
</tr>
<tr>
<td class="label">From</td>
<td>hazard_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ts1/sequence_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n78_8:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ts1/clk_5hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n78_8</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>R22C52[1][B]</td>
<td>n78_s4/F</td>
</tr>
<tr>
<td>8.366</td>
<td>3.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C52[1][A]</td>
<td>hazard_s0/G</td>
</tr>
<tr>
<td>8.716</td>
<td>0.350</td>
<td>tC2Q</td>
<td>FR</td>
<td>6</td>
<td>R22C52[1][A]</td>
<td style=" font-weight:bold;">hazard_s0/Q</td>
</tr>
<tr>
<td>10.086</td>
<td>1.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[2][A]</td>
<td>ts1/sequence_5_s2/I2</td>
</tr>
<tr>
<td>10.547</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C41[2][A]</td>
<td style=" background: #97FFFF;">ts1/sequence_5_s2/F</td>
</tr>
<tr>
<td>10.689</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[1][B]</td>
<td style=" font-weight:bold;">ts1/sequence_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ts1/clk_5hz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7</td>
<td>R23C42[0][A]</td>
<td>ts1/clk_5hz_s1/Q</td>
</tr>
<tr>
<td>12.279</td>
<td>2.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[1][B]</td>
<td>ts1/sequence_4_s0/CLK</td>
</tr>
<tr>
<td>12.244</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ts1/sequence_4_s0</td>
</tr>
<tr>
<td>11.933</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C41[1][B]</td>
<td>ts1/sequence_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.087</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.366, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.461, 19.849%; route: 1.513, 65.089%; tC2Q: 0.350, 15.062%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.279, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.243</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.689</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.933</td>
</tr>
<tr>
<td class="label">From</td>
<td>hazard_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ts1/sequence_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n78_8:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ts1/clk_5hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n78_8</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>R22C52[1][B]</td>
<td>n78_s4/F</td>
</tr>
<tr>
<td>8.366</td>
<td>3.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C52[1][A]</td>
<td>hazard_s0/G</td>
</tr>
<tr>
<td>8.716</td>
<td>0.350</td>
<td>tC2Q</td>
<td>FR</td>
<td>6</td>
<td>R22C52[1][A]</td>
<td style=" font-weight:bold;">hazard_s0/Q</td>
</tr>
<tr>
<td>10.086</td>
<td>1.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[2][A]</td>
<td>ts1/sequence_5_s2/I2</td>
</tr>
<tr>
<td>10.547</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C41[2][A]</td>
<td style=" background: #97FFFF;">ts1/sequence_5_s2/F</td>
</tr>
<tr>
<td>10.689</td>
<td>0.142</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[0][A]</td>
<td style=" font-weight:bold;">ts1/sequence_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ts1/clk_5hz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7</td>
<td>R23C42[0][A]</td>
<td>ts1/clk_5hz_s1/Q</td>
</tr>
<tr>
<td>12.279</td>
<td>2.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[0][A]</td>
<td>ts1/sequence_5_s0/CLK</td>
</tr>
<tr>
<td>12.244</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ts1/sequence_5_s0</td>
</tr>
<tr>
<td>11.933</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C41[0][A]</td>
<td>ts1/sequence_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.087</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.366, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.461, 19.849%; route: 1.513, 65.089%; tC2Q: 0.350, 15.062%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.279, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.392</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.488</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.881</td>
</tr>
<tr>
<td class="label">From</td>
<td>hazard_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ts1/sequence_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n78_8:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ts1/clk_5hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n78_8</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>R22C52[1][B]</td>
<td>n78_s4/F</td>
</tr>
<tr>
<td>8.366</td>
<td>3.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C52[1][A]</td>
<td>hazard_s0/G</td>
</tr>
<tr>
<td>8.716</td>
<td>0.350</td>
<td>tC2Q</td>
<td>FR</td>
<td>6</td>
<td>R22C52[1][A]</td>
<td style=" font-weight:bold;">hazard_s0/Q</td>
</tr>
<tr>
<td>10.086</td>
<td>1.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C42[2][B]</td>
<td>ts1/n116_s1/I2</td>
</tr>
<tr>
<td>10.348</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C42[2][B]</td>
<td style=" background: #97FFFF;">ts1/n116_s1/F</td>
</tr>
<tr>
<td>10.488</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C42[2][A]</td>
<td style=" font-weight:bold;">ts1/sequence_0_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ts1/clk_5hz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7</td>
<td>R23C42[0][A]</td>
<td>ts1/clk_5hz_s1/Q</td>
</tr>
<tr>
<td>12.288</td>
<td>2.288</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C42[2][A]</td>
<td>ts1/sequence_0_s0/CLK</td>
</tr>
<tr>
<td>12.253</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ts1/sequence_0_s0</td>
</tr>
<tr>
<td>11.881</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C42[2][A]</td>
<td>ts1/sequence_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.077</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.366, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.262, 12.367%; route: 1.510, 71.143%; tC2Q: 0.350, 16.490%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.288, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.392</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.488</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.881</td>
</tr>
<tr>
<td class="label">From</td>
<td>hazard_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ts1/sequence_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n78_8:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ts1/clk_5hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n78_8</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>R22C52[1][B]</td>
<td>n78_s4/F</td>
</tr>
<tr>
<td>8.366</td>
<td>3.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C52[1][A]</td>
<td>hazard_s0/G</td>
</tr>
<tr>
<td>8.716</td>
<td>0.350</td>
<td>tC2Q</td>
<td>FR</td>
<td>6</td>
<td>R22C52[1][A]</td>
<td style=" font-weight:bold;">hazard_s0/Q</td>
</tr>
<tr>
<td>10.086</td>
<td>1.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C42[2][B]</td>
<td>ts1/n116_s1/I2</td>
</tr>
<tr>
<td>10.348</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C42[2][B]</td>
<td style=" background: #97FFFF;">ts1/n116_s1/F</td>
</tr>
<tr>
<td>10.488</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C42[1][B]</td>
<td style=" font-weight:bold;">ts1/sequence_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ts1/clk_5hz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7</td>
<td>R23C42[0][A]</td>
<td>ts1/clk_5hz_s1/Q</td>
</tr>
<tr>
<td>12.288</td>
<td>2.288</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C42[1][B]</td>
<td>ts1/sequence_1_s0/CLK</td>
</tr>
<tr>
<td>12.253</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ts1/sequence_1_s0</td>
</tr>
<tr>
<td>11.881</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C42[1][B]</td>
<td>ts1/sequence_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.077</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.366, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.262, 12.367%; route: 1.510, 71.143%; tC2Q: 0.350, 16.490%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.288, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.392</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.488</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.881</td>
</tr>
<tr>
<td class="label">From</td>
<td>hazard_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ts1/sequence_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n78_8:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ts1/clk_5hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n78_8</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>R22C52[1][B]</td>
<td>n78_s4/F</td>
</tr>
<tr>
<td>8.366</td>
<td>3.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C52[1][A]</td>
<td>hazard_s0/G</td>
</tr>
<tr>
<td>8.716</td>
<td>0.350</td>
<td>tC2Q</td>
<td>FR</td>
<td>6</td>
<td>R22C52[1][A]</td>
<td style=" font-weight:bold;">hazard_s0/Q</td>
</tr>
<tr>
<td>10.086</td>
<td>1.370</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C42[2][B]</td>
<td>ts1/n116_s1/I2</td>
</tr>
<tr>
<td>10.348</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R20C42[2][B]</td>
<td style=" background: #97FFFF;">ts1/n116_s1/F</td>
</tr>
<tr>
<td>10.488</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C42[1][A]</td>
<td style=" font-weight:bold;">ts1/sequence_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ts1/clk_5hz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7</td>
<td>R23C42[0][A]</td>
<td>ts1/clk_5hz_s1/Q</td>
</tr>
<tr>
<td>12.288</td>
<td>2.288</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C42[1][A]</td>
<td>ts1/sequence_2_s0/CLK</td>
</tr>
<tr>
<td>12.253</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ts1/sequence_2_s0</td>
</tr>
<tr>
<td>11.881</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C42[1][A]</td>
<td>ts1/sequence_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.077</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.366, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.262, 12.367%; route: 1.510, 71.143%; tC2Q: 0.350, 16.490%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.288, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.460</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.466</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.926</td>
</tr>
<tr>
<td class="label">From</td>
<td>t_signal_1_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>on:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>on</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>9</td>
<td>R21C53[0][A]</td>
<td>on_s6/Q</td>
</tr>
<tr>
<td>7.687</td>
<td>2.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C47[2][B]</td>
<td style=" font-weight:bold;">t_signal_1_s6/I3</td>
</tr>
<tr>
<td>8.203</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R20C47[2][B]</td>
<td style=" background: #97FFFF;">t_signal_1_s6/F</td>
</tr>
<tr>
<td>10.466</td>
<td>2.263</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.995</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>11.960</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td>11.926</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.995</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.516, 9.445%; route: 2.263, 41.393%; tC2Q: 2.687, 49.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.205%; route: 1.313, 65.795%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.595</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.331</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.926</td>
</tr>
<tr>
<td class="label">From</td>
<td>t_signal_0_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>on:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>on</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>9</td>
<td>R21C53[0][A]</td>
<td>on_s6/Q</td>
</tr>
<tr>
<td>7.687</td>
<td>2.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C47[1][B]</td>
<td style=" font-weight:bold;">t_signal_0_s6/I3</td>
</tr>
<tr>
<td>8.203</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R20C47[1][B]</td>
<td style=" background: #97FFFF;">t_signal_0_s6/F</td>
</tr>
<tr>
<td>10.331</td>
<td>2.128</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.995</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>11.960</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td>11.926</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.995</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.516, 9.684%; route: 2.128, 39.909%; tC2Q: 2.687, 50.407%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.205%; route: 1.313, 65.795%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.704</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.926</td>
</tr>
<tr>
<td class="label">From</td>
<td>trans_0_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>on:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>on</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>9</td>
<td>R21C53[0][A]</td>
<td>on_s6/Q</td>
</tr>
<tr>
<td>7.697</td>
<td>2.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C52[3][A]</td>
<td style=" font-weight:bold;">trans_0_s6/I3</td>
</tr>
<tr>
<td>8.194</td>
<td>0.498</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C52[3][A]</td>
<td style=" background: #97FFFF;">trans_0_s6/F</td>
</tr>
<tr>
<td>10.222</td>
<td>2.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.995</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>11.960</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td>11.926</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.995</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.498, 9.528%; route: 2.028, 38.829%; tC2Q: 2.697, 51.643%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.205%; route: 1.313, 65.795%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.815</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.926</td>
</tr>
<tr>
<td class="label">From</td>
<td>trans_1_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>on:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>on</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>9</td>
<td>R21C53[0][A]</td>
<td>on_s6/Q</td>
</tr>
<tr>
<td>7.697</td>
<td>2.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C52[2][A]</td>
<td style=" font-weight:bold;">trans_1_s6/I3</td>
</tr>
<tr>
<td>8.223</td>
<td>0.526</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R20C52[2][A]</td>
<td style=" background: #97FFFF;">trans_1_s6/F</td>
</tr>
<tr>
<td>10.110</td>
<td>1.888</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.995</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>11.960</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td>11.926</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.995</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.526, 10.298%; route: 1.888, 36.935%; tC2Q: 2.697, 52.767%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.205%; route: 1.313, 65.795%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.011</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.915</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.926</td>
</tr>
<tr>
<td class="label">From</td>
<td>headlights_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>on:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>on</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>9</td>
<td>R21C53[0][A]</td>
<td>on_s6/Q</td>
</tr>
<tr>
<td>7.545</td>
<td>2.545</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C52[0][A]</td>
<td>headlights_s2/G</td>
</tr>
<tr>
<td>7.895</td>
<td>0.350</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R20C52[0][A]</td>
<td style=" font-weight:bold;">headlights_s2/Q</td>
</tr>
<tr>
<td>9.915</td>
<td>2.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.995</td>
<td>1.313</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>11.960</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td>11.926</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.549</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.545, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.020, 85.232%; tC2Q: 0.350, 14.768%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.205%; route: 1.313, 65.795%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.287</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.180</td>
</tr>
<tr>
<td class="label">From</td>
<td>t_signal_0_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>ts1/sequence_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>on:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ts1/clk_5hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>on</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>9</td>
<td>R21C53[0][A]</td>
<td>on_s6/Q</td>
</tr>
<tr>
<td>7.687</td>
<td>2.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C47[1][B]</td>
<td style=" font-weight:bold;">t_signal_0_s6/I3</td>
</tr>
<tr>
<td>8.203</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R20C47[1][B]</td>
<td style=" background: #97FFFF;">t_signal_0_s6/F</td>
</tr>
<tr>
<td>9.432</td>
<td>1.229</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[1][B]</td>
<td>ts1/n136_s1/I0</td>
</tr>
<tr>
<td>9.893</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C41[1][B]</td>
<td style=" background: #97FFFF;">ts1/n136_s1/F</td>
</tr>
<tr>
<td>9.893</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[1][B]</td>
<td style=" font-weight:bold;">ts1/sequence_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ts1/clk_5hz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7</td>
<td>R23C42[0][A]</td>
<td>ts1/clk_5hz_s1/Q</td>
</tr>
<tr>
<td>12.279</td>
<td>2.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[1][B]</td>
<td>ts1/sequence_4_s0/CLK</td>
</tr>
<tr>
<td>12.244</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ts1/sequence_4_s0</td>
</tr>
<tr>
<td>12.180</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C41[1][B]</td>
<td>ts1/sequence_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.279</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.977, 19.976%; route: 1.229, 25.110%; tC2Q: 2.687, 54.914%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.279, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.811</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>t_signal_1_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>ts1/sequence_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>on:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ts1/clk_5hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>on</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>9</td>
<td>R21C53[0][A]</td>
<td>on_s6/Q</td>
</tr>
<tr>
<td>7.687</td>
<td>2.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C47[2][B]</td>
<td style=" font-weight:bold;">t_signal_1_s6/I3</td>
</tr>
<tr>
<td>8.203</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R20C47[2][B]</td>
<td style=" background: #97FFFF;">t_signal_1_s6/F</td>
</tr>
<tr>
<td>9.295</td>
<td>1.091</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C42[1][B]</td>
<td>ts1/n111_s1/I0</td>
</tr>
<tr>
<td>9.811</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C42[1][B]</td>
<td style=" background: #97FFFF;">ts1/n111_s1/F</td>
</tr>
<tr>
<td>9.811</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C42[1][B]</td>
<td style=" font-weight:bold;">ts1/sequence_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ts1/clk_5hz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7</td>
<td>R23C42[0][A]</td>
<td>ts1/clk_5hz_s1/Q</td>
</tr>
<tr>
<td>12.288</td>
<td>2.288</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C42[1][B]</td>
<td>ts1/sequence_1_s0/CLK</td>
</tr>
<tr>
<td>12.253</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ts1/sequence_1_s0</td>
</tr>
<tr>
<td>12.189</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C42[1][B]</td>
<td>ts1/sequence_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.288</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.033, 21.462%; route: 1.091, 22.683%; tC2Q: 2.687, 55.856%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.288, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.494</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.686</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.180</td>
</tr>
<tr>
<td class="label">From</td>
<td>t_signal_1_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>ts1/sequence_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>on:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ts1/clk_5hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>on</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>9</td>
<td>R21C53[0][A]</td>
<td>on_s6/Q</td>
</tr>
<tr>
<td>7.687</td>
<td>2.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C47[2][B]</td>
<td style=" font-weight:bold;">t_signal_1_s6/I3</td>
</tr>
<tr>
<td>8.203</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R20C47[2][B]</td>
<td style=" background: #97FFFF;">t_signal_1_s6/F</td>
</tr>
<tr>
<td>9.160</td>
<td>0.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[2][B]</td>
<td>ts1/n137_s1/I1</td>
</tr>
<tr>
<td>9.686</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C41[2][B]</td>
<td style=" background: #97FFFF;">ts1/n137_s1/F</td>
</tr>
<tr>
<td>9.686</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[2][B]</td>
<td style=" font-weight:bold;">ts1/sequence_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ts1/clk_5hz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7</td>
<td>R23C42[0][A]</td>
<td>ts1/clk_5hz_s1/Q</td>
</tr>
<tr>
<td>12.279</td>
<td>2.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C41[2][B]</td>
<td>ts1/sequence_3_s0/CLK</td>
</tr>
<tr>
<td>12.244</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ts1/sequence_3_s0</td>
</tr>
<tr>
<td>12.180</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C41[2][B]</td>
<td>ts1/sequence_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.279</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.043, 22.247%; route: 0.956, 20.407%; tC2Q: 2.687, 57.346%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.279, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.503</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.686</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>t_signal_1_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>ts1/sequence_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>on:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ts1/clk_5hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>on</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>9</td>
<td>R21C53[0][A]</td>
<td>on_s6/Q</td>
</tr>
<tr>
<td>7.687</td>
<td>2.687</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C47[2][B]</td>
<td style=" font-weight:bold;">t_signal_1_s6/I3</td>
</tr>
<tr>
<td>8.203</td>
<td>0.516</td>
<td>tINS</td>
<td>FR</td>
<td>9</td>
<td>R20C47[2][B]</td>
<td style=" background: #97FFFF;">t_signal_1_s6/F</td>
</tr>
<tr>
<td>9.160</td>
<td>0.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C42[1][A]</td>
<td>ts1/n110_s1/I0</td>
</tr>
<tr>
<td>9.686</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C42[1][A]</td>
<td style=" background: #97FFFF;">ts1/n110_s1/F</td>
</tr>
<tr>
<td>9.686</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C42[1][A]</td>
<td style=" font-weight:bold;">ts1/sequence_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ts1/clk_5hz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7</td>
<td>R23C42[0][A]</td>
<td>ts1/clk_5hz_s1/Q</td>
</tr>
<tr>
<td>12.288</td>
<td>2.288</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C42[1][A]</td>
<td>ts1/sequence_2_s0/CLK</td>
</tr>
<tr>
<td>12.253</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ts1/sequence_2_s0</td>
</tr>
<tr>
<td>12.189</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C42[1][A]</td>
<td>ts1/sequence_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.288</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.043, 22.247%; route: 0.956, 20.407%; tC2Q: 2.687, 57.346%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.288, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.658</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.242</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.900</td>
</tr>
<tr>
<td class="label">From</td>
<td>db0/n54_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>db0/clk_500hz_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>db0/clk_500hz:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>db0/clk_500hz</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>R15C41[0][A]</td>
<td>db0/clk_500hz_s1/Q</td>
</tr>
<tr>
<td>7.979</td>
<td>2.979</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C41[0][A]</td>
<td style=" font-weight:bold;">db0/n54_s2/I0</td>
</tr>
<tr>
<td>8.242</td>
<td>0.262</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C41[0][A]</td>
<td style=" background: #97FFFF;">db0/n54_s2/F</td>
</tr>
<tr>
<td>8.242</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41[0][A]</td>
<td style=" font-weight:bold;">db0/clk_500hz_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.999</td>
<td>1.316</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41[0][A]</td>
<td>db0/clk_500hz_s1/CLK</td>
</tr>
<tr>
<td>11.964</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>db0/clk_500hz_s1</td>
</tr>
<tr>
<td>11.900</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C41[0][A]</td>
<td>db0/clk_500hz_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.999</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.262, 8.097%; route: 0.000, 0.000%; tC2Q: 2.979, 91.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 34.146%; route: 1.316, 65.854%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.080</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.159</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.239</td>
</tr>
<tr>
<td class="label">From</td>
<td>ts1/n66_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>ts1/clk_5hz_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ts1/clk_5hz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ts1/clk_5hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>7</td>
<td>R23C42[0][A]</td>
<td>ts1/clk_5hz_s1/Q</td>
</tr>
<tr>
<td>0.006</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[0][A]</td>
<td style=" font-weight:bold;">ts1/n66_s2/I0</td>
</tr>
<tr>
<td>0.159</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C42[0][A]</td>
<td style=" background: #97FFFF;">ts1/n66_s2/F</td>
</tr>
<tr>
<td>0.159</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C42[0][A]</td>
<td style=" font-weight:bold;">ts1/clk_5hz_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.179</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[0][A]</td>
<td>ts1/clk_5hz_s1/CLK</td>
</tr>
<tr>
<td>1.214</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>ts1/clk_5hz_s1</td>
</tr>
<tr>
<td>1.239</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C42[0][A]</td>
<td>ts1/clk_5hz_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.179</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 96.226%; route: 0.000, 0.000%; tC2Q: 0.006, 3.774%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.294%; route: 0.503, 42.706%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.066</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.159</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.225</td>
</tr>
<tr>
<td class="label">From</td>
<td>db3/n54_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>db3/clk_500hz_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>db3/clk_500hz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>db3/clk_500hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>R17C49[0][A]</td>
<td>db3/clk_500hz_s1/Q</td>
</tr>
<tr>
<td>0.006</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C49[0][A]</td>
<td style=" font-weight:bold;">db3/n54_s2/I0</td>
</tr>
<tr>
<td>0.159</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C49[0][A]</td>
<td style=" background: #97FFFF;">db3/n54_s2/F</td>
</tr>
<tr>
<td>0.159</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C49[0][A]</td>
<td style=" font-weight:bold;">db3/clk_500hz_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.489</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C49[0][A]</td>
<td>db3/clk_500hz_s1/CLK</td>
</tr>
<tr>
<td>1.200</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>db3/clk_500hz_s1</td>
</tr>
<tr>
<td>1.225</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C49[0][A]</td>
<td>db3/clk_500hz_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.165</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 96.226%; route: 0.000, 0.000%; tC2Q: 0.006, 3.774%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.983%; route: 0.489, 42.017%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.061</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.159</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.220</td>
</tr>
<tr>
<td class="label">From</td>
<td>kp/n59_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>kp/clk_500hz_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>kp/clk_500hz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>kp/clk_500hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R16C52[1][A]</td>
<td>kp/clk_500hz_s1/Q</td>
</tr>
<tr>
<td>0.006</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C52[1][A]</td>
<td style=" font-weight:bold;">kp/n59_s2/I0</td>
</tr>
<tr>
<td>0.159</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C52[1][A]</td>
<td style=" background: #97FFFF;">kp/n59_s2/F</td>
</tr>
<tr>
<td>0.159</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C52[1][A]</td>
<td style=" font-weight:bold;">kp/clk_500hz_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.160</td>
<td>0.484</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C52[1][A]</td>
<td>kp/clk_500hz_s1/CLK</td>
</tr>
<tr>
<td>1.195</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>kp/clk_500hz_s1</td>
</tr>
<tr>
<td>1.220</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C52[1][A]</td>
<td>kp/clk_500hz_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.160</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 96.226%; route: 0.000, 0.000%; tC2Q: 0.006, 3.774%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.245%; route: 0.484, 41.755%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.059</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.159</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.218</td>
</tr>
<tr>
<td class="label">From</td>
<td>db1/n54_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>db1/clk_500hz_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>db1/clk_500hz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>db1/clk_500hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>R15C44[0][A]</td>
<td>db1/clk_500hz_s1/Q</td>
</tr>
<tr>
<td>0.006</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[0][A]</td>
<td style=" font-weight:bold;">db1/n54_s2/I0</td>
</tr>
<tr>
<td>0.159</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C44[0][A]</td>
<td style=" background: #97FFFF;">db1/n54_s2/F</td>
</tr>
<tr>
<td>0.159</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C44[0][A]</td>
<td style=" font-weight:bold;">db1/clk_500hz_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.158</td>
<td>0.483</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C44[0][A]</td>
<td>db1/clk_500hz_s1/CLK</td>
</tr>
<tr>
<td>1.193</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>db1/clk_500hz_s1</td>
</tr>
<tr>
<td>1.218</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C44[0][A]</td>
<td>db1/clk_500hz_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.158</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 96.226%; route: 0.000, 0.000%; tC2Q: 0.006, 3.774%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.308%; route: 0.483, 41.692%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.159</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.217</td>
</tr>
<tr>
<td class="label">From</td>
<td>db2/n54_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>db2/clk_500hz_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>db2/clk_500hz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>db2/clk_500hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>R17C43[0][A]</td>
<td>db2/clk_500hz_s1/Q</td>
</tr>
<tr>
<td>0.006</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[0][A]</td>
<td style=" font-weight:bold;">db2/n54_s2/I0</td>
</tr>
<tr>
<td>0.159</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C43[0][A]</td>
<td style=" background: #97FFFF;">db2/n54_s2/F</td>
</tr>
<tr>
<td>0.159</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[0][A]</td>
<td style=" font-weight:bold;">db2/clk_500hz_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.157</td>
<td>0.481</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[0][A]</td>
<td>db2/clk_500hz_s1/CLK</td>
</tr>
<tr>
<td>1.192</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>db2/clk_500hz_s1</td>
</tr>
<tr>
<td>1.217</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C43[0][A]</td>
<td>db2/clk_500hz_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.157</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 96.226%; route: 0.000, 0.000%; tC2Q: 0.006, 3.774%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.384%; route: 0.481, 41.616%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.793</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>51.592</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>52.385</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>50.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>51.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>51.328</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>14</td>
<td>R20C44[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
</tr>
<tr>
<td>51.439</td>
<td>0.111</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C44[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/n801_s1/I0</td>
</tr>
<tr>
<td>51.592</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C44[0][B]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_ao_top/n801_s1/F</td>
</tr>
<tr>
<td>51.592</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C44[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>158</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>52.325</td>
<td>0.974</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C44[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>52.360</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>52.385</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C44[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.141</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 37.500%; route: 0.111, 27.206%; tC2Q: 0.144, 35.294%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 58.101%; route: 0.974, 41.899%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.106</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.338</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.444</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>on:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>on</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R21C53[0][A]</td>
<td>on_s6/Q</td>
</tr>
<tr>
<td>1.338</td>
<td>1.338</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.196</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td>1.444</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.161</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.338, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.208%; route: 0.485, 41.792%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.053</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.138</td>
</tr>
<tr>
<td class="label">From</td>
<td>kp/n162_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>db0/d0/Q_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>kp/clk_500hz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>db0/clk_500hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>kp/clk_500hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R16C52[1][A]</td>
<td>kp/clk_500hz_s1/Q</td>
</tr>
<tr>
<td>0.805</td>
<td>0.805</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C45[1][A]</td>
<td>kp/n162_s0/CLK</td>
</tr>
<tr>
<td>0.949</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C45[1][A]</td>
<td style=" font-weight:bold;">kp/n162_s0/Q</td>
</tr>
<tr>
<td>1.191</td>
<td>0.242</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C45[0][B]</td>
<td style=" font-weight:bold;">db0/d0/Q_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>db0/clk_500hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>R15C41[0][A]</td>
<td>db0/clk_500hz_s1/Q</td>
</tr>
<tr>
<td>1.090</td>
<td>1.090</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C45[0][B]</td>
<td>db0/d0/Q_s0/CLK</td>
</tr>
<tr>
<td>1.125</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>db0/d0/Q_s0</td>
</tr>
<tr>
<td>1.138</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C45[0][B]</td>
<td>db0/d0/Q_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.285</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.805, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.242, 62.694%; tC2Q: 0.144, 37.306%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.090, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.118</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.222</td>
</tr>
<tr>
<td class="label">From</td>
<td>db0/n54_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>db0/clk_500hz_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>db0/clk_500hz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>db0/clk_500hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>R15C41[0][A]</td>
<td>db0/clk_500hz_s1/Q</td>
</tr>
<tr>
<td>1.187</td>
<td>1.187</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41[0][A]</td>
<td style=" font-weight:bold;">db0/n54_s2/I0</td>
</tr>
<tr>
<td>1.340</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C41[0][A]</td>
<td style=" background: #97FFFF;">db0/n54_s2/F</td>
</tr>
<tr>
<td>1.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C41[0][A]</td>
<td style=" font-weight:bold;">db0/clk_500hz_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.162</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41[0][A]</td>
<td>db0/clk_500hz_s1/CLK</td>
</tr>
<tr>
<td>1.197</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>db0/clk_500hz_s1</td>
</tr>
<tr>
<td>1.222</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C41[0][A]</td>
<td>db0/clk_500hz_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.162</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 11.416%; route: 0.000, 0.000%; tC2Q: 1.187, 88.584%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.108%; route: 0.487, 41.892%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.187</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.168</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.982</td>
</tr>
<tr>
<td class="label">From</td>
<td>kp/n164_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>db3/d0/Q_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>kp/clk_500hz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>db3/clk_500hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>kp/clk_500hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R16C52[1][A]</td>
<td>kp/clk_500hz_s1/Q</td>
</tr>
<tr>
<td>0.806</td>
<td>0.806</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C52[0][A]</td>
<td>kp/n164_s1/CLK</td>
</tr>
<tr>
<td>0.950</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C52[0][A]</td>
<td style=" font-weight:bold;">kp/n164_s1/Q</td>
</tr>
<tr>
<td>1.168</td>
<td>0.218</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C48[0][A]</td>
<td style=" font-weight:bold;">db3/d0/Q_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>db3/clk_500hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>R17C49[0][A]</td>
<td>db3/clk_500hz_s1/Q</td>
</tr>
<tr>
<td>1.041</td>
<td>1.041</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C48[0][A]</td>
<td>db3/d0/Q_s0/CLK</td>
</tr>
<tr>
<td>1.076</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>db3/d0/Q_s0</td>
</tr>
<tr>
<td>0.982</td>
<td>-0.094</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C48[0][A]</td>
<td>db3/d0/Q_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.806, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.218, 60.221%; tC2Q: 0.144, 39.779%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.041, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.637</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.444</td>
</tr>
<tr>
<td class="label">From</td>
<td>kp/n162_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>kp/clk_500hz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>kp/clk_500hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R16C52[1][A]</td>
<td>kp/clk_500hz_s1/Q</td>
</tr>
<tr>
<td>0.805</td>
<td>0.805</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C45[1][A]</td>
<td>kp/n162_s0/CLK</td>
</tr>
<tr>
<td>0.946</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R14C45[1][A]</td>
<td style=" font-weight:bold;">kp/n162_s0/Q</td>
</tr>
<tr>
<td>1.015</td>
<td>0.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C45[0][A]</td>
<td>kp/data_0_s/I1</td>
</tr>
<tr>
<td>1.269</td>
<td>0.254</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C45[0][A]</td>
<td style=" background: #97FFFF;">kp/data_0_s/F</td>
</tr>
<tr>
<td>1.637</td>
<td>0.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/DI[14]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.161</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.196</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
<tr>
<td>1.444</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[13]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.356</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.805, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.254, 30.529%; route: 0.437, 52.524%; tC2Q: 0.141, 16.947%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.208%; route: 0.485, 41.792%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.301</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.089</td>
</tr>
<tr>
<td class="label">From</td>
<td>kp/n159_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>db3/d0/Q_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>kp/clk_500hz:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>db3/clk_500hz:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>kp/clk_500hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>13</td>
<td>R16C52[1][A]</td>
<td>kp/clk_500hz_s1/Q</td>
</tr>
<tr>
<td>0.814</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C50[1][A]</td>
<td>kp/n159_s0/CLK</td>
</tr>
<tr>
<td>0.958</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C50[1][A]</td>
<td style=" font-weight:bold;">kp/n159_s0/Q</td>
</tr>
<tr>
<td>1.301</td>
<td>0.343</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C48[0][A]</td>
<td style=" font-weight:bold;">db3/d0/Q_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>db3/clk_500hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>R17C49[0][A]</td>
<td>db3/clk_500hz_s1/Q</td>
</tr>
<tr>
<td>1.041</td>
<td>1.041</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C48[0][A]</td>
<td>db3/d0/Q_s0/CLK</td>
</tr>
<tr>
<td>1.076</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>db3/d0/Q_s0</td>
</tr>
<tr>
<td>1.089</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C48[0][A]</td>
<td>db3/d0/Q_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.226</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.343, 70.431%; tC2Q: 0.144, 29.569%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.041, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.247</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.877</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.630</td>
</tr>
<tr>
<td class="label">From</td>
<td>hazard_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hazard_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n78_8:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n78_8:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n78_8</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>R22C52[1][B]</td>
<td>n78_s4/F</td>
</tr>
<tr>
<td>6.605</td>
<td>1.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C52[1][A]</td>
<td>hazard_s0/G</td>
</tr>
<tr>
<td>6.718</td>
<td>0.113</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R22C52[1][A]</td>
<td style=" font-weight:bold;">hazard_s0/Q</td>
</tr>
<tr>
<td>6.724</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C52[1][A]</td>
<td>n79_s2/I0</td>
</tr>
<tr>
<td>6.877</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C52[1][A]</td>
<td style=" background: #97FFFF;">n79_s2/F</td>
</tr>
<tr>
<td>6.877</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C52[1][A]</td>
<td style=" font-weight:bold;">hazard_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n78_8</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>R22C52[1][B]</td>
<td>n78_s4/F</td>
</tr>
<tr>
<td>6.605</td>
<td>1.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C52[1][A]</td>
<td>hazard_s0/G</td>
</tr>
<tr>
<td>6.630</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C52[1][A]</td>
<td>hazard_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.605, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 56.250%; route: 0.006, 2.206%; tC2Q: 0.113, 41.544%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.605, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.247</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.054</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.807</td>
</tr>
<tr>
<td class="label">From</td>
<td>brake_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>brake_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n72_9:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n72_9:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n72_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>R22C52[0][B]</td>
<td>n72_s5/F</td>
</tr>
<tr>
<td>6.782</td>
<td>1.782</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C52[0][A]</td>
<td>brake_s0/G</td>
</tr>
<tr>
<td>6.895</td>
<td>0.113</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R22C52[0][A]</td>
<td style=" font-weight:bold;">brake_s0/Q</td>
</tr>
<tr>
<td>6.901</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C52[0][A]</td>
<td>n73_s2/I0</td>
</tr>
<tr>
<td>7.054</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C52[0][A]</td>
<td style=" background: #97FFFF;">n73_s2/F</td>
</tr>
<tr>
<td>7.054</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C52[0][A]</td>
<td style=" font-weight:bold;">brake_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n72_9</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>R22C52[0][B]</td>
<td>n72_s5/F</td>
</tr>
<tr>
<td>6.782</td>
<td>1.782</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C52[0][A]</td>
<td>brake_s0/G</td>
</tr>
<tr>
<td>6.807</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C52[0][A]</td>
<td>brake_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.782, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 56.250%; route: 0.006, 2.206%; tC2Q: 0.113, 41.544%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.782, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.247</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.650</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.403</td>
</tr>
<tr>
<td class="label">From</td>
<td>headlights_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>headlights_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>on:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>on:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>on</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>9</td>
<td>R21C53[0][A]</td>
<td>on_s6/Q</td>
</tr>
<tr>
<td>6.378</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C52[0][A]</td>
<td>headlights_s2/G</td>
</tr>
<tr>
<td>6.491</td>
<td>0.113</td>
<td>tC2Q</td>
<td>FF</td>
<td>3</td>
<td>R20C52[0][A]</td>
<td style=" font-weight:bold;">headlights_s2/Q</td>
</tr>
<tr>
<td>6.497</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C52[0][A]</td>
<td>n40_s2/I0</td>
</tr>
<tr>
<td>6.650</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C52[0][A]</td>
<td style=" background: #97FFFF;">n40_s2/F</td>
</tr>
<tr>
<td>6.650</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C52[0][A]</td>
<td style=" font-weight:bold;">headlights_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>on</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>9</td>
<td>R21C53[0][A]</td>
<td>on_s6/Q</td>
</tr>
<tr>
<td>6.378</td>
<td>1.378</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C52[0][A]</td>
<td>headlights_s2/G</td>
</tr>
<tr>
<td>6.403</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C52[0][A]</td>
<td>headlights_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.378, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 56.250%; route: 0.006, 2.206%; tC2Q: 0.113, 41.544%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.378, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.624</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.349</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/word_count_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/word_count_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>158</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.323</td>
<td>0.973</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/word_count_7_s0/CLK</td>
</tr>
<tr>
<td>2.464</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R23C48[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/word_count_7_s0/Q</td>
</tr>
<tr>
<td>2.470</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C48[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/data_to_word_counter_7_s1/I1</td>
</tr>
<tr>
<td>2.623</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C48[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_ao_top/data_to_word_counter_7_s1/F</td>
</tr>
<tr>
<td>2.623</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C48[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/word_count_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>158</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.323</td>
<td>0.973</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C48[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/word_count_7_s0/CLK</td>
</tr>
<tr>
<td>2.349</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C48[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/word_count_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 58.145%; route: 0.973, 41.855%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 58.145%; route: 0.973, 41.855%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.492</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.217</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s6</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.192</td>
<td>0.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s6/CLK</td>
</tr>
<tr>
<td>1.333</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R20C46[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s6/Q</td>
</tr>
<tr>
<td>1.339</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C46[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/n143_s3/I0</td>
</tr>
<tr>
<td>1.492</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C46[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/n143_s3/F</td>
</tr>
<tr>
<td>1.492</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C46[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s6/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.192</td>
<td>0.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s6/CLK</td>
</tr>
<tr>
<td>1.217</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C46[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 56.681%; route: 0.516, 43.319%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 56.681%; route: 0.516, 43.319%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.621</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.346</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/word_count_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/word_count_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>158</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.321</td>
<td>0.970</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/word_count_3_s0/CLK</td>
</tr>
<tr>
<td>2.462</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R22C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/word_count_3_s0/Q</td>
</tr>
<tr>
<td>2.468</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C49[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/data_to_word_counter_3_s2/I2</td>
</tr>
<tr>
<td>2.621</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C49[0][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_ao_top/data_to_word_counter_3_s2/F</td>
</tr>
<tr>
<td>2.621</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C49[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/word_count_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>158</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.321</td>
<td>0.970</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C49[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/word_count_3_s0/CLK</td>
</tr>
<tr>
<td>2.346</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C49[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/word_count_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 58.201%; route: 0.970, 41.799%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 58.201%; route: 0.970, 41.799%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.479</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.204</td>
</tr>
<tr>
<td class="label">From</td>
<td>ts1/counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ts1/counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.179</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[1][A]</td>
<td>ts1/counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.320</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R23C42[1][A]</td>
<td style=" font-weight:bold;">ts1/counter_0_s0/Q</td>
</tr>
<tr>
<td>1.326</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C42[1][A]</td>
<td>ts1/n29_s2/I0</td>
</tr>
<tr>
<td>1.479</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C42[1][A]</td>
<td style=" background: #97FFFF;">ts1/n29_s2/F</td>
</tr>
<tr>
<td>1.479</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C42[1][A]</td>
<td style=" font-weight:bold;">ts1/counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.179</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C42[1][A]</td>
<td>ts1/counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.204</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C42[1][A]</td>
<td>ts1/counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.294%; route: 0.503, 42.706%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.294%; route: 0.503, 42.706%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.465</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.190</td>
</tr>
<tr>
<td class="label">From</td>
<td>db3/counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>db3/counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.489</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C49[1][A]</td>
<td>db3/counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.306</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C49[1][A]</td>
<td style=" font-weight:bold;">db3/counter_0_s0/Q</td>
</tr>
<tr>
<td>1.312</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C49[1][A]</td>
<td>db3/n23_s2/I0</td>
</tr>
<tr>
<td>1.465</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C49[1][A]</td>
<td style=" background: #97FFFF;">db3/n23_s2/F</td>
</tr>
<tr>
<td>1.465</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C49[1][A]</td>
<td style=" font-weight:bold;">db3/counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.165</td>
<td>0.489</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C49[1][A]</td>
<td>db3/counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.190</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C49[1][A]</td>
<td>db3/counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 57.983%; route: 0.489, 42.017%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.983%; route: 0.489, 42.017%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.457</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>db2/counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>db2/counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.157</td>
<td>0.481</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[1][A]</td>
<td>db2/counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.298</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R17C43[1][A]</td>
<td style=" font-weight:bold;">db2/counter_0_s0/Q</td>
</tr>
<tr>
<td>1.304</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[1][A]</td>
<td>db2/n23_s2/I0</td>
</tr>
<tr>
<td>1.457</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C43[1][A]</td>
<td style=" background: #97FFFF;">db2/n23_s2/F</td>
</tr>
<tr>
<td>1.457</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C43[1][A]</td>
<td style=" font-weight:bold;">db2/counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.157</td>
<td>0.481</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C43[1][A]</td>
<td>db2/counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.182</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C43[1][A]</td>
<td>db2/counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.384%; route: 0.481, 41.616%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.384%; route: 0.481, 41.616%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.462</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.187</td>
</tr>
<tr>
<td class="label">From</td>
<td>db1/counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>db1/counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.162</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C45[1][A]</td>
<td>db1/counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.303</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R15C45[1][A]</td>
<td style=" font-weight:bold;">db1/counter_0_s0/Q</td>
</tr>
<tr>
<td>1.309</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[1][A]</td>
<td>db1/n23_s2/I0</td>
</tr>
<tr>
<td>1.462</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C45[1][A]</td>
<td style=" background: #97FFFF;">db1/n23_s2/F</td>
</tr>
<tr>
<td>1.462</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C45[1][A]</td>
<td style=" font-weight:bold;">db1/counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.162</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C45[1][A]</td>
<td>db1/counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.187</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C45[1][A]</td>
<td>db1/counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.108%; route: 0.487, 41.892%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.108%; route: 0.487, 41.892%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.462</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.187</td>
</tr>
<tr>
<td class="label">From</td>
<td>db0/counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>db0/counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.162</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41[1][A]</td>
<td>db0/counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.303</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R15C41[1][A]</td>
<td style=" font-weight:bold;">db0/counter_0_s0/Q</td>
</tr>
<tr>
<td>1.309</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C41[1][A]</td>
<td>db0/n23_s2/I0</td>
</tr>
<tr>
<td>1.462</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C41[1][A]</td>
<td style=" background: #97FFFF;">db0/n23_s2/F</td>
</tr>
<tr>
<td>1.462</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C41[1][A]</td>
<td style=" font-weight:bold;">db0/counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.162</td>
<td>0.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C41[1][A]</td>
<td>db0/counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.187</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C41[1][A]</td>
<td>db0/counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.108%; route: 0.487, 41.892%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.108%; route: 0.487, 41.892%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.459</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.183</td>
</tr>
<tr>
<td class="label">From</td>
<td>kp/counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>kp/counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.158</td>
<td>0.483</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C48[1][A]</td>
<td>kp/counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.299</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R15C48[1][A]</td>
<td style=" font-weight:bold;">kp/counter_0_s0/Q</td>
</tr>
<tr>
<td>1.306</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C48[1][A]</td>
<td>kp/n25_s2/I0</td>
</tr>
<tr>
<td>1.459</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C48[1][A]</td>
<td style=" background: #97FFFF;">kp/n25_s2/F</td>
</tr>
<tr>
<td>1.459</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C48[1][A]</td>
<td style=" font-weight:bold;">kp/counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.158</td>
<td>0.483</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C48[1][A]</td>
<td>kp/counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.183</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C48[1][A]</td>
<td>kp/counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 58.308%; route: 0.483, 41.692%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 58.308%; route: 0.483, 41.692%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.278</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.628</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.350</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/address_counter_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/address_counter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>158</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.325</td>
<td>0.974</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/address_counter_5_s0/CLK</td>
</tr>
<tr>
<td>2.466</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R20C43[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/address_counter_5_s0/Q</td>
</tr>
<tr>
<td>2.475</td>
<td>0.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C43[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/data_to_addr_counter_5_s0/I2</td>
</tr>
<tr>
<td>2.628</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C43[1][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_ao_top/data_to_addr_counter_5_s0/F</td>
</tr>
<tr>
<td>2.628</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C43[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/address_counter_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>0.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>1.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>158</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>2.325</td>
<td>0.974</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/address_counter_5_s0/CLK</td>
</tr>
<tr>
<td>2.350</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C43[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/address_counter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.351, 58.114%; route: 0.974, 41.886%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 50.495%; route: 0.009, 2.970%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 58.114%; route: 0.974, 41.886%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.657</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>48.703</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>53.360</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>45.000</td>
<td>45.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>45.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>45.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>45.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>47.035</td>
<td>1.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C48[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>47.477</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>23</td>
<td>R20C48[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>48.703</td>
<td>1.226</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C44[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/capture_end_tck_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>158</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.743</td>
<td>2.377</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C44[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_2_s0/CLK</td>
</tr>
<tr>
<td>53.708</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td>53.360</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C44[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.708</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 33.789%; route: 1.347, 66.211%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.226, 73.483%; tC2Q: 0.442, 26.517%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.365, 36.473%; route: 2.377, 63.527%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.735</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>48.627</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>53.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>45.000</td>
<td>45.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>45.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>45.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>45.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>47.035</td>
<td>1.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C48[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>47.477</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>23</td>
<td>R20C48[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>48.627</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C44[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>158</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.745</td>
<td>2.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C44[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>53.710</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>53.362</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C44[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.710</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 33.789%; route: 1.347, 66.211%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.150, 72.214%; tC2Q: 0.442, 27.786%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.365, 36.449%; route: 2.380, 63.551%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.735</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>48.627</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>53.362</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>45.000</td>
<td>45.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>45.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>45.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>45.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>47.035</td>
<td>1.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C48[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>47.477</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>23</td>
<td>R20C48[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>48.627</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C44[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/capture_end_tck_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.682</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.365</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>158</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>53.745</td>
<td>2.380</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C44[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_1_s0/CLK</td>
</tr>
<tr>
<td>53.710</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td>53.362</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C44[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.710</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 33.789%; route: 1.347, 66.211%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.150, 72.214%; tC2Q: 0.442, 27.786%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.365, 36.449%; route: 2.380, 63.551%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.630</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.042</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_0_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.035</td>
<td>1.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C48[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.477</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>23</td>
<td>R20C48[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.042</td>
<td>1.565</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C47[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.020</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLK</td>
</tr>
<tr>
<td>11.673</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C47[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_0_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 33.789%; route: 1.347, 66.211%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.565, 77.958%; tC2Q: 0.442, 22.042%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.787%; route: 1.337, 66.213%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.630</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.042</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_1_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.035</td>
<td>1.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C48[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.477</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>23</td>
<td>R20C48[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.042</td>
<td>1.565</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C47[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_1_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.020</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_1_s5/CLK</td>
</tr>
<tr>
<td>11.673</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C47[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_1_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 33.789%; route: 1.347, 66.211%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.565, 77.958%; tC2Q: 0.442, 22.042%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.787%; route: 1.337, 66.213%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.630</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.042</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.035</td>
<td>1.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C48[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.477</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>23</td>
<td>R20C48[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.042</td>
<td>1.565</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C47[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/internal_reg_start_syn_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.020</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_0_s0/CLK</td>
</tr>
<tr>
<td>11.673</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C47[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 33.789%; route: 1.347, 66.211%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.565, 77.958%; tC2Q: 0.442, 22.042%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.787%; route: 1.337, 66.213%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.630</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.042</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.673</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.035</td>
<td>1.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C48[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.477</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>23</td>
<td>R20C48[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>9.042</td>
<td>1.565</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C47[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/internal_reg_start_syn_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.020</td>
<td>1.337</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_1_s0/CLK</td>
</tr>
<tr>
<td>11.673</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C47[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 33.789%; route: 1.347, 66.211%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.565, 77.958%; tC2Q: 0.442, 22.042%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.787%; route: 1.337, 66.213%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.961</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.721</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.682</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.035</td>
<td>1.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C48[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.477</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>23</td>
<td>R20C48[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>8.721</td>
<td>1.244</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>11.682</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C44[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 33.789%; route: 1.347, 66.211%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.244, 73.758%; tC2Q: 0.442, 26.242%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.961</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.721</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.682</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/capture_start_sel_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.035</td>
<td>1.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C48[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.477</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>23</td>
<td>R20C48[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>8.721</td>
<td>1.244</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/capture_start_sel_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_start_sel_s1/CLK</td>
</tr>
<tr>
<td>11.682</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C44[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_start_sel_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 33.789%; route: 1.347, 66.211%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.244, 73.758%; tC2Q: 0.442, 26.242%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.961</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.721</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.682</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/trigger_seq_start_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.035</td>
<td>1.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C48[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.477</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>23</td>
<td>R20C48[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>8.721</td>
<td>1.244</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C44[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/trigger_seq_start_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.029</td>
<td>1.347</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/trigger_seq_start_s1/CLK</td>
</tr>
<tr>
<td>11.682</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C44[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/trigger_seq_start_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 33.789%; route: 1.347, 66.211%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.244, 73.758%; tC2Q: 0.442, 26.242%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.631%; route: 1.347, 66.369%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.059</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.627</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.686</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.035</td>
<td>1.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C48[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.477</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>23</td>
<td>R20C48[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>8.627</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C45[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.034</td>
<td>1.351</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C45[3][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLK</td>
</tr>
<tr>
<td>11.686</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C45[3][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 33.789%; route: 1.347, 66.211%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.150, 72.214%; tC2Q: 0.442, 27.786%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.559%; route: 1.351, 66.441%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.457</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.691</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_4_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.035</td>
<td>1.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C48[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.477</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>23</td>
<td>R20C48[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>8.235</td>
<td>0.757</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_4_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.039</td>
<td>1.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[1][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_4_s5/CLK</td>
</tr>
<tr>
<td>11.691</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C45[1][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_4_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 33.789%; route: 1.347, 66.211%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.757, 63.125%; tC2Q: 0.442, 36.875%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.476%; route: 1.356, 66.524%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.457</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.691</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.035</td>
<td>1.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C48[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.477</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>23</td>
<td>R20C48[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>8.235</td>
<td>0.757</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.039</td>
<td>1.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_loop_s1/CLK</td>
</tr>
<tr>
<td>11.691</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C45[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 33.789%; route: 1.347, 66.211%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.757, 63.125%; tC2Q: 0.442, 36.875%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.476%; route: 1.356, 66.524%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.457</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.691</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.035</td>
<td>1.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C48[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.477</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>23</td>
<td>R20C48[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>8.235</td>
<td>0.757</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.039</td>
<td>1.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[3][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLK</td>
</tr>
<tr>
<td>11.691</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C45[3][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 33.789%; route: 1.347, 66.211%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.757, 63.125%; tC2Q: 0.442, 36.875%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.476%; route: 1.356, 66.524%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.457</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.691</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_dly_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.035</td>
<td>1.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C48[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.477</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>23</td>
<td>R20C48[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>8.235</td>
<td>0.757</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/capture_end_dly_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.039</td>
<td>1.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_dly_s0/CLK</td>
</tr>
<tr>
<td>11.691</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C45[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_dly_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 33.789%; route: 1.347, 66.211%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.757, 63.125%; tC2Q: 0.442, 36.875%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.476%; route: 1.356, 66.524%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.457</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.691</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_dly_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.035</td>
<td>1.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C48[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.477</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>23</td>
<td>R20C48[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>8.235</td>
<td>0.757</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/internal_reg_start_dly_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.039</td>
<td>1.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_dly_0_s0/CLK</td>
</tr>
<tr>
<td>11.691</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C45[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_dly_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 33.789%; route: 1.347, 66.211%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.757, 63.125%; tC2Q: 0.442, 36.875%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.476%; route: 1.356, 66.524%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.457</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.691</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_dly_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.035</td>
<td>1.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C48[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.477</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>23</td>
<td>R20C48[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>8.235</td>
<td>0.757</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C45[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/internal_reg_start_dly_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.039</td>
<td>1.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_dly_1_s0/CLK</td>
</tr>
<tr>
<td>11.691</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C45[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_dly_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 33.789%; route: 1.347, 66.211%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.757, 63.125%; tC2Q: 0.442, 36.875%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.476%; route: 1.356, 66.524%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.466</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.701</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_3_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.035</td>
<td>1.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C48[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.477</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>23</td>
<td>R20C48[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>8.235</td>
<td>0.757</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C46[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_3_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.048</td>
<td>1.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_3_s5/CLK</td>
</tr>
<tr>
<td>11.701</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C46[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_3_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 33.789%; route: 1.347, 66.211%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.757, 63.125%; tC2Q: 0.442, 36.875%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.323%; route: 1.366, 66.677%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.466</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.701</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_6_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.035</td>
<td>1.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C48[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.477</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>23</td>
<td>R20C48[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>8.235</td>
<td>0.757</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C46[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_6_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.048</td>
<td>1.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_6_s5/CLK</td>
</tr>
<tr>
<td>11.701</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C46[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_6_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 33.789%; route: 1.347, 66.211%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.757, 63.125%; tC2Q: 0.442, 36.875%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.323%; route: 1.366, 66.677%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.466</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.701</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_7_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.035</td>
<td>1.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C48[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.477</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>23</td>
<td>R20C48[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>8.235</td>
<td>0.757</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C46[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_7_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.048</td>
<td>1.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[1][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_7_s5/CLK</td>
</tr>
<tr>
<td>11.701</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C46[1][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_7_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 33.789%; route: 1.347, 66.211%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.757, 63.125%; tC2Q: 0.442, 36.875%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.323%; route: 1.366, 66.677%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.466</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.701</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.035</td>
<td>1.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C48[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.477</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>23</td>
<td>R20C48[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>8.235</td>
<td>0.757</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C46[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s6/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.048</td>
<td>1.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s6/CLK</td>
</tr>
<tr>
<td>11.701</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C46[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 33.789%; route: 1.347, 66.211%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.757, 63.125%; tC2Q: 0.442, 36.875%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.323%; route: 1.366, 66.677%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.466</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.701</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.035</td>
<td>1.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C48[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.477</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>23</td>
<td>R20C48[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>8.235</td>
<td>0.757</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C46[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.048</td>
<td>1.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[3][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLK</td>
</tr>
<tr>
<td>11.701</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C46[3][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 33.789%; route: 1.347, 66.211%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.757, 63.125%; tC2Q: 0.442, 36.875%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.323%; route: 1.366, 66.677%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.466</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.701</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>7.035</td>
<td>1.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C48[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>7.477</td>
<td>0.442</td>
<td>tC2Q</td>
<td>FF</td>
<td>23</td>
<td>R20C48[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>8.235</td>
<td>0.757</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C46[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>12.048</td>
<td>1.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLK</td>
</tr>
<tr>
<td>11.701</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C46[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.688, 33.789%; route: 1.347, 66.211%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.757, 63.125%; tC2Q: 0.442, 36.875%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 33.323%; route: 1.366, 66.677%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.756</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>7.390</td>
</tr>
<tr>
<td class="label">From</td>
<td>on_s8</td>
</tr>
<tr>
<td class="label">To</td>
<td>on_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>n24_13:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n24_13:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n24_13</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2</td>
<td>R21C52[3][B]</td>
<td>n24_s6/F</td>
</tr>
<tr>
<td>3.131</td>
<td>3.131</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C53[0][B]</td>
<td style=" font-weight:bold;">on_s8/I1</td>
</tr>
<tr>
<td>3.521</td>
<td>0.390</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C53[0][B]</td>
<td style=" background: #97FFFF;">on_s8/F</td>
</tr>
<tr>
<td>3.634</td>
<td>0.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C53[0][A]</td>
<td style=" font-weight:bold;">on_s6/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n24_13</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R21C52[3][B]</td>
<td>n24_s6/F</td>
</tr>
<tr>
<td>7.737</td>
<td>2.737</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C53[0][A]</td>
<td>on_s6/G</td>
</tr>
<tr>
<td>7.390</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C53[0][A]</td>
<td>on_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.737</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.390, 10.733%; route: 0.113, 3.096%; tC2Q: 3.131, 86.171%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.737, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.114</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.869</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.983</td>
</tr>
<tr>
<td class="label">From</td>
<td>hazard_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hazard_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>on:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n78_8:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>on</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>9</td>
<td>R21C53[0][A]</td>
<td>on_s6/Q</td>
</tr>
<tr>
<td>7.869</td>
<td>2.869</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C52[1][A]</td>
<td style=" font-weight:bold;">hazard_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>15.000</td>
<td>15.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n78_8</td>
</tr>
<tr>
<td>15.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>R22C52[1][B]</td>
<td>n78_s4/F</td>
</tr>
<tr>
<td>18.366</td>
<td>3.366</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C52[1][A]</td>
<td>hazard_s0/G</td>
</tr>
<tr>
<td>18.331</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hazard_s0</td>
</tr>
<tr>
<td>17.983</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C52[1][A]</td>
<td>hazard_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>3.366</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 2.869, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.366, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.888</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.401</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.289</td>
</tr>
<tr>
<td class="label">From</td>
<td>on_s8</td>
</tr>
<tr>
<td class="label">To</td>
<td>on_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>on:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n24_13:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>on</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>9</td>
<td>R21C53[0][A]</td>
<td>on_s6/Q</td>
</tr>
<tr>
<td>5.069</td>
<td>0.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C53[0][B]</td>
<td style=" font-weight:bold;">on_s8/I0</td>
</tr>
<tr>
<td>5.323</td>
<td>0.254</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C53[0][B]</td>
<td style=" background: #97FFFF;">on_s8/F</td>
</tr>
<tr>
<td>5.401</td>
<td>0.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C53[0][A]</td>
<td style=" font-weight:bold;">on_s6/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n24_13</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>2</td>
<td>R21C52[3][B]</td>
<td>n24_s6/F</td>
</tr>
<tr>
<td>6.307</td>
<td>1.307</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C53[0][A]</td>
<td>on_s6/G</td>
</tr>
<tr>
<td>6.342</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>on_s6</td>
</tr>
<tr>
<td>6.289</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C53[0][A]</td>
<td>on_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.307</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.254, 63.342%; route: 0.078, 19.451%; tC2Q: 0.069, 17.207%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.307, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.692</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.456</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-3.236</td>
</tr>
<tr>
<td class="label">From</td>
<td>brake_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>brake_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>on:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n72_9:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>on</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R21C53[0][A]</td>
<td>on_s6/Q</td>
</tr>
<tr>
<td>1.456</td>
<td>1.456</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C52[0][A]</td>
<td style=" font-weight:bold;">brake_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-5.000</td>
<td>-5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n72_9</td>
</tr>
<tr>
<td>-5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>R22C52[0][B]</td>
<td>n72_s5/F</td>
</tr>
<tr>
<td>-3.218</td>
<td>1.782</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C52[0][A]</td>
<td>brake_s0/G</td>
</tr>
<tr>
<td>-3.183</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>brake_s0</td>
</tr>
<tr>
<td>-3.236</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C52[0][A]</td>
<td>brake_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.782</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.456, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.782, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.713</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>57.021</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>52.307</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.000</td>
<td>55.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>55.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>55.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>56.191</td>
<td>0.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C48[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>56.349</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>23</td>
<td>R20C48[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>57.021</td>
<td>0.671</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C44[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>158</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>52.325</td>
<td>0.974</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C44[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>52.360</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>52.307</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C44[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.134</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 56.861%; route: 0.514, 43.139%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.671, 80.941%; tC2Q: 0.158, 19.059%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 58.101%; route: 0.974, 41.899%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.713</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>57.021</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>52.307</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.000</td>
<td>55.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>55.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>55.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>56.191</td>
<td>0.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C48[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>56.349</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>23</td>
<td>R20C48[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>57.021</td>
<td>0.671</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C44[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/capture_end_tck_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>158</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>52.325</td>
<td>0.974</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C44[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_1_s0/CLK</td>
</tr>
<tr>
<td>52.360</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td>52.307</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C44[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.134</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 56.861%; route: 0.514, 43.139%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.671, 80.941%; tC2Q: 0.158, 19.059%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 58.101%; route: 0.974, 41.899%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.736</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>57.042</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>52.306</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>55.000</td>
<td>55.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>55.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>55.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>55.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>56.191</td>
<td>0.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C48[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>56.349</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>23</td>
<td>R20C48[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>57.042</td>
<td>0.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C44[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/capture_end_tck_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOR1[A]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.351</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>158</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>52.324</td>
<td>0.973</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C44[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_2_s0/CLK</td>
</tr>
<tr>
<td>52.359</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td>52.306</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C44[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_tck_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.132</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 56.861%; route: 0.514, 43.139%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.692, 81.412%; tC2Q: 0.158, 18.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.351, 58.145%; route: 0.973, 41.855%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.869</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.456</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-3.413</td>
</tr>
<tr>
<td class="label">From</td>
<td>hazard_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hazard_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>on:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>n78_8:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>on</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>9</td>
<td>R21C53[0][A]</td>
<td>on_s6/Q</td>
</tr>
<tr>
<td>1.456</td>
<td>1.456</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C52[1][A]</td>
<td style=" font-weight:bold;">hazard_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-5.000</td>
<td>-5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>n78_8</td>
</tr>
<tr>
<td>-5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>R22C52[1][B]</td>
<td>n78_s4/F</td>
</tr>
<tr>
<td>-3.395</td>
<td>1.605</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C52[1][A]</td>
<td>hazard_s0/G</td>
</tr>
<tr>
<td>-3.360</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>hazard_s0</td>
</tr>
<tr>
<td>-3.413</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C52[1][A]</td>
<td>hazard_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.605</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.456, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.605, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.826</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.139</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_3_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.191</td>
<td>0.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C48[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>6.349</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>23</td>
<td>R20C48[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>6.826</td>
<td>0.477</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_3_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.192</td>
<td>0.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_3_s5/CLK</td>
</tr>
<tr>
<td>1.139</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C46[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_3_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 56.861%; route: 0.514, 43.139%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.477, 75.118%; tC2Q: 0.158, 24.882%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 56.681%; route: 0.516, 43.319%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.826</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.139</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_6_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.191</td>
<td>0.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C48[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>6.349</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>23</td>
<td>R20C48[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>6.826</td>
<td>0.477</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_6_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.192</td>
<td>0.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_6_s5/CLK</td>
</tr>
<tr>
<td>1.139</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C46[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_6_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 56.861%; route: 0.514, 43.139%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.477, 75.118%; tC2Q: 0.158, 24.882%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 56.681%; route: 0.516, 43.319%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.826</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.139</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_7_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.191</td>
<td>0.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C48[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>6.349</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>23</td>
<td>R20C48[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>6.826</td>
<td>0.477</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_7_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.192</td>
<td>0.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[1][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_7_s5/CLK</td>
</tr>
<tr>
<td>1.139</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C46[1][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_7_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 56.861%; route: 0.514, 43.139%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.477, 75.118%; tC2Q: 0.158, 24.882%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 56.681%; route: 0.516, 43.319%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.826</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.139</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.191</td>
<td>0.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C48[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>6.349</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>23</td>
<td>R20C48[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>6.826</td>
<td>0.477</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s6/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.192</td>
<td>0.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s6/CLK</td>
</tr>
<tr>
<td>1.139</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C46[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_9_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 56.861%; route: 0.514, 43.139%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.477, 75.118%; tC2Q: 0.158, 24.882%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 56.681%; route: 0.516, 43.319%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.826</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.139</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.191</td>
<td>0.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C48[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>6.349</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>23</td>
<td>R20C48[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>6.826</td>
<td>0.477</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.192</td>
<td>0.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[3][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLK</td>
</tr>
<tr>
<td>1.139</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C46[3][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 56.861%; route: 0.514, 43.139%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.477, 75.118%; tC2Q: 0.158, 24.882%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 56.681%; route: 0.516, 43.319%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.688</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.826</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.139</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.191</td>
<td>0.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C48[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>6.349</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>23</td>
<td>R20C48[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>6.826</td>
<td>0.477</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.192</td>
<td>0.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C46[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLK</td>
</tr>
<tr>
<td>1.139</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C46[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 56.861%; route: 0.514, 43.139%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.477, 75.118%; tC2Q: 0.158, 24.882%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 56.681%; route: 0.516, 43.319%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.691</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.826</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.135</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_4_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.191</td>
<td>0.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C48[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>6.349</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>23</td>
<td>R20C48[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>6.826</td>
<td>0.477</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_4_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[1][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_4_s5/CLK</td>
</tr>
<tr>
<td>1.135</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C45[1][B]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_4_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 56.861%; route: 0.514, 43.139%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.477, 75.118%; tC2Q: 0.158, 24.882%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 56.848%; route: 0.513, 43.152%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.691</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.826</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.135</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.191</td>
<td>0.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C48[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>6.349</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>23</td>
<td>R20C48[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>6.826</td>
<td>0.477</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_loop_s1/CLK</td>
</tr>
<tr>
<td>1.135</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C45[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 56.861%; route: 0.514, 43.139%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.477, 75.118%; tC2Q: 0.158, 24.882%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 56.848%; route: 0.513, 43.152%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.691</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.826</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.135</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.191</td>
<td>0.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C48[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>6.349</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>23</td>
<td>R20C48[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>6.826</td>
<td>0.477</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[3][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLK</td>
</tr>
<tr>
<td>1.135</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C45[3][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 56.861%; route: 0.514, 43.139%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.477, 75.118%; tC2Q: 0.158, 24.882%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 56.848%; route: 0.513, 43.152%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.691</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.826</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.135</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_dly_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.191</td>
<td>0.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C48[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>6.349</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>23</td>
<td>R20C48[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>6.826</td>
<td>0.477</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/capture_end_dly_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_dly_s0/CLK</td>
</tr>
<tr>
<td>1.135</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C45[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_end_dly_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 56.861%; route: 0.514, 43.139%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.477, 75.118%; tC2Q: 0.158, 24.882%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 56.848%; route: 0.513, 43.152%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.691</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.826</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.135</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_dly_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.191</td>
<td>0.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C48[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>6.349</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>23</td>
<td>R20C48[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>6.826</td>
<td>0.477</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/internal_reg_start_dly_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_dly_0_s0/CLK</td>
</tr>
<tr>
<td>1.135</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C45[0][B]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_dly_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 56.861%; route: 0.514, 43.139%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.477, 75.118%; tC2Q: 0.158, 24.882%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 56.848%; route: 0.513, 43.152%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.691</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.826</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.135</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_dly_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.191</td>
<td>0.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C48[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>6.349</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>23</td>
<td>R20C48[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>6.826</td>
<td>0.477</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/internal_reg_start_dly_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.188</td>
<td>0.513</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C45[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_dly_1_s0/CLK</td>
</tr>
<tr>
<td>1.135</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C45[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_dly_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 56.861%; route: 0.514, 43.139%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.477, 75.118%; tC2Q: 0.158, 24.882%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 56.848%; route: 0.513, 43.152%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.889</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.020</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.132</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.191</td>
<td>0.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C48[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>6.349</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>23</td>
<td>R20C48[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.020</td>
<td>0.671</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C45[3][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.185</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C45[3][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLK</td>
</tr>
<tr>
<td>1.132</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C45[3][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 56.861%; route: 0.514, 43.139%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.671, 80.941%; tC2Q: 0.158, 19.059%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.016%; route: 0.509, 42.984%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.914</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.045</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.131</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.191</td>
<td>0.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C48[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>6.349</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>23</td>
<td>R20C48[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.045</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>1.131</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C44[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 56.861%; route: 0.514, 43.139%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.696, 81.499%; tC2Q: 0.158, 18.501%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.914</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.045</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.131</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/capture_start_sel_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.191</td>
<td>0.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C48[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>6.349</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>23</td>
<td>R20C48[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.045</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/capture_start_sel_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_start_sel_s1/CLK</td>
</tr>
<tr>
<td>1.131</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C44[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/capture_start_sel_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 56.861%; route: 0.514, 43.139%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.696, 81.499%; tC2Q: 0.158, 18.501%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.914</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.045</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.131</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/trigger_seq_start_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.191</td>
<td>0.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C48[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>6.349</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>23</td>
<td>R20C48[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.045</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/trigger_seq_start_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.184</td>
<td>0.509</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C44[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/trigger_seq_start_s1/CLK</td>
</tr>
<tr>
<td>1.131</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C44[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/trigger_seq_start_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 56.861%; route: 0.514, 43.139%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.696, 81.499%; tC2Q: 0.158, 18.501%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.040%; route: 0.509, 42.960%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.156</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.283</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_0_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.191</td>
<td>0.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C48[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>6.349</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>23</td>
<td>R20C48[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.283</td>
<td>0.934</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.180</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLK</td>
</tr>
<tr>
<td>1.127</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C47[0][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_0_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 56.861%; route: 0.514, 43.139%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.934, 85.531%; tC2Q: 0.158, 14.469%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.234%; route: 0.505, 42.766%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.156</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.283</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_1_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.191</td>
<td>0.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C48[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>6.349</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>23</td>
<td>R20C48[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.283</td>
<td>0.934</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_1_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.180</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_1_s5/CLK</td>
</tr>
<tr>
<td>1.127</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C47[2][A]</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/capture_mem_addr_1_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 56.861%; route: 0.514, 43.139%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.934, 85.531%; tC2Q: 0.158, 14.469%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.234%; route: 0.505, 42.766%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.156</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.283</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.127</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.677</td>
<td>0.678</td>
<td>tINS</td>
<td>FF</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.191</td>
<td>0.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C48[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>6.349</td>
<td>0.158</td>
<td>tC2Q</td>
<td>FR</td>
<td>23</td>
<td>R20C48[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>7.283</td>
<td>0.934</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_ao_top/internal_reg_start_syn_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB12[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>146</td>
<td>IOB12[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.180</td>
<td>0.505</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C47[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_0_s0/CLK</td>
</tr>
<tr>
<td>1.127</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C47[1][A]</td>
<td>gw_gao_inst_0/u_ao_top/internal_reg_start_syn_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.678, 56.861%; route: 0.514, 43.139%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.934, 85.531%; tC2Q: 0.158, 14.469%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 57.234%; route: 0.505, 42.766%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.044</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.294</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>db0/clk_500hz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>db0/d2/Q_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>db0/clk_500hz</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>db0/clk_500hz_s1/Q</td>
</tr>
<tr>
<td>7.801</td>
<td>2.801</td>
<td>tNET</td>
<td>FF</td>
<td>db0/d2/Q_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>db0/clk_500hz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>db0/clk_500hz_s1/Q</td>
</tr>
<tr>
<td>11.095</td>
<td>1.095</td>
<td>tNET</td>
<td>RR</td>
<td>db0/d2/Q_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.046</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.296</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>db0/clk_500hz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>db0/d0/Q_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>db0/clk_500hz</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>db0/clk_500hz_s1/Q</td>
</tr>
<tr>
<td>7.794</td>
<td>2.794</td>
<td>tNET</td>
<td>FF</td>
<td>db0/d0/Q_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>db0/clk_500hz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>db0/clk_500hz_s1/Q</td>
</tr>
<tr>
<td>11.090</td>
<td>1.090</td>
<td>tNET</td>
<td>RR</td>
<td>db0/d0/Q_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.046</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.296</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>db0/clk_500hz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>db0/d1/Q_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>db0/clk_500hz</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>db0/clk_500hz_s1/Q</td>
</tr>
<tr>
<td>7.794</td>
<td>2.794</td>
<td>tNET</td>
<td>FF</td>
<td>db0/d1/Q_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>db0/clk_500hz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>db0/clk_500hz_s1/Q</td>
</tr>
<tr>
<td>11.090</td>
<td>1.090</td>
<td>tNET</td>
<td>RR</td>
<td>db0/d1/Q_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.098</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.348</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>db0/clk_500hz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>db0/d2/Q_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>db0/clk_500hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>db0/clk_500hz_s1/Q</td>
</tr>
<tr>
<td>2.925</td>
<td>2.925</td>
<td>tNET</td>
<td>RR</td>
<td>db0/d2/Q_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>db0/clk_500hz</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>db0/clk_500hz_s1/Q</td>
</tr>
<tr>
<td>6.273</td>
<td>1.273</td>
<td>tNET</td>
<td>FF</td>
<td>db0/d2/Q_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.100</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.350</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>db0/clk_500hz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>db0/d0/Q_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>db0/clk_500hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>db0/clk_500hz_s1/Q</td>
</tr>
<tr>
<td>2.918</td>
<td>2.918</td>
<td>tNET</td>
<td>RR</td>
<td>db0/d0/Q_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>db0/clk_500hz</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>db0/clk_500hz_s1/Q</td>
</tr>
<tr>
<td>6.267</td>
<td>1.267</td>
<td>tNET</td>
<td>FF</td>
<td>db0/d0/Q_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.100</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.350</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>db0/clk_500hz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>db0/d1/Q_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>db0/clk_500hz</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>db0/clk_500hz_s1/Q</td>
</tr>
<tr>
<td>2.918</td>
<td>2.918</td>
<td>tNET</td>
<td>RR</td>
<td>db0/d1/Q_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>db0/clk_500hz</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>db0/clk_500hz_s1/Q</td>
</tr>
<tr>
<td>6.267</td>
<td>1.267</td>
<td>tNET</td>
<td>FF</td>
<td>db0/d1/Q_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.134</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.384</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>db1/clk_500hz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>db1/d0/Q_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>db1/clk_500hz</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>db1/clk_500hz_s1/Q</td>
</tr>
<tr>
<td>7.702</td>
<td>2.702</td>
<td>tNET</td>
<td>FF</td>
<td>db1/d0/Q_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>db1/clk_500hz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>db1/clk_500hz_s1/Q</td>
</tr>
<tr>
<td>11.086</td>
<td>1.086</td>
<td>tNET</td>
<td>RR</td>
<td>db1/d0/Q_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.139</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.389</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>db1/clk_500hz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>db1/d2/Q_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>db1/clk_500hz</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>db1/clk_500hz_s1/Q</td>
</tr>
<tr>
<td>7.693</td>
<td>2.693</td>
<td>tNET</td>
<td>FF</td>
<td>db1/d2/Q_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>db1/clk_500hz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>db1/clk_500hz_s1/Q</td>
</tr>
<tr>
<td>11.082</td>
<td>1.082</td>
<td>tNET</td>
<td>RR</td>
<td>db1/d2/Q_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.139</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.389</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>db1/clk_500hz</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>db1/d1/Q_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>db1/clk_500hz</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>db1/clk_500hz_s1/Q</td>
</tr>
<tr>
<td>7.693</td>
<td>2.693</td>
<td>tNET</td>
<td>FF</td>
<td>db1/d1/Q_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>db1/clk_500hz</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>db1/clk_500hz_s1/Q</td>
</tr>
<tr>
<td>11.082</td>
<td>1.082</td>
<td>tNET</td>
<td>RR</td>
<td>db1/d1/Q_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.161</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.161</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>6.999</td>
<td>1.312</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.160</td>
<td>0.485</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_ao_top/u_ao_mem_ctrl/mem_mem_0_0_s/CLKA</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>158</td>
<td>control0[0]</td>
<td>5.853</td>
<td>2.401</td>
</tr>
<tr>
<td>146</td>
<td>clk_d</td>
<td>5.547</td>
<td>1.366</td>
</tr>
<tr>
<td>43</td>
<td>n42_3</td>
<td>46.115</td>
<td>1.863</td>
</tr>
<tr>
<td>27</td>
<td>n556_5</td>
<td>44.657</td>
<td>1.981</td>
</tr>
<tr>
<td>25</td>
<td>n40_3</td>
<td>6.679</td>
<td>0.547</td>
</tr>
<tr>
<td>23</td>
<td>rst_ao</td>
<td>2.630</td>
<td>1.731</td>
</tr>
<tr>
<td>22</td>
<td>n536_6</td>
<td>43.768</td>
<td>1.659</td>
</tr>
<tr>
<td>22</td>
<td>status_reg_wr</td>
<td>45.014</td>
<td>1.483</td>
</tr>
<tr>
<td>22</td>
<td>data_out_shift_reg_21_8</td>
<td>46.111</td>
<td>1.101</td>
</tr>
<tr>
<td>21</td>
<td>n37_3</td>
<td>6.449</td>
<td>0.945</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R20C45</td>
<td>52.78%</td>
</tr>
<tr>
<td>R20C46</td>
<td>48.61%</td>
</tr>
<tr>
<td>R23C50</td>
<td>43.06%</td>
</tr>
<tr>
<td>R20C44</td>
<td>43.06%</td>
</tr>
<tr>
<td>R21C49</td>
<td>41.67%</td>
</tr>
<tr>
<td>R22C50</td>
<td>40.28%</td>
</tr>
<tr>
<td>R21C50</td>
<td>40.28%</td>
</tr>
<tr>
<td>R15C51</td>
<td>40.28%</td>
</tr>
<tr>
<td>R20C43</td>
<td>40.28%</td>
</tr>
<tr>
<td>R22C49</td>
<td>33.33%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
