0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/08/8_6/8_6.sim/sim_1/impl/timing/xsim/tb_main_LUT_time_impl.v,1525847669,verilog,,C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/08/8_6/8_6.srcs/sim_1/new/tb_main_LUT.v,,LUT;LUT_blk_mem_gen_generic_cstr;LUT_blk_mem_gen_prim_width;LUT_blk_mem_gen_prim_wrapper_init;LUT_blk_mem_gen_top;LUT_blk_mem_gen_v8_4_1;LUT_blk_mem_gen_v8_4_1_synth;glbl;main_LUT,,,,,,,,
C:/Users/Bartek/Reconfigurable-Systems-Laboratory-Class/08/8_6/8_6.srcs/sim_1/new/tb_main_LUT.v,1525169259,verilog,,,,tb_main_LUT,,,,,,,,
