

================================================================
== Vitis HLS Report for 'SpMV_Pipeline_spmv_loop_internal3'
================================================================
* Date:           Wed Jan  8 20:12:02 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- spmv_loop_internal  |        ?|        ?|        15|          1|          1|     ?|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 1, D = 16, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sum = alloca i32 1" [SpMV.cpp:33]   --->   Operation 18 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [SpMV.cpp:37]   --->   Operation 19 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%vector_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %vector"   --->   Operation 20 'read' 'vector_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%add_ln37_13_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %add_ln37_13"   --->   Operation 21 'read' 'add_ln37_13_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln37_7_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln37_7"   --->   Operation 22 'read' 'sext_ln37_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln37_7_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln37_7"   --->   Operation 23 'read' 'zext_ln37_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln37_6_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln37_6"   --->   Operation 24 'read' 'zext_ln37_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln37_7_cast = sext i62 %sext_ln37_7_read"   --->   Operation 25 'sext' 'sext_ln37_7_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln37_7_cast = zext i9 %zext_ln37_7_read"   --->   Operation 26 'zext' 'zext_ln37_7_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln37_6_cast = zext i9 %zext_ln37_6_read"   --->   Operation 27 'zext' 'zext_ln37_6_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 10, void @empty_5, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 100, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 100, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln37 = store i64 %zext_ln37_6_cast, i64 %j" [SpMV.cpp:37]   --->   Operation 31 'store' 'store_ln37' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln33 = store i32 0, i32 %sum" [SpMV.cpp:33]   --->   Operation 32 'store' 'store_ln33' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond4.3"   --->   Operation 33 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.10>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%j_7 = load i64 %j" [SpMV.cpp:37]   --->   Operation 34 'load' 'j_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem3"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem1"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (3.52ns)   --->   "%icmp_ln37 = icmp_ult  i64 %j_7, i64 %zext_ln37_7_cast" [SpMV.cpp:37]   --->   Operation 38 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %icmp_ln37, void %for.inc19.3.loopexit.exitStub, void %for.inc.3" [SpMV.cpp:37]   --->   Operation 39 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (3.52ns)   --->   "%add_ln37 = add i64 %j_7, i64 1" [SpMV.cpp:37]   --->   Operation 40 'add' 'add_ln37' <Predicate = (icmp_ln37)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln37 = store i64 %add_ln37, i64 %j" [SpMV.cpp:37]   --->   Operation 41 'store' 'store_ln37' <Predicate = (icmp_ln37)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i8 %gmem1, i64 %add_ln37_13_read" [SpMV.cpp:37]   --->   Operation 42 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (7.30ns)   --->   "%gmem1_addr_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem1_addr" [SpMV.cpp:42]   --->   Operation 43 'read' 'gmem1_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i8 %gmem1_addr_read" [SpMV.cpp:44]   --->   Operation 44 'trunc' 'trunc_ln44' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.52>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%shl_ln44_3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %trunc_ln44, i2 0" [SpMV.cpp:44]   --->   Operation 45 'bitconcatenate' 'shl_ln44_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i7 %shl_ln44_3" [SpMV.cpp:44]   --->   Operation 46 'zext' 'zext_ln44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (3.52ns)   --->   "%add_ln44 = add i64 %zext_ln44, i64 %vector_read" [SpMV.cpp:44]   --->   Operation 47 'add' 'add_ln44' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln44_3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln44, i32 2, i32 63" [SpMV.cpp:44]   --->   Operation 48 'partselect' 'trunc_ln44_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln44 = sext i62 %trunc_ln44_3" [SpMV.cpp:44]   --->   Operation 49 'sext' 'sext_ln44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%gmem3_addr = getelementptr i32 %gmem3, i64 %sext_ln44" [SpMV.cpp:44]   --->   Operation 50 'getelementptr' 'gmem3_addr' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 51 [8/8] (7.30ns)   --->   "%vector_value_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr, i64 1" [SpMV.cpp:44]   --->   Operation 51 'readreq' 'vector_value_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 52 [7/8] (7.30ns)   --->   "%vector_value_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr, i64 1" [SpMV.cpp:44]   --->   Operation 52 'readreq' 'vector_value_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 53 [6/8] (7.30ns)   --->   "%vector_value_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr, i64 1" [SpMV.cpp:44]   --->   Operation 53 'readreq' 'vector_value_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 54 [5/8] (7.30ns)   --->   "%vector_value_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr, i64 1" [SpMV.cpp:44]   --->   Operation 54 'readreq' 'vector_value_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 55 [4/8] (7.30ns)   --->   "%vector_value_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr, i64 1" [SpMV.cpp:44]   --->   Operation 55 'readreq' 'vector_value_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 56 [3/8] (7.30ns)   --->   "%vector_value_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr, i64 1" [SpMV.cpp:44]   --->   Operation 56 'readreq' 'vector_value_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 57 [2/8] (7.30ns)   --->   "%vector_value_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr, i64 1" [SpMV.cpp:44]   --->   Operation 57 'readreq' 'vector_value_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 58 [1/8] (7.30ns)   --->   "%vector_value_3_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem3_addr, i64 1" [SpMV.cpp:44]   --->   Operation 58 'readreq' 'vector_value_3_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 59 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln37_7_cast" [SpMV.cpp:37]   --->   Operation 59 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 60 [1/1] (7.30ns)   --->   "%matrix_value = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem0_addr" [SpMV.cpp:40]   --->   Operation 60 'read' 'matrix_value' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 61 [1/1] (7.30ns)   --->   "%vector_value = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem3_addr" [SpMV.cpp:44]   --->   Operation 61 'read' 'vector_value' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 6.91>
ST_14 : Operation 62 [2/2] (6.91ns)   --->   "%temp = mul i32 %vector_value, i32 %matrix_value" [SpMV.cpp:46]   --->   Operation 62 'mul' 'temp' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.91>
ST_15 : Operation 63 [1/2] (6.91ns)   --->   "%temp = mul i32 %vector_value, i32 %matrix_value" [SpMV.cpp:46]   --->   Operation 63 'mul' 'temp' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 70 [1/1] (0.00ns)   --->   "%sum_load_7 = load i32 %sum"   --->   Operation 70 'load' 'sum_load_7' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_15 : Operation 71 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %sum_9_out, i32 %sum_load_7"   --->   Operation 71 'write' 'write_ln0' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_15 : Operation 72 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 72 'ret' 'ret_ln0' <Predicate = (!icmp_ln37)> <Delay = 1.58>

State 16 <SV = 15> <Delay = 4.14>
ST_16 : Operation 64 [1/1] (0.00ns)   --->   "%sum_load = load i32 %sum" [SpMV.cpp:47]   --->   Operation 64 'load' 'sum_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 65 [1/1] (0.00ns)   --->   "%specpipeline_ln38 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [SpMV.cpp:38]   --->   Operation 65 'specpipeline' 'specpipeline_ln38' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 66 [1/1] (0.00ns)   --->   "%specloopname_ln37 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [SpMV.cpp:37]   --->   Operation 66 'specloopname' 'specloopname_ln37' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 67 [1/1] (2.55ns)   --->   "%sum_7 = add i32 %temp, i32 %sum_load" [SpMV.cpp:47]   --->   Operation 67 'add' 'sum_7' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 68 [1/1] (1.58ns)   --->   "%store_ln33 = store i32 %sum_7, i32 %sum" [SpMV.cpp:33]   --->   Operation 68 'store' 'store_ln33' <Predicate = true> <Delay = 1.58>
ST_16 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln37 = br void %for.cond4.3" [SpMV.cpp:37]   --->   Operation 69 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation 64 bit ('j', SpMV.cpp:37) [11]  (0.000 ns)
	'store' operation 0 bit ('store_ln37', SpMV.cpp:37) of variable 'zext_ln37_6_cast' on local variable 'j', SpMV.cpp:37 [23]  (1.588 ns)

 <State 2>: 5.108ns
The critical path consists of the following:
	'load' operation 64 bit ('j', SpMV.cpp:37) on local variable 'j', SpMV.cpp:37 [27]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln37', SpMV.cpp:37) [31]  (3.520 ns)
	'store' operation 0 bit ('store_ln37', SpMV.cpp:37) of variable 'add_ln37', SpMV.cpp:37 on local variable 'j', SpMV.cpp:37 [53]  (1.588 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 8 bit ('gmem1_addr', SpMV.cpp:37) [36]  (0.000 ns)
	bus read operation ('gmem1_addr_read', SpMV.cpp:42) on port 'gmem1' (SpMV.cpp:42) [40]  (7.300 ns)

 <State 4>: 3.520ns
The critical path consists of the following:
	'add' operation 64 bit ('add_ln44', SpMV.cpp:44) [44]  (3.520 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('vector_value_3_req', SpMV.cpp:44) on port 'gmem3' (SpMV.cpp:44) [48]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('vector_value_3_req', SpMV.cpp:44) on port 'gmem3' (SpMV.cpp:44) [48]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('vector_value_3_req', SpMV.cpp:44) on port 'gmem3' (SpMV.cpp:44) [48]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('vector_value_3_req', SpMV.cpp:44) on port 'gmem3' (SpMV.cpp:44) [48]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('vector_value_3_req', SpMV.cpp:44) on port 'gmem3' (SpMV.cpp:44) [48]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('vector_value_3_req', SpMV.cpp:44) on port 'gmem3' (SpMV.cpp:44) [48]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus request operation ('vector_value_3_req', SpMV.cpp:44) on port 'gmem3' (SpMV.cpp:44) [48]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus request operation ('vector_value_3_req', SpMV.cpp:44) on port 'gmem3' (SpMV.cpp:44) [48]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('gmem0_addr', SpMV.cpp:37) [35]  (0.000 ns)
	bus read operation ('matrix_value', SpMV.cpp:40) on port 'gmem0' (SpMV.cpp:40) [39]  (7.300 ns)

 <State 14>: 6.912ns
The critical path consists of the following:
	'mul' operation 32 bit ('temp', SpMV.cpp:46) [50]  (6.912 ns)

 <State 15>: 6.912ns
The critical path consists of the following:
	'mul' operation 32 bit ('temp', SpMV.cpp:46) [50]  (6.912 ns)

 <State 16>: 4.140ns
The critical path consists of the following:
	'load' operation 32 bit ('sum_load', SpMV.cpp:47) on local variable 'sum', SpMV.cpp:33 [34]  (0.000 ns)
	'add' operation 32 bit ('sum', SpMV.cpp:47) [51]  (2.552 ns)
	'store' operation 0 bit ('store_ln33', SpMV.cpp:33) of variable 'sum', SpMV.cpp:47 on local variable 'sum', SpMV.cpp:33 [54]  (1.588 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
