Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun Apr 14 01:39:13 2024
| Host         : PC-WouterRosenbrand running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                Violations  
---------  ----------------  -----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                1000        
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin  1           
ULMTCS-2   Warning           Control Sets use limits require reduction  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6405)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (12679)
5. checking no_input_delay (6)
6. checking no_output_delay (32)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6405)
---------------------------
 There are 6373 register/latch pins with no clock driven by root clock pin: i_Clk (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: UART/UHANDLE/next_nr_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (12679)
----------------------------------------------------
 There are 12679 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (32)
--------------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     29.200        0.000                      0                  562        0.167        0.000                      0                  562        3.000        0.000                       0                   182  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)       Period(ns)      Frequency(MHz)
-----                  ------------       ----------      --------------
VIDEO/G0/inst/clk_100  {0.000 5.000}      10.000          100.000         
  clk_25_prescaler     {0.000 20.000}     40.000          25.000          
  clkfbout_prescaler   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
VIDEO/G0/inst/clk_100                                                                                                                                                    3.000        0.000                       0                     1  
  clk_25_prescaler          29.200        0.000                      0                  562        0.167        0.000                      0                  562       19.500        0.000                       0                   178  
  clkfbout_prescaler                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_25_prescaler                        
(none)              clkfbout_prescaler                      
(none)                                  clk_25_prescaler    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  VIDEO/G0/inst/clk_100
  To Clock:  VIDEO/G0/inst/clk_100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         VIDEO/G0/inst/clk_100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VIDEO/G0/inst/clk_100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_25_prescaler
  To Clock:  clk_25_prescaler

Setup :            0  Failing Endpoints,  Worst Slack       29.200ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.200ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        9.899ns  (logic 2.291ns (23.143%)  route 7.608ns (76.857%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 41.487 - 40.000 ) 
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6374, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.542     1.542    VIDEO/G2/clk_25
    SLICE_X41Y80         FDRE                                         r  VIDEO/G2/vpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y80         FDRE (Prop_fdre_C_Q)         0.456     1.998 r  VIDEO/G2/vpos_reg[0]/Q
                         net (fo=4, routed)           1.611     3.609    VIDEO/G3/ROM1_i_4[0]
    SLICE_X41Y59         LUT2 (Prop_lut2_I0_O)        0.124     3.733 r  VIDEO/G3/ROM1_i_13/O
                         net (fo=1, routed)           0.000     3.733    VIDEO/G2/ROM1_i_7[0]
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.283 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.283    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.505 r  VIDEO/G2/ROM1_i_4/O[0]
                         net (fo=1, routed)           0.585     5.090    VIDEO/G2/pointEighty0[9]
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.939     6.029 r  VIDEO/G2/ROM1_i_2/O[3]
                         net (fo=27, routed)          5.412    11.441    VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y0          RAMB36E1                                     r  VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6374, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.487    41.487    VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.487    
                         clock uncertainty           -0.098    41.389    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.748    40.641    VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.641    
                         arrival time                         -11.441    
  -------------------------------------------------------------------
                         slack                                 29.200    

Slack (MET) :             29.383ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        9.721ns  (logic 2.231ns (22.951%)  route 7.490ns (77.049%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 41.487 - 40.000 ) 
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6374, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.542     1.542    VIDEO/G2/clk_25
    SLICE_X41Y80         FDRE                                         r  VIDEO/G2/vpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y80         FDRE (Prop_fdre_C_Q)         0.456     1.998 r  VIDEO/G2/vpos_reg[0]/Q
                         net (fo=4, routed)           1.611     3.609    VIDEO/G3/ROM1_i_4[0]
    SLICE_X41Y59         LUT2 (Prop_lut2_I0_O)        0.124     3.733 r  VIDEO/G3/ROM1_i_13/O
                         net (fo=1, routed)           0.000     3.733    VIDEO/G2/ROM1_i_7[0]
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.283 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.283    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.505 r  VIDEO/G2/ROM1_i_4/O[0]
                         net (fo=1, routed)           0.585     5.090    VIDEO/G2/pointEighty0[9]
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.879     5.969 r  VIDEO/G2/ROM1_i_2/O[2]
                         net (fo=27, routed)          5.293    11.263    VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y0          RAMB36E1                                     r  VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6374, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.487    41.487    VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.487    
                         clock uncertainty           -0.098    41.389    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.744    40.645    VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.645    
                         arrival time                         -11.263    
  -------------------------------------------------------------------
                         slack                                 29.383    

Slack (MET) :             29.536ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        9.561ns  (logic 2.291ns (23.961%)  route 7.270ns (76.039%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 41.485 - 40.000 ) 
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6374, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.542     1.542    VIDEO/G2/clk_25
    SLICE_X41Y80         FDRE                                         r  VIDEO/G2/vpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y80         FDRE (Prop_fdre_C_Q)         0.456     1.998 r  VIDEO/G2/vpos_reg[0]/Q
                         net (fo=4, routed)           1.611     3.609    VIDEO/G3/ROM1_i_4[0]
    SLICE_X41Y59         LUT2 (Prop_lut2_I0_O)        0.124     3.733 r  VIDEO/G3/ROM1_i_13/O
                         net (fo=1, routed)           0.000     3.733    VIDEO/G2/ROM1_i_7[0]
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.283 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.283    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.505 r  VIDEO/G2/ROM1_i_4/O[0]
                         net (fo=1, routed)           0.585     5.090    VIDEO/G2/pointEighty0[9]
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.939     6.029 r  VIDEO/G2/ROM1_i_2/O[3]
                         net (fo=27, routed)          5.074    11.103    VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y1          RAMB36E1                                     r  VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6374, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.485    41.485    VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.485    
                         clock uncertainty           -0.098    41.387    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.748    40.639    VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.639    
                         arrival time                         -11.103    
  -------------------------------------------------------------------
                         slack                                 29.536    

Slack (MET) :             29.661ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        9.445ns  (logic 2.085ns (22.075%)  route 7.360ns (77.925%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 41.487 - 40.000 ) 
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6374, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.542     1.542    VIDEO/G2/clk_25
    SLICE_X41Y80         FDRE                                         r  VIDEO/G2/vpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y80         FDRE (Prop_fdre_C_Q)         0.456     1.998 r  VIDEO/G2/vpos_reg[0]/Q
                         net (fo=4, routed)           1.611     3.609    VIDEO/G3/ROM1_i_4[0]
    SLICE_X41Y59         LUT2 (Prop_lut2_I0_O)        0.124     3.733 r  VIDEO/G3/ROM1_i_13/O
                         net (fo=1, routed)           0.000     3.733    VIDEO/G2/ROM1_i_7[0]
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.313 r  VIDEO/G2/ROM1_i_5/O[2]
                         net (fo=1, routed)           0.495     4.808    VIDEO/G2/pointEighty0[7]
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     5.511 r  VIDEO/G2/ROM1_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.511    VIDEO/G2/ROM1_i_3_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.733 r  VIDEO/G2/ROM1_i_2/O[0]
                         net (fo=27, routed)          5.254    10.987    VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y0          RAMB36E1                                     r  VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6374, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.487    41.487    VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.487    
                         clock uncertainty           -0.098    41.389    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.741    40.648    VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.648    
                         arrival time                         -10.987    
  -------------------------------------------------------------------
                         slack                                 29.661    

Slack (MET) :             29.719ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        9.383ns  (logic 2.231ns (23.778%)  route 7.152ns (76.222%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 41.485 - 40.000 ) 
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6374, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.542     1.542    VIDEO/G2/clk_25
    SLICE_X41Y80         FDRE                                         r  VIDEO/G2/vpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y80         FDRE (Prop_fdre_C_Q)         0.456     1.998 r  VIDEO/G2/vpos_reg[0]/Q
                         net (fo=4, routed)           1.611     3.609    VIDEO/G3/ROM1_i_4[0]
    SLICE_X41Y59         LUT2 (Prop_lut2_I0_O)        0.124     3.733 r  VIDEO/G3/ROM1_i_13/O
                         net (fo=1, routed)           0.000     3.733    VIDEO/G2/ROM1_i_7[0]
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.283 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.283    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.505 r  VIDEO/G2/ROM1_i_4/O[0]
                         net (fo=1, routed)           0.585     5.090    VIDEO/G2/pointEighty0[9]
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.879     5.969 r  VIDEO/G2/ROM1_i_2/O[2]
                         net (fo=27, routed)          4.955    10.925    VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y1          RAMB36E1                                     r  VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6374, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.485    41.485    VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.485    
                         clock uncertainty           -0.098    41.387    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.744    40.643    VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.643    
                         arrival time                         -10.925    
  -------------------------------------------------------------------
                         slack                                 29.719    

Slack (MET) :             29.747ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        9.482ns  (logic 2.436ns (25.690%)  route 7.046ns (74.310%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 41.487 - 40.000 ) 
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6374, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.542     1.542    VIDEO/G2/clk_25
    SLICE_X41Y80         FDRE                                         r  VIDEO/G2/vpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y80         FDRE (Prop_fdre_C_Q)         0.456     1.998 r  VIDEO/G2/vpos_reg[0]/Q
                         net (fo=4, routed)           1.611     3.609    VIDEO/G3/ROM1_i_4[0]
    SLICE_X41Y59         LUT2 (Prop_lut2_I0_O)        0.124     3.733 r  VIDEO/G3/ROM1_i_13/O
                         net (fo=1, routed)           0.000     3.733    VIDEO/G2/ROM1_i_7[0]
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.283 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.283    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.505 r  VIDEO/G2/ROM1_i_4/O[0]
                         net (fo=1, routed)           0.585     5.090    VIDEO/G2/pointEighty0[9]
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.849     5.939 r  VIDEO/G2/ROM1_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.939    VIDEO/G2/ROM1_i_2_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     6.174 r  VIDEO/G2/ROM1_i_1/O[0]
                         net (fo=36, routed)          4.850    11.024    VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[12]
    RAMB36_X0Y0          RAMB36E1                                     r  VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6374, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.487    41.487    VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.487    
                         clock uncertainty           -0.098    41.389    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.618    40.771    VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.771    
                         arrival time                         -11.024    
  -------------------------------------------------------------------
                         slack                                 29.747    

Slack (MET) :             29.871ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        9.223ns  (logic 2.291ns (24.839%)  route 6.932ns (75.161%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 41.482 - 40.000 ) 
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6374, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.542     1.542    VIDEO/G2/clk_25
    SLICE_X41Y80         FDRE                                         r  VIDEO/G2/vpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y80         FDRE (Prop_fdre_C_Q)         0.456     1.998 r  VIDEO/G2/vpos_reg[0]/Q
                         net (fo=4, routed)           1.611     3.609    VIDEO/G3/ROM1_i_4[0]
    SLICE_X41Y59         LUT2 (Prop_lut2_I0_O)        0.124     3.733 r  VIDEO/G3/ROM1_i_13/O
                         net (fo=1, routed)           0.000     3.733    VIDEO/G2/ROM1_i_7[0]
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.283 r  VIDEO/G2/ROM1_i_5/CO[3]
                         net (fo=1, routed)           0.000     4.283    VIDEO/G2/ROM1_i_5_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.505 r  VIDEO/G2/ROM1_i_4/O[0]
                         net (fo=1, routed)           0.585     5.090    VIDEO/G2/pointEighty0[9]
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.939     6.029 r  VIDEO/G2/ROM1_i_2/O[3]
                         net (fo=27, routed)          4.736    10.765    VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y2          RAMB36E1                                     r  VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6374, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.482    41.482    VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.482    
                         clock uncertainty           -0.098    41.384    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.748    40.636    VIDEO/G3/ROM5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.636    
                         arrival time                         -10.765    
  -------------------------------------------------------------------
                         slack                                 29.871    

Slack (MET) :             29.876ns  (required time - arrival time)
  Source:                 VIDEO/G2/vpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        9.226ns  (logic 2.197ns (23.813%)  route 7.029ns (76.187%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 41.487 - 40.000 ) 
    Source Clock Delay      (SCD):    1.542ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6374, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.542     1.542    VIDEO/G2/clk_25
    SLICE_X41Y80         FDRE                                         r  VIDEO/G2/vpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y80         FDRE (Prop_fdre_C_Q)         0.456     1.998 r  VIDEO/G2/vpos_reg[0]/Q
                         net (fo=4, routed)           1.611     3.609    VIDEO/G3/ROM1_i_4[0]
    SLICE_X41Y59         LUT2 (Prop_lut2_I0_O)        0.124     3.733 r  VIDEO/G3/ROM1_i_13/O
                         net (fo=1, routed)           0.000     3.733    VIDEO/G2/ROM1_i_7[0]
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.313 r  VIDEO/G2/ROM1_i_5/O[2]
                         net (fo=1, routed)           0.495     4.808    VIDEO/G2/pointEighty0[7]
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703     5.511 r  VIDEO/G2/ROM1_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.511    VIDEO/G2/ROM1_i_3_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.845 r  VIDEO/G2/ROM1_i_2/O[1]
                         net (fo=27, routed)          4.923    10.768    VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y0          RAMB36E1                                     r  VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6374, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.487    41.487    VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.487    
                         clock uncertainty           -0.098    41.389    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.745    40.644    VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.644    
                         arrival time                         -10.768    
  -------------------------------------------------------------------
                         slack                                 29.876    

Slack (MET) :             29.897ns  (required time - arrival time)
  Source:                 VIDEO/G2/hpos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        9.013ns  (logic 1.160ns (12.870%)  route 7.853ns (87.130%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 41.487 - 40.000 ) 
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6374, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.735     1.735    VIDEO/G2/clk_25
    SLICE_X40Y104        FDRE                                         r  VIDEO/G2/hpos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y104        FDRE (Prop_fdre_C_Q)         0.456     2.191 r  VIDEO/G2/hpos_reg[5]/Q
                         net (fo=1, routed)           2.453     4.644    VIDEO/G3/ROM1_i_3[1]
    SLICE_X40Y59         LUT2 (Prop_lut2_I1_O)        0.124     4.768 r  VIDEO/G3/ROM1_i_7/O
                         net (fo=1, routed)           0.000     4.768    VIDEO/G2/ROM8[1]
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.348 r  VIDEO/G2/ROM1_i_3/O[2]
                         net (fo=27, routed)          5.400    10.749    VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[6]
    RAMB36_X0Y0          RAMB36E1                                     r  VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6374, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.487    41.487    VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.487    
                         clock uncertainty           -0.098    41.389    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.744    40.645    VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.645    
                         arrival time                         -10.749    
  -------------------------------------------------------------------
                         slack                                 29.897    

Slack (MET) :             29.941ns  (required time - arrival time)
  Source:                 VIDEO/G2/hpos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_prescaler rise@40.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        8.965ns  (logic 1.220ns (13.608%)  route 7.745ns (86.392%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 41.487 - 40.000 ) 
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6374, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.735     1.735    VIDEO/G2/clk_25
    SLICE_X40Y104        FDRE                                         r  VIDEO/G2/hpos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y104        FDRE (Prop_fdre_C_Q)         0.456     2.191 r  VIDEO/G2/hpos_reg[5]/Q
                         net (fo=1, routed)           2.453     4.644    VIDEO/G3/ROM1_i_3[1]
    SLICE_X40Y59         LUT2 (Prop_lut2_I1_O)        0.124     4.768 r  VIDEO/G3/ROM1_i_7/O
                         net (fo=1, routed)           0.000     4.768    VIDEO/G2/ROM8[1]
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     5.408 r  VIDEO/G2/ROM1_i_3/O[3]
                         net (fo=27, routed)          5.292    10.701    VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y0          RAMB36E1                                     r  VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6374, routed)        1.457    41.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.487    41.487    VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000    41.487    
                         clock uncertainty           -0.098    41.389    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.748    40.641    VIDEO/G3/ROM4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         40.641    
                         arrival time                         -10.701    
  -------------------------------------------------------------------
                         slack                                 29.941    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 VIDEO/G4/vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G4/vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.186ns (61.717%)  route 0.115ns (38.283%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6374, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.555     0.555    VIDEO/G4/clk_25
    SLICE_X13Y70         FDRE                                         r  VIDEO/G4/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y70         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  VIDEO/G4/vcount_reg[1]/Q
                         net (fo=27, routed)          0.115     0.811    VIDEO/G4/vcount_reg[1]
    SLICE_X12Y70         LUT6 (Prop_lut6_I4_O)        0.045     0.856 r  VIDEO/G4/vcount[5]_i_1/O
                         net (fo=1, routed)           0.000     0.856    VIDEO/G4/plusOp__0[5]
    SLICE_X12Y70         FDRE                                         r  VIDEO/G4/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6374, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.822     0.822    VIDEO/G4/clk_25
    SLICE_X12Y70         FDRE                                         r  VIDEO/G4/vcount_reg[5]/C
                         clock pessimism             -0.255     0.568    
    SLICE_X12Y70         FDRE (Hold_fdre_C_D)         0.121     0.689    VIDEO/G4/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.689    
                         arrival time                           0.856    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 VIDEO/G2/creditsOffset_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G2/mySpriteSelect_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.187ns (51.885%)  route 0.173ns (48.115%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6374, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.560     0.560    VIDEO/G2/clk_25
    SLICE_X53Y84         FDCE                                         r  VIDEO/G2/creditsOffset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  VIDEO/G2/creditsOffset_reg[7]/Q
                         net (fo=7, routed)           0.173     0.874    VIDEO/G2/creditsOffset_reg[7]
    SLICE_X52Y84         LUT4 (Prop_lut4_I2_O)        0.046     0.920 r  VIDEO/G2/mySpriteSelect[2]_i_1/O
                         net (fo=1, routed)           0.000     0.920    VIDEO/G2/mySpriteSelect[2]_i_1_n_0
    SLICE_X52Y84         FDCE                                         r  VIDEO/G2/mySpriteSelect_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6374, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.828     0.828    VIDEO/G2/clk_25
    SLICE_X52Y84         FDCE                                         r  VIDEO/G2/mySpriteSelect_reg[2]/C
                         clock pessimism             -0.256     0.573    
    SLICE_X52Y84         FDCE (Hold_fdce_C_D)         0.131     0.704    VIDEO/G2/mySpriteSelect_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.704    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 VIDEO/G2/creditsOffset_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G2/mySpriteSelect_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.188ns (52.162%)  route 0.172ns (47.838%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6374, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.560     0.560    VIDEO/G2/clk_25
    SLICE_X53Y84         FDCE                                         r  VIDEO/G2/creditsOffset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDCE (Prop_fdce_C_Q)         0.141     0.701 f  VIDEO/G2/creditsOffset_reg[7]/Q
                         net (fo=7, routed)           0.172     0.873    VIDEO/G2/creditsOffset_reg[7]
    SLICE_X52Y84         LUT4 (Prop_lut4_I2_O)        0.047     0.920 r  VIDEO/G2/mySpriteSelect[3]_i_1/O
                         net (fo=1, routed)           0.000     0.920    VIDEO/G2/mySpriteSelect[3]_i_1_n_0
    SLICE_X52Y84         FDPE                                         r  VIDEO/G2/mySpriteSelect_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6374, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.828     0.828    VIDEO/G2/clk_25
    SLICE_X52Y84         FDPE                                         r  VIDEO/G2/mySpriteSelect_reg[3]/C
                         clock pessimism             -0.256     0.573    
    SLICE_X52Y84         FDPE (Hold_fdpe_C_D)         0.131     0.704    VIDEO/G2/mySpriteSelect_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.704    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 VIDEO/G2/creditsOffset_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G2/mySpriteSelect_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.895%)  route 0.172ns (48.105%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6374, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.560     0.560    VIDEO/G2/clk_25
    SLICE_X53Y84         FDCE                                         r  VIDEO/G2/creditsOffset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDCE (Prop_fdce_C_Q)         0.141     0.701 f  VIDEO/G2/creditsOffset_reg[7]/Q
                         net (fo=7, routed)           0.172     0.873    VIDEO/G2/creditsOffset_reg[7]
    SLICE_X52Y84         LUT4 (Prop_lut4_I2_O)        0.045     0.918 r  VIDEO/G2/mySpriteSelect[1]_i_1/O
                         net (fo=1, routed)           0.000     0.918    VIDEO/G2/mySpriteSelect[1]_i_1_n_0
    SLICE_X52Y84         FDPE                                         r  VIDEO/G2/mySpriteSelect_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6374, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.828     0.828    VIDEO/G2/clk_25
    SLICE_X52Y84         FDPE                                         r  VIDEO/G2/mySpriteSelect_reg[1]/C
                         clock pessimism             -0.256     0.573    
    SLICE_X52Y84         FDPE (Hold_fdpe_C_D)         0.121     0.694    VIDEO/G2/mySpriteSelect_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.918    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 VIDEO/G2/creditsOffset_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G2/mySpriteSelect_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.751%)  route 0.173ns (48.249%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6374, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.560     0.560    VIDEO/G2/clk_25
    SLICE_X53Y84         FDCE                                         r  VIDEO/G2/creditsOffset_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y84         FDCE (Prop_fdce_C_Q)         0.141     0.701 r  VIDEO/G2/creditsOffset_reg[7]/Q
                         net (fo=7, routed)           0.173     0.874    VIDEO/G2/creditsOffset_reg[7]
    SLICE_X52Y84         LUT4 (Prop_lut4_I2_O)        0.045     0.919 r  VIDEO/G2/mySpriteSelect[0]_i_1/O
                         net (fo=1, routed)           0.000     0.919    VIDEO/G2/mySpriteSelect[0]_i_1_n_0
    SLICE_X52Y84         FDCE                                         r  VIDEO/G2/mySpriteSelect_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6374, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.828     0.828    VIDEO/G2/clk_25
    SLICE_X52Y84         FDCE                                         r  VIDEO/G2/mySpriteSelect_reg[0]/C
                         clock pessimism             -0.256     0.573    
    SLICE_X52Y84         FDCE (Hold_fdce_C_D)         0.120     0.693    VIDEO/G2/mySpriteSelect_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 VIDEO/G4/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G4/vcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.792%)  route 0.129ns (38.208%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6374, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.554     0.554    VIDEO/G4/clk_25
    SLICE_X12Y72         FDRE                                         r  VIDEO/G4/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y72         FDRE (Prop_fdre_C_Q)         0.164     0.718 r  VIDEO/G4/vcount_reg[4]/Q
                         net (fo=16, routed)          0.129     0.847    VIDEO/G4/vcount_reg[4]
    SLICE_X13Y72         LUT6 (Prop_lut6_I5_O)        0.045     0.892 r  VIDEO/G4/vcount[8]_i_1/O
                         net (fo=1, routed)           0.000     0.892    VIDEO/G4/vcount[8]_i_1_n_0
    SLICE_X13Y72         FDRE                                         r  VIDEO/G4/vcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6374, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.820     0.820    VIDEO/G4/clk_25
    SLICE_X13Y72         FDRE                                         r  VIDEO/G4/vcount_reg[8]/C
                         clock pessimism             -0.254     0.567    
    SLICE_X13Y72         FDRE (Hold_fdre_C_D)         0.092     0.659    VIDEO/G4/vcount_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 VIDEO/G2/creditsOffset_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G2/creditsOffset_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (58.065%)  route 0.151ns (41.935%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6374, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.562     0.562    VIDEO/G2/clk_25
    SLICE_X56Y84         FDPE                                         r  VIDEO/G2/creditsOffset_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDPE (Prop_fdpe_C_Q)         0.164     0.726 r  VIDEO/G2/creditsOffset_reg[0]/Q
                         net (fo=7, routed)           0.151     0.877    VIDEO/G2/creditsOffset_reg_n_0_[0]
    SLICE_X55Y84         LUT6 (Prop_lut6_I3_O)        0.045     0.922 r  VIDEO/G2/creditsOffset[5]_i_1/O
                         net (fo=1, routed)           0.000     0.922    VIDEO/G2/creditsOffset0[5]
    SLICE_X55Y84         FDPE                                         r  VIDEO/G2/creditsOffset_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6374, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.828     0.828    VIDEO/G2/clk_25
    SLICE_X55Y84         FDPE                                         r  VIDEO/G2/creditsOffset_reg[5]/C
                         clock pessimism             -0.234     0.595    
    SLICE_X55Y84         FDPE (Hold_fdpe_C_D)         0.092     0.687    VIDEO/G2/creditsOffset_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.922    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 VIDEO/G2/creditsOffset_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G2/creditsOffset_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.184ns (51.942%)  route 0.170ns (48.058%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6374, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.560     0.560    VIDEO/G2/clk_25
    SLICE_X55Y84         FDPE                                         r  VIDEO/G2/creditsOffset_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y84         FDPE (Prop_fdpe_C_Q)         0.141     0.701 r  VIDEO/G2/creditsOffset_reg[1]/Q
                         net (fo=6, routed)           0.170     0.871    VIDEO/G2/creditsOffset_reg_n_0_[1]
    SLICE_X55Y84         LUT5 (Prop_lut5_I2_O)        0.043     0.914 r  VIDEO/G2/creditsOffset[4]_i_1/O
                         net (fo=1, routed)           0.000     0.914    VIDEO/G2/creditsOffset0[4]
    SLICE_X55Y84         FDPE                                         r  VIDEO/G2/creditsOffset_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6374, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.828     0.828    VIDEO/G2/clk_25
    SLICE_X55Y84         FDPE                                         r  VIDEO/G2/creditsOffset_reg[4]/C
                         clock pessimism             -0.269     0.560    
    SLICE_X55Y84         FDPE (Hold_fdpe_C_D)         0.107     0.667    VIDEO/G2/creditsOffset_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.914    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 VIDEO/G4/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G4/hcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.831%)  route 0.160ns (46.169%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6374, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.551     0.551    VIDEO/G4/clk_25
    SLICE_X15Y75         FDRE                                         r  VIDEO/G4/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y75         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  VIDEO/G4/hcount_reg[9]/Q
                         net (fo=10, routed)          0.160     0.851    VIDEO/G4/hcount_reg[9]
    SLICE_X15Y75         LUT6 (Prop_lut6_I0_O)        0.045     0.896 r  VIDEO/G4/hcount[9]_i_2/O
                         net (fo=1, routed)           0.000     0.896    VIDEO/G4/plusOp[9]
    SLICE_X15Y75         FDRE                                         r  VIDEO/G4/hcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6374, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.817     0.817    VIDEO/G4/clk_25
    SLICE_X15Y75         FDRE                                         r  VIDEO/G4/hcount_reg[9]/C
                         clock pessimism             -0.267     0.551    
    SLICE_X15Y75         FDRE (Hold_fdre_C_D)         0.091     0.642    VIDEO/G4/hcount_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.642    
                         arrival time                           0.896    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 VIDEO/G3/ROM9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G3/ROM9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_prescaler
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_prescaler rise@0.000ns - clk_25_prescaler rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.369%)  route 0.184ns (56.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6374, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.590     0.590    VIDEO/G3/ROM9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X58Y36         FDRE                                         r  VIDEO/G3/ROM9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y36         FDRE (Prop_fdre_C_Q)         0.141     0.731 r  VIDEO/G3/ROM9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.184     0.915    VIDEO/G3/ROM9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe
    SLICE_X58Y36         FDRE                                         r  VIDEO/G3/ROM9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6374, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.859     0.859    VIDEO/G3/ROM9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X58Y36         FDRE                                         r  VIDEO/G3/ROM9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.269     0.590    
    SLICE_X58Y36         FDRE (Hold_fdre_C_D)         0.070     0.660    VIDEO/G3/ROM9/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.660    
                         arrival time                           0.915    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25_prescaler
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y3      VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y3      VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y9      VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y9      VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y10     VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y10     VIDEO/G3/ROM1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y1      VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y1      VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y12     VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y12     VIDEO/G3/ROM2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y87     VIDEO/G2/active_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y87     VIDEO/G2/active_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X56Y84     VIDEO/G2/creditsOffset_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X56Y84     VIDEO/G2/creditsOffset_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X55Y84     VIDEO/G2/creditsOffset_reg[1]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X55Y84     VIDEO/G2/creditsOffset_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X55Y84     VIDEO/G2/creditsOffset_reg[2]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X55Y84     VIDEO/G2/creditsOffset_reg[2]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X55Y84     VIDEO/G2/creditsOffset_reg[3]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X55Y84     VIDEO/G2/creditsOffset_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y87     VIDEO/G2/active_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X42Y87     VIDEO/G2/active_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X56Y84     VIDEO/G2/creditsOffset_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X56Y84     VIDEO/G2/creditsOffset_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X55Y84     VIDEO/G2/creditsOffset_reg[1]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X55Y84     VIDEO/G2/creditsOffset_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X55Y84     VIDEO/G2/creditsOffset_reg[2]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X55Y84     VIDEO/G2/creditsOffset_reg[2]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X55Y84     VIDEO/G2/creditsOffset_reg[3]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X55Y84     VIDEO/G2/creditsOffset_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_prescaler
  To Clock:  clkfbout_prescaler

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_prescaler
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    VIDEO/G0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         12583 Endpoints
Min Delay         12583 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART/USOUND/PLAYHZ/counter_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/USOUND/PLAYHZ/o_Sound_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        109.392ns  (logic 45.386ns (41.489%)  route 64.006ns (58.511%))
  Logic Levels:           190  (CARRY4=159 FDRE=1 LUT1=2 LUT2=6 LUT3=1 LUT4=20 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y55         FDRE                         0.000     0.000 r  UART/USOUND/PLAYHZ/counter_reg[9]/C
    SLICE_X55Y55         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  UART/USOUND/PLAYHZ/counter_reg[9]/Q
                         net (fo=4, routed)           0.832     1.288    UART/USOUND/PLAYHZ/counter_reg[9]
    SLICE_X54Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.925 r  UART/USOUND/PLAYHZ/i___64__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.925    UART/USOUND/PLAYHZ/i___64__0_i_2_n_0
    SLICE_X54Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.042 r  UART/USOUND/PLAYHZ/i___10__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.042    UART/USOUND/PLAYHZ/i___10__0_i_2_n_0
    SLICE_X54Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.159 r  UART/USOUND/PLAYHZ/i___6__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.159    UART/USOUND/PLAYHZ/i___6__0_i_2_n_0
    SLICE_X54Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.276 r  UART/USOUND/PLAYHZ/i___52__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.276    UART/USOUND/PLAYHZ/i___52__0_i_2_n_0
    SLICE_X54Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.393 r  UART/USOUND/PLAYHZ/i___172__0_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.393    UART/USOUND/PLAYHZ/i___172__0_i_2_n_0
    SLICE_X54Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.632 r  UART/USOUND/PLAYHZ/i___175_i_2/O[2]
                         net (fo=366, routed)        11.946    14.577    UART/USOUND/PLAYHZ/i___175_i_2_n_5
    SLICE_X49Y79         LUT3 (Prop_lut3_I2_O)        0.301    14.878 r  UART/USOUND/PLAYHZ/i___474_i_18/O
                         net (fo=2, routed)           0.998    15.876    UART/USOUND/PLAYHZ/p_0_in1_in[28]
    SLICE_X55Y74         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.584    16.460 r  UART/USOUND/PLAYHZ/i___474_i_14/O[2]
                         net (fo=1, routed)           0.623    17.083    UART/USOUND/PLAYHZ/i___474_i_14_n_5
    SLICE_X56Y75         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.846    17.929 f  UART/USOUND/PLAYHZ/i___474_i_8/O[2]
                         net (fo=1, routed)           0.831    18.760    UART/USOUND/PLAYHZ/i___474_i_8_n_5
    SLICE_X57Y74         LUT1 (Prop_lut1_I0_O)        0.301    19.061 r  UART/USOUND/PLAYHZ/i___474_i_6/O
                         net (fo=1, routed)           0.000    19.061    UART/USOUND/PLAYHZ/i___474_i_6_n_0
    SLICE_X57Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.462 r  UART/USOUND/PLAYHZ/i___474_i_4/CO[3]
                         net (fo=1, routed)           0.009    19.471    UART/USOUND/PLAYHZ/i___474_i_4_n_0
    SLICE_X57Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.784 f  UART/USOUND/PLAYHZ/i___472_i_2/O[3]
                         net (fo=1, routed)           0.904    20.688    UART/USOUND/PLAYHZ/i___472_i_2_n_4
    SLICE_X58Y76         LUT1 (Prop_lut1_I0_O)        0.306    20.994 r  UART/USOUND/PLAYHZ/i___469_i_10/O
                         net (fo=1, routed)           0.000    20.994    UART/USOUND/PLAYHZ/i___469_i_10_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.526 r  UART/USOUND/PLAYHZ/i___469_i_2/CO[3]
                         net (fo=1, routed)           0.000    21.526    UART/USOUND/PLAYHZ/i___469_i_2_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.640 r  UART/USOUND/PLAYHZ/i___469_i_1/CO[3]
                         net (fo=29, routed)          1.800    23.440    UART/USOUND/PLAYHZ/i___469_i_1_n_0
    SLICE_X59Y72         LUT4 (Prop_lut4_I0_O)        0.124    23.564 r  UART/USOUND/PLAYHZ/i___171__0/O
                         net (fo=1, routed)           0.000    23.564    UART/USOUND/PLAYHZ/i___171__0_n_0
    SLICE_X59Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.114 r  UART/USOUND/PLAYHZ/i___487_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.114    UART/USOUND/PLAYHZ/i___487_i_1_n_0
    SLICE_X59Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.228 r  UART/USOUND/PLAYHZ/i___486_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.228    UART/USOUND/PLAYHZ/i___486_i_1_n_0
    SLICE_X59Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.342 r  UART/USOUND/PLAYHZ/i___483_i_1/CO[3]
                         net (fo=1, routed)           0.009    24.351    UART/USOUND/PLAYHZ/i___483_i_1_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.465 r  UART/USOUND/PLAYHZ/i___481_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.465    UART/USOUND/PLAYHZ/i___481_i_1_n_0
    SLICE_X59Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.579 r  UART/USOUND/PLAYHZ/i___480_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.579    UART/USOUND/PLAYHZ/i___480_i_2_n_0
    SLICE_X59Y77         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    24.850 r  UART/USOUND/PLAYHZ/i___480_i_1/CO[0]
                         net (fo=29, routed)          1.566    26.415    UART/USOUND/PLAYHZ/i___480_i_1_n_3
    SLICE_X64Y73         LUT4 (Prop_lut4_I0_O)        0.373    26.788 r  UART/USOUND/PLAYHZ/i___167__0/O
                         net (fo=1, routed)           0.000    26.788    UART/USOUND/PLAYHZ/i___167__0_n_0
    SLICE_X64Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    27.321 r  UART/USOUND/PLAYHZ/i___498_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.321    UART/USOUND/PLAYHZ/i___498_i_1_n_0
    SLICE_X64Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.438 r  UART/USOUND/PLAYHZ/i___497_i_1/CO[3]
                         net (fo=1, routed)           0.009    27.447    UART/USOUND/PLAYHZ/i___497_i_1_n_0
    SLICE_X64Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.564 r  UART/USOUND/PLAYHZ/i___494_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.564    UART/USOUND/PLAYHZ/i___494_i_1_n_0
    SLICE_X64Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.681 r  UART/USOUND/PLAYHZ/i___492_i_1/CO[3]
                         net (fo=1, routed)           0.000    27.681    UART/USOUND/PLAYHZ/i___492_i_1_n_0
    SLICE_X64Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.798 r  UART/USOUND/PLAYHZ/i___491_i_2/CO[3]
                         net (fo=1, routed)           0.000    27.798    UART/USOUND/PLAYHZ/i___491_i_2_n_0
    SLICE_X64Y78         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    28.052 r  UART/USOUND/PLAYHZ/i___491_i_1/CO[0]
                         net (fo=29, routed)          2.038    30.090    UART/USOUND/PLAYHZ/i___491_i_1_n_3
    SLICE_X62Y71         LUT4 (Prop_lut4_I0_O)        0.367    30.457 r  UART/USOUND/PLAYHZ/i___163__0/O
                         net (fo=1, routed)           0.000    30.457    UART/USOUND/PLAYHZ/i___163__0_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    31.007 r  UART/USOUND/PLAYHZ/i___509_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.007    UART/USOUND/PLAYHZ/i___509_i_1_n_0
    SLICE_X62Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.121 r  UART/USOUND/PLAYHZ/i___508_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.121    UART/USOUND/PLAYHZ/i___508_i_1_n_0
    SLICE_X62Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.235 r  UART/USOUND/PLAYHZ/i___505_i_1/CO[3]
                         net (fo=1, routed)           0.000    31.235    UART/USOUND/PLAYHZ/i___505_i_1_n_0
    SLICE_X62Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.349 r  UART/USOUND/PLAYHZ/i___503_i_1/CO[3]
                         net (fo=1, routed)           0.009    31.358    UART/USOUND/PLAYHZ/i___503_i_1_n_0
    SLICE_X62Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.472 r  UART/USOUND/PLAYHZ/i___502_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.472    UART/USOUND/PLAYHZ/i___502_i_2_n_0
    SLICE_X62Y76         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    31.743 r  UART/USOUND/PLAYHZ/i___502_i_1/CO[0]
                         net (fo=29, routed)          2.017    33.760    UART/USOUND/PLAYHZ/i___502_i_1_n_3
    SLICE_X63Y70         LUT4 (Prop_lut4_I0_O)        0.373    34.133 r  UART/USOUND/PLAYHZ/i___159__0/O
                         net (fo=1, routed)           0.000    34.133    UART/USOUND/PLAYHZ/i___159__0_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.683 r  UART/USOUND/PLAYHZ/i___520_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.683    UART/USOUND/PLAYHZ/i___520_i_1_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.797 r  UART/USOUND/PLAYHZ/i___519_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.797    UART/USOUND/PLAYHZ/i___519_i_1_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.911 r  UART/USOUND/PLAYHZ/i___516_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.911    UART/USOUND/PLAYHZ/i___516_i_1_n_0
    SLICE_X63Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.025 r  UART/USOUND/PLAYHZ/i___514_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.025    UART/USOUND/PLAYHZ/i___514_i_1_n_0
    SLICE_X63Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.139 r  UART/USOUND/PLAYHZ/i___513_i_2/CO[3]
                         net (fo=1, routed)           0.009    35.148    UART/USOUND/PLAYHZ/i___513_i_2_n_0
    SLICE_X63Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    35.419 r  UART/USOUND/PLAYHZ/i___513_i_1/CO[0]
                         net (fo=29, routed)          1.916    37.335    UART/USOUND/PLAYHZ/i___513_i_1_n_3
    SLICE_X61Y70         LUT4 (Prop_lut4_I0_O)        0.373    37.708 r  UART/USOUND/PLAYHZ/i___155__0/O
                         net (fo=1, routed)           0.000    37.708    UART/USOUND/PLAYHZ/i___155__0_n_0
    SLICE_X61Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    38.258 r  UART/USOUND/PLAYHZ/i___700_i_2/CO[3]
                         net (fo=1, routed)           0.000    38.258    UART/USOUND/PLAYHZ/i___700_i_2_n_0
    SLICE_X61Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.372 r  UART/USOUND/PLAYHZ/i___703_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.372    UART/USOUND/PLAYHZ/i___703_i_1_n_0
    SLICE_X61Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.486 r  UART/USOUND/PLAYHZ/i___705_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.486    UART/USOUND/PLAYHZ/i___705_i_1_n_0
    SLICE_X61Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.600 r  UART/USOUND/PLAYHZ/i___702_i_1/CO[3]
                         net (fo=1, routed)           0.000    38.600    UART/USOUND/PLAYHZ/i___702_i_1_n_0
    SLICE_X61Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.714 r  UART/USOUND/PLAYHZ/i___701_i_1/CO[3]
                         net (fo=1, routed)           0.009    38.723    UART/USOUND/PLAYHZ/i___701_i_1_n_0
    SLICE_X61Y75         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    38.994 r  UART/USOUND/PLAYHZ/i___700_i_1/CO[0]
                         net (fo=29, routed)          1.705    40.699    UART/USOUND/PLAYHZ/i___700_i_1_n_3
    SLICE_X60Y69         LUT2 (Prop_lut2_I0_O)        0.373    41.072 r  UART/USOUND/PLAYHZ/i___711_i_5/O
                         net (fo=1, routed)           0.000    41.072    UART/USOUND/PLAYHZ/i___711_i_5_n_0
    SLICE_X60Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    41.448 r  UART/USOUND/PLAYHZ/i___711_i_2/CO[3]
                         net (fo=1, routed)           0.000    41.448    UART/USOUND/PLAYHZ/i___711_i_2_n_0
    SLICE_X60Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.565 r  UART/USOUND/PLAYHZ/i___714_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.565    UART/USOUND/PLAYHZ/i___714_i_1_n_0
    SLICE_X60Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.682 r  UART/USOUND/PLAYHZ/i___716_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.682    UART/USOUND/PLAYHZ/i___716_i_1_n_0
    SLICE_X60Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.799 r  UART/USOUND/PLAYHZ/i___713_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.799    UART/USOUND/PLAYHZ/i___713_i_1_n_0
    SLICE_X60Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.916 r  UART/USOUND/PLAYHZ/i___712_i_1/CO[3]
                         net (fo=1, routed)           0.000    41.916    UART/USOUND/PLAYHZ/i___712_i_1_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    42.170 r  UART/USOUND/PLAYHZ/i___711_i_1/CO[0]
                         net (fo=29, routed)          2.012    44.182    UART/USOUND/PLAYHZ/i___711_i_1_n_3
    SLICE_X64Y67         LUT4 (Prop_lut4_I0_O)        0.367    44.549 r  UART/USOUND/PLAYHZ/i___147__0/O
                         net (fo=1, routed)           0.000    44.549    UART/USOUND/PLAYHZ/i___147__0_n_0
    SLICE_X64Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    45.082 r  UART/USOUND/PLAYHZ/i___531_i_1/CO[3]
                         net (fo=1, routed)           0.000    45.082    UART/USOUND/PLAYHZ/i___531_i_1_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.199 r  UART/USOUND/PLAYHZ/i___524_i_2/CO[3]
                         net (fo=1, routed)           0.000    45.199    UART/USOUND/PLAYHZ/i___524_i_2_n_0
    SLICE_X64Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.316 r  UART/USOUND/PLAYHZ/i___528_i_1/CO[3]
                         net (fo=1, routed)           0.000    45.316    UART/USOUND/PLAYHZ/i___528_i_1_n_0
    SLICE_X64Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.433 r  UART/USOUND/PLAYHZ/i___526_i_1/CO[3]
                         net (fo=1, routed)           0.000    45.433    UART/USOUND/PLAYHZ/i___526_i_1_n_0
    SLICE_X64Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    45.550 r  UART/USOUND/PLAYHZ/i___525_i_1/CO[3]
                         net (fo=1, routed)           0.000    45.550    UART/USOUND/PLAYHZ/i___525_i_1_n_0
    SLICE_X64Y72         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    45.804 r  UART/USOUND/PLAYHZ/i___524_i_1/CO[0]
                         net (fo=29, routed)          1.892    47.696    UART/USOUND/PLAYHZ/i___524_i_1_n_3
    SLICE_X62Y65         LUT4 (Prop_lut4_I0_O)        0.367    48.063 r  UART/USOUND/PLAYHZ/i___143__0/O
                         net (fo=1, routed)           0.000    48.063    UART/USOUND/PLAYHZ/i___143__0_n_0
    SLICE_X62Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.613 r  UART/USOUND/PLAYHZ/i___542_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.613    UART/USOUND/PLAYHZ/i___542_i_1_n_0
    SLICE_X62Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.727 r  UART/USOUND/PLAYHZ/i___541_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.727    UART/USOUND/PLAYHZ/i___541_i_1_n_0
    SLICE_X62Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.841 r  UART/USOUND/PLAYHZ/i___535_i_2/CO[3]
                         net (fo=1, routed)           0.000    48.841    UART/USOUND/PLAYHZ/i___535_i_2_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.955 r  UART/USOUND/PLAYHZ/i___537_i_1/CO[3]
                         net (fo=1, routed)           0.000    48.955    UART/USOUND/PLAYHZ/i___537_i_1_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.069 r  UART/USOUND/PLAYHZ/i___536_i_1/CO[3]
                         net (fo=1, routed)           0.000    49.069    UART/USOUND/PLAYHZ/i___536_i_1_n_0
    SLICE_X62Y70         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    49.340 r  UART/USOUND/PLAYHZ/i___535_i_1/CO[0]
                         net (fo=29, routed)          1.728    51.068    UART/USOUND/PLAYHZ/i___535_i_1_n_3
    SLICE_X61Y64         LUT2 (Prop_lut2_I0_O)        0.373    51.441 r  UART/USOUND/PLAYHZ/i___553_i_3/O
                         net (fo=1, routed)           0.000    51.441    UART/USOUND/PLAYHZ/i___553_i_3_n_0
    SLICE_X61Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    51.842 r  UART/USOUND/PLAYHZ/i___553_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.842    UART/USOUND/PLAYHZ/i___553_i_1_n_0
    SLICE_X61Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.956 r  UART/USOUND/PLAYHZ/i___552_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.956    UART/USOUND/PLAYHZ/i___552_i_1_n_0
    SLICE_X61Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.070 r  UART/USOUND/PLAYHZ/i___546_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.070    UART/USOUND/PLAYHZ/i___546_i_2_n_0
    SLICE_X61Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.184 r  UART/USOUND/PLAYHZ/i___548_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.184    UART/USOUND/PLAYHZ/i___548_i_1_n_0
    SLICE_X61Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.298 r  UART/USOUND/PLAYHZ/i___547_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.298    UART/USOUND/PLAYHZ/i___547_i_1_n_0
    SLICE_X61Y69         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    52.569 r  UART/USOUND/PLAYHZ/i___546_i_1/CO[0]
                         net (fo=29, routed)          1.447    54.016    UART/USOUND/PLAYHZ/i___546_i_1_n_3
    SLICE_X60Y63         LUT4 (Prop_lut4_I0_O)        0.373    54.389 r  UART/USOUND/PLAYHZ/i___135__0/O
                         net (fo=1, routed)           0.000    54.389    UART/USOUND/PLAYHZ/i___135__0_n_0
    SLICE_X60Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    54.922 r  UART/USOUND/PLAYHZ/i___564_i_1/CO[3]
                         net (fo=1, routed)           0.000    54.922    UART/USOUND/PLAYHZ/i___564_i_1_n_0
    SLICE_X60Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.039 r  UART/USOUND/PLAYHZ/i___563_i_1/CO[3]
                         net (fo=1, routed)           0.000    55.039    UART/USOUND/PLAYHZ/i___563_i_1_n_0
    SLICE_X60Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.156 r  UART/USOUND/PLAYHZ/i___560_i_1/CO[3]
                         net (fo=1, routed)           0.000    55.156    UART/USOUND/PLAYHZ/i___560_i_1_n_0
    SLICE_X60Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.273 r  UART/USOUND/PLAYHZ/i___557_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.273    UART/USOUND/PLAYHZ/i___557_i_2_n_0
    SLICE_X60Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    55.390 r  UART/USOUND/PLAYHZ/i___558_i_1/CO[3]
                         net (fo=1, routed)           0.000    55.390    UART/USOUND/PLAYHZ/i___558_i_1_n_0
    SLICE_X60Y68         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    55.644 r  UART/USOUND/PLAYHZ/i___557_i_1/CO[0]
                         net (fo=29, routed)          1.889    57.533    UART/USOUND/PLAYHZ/i___557_i_1_n_3
    SLICE_X64Y61         LUT4 (Prop_lut4_I0_O)        0.367    57.900 r  UART/USOUND/PLAYHZ/i___131__0/O
                         net (fo=1, routed)           0.000    57.900    UART/USOUND/PLAYHZ/i___131__0_n_0
    SLICE_X64Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    58.433 r  UART/USOUND/PLAYHZ/i___575_i_1/CO[3]
                         net (fo=1, routed)           0.000    58.433    UART/USOUND/PLAYHZ/i___575_i_1_n_0
    SLICE_X64Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.550 r  UART/USOUND/PLAYHZ/i___574_i_1/CO[3]
                         net (fo=1, routed)           0.000    58.550    UART/USOUND/PLAYHZ/i___574_i_1_n_0
    SLICE_X64Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.667 r  UART/USOUND/PLAYHZ/i___571_i_1/CO[3]
                         net (fo=1, routed)           0.000    58.667    UART/USOUND/PLAYHZ/i___571_i_1_n_0
    SLICE_X64Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.784 r  UART/USOUND/PLAYHZ/i___568_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.784    UART/USOUND/PLAYHZ/i___568_i_2_n_0
    SLICE_X64Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.901 r  UART/USOUND/PLAYHZ/i___569_i_1/CO[3]
                         net (fo=1, routed)           0.000    58.901    UART/USOUND/PLAYHZ/i___569_i_1_n_0
    SLICE_X64Y66         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    59.155 r  UART/USOUND/PLAYHZ/i___568_i_1/CO[0]
                         net (fo=29, routed)          1.664    60.819    UART/USOUND/PLAYHZ/i___568_i_1_n_3
    SLICE_X63Y60         LUT4 (Prop_lut4_I0_O)        0.367    61.186 r  UART/USOUND/PLAYHZ/i___127__0/O
                         net (fo=1, routed)           0.000    61.186    UART/USOUND/PLAYHZ/i___127__0_n_0
    SLICE_X63Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    61.736 r  UART/USOUND/PLAYHZ/i___586_i_1/CO[3]
                         net (fo=1, routed)           0.000    61.736    UART/USOUND/PLAYHZ/i___586_i_1_n_0
    SLICE_X63Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.850 r  UART/USOUND/PLAYHZ/i___585_i_1/CO[3]
                         net (fo=1, routed)           0.000    61.850    UART/USOUND/PLAYHZ/i___585_i_1_n_0
    SLICE_X63Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.964 r  UART/USOUND/PLAYHZ/i___582_i_1/CO[3]
                         net (fo=1, routed)           0.000    61.964    UART/USOUND/PLAYHZ/i___582_i_1_n_0
    SLICE_X63Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.078 r  UART/USOUND/PLAYHZ/i___580_i_1/CO[3]
                         net (fo=1, routed)           0.000    62.078    UART/USOUND/PLAYHZ/i___580_i_1_n_0
    SLICE_X63Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.192 r  UART/USOUND/PLAYHZ/i___579_i_2/CO[3]
                         net (fo=1, routed)           0.000    62.192    UART/USOUND/PLAYHZ/i___579_i_2_n_0
    SLICE_X63Y65         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    62.463 r  UART/USOUND/PLAYHZ/i___579_i_1/CO[0]
                         net (fo=29, routed)          2.141    64.604    UART/USOUND/PLAYHZ/i___579_i_1_n_3
    SLICE_X65Y58         LUT4 (Prop_lut4_I0_O)        0.373    64.977 r  UART/USOUND/PLAYHZ/i___123__0/O
                         net (fo=1, routed)           0.000    64.977    UART/USOUND/PLAYHZ/i___123__0_n_0
    SLICE_X65Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.527 r  UART/USOUND/PLAYHZ/i___597_i_1/CO[3]
                         net (fo=1, routed)           0.000    65.527    UART/USOUND/PLAYHZ/i___597_i_1_n_0
    SLICE_X65Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.641 r  UART/USOUND/PLAYHZ/i___596_i_1/CO[3]
                         net (fo=1, routed)           0.000    65.641    UART/USOUND/PLAYHZ/i___596_i_1_n_0
    SLICE_X65Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.755 r  UART/USOUND/PLAYHZ/i___593_i_1/CO[3]
                         net (fo=1, routed)           0.000    65.755    UART/USOUND/PLAYHZ/i___593_i_1_n_0
    SLICE_X65Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.869 r  UART/USOUND/PLAYHZ/i___591_i_1/CO[3]
                         net (fo=1, routed)           0.000    65.869    UART/USOUND/PLAYHZ/i___591_i_1_n_0
    SLICE_X65Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.983 r  UART/USOUND/PLAYHZ/i___590_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.983    UART/USOUND/PLAYHZ/i___590_i_2_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    66.254 r  UART/USOUND/PLAYHZ/i___590_i_1/CO[0]
                         net (fo=29, routed)          2.131    68.384    UART/USOUND/PLAYHZ/i___590_i_1_n_3
    SLICE_X64Y55         LUT4 (Prop_lut4_I0_O)        0.373    68.757 r  UART/USOUND/PLAYHZ/i___119__0/O
                         net (fo=1, routed)           0.000    68.757    UART/USOUND/PLAYHZ/i___119__0_n_0
    SLICE_X64Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.290 r  UART/USOUND/PLAYHZ/i___608_i_1/CO[3]
                         net (fo=1, routed)           0.000    69.290    UART/USOUND/PLAYHZ/i___608_i_1_n_0
    SLICE_X64Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.407 r  UART/USOUND/PLAYHZ/i___607_i_1/CO[3]
                         net (fo=1, routed)           0.000    69.407    UART/USOUND/PLAYHZ/i___607_i_1_n_0
    SLICE_X64Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.524 r  UART/USOUND/PLAYHZ/i___604_i_1/CO[3]
                         net (fo=1, routed)           0.000    69.524    UART/USOUND/PLAYHZ/i___604_i_1_n_0
    SLICE_X64Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.641 r  UART/USOUND/PLAYHZ/i___602_i_1/CO[3]
                         net (fo=1, routed)           0.000    69.641    UART/USOUND/PLAYHZ/i___602_i_1_n_0
    SLICE_X64Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.758 r  UART/USOUND/PLAYHZ/i___601_i_2/CO[3]
                         net (fo=1, routed)           0.000    69.758    UART/USOUND/PLAYHZ/i___601_i_2_n_0
    SLICE_X64Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    70.012 r  UART/USOUND/PLAYHZ/i___601_i_1/CO[0]
                         net (fo=29, routed)          1.531    71.543    UART/USOUND/PLAYHZ/i___601_i_1_n_3
    SLICE_X61Y52         LUT4 (Prop_lut4_I0_O)        0.367    71.910 r  UART/USOUND/PLAYHZ/i___115__0/O
                         net (fo=1, routed)           0.000    71.910    UART/USOUND/PLAYHZ/i___115__0_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.460 r  UART/USOUND/PLAYHZ/i___619_i_1/CO[3]
                         net (fo=1, routed)           0.000    72.460    UART/USOUND/PLAYHZ/i___619_i_1_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.574 r  UART/USOUND/PLAYHZ/i___618_i_1/CO[3]
                         net (fo=1, routed)           0.000    72.574    UART/USOUND/PLAYHZ/i___618_i_1_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.688 r  UART/USOUND/PLAYHZ/i___615_i_1/CO[3]
                         net (fo=1, routed)           0.000    72.688    UART/USOUND/PLAYHZ/i___615_i_1_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.802 r  UART/USOUND/PLAYHZ/i___613_i_1/CO[3]
                         net (fo=1, routed)           0.000    72.802    UART/USOUND/PLAYHZ/i___613_i_1_n_0
    SLICE_X61Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.916 r  UART/USOUND/PLAYHZ/i___612_i_2/CO[3]
                         net (fo=1, routed)           0.000    72.916    UART/USOUND/PLAYHZ/i___612_i_2_n_0
    SLICE_X61Y57         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    73.187 r  UART/USOUND/PLAYHZ/i___612_i_1/CO[0]
                         net (fo=29, routed)          1.832    75.019    UART/USOUND/PLAYHZ/i___612_i_1_n_3
    SLICE_X57Y49         LUT2 (Prop_lut2_I0_O)        0.373    75.392 r  UART/USOUND/PLAYHZ/i___619/O
                         net (fo=1, routed)           0.000    75.392    UART/USOUND/PLAYHZ/i___619_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    75.924 r  UART/USOUND/PLAYHZ/i___725_i_1/CO[3]
                         net (fo=1, routed)           0.001    75.925    UART/USOUND/PLAYHZ/i___725_i_1_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.039 r  UART/USOUND/PLAYHZ/i___727_i_1/CO[3]
                         net (fo=1, routed)           0.000    76.039    UART/USOUND/PLAYHZ/i___727_i_1_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.153 r  UART/USOUND/PLAYHZ/i___724_i_1/CO[3]
                         net (fo=1, routed)           0.000    76.153    UART/USOUND/PLAYHZ/i___724_i_1_n_0
    SLICE_X57Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.267 r  UART/USOUND/PLAYHZ/i___723_i_1/CO[3]
                         net (fo=1, routed)           0.000    76.267    UART/USOUND/PLAYHZ/i___723_i_1_n_0
    SLICE_X57Y53         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    76.538 r  UART/USOUND/PLAYHZ/i___722_i_1/CO[0]
                         net (fo=29, routed)          1.686    78.224    UART/USOUND/PLAYHZ/i___722_i_1_n_3
    SLICE_X58Y47         LUT4 (Prop_lut4_I0_O)        0.373    78.597 r  UART/USOUND/PLAYHZ/i___107__0/O
                         net (fo=1, routed)           0.000    78.597    UART/USOUND/PLAYHZ/i___107__0_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.147 r  UART/USOUND/PLAYHZ/i___733_i_2/CO[3]
                         net (fo=1, routed)           0.000    79.147    UART/USOUND/PLAYHZ/i___733_i_2_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.261 r  UART/USOUND/PLAYHZ/i___736_i_1/CO[3]
                         net (fo=1, routed)           0.000    79.261    UART/USOUND/PLAYHZ/i___736_i_1_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.375 r  UART/USOUND/PLAYHZ/i___738_i_1/CO[3]
                         net (fo=1, routed)           0.001    79.376    UART/USOUND/PLAYHZ/i___738_i_1_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.490 r  UART/USOUND/PLAYHZ/i___735_i_1/CO[3]
                         net (fo=1, routed)           0.000    79.490    UART/USOUND/PLAYHZ/i___735_i_1_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.604 r  UART/USOUND/PLAYHZ/i___734_i_1/CO[3]
                         net (fo=1, routed)           0.000    79.604    UART/USOUND/PLAYHZ/i___734_i_1_n_0
    SLICE_X58Y52         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    79.875 r  UART/USOUND/PLAYHZ/i___733_i_1/CO[0]
                         net (fo=29, routed)          1.560    81.435    UART/USOUND/PLAYHZ/i___733_i_1_n_3
    SLICE_X59Y47         LUT2 (Prop_lut2_I0_O)        0.373    81.808 r  UART/USOUND/PLAYHZ/i___623_i_5/O
                         net (fo=1, routed)           0.000    81.808    UART/USOUND/PLAYHZ/i___623_i_5_n_0
    SLICE_X59Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    82.358 r  UART/USOUND/PLAYHZ/i___623_i_2/CO[3]
                         net (fo=1, routed)           0.000    82.358    UART/USOUND/PLAYHZ/i___623_i_2_n_0
    SLICE_X59Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.472 r  UART/USOUND/PLAYHZ/i___627_i_1/CO[3]
                         net (fo=1, routed)           0.000    82.472    UART/USOUND/PLAYHZ/i___627_i_1_n_0
    SLICE_X59Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.586 r  UART/USOUND/PLAYHZ/i___625_i_1/CO[3]
                         net (fo=1, routed)           0.001    82.586    UART/USOUND/PLAYHZ/i___625_i_1_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.700 r  UART/USOUND/PLAYHZ/i___624_i_1/CO[3]
                         net (fo=1, routed)           0.000    82.700    UART/USOUND/PLAYHZ/i___624_i_1_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    82.971 r  UART/USOUND/PLAYHZ/i___623_i_1/CO[0]
                         net (fo=29, routed)          1.647    84.618    UART/USOUND/PLAYHZ/i___623_i_1_n_3
    SLICE_X60Y45         LUT4 (Prop_lut4_I0_O)        0.373    84.991 r  UART/USOUND/PLAYHZ/i___99__0/O
                         net (fo=1, routed)           0.000    84.991    UART/USOUND/PLAYHZ/i___99__0_n_0
    SLICE_X60Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    85.524 r  UART/USOUND/PLAYHZ/i___641_i_1/CO[3]
                         net (fo=1, routed)           0.000    85.524    UART/USOUND/PLAYHZ/i___641_i_1_n_0
    SLICE_X60Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.641 r  UART/USOUND/PLAYHZ/i___640_i_1/CO[3]
                         net (fo=1, routed)           0.000    85.641    UART/USOUND/PLAYHZ/i___640_i_1_n_0
    SLICE_X60Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.758 r  UART/USOUND/PLAYHZ/i___634_i_2/CO[3]
                         net (fo=1, routed)           0.000    85.758    UART/USOUND/PLAYHZ/i___634_i_2_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.875 r  UART/USOUND/PLAYHZ/i___636_i_1/CO[3]
                         net (fo=1, routed)           0.000    85.875    UART/USOUND/PLAYHZ/i___636_i_1_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    85.992 r  UART/USOUND/PLAYHZ/i___635_i_1/CO[3]
                         net (fo=1, routed)           0.001    85.993    UART/USOUND/PLAYHZ/i___635_i_1_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    86.247 r  UART/USOUND/PLAYHZ/i___634_i_1/CO[0]
                         net (fo=29, routed)          1.517    87.764    UART/USOUND/PLAYHZ/i___634_i_1_n_3
    SLICE_X61Y45         LUT4 (Prop_lut4_I0_O)        0.367    88.131 r  UART/USOUND/PLAYHZ/i___95__0/O
                         net (fo=1, routed)           0.000    88.131    UART/USOUND/PLAYHZ/i___95__0_n_0
    SLICE_X61Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    88.681 r  UART/USOUND/PLAYHZ/i___652_i_1/CO[3]
                         net (fo=1, routed)           0.000    88.681    UART/USOUND/PLAYHZ/i___652_i_1_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.795 r  UART/USOUND/PLAYHZ/i___651_i_1/CO[3]
                         net (fo=1, routed)           0.000    88.795    UART/USOUND/PLAYHZ/i___651_i_1_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.909 r  UART/USOUND/PLAYHZ/i___645_i_2/CO[3]
                         net (fo=1, routed)           0.000    88.909    UART/USOUND/PLAYHZ/i___645_i_2_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.023 r  UART/USOUND/PLAYHZ/i___647_i_1/CO[3]
                         net (fo=1, routed)           0.000    89.023    UART/USOUND/PLAYHZ/i___647_i_1_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    89.137 r  UART/USOUND/PLAYHZ/i___646_i_1/CO[3]
                         net (fo=1, routed)           0.001    89.137    UART/USOUND/PLAYHZ/i___646_i_1_n_0
    SLICE_X61Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    89.408 r  UART/USOUND/PLAYHZ/i___645_i_1/CO[0]
                         net (fo=29, routed)          1.559    90.967    UART/USOUND/PLAYHZ/i___645_i_1_n_3
    SLICE_X64Y45         LUT4 (Prop_lut4_I0_O)        0.373    91.340 r  UART/USOUND/PLAYHZ/i___91__0/O
                         net (fo=1, routed)           0.000    91.340    UART/USOUND/PLAYHZ/i___91__0_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    91.873 r  UART/USOUND/PLAYHZ/i___663_i_1/CO[3]
                         net (fo=1, routed)           0.000    91.873    UART/USOUND/PLAYHZ/i___663_i_1_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    91.990 r  UART/USOUND/PLAYHZ/i___662_i_1/CO[3]
                         net (fo=1, routed)           0.000    91.990    UART/USOUND/PLAYHZ/i___662_i_1_n_0
    SLICE_X64Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.107 r  UART/USOUND/PLAYHZ/i___659_i_1/CO[3]
                         net (fo=1, routed)           0.000    92.107    UART/USOUND/PLAYHZ/i___659_i_1_n_0
    SLICE_X64Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.224 r  UART/USOUND/PLAYHZ/i___656_i_2/CO[3]
                         net (fo=1, routed)           0.000    92.224    UART/USOUND/PLAYHZ/i___656_i_2_n_0
    SLICE_X64Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.341 r  UART/USOUND/PLAYHZ/i___657_i_1/CO[3]
                         net (fo=1, routed)           0.001    92.342    UART/USOUND/PLAYHZ/i___657_i_1_n_0
    SLICE_X64Y50         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    92.596 r  UART/USOUND/PLAYHZ/i___656_i_1/CO[0]
                         net (fo=29, routed)          1.851    94.447    UART/USOUND/PLAYHZ/i___656_i_1_n_3
    SLICE_X62Y43         LUT4 (Prop_lut4_I0_O)        0.367    94.814 r  UART/USOUND/PLAYHZ/i___87__0/O
                         net (fo=1, routed)           0.000    94.814    UART/USOUND/PLAYHZ/i___87__0_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.364 r  UART/USOUND/PLAYHZ/i___674_i_1/CO[3]
                         net (fo=1, routed)           0.000    95.364    UART/USOUND/PLAYHZ/i___674_i_1_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.478 r  UART/USOUND/PLAYHZ/i___673_i_1/CO[3]
                         net (fo=1, routed)           0.000    95.478    UART/USOUND/PLAYHZ/i___673_i_1_n_0
    SLICE_X62Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.592 r  UART/USOUND/PLAYHZ/i___670_i_1/CO[3]
                         net (fo=1, routed)           0.000    95.592    UART/USOUND/PLAYHZ/i___670_i_1_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.706 r  UART/USOUND/PLAYHZ/i___667_i_2/CO[3]
                         net (fo=1, routed)           0.000    95.706    UART/USOUND/PLAYHZ/i___667_i_2_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.820 r  UART/USOUND/PLAYHZ/i___668_i_1/CO[3]
                         net (fo=1, routed)           0.000    95.820    UART/USOUND/PLAYHZ/i___668_i_1_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    96.091 r  UART/USOUND/PLAYHZ/i___667_i_1/CO[0]
                         net (fo=29, routed)          1.779    97.870    UART/USOUND/PLAYHZ/i___667_i_1_n_3
    SLICE_X63Y43         LUT2 (Prop_lut2_I0_O)        0.373    98.243 r  UART/USOUND/PLAYHZ/i___685_i_4/O
                         net (fo=1, routed)           0.000    98.243    UART/USOUND/PLAYHZ/i___685_i_4_n_0
    SLICE_X63Y43         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    98.641 r  UART/USOUND/PLAYHZ/i___685_i_1/CO[3]
                         net (fo=1, routed)           0.000    98.641    UART/USOUND/PLAYHZ/i___685_i_1_n_0
    SLICE_X63Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.755 r  UART/USOUND/PLAYHZ/i___684_i_1/CO[3]
                         net (fo=1, routed)           0.000    98.755    UART/USOUND/PLAYHZ/i___684_i_1_n_0
    SLICE_X63Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.869 r  UART/USOUND/PLAYHZ/i___681_i_1/CO[3]
                         net (fo=1, routed)           0.000    98.869    UART/USOUND/PLAYHZ/i___681_i_1_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    98.983 r  UART/USOUND/PLAYHZ/i___679_i_1/CO[3]
                         net (fo=1, routed)           0.000    98.983    UART/USOUND/PLAYHZ/i___679_i_1_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    99.097 r  UART/USOUND/PLAYHZ/i___678_i_2/CO[3]
                         net (fo=1, routed)           0.000    99.097    UART/USOUND/PLAYHZ/i___678_i_2_n_0
    SLICE_X63Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    99.368 r  UART/USOUND/PLAYHZ/i___678_i_1/CO[0]
                         net (fo=29, routed)          1.987   101.355    UART/USOUND/PLAYHZ/i___678_i_1_n_3
    SLICE_X57Y42         LUT4 (Prop_lut4_I0_O)        0.373   101.728 r  UART/USOUND/PLAYHZ/i___79__0/O
                         net (fo=1, routed)           0.000   101.728    UART/USOUND/PLAYHZ/i___79__0_n_0
    SLICE_X57Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.278 r  UART/USOUND/PLAYHZ/i___696_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.278    UART/USOUND/PLAYHZ/i___696_i_1_n_0
    SLICE_X57Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.392 r  UART/USOUND/PLAYHZ/i___695_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.392    UART/USOUND/PLAYHZ/i___695_i_1_n_0
    SLICE_X57Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.506 r  UART/USOUND/PLAYHZ/i___692_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.506    UART/USOUND/PLAYHZ/i___692_i_1_n_0
    SLICE_X57Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.620 r  UART/USOUND/PLAYHZ/i___690_i_1/CO[3]
                         net (fo=1, routed)           0.000   102.620    UART/USOUND/PLAYHZ/i___690_i_1_n_0
    SLICE_X57Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.734 r  UART/USOUND/PLAYHZ/i___689_i_2/CO[3]
                         net (fo=1, routed)           0.000   102.734    UART/USOUND/PLAYHZ/i___689_i_2_n_0
    SLICE_X57Y47         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271   103.005 r  UART/USOUND/PLAYHZ/i___689_i_1/CO[0]
                         net (fo=29, routed)          1.938   104.943    UART/USOUND/PLAYHZ/i___689_i_1_n_3
    SLICE_X56Y42         LUT2 (Prop_lut2_I0_O)        0.373   105.316 r  UART/USOUND/PLAYHZ/i___696/O
                         net (fo=1, routed)           0.000   105.316    UART/USOUND/PLAYHZ/i___696_n_0
    SLICE_X56Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376   105.692 r  UART/USOUND/PLAYHZ/i___176_i_84/CO[3]
                         net (fo=1, routed)           0.000   105.692    UART/USOUND/PLAYHZ/i___176_i_84_n_0
    SLICE_X56Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   105.809 r  UART/USOUND/PLAYHZ/i___176_i_58/CO[3]
                         net (fo=1, routed)           0.000   105.809    UART/USOUND/PLAYHZ/i___176_i_58_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   105.926 r  UART/USOUND/PLAYHZ/i___176_i_38/CO[3]
                         net (fo=1, routed)           0.000   105.926    UART/USOUND/PLAYHZ/i___176_i_38_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.043 r  UART/USOUND/PLAYHZ/i___176_i_13/CO[3]
                         net (fo=1, routed)           0.000   106.043    UART/USOUND/PLAYHZ/i___176_i_13_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   106.160 f  UART/USOUND/PLAYHZ/i___176_i_4/CO[3]
                         net (fo=1, routed)           1.443   107.603    UART/USOUND/PLAYHZ/i___176_i_4_n_0
    SLICE_X53Y54         LUT6 (Prop_lut6_I1_O)        0.124   107.727 r  UART/USOUND/PLAYHZ/i___176_i_1/O
                         net (fo=1, routed)           1.541   109.268    UART/USOUND/PLAYHZ/i___176_i_1_n_0
    SLICE_X54Y82         LUT4 (Prop_lut4_I0_O)        0.124   109.392 r  UART/USOUND/PLAYHZ/i___176/O
                         net (fo=1, routed)           0.000   109.392    UART/USOUND/PLAYHZ/i___176_n_0
    SLICE_X54Y82         FDRE                                         r  UART/USOUND/PLAYHZ/o_Sound_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/URX/r_RX_Byte_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UHANDLE/Number_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.391ns  (logic 15.605ns (29.786%)  route 36.786ns (70.214%))
  Logic Levels:           53  (CARRY4=23 FDRE=1 LUT1=1 LUT2=3 LUT3=8 LUT4=4 LUT5=8 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE                         0.000     0.000 r  UART/URX/r_RX_Byte_reg[0]/C
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  UART/URX/r_RX_Byte_reg[0]/Q
                         net (fo=63, routed)          4.821     5.339    UART/UHANDLE/Data_Recieved[0]
    SLICE_X62Y92         LUT2 (Prop_lut2_I0_O)        0.124     5.463 r  UART/UHANDLE/i___496/O
                         net (fo=1, routed)           0.000     5.463    UART/UHANDLE/i___496_n_0
    SLICE_X62Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.864 r  UART/UHANDLE/i___283_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.864    UART/UHANDLE/i___283_0_i_1_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.177 r  UART/UHANDLE/geld_reg[15]_i_21/O[3]
                         net (fo=3, routed)           0.858     7.034    UART/UHANDLE/r_RX_Byte_reg[4][0]
    SLICE_X62Y95         LUT3 (Prop_lut3_I2_O)        0.306     7.340 f  UART/UHANDLE/geld[15]_i_23/O
                         net (fo=2, routed)           0.955     8.295    UART/UHANDLE/geld[15]_i_23_n_0
    SLICE_X61Y91         LUT5 (Prop_lut5_I3_O)        0.124     8.419 r  UART/UHANDLE/geld[15]_i_15/O
                         net (fo=2, routed)           0.948     9.367    UART/UHANDLE/geld[15]_i_15_n_0
    SLICE_X61Y94         LUT6 (Prop_lut6_I0_O)        0.124     9.491 r  UART/UHANDLE/geld[15]_i_19/O
                         net (fo=1, routed)           0.000     9.491    UART/UHANDLE/geld[15]_i_19_n_0
    SLICE_X61Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.023 r  UART/UHANDLE/geld_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.023    UART/UHANDLE/geld_reg[15]_i_10_n_0
    SLICE_X61Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.245 r  UART/UHANDLE/geld_reg[15]_i_8/O[0]
                         net (fo=1, routed)           0.795    11.040    UART/UHANDLE/geld1[15]
    SLICE_X58Y95         LUT4 (Prop_lut4_I2_O)        0.299    11.339 r  UART/UHANDLE/geld[15]_i_3/O
                         net (fo=1, routed)           0.000    11.339    UART/UHANDLE/geld[15]_i_3_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.740 r  UART/UHANDLE/geld_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.740    UART/UHANDLE/geld_reg[15]_i_2_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.854 r  UART/UHANDLE/i___143_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.854    UART/UHANDLE/i___143_i_1_n_0
    SLICE_X58Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.968 r  UART/UHANDLE/i___139_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.968    UART/UHANDLE/i___139_i_1_n_0
    SLICE_X58Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.082 r  UART/UHANDLE/i___135_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.082    UART/UHANDLE/i___135_i_2_n_0
    SLICE_X58Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.395 r  UART/UHANDLE/i___213_i_1/O[3]
                         net (fo=7, routed)           0.599    12.994    UART/UHANDLE/geld[31]
    SLICE_X61Y99         LUT4 (Prop_lut4_I3_O)        0.306    13.300 r  UART/UHANDLE/i___216__0/O
                         net (fo=174, routed)         3.607    16.907    UART/UHANDLE/i___216__0_n_0
    SLICE_X30Y95         LUT3 (Prop_lut3_I2_O)        0.150    17.057 r  UART/UHANDLE/i___49_i_1__1/O
                         net (fo=86, routed)          2.717    19.773    UART/UHANDLE/i___49_i_1__1_n_0
    SLICE_X35Y104        LUT3 (Prop_lut3_I0_O)        0.356    20.129 r  UART/UHANDLE/i___173_i_100/O
                         net (fo=4, routed)           1.030    21.159    UART/UHANDLE/i___173_i_100_n_0
    SLICE_X34Y102        LUT4 (Prop_lut4_I3_O)        0.332    21.491 r  UART/UHANDLE/i___294_i_44/O
                         net (fo=1, routed)           0.000    21.491    UART/UHANDLE/i___294_i_44_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.871 r  UART/UHANDLE/i___294_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.871    UART/UHANDLE/i___294_i_23_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.110 r  UART/UHANDLE/i___294_i_4/O[2]
                         net (fo=3, routed)           1.446    23.556    UART/UHANDLE/i___294_i_4_n_5
    SLICE_X35Y99         LUT3 (Prop_lut3_I2_O)        0.301    23.857 r  UART/UHANDLE/i___188_i_22/O
                         net (fo=2, routed)           1.005    24.862    UART/UHANDLE/i___188_i_22_n_0
    SLICE_X31Y96         LUT5 (Prop_lut5_I4_O)        0.150    25.012 r  UART/UHANDLE/i___188_i_5/O
                         net (fo=2, routed)           0.815    25.827    UART/UHANDLE/i___188_i_5_n_0
    SLICE_X34Y96         LUT6 (Prop_lut6_I0_O)        0.332    26.159 r  UART/UHANDLE/i___188_i_9/O
                         net (fo=1, routed)           0.000    26.159    UART/UHANDLE/i___188_i_9_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    26.737 f  UART/UHANDLE/i___188_i_1/O[2]
                         net (fo=8, routed)           1.335    28.073    UART/UHANDLE/i___188_i_1_n_5
    SLICE_X33Y102        LUT3 (Prop_lut3_I1_O)        0.331    28.404 r  UART/UHANDLE/i___204_i_2/O
                         net (fo=2, routed)           0.637    29.041    UART/UHANDLE/i___204_i_2_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    29.629 r  UART/UHANDLE/i___204_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.629    UART/UHANDLE/i___204_i_1_n_0
    SLICE_X33Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    29.852 r  UART/UHANDLE/i___49_i_12/O[0]
                         net (fo=1, routed)           0.812    30.664    UART/UHANDLE/i___49_i_12_n_7
    SLICE_X32Y102        LUT2 (Prop_lut2_I1_O)        0.299    30.963 r  UART/UHANDLE/i___49_i_5/O
                         net (fo=1, routed)           0.000    30.963    UART/UHANDLE/i___49_i_5_n_0
    SLICE_X32Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.364 r  UART/UHANDLE/i___49_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.364    UART/UHANDLE/i___49_i_2_n_0
    SLICE_X32Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.586 r  UART/UHANDLE/i___86_i_1/O[0]
                         net (fo=1, routed)           0.792    32.378    UART/UHANDLE/i___86_i_1_n_7
    SLICE_X31Y103        LUT2 (Prop_lut2_I1_O)        0.299    32.677 r  UART/UHANDLE/i___86/O
                         net (fo=1, routed)           0.000    32.677    UART/UHANDLE/i___86_n_0
    SLICE_X31Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    33.257 f  UART/UHANDLE/i___162_i_5/O[2]
                         net (fo=1, routed)           1.035    34.292    UART/UHANDLE/i___162_i_5_n_5
    SLICE_X17Y106        LUT1 (Prop_lut1_I0_O)        0.302    34.594 r  UART/UHANDLE/i___162_i_12/O
                         net (fo=1, routed)           0.000    34.594    UART/UHANDLE/i___162_i_12_n_0
    SLICE_X17Y106        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    34.908 r  UART/UHANDLE/i___162_i_4/CO[2]
                         net (fo=32, routed)          0.808    35.716    UART/UHANDLE/i___162_i_4_n_1
    SLICE_X17Y107        LUT3 (Prop_lut3_I1_O)        0.341    36.057 f  UART/UHANDLE/i___164_i_1/O
                         net (fo=11, routed)          1.622    37.678    UART/UHANDLE/i___164_i_1_n_0
    SLICE_X15Y106        LUT6 (Prop_lut6_I0_O)        0.332    38.010 f  UART/UHANDLE/i___162_i_8/O
                         net (fo=5, routed)           0.587    38.597    UART/UHANDLE/i___162_i_8_n_0
    SLICE_X15Y104        LUT6 (Prop_lut6_I5_O)        0.124    38.721 r  UART/UHANDLE/i___162_i_2/O
                         net (fo=31, routed)          1.948    40.669    UART/UHANDLE/i___162_i_2_n_0
    SLICE_X13Y105        LUT5 (Prop_lut5_I2_O)        0.150    40.819 r  UART/UHANDLE/i___164/O
                         net (fo=3, routed)           0.977    41.796    UART/UHANDLE/i___164_n_0
    SLICE_X14Y106        LUT5 (Prop_lut5_I4_O)        0.326    42.122 r  UART/UHANDLE/i___163_i_11/O
                         net (fo=2, routed)           0.660    42.782    UART/UHANDLE/i___163_i_11_n_0
    SLICE_X12Y106        LUT3 (Prop_lut3_I0_O)        0.124    42.906 r  UART/UHANDLE/i___163_i_14/O
                         net (fo=1, routed)           0.000    42.906    UART/UHANDLE/i___163_i_14_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    43.286 r  UART/UHANDLE/i___163_i_3/CO[3]
                         net (fo=1, routed)           0.000    43.286    UART/UHANDLE/i___163_i_3_n_0
    SLICE_X12Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    43.505 r  UART/UHANDLE/i___163_i_2/O[0]
                         net (fo=2, routed)           0.808    44.313    UART/UHANDLE/i___163_i_2_n_7
    SLICE_X15Y107        LUT5 (Prop_lut5_I0_O)        0.295    44.608 r  UART/UHANDLE/i___165_i_21/O
                         net (fo=2, routed)           0.752    45.360    UART/UHANDLE/i___165_i_21_n_0
    SLICE_X14Y107        LUT4 (Prop_lut4_I3_O)        0.124    45.484 r  UART/UHANDLE/i___165_i_24/O
                         net (fo=1, routed)           0.000    45.484    UART/UHANDLE/i___165_i_24_n_0
    SLICE_X14Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.860 r  UART/UHANDLE/i___165_i_6/CO[3]
                         net (fo=1, routed)           0.000    45.860    UART/UHANDLE/i___165_i_6_n_0
    SLICE_X14Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    46.183 r  UART/UHANDLE/i___165_i_2/O[1]
                         net (fo=2, routed)           0.864    47.047    UART/UHANDLE/i___165_i_2_n_6
    SLICE_X15Y108        LUT5 (Prop_lut5_I0_O)        0.306    47.353 r  UART/UHANDLE/i___165_i_15/O
                         net (fo=2, routed)           0.293    47.646    UART/UHANDLE/i___165_i_15_n_0
    SLICE_X13Y108        LUT3 (Prop_lut3_I0_O)        0.124    47.770 r  UART/UHANDLE/i___165_i_18/O
                         net (fo=1, routed)           0.000    47.770    UART/UHANDLE/i___165_i_18_n_0
    SLICE_X13Y108        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    48.340 f  UART/UHANDLE/i___165_i_3/CO[2]
                         net (fo=4, routed)           0.657    48.997    UART/UHANDLE/i___165_i_3_n_1
    SLICE_X13Y109        LUT5 (Prop_lut5_I0_O)        0.339    49.336 r  UART/UHANDLE/Number[3]_i_24/O
                         net (fo=1, routed)           1.139    50.474    UART/UHANDLE/Number[3]_i_24_n_0
    SLICE_X14Y105        LUT5 (Prop_lut5_I1_O)        0.326    50.800 f  UART/UHANDLE/Number[3]_i_13/O
                         net (fo=1, routed)           1.467    52.267    UART/UHANDLE/Number[3]_i_13_n_0
    SLICE_X14Y92         LUT6 (Prop_lut6_I4_O)        0.124    52.391 r  UART/UHANDLE/Number[3]_i_3/O
                         net (fo=1, routed)           0.000    52.391    UART/UHANDLE/Number[3]_i_3_n_0
    SLICE_X14Y92         FDRE                                         r  UART/UHANDLE/Number_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/URX/r_RX_Byte_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UHANDLE/Number_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.072ns  (logic 15.377ns (29.530%)  route 36.695ns (70.470%))
  Logic Levels:           53  (CARRY4=23 FDRE=1 LUT1=1 LUT2=3 LUT3=8 LUT4=4 LUT5=6 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE                         0.000     0.000 r  UART/URX/r_RX_Byte_reg[0]/C
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  UART/URX/r_RX_Byte_reg[0]/Q
                         net (fo=63, routed)          4.821     5.339    UART/UHANDLE/Data_Recieved[0]
    SLICE_X62Y92         LUT2 (Prop_lut2_I0_O)        0.124     5.463 r  UART/UHANDLE/i___496/O
                         net (fo=1, routed)           0.000     5.463    UART/UHANDLE/i___496_n_0
    SLICE_X62Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.864 r  UART/UHANDLE/i___283_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.864    UART/UHANDLE/i___283_0_i_1_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.177 r  UART/UHANDLE/geld_reg[15]_i_21/O[3]
                         net (fo=3, routed)           0.858     7.034    UART/UHANDLE/r_RX_Byte_reg[4][0]
    SLICE_X62Y95         LUT3 (Prop_lut3_I2_O)        0.306     7.340 f  UART/UHANDLE/geld[15]_i_23/O
                         net (fo=2, routed)           0.955     8.295    UART/UHANDLE/geld[15]_i_23_n_0
    SLICE_X61Y91         LUT5 (Prop_lut5_I3_O)        0.124     8.419 r  UART/UHANDLE/geld[15]_i_15/O
                         net (fo=2, routed)           0.948     9.367    UART/UHANDLE/geld[15]_i_15_n_0
    SLICE_X61Y94         LUT6 (Prop_lut6_I0_O)        0.124     9.491 r  UART/UHANDLE/geld[15]_i_19/O
                         net (fo=1, routed)           0.000     9.491    UART/UHANDLE/geld[15]_i_19_n_0
    SLICE_X61Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.023 r  UART/UHANDLE/geld_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.023    UART/UHANDLE/geld_reg[15]_i_10_n_0
    SLICE_X61Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.245 r  UART/UHANDLE/geld_reg[15]_i_8/O[0]
                         net (fo=1, routed)           0.795    11.040    UART/UHANDLE/geld1[15]
    SLICE_X58Y95         LUT4 (Prop_lut4_I2_O)        0.299    11.339 r  UART/UHANDLE/geld[15]_i_3/O
                         net (fo=1, routed)           0.000    11.339    UART/UHANDLE/geld[15]_i_3_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.740 r  UART/UHANDLE/geld_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.740    UART/UHANDLE/geld_reg[15]_i_2_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.854 r  UART/UHANDLE/i___143_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.854    UART/UHANDLE/i___143_i_1_n_0
    SLICE_X58Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.968 r  UART/UHANDLE/i___139_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.968    UART/UHANDLE/i___139_i_1_n_0
    SLICE_X58Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.082 r  UART/UHANDLE/i___135_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.082    UART/UHANDLE/i___135_i_2_n_0
    SLICE_X58Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.395 r  UART/UHANDLE/i___213_i_1/O[3]
                         net (fo=7, routed)           0.599    12.994    UART/UHANDLE/geld[31]
    SLICE_X61Y99         LUT4 (Prop_lut4_I3_O)        0.306    13.300 r  UART/UHANDLE/i___216__0/O
                         net (fo=174, routed)         3.607    16.907    UART/UHANDLE/i___216__0_n_0
    SLICE_X30Y95         LUT3 (Prop_lut3_I2_O)        0.150    17.057 r  UART/UHANDLE/i___49_i_1__1/O
                         net (fo=86, routed)          2.717    19.773    UART/UHANDLE/i___49_i_1__1_n_0
    SLICE_X35Y104        LUT3 (Prop_lut3_I0_O)        0.356    20.129 r  UART/UHANDLE/i___173_i_100/O
                         net (fo=4, routed)           1.030    21.159    UART/UHANDLE/i___173_i_100_n_0
    SLICE_X34Y102        LUT4 (Prop_lut4_I3_O)        0.332    21.491 r  UART/UHANDLE/i___294_i_44/O
                         net (fo=1, routed)           0.000    21.491    UART/UHANDLE/i___294_i_44_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.871 r  UART/UHANDLE/i___294_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.871    UART/UHANDLE/i___294_i_23_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.110 r  UART/UHANDLE/i___294_i_4/O[2]
                         net (fo=3, routed)           1.446    23.556    UART/UHANDLE/i___294_i_4_n_5
    SLICE_X35Y99         LUT3 (Prop_lut3_I2_O)        0.301    23.857 r  UART/UHANDLE/i___188_i_22/O
                         net (fo=2, routed)           1.005    24.862    UART/UHANDLE/i___188_i_22_n_0
    SLICE_X31Y96         LUT5 (Prop_lut5_I4_O)        0.150    25.012 r  UART/UHANDLE/i___188_i_5/O
                         net (fo=2, routed)           0.815    25.827    UART/UHANDLE/i___188_i_5_n_0
    SLICE_X34Y96         LUT6 (Prop_lut6_I0_O)        0.332    26.159 r  UART/UHANDLE/i___188_i_9/O
                         net (fo=1, routed)           0.000    26.159    UART/UHANDLE/i___188_i_9_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    26.737 f  UART/UHANDLE/i___188_i_1/O[2]
                         net (fo=8, routed)           1.335    28.073    UART/UHANDLE/i___188_i_1_n_5
    SLICE_X33Y102        LUT3 (Prop_lut3_I1_O)        0.331    28.404 r  UART/UHANDLE/i___204_i_2/O
                         net (fo=2, routed)           0.637    29.041    UART/UHANDLE/i___204_i_2_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    29.629 r  UART/UHANDLE/i___204_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.629    UART/UHANDLE/i___204_i_1_n_0
    SLICE_X33Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    29.852 r  UART/UHANDLE/i___49_i_12/O[0]
                         net (fo=1, routed)           0.812    30.664    UART/UHANDLE/i___49_i_12_n_7
    SLICE_X32Y102        LUT2 (Prop_lut2_I1_O)        0.299    30.963 r  UART/UHANDLE/i___49_i_5/O
                         net (fo=1, routed)           0.000    30.963    UART/UHANDLE/i___49_i_5_n_0
    SLICE_X32Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.364 r  UART/UHANDLE/i___49_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.364    UART/UHANDLE/i___49_i_2_n_0
    SLICE_X32Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.586 r  UART/UHANDLE/i___86_i_1/O[0]
                         net (fo=1, routed)           0.792    32.378    UART/UHANDLE/i___86_i_1_n_7
    SLICE_X31Y103        LUT2 (Prop_lut2_I1_O)        0.299    32.677 r  UART/UHANDLE/i___86/O
                         net (fo=1, routed)           0.000    32.677    UART/UHANDLE/i___86_n_0
    SLICE_X31Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    33.257 f  UART/UHANDLE/i___162_i_5/O[2]
                         net (fo=1, routed)           1.035    34.292    UART/UHANDLE/i___162_i_5_n_5
    SLICE_X17Y106        LUT1 (Prop_lut1_I0_O)        0.302    34.594 r  UART/UHANDLE/i___162_i_12/O
                         net (fo=1, routed)           0.000    34.594    UART/UHANDLE/i___162_i_12_n_0
    SLICE_X17Y106        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    34.908 r  UART/UHANDLE/i___162_i_4/CO[2]
                         net (fo=32, routed)          0.808    35.716    UART/UHANDLE/i___162_i_4_n_1
    SLICE_X17Y107        LUT3 (Prop_lut3_I1_O)        0.341    36.057 f  UART/UHANDLE/i___164_i_1/O
                         net (fo=11, routed)          1.622    37.678    UART/UHANDLE/i___164_i_1_n_0
    SLICE_X15Y106        LUT6 (Prop_lut6_I0_O)        0.332    38.010 f  UART/UHANDLE/i___162_i_8/O
                         net (fo=5, routed)           0.587    38.597    UART/UHANDLE/i___162_i_8_n_0
    SLICE_X15Y104        LUT6 (Prop_lut6_I5_O)        0.124    38.721 r  UART/UHANDLE/i___162_i_2/O
                         net (fo=31, routed)          1.948    40.669    UART/UHANDLE/i___162_i_2_n_0
    SLICE_X13Y105        LUT5 (Prop_lut5_I2_O)        0.150    40.819 r  UART/UHANDLE/i___164/O
                         net (fo=3, routed)           0.977    41.796    UART/UHANDLE/i___164_n_0
    SLICE_X14Y106        LUT5 (Prop_lut5_I4_O)        0.326    42.122 r  UART/UHANDLE/i___163_i_11/O
                         net (fo=2, routed)           0.660    42.782    UART/UHANDLE/i___163_i_11_n_0
    SLICE_X12Y106        LUT3 (Prop_lut3_I0_O)        0.124    42.906 r  UART/UHANDLE/i___163_i_14/O
                         net (fo=1, routed)           0.000    42.906    UART/UHANDLE/i___163_i_14_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    43.286 r  UART/UHANDLE/i___163_i_3/CO[3]
                         net (fo=1, routed)           0.000    43.286    UART/UHANDLE/i___163_i_3_n_0
    SLICE_X12Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    43.505 r  UART/UHANDLE/i___163_i_2/O[0]
                         net (fo=2, routed)           0.808    44.313    UART/UHANDLE/i___163_i_2_n_7
    SLICE_X15Y107        LUT5 (Prop_lut5_I0_O)        0.295    44.608 r  UART/UHANDLE/i___165_i_21/O
                         net (fo=2, routed)           0.752    45.360    UART/UHANDLE/i___165_i_21_n_0
    SLICE_X14Y107        LUT4 (Prop_lut4_I3_O)        0.124    45.484 r  UART/UHANDLE/i___165_i_24/O
                         net (fo=1, routed)           0.000    45.484    UART/UHANDLE/i___165_i_24_n_0
    SLICE_X14Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.860 r  UART/UHANDLE/i___165_i_6/CO[3]
                         net (fo=1, routed)           0.000    45.860    UART/UHANDLE/i___165_i_6_n_0
    SLICE_X14Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    46.183 r  UART/UHANDLE/i___165_i_2/O[1]
                         net (fo=2, routed)           0.864    47.047    UART/UHANDLE/i___165_i_2_n_6
    SLICE_X15Y108        LUT5 (Prop_lut5_I0_O)        0.306    47.353 r  UART/UHANDLE/i___165_i_15/O
                         net (fo=2, routed)           0.293    47.646    UART/UHANDLE/i___165_i_15_n_0
    SLICE_X13Y108        LUT3 (Prop_lut3_I0_O)        0.124    47.770 r  UART/UHANDLE/i___165_i_18/O
                         net (fo=1, routed)           0.000    47.770    UART/UHANDLE/i___165_i_18_n_0
    SLICE_X13Y108        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    48.340 r  UART/UHANDLE/i___165_i_3/CO[2]
                         net (fo=4, routed)           0.662    49.002    UART/UHANDLE/i___165_i_3_n_1
    SLICE_X13Y109        LUT6 (Prop_lut6_I5_O)        0.313    49.315 r  UART/UHANDLE/Number[2]_i_8/O
                         net (fo=1, routed)           1.110    50.424    UART/UHANDLE/Number[2]_i_8_n_0
    SLICE_X16Y109        LUT6 (Prop_lut6_I5_O)        0.124    50.548 r  UART/UHANDLE/Number[2]_i_4/O
                         net (fo=1, routed)           1.400    51.948    UART/UHANDLE/Number[2]_i_4_n_0
    SLICE_X14Y92         LUT6 (Prop_lut6_I3_O)        0.124    52.072 r  UART/UHANDLE/Number[2]_i_1/O
                         net (fo=1, routed)           0.000    52.072    UART/UHANDLE/Number[2]_i_1_n_0
    SLICE_X14Y92         FDRE                                         r  UART/UHANDLE/Number_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/URX/r_RX_Byte_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UHANDLE/Number_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.902ns  (logic 15.377ns (29.627%)  route 36.525ns (70.373%))
  Logic Levels:           53  (CARRY4=23 FDRE=1 LUT1=1 LUT2=3 LUT3=8 LUT4=4 LUT5=6 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE                         0.000     0.000 r  UART/URX/r_RX_Byte_reg[0]/C
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  UART/URX/r_RX_Byte_reg[0]/Q
                         net (fo=63, routed)          4.821     5.339    UART/UHANDLE/Data_Recieved[0]
    SLICE_X62Y92         LUT2 (Prop_lut2_I0_O)        0.124     5.463 r  UART/UHANDLE/i___496/O
                         net (fo=1, routed)           0.000     5.463    UART/UHANDLE/i___496_n_0
    SLICE_X62Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.864 r  UART/UHANDLE/i___283_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.864    UART/UHANDLE/i___283_0_i_1_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.177 r  UART/UHANDLE/geld_reg[15]_i_21/O[3]
                         net (fo=3, routed)           0.858     7.034    UART/UHANDLE/r_RX_Byte_reg[4][0]
    SLICE_X62Y95         LUT3 (Prop_lut3_I2_O)        0.306     7.340 f  UART/UHANDLE/geld[15]_i_23/O
                         net (fo=2, routed)           0.955     8.295    UART/UHANDLE/geld[15]_i_23_n_0
    SLICE_X61Y91         LUT5 (Prop_lut5_I3_O)        0.124     8.419 r  UART/UHANDLE/geld[15]_i_15/O
                         net (fo=2, routed)           0.948     9.367    UART/UHANDLE/geld[15]_i_15_n_0
    SLICE_X61Y94         LUT6 (Prop_lut6_I0_O)        0.124     9.491 r  UART/UHANDLE/geld[15]_i_19/O
                         net (fo=1, routed)           0.000     9.491    UART/UHANDLE/geld[15]_i_19_n_0
    SLICE_X61Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.023 r  UART/UHANDLE/geld_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.023    UART/UHANDLE/geld_reg[15]_i_10_n_0
    SLICE_X61Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.245 r  UART/UHANDLE/geld_reg[15]_i_8/O[0]
                         net (fo=1, routed)           0.795    11.040    UART/UHANDLE/geld1[15]
    SLICE_X58Y95         LUT4 (Prop_lut4_I2_O)        0.299    11.339 r  UART/UHANDLE/geld[15]_i_3/O
                         net (fo=1, routed)           0.000    11.339    UART/UHANDLE/geld[15]_i_3_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.740 r  UART/UHANDLE/geld_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.740    UART/UHANDLE/geld_reg[15]_i_2_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.854 r  UART/UHANDLE/i___143_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.854    UART/UHANDLE/i___143_i_1_n_0
    SLICE_X58Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.968 r  UART/UHANDLE/i___139_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.968    UART/UHANDLE/i___139_i_1_n_0
    SLICE_X58Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.082 r  UART/UHANDLE/i___135_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.082    UART/UHANDLE/i___135_i_2_n_0
    SLICE_X58Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.395 r  UART/UHANDLE/i___213_i_1/O[3]
                         net (fo=7, routed)           0.599    12.994    UART/UHANDLE/geld[31]
    SLICE_X61Y99         LUT4 (Prop_lut4_I3_O)        0.306    13.300 r  UART/UHANDLE/i___216__0/O
                         net (fo=174, routed)         3.607    16.907    UART/UHANDLE/i___216__0_n_0
    SLICE_X30Y95         LUT3 (Prop_lut3_I2_O)        0.150    17.057 r  UART/UHANDLE/i___49_i_1__1/O
                         net (fo=86, routed)          2.717    19.773    UART/UHANDLE/i___49_i_1__1_n_0
    SLICE_X35Y104        LUT3 (Prop_lut3_I0_O)        0.356    20.129 r  UART/UHANDLE/i___173_i_100/O
                         net (fo=4, routed)           1.030    21.159    UART/UHANDLE/i___173_i_100_n_0
    SLICE_X34Y102        LUT4 (Prop_lut4_I3_O)        0.332    21.491 r  UART/UHANDLE/i___294_i_44/O
                         net (fo=1, routed)           0.000    21.491    UART/UHANDLE/i___294_i_44_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.871 r  UART/UHANDLE/i___294_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.871    UART/UHANDLE/i___294_i_23_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.110 r  UART/UHANDLE/i___294_i_4/O[2]
                         net (fo=3, routed)           1.446    23.556    UART/UHANDLE/i___294_i_4_n_5
    SLICE_X35Y99         LUT3 (Prop_lut3_I2_O)        0.301    23.857 r  UART/UHANDLE/i___188_i_22/O
                         net (fo=2, routed)           1.005    24.862    UART/UHANDLE/i___188_i_22_n_0
    SLICE_X31Y96         LUT5 (Prop_lut5_I4_O)        0.150    25.012 r  UART/UHANDLE/i___188_i_5/O
                         net (fo=2, routed)           0.815    25.827    UART/UHANDLE/i___188_i_5_n_0
    SLICE_X34Y96         LUT6 (Prop_lut6_I0_O)        0.332    26.159 r  UART/UHANDLE/i___188_i_9/O
                         net (fo=1, routed)           0.000    26.159    UART/UHANDLE/i___188_i_9_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    26.737 f  UART/UHANDLE/i___188_i_1/O[2]
                         net (fo=8, routed)           1.335    28.073    UART/UHANDLE/i___188_i_1_n_5
    SLICE_X33Y102        LUT3 (Prop_lut3_I1_O)        0.331    28.404 r  UART/UHANDLE/i___204_i_2/O
                         net (fo=2, routed)           0.637    29.041    UART/UHANDLE/i___204_i_2_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    29.629 r  UART/UHANDLE/i___204_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.629    UART/UHANDLE/i___204_i_1_n_0
    SLICE_X33Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    29.852 r  UART/UHANDLE/i___49_i_12/O[0]
                         net (fo=1, routed)           0.812    30.664    UART/UHANDLE/i___49_i_12_n_7
    SLICE_X32Y102        LUT2 (Prop_lut2_I1_O)        0.299    30.963 r  UART/UHANDLE/i___49_i_5/O
                         net (fo=1, routed)           0.000    30.963    UART/UHANDLE/i___49_i_5_n_0
    SLICE_X32Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.364 r  UART/UHANDLE/i___49_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.364    UART/UHANDLE/i___49_i_2_n_0
    SLICE_X32Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.586 r  UART/UHANDLE/i___86_i_1/O[0]
                         net (fo=1, routed)           0.792    32.378    UART/UHANDLE/i___86_i_1_n_7
    SLICE_X31Y103        LUT2 (Prop_lut2_I1_O)        0.299    32.677 r  UART/UHANDLE/i___86/O
                         net (fo=1, routed)           0.000    32.677    UART/UHANDLE/i___86_n_0
    SLICE_X31Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    33.257 f  UART/UHANDLE/i___162_i_5/O[2]
                         net (fo=1, routed)           1.035    34.292    UART/UHANDLE/i___162_i_5_n_5
    SLICE_X17Y106        LUT1 (Prop_lut1_I0_O)        0.302    34.594 r  UART/UHANDLE/i___162_i_12/O
                         net (fo=1, routed)           0.000    34.594    UART/UHANDLE/i___162_i_12_n_0
    SLICE_X17Y106        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    34.908 r  UART/UHANDLE/i___162_i_4/CO[2]
                         net (fo=32, routed)          0.808    35.716    UART/UHANDLE/i___162_i_4_n_1
    SLICE_X17Y107        LUT3 (Prop_lut3_I1_O)        0.341    36.057 f  UART/UHANDLE/i___164_i_1/O
                         net (fo=11, routed)          1.622    37.678    UART/UHANDLE/i___164_i_1_n_0
    SLICE_X15Y106        LUT6 (Prop_lut6_I0_O)        0.332    38.010 f  UART/UHANDLE/i___162_i_8/O
                         net (fo=5, routed)           0.587    38.597    UART/UHANDLE/i___162_i_8_n_0
    SLICE_X15Y104        LUT6 (Prop_lut6_I5_O)        0.124    38.721 r  UART/UHANDLE/i___162_i_2/O
                         net (fo=31, routed)          1.948    40.669    UART/UHANDLE/i___162_i_2_n_0
    SLICE_X13Y105        LUT5 (Prop_lut5_I2_O)        0.150    40.819 r  UART/UHANDLE/i___164/O
                         net (fo=3, routed)           0.977    41.796    UART/UHANDLE/i___164_n_0
    SLICE_X14Y106        LUT5 (Prop_lut5_I4_O)        0.326    42.122 r  UART/UHANDLE/i___163_i_11/O
                         net (fo=2, routed)           0.660    42.782    UART/UHANDLE/i___163_i_11_n_0
    SLICE_X12Y106        LUT3 (Prop_lut3_I0_O)        0.124    42.906 r  UART/UHANDLE/i___163_i_14/O
                         net (fo=1, routed)           0.000    42.906    UART/UHANDLE/i___163_i_14_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    43.286 r  UART/UHANDLE/i___163_i_3/CO[3]
                         net (fo=1, routed)           0.000    43.286    UART/UHANDLE/i___163_i_3_n_0
    SLICE_X12Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    43.505 r  UART/UHANDLE/i___163_i_2/O[0]
                         net (fo=2, routed)           0.808    44.313    UART/UHANDLE/i___163_i_2_n_7
    SLICE_X15Y107        LUT5 (Prop_lut5_I0_O)        0.295    44.608 r  UART/UHANDLE/i___165_i_21/O
                         net (fo=2, routed)           0.752    45.360    UART/UHANDLE/i___165_i_21_n_0
    SLICE_X14Y107        LUT4 (Prop_lut4_I3_O)        0.124    45.484 r  UART/UHANDLE/i___165_i_24/O
                         net (fo=1, routed)           0.000    45.484    UART/UHANDLE/i___165_i_24_n_0
    SLICE_X14Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.860 r  UART/UHANDLE/i___165_i_6/CO[3]
                         net (fo=1, routed)           0.000    45.860    UART/UHANDLE/i___165_i_6_n_0
    SLICE_X14Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    46.183 r  UART/UHANDLE/i___165_i_2/O[1]
                         net (fo=2, routed)           0.864    47.047    UART/UHANDLE/i___165_i_2_n_6
    SLICE_X15Y108        LUT5 (Prop_lut5_I0_O)        0.306    47.353 r  UART/UHANDLE/i___165_i_15/O
                         net (fo=2, routed)           0.293    47.646    UART/UHANDLE/i___165_i_15_n_0
    SLICE_X13Y108        LUT3 (Prop_lut3_I0_O)        0.124    47.770 r  UART/UHANDLE/i___165_i_18/O
                         net (fo=1, routed)           0.000    47.770    UART/UHANDLE/i___165_i_18_n_0
    SLICE_X13Y108        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    48.340 r  UART/UHANDLE/i___165_i_3/CO[2]
                         net (fo=4, routed)           0.830    49.170    UART/UHANDLE/i___165_i_3_n_1
    SLICE_X13Y109        LUT6 (Prop_lut6_I5_O)        0.313    49.483 f  UART/UHANDLE/i___165/O
                         net (fo=1, routed)           0.775    50.258    UART/UHANDLE/i___165_n_0
    SLICE_X17Y109        LUT6 (Prop_lut6_I5_O)        0.124    50.382 f  UART/UHANDLE/Number[0]_i_3/O
                         net (fo=1, routed)           1.396    51.778    UART/UHANDLE/Number[0]_i_3_n_0
    SLICE_X15Y90         LUT6 (Prop_lut6_I3_O)        0.124    51.902 r  UART/UHANDLE/Number[0]_i_1/O
                         net (fo=1, routed)           0.000    51.902    UART/UHANDLE/Number[0]_i_1_n_0
    SLICE_X15Y90         FDRE                                         r  UART/UHANDLE/Number_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/URX/r_RX_Byte_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UHANDLE/Number_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.691ns  (logic 15.377ns (29.748%)  route 36.314ns (70.252%))
  Logic Levels:           53  (CARRY4=23 FDRE=1 LUT1=1 LUT2=3 LUT3=8 LUT4=4 LUT5=7 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE                         0.000     0.000 r  UART/URX/r_RX_Byte_reg[0]/C
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  UART/URX/r_RX_Byte_reg[0]/Q
                         net (fo=63, routed)          4.821     5.339    UART/UHANDLE/Data_Recieved[0]
    SLICE_X62Y92         LUT2 (Prop_lut2_I0_O)        0.124     5.463 r  UART/UHANDLE/i___496/O
                         net (fo=1, routed)           0.000     5.463    UART/UHANDLE/i___496_n_0
    SLICE_X62Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.864 r  UART/UHANDLE/i___283_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.864    UART/UHANDLE/i___283_0_i_1_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.177 r  UART/UHANDLE/geld_reg[15]_i_21/O[3]
                         net (fo=3, routed)           0.858     7.034    UART/UHANDLE/r_RX_Byte_reg[4][0]
    SLICE_X62Y95         LUT3 (Prop_lut3_I2_O)        0.306     7.340 f  UART/UHANDLE/geld[15]_i_23/O
                         net (fo=2, routed)           0.955     8.295    UART/UHANDLE/geld[15]_i_23_n_0
    SLICE_X61Y91         LUT5 (Prop_lut5_I3_O)        0.124     8.419 r  UART/UHANDLE/geld[15]_i_15/O
                         net (fo=2, routed)           0.948     9.367    UART/UHANDLE/geld[15]_i_15_n_0
    SLICE_X61Y94         LUT6 (Prop_lut6_I0_O)        0.124     9.491 r  UART/UHANDLE/geld[15]_i_19/O
                         net (fo=1, routed)           0.000     9.491    UART/UHANDLE/geld[15]_i_19_n_0
    SLICE_X61Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.023 r  UART/UHANDLE/geld_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.023    UART/UHANDLE/geld_reg[15]_i_10_n_0
    SLICE_X61Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.245 r  UART/UHANDLE/geld_reg[15]_i_8/O[0]
                         net (fo=1, routed)           0.795    11.040    UART/UHANDLE/geld1[15]
    SLICE_X58Y95         LUT4 (Prop_lut4_I2_O)        0.299    11.339 r  UART/UHANDLE/geld[15]_i_3/O
                         net (fo=1, routed)           0.000    11.339    UART/UHANDLE/geld[15]_i_3_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.740 r  UART/UHANDLE/geld_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.740    UART/UHANDLE/geld_reg[15]_i_2_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.854 r  UART/UHANDLE/i___143_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.854    UART/UHANDLE/i___143_i_1_n_0
    SLICE_X58Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.968 r  UART/UHANDLE/i___139_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.968    UART/UHANDLE/i___139_i_1_n_0
    SLICE_X58Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.082 r  UART/UHANDLE/i___135_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.082    UART/UHANDLE/i___135_i_2_n_0
    SLICE_X58Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.395 r  UART/UHANDLE/i___213_i_1/O[3]
                         net (fo=7, routed)           0.599    12.994    UART/UHANDLE/geld[31]
    SLICE_X61Y99         LUT4 (Prop_lut4_I3_O)        0.306    13.300 r  UART/UHANDLE/i___216__0/O
                         net (fo=174, routed)         3.607    16.907    UART/UHANDLE/i___216__0_n_0
    SLICE_X30Y95         LUT3 (Prop_lut3_I2_O)        0.150    17.057 r  UART/UHANDLE/i___49_i_1__1/O
                         net (fo=86, routed)          2.717    19.773    UART/UHANDLE/i___49_i_1__1_n_0
    SLICE_X35Y104        LUT3 (Prop_lut3_I0_O)        0.356    20.129 r  UART/UHANDLE/i___173_i_100/O
                         net (fo=4, routed)           1.030    21.159    UART/UHANDLE/i___173_i_100_n_0
    SLICE_X34Y102        LUT4 (Prop_lut4_I3_O)        0.332    21.491 r  UART/UHANDLE/i___294_i_44/O
                         net (fo=1, routed)           0.000    21.491    UART/UHANDLE/i___294_i_44_n_0
    SLICE_X34Y102        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    21.871 r  UART/UHANDLE/i___294_i_23/CO[3]
                         net (fo=1, routed)           0.000    21.871    UART/UHANDLE/i___294_i_23_n_0
    SLICE_X34Y103        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.110 r  UART/UHANDLE/i___294_i_4/O[2]
                         net (fo=3, routed)           1.446    23.556    UART/UHANDLE/i___294_i_4_n_5
    SLICE_X35Y99         LUT3 (Prop_lut3_I2_O)        0.301    23.857 r  UART/UHANDLE/i___188_i_22/O
                         net (fo=2, routed)           1.005    24.862    UART/UHANDLE/i___188_i_22_n_0
    SLICE_X31Y96         LUT5 (Prop_lut5_I4_O)        0.150    25.012 r  UART/UHANDLE/i___188_i_5/O
                         net (fo=2, routed)           0.815    25.827    UART/UHANDLE/i___188_i_5_n_0
    SLICE_X34Y96         LUT6 (Prop_lut6_I0_O)        0.332    26.159 r  UART/UHANDLE/i___188_i_9/O
                         net (fo=1, routed)           0.000    26.159    UART/UHANDLE/i___188_i_9_n_0
    SLICE_X34Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    26.737 f  UART/UHANDLE/i___188_i_1/O[2]
                         net (fo=8, routed)           1.335    28.073    UART/UHANDLE/i___188_i_1_n_5
    SLICE_X33Y102        LUT3 (Prop_lut3_I1_O)        0.331    28.404 r  UART/UHANDLE/i___204_i_2/O
                         net (fo=2, routed)           0.637    29.041    UART/UHANDLE/i___204_i_2_n_0
    SLICE_X33Y102        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588    29.629 r  UART/UHANDLE/i___204_i_1/CO[3]
                         net (fo=1, routed)           0.000    29.629    UART/UHANDLE/i___204_i_1_n_0
    SLICE_X33Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    29.852 r  UART/UHANDLE/i___49_i_12/O[0]
                         net (fo=1, routed)           0.812    30.664    UART/UHANDLE/i___49_i_12_n_7
    SLICE_X32Y102        LUT2 (Prop_lut2_I1_O)        0.299    30.963 r  UART/UHANDLE/i___49_i_5/O
                         net (fo=1, routed)           0.000    30.963    UART/UHANDLE/i___49_i_5_n_0
    SLICE_X32Y102        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.364 r  UART/UHANDLE/i___49_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.364    UART/UHANDLE/i___49_i_2_n_0
    SLICE_X32Y103        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.586 r  UART/UHANDLE/i___86_i_1/O[0]
                         net (fo=1, routed)           0.792    32.378    UART/UHANDLE/i___86_i_1_n_7
    SLICE_X31Y103        LUT2 (Prop_lut2_I1_O)        0.299    32.677 r  UART/UHANDLE/i___86/O
                         net (fo=1, routed)           0.000    32.677    UART/UHANDLE/i___86_n_0
    SLICE_X31Y103        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    33.257 f  UART/UHANDLE/i___162_i_5/O[2]
                         net (fo=1, routed)           1.035    34.292    UART/UHANDLE/i___162_i_5_n_5
    SLICE_X17Y106        LUT1 (Prop_lut1_I0_O)        0.302    34.594 r  UART/UHANDLE/i___162_i_12/O
                         net (fo=1, routed)           0.000    34.594    UART/UHANDLE/i___162_i_12_n_0
    SLICE_X17Y106        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    34.908 r  UART/UHANDLE/i___162_i_4/CO[2]
                         net (fo=32, routed)          0.808    35.716    UART/UHANDLE/i___162_i_4_n_1
    SLICE_X17Y107        LUT3 (Prop_lut3_I1_O)        0.341    36.057 f  UART/UHANDLE/i___164_i_1/O
                         net (fo=11, routed)          1.622    37.678    UART/UHANDLE/i___164_i_1_n_0
    SLICE_X15Y106        LUT6 (Prop_lut6_I0_O)        0.332    38.010 f  UART/UHANDLE/i___162_i_8/O
                         net (fo=5, routed)           0.587    38.597    UART/UHANDLE/i___162_i_8_n_0
    SLICE_X15Y104        LUT6 (Prop_lut6_I5_O)        0.124    38.721 r  UART/UHANDLE/i___162_i_2/O
                         net (fo=31, routed)          1.948    40.669    UART/UHANDLE/i___162_i_2_n_0
    SLICE_X13Y105        LUT5 (Prop_lut5_I2_O)        0.150    40.819 r  UART/UHANDLE/i___164/O
                         net (fo=3, routed)           0.977    41.796    UART/UHANDLE/i___164_n_0
    SLICE_X14Y106        LUT5 (Prop_lut5_I4_O)        0.326    42.122 r  UART/UHANDLE/i___163_i_11/O
                         net (fo=2, routed)           0.660    42.782    UART/UHANDLE/i___163_i_11_n_0
    SLICE_X12Y106        LUT3 (Prop_lut3_I0_O)        0.124    42.906 r  UART/UHANDLE/i___163_i_14/O
                         net (fo=1, routed)           0.000    42.906    UART/UHANDLE/i___163_i_14_n_0
    SLICE_X12Y106        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    43.286 r  UART/UHANDLE/i___163_i_3/CO[3]
                         net (fo=1, routed)           0.000    43.286    UART/UHANDLE/i___163_i_3_n_0
    SLICE_X12Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    43.505 r  UART/UHANDLE/i___163_i_2/O[0]
                         net (fo=2, routed)           0.808    44.313    UART/UHANDLE/i___163_i_2_n_7
    SLICE_X15Y107        LUT5 (Prop_lut5_I0_O)        0.295    44.608 r  UART/UHANDLE/i___165_i_21/O
                         net (fo=2, routed)           0.752    45.360    UART/UHANDLE/i___165_i_21_n_0
    SLICE_X14Y107        LUT4 (Prop_lut4_I3_O)        0.124    45.484 r  UART/UHANDLE/i___165_i_24/O
                         net (fo=1, routed)           0.000    45.484    UART/UHANDLE/i___165_i_24_n_0
    SLICE_X14Y107        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    45.860 r  UART/UHANDLE/i___165_i_6/CO[3]
                         net (fo=1, routed)           0.000    45.860    UART/UHANDLE/i___165_i_6_n_0
    SLICE_X14Y108        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    46.183 r  UART/UHANDLE/i___165_i_2/O[1]
                         net (fo=2, routed)           0.864    47.047    UART/UHANDLE/i___165_i_2_n_6
    SLICE_X15Y108        LUT5 (Prop_lut5_I0_O)        0.306    47.353 r  UART/UHANDLE/i___165_i_15/O
                         net (fo=2, routed)           0.293    47.646    UART/UHANDLE/i___165_i_15_n_0
    SLICE_X13Y108        LUT3 (Prop_lut3_I0_O)        0.124    47.770 r  UART/UHANDLE/i___165_i_18/O
                         net (fo=1, routed)           0.000    47.770    UART/UHANDLE/i___165_i_18_n_0
    SLICE_X13Y108        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    48.340 r  UART/UHANDLE/i___165_i_3/CO[2]
                         net (fo=4, routed)           0.657    48.997    UART/UHANDLE/i___165_i_3_n_1
    SLICE_X13Y109        LUT5 (Prop_lut5_I1_O)        0.313    49.310 f  UART/UHANDLE/Number[1]_i_9/O
                         net (fo=1, routed)           0.781    50.091    UART/UHANDLE/Number[1]_i_9_n_0
    SLICE_X16Y109        LUT6 (Prop_lut6_I4_O)        0.124    50.215 f  UART/UHANDLE/Number[1]_i_4/O
                         net (fo=1, routed)           1.352    51.567    UART/UHANDLE/Number[1]_i_4_n_0
    SLICE_X15Y90         LUT6 (Prop_lut6_I2_O)        0.124    51.691 r  UART/UHANDLE/Number[1]_i_1/O
                         net (fo=1, routed)           0.000    51.691    UART/UHANDLE/Number[1]_i_1_n_0
    SLICE_X15Y90         FDRE                                         r  UART/UHANDLE/Number_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/UHANDLE/tussenwaarde_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UDISPLAY/BCD_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        43.385ns  (logic 12.596ns (29.033%)  route 30.789ns (70.967%))
  Logic Levels:           42  (CARRY4=18 FDRE=1 LUT1=2 LUT2=2 LUT3=4 LUT4=4 LUT5=4 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDRE                         0.000     0.000 r  UART/UHANDLE/tussenwaarde_reg[2]/C
    SLICE_X48Y93         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  UART/UHANDLE/tussenwaarde_reg[2]/Q
                         net (fo=43, routed)          3.903     4.322    UART/UHANDLE/tussenwaarde_reg_n_0_[2]
    SLICE_X30Y110        LUT1 (Prop_lut1_I0_O)        0.299     4.621 r  UART/UHANDLE/i___337__0_i_6/O
                         net (fo=1, routed)           0.000     4.621    UART/UHANDLE/i___337__0_i_6_n_0
    SLICE_X30Y110        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.199 r  UART/UHANDLE/i___337__0_i_1/O[2]
                         net (fo=40, routed)          3.376     8.575    UART/UHANDLE/o_BCD_bus6[3]
    SLICE_X47Y98         LUT3 (Prop_lut3_I0_O)        0.329     8.904 r  UART/UHANDLE/i___323_i_3/O
                         net (fo=57, routed)          4.133    13.037    UART/UHANDLE/o_BCD_bus5[3]
    SLICE_X28Y112        LUT6 (Prop_lut6_I5_O)        0.332    13.369 r  UART/UHANDLE/i___475__0__123/O
                         net (fo=4, routed)           0.808    14.177    UART/UHANDLE/i___475__0__123_n_0
    SLICE_X32Y111        LUT6 (Prop_lut6_I1_O)        0.124    14.301 r  UART/UHANDLE/i___475__0__156/O
                         net (fo=1, routed)           0.000    14.301    UART/UHANDLE/i___475__0__156_n_0
    SLICE_X32Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.702 r  UART/UHANDLE/i___360_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.702    UART/UHANDLE/i___360_i_3_n_0
    SLICE_X32Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.816 r  UART/UHANDLE/i___480_i_23/CO[3]
                         net (fo=1, routed)           0.000    14.816    UART/UHANDLE/i___480_i_23_n_0
    SLICE_X32Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.150 r  UART/UHANDLE/i___480_i_14/O[1]
                         net (fo=3, routed)           1.149    16.299    UART/UHANDLE/i___480_i_14_n_6
    SLICE_X29Y113        LUT3 (Prop_lut3_I2_O)        0.303    16.602 r  UART/UHANDLE/i___485_i_47/O
                         net (fo=2, routed)           0.556    17.158    UART/UHANDLE/i___485_i_47_n_0
    SLICE_X29Y112        LUT5 (Prop_lut5_I1_O)        0.118    17.276 r  UART/UHANDLE/i___485_i_26/O
                         net (fo=2, routed)           1.083    18.358    UART/UHANDLE/i___485_i_26_n_0
    SLICE_X31Y113        LUT6 (Prop_lut6_I0_O)        0.326    18.684 r  UART/UHANDLE/i___485_i_30/O
                         net (fo=1, routed)           0.000    18.684    UART/UHANDLE/i___485_i_30_n_0
    SLICE_X31Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.216 r  UART/UHANDLE/i___485_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.216    UART/UHANDLE/i___485_i_11_n_0
    SLICE_X31Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.330 r  UART/UHANDLE/i___485_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.330    UART/UHANDLE/i___485_i_2_n_0
    SLICE_X31Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.643 r  UART/UHANDLE/i___485_i_1/O[3]
                         net (fo=2, routed)           1.127    20.770    UART/UHANDLE/i___485_i_1_n_4
    SLICE_X26Y113        LUT3 (Prop_lut3_I2_O)        0.332    21.102 r  UART/UHANDLE/i___424__0_i_11/O
                         net (fo=2, routed)           0.999    22.101    UART/UHANDLE/i___424__0_i_11_n_0
    SLICE_X26Y114        LUT4 (Prop_lut4_I3_O)        0.332    22.433 r  UART/UHANDLE/i___424__0_i_14/O
                         net (fo=1, routed)           0.000    22.433    UART/UHANDLE/i___424__0_i_14_n_0
    SLICE_X26Y114        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    22.680 r  UART/UHANDLE/i___424__0_i_9/O[0]
                         net (fo=1, routed)           0.960    23.640    UART/UHANDLE/i___424__0_i_9_n_7
    SLICE_X26Y111        LUT2 (Prop_lut2_I1_O)        0.299    23.939 r  UART/UHANDLE/i___410__0_i_7/O
                         net (fo=1, routed)           0.000    23.939    UART/UHANDLE/i___410__0_i_7_n_0
    SLICE_X26Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.340 r  UART/UHANDLE/i___410__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.340    UART/UHANDLE/i___410__0_i_2_n_0
    SLICE_X26Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.562 r  UART/UHANDLE/i___424__0_i_1/O[0]
                         net (fo=1, routed)           1.936    26.498    UART/UHANDLE/i___424__0_i_1_n_7
    SLICE_X54Y108        LUT4 (Prop_lut4_I3_O)        0.299    26.797 r  UART/UHANDLE/i___417__0/O
                         net (fo=1, routed)           0.000    26.797    UART/UHANDLE/i___417__0_n_0
    SLICE_X54Y108        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    27.375 f  UART/UHANDLE/i___475__0__148_i_1/O[2]
                         net (fo=1, routed)           0.666    28.041    UART/UHANDLE/i___475__0__148_i_1_n_5
    SLICE_X56Y107        LUT1 (Prop_lut1_I0_O)        0.301    28.342 r  UART/UHANDLE/i___475__0__137_i_16/O
                         net (fo=1, routed)           0.000    28.342    UART/UHANDLE/i___475__0__137_i_16_n_0
    SLICE_X56Y107        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    28.660 r  UART/UHANDLE/i___475__0__137_i_4/CO[2]
                         net (fo=35, routed)          0.863    29.522    UART/UHANDLE/i___475__0__137_i_4_n_1
    SLICE_X57Y106        LUT3 (Prop_lut3_I1_O)        0.338    29.860 f  UART/UHANDLE/i___475__0__137_i_37/O
                         net (fo=1, routed)           0.786    30.646    UART/UHANDLE/o_BCD_bus4[8]
    SLICE_X57Y107        LUT6 (Prop_lut6_I5_O)        0.326    30.972 f  UART/UHANDLE/i___475__0__137_i_14/O
                         net (fo=1, routed)           0.947    31.920    UART/UHANDLE/i___475__0__137_i_14_n_0
    SLICE_X57Y104        LUT6 (Prop_lut6_I5_O)        0.124    32.044 r  UART/UHANDLE/i___475__0__137_i_2/O
                         net (fo=14, routed)          1.263    33.306    UART/UHANDLE/i___475__0__137_i_2_n_0
    SLICE_X56Y108        LUT6 (Prop_lut6_I0_O)        0.124    33.430 r  UART/UHANDLE/i___475__0__243/O
                         net (fo=19, routed)          1.047    34.477    UART/UHANDLE/i___475__0__243_n_0
    SLICE_X57Y108        LUT5 (Prop_lut5_I3_O)        0.124    34.601 r  UART/UHANDLE/i___313_i_12/O
                         net (fo=1, routed)           0.000    34.601    UART/UHANDLE/i___313_i_12_n_0
    SLICE_X57Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.002 r  UART/UHANDLE/i___313_i_3/CO[3]
                         net (fo=1, routed)           0.000    35.002    UART/UHANDLE/i___313_i_3_n_0
    SLICE_X57Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.224 r  UART/UHANDLE/i___313_i_2/O[0]
                         net (fo=2, routed)           0.669    35.893    UART/UHANDLE/i___313_i_2_n_7
    SLICE_X54Y109        LUT2 (Prop_lut2_I0_O)        0.328    36.221 r  UART/UHANDLE/i___311_i_26/O
                         net (fo=2, routed)           0.822    37.044    UART/UHANDLE/i___311_i_26_n_0
    SLICE_X54Y109        LUT4 (Prop_lut4_I3_O)        0.331    37.375 r  UART/UHANDLE/i___311_i_29/O
                         net (fo=1, routed)           0.000    37.375    UART/UHANDLE/i___311_i_29_n_0
    SLICE_X54Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    37.751 r  UART/UHANDLE/i___311_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.751    UART/UHANDLE/i___311_i_10_n_0
    SLICE_X54Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    37.970 r  UART/UHANDLE/i___311_i_2/O[0]
                         net (fo=3, routed)           0.663    38.633    UART/UHANDLE/i___311_i_2_n_7
    SLICE_X55Y109        LUT4 (Prop_lut4_I3_O)        0.295    38.928 r  UART/UHANDLE/i___311_i_22/O
                         net (fo=1, routed)           0.000    38.928    UART/UHANDLE/i___311_i_22_n_0
    SLICE_X55Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.329 r  UART/UHANDLE/i___311_i_3/CO[3]
                         net (fo=1, routed)           0.000    39.329    UART/UHANDLE/i___311_i_3_n_0
    SLICE_X55Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.557 f  UART/UHANDLE/i___311_i_1/CO[2]
                         net (fo=4, routed)           0.852    40.409    UART/UHANDLE/i___311_i_1_n_1
    SLICE_X57Y109        LUT5 (Prop_lut5_I2_O)        0.338    40.747 r  UART/UHANDLE/i___316__0__1/O
                         net (fo=1, routed)           0.833    41.579    UART/UHANDLE/i___316__0__1_n_0
    SLICE_X56Y110        LUT5 (Prop_lut5_I2_O)        0.332    41.911 r  UART/UHANDLE/i___312/O
                         net (fo=1, routed)           1.350    43.261    UART/UHANDLE/bcd_to_display[15]
    SLICE_X61Y98         LUT6 (Prop_lut6_I1_O)        0.124    43.385 r  UART/UHANDLE/BCD[3]_i_1/O
                         net (fo=1, routed)           0.000    43.385    UART/UDISPLAY/D[3]
    SLICE_X61Y98         FDRE                                         r  UART/UDISPLAY/BCD_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/UHANDLE/tussenwaarde_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UDISPLAY/BCD_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        42.629ns  (logic 12.465ns (29.240%)  route 30.164ns (70.760%))
  Logic Levels:           41  (CARRY4=18 FDRE=1 LUT1=2 LUT2=2 LUT3=4 LUT4=5 LUT5=2 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDRE                         0.000     0.000 r  UART/UHANDLE/tussenwaarde_reg[2]/C
    SLICE_X48Y93         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  UART/UHANDLE/tussenwaarde_reg[2]/Q
                         net (fo=43, routed)          3.903     4.322    UART/UHANDLE/tussenwaarde_reg_n_0_[2]
    SLICE_X30Y110        LUT1 (Prop_lut1_I0_O)        0.299     4.621 r  UART/UHANDLE/i___337__0_i_6/O
                         net (fo=1, routed)           0.000     4.621    UART/UHANDLE/i___337__0_i_6_n_0
    SLICE_X30Y110        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.199 r  UART/UHANDLE/i___337__0_i_1/O[2]
                         net (fo=40, routed)          3.376     8.575    UART/UHANDLE/o_BCD_bus6[3]
    SLICE_X47Y98         LUT3 (Prop_lut3_I0_O)        0.329     8.904 r  UART/UHANDLE/i___323_i_3/O
                         net (fo=57, routed)          4.133    13.037    UART/UHANDLE/o_BCD_bus5[3]
    SLICE_X28Y112        LUT6 (Prop_lut6_I5_O)        0.332    13.369 r  UART/UHANDLE/i___475__0__123/O
                         net (fo=4, routed)           0.808    14.177    UART/UHANDLE/i___475__0__123_n_0
    SLICE_X32Y111        LUT6 (Prop_lut6_I1_O)        0.124    14.301 r  UART/UHANDLE/i___475__0__156/O
                         net (fo=1, routed)           0.000    14.301    UART/UHANDLE/i___475__0__156_n_0
    SLICE_X32Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.702 r  UART/UHANDLE/i___360_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.702    UART/UHANDLE/i___360_i_3_n_0
    SLICE_X32Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.816 r  UART/UHANDLE/i___480_i_23/CO[3]
                         net (fo=1, routed)           0.000    14.816    UART/UHANDLE/i___480_i_23_n_0
    SLICE_X32Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.150 r  UART/UHANDLE/i___480_i_14/O[1]
                         net (fo=3, routed)           1.149    16.299    UART/UHANDLE/i___480_i_14_n_6
    SLICE_X29Y113        LUT3 (Prop_lut3_I2_O)        0.303    16.602 r  UART/UHANDLE/i___485_i_47/O
                         net (fo=2, routed)           0.556    17.158    UART/UHANDLE/i___485_i_47_n_0
    SLICE_X29Y112        LUT5 (Prop_lut5_I1_O)        0.118    17.276 r  UART/UHANDLE/i___485_i_26/O
                         net (fo=2, routed)           1.083    18.358    UART/UHANDLE/i___485_i_26_n_0
    SLICE_X31Y113        LUT6 (Prop_lut6_I0_O)        0.326    18.684 r  UART/UHANDLE/i___485_i_30/O
                         net (fo=1, routed)           0.000    18.684    UART/UHANDLE/i___485_i_30_n_0
    SLICE_X31Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.216 r  UART/UHANDLE/i___485_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.216    UART/UHANDLE/i___485_i_11_n_0
    SLICE_X31Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.330 r  UART/UHANDLE/i___485_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.330    UART/UHANDLE/i___485_i_2_n_0
    SLICE_X31Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.643 r  UART/UHANDLE/i___485_i_1/O[3]
                         net (fo=2, routed)           1.127    20.770    UART/UHANDLE/i___485_i_1_n_4
    SLICE_X26Y113        LUT3 (Prop_lut3_I2_O)        0.332    21.102 r  UART/UHANDLE/i___424__0_i_11/O
                         net (fo=2, routed)           0.999    22.101    UART/UHANDLE/i___424__0_i_11_n_0
    SLICE_X26Y114        LUT4 (Prop_lut4_I3_O)        0.332    22.433 r  UART/UHANDLE/i___424__0_i_14/O
                         net (fo=1, routed)           0.000    22.433    UART/UHANDLE/i___424__0_i_14_n_0
    SLICE_X26Y114        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    22.680 r  UART/UHANDLE/i___424__0_i_9/O[0]
                         net (fo=1, routed)           0.960    23.640    UART/UHANDLE/i___424__0_i_9_n_7
    SLICE_X26Y111        LUT2 (Prop_lut2_I1_O)        0.299    23.939 r  UART/UHANDLE/i___410__0_i_7/O
                         net (fo=1, routed)           0.000    23.939    UART/UHANDLE/i___410__0_i_7_n_0
    SLICE_X26Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.340 r  UART/UHANDLE/i___410__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.340    UART/UHANDLE/i___410__0_i_2_n_0
    SLICE_X26Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.562 r  UART/UHANDLE/i___424__0_i_1/O[0]
                         net (fo=1, routed)           1.936    26.498    UART/UHANDLE/i___424__0_i_1_n_7
    SLICE_X54Y108        LUT4 (Prop_lut4_I3_O)        0.299    26.797 r  UART/UHANDLE/i___417__0/O
                         net (fo=1, routed)           0.000    26.797    UART/UHANDLE/i___417__0_n_0
    SLICE_X54Y108        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    27.375 f  UART/UHANDLE/i___475__0__148_i_1/O[2]
                         net (fo=1, routed)           0.666    28.041    UART/UHANDLE/i___475__0__148_i_1_n_5
    SLICE_X56Y107        LUT1 (Prop_lut1_I0_O)        0.301    28.342 r  UART/UHANDLE/i___475__0__137_i_16/O
                         net (fo=1, routed)           0.000    28.342    UART/UHANDLE/i___475__0__137_i_16_n_0
    SLICE_X56Y107        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    28.660 r  UART/UHANDLE/i___475__0__137_i_4/CO[2]
                         net (fo=35, routed)          0.863    29.522    UART/UHANDLE/i___475__0__137_i_4_n_1
    SLICE_X57Y106        LUT3 (Prop_lut3_I1_O)        0.338    29.860 f  UART/UHANDLE/i___475__0__137_i_37/O
                         net (fo=1, routed)           0.786    30.646    UART/UHANDLE/o_BCD_bus4[8]
    SLICE_X57Y107        LUT6 (Prop_lut6_I5_O)        0.326    30.972 f  UART/UHANDLE/i___475__0__137_i_14/O
                         net (fo=1, routed)           0.947    31.920    UART/UHANDLE/i___475__0__137_i_14_n_0
    SLICE_X57Y104        LUT6 (Prop_lut6_I5_O)        0.124    32.044 r  UART/UHANDLE/i___475__0__137_i_2/O
                         net (fo=14, routed)          1.263    33.306    UART/UHANDLE/i___475__0__137_i_2_n_0
    SLICE_X56Y108        LUT6 (Prop_lut6_I0_O)        0.124    33.430 r  UART/UHANDLE/i___475__0__243/O
                         net (fo=19, routed)          1.047    34.477    UART/UHANDLE/i___475__0__243_n_0
    SLICE_X57Y108        LUT5 (Prop_lut5_I3_O)        0.124    34.601 r  UART/UHANDLE/i___313_i_12/O
                         net (fo=1, routed)           0.000    34.601    UART/UHANDLE/i___313_i_12_n_0
    SLICE_X57Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.002 r  UART/UHANDLE/i___313_i_3/CO[3]
                         net (fo=1, routed)           0.000    35.002    UART/UHANDLE/i___313_i_3_n_0
    SLICE_X57Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.224 r  UART/UHANDLE/i___313_i_2/O[0]
                         net (fo=2, routed)           0.669    35.893    UART/UHANDLE/i___313_i_2_n_7
    SLICE_X54Y109        LUT2 (Prop_lut2_I0_O)        0.328    36.221 r  UART/UHANDLE/i___311_i_26/O
                         net (fo=2, routed)           0.822    37.044    UART/UHANDLE/i___311_i_26_n_0
    SLICE_X54Y109        LUT4 (Prop_lut4_I3_O)        0.331    37.375 r  UART/UHANDLE/i___311_i_29/O
                         net (fo=1, routed)           0.000    37.375    UART/UHANDLE/i___311_i_29_n_0
    SLICE_X54Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    37.751 r  UART/UHANDLE/i___311_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.751    UART/UHANDLE/i___311_i_10_n_0
    SLICE_X54Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    37.970 r  UART/UHANDLE/i___311_i_2/O[0]
                         net (fo=3, routed)           0.663    38.633    UART/UHANDLE/i___311_i_2_n_7
    SLICE_X55Y109        LUT4 (Prop_lut4_I3_O)        0.295    38.928 r  UART/UHANDLE/i___311_i_22/O
                         net (fo=1, routed)           0.000    38.928    UART/UHANDLE/i___311_i_22_n_0
    SLICE_X55Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.329 r  UART/UHANDLE/i___311_i_3/CO[3]
                         net (fo=1, routed)           0.000    39.329    UART/UHANDLE/i___311_i_3_n_0
    SLICE_X55Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.557 r  UART/UHANDLE/i___311_i_1/CO[2]
                         net (fo=4, routed)           0.972    40.529    UART/UHANDLE/i___311_i_1_n_1
    SLICE_X56Y110        LUT4 (Prop_lut4_I2_O)        0.335    40.864 r  UART/UHANDLE/BCD[0]_i_3/O
                         net (fo=1, routed)           1.438    42.301    UART/UHANDLE/bcd_to_display[12]
    SLICE_X60Y98         LUT6 (Prop_lut6_I1_O)        0.328    42.629 r  UART/UHANDLE/BCD[0]_i_1/O
                         net (fo=1, routed)           0.000    42.629    UART/UDISPLAY/D[0]
    SLICE_X60Y98         FDRE                                         r  UART/UDISPLAY/BCD_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/UHANDLE/tussenwaarde_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UDISPLAY/BCD_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        42.347ns  (logic 12.239ns (28.901%)  route 30.108ns (71.099%))
  Logic Levels:           41  (CARRY4=18 FDRE=1 LUT1=2 LUT2=2 LUT3=4 LUT4=4 LUT5=3 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDRE                         0.000     0.000 r  UART/UHANDLE/tussenwaarde_reg[2]/C
    SLICE_X48Y93         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  UART/UHANDLE/tussenwaarde_reg[2]/Q
                         net (fo=43, routed)          3.903     4.322    UART/UHANDLE/tussenwaarde_reg_n_0_[2]
    SLICE_X30Y110        LUT1 (Prop_lut1_I0_O)        0.299     4.621 r  UART/UHANDLE/i___337__0_i_6/O
                         net (fo=1, routed)           0.000     4.621    UART/UHANDLE/i___337__0_i_6_n_0
    SLICE_X30Y110        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.199 r  UART/UHANDLE/i___337__0_i_1/O[2]
                         net (fo=40, routed)          3.376     8.575    UART/UHANDLE/o_BCD_bus6[3]
    SLICE_X47Y98         LUT3 (Prop_lut3_I0_O)        0.329     8.904 r  UART/UHANDLE/i___323_i_3/O
                         net (fo=57, routed)          4.133    13.037    UART/UHANDLE/o_BCD_bus5[3]
    SLICE_X28Y112        LUT6 (Prop_lut6_I5_O)        0.332    13.369 r  UART/UHANDLE/i___475__0__123/O
                         net (fo=4, routed)           0.808    14.177    UART/UHANDLE/i___475__0__123_n_0
    SLICE_X32Y111        LUT6 (Prop_lut6_I1_O)        0.124    14.301 r  UART/UHANDLE/i___475__0__156/O
                         net (fo=1, routed)           0.000    14.301    UART/UHANDLE/i___475__0__156_n_0
    SLICE_X32Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.702 r  UART/UHANDLE/i___360_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.702    UART/UHANDLE/i___360_i_3_n_0
    SLICE_X32Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.816 r  UART/UHANDLE/i___480_i_23/CO[3]
                         net (fo=1, routed)           0.000    14.816    UART/UHANDLE/i___480_i_23_n_0
    SLICE_X32Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.150 r  UART/UHANDLE/i___480_i_14/O[1]
                         net (fo=3, routed)           1.149    16.299    UART/UHANDLE/i___480_i_14_n_6
    SLICE_X29Y113        LUT3 (Prop_lut3_I2_O)        0.303    16.602 r  UART/UHANDLE/i___485_i_47/O
                         net (fo=2, routed)           0.556    17.158    UART/UHANDLE/i___485_i_47_n_0
    SLICE_X29Y112        LUT5 (Prop_lut5_I1_O)        0.118    17.276 r  UART/UHANDLE/i___485_i_26/O
                         net (fo=2, routed)           1.083    18.358    UART/UHANDLE/i___485_i_26_n_0
    SLICE_X31Y113        LUT6 (Prop_lut6_I0_O)        0.326    18.684 r  UART/UHANDLE/i___485_i_30/O
                         net (fo=1, routed)           0.000    18.684    UART/UHANDLE/i___485_i_30_n_0
    SLICE_X31Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.216 r  UART/UHANDLE/i___485_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.216    UART/UHANDLE/i___485_i_11_n_0
    SLICE_X31Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.330 r  UART/UHANDLE/i___485_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.330    UART/UHANDLE/i___485_i_2_n_0
    SLICE_X31Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.643 r  UART/UHANDLE/i___485_i_1/O[3]
                         net (fo=2, routed)           1.127    20.770    UART/UHANDLE/i___485_i_1_n_4
    SLICE_X26Y113        LUT3 (Prop_lut3_I2_O)        0.332    21.102 r  UART/UHANDLE/i___424__0_i_11/O
                         net (fo=2, routed)           0.999    22.101    UART/UHANDLE/i___424__0_i_11_n_0
    SLICE_X26Y114        LUT4 (Prop_lut4_I3_O)        0.332    22.433 r  UART/UHANDLE/i___424__0_i_14/O
                         net (fo=1, routed)           0.000    22.433    UART/UHANDLE/i___424__0_i_14_n_0
    SLICE_X26Y114        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    22.680 r  UART/UHANDLE/i___424__0_i_9/O[0]
                         net (fo=1, routed)           0.960    23.640    UART/UHANDLE/i___424__0_i_9_n_7
    SLICE_X26Y111        LUT2 (Prop_lut2_I1_O)        0.299    23.939 r  UART/UHANDLE/i___410__0_i_7/O
                         net (fo=1, routed)           0.000    23.939    UART/UHANDLE/i___410__0_i_7_n_0
    SLICE_X26Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.340 r  UART/UHANDLE/i___410__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.340    UART/UHANDLE/i___410__0_i_2_n_0
    SLICE_X26Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.562 r  UART/UHANDLE/i___424__0_i_1/O[0]
                         net (fo=1, routed)           1.936    26.498    UART/UHANDLE/i___424__0_i_1_n_7
    SLICE_X54Y108        LUT4 (Prop_lut4_I3_O)        0.299    26.797 r  UART/UHANDLE/i___417__0/O
                         net (fo=1, routed)           0.000    26.797    UART/UHANDLE/i___417__0_n_0
    SLICE_X54Y108        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    27.375 f  UART/UHANDLE/i___475__0__148_i_1/O[2]
                         net (fo=1, routed)           0.666    28.041    UART/UHANDLE/i___475__0__148_i_1_n_5
    SLICE_X56Y107        LUT1 (Prop_lut1_I0_O)        0.301    28.342 r  UART/UHANDLE/i___475__0__137_i_16/O
                         net (fo=1, routed)           0.000    28.342    UART/UHANDLE/i___475__0__137_i_16_n_0
    SLICE_X56Y107        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    28.660 r  UART/UHANDLE/i___475__0__137_i_4/CO[2]
                         net (fo=35, routed)          0.863    29.522    UART/UHANDLE/i___475__0__137_i_4_n_1
    SLICE_X57Y106        LUT3 (Prop_lut3_I1_O)        0.338    29.860 f  UART/UHANDLE/i___475__0__137_i_37/O
                         net (fo=1, routed)           0.786    30.646    UART/UHANDLE/o_BCD_bus4[8]
    SLICE_X57Y107        LUT6 (Prop_lut6_I5_O)        0.326    30.972 f  UART/UHANDLE/i___475__0__137_i_14/O
                         net (fo=1, routed)           0.947    31.920    UART/UHANDLE/i___475__0__137_i_14_n_0
    SLICE_X57Y104        LUT6 (Prop_lut6_I5_O)        0.124    32.044 r  UART/UHANDLE/i___475__0__137_i_2/O
                         net (fo=14, routed)          1.263    33.306    UART/UHANDLE/i___475__0__137_i_2_n_0
    SLICE_X56Y108        LUT6 (Prop_lut6_I0_O)        0.124    33.430 r  UART/UHANDLE/i___475__0__243/O
                         net (fo=19, routed)          1.047    34.477    UART/UHANDLE/i___475__0__243_n_0
    SLICE_X57Y108        LUT5 (Prop_lut5_I3_O)        0.124    34.601 r  UART/UHANDLE/i___313_i_12/O
                         net (fo=1, routed)           0.000    34.601    UART/UHANDLE/i___313_i_12_n_0
    SLICE_X57Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.002 r  UART/UHANDLE/i___313_i_3/CO[3]
                         net (fo=1, routed)           0.000    35.002    UART/UHANDLE/i___313_i_3_n_0
    SLICE_X57Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.224 r  UART/UHANDLE/i___313_i_2/O[0]
                         net (fo=2, routed)           0.669    35.893    UART/UHANDLE/i___313_i_2_n_7
    SLICE_X54Y109        LUT2 (Prop_lut2_I0_O)        0.328    36.221 r  UART/UHANDLE/i___311_i_26/O
                         net (fo=2, routed)           0.822    37.044    UART/UHANDLE/i___311_i_26_n_0
    SLICE_X54Y109        LUT4 (Prop_lut4_I3_O)        0.331    37.375 r  UART/UHANDLE/i___311_i_29/O
                         net (fo=1, routed)           0.000    37.375    UART/UHANDLE/i___311_i_29_n_0
    SLICE_X54Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    37.751 r  UART/UHANDLE/i___311_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.751    UART/UHANDLE/i___311_i_10_n_0
    SLICE_X54Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    37.970 r  UART/UHANDLE/i___311_i_2/O[0]
                         net (fo=3, routed)           0.663    38.633    UART/UHANDLE/i___311_i_2_n_7
    SLICE_X55Y109        LUT4 (Prop_lut4_I3_O)        0.295    38.928 r  UART/UHANDLE/i___311_i_22/O
                         net (fo=1, routed)           0.000    38.928    UART/UHANDLE/i___311_i_22_n_0
    SLICE_X55Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.329 r  UART/UHANDLE/i___311_i_3/CO[3]
                         net (fo=1, routed)           0.000    39.329    UART/UHANDLE/i___311_i_3_n_0
    SLICE_X55Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.557 r  UART/UHANDLE/i___311_i_1/CO[2]
                         net (fo=4, routed)           0.972    40.529    UART/UHANDLE/i___311_i_1_n_1
    SLICE_X56Y110        LUT5 (Prop_lut5_I2_O)        0.313    40.842 r  UART/UHANDLE/i___311/O
                         net (fo=1, routed)           1.382    42.223    UART/UHANDLE/bcd_to_display[13]
    SLICE_X61Y98         LUT6 (Prop_lut6_I1_O)        0.124    42.347 r  UART/UHANDLE/BCD[1]_i_1/O
                         net (fo=1, routed)           0.000    42.347    UART/UDISPLAY/D[1]
    SLICE_X61Y98         FDRE                                         r  UART/UDISPLAY/BCD_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/UHANDLE/tussenwaarde_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UDISPLAY/BCD_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        42.099ns  (logic 12.239ns (29.072%)  route 29.860ns (70.928%))
  Logic Levels:           41  (CARRY4=18 FDRE=1 LUT1=2 LUT2=2 LUT3=4 LUT4=4 LUT5=2 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDRE                         0.000     0.000 r  UART/UHANDLE/tussenwaarde_reg[2]/C
    SLICE_X48Y93         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  UART/UHANDLE/tussenwaarde_reg[2]/Q
                         net (fo=43, routed)          3.903     4.322    UART/UHANDLE/tussenwaarde_reg_n_0_[2]
    SLICE_X30Y110        LUT1 (Prop_lut1_I0_O)        0.299     4.621 r  UART/UHANDLE/i___337__0_i_6/O
                         net (fo=1, routed)           0.000     4.621    UART/UHANDLE/i___337__0_i_6_n_0
    SLICE_X30Y110        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.199 r  UART/UHANDLE/i___337__0_i_1/O[2]
                         net (fo=40, routed)          3.376     8.575    UART/UHANDLE/o_BCD_bus6[3]
    SLICE_X47Y98         LUT3 (Prop_lut3_I0_O)        0.329     8.904 r  UART/UHANDLE/i___323_i_3/O
                         net (fo=57, routed)          4.133    13.037    UART/UHANDLE/o_BCD_bus5[3]
    SLICE_X28Y112        LUT6 (Prop_lut6_I5_O)        0.332    13.369 r  UART/UHANDLE/i___475__0__123/O
                         net (fo=4, routed)           0.808    14.177    UART/UHANDLE/i___475__0__123_n_0
    SLICE_X32Y111        LUT6 (Prop_lut6_I1_O)        0.124    14.301 r  UART/UHANDLE/i___475__0__156/O
                         net (fo=1, routed)           0.000    14.301    UART/UHANDLE/i___475__0__156_n_0
    SLICE_X32Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.702 r  UART/UHANDLE/i___360_i_3/CO[3]
                         net (fo=1, routed)           0.000    14.702    UART/UHANDLE/i___360_i_3_n_0
    SLICE_X32Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.816 r  UART/UHANDLE/i___480_i_23/CO[3]
                         net (fo=1, routed)           0.000    14.816    UART/UHANDLE/i___480_i_23_n_0
    SLICE_X32Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.150 r  UART/UHANDLE/i___480_i_14/O[1]
                         net (fo=3, routed)           1.149    16.299    UART/UHANDLE/i___480_i_14_n_6
    SLICE_X29Y113        LUT3 (Prop_lut3_I2_O)        0.303    16.602 r  UART/UHANDLE/i___485_i_47/O
                         net (fo=2, routed)           0.556    17.158    UART/UHANDLE/i___485_i_47_n_0
    SLICE_X29Y112        LUT5 (Prop_lut5_I1_O)        0.118    17.276 r  UART/UHANDLE/i___485_i_26/O
                         net (fo=2, routed)           1.083    18.358    UART/UHANDLE/i___485_i_26_n_0
    SLICE_X31Y113        LUT6 (Prop_lut6_I0_O)        0.326    18.684 r  UART/UHANDLE/i___485_i_30/O
                         net (fo=1, routed)           0.000    18.684    UART/UHANDLE/i___485_i_30_n_0
    SLICE_X31Y113        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.216 r  UART/UHANDLE/i___485_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.216    UART/UHANDLE/i___485_i_11_n_0
    SLICE_X31Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.330 r  UART/UHANDLE/i___485_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.330    UART/UHANDLE/i___485_i_2_n_0
    SLICE_X31Y115        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    19.643 r  UART/UHANDLE/i___485_i_1/O[3]
                         net (fo=2, routed)           1.127    20.770    UART/UHANDLE/i___485_i_1_n_4
    SLICE_X26Y113        LUT3 (Prop_lut3_I2_O)        0.332    21.102 r  UART/UHANDLE/i___424__0_i_11/O
                         net (fo=2, routed)           0.999    22.101    UART/UHANDLE/i___424__0_i_11_n_0
    SLICE_X26Y114        LUT4 (Prop_lut4_I3_O)        0.332    22.433 r  UART/UHANDLE/i___424__0_i_14/O
                         net (fo=1, routed)           0.000    22.433    UART/UHANDLE/i___424__0_i_14_n_0
    SLICE_X26Y114        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    22.680 r  UART/UHANDLE/i___424__0_i_9/O[0]
                         net (fo=1, routed)           0.960    23.640    UART/UHANDLE/i___424__0_i_9_n_7
    SLICE_X26Y111        LUT2 (Prop_lut2_I1_O)        0.299    23.939 r  UART/UHANDLE/i___410__0_i_7/O
                         net (fo=1, routed)           0.000    23.939    UART/UHANDLE/i___410__0_i_7_n_0
    SLICE_X26Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.340 r  UART/UHANDLE/i___410__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    24.340    UART/UHANDLE/i___410__0_i_2_n_0
    SLICE_X26Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.562 r  UART/UHANDLE/i___424__0_i_1/O[0]
                         net (fo=1, routed)           1.936    26.498    UART/UHANDLE/i___424__0_i_1_n_7
    SLICE_X54Y108        LUT4 (Prop_lut4_I3_O)        0.299    26.797 r  UART/UHANDLE/i___417__0/O
                         net (fo=1, routed)           0.000    26.797    UART/UHANDLE/i___417__0_n_0
    SLICE_X54Y108        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    27.375 f  UART/UHANDLE/i___475__0__148_i_1/O[2]
                         net (fo=1, routed)           0.666    28.041    UART/UHANDLE/i___475__0__148_i_1_n_5
    SLICE_X56Y107        LUT1 (Prop_lut1_I0_O)        0.301    28.342 r  UART/UHANDLE/i___475__0__137_i_16/O
                         net (fo=1, routed)           0.000    28.342    UART/UHANDLE/i___475__0__137_i_16_n_0
    SLICE_X56Y107        CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.318    28.660 r  UART/UHANDLE/i___475__0__137_i_4/CO[2]
                         net (fo=35, routed)          0.863    29.522    UART/UHANDLE/i___475__0__137_i_4_n_1
    SLICE_X57Y106        LUT3 (Prop_lut3_I1_O)        0.338    29.860 f  UART/UHANDLE/i___475__0__137_i_37/O
                         net (fo=1, routed)           0.786    30.646    UART/UHANDLE/o_BCD_bus4[8]
    SLICE_X57Y107        LUT6 (Prop_lut6_I5_O)        0.326    30.972 f  UART/UHANDLE/i___475__0__137_i_14/O
                         net (fo=1, routed)           0.947    31.920    UART/UHANDLE/i___475__0__137_i_14_n_0
    SLICE_X57Y104        LUT6 (Prop_lut6_I5_O)        0.124    32.044 r  UART/UHANDLE/i___475__0__137_i_2/O
                         net (fo=14, routed)          1.263    33.306    UART/UHANDLE/i___475__0__137_i_2_n_0
    SLICE_X56Y108        LUT6 (Prop_lut6_I0_O)        0.124    33.430 r  UART/UHANDLE/i___475__0__243/O
                         net (fo=19, routed)          1.047    34.477    UART/UHANDLE/i___475__0__243_n_0
    SLICE_X57Y108        LUT5 (Prop_lut5_I3_O)        0.124    34.601 r  UART/UHANDLE/i___313_i_12/O
                         net (fo=1, routed)           0.000    34.601    UART/UHANDLE/i___313_i_12_n_0
    SLICE_X57Y108        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    35.002 r  UART/UHANDLE/i___313_i_3/CO[3]
                         net (fo=1, routed)           0.000    35.002    UART/UHANDLE/i___313_i_3_n_0
    SLICE_X57Y109        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    35.224 r  UART/UHANDLE/i___313_i_2/O[0]
                         net (fo=2, routed)           0.669    35.893    UART/UHANDLE/i___313_i_2_n_7
    SLICE_X54Y109        LUT2 (Prop_lut2_I0_O)        0.328    36.221 r  UART/UHANDLE/i___311_i_26/O
                         net (fo=2, routed)           0.822    37.044    UART/UHANDLE/i___311_i_26_n_0
    SLICE_X54Y109        LUT4 (Prop_lut4_I3_O)        0.331    37.375 r  UART/UHANDLE/i___311_i_29/O
                         net (fo=1, routed)           0.000    37.375    UART/UHANDLE/i___311_i_29_n_0
    SLICE_X54Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    37.751 r  UART/UHANDLE/i___311_i_10/CO[3]
                         net (fo=1, routed)           0.000    37.751    UART/UHANDLE/i___311_i_10_n_0
    SLICE_X54Y110        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    37.970 r  UART/UHANDLE/i___311_i_2/O[0]
                         net (fo=3, routed)           0.663    38.633    UART/UHANDLE/i___311_i_2_n_7
    SLICE_X55Y109        LUT4 (Prop_lut4_I3_O)        0.295    38.928 r  UART/UHANDLE/i___311_i_22/O
                         net (fo=1, routed)           0.000    38.928    UART/UHANDLE/i___311_i_22_n_0
    SLICE_X55Y109        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.329 r  UART/UHANDLE/i___311_i_3/CO[3]
                         net (fo=1, routed)           0.000    39.329    UART/UHANDLE/i___311_i_3_n_0
    SLICE_X55Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    39.557 r  UART/UHANDLE/i___311_i_1/CO[2]
                         net (fo=4, routed)           1.156    40.712    UART/UHANDLE/i___311_i_1_n_1
    SLICE_X56Y110        LUT6 (Prop_lut6_I4_O)        0.313    41.025 r  UART/UHANDLE/BCD[2]_i_3/O
                         net (fo=1, routed)           0.950    41.975    UART/UHANDLE/bcd_to_display[14]
    SLICE_X60Y98         LUT6 (Prop_lut6_I1_O)        0.124    42.099 r  UART/UHANDLE/BCD[2]_i_1/O
                         net (fo=1, routed)           0.000    42.099    UART/UDISPLAY/D[2]
    SLICE_X60Y98         FDRE                                         r  UART/UDISPLAY/BCD_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART/URX/r_RX_Byte_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART/UHANDLE/Number_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.792ns  (logic 10.265ns (27.162%)  route 27.527ns (72.838%))
  Logic Levels:           38  (CARRY4=20 FDRE=1 LUT2=2 LUT3=5 LUT4=3 LUT5=1 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE                         0.000     0.000 r  UART/URX/r_RX_Byte_reg[0]/C
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  UART/URX/r_RX_Byte_reg[0]/Q
                         net (fo=63, routed)          4.821     5.339    UART/UHANDLE/Data_Recieved[0]
    SLICE_X62Y92         LUT2 (Prop_lut2_I0_O)        0.124     5.463 r  UART/UHANDLE/i___496/O
                         net (fo=1, routed)           0.000     5.463    UART/UHANDLE/i___496_n_0
    SLICE_X62Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.864 r  UART/UHANDLE/i___283_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.864    UART/UHANDLE/i___283_0_i_1_n_0
    SLICE_X62Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.177 r  UART/UHANDLE/geld_reg[15]_i_21/O[3]
                         net (fo=3, routed)           0.858     7.034    UART/UHANDLE/r_RX_Byte_reg[4][0]
    SLICE_X62Y95         LUT3 (Prop_lut3_I2_O)        0.306     7.340 f  UART/UHANDLE/geld[15]_i_23/O
                         net (fo=2, routed)           0.955     8.295    UART/UHANDLE/geld[15]_i_23_n_0
    SLICE_X61Y91         LUT5 (Prop_lut5_I3_O)        0.124     8.419 r  UART/UHANDLE/geld[15]_i_15/O
                         net (fo=2, routed)           0.948     9.367    UART/UHANDLE/geld[15]_i_15_n_0
    SLICE_X61Y94         LUT6 (Prop_lut6_I0_O)        0.124     9.491 r  UART/UHANDLE/geld[15]_i_19/O
                         net (fo=1, routed)           0.000     9.491    UART/UHANDLE/geld[15]_i_19_n_0
    SLICE_X61Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.023 r  UART/UHANDLE/geld_reg[15]_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.023    UART/UHANDLE/geld_reg[15]_i_10_n_0
    SLICE_X61Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.245 r  UART/UHANDLE/geld_reg[15]_i_8/O[0]
                         net (fo=1, routed)           0.795    11.040    UART/UHANDLE/geld1[15]
    SLICE_X58Y95         LUT4 (Prop_lut4_I2_O)        0.299    11.339 r  UART/UHANDLE/geld[15]_i_3/O
                         net (fo=1, routed)           0.000    11.339    UART/UHANDLE/geld[15]_i_3_n_0
    SLICE_X58Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.740 r  UART/UHANDLE/geld_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.740    UART/UHANDLE/geld_reg[15]_i_2_n_0
    SLICE_X58Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.854 r  UART/UHANDLE/i___143_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.854    UART/UHANDLE/i___143_i_1_n_0
    SLICE_X58Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.968 r  UART/UHANDLE/i___139_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.968    UART/UHANDLE/i___139_i_1_n_0
    SLICE_X58Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.082 r  UART/UHANDLE/i___135_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.082    UART/UHANDLE/i___135_i_2_n_0
    SLICE_X58Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.395 r  UART/UHANDLE/i___213_i_1/O[3]
                         net (fo=7, routed)           0.599    12.994    UART/UHANDLE/geld[31]
    SLICE_X61Y99         LUT4 (Prop_lut4_I3_O)        0.306    13.300 r  UART/UHANDLE/i___216__0/O
                         net (fo=174, routed)         3.607    16.907    UART/UHANDLE/i___216__0_n_0
    SLICE_X30Y95         LUT3 (Prop_lut3_I2_O)        0.150    17.057 r  UART/UHANDLE/i___49_i_1__1/O
                         net (fo=86, routed)          2.773    19.829    UART/UHANDLE/i___49_i_1__1_n_0
    SLICE_X23Y101        LUT3 (Prop_lut3_I2_O)        0.328    20.157 r  UART/UHANDLE/i___56/O
                         net (fo=2, routed)           0.942    21.099    UART/UHANDLE/i___56_n_0
    SLICE_X24Y103        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    21.497 r  UART/UHANDLE/i___167_i_182/CO[3]
                         net (fo=1, routed)           0.000    21.497    UART/UHANDLE/i___167_i_182_n_0
    SLICE_X24Y104        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.611 r  UART/UHANDLE/i___167_i_156/CO[3]
                         net (fo=1, routed)           0.000    21.611    UART/UHANDLE/i___167_i_156_n_0
    SLICE_X24Y105        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.725 r  UART/UHANDLE/i___167_i_119/CO[3]
                         net (fo=1, routed)           0.000    21.725    UART/UHANDLE/i___167_i_119_n_0
    SLICE_X24Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.839 r  UART/UHANDLE/i___167_i_45/CO[3]
                         net (fo=1, routed)           0.000    21.839    UART/UHANDLE/i___167_i_45_n_0
    SLICE_X24Y107        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.078 r  UART/UHANDLE/i___167_i_145/O[2]
                         net (fo=3, routed)           0.759    22.837    UART/UHANDLE/i___167_i_145_n_5
    SLICE_X20Y104        LUT3 (Prop_lut3_I2_O)        0.298    23.135 r  UART/UHANDLE/i___167_i_55/O
                         net (fo=2, routed)           0.811    23.947    UART/UHANDLE/i___167_i_55_n_0
    SLICE_X20Y104        LUT4 (Prop_lut4_I3_O)        0.327    24.274 r  UART/UHANDLE/i___167_i_58/O
                         net (fo=1, routed)           0.000    24.274    UART/UHANDLE/i___167_i_58_n_0
    SLICE_X20Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    24.675 r  UART/UHANDLE/i___167_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.675    UART/UHANDLE/i___167_i_20_n_0
    SLICE_X20Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    24.898 f  UART/UHANDLE/i___167_i_32/O[0]
                         net (fo=4, routed)           1.182    26.080    UART/UHANDLE/i___167_i_32_n_7
    SLICE_X22Y109        LUT3 (Prop_lut3_I0_O)        0.327    26.407 r  UART/UHANDLE/i___167_i_29/O
                         net (fo=1, routed)           1.119    27.526    UART/UHANDLE/i___167_i_29_n_0
    SLICE_X22Y106        LUT6 (Prop_lut6_I1_O)        0.332    27.858 r  UART/UHANDLE/i___167_i_7/O
                         net (fo=1, routed)           0.000    27.858    UART/UHANDLE/i___167_i_7_n_0
    SLICE_X22Y106        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    28.259 r  UART/UHANDLE/i___167_i_1/CO[3]
                         net (fo=1, routed)           0.000    28.259    UART/UHANDLE/i___167_i_1_n_0
    SLICE_X22Y107        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.481 r  UART/UHANDLE/i___174_i_2/O[0]
                         net (fo=2, routed)           0.830    29.311    UART/UHANDLE/i___174_i_2_n_7
    SLICE_X19Y107        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.723    30.034 r  UART/UHANDLE/i___174_i_1/O[1]
                         net (fo=1, routed)           1.604    31.638    UART/UHANDLE/i___174_i_1_n_6
    SLICE_X15Y91         LUT2 (Prop_lut2_I1_O)        0.303    31.941 r  UART/UHANDLE/i___181/O
                         net (fo=1, routed)           0.000    31.941    UART/UHANDLE/i___181_n_0
    SLICE_X15Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    32.189 r  UART/UHANDLE/i___215_i_1/O[3]
                         net (fo=4, routed)           0.904    33.093    UART/UHANDLE/i___215_i_1_n_4
    SLICE_X14Y91         LUT6 (Prop_lut6_I3_O)        0.306    33.399 r  UART/UHANDLE/i___215/O
                         net (fo=1, routed)           1.218    34.617    UART/UHANDLE/i___215_n_0
    SLICE_X44Y93         LUT6 (Prop_lut6_I3_O)        0.124    34.741 f  UART/UHANDLE/Number[3]_i_19/O
                         net (fo=1, routed)           0.433    35.175    UART/UHANDLE/Number[3]_i_19_n_0
    SLICE_X44Y93         LUT6 (Prop_lut6_I5_O)        0.124    35.299 f  UART/UHANDLE/Number[3]_i_9/O
                         net (fo=1, routed)           0.917    36.216    UART/UHANDLE/Number[3]_i_9_n_0
    SLICE_X45Y96         LUT6 (Prop_lut6_I5_O)        0.124    36.340 r  UART/UHANDLE/Number[3]_i_1/O
                         net (fo=4, routed)           1.453    37.792    UART/UHANDLE/Number[3]_i_1_n_0
    SLICE_X15Y90         FDRE                                         r  UART/UHANDLE/Number_reg[0]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/G5/waveNr_reg[2][1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VIDEO/G5/waveNr_reg[3][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y83         FDCE                         0.000     0.000 r  VIDEO/G5/waveNr_reg[2][1]/C
    SLICE_X55Y83         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  VIDEO/G5/waveNr_reg[2][1]/Q
                         net (fo=2, routed)           0.056     0.197    VIDEO/G5/waveNr_reg_n_0_[2][1]
    SLICE_X55Y83         FDCE                                         r  VIDEO/G5/waveNr_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G5/waveNr_reg[2][2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VIDEO/G5/waveNr_reg[3][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y83         FDCE                         0.000     0.000 r  VIDEO/G5/waveNr_reg[2][2]/C
    SLICE_X55Y83         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  VIDEO/G5/waveNr_reg[2][2]/Q
                         net (fo=2, routed)           0.056     0.197    VIDEO/G5/waveNr_reg_n_0_[2][2]
    SLICE_X55Y83         FDCE                                         r  VIDEO/G5/waveNr_reg[3][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/hQ1_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G1/LocalhWriteLoc_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y120        FDRE                         0.000     0.000 r  VIDEO/hQ1_reg[0]/C
    SLICE_X55Y120        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/hQ1_reg[0]/Q
                         net (fo=1, routed)           0.110     0.251    VIDEO/G1/LocalhWriteLoc_reg[9]_0[0]
    SLICE_X55Y121        FDCE                                         r  VIDEO/G1/LocalhWriteLoc_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G5/moneyNr_reg[2][1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VIDEO/G5/moneyNr_reg[3][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y82         FDCE                         0.000     0.000 r  VIDEO/G5/moneyNr_reg[2][1]/C
    SLICE_X15Y82         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  VIDEO/G5/moneyNr_reg[2][1]/Q
                         net (fo=2, routed)           0.113     0.254    VIDEO/G5/moneyNr_reg_n_0_[2][1]
    SLICE_X15Y82         FDCE                                         r  VIDEO/G5/moneyNr_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/hQ1_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G1/LocalhWriteLoc_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y133        FDRE                         0.000     0.000 r  VIDEO/hQ1_reg[8]/C
    SLICE_X57Y133        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/hQ1_reg[8]/Q
                         net (fo=1, routed)           0.116     0.257    VIDEO/G1/LocalhWriteLoc_reg[9]_0[8]
    SLICE_X57Y135        FDCE                                         r  VIDEO/G1/LocalhWriteLoc_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/hQ1_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G1/LocalhWriteLoc_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.164ns (62.300%)  route 0.099ns (37.700%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y118        FDRE                         0.000     0.000 r  VIDEO/hQ1_reg[2]/C
    SLICE_X52Y118        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  VIDEO/hQ1_reg[2]/Q
                         net (fo=1, routed)           0.099     0.263    VIDEO/G1/LocalhWriteLoc_reg[9]_0[2]
    SLICE_X51Y119        FDCE                                         r  VIDEO/G1/LocalhWriteLoc_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G5/waveNr_reg[2][3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            VIDEO/G5/waveNr_reg[3][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (52.990%)  route 0.125ns (47.010%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y83         FDCE                         0.000     0.000 r  VIDEO/G5/waveNr_reg[2][3]/C
    SLICE_X55Y83         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  VIDEO/G5/waveNr_reg[2][3]/Q
                         net (fo=2, routed)           0.125     0.266    VIDEO/G5/waveNr_reg_n_0_[2][3]
    SLICE_X56Y83         FDCE                                         r  VIDEO/G5/waveNr_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G1/plantEnables_reg[4]/C
                            (rising edge-triggered cell FDSE)
  Destination:            VIDEO/G1/plant5/data_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.128ns (46.626%)  route 0.147ns (53.374%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y135        FDSE                         0.000     0.000 r  VIDEO/G1/plantEnables_reg[4]/C
    SLICE_X48Y135        FDSE (Prop_fdse_C_Q)         0.128     0.128 r  VIDEO/G1/plantEnables_reg[4]/Q
                         net (fo=12, routed)          0.147     0.275    VIDEO/G1/plant5/data_reg[3]_2[0]
    SLICE_X48Y134        FDRE                                         r  VIDEO/G1/plant5/data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G1/plantEnables_reg[4]/C
                            (rising edge-triggered cell FDSE)
  Destination:            VIDEO/G1/plant5/data_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.128ns (46.626%)  route 0.147ns (53.374%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y135        FDSE                         0.000     0.000 r  VIDEO/G1/plantEnables_reg[4]/C
    SLICE_X48Y135        FDSE (Prop_fdse_C_Q)         0.128     0.128 r  VIDEO/G1/plantEnables_reg[4]/Q
                         net (fo=12, routed)          0.147     0.275    VIDEO/G1/plant5/data_reg[3]_2[0]
    SLICE_X48Y134        FDRE                                         r  VIDEO/G1/plant5/data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/hQ1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G1/LocalhWriteLoc_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y131        FDRE                         0.000     0.000 r  VIDEO/hQ1_reg[3]/C
    SLICE_X54Y131        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  VIDEO/hQ1_reg[3]/Q
                         net (fo=1, routed)           0.112     0.276    VIDEO/G1/LocalhWriteLoc_reg[9]_0[3]
    SLICE_X54Y132        FDCE                                         r  VIDEO/G1/LocalhWriteLoc_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_25_prescaler
  To Clock:  

Max Delay           150 Endpoints
Min Delay           150 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/waveNumber/fontRom/fontRow_reg/ADDRBWRADDR[13]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.458ns  (logic 2.997ns (26.157%)  route 8.461ns (73.843%))
  Logic Levels:           8  (CARRY4=2 LUT1=1 LUT3=2 LUT5=3)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6374, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.540     1.540    VIDEO/G4/clk_25
    SLICE_X13Y77         FDRE                                         r  VIDEO/G4/hQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y77         FDRE (Prop_fdre_C_Q)         0.456     1.996 f  VIDEO/G4/hQ_reg[1]/Q
                         net (fo=56, routed)          3.187     5.183    VIDEO/G4/Q[1]
    SLICE_X56Y79         LUT1 (Prop_lut1_I0_O)        0.124     5.307 r  VIDEO/G4/pixel_i_20__2/O
                         net (fo=1, routed)           0.000     5.307    VIDEO/G4/pixel_i_20__2_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     5.734 f  VIDEO/G4/pixel_reg_i_11__1/O[1]
                         net (fo=8, routed)           0.823     6.556    VIDEO/G4/pixel_reg_i_11__1_n_6
    SLICE_X57Y81         LUT3 (Prop_lut3_I0_O)        0.334     6.890 r  VIDEO/G4/fontRow_reg_i_50__0/O
                         net (fo=2, routed)           0.803     7.693    VIDEO/G4/fontRow_reg_i_50__0_n_0
    SLICE_X58Y80         LUT5 (Prop_lut5_I2_O)        0.320     8.013 r  VIDEO/G4/fontRow_reg_i_46__1/O
                         net (fo=2, routed)           0.455     8.468    VIDEO/G4/fontRow_reg_i_46__1_n_0
    SLICE_X58Y80         LUT5 (Prop_lut5_I0_O)        0.326     8.794 r  VIDEO/G4/fontRow_reg_i_33__1/O
                         net (fo=11, routed)          1.269    10.063    VIDEO/G4/G5/title/sel0[4]
    SLICE_X55Y79         LUT5 (Prop_lut5_I1_O)        0.152    10.215 r  VIDEO/G4/fontRow_reg_i_39__1/O
                         net (fo=1, routed)           0.644    10.858    VIDEO/G4/fontRow_reg_i_39__1_n_0
    SLICE_X57Y80         LUT3 (Prop_lut3_I1_O)        0.326    11.184 r  VIDEO/G4/fontRow_reg_i_19__2/O
                         net (fo=1, routed)           0.000    11.184    VIDEO/G4/fontRow_reg_i_19__2_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.716 r  VIDEO/G4/fontRow_reg_i_3__1/CO[3]
                         net (fo=1, routed)           1.281    12.998    VIDEO/G5/waveNumber/fontRom/ADDRBWRADDR[9]
    RAMB18_X2Y32         RAMB18E1                                     r  VIDEO/G5/waveNumber/fontRom/fontRow_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/waveNumber/fontRom/fontRow_reg/ADDRBWRADDR[11]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.904ns  (logic 2.970ns (27.239%)  route 7.934ns (72.761%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT3=2 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6374, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.540     1.540    VIDEO/G4/clk_25
    SLICE_X13Y77         FDRE                                         r  VIDEO/G4/hQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y77         FDRE (Prop_fdre_C_Q)         0.456     1.996 f  VIDEO/G4/hQ_reg[1]/Q
                         net (fo=56, routed)          3.187     5.183    VIDEO/G4/Q[1]
    SLICE_X56Y79         LUT1 (Prop_lut1_I0_O)        0.124     5.307 r  VIDEO/G4/pixel_i_20__2/O
                         net (fo=1, routed)           0.000     5.307    VIDEO/G4/pixel_i_20__2_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     5.734 f  VIDEO/G4/pixel_reg_i_11__1/O[1]
                         net (fo=8, routed)           0.823     6.556    VIDEO/G4/pixel_reg_i_11__1_n_6
    SLICE_X57Y81         LUT3 (Prop_lut3_I0_O)        0.334     6.890 r  VIDEO/G4/fontRow_reg_i_50__0/O
                         net (fo=2, routed)           0.803     7.693    VIDEO/G4/fontRow_reg_i_50__0_n_0
    SLICE_X58Y80         LUT5 (Prop_lut5_I2_O)        0.320     8.013 r  VIDEO/G4/fontRow_reg_i_46__1/O
                         net (fo=2, routed)           0.455     8.468    VIDEO/G4/fontRow_reg_i_46__1_n_0
    SLICE_X58Y80         LUT5 (Prop_lut5_I0_O)        0.326     8.794 r  VIDEO/G4/fontRow_reg_i_33__1/O
                         net (fo=11, routed)          1.262    10.056    VIDEO/G4/G5/title/sel0[4]
    SLICE_X55Y79         LUT6 (Prop_lut6_I0_O)        0.124    10.180 r  VIDEO/G4/fontRow_reg_i_20__1/O
                         net (fo=2, routed)           0.809    10.989    VIDEO/G4/fontRow_reg_i_20__1_n_0
    SLICE_X57Y79         LUT3 (Prop_lut3_I0_O)        0.124    11.113 r  VIDEO/G4/fontRow_reg_i_22__1/O
                         net (fo=1, routed)           0.000    11.113    VIDEO/G4/fontRow_reg_i_22__1_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.514 r  VIDEO/G4/fontRow_reg_i_4__2/CO[3]
                         net (fo=1, routed)           0.000    11.514    VIDEO/G4/fontRow_reg_i_4__2_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.848 r  VIDEO/G4/fontRow_reg_i_3__1/O[1]
                         net (fo=1, routed)           0.596    12.444    VIDEO/G5/waveNumber/fontRom/ADDRBWRADDR[7]
    RAMB18_X2Y32         RAMB18E1                                     r  VIDEO/G5/waveNumber/fontRom/fontRow_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/waveNumber/fontRom/fontRow_reg/ADDRBWRADDR[12]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.802ns  (logic 2.875ns (26.616%)  route 7.927ns (73.384%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT3=2 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6374, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.540     1.540    VIDEO/G4/clk_25
    SLICE_X13Y77         FDRE                                         r  VIDEO/G4/hQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y77         FDRE (Prop_fdre_C_Q)         0.456     1.996 f  VIDEO/G4/hQ_reg[1]/Q
                         net (fo=56, routed)          3.187     5.183    VIDEO/G4/Q[1]
    SLICE_X56Y79         LUT1 (Prop_lut1_I0_O)        0.124     5.307 r  VIDEO/G4/pixel_i_20__2/O
                         net (fo=1, routed)           0.000     5.307    VIDEO/G4/pixel_i_20__2_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     5.734 f  VIDEO/G4/pixel_reg_i_11__1/O[1]
                         net (fo=8, routed)           0.823     6.556    VIDEO/G4/pixel_reg_i_11__1_n_6
    SLICE_X57Y81         LUT3 (Prop_lut3_I0_O)        0.334     6.890 r  VIDEO/G4/fontRow_reg_i_50__0/O
                         net (fo=2, routed)           0.803     7.693    VIDEO/G4/fontRow_reg_i_50__0_n_0
    SLICE_X58Y80         LUT5 (Prop_lut5_I2_O)        0.320     8.013 r  VIDEO/G4/fontRow_reg_i_46__1/O
                         net (fo=2, routed)           0.455     8.468    VIDEO/G4/fontRow_reg_i_46__1_n_0
    SLICE_X58Y80         LUT5 (Prop_lut5_I0_O)        0.326     8.794 r  VIDEO/G4/fontRow_reg_i_33__1/O
                         net (fo=11, routed)          1.262    10.056    VIDEO/G4/G5/title/sel0[4]
    SLICE_X55Y79         LUT6 (Prop_lut6_I0_O)        0.124    10.180 r  VIDEO/G4/fontRow_reg_i_20__1/O
                         net (fo=2, routed)           0.809    10.989    VIDEO/G4/fontRow_reg_i_20__1_n_0
    SLICE_X57Y79         LUT3 (Prop_lut3_I0_O)        0.124    11.113 r  VIDEO/G4/fontRow_reg_i_22__1/O
                         net (fo=1, routed)           0.000    11.113    VIDEO/G4/fontRow_reg_i_22__1_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.514 r  VIDEO/G4/fontRow_reg_i_4__2/CO[3]
                         net (fo=1, routed)           0.000    11.514    VIDEO/G4/fontRow_reg_i_4__2_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.753 r  VIDEO/G4/fontRow_reg_i_3__1/O[2]
                         net (fo=1, routed)           0.589    12.342    VIDEO/G5/waveNumber/fontRom/ADDRBWRADDR[8]
    RAMB18_X2Y32         RAMB18E1                                     r  VIDEO/G5/waveNumber/fontRom/fontRow_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/waveNumber/fontRom/fontRow_reg/ADDRBWRADDR[10]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.772ns  (logic 2.858ns (26.532%)  route 7.914ns (73.468%))
  Logic Levels:           9  (CARRY4=3 LUT1=1 LUT3=2 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6374, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.540     1.540    VIDEO/G4/clk_25
    SLICE_X13Y77         FDRE                                         r  VIDEO/G4/hQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y77         FDRE (Prop_fdre_C_Q)         0.456     1.996 f  VIDEO/G4/hQ_reg[1]/Q
                         net (fo=56, routed)          3.187     5.183    VIDEO/G4/Q[1]
    SLICE_X56Y79         LUT1 (Prop_lut1_I0_O)        0.124     5.307 r  VIDEO/G4/pixel_i_20__2/O
                         net (fo=1, routed)           0.000     5.307    VIDEO/G4/pixel_i_20__2_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     5.734 f  VIDEO/G4/pixel_reg_i_11__1/O[1]
                         net (fo=8, routed)           0.823     6.556    VIDEO/G4/pixel_reg_i_11__1_n_6
    SLICE_X57Y81         LUT3 (Prop_lut3_I0_O)        0.334     6.890 r  VIDEO/G4/fontRow_reg_i_50__0/O
                         net (fo=2, routed)           0.803     7.693    VIDEO/G4/fontRow_reg_i_50__0_n_0
    SLICE_X58Y80         LUT5 (Prop_lut5_I2_O)        0.320     8.013 r  VIDEO/G4/fontRow_reg_i_46__1/O
                         net (fo=2, routed)           0.455     8.468    VIDEO/G4/fontRow_reg_i_46__1_n_0
    SLICE_X58Y80         LUT5 (Prop_lut5_I0_O)        0.326     8.794 r  VIDEO/G4/fontRow_reg_i_33__1/O
                         net (fo=11, routed)          1.262    10.056    VIDEO/G4/G5/title/sel0[4]
    SLICE_X55Y79         LUT6 (Prop_lut6_I0_O)        0.124    10.180 r  VIDEO/G4/fontRow_reg_i_20__1/O
                         net (fo=2, routed)           0.809    10.989    VIDEO/G4/fontRow_reg_i_20__1_n_0
    SLICE_X57Y79         LUT3 (Prop_lut3_I0_O)        0.124    11.113 r  VIDEO/G4/fontRow_reg_i_22__1/O
                         net (fo=1, routed)           0.000    11.113    VIDEO/G4/fontRow_reg_i_22__1_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    11.514 r  VIDEO/G4/fontRow_reg_i_4__2/CO[3]
                         net (fo=1, routed)           0.000    11.514    VIDEO/G4/fontRow_reg_i_4__2_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.736 r  VIDEO/G4/fontRow_reg_i_3__1/O[0]
                         net (fo=1, routed)           0.576    12.312    VIDEO/G5/waveNumber/fontRom/ADDRBWRADDR[6]
    RAMB18_X2Y32         RAMB18E1                                     r  VIDEO/G5/waveNumber/fontRom/fontRow_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/waveNumber/fontRom/fontRow_reg/ADDRBWRADDR[9]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.540ns  (logic 2.483ns (23.558%)  route 8.057ns (76.442%))
  Logic Levels:           8  (CARRY4=2 LUT1=1 LUT3=2 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6374, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.540     1.540    VIDEO/G4/clk_25
    SLICE_X13Y77         FDRE                                         r  VIDEO/G4/hQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y77         FDRE (Prop_fdre_C_Q)         0.456     1.996 f  VIDEO/G4/hQ_reg[1]/Q
                         net (fo=56, routed)          3.187     5.183    VIDEO/G4/Q[1]
    SLICE_X56Y79         LUT1 (Prop_lut1_I0_O)        0.124     5.307 r  VIDEO/G4/pixel_i_20__2/O
                         net (fo=1, routed)           0.000     5.307    VIDEO/G4/pixel_i_20__2_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     5.734 f  VIDEO/G4/pixel_reg_i_11__1/O[1]
                         net (fo=8, routed)           0.823     6.556    VIDEO/G4/pixel_reg_i_11__1_n_6
    SLICE_X57Y81         LUT3 (Prop_lut3_I0_O)        0.334     6.890 r  VIDEO/G4/fontRow_reg_i_50__0/O
                         net (fo=2, routed)           0.803     7.693    VIDEO/G4/fontRow_reg_i_50__0_n_0
    SLICE_X58Y80         LUT5 (Prop_lut5_I2_O)        0.320     8.013 r  VIDEO/G4/fontRow_reg_i_46__1/O
                         net (fo=2, routed)           0.455     8.468    VIDEO/G4/fontRow_reg_i_46__1_n_0
    SLICE_X58Y80         LUT5 (Prop_lut5_I0_O)        0.326     8.794 r  VIDEO/G4/fontRow_reg_i_33__1/O
                         net (fo=11, routed)          1.262    10.056    VIDEO/G4/G5/title/sel0[4]
    SLICE_X55Y79         LUT6 (Prop_lut6_I0_O)        0.124    10.180 r  VIDEO/G4/fontRow_reg_i_20__1/O
                         net (fo=2, routed)           0.809    10.989    VIDEO/G4/fontRow_reg_i_20__1_n_0
    SLICE_X57Y79         LUT3 (Prop_lut3_I0_O)        0.124    11.113 r  VIDEO/G4/fontRow_reg_i_22__1/O
                         net (fo=1, routed)           0.000    11.113    VIDEO/G4/fontRow_reg_i_22__1_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    11.361 r  VIDEO/G4/fontRow_reg_i_4__2/O[3]
                         net (fo=1, routed)           0.719    12.080    VIDEO/G5/waveNumber/fontRom/ADDRBWRADDR[5]
    RAMB18_X2Y32         RAMB18E1                                     r  VIDEO/G5/waveNumber/fontRom/fontRow_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/waveNumber/fontRom/fontRow_reg/ADDRARDADDR[13]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.021ns  (logic 2.623ns (26.175%)  route 7.398ns (73.825%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6374, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.540     1.540    VIDEO/G4/clk_25
    SLICE_X13Y77         FDRE                                         r  VIDEO/G4/hQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y77         FDRE (Prop_fdre_C_Q)         0.456     1.996 r  VIDEO/G4/hQ_reg[1]/Q
                         net (fo=56, routed)          3.115     5.111    VIDEO/G4/Q[1]
    SLICE_X54Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     5.768 r  VIDEO/G4/pixel_reg_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     5.768    VIDEO/G4/pixel_reg_i_4__1_n_0
    SLICE_X54Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.885 r  VIDEO/G4/fontRow_reg_i_43__1/CO[3]
                         net (fo=1, routed)           0.000     5.885    VIDEO/G4/fontRow_reg_i_43__1_n_0
    SLICE_X54Y85         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.042 r  VIDEO/G4/fontRow_reg_i_45__1/CO[1]
                         net (fo=3, routed)           1.171     7.214    VIDEO/G4/fontRow_reg_i_45__1_n_2
    SLICE_X55Y82         LUT6 (Prop_lut6_I1_O)        0.332     7.546 r  VIDEO/G4/fontRow_reg_i_44__1/O
                         net (fo=4, routed)           0.841     8.386    VIDEO/G5/waveNumber/fontRom/fontRow_reg_i_9__2_0
    SLICE_X55Y83         LUT4 (Prop_lut4_I1_O)        0.124     8.510 f  VIDEO/G5/waveNumber/fontRom/fontRow_reg_i_41__1/O
                         net (fo=1, routed)           0.645     9.156    VIDEO/G5/waveNumber/fontRom/fontRow_reg_i_41__1_n_0
    SLICE_X55Y83         LUT5 (Prop_lut5_I2_O)        0.124     9.280 r  VIDEO/G5/waveNumber/fontRom/fontRow_reg_i_26__1/O
                         net (fo=3, routed)           0.604     9.883    VIDEO/G4/fontRow_reg_6
    SLICE_X57Y84         LUT4 (Prop_lut4_I1_O)        0.124    10.007 r  VIDEO/G4/fontRow_reg_i_8__2/O
                         net (fo=1, routed)           0.000    10.007    VIDEO/G4/fontRow_reg_i_8__2_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.539 r  VIDEO/G4/fontRow_reg_i_1__1/CO[3]
                         net (fo=1, routed)           1.022    11.561    VIDEO/G5/waveNumber/fontRom/ADDRARDADDR[10]
    RAMB18_X2Y32         RAMB18E1                                     r  VIDEO/G5/waveNumber/fontRom/fontRow_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/waveNumber/fontRom/fontRow_reg/ADDRBWRADDR[8]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.973ns  (logic 2.691ns (26.984%)  route 7.282ns (73.016%))
  Logic Levels:           7  (CARRY4=2 LUT1=1 LUT3=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6374, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.540     1.540    VIDEO/G4/clk_25
    SLICE_X13Y77         FDRE                                         r  VIDEO/G4/hQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y77         FDRE (Prop_fdre_C_Q)         0.456     1.996 f  VIDEO/G4/hQ_reg[1]/Q
                         net (fo=56, routed)          3.187     5.183    VIDEO/G4/Q[1]
    SLICE_X56Y79         LUT1 (Prop_lut1_I0_O)        0.124     5.307 r  VIDEO/G4/pixel_i_20__2/O
                         net (fo=1, routed)           0.000     5.307    VIDEO/G4/pixel_i_20__2_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     5.734 f  VIDEO/G4/pixel_reg_i_11__1/O[1]
                         net (fo=8, routed)           0.823     6.556    VIDEO/G4/pixel_reg_i_11__1_n_6
    SLICE_X57Y81         LUT3 (Prop_lut3_I0_O)        0.334     6.890 r  VIDEO/G4/fontRow_reg_i_50__0/O
                         net (fo=2, routed)           0.803     7.693    VIDEO/G4/fontRow_reg_i_50__0_n_0
    SLICE_X58Y80         LUT5 (Prop_lut5_I2_O)        0.320     8.013 r  VIDEO/G4/fontRow_reg_i_46__1/O
                         net (fo=2, routed)           0.455     8.468    VIDEO/G4/fontRow_reg_i_46__1_n_0
    SLICE_X58Y80         LUT5 (Prop_lut5_I0_O)        0.326     8.794 r  VIDEO/G4/fontRow_reg_i_33__1/O
                         net (fo=11, routed)          0.998     9.792    VIDEO/G4/G5/title/sel0[4]
    SLICE_X57Y79         LUT6 (Prop_lut6_I4_O)        0.124     9.916 r  VIDEO/G4/fontRow_reg_i_24__2/O
                         net (fo=1, routed)           0.000     9.916    VIDEO/G4/fontRow_reg_i_24__2_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.496 r  VIDEO/G4/fontRow_reg_i_4__2/O[2]
                         net (fo=1, routed)           1.016    11.513    VIDEO/G5/waveNumber/fontRom/ADDRBWRADDR[4]
    RAMB18_X2Y32         RAMB18E1                                     r  VIDEO/G5/waveNumber/fontRom/fontRow_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/priceList/fontRom/fontRow_reg/ADDRARDADDR[11]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.929ns  (logic 2.337ns (23.537%)  route 7.592ns (76.463%))
  Logic Levels:           7  (CARRY4=3 LUT1=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6374, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.533     1.533    VIDEO/G4/clk_25
    SLICE_X31Y75         FDRE                                         r  VIDEO/G4/hQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.456     1.989 f  VIDEO/G4/hQ_reg[6]/Q
                         net (fo=52, routed)          3.880     5.869    VIDEO/G4/Q[6]
    SLICE_X6Y68          LUT1 (Prop_lut1_I0_O)        0.124     5.993 r  VIDEO/G4/fontRow_reg_i_44/O
                         net (fo=1, routed)           0.000     5.993    VIDEO/G4/fontRow_reg_i_44_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.373 r  VIDEO/G4/fontRow_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.373    VIDEO/G4/fontRow_reg_i_30_n_0
    SLICE_X6Y69          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.530 r  VIDEO/G4/fontRow_reg_i_32/CO[1]
                         net (fo=12, routed)          1.469     7.999    VIDEO/G4/fontRow_reg_i_32_n_2
    SLICE_X6Y65          LUT6 (Prop_lut6_I0_O)        0.332     8.331 r  VIDEO/G4/fontRow_reg_i_31/O
                         net (fo=2, routed)           0.429     8.760    VIDEO/G4/fontRow_reg_i_31_n_0
    SLICE_X6Y66          LUT6 (Prop_lut6_I2_O)        0.124     8.884 r  VIDEO/G4/fontRow_reg_i_10/O
                         net (fo=2, routed)           0.997     9.881    VIDEO/G4/fontRow_reg_i_10_n_0
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.124    10.005 r  VIDEO/G4/fontRow_reg_i_14/O
                         net (fo=1, routed)           0.000    10.005    VIDEO/G4/fontRow_reg_i_14_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.645 r  VIDEO/G4/fontRow_reg_i_2/O[3]
                         net (fo=1, routed)           0.817    11.462    VIDEO/G5/priceList/fontRom/ADDRARDADDR[8]
    RAMB18_X0Y26         RAMB18E1                                     r  VIDEO/G5/priceList/fontRom/fontRow_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/priceList/fontRom/fontRow_reg/ADDRARDADDR[12]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.920ns  (logic 2.469ns (24.888%)  route 7.451ns (75.112%))
  Logic Levels:           8  (CARRY4=4 LUT1=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6374, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.533     1.533    VIDEO/G4/clk_25
    SLICE_X31Y75         FDRE                                         r  VIDEO/G4/hQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.456     1.989 f  VIDEO/G4/hQ_reg[6]/Q
                         net (fo=52, routed)          3.880     5.869    VIDEO/G4/Q[6]
    SLICE_X6Y68          LUT1 (Prop_lut1_I0_O)        0.124     5.993 r  VIDEO/G4/fontRow_reg_i_44/O
                         net (fo=1, routed)           0.000     5.993    VIDEO/G4/fontRow_reg_i_44_n_0
    SLICE_X6Y68          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.373 r  VIDEO/G4/fontRow_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.373    VIDEO/G4/fontRow_reg_i_30_n_0
    SLICE_X6Y69          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.530 r  VIDEO/G4/fontRow_reg_i_32/CO[1]
                         net (fo=12, routed)          1.469     7.999    VIDEO/G4/fontRow_reg_i_32_n_2
    SLICE_X6Y65          LUT6 (Prop_lut6_I0_O)        0.332     8.331 r  VIDEO/G4/fontRow_reg_i_31/O
                         net (fo=2, routed)           0.429     8.760    VIDEO/G4/fontRow_reg_i_31_n_0
    SLICE_X6Y66          LUT6 (Prop_lut6_I2_O)        0.124     8.884 r  VIDEO/G4/fontRow_reg_i_10/O
                         net (fo=2, routed)           0.997     9.881    VIDEO/G4/fontRow_reg_i_10_n_0
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.124    10.005 r  VIDEO/G4/fontRow_reg_i_14/O
                         net (fo=1, routed)           0.000    10.005    VIDEO/G4/fontRow_reg_i_14_n_0
    SLICE_X7Y66          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.555 r  VIDEO/G4/fontRow_reg_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.555    VIDEO/G4/fontRow_reg_i_2_n_0
    SLICE_X7Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.777 r  VIDEO/G4/fontRow_reg_i_1/O[0]
                         net (fo=1, routed)           0.676    11.453    VIDEO/G5/priceList/fontRom/ADDRARDADDR[9]
    RAMB18_X0Y26         RAMB18E1                                     r  VIDEO/G5/priceList/fontRom/fontRow_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/priceList/fontRom/fontRow_reg/ADDRBWRADDR[13]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.765ns  (logic 2.698ns (27.630%)  route 7.067ns (72.370%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6374, routed)        1.575     1.575    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.533     1.533    VIDEO/G4/clk_25
    SLICE_X31Y75         FDRE                                         r  VIDEO/G4/hQ_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDRE (Prop_fdre_C_Q)         0.456     1.989 f  VIDEO/G4/hQ_reg[6]/Q
                         net (fo=52, routed)          4.049     6.038    VIDEO/G4/Q[6]
    SLICE_X8Y68          LUT1 (Prop_lut1_I0_O)        0.124     6.162 r  VIDEO/G4/fontRow_reg_i_53/O
                         net (fo=1, routed)           0.000     6.162    VIDEO/G4/fontRow_reg_i_53_n_0
    SLICE_X8Y68          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     6.542 r  VIDEO/G4/fontRow_reg_i_39/CO[3]
                         net (fo=1, routed)           0.000     6.542    VIDEO/G4/fontRow_reg_i_39_n_0
    SLICE_X8Y69          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.699 r  VIDEO/G4/fontRow_reg_i_54/CO[1]
                         net (fo=2, routed)           0.810     7.509    VIDEO/G4/fontRow_reg_i_54_n_2
    SLICE_X9Y68          LUT4 (Prop_lut4_I0_O)        0.360     7.869 r  VIDEO/G4/fontRow_reg_i_41/O
                         net (fo=11, routed)          0.961     8.830    VIDEO/G4/fontRow_reg_i_41_n_0
    SLICE_X8Y66          LUT5 (Prop_lut5_I2_O)        0.326     9.156 r  VIDEO/G4/fontRow_reg_i_28/O
                         net (fo=1, routed)           0.656     9.812    VIDEO/G4/fontRow_reg_i_28_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    10.468 r  VIDEO/G4/fontRow_reg_i_6__1/CO[3]
                         net (fo=1, routed)           0.000    10.468    VIDEO/G4/fontRow_reg_i_6__1_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.707 r  VIDEO/G4/fontRow_reg_i_5__0/O[2]
                         net (fo=1, routed)           0.591    11.298    VIDEO/G5/priceList/fontRom/ADDRBWRADDR[10]
    RAMB18_X0Y26         RAMB18E1                                     r  VIDEO/G5/priceList/fontRom/fontRow_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/hQ2_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.548ns  (logic 0.141ns (25.750%)  route 0.407ns (74.250%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6374, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.554     0.554    VIDEO/G4/clk_25
    SLICE_X13Y77         FDRE                                         r  VIDEO/G4/hQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y77         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  VIDEO/G4/hQ_reg[1]/Q
                         net (fo=56, routed)          0.407     1.101    VIDEO/hWriteLoc[1]
    SLICE_X15Y93         FDRE                                         r  VIDEO/hQ2_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/moneyNumber/fontRom/fontRow_reg/ADDRARDADDR[5]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.590ns  (logic 0.141ns (23.887%)  route 0.449ns (76.113%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6374, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.554     0.554    VIDEO/G4/clk_25
    SLICE_X13Y71         FDRE                                         r  VIDEO/G4/vQ_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y71         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  VIDEO/G4/vQ_reg[2]/Q
                         net (fo=47, routed)          0.449     1.144    VIDEO/G5/moneyNumber/fontRom/ADDRARDADDR[2]
    RAMB18_X0Y30         RAMB18E1                                     r  VIDEO/G5/moneyNumber/fontRom/fontRow_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/moneyNumber/fontRom/fontRow_reg/ADDRBWRADDR[4]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.624ns  (logic 0.141ns (22.606%)  route 0.483ns (77.394%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6374, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.554     0.554    VIDEO/G4/clk_25
    SLICE_X13Y71         FDRE                                         r  VIDEO/G4/vQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y71         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  VIDEO/G4/vQ_reg[1]/Q
                         net (fo=49, routed)          0.483     1.177    VIDEO/G5/moneyNumber/fontRom/ADDRARDADDR[1]
    RAMB18_X0Y30         RAMB18E1                                     r  VIDEO/G5/moneyNumber/fontRom/fontRow_reg/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/moneyNumber/fontRom/fontRow_reg/ADDRARDADDR[4]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.625ns  (logic 0.141ns (22.550%)  route 0.484ns (77.450%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6374, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.554     0.554    VIDEO/G4/clk_25
    SLICE_X13Y71         FDRE                                         r  VIDEO/G4/vQ_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y71         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  VIDEO/G4/vQ_reg[1]/Q
                         net (fo=49, routed)          0.484     1.179    VIDEO/G5/moneyNumber/fontRom/ADDRARDADDR[1]
    RAMB18_X0Y30         RAMB18E1                                     r  VIDEO/G5/moneyNumber/fontRom/fontRow_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/hQ2_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.710ns  (logic 0.141ns (19.863%)  route 0.569ns (80.137%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6374, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.554     0.554    VIDEO/G4/clk_25
    SLICE_X15Y77         FDRE                                         r  VIDEO/G4/hQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y77         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  VIDEO/G4/hQ_reg[5]/Q
                         net (fo=53, routed)          0.569     1.264    VIDEO/hWriteLoc[5]
    SLICE_X8Y91          FDRE                                         r  VIDEO/hQ2_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/priceList/fontRom/fontRow_reg/ADDRBWRADDR[13]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.711ns  (logic 0.252ns (35.459%)  route 0.459ns (64.541%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6374, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.555     0.555    VIDEO/G4/clk_25
    SLICE_X11Y70         FDRE                                         r  VIDEO/G4/vQ_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y70         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  VIDEO/G4/vQ_reg[9]/Q
                         net (fo=54, routed)          0.254     0.950    VIDEO/G4/vQ_reg[9]_0[9]
    SLICE_X9Y67          LUT5 (Prop_lut5_I4_O)        0.045     0.995 r  VIDEO/G4/fontRow_reg_i_19/O
                         net (fo=1, routed)           0.000     0.995    VIDEO/G4/fontRow_reg_i_19_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.061 r  VIDEO/G4/fontRow_reg_i_5__0/O[2]
                         net (fo=1, routed)           0.204     1.265    VIDEO/G5/priceList/fontRom/ADDRBWRADDR[10]
    RAMB18_X0Y26         RAMB18E1                                     r  VIDEO/G5/priceList/fontRom/fontRow_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/priceList/fontRom/fontRow_reg/ADDRBWRADDR[8]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.773ns  (logic 0.251ns (32.475%)  route 0.522ns (67.525%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6374, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.555     0.555    VIDEO/G4/clk_25
    SLICE_X11Y70         FDRE                                         r  VIDEO/G4/vQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y70         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  VIDEO/G4/vQ_reg[5]/Q
                         net (fo=66, routed)          0.315     1.011    VIDEO/G4/vQ_reg[9]_0[5]
    SLICE_X9Y66          LUT5 (Prop_lut5_I0_O)        0.045     1.056 r  VIDEO/G4/fontRow_reg_i_27/O
                         net (fo=1, routed)           0.000     1.056    VIDEO/G4/fontRow_reg_i_27_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.121 r  VIDEO/G4/fontRow_reg_i_6__1/O[1]
                         net (fo=1, routed)           0.207     1.328    VIDEO/G5/priceList/fontRom/ADDRBWRADDR[5]
    RAMB18_X0Y26         RAMB18E1                                     r  VIDEO/G5/priceList/fontRom/fontRow_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/hQ_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/hQ2_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.779ns  (logic 0.164ns (21.045%)  route 0.615ns (78.955%))
  Logic Levels:           0  
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6374, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.551     0.551    VIDEO/G4/clk_25
    SLICE_X14Y75         FDRE                                         r  VIDEO/G4/hQ_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y75         FDRE (Prop_fdre_C_Q)         0.164     0.715 r  VIDEO/G4/hQ_reg[0]/Q
                         net (fo=51, routed)          0.615     1.330    VIDEO/hWriteLoc[0]
    SLICE_X8Y91          FDRE                                         r  VIDEO/hQ2_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/priceList/fontRom/fontRow_reg/ADDRBWRADDR[12]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.823ns  (logic 0.292ns (35.468%)  route 0.531ns (64.532%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6374, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.554     0.554    VIDEO/G4/clk_25
    SLICE_X11Y71         FDRE                                         r  VIDEO/G4/vQ_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y71         FDRE (Prop_fdre_C_Q)         0.141     0.695 r  VIDEO/G4/vQ_reg[7]/Q
                         net (fo=57, routed)          0.381     1.075    VIDEO/G4/vQ_reg[9]_0[7]
    SLICE_X9Y67          LUT6 (Prop_lut6_I0_O)        0.045     1.120 r  VIDEO/G4/fontRow_reg_i_21/O
                         net (fo=1, routed)           0.000     1.120    VIDEO/G4/fontRow_reg_i_21_n_0
    SLICE_X9Y67          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.226 r  VIDEO/G4/fontRow_reg_i_5__0/O[1]
                         net (fo=1, routed)           0.151     1.377    VIDEO/G5/priceList/fontRom/ADDRBWRADDR[9]
    RAMB18_X0Y26         RAMB18E1                                     r  VIDEO/G5/priceList/fontRom/fontRow_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VIDEO/G4/vQ_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VIDEO/G5/priceList/fontRom/fontRow_reg/ADDRBWRADDR[9]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.830ns  (logic 0.304ns (36.627%)  route 0.526ns (63.373%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6374, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.555     0.555    VIDEO/G4/clk_25
    SLICE_X11Y70         FDRE                                         r  VIDEO/G4/vQ_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y70         FDRE (Prop_fdre_C_Q)         0.141     0.696 r  VIDEO/G4/vQ_reg[5]/Q
                         net (fo=66, routed)          0.315     1.011    VIDEO/G4/vQ_reg[9]_0[5]
    SLICE_X9Y66          LUT4 (Prop_lut4_I0_O)        0.049     1.060 r  VIDEO/G4/fontRow_reg_i_24/O
                         net (fo=1, routed)           0.000     1.060    VIDEO/G4/fontRow_reg_i_24_n_0
    SLICE_X9Y66          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.114     1.174 r  VIDEO/G4/fontRow_reg_i_6__1/O[2]
                         net (fo=1, routed)           0.211     1.385    VIDEO/G5/priceList/fontRom/ADDRBWRADDR[6]
    RAMB18_X0Y26         RAMB18E1                                     r  VIDEO/G5/priceList/fontRom/fontRow_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_prescaler
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_prescaler'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VIDEO/G0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_prescaler fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 f  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6374, routed)        1.575     6.575    VIDEO/G0/inst/clk_100
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     3.243 f  VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     4.904    VIDEO/G0/inst/clkfbout_prescaler
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     5.000 f  VIDEO/G0/inst/clkf_buf/O
                         net (fo=1, routed)           1.575     6.575    VIDEO/G0/inst/clkfbout_buf_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  VIDEO/G0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_prescaler'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VIDEO/G0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6374, routed)        0.549     0.549    VIDEO/G0/inst/clk_100
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  VIDEO/G0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    VIDEO/G0/inst/clkfbout_prescaler
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  VIDEO/G0/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    VIDEO/G0/inst/clkfbout_buf_prescaler
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  VIDEO/G0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_25_prescaler

Max Delay           101 Endpoints
Min Delay           101 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/G5/waveNumber/pixel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G4/htemp_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.475ns  (logic 1.076ns (10.272%)  route 9.399ns (89.728%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT5=3 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y82         FDRE                         0.000     0.000 r  VIDEO/G5/waveNumber/pixel_reg/C
    SLICE_X57Y82         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  VIDEO/G5/waveNumber/pixel_reg/Q
                         net (fo=1, routed)           1.936     2.392    VIDEO/G5/money/red[3]_i_3[3]
    SLICE_X9Y76          LUT5 (Prop_lut5_I1_O)        0.124     2.516 f  VIDEO/G5/money/red[3]_i_4/O
                         net (fo=1, routed)           1.751     4.267    VIDEO/G5/play/green_reg[1]_0
    SLICE_X49Y79         LUT5 (Prop_lut5_I4_O)        0.124     4.391 f  VIDEO/G5/play/red[3]_i_3/O
                         net (fo=15, routed)          3.362     7.753    VIDEO/G3/display
    SLICE_X12Y37         LUT5 (Prop_lut5_I3_O)        0.124     7.877 f  VIDEO/G3/vtemp[0]_i_7/O
                         net (fo=1, routed)           0.282     8.159    VIDEO/G3/vtemp[0]_i_7_n_0
    SLICE_X12Y37         LUT6 (Prop_lut6_I0_O)        0.124     8.283 r  VIDEO/G3/vtemp[0]_i_4/O
                         net (fo=13, routed)          0.547     8.831    VIDEO/G4/green_reg[1]_0
    SLICE_X12Y44         LUT3 (Prop_lut3_I1_O)        0.124     8.955 r  VIDEO/G4/vtemp[0]_i_1/O
                         net (fo=4, routed)           1.520    10.475    VIDEO/G4/vcountsquare
    SLICE_X13Y78         FDRE                                         r  VIDEO/G4/htemp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6374, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.428     1.428    VIDEO/G4/clk_25
    SLICE_X13Y78         FDRE                                         r  VIDEO/G4/htemp_reg[0]/C

Slack:                    inf
  Source:                 VIDEO/G5/waveNumber/pixel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G4/vtemp_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.462ns  (logic 1.076ns (10.285%)  route 9.386ns (89.715%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT5=3 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y82         FDRE                         0.000     0.000 r  VIDEO/G5/waveNumber/pixel_reg/C
    SLICE_X57Y82         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  VIDEO/G5/waveNumber/pixel_reg/Q
                         net (fo=1, routed)           1.936     2.392    VIDEO/G5/money/red[3]_i_3[3]
    SLICE_X9Y76          LUT5 (Prop_lut5_I1_O)        0.124     2.516 f  VIDEO/G5/money/red[3]_i_4/O
                         net (fo=1, routed)           1.751     4.267    VIDEO/G5/play/green_reg[1]_0
    SLICE_X49Y79         LUT5 (Prop_lut5_I4_O)        0.124     4.391 f  VIDEO/G5/play/red[3]_i_3/O
                         net (fo=15, routed)          3.362     7.753    VIDEO/G3/display
    SLICE_X12Y37         LUT5 (Prop_lut5_I3_O)        0.124     7.877 f  VIDEO/G3/vtemp[0]_i_7/O
                         net (fo=1, routed)           0.282     8.159    VIDEO/G3/vtemp[0]_i_7_n_0
    SLICE_X12Y37         LUT6 (Prop_lut6_I0_O)        0.124     8.283 r  VIDEO/G3/vtemp[0]_i_4/O
                         net (fo=13, routed)          0.547     8.831    VIDEO/G4/green_reg[1]_0
    SLICE_X12Y44         LUT3 (Prop_lut3_I1_O)        0.124     8.955 r  VIDEO/G4/vtemp[0]_i_1/O
                         net (fo=4, routed)           1.507    10.462    VIDEO/G4/vcountsquare
    SLICE_X11Y73         FDRE                                         r  VIDEO/G4/vtemp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6374, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.426     1.426    VIDEO/G4/clk_25
    SLICE_X11Y73         FDRE                                         r  VIDEO/G4/vtemp_reg[0]/C

Slack:                    inf
  Source:                 VIDEO/G5/waveNumber/pixel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G4/hcountsquare_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.704ns  (logic 1.076ns (11.088%)  route 8.628ns (88.912%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT5=3 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y82         FDRE                         0.000     0.000 r  VIDEO/G5/waveNumber/pixel_reg/C
    SLICE_X57Y82         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  VIDEO/G5/waveNumber/pixel_reg/Q
                         net (fo=1, routed)           1.936     2.392    VIDEO/G5/money/red[3]_i_3[3]
    SLICE_X9Y76          LUT5 (Prop_lut5_I1_O)        0.124     2.516 f  VIDEO/G5/money/red[3]_i_4/O
                         net (fo=1, routed)           1.751     4.267    VIDEO/G5/play/green_reg[1]_0
    SLICE_X49Y79         LUT5 (Prop_lut5_I4_O)        0.124     4.391 f  VIDEO/G5/play/red[3]_i_3/O
                         net (fo=15, routed)          3.362     7.753    VIDEO/G3/display
    SLICE_X12Y37         LUT5 (Prop_lut5_I3_O)        0.124     7.877 f  VIDEO/G3/vtemp[0]_i_7/O
                         net (fo=1, routed)           0.282     8.159    VIDEO/G3/vtemp[0]_i_7_n_0
    SLICE_X12Y37         LUT6 (Prop_lut6_I0_O)        0.124     8.283 r  VIDEO/G3/vtemp[0]_i_4/O
                         net (fo=13, routed)          0.547     8.831    VIDEO/G4/green_reg[1]_0
    SLICE_X12Y44         LUT3 (Prop_lut3_I1_O)        0.124     8.955 r  VIDEO/G4/vtemp[0]_i_1/O
                         net (fo=4, routed)           0.749     9.704    VIDEO/G4/vcountsquare
    SLICE_X13Y58         FDRE                                         r  VIDEO/G4/hcountsquare_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6374, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.439     1.439    VIDEO/G4/clk_25
    SLICE_X13Y58         FDRE                                         r  VIDEO/G4/hcountsquare_reg/C

Slack:                    inf
  Source:                 VIDEO/G5/waveNumber/pixel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G4/vcountsquare_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.436ns  (logic 1.076ns (11.403%)  route 8.360ns (88.597%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT5=3 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y82         FDRE                         0.000     0.000 r  VIDEO/G5/waveNumber/pixel_reg/C
    SLICE_X57Y82         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  VIDEO/G5/waveNumber/pixel_reg/Q
                         net (fo=1, routed)           1.936     2.392    VIDEO/G5/money/red[3]_i_3[3]
    SLICE_X9Y76          LUT5 (Prop_lut5_I1_O)        0.124     2.516 f  VIDEO/G5/money/red[3]_i_4/O
                         net (fo=1, routed)           1.751     4.267    VIDEO/G5/play/green_reg[1]_0
    SLICE_X49Y79         LUT5 (Prop_lut5_I4_O)        0.124     4.391 f  VIDEO/G5/play/red[3]_i_3/O
                         net (fo=15, routed)          3.362     7.753    VIDEO/G3/display
    SLICE_X12Y37         LUT5 (Prop_lut5_I3_O)        0.124     7.877 f  VIDEO/G3/vtemp[0]_i_7/O
                         net (fo=1, routed)           0.282     8.159    VIDEO/G3/vtemp[0]_i_7_n_0
    SLICE_X12Y37         LUT6 (Prop_lut6_I0_O)        0.124     8.283 r  VIDEO/G3/vtemp[0]_i_4/O
                         net (fo=13, routed)          0.547     8.831    VIDEO/G4/green_reg[1]_0
    SLICE_X12Y44         LUT3 (Prop_lut3_I1_O)        0.124     8.955 r  VIDEO/G4/vtemp[0]_i_1/O
                         net (fo=4, routed)           0.481     9.436    VIDEO/G4/vcountsquare
    SLICE_X12Y45         FDRE                                         r  VIDEO/G4/vcountsquare_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6374, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.450     1.450    VIDEO/G4/clk_25
    SLICE_X12Y45         FDRE                                         r  VIDEO/G4/vcountsquare_reg/C

Slack:                    inf
  Source:                 VIDEO/G5/waveNumber/pixel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G3/RGB_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.334ns  (logic 0.828ns (8.871%)  route 8.506ns (91.129%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT5=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y82         FDRE                         0.000     0.000 r  VIDEO/G5/waveNumber/pixel_reg/C
    SLICE_X57Y82         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  VIDEO/G5/waveNumber/pixel_reg/Q
                         net (fo=1, routed)           1.936     2.392    VIDEO/G5/money/red[3]_i_3[3]
    SLICE_X9Y76          LUT5 (Prop_lut5_I1_O)        0.124     2.516 f  VIDEO/G5/money/red[3]_i_4/O
                         net (fo=1, routed)           1.751     4.267    VIDEO/G5/play/green_reg[1]_0
    SLICE_X49Y79         LUT5 (Prop_lut5_I4_O)        0.124     4.391 f  VIDEO/G5/play/red[3]_i_3/O
                         net (fo=15, routed)          2.752     7.143    VIDEO/G2/display
    SLICE_X28Y38         LUT2 (Prop_lut2_I1_O)        0.124     7.267 r  VIDEO/G2/RGB[11]_i_1/O
                         net (fo=14, routed)          2.067     9.334    VIDEO/G3/SR[0]
    SLICE_X48Y17         FDSE                                         r  VIDEO/G3/RGB_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6374, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.443     1.443    VIDEO/G3/clk_25
    SLICE_X48Y17         FDSE                                         r  VIDEO/G3/RGB_reg[0]/C

Slack:                    inf
  Source:                 VIDEO/G5/waveNumber/pixel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G3/RGB_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.334ns  (logic 0.828ns (8.871%)  route 8.506ns (91.129%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT5=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y82         FDRE                         0.000     0.000 r  VIDEO/G5/waveNumber/pixel_reg/C
    SLICE_X57Y82         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  VIDEO/G5/waveNumber/pixel_reg/Q
                         net (fo=1, routed)           1.936     2.392    VIDEO/G5/money/red[3]_i_3[3]
    SLICE_X9Y76          LUT5 (Prop_lut5_I1_O)        0.124     2.516 f  VIDEO/G5/money/red[3]_i_4/O
                         net (fo=1, routed)           1.751     4.267    VIDEO/G5/play/green_reg[1]_0
    SLICE_X49Y79         LUT5 (Prop_lut5_I4_O)        0.124     4.391 f  VIDEO/G5/play/red[3]_i_3/O
                         net (fo=15, routed)          2.752     7.143    VIDEO/G2/display
    SLICE_X28Y38         LUT2 (Prop_lut2_I1_O)        0.124     7.267 r  VIDEO/G2/RGB[11]_i_1/O
                         net (fo=14, routed)          2.067     9.334    VIDEO/G3/SR[0]
    SLICE_X48Y17         FDSE                                         r  VIDEO/G3/RGB_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6374, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.443     1.443    VIDEO/G3/clk_25
    SLICE_X48Y17         FDSE                                         r  VIDEO/G3/RGB_reg[1]/C

Slack:                    inf
  Source:                 VIDEO/G5/waveNumber/pixel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G3/RGB_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.334ns  (logic 0.828ns (8.871%)  route 8.506ns (91.129%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT5=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y82         FDRE                         0.000     0.000 r  VIDEO/G5/waveNumber/pixel_reg/C
    SLICE_X57Y82         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  VIDEO/G5/waveNumber/pixel_reg/Q
                         net (fo=1, routed)           1.936     2.392    VIDEO/G5/money/red[3]_i_3[3]
    SLICE_X9Y76          LUT5 (Prop_lut5_I1_O)        0.124     2.516 f  VIDEO/G5/money/red[3]_i_4/O
                         net (fo=1, routed)           1.751     4.267    VIDEO/G5/play/green_reg[1]_0
    SLICE_X49Y79         LUT5 (Prop_lut5_I4_O)        0.124     4.391 f  VIDEO/G5/play/red[3]_i_3/O
                         net (fo=15, routed)          2.752     7.143    VIDEO/G2/display
    SLICE_X28Y38         LUT2 (Prop_lut2_I1_O)        0.124     7.267 r  VIDEO/G2/RGB[11]_i_1/O
                         net (fo=14, routed)          2.067     9.334    VIDEO/G3/SR[0]
    SLICE_X48Y17         FDRE                                         r  VIDEO/G3/RGB_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6374, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.443     1.443    VIDEO/G3/clk_25
    SLICE_X48Y17         FDRE                                         r  VIDEO/G3/RGB_reg[2]/C

Slack:                    inf
  Source:                 VIDEO/G5/waveNumber/pixel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G3/RGB_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.334ns  (logic 0.828ns (8.871%)  route 8.506ns (91.129%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT5=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y82         FDRE                         0.000     0.000 r  VIDEO/G5/waveNumber/pixel_reg/C
    SLICE_X57Y82         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  VIDEO/G5/waveNumber/pixel_reg/Q
                         net (fo=1, routed)           1.936     2.392    VIDEO/G5/money/red[3]_i_3[3]
    SLICE_X9Y76          LUT5 (Prop_lut5_I1_O)        0.124     2.516 f  VIDEO/G5/money/red[3]_i_4/O
                         net (fo=1, routed)           1.751     4.267    VIDEO/G5/play/green_reg[1]_0
    SLICE_X49Y79         LUT5 (Prop_lut5_I4_O)        0.124     4.391 f  VIDEO/G5/play/red[3]_i_3/O
                         net (fo=15, routed)          2.752     7.143    VIDEO/G2/display
    SLICE_X28Y38         LUT2 (Prop_lut2_I1_O)        0.124     7.267 r  VIDEO/G2/RGB[11]_i_1/O
                         net (fo=14, routed)          2.067     9.334    VIDEO/G3/SR[0]
    SLICE_X48Y17         FDRE                                         r  VIDEO/G3/RGB_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6374, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.443     1.443    VIDEO/G3/clk_25
    SLICE_X48Y17         FDRE                                         r  VIDEO/G3/RGB_reg[3]/C

Slack:                    inf
  Source:                 VIDEO/G5/waveNumber/pixel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G4/blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.305ns  (logic 1.102ns (11.843%)  route 8.203ns (88.157%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y82         FDRE                         0.000     0.000 r  VIDEO/G5/waveNumber/pixel_reg/C
    SLICE_X57Y82         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  VIDEO/G5/waveNumber/pixel_reg/Q
                         net (fo=1, routed)           1.936     2.392    VIDEO/G5/money/red[3]_i_3[3]
    SLICE_X9Y76          LUT5 (Prop_lut5_I1_O)        0.124     2.516 r  VIDEO/G5/money/red[3]_i_4/O
                         net (fo=1, routed)           1.751     4.267    VIDEO/G5/play/green_reg[1]_0
    SLICE_X49Y79         LUT5 (Prop_lut5_I4_O)        0.124     4.391 r  VIDEO/G5/play/red[3]_i_3/O
                         net (fo=15, routed)          3.362     7.753    VIDEO/G3/display
    SLICE_X12Y37         LUT5 (Prop_lut5_I3_O)        0.124     7.877 r  VIDEO/G3/vtemp[0]_i_7/O
                         net (fo=1, routed)           0.282     8.159    VIDEO/G3/vtemp[0]_i_7_n_0
    SLICE_X12Y37         LUT6 (Prop_lut6_I0_O)        0.124     8.283 f  VIDEO/G3/vtemp[0]_i_4/O
                         net (fo=13, routed)          0.872     9.155    VIDEO/G3/RGB_reg[7]_0
    SLICE_X14Y37         LUT4 (Prop_lut4_I0_O)        0.150     9.305 r  VIDEO/G3/blue[3]_i_1/O
                         net (fo=1, routed)           0.000     9.305    VIDEO/G4/D[1]
    SLICE_X14Y37         FDRE                                         r  VIDEO/G4/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6374, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.446     1.446    VIDEO/G4/clk_25
    SLICE_X14Y37         FDRE                                         r  VIDEO/G4/blue_reg[3]/C

Slack:                    inf
  Source:                 VIDEO/G5/waveNumber/pixel_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G4/blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.279ns  (logic 1.076ns (11.596%)  route 8.203ns (88.404%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y82         FDRE                         0.000     0.000 r  VIDEO/G5/waveNumber/pixel_reg/C
    SLICE_X57Y82         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  VIDEO/G5/waveNumber/pixel_reg/Q
                         net (fo=1, routed)           1.936     2.392    VIDEO/G5/money/red[3]_i_3[3]
    SLICE_X9Y76          LUT5 (Prop_lut5_I1_O)        0.124     2.516 r  VIDEO/G5/money/red[3]_i_4/O
                         net (fo=1, routed)           1.751     4.267    VIDEO/G5/play/green_reg[1]_0
    SLICE_X49Y79         LUT5 (Prop_lut5_I4_O)        0.124     4.391 r  VIDEO/G5/play/red[3]_i_3/O
                         net (fo=15, routed)          3.362     7.753    VIDEO/G3/display
    SLICE_X12Y37         LUT5 (Prop_lut5_I3_O)        0.124     7.877 r  VIDEO/G3/vtemp[0]_i_7/O
                         net (fo=1, routed)           0.282     8.159    VIDEO/G3/vtemp[0]_i_7_n_0
    SLICE_X12Y37         LUT6 (Prop_lut6_I0_O)        0.124     8.283 f  VIDEO/G3/vtemp[0]_i_4/O
                         net (fo=13, routed)          0.872     9.155    VIDEO/G3/RGB_reg[7]_0
    SLICE_X14Y37         LUT4 (Prop_lut4_I0_O)        0.124     9.279 r  VIDEO/G3/blue[2]_i_1/O
                         net (fo=1, routed)           0.000     9.279    VIDEO/G4/D[0]
    SLICE_X14Y37         FDRE                                         r  VIDEO/G4/blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6374, routed)        1.457     1.457    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         1.446     1.446    VIDEO/G4/clk_25
    SLICE_X14Y37         FDRE                                         r  VIDEO/G4/blue_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VIDEO/coordX_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/hpos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.743ns  (logic 0.251ns (33.769%)  route 0.492ns (66.231%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y122        FDRE                         0.000     0.000 r  VIDEO/coordX_reg[4]/C
    SLICE_X36Y122        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/coordX_reg[4]/Q
                         net (fo=12, routed)          0.492     0.633    VIDEO/G4/active3_carry__0[4]
    SLICE_X40Y104        LUT4 (Prop_lut4_I0_O)        0.045     0.678 r  VIDEO/G4/hpos0_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.678    VIDEO/G2/hpos_reg[6]_2[1]
    SLICE_X40Y104        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.743 r  VIDEO/G2/hpos0_carry__0/O[1]
                         net (fo=1, routed)           0.000     0.743    VIDEO/G2/hpos00_in[5]
    SLICE_X40Y104        FDRE                                         r  VIDEO/G2/hpos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6374, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.916     0.916    VIDEO/G2/clk_25
    SLICE_X40Y104        FDRE                                         r  VIDEO/G2/hpos_reg[5]/C

Slack:                    inf
  Source:                 VIDEO/coordX_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/hpos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.792ns  (logic 0.300ns (37.865%)  route 0.492ns (62.135%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y122        FDRE                         0.000     0.000 r  VIDEO/coordX_reg[4]/C
    SLICE_X36Y122        FDRE (Prop_fdre_C_Q)         0.141     0.141 f  VIDEO/coordX_reg[4]/Q
                         net (fo=12, routed)          0.492     0.633    VIDEO/G4/active3_carry__0[4]
    SLICE_X40Y104        LUT2 (Prop_lut2_I1_O)        0.045     0.678 r  VIDEO/G4/hpos0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     0.678    VIDEO/G2/hpos_reg[6]_1[1]
    SLICE_X40Y104        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.114     0.792 r  VIDEO/G2/hpos0_carry__0/O[2]
                         net (fo=1, routed)           0.000     0.792    VIDEO/G2/hpos00_in[6]
    SLICE_X40Y104        FDRE                                         r  VIDEO/G2/hpos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6374, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.916     0.916    VIDEO/G2/clk_25
    SLICE_X40Y104        FDRE                                         r  VIDEO/G2/hpos_reg[6]/C

Slack:                    inf
  Source:                 VIDEO/coordX_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/hpos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.815ns  (logic 0.279ns (34.223%)  route 0.536ns (65.777%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE                         0.000     0.000 r  VIDEO/coordX_reg[0]/C
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  VIDEO/coordX_reg[0]/Q
                         net (fo=5, routed)           0.536     0.700    VIDEO/G4/active3_carry__0[0]
    SLICE_X40Y103        LUT2 (Prop_lut2_I1_O)        0.045     0.745 r  VIDEO/G4/hpos0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.745    VIDEO/G2/hpos_reg[3]_1[0]
    SLICE_X40Y103        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.815 r  VIDEO/G2/hpos0_carry/O[0]
                         net (fo=1, routed)           0.000     0.815    VIDEO/G2/hpos00_in[0]
    SLICE_X40Y103        FDRE                                         r  VIDEO/G2/hpos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6374, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.916     0.916    VIDEO/G2/clk_25
    SLICE_X40Y103        FDRE                                         r  VIDEO/G2/hpos_reg[0]/C

Slack:                    inf
  Source:                 VIDEO/coordX_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/hpos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.830ns  (logic 0.256ns (30.827%)  route 0.574ns (69.173%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y122        FDRE                         0.000     0.000 r  VIDEO/coordX_reg[4]/C
    SLICE_X36Y122        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/coordX_reg[4]/Q
                         net (fo=12, routed)          0.574     0.715    VIDEO/G4/active3_carry__0[4]
    SLICE_X40Y104        LUT4 (Prop_lut4_I0_O)        0.045     0.760 r  VIDEO/G4/hpos0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     0.760    VIDEO/G2/hpos_reg[6]_2[0]
    SLICE_X40Y104        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.830 r  VIDEO/G2/hpos0_carry__0/O[0]
                         net (fo=1, routed)           0.000     0.830    VIDEO/G2/hpos00_in[4]
    SLICE_X40Y104        FDRE                                         r  VIDEO/G2/hpos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6374, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.916     0.916    VIDEO/G2/clk_25
    SLICE_X40Y104        FDRE                                         r  VIDEO/G2/hpos_reg[4]/C

Slack:                    inf
  Source:                 VIDEO/coordX_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/hpos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.851ns  (logic 0.315ns (37.005%)  route 0.536ns (62.995%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE                         0.000     0.000 r  VIDEO/coordX_reg[0]/C
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  VIDEO/coordX_reg[0]/Q
                         net (fo=5, routed)           0.536     0.700    VIDEO/G4/active3_carry__0[0]
    SLICE_X40Y103        LUT2 (Prop_lut2_I1_O)        0.045     0.745 r  VIDEO/G4/hpos0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.745    VIDEO/G2/hpos_reg[3]_1[0]
    SLICE_X40Y103        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.851 r  VIDEO/G2/hpos0_carry/O[1]
                         net (fo=1, routed)           0.000     0.851    VIDEO/G2/hpos00_in[1]
    SLICE_X40Y103        FDRE                                         r  VIDEO/G2/hpos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6374, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.916     0.916    VIDEO/G2/clk_25
    SLICE_X40Y103        FDRE                                         r  VIDEO/G2/hpos_reg[1]/C

Slack:                    inf
  Source:                 VIDEO/coordX_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/hpos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.891ns  (logic 0.355ns (39.833%)  route 0.536ns (60.167%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y121        FDRE                         0.000     0.000 r  VIDEO/coordX_reg[0]/C
    SLICE_X38Y121        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  VIDEO/coordX_reg[0]/Q
                         net (fo=5, routed)           0.536     0.700    VIDEO/G4/active3_carry__0[0]
    SLICE_X40Y103        LUT2 (Prop_lut2_I1_O)        0.045     0.745 r  VIDEO/G4/hpos0_carry_i_6/O
                         net (fo=1, routed)           0.000     0.745    VIDEO/G2/hpos_reg[3]_1[0]
    SLICE_X40Y103        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     0.891 r  VIDEO/G2/hpos0_carry/O[2]
                         net (fo=1, routed)           0.000     0.891    VIDEO/G2/hpos00_in[2]
    SLICE_X40Y103        FDRE                                         r  VIDEO/G2/hpos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6374, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.916     0.916    VIDEO/G2/clk_25
    SLICE_X40Y103        FDRE                                         r  VIDEO/G2/hpos_reg[2]/C

Slack:                    inf
  Source:                 VIDEO/coordX_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/hpos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.902ns  (logic 0.290ns (32.154%)  route 0.612ns (67.846%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y122        FDRE                         0.000     0.000 r  VIDEO/coordX_reg[3]/C
    SLICE_X36Y122        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  VIDEO/coordX_reg[3]/Q
                         net (fo=14, routed)          0.612     0.740    VIDEO/G4/active3_carry__0[3]
    SLICE_X40Y103        LUT4 (Prop_lut4_I2_O)        0.099     0.839 r  VIDEO/G4/hpos0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.839    VIDEO/G2/hpos_reg[3]_1[3]
    SLICE_X40Y103        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.902 r  VIDEO/G2/hpos0_carry/O[3]
                         net (fo=1, routed)           0.000     0.902    VIDEO/G2/hpos00_in[3]
    SLICE_X40Y103        FDRE                                         r  VIDEO/G2/hpos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6374, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.916     0.916    VIDEO/G2/clk_25
    SLICE_X40Y103        FDRE                                         r  VIDEO/G2/hpos_reg[3]/C

Slack:                    inf
  Source:                 VIDEO/spriteSelect_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/mySpriteSelect_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.978ns  (logic 0.229ns (23.410%)  route 0.749ns (76.590%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y118        FDRE                         0.000     0.000 r  VIDEO/spriteSelect_reg[3]/C
    SLICE_X49Y118        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  VIDEO/spriteSelect_reg[3]/Q
                         net (fo=15, routed)          0.749     0.877    VIDEO/G2/mySpriteSelect_reg[3]_0[3]
    SLICE_X52Y84         LUT4 (Prop_lut4_I0_O)        0.101     0.978 r  VIDEO/G2/mySpriteSelect[3]_i_1/O
                         net (fo=1, routed)           0.000     0.978    VIDEO/G2/mySpriteSelect[3]_i_1_n_0
    SLICE_X52Y84         FDPE                                         r  VIDEO/G2/mySpriteSelect_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6374, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.828     0.828    VIDEO/G2/clk_25
    SLICE_X52Y84         FDPE                                         r  VIDEO/G2/mySpriteSelect_reg[3]/C

Slack:                    inf
  Source:                 VIDEO/spriteSelect_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/mySpriteSelect_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.994ns  (logic 0.226ns (22.733%)  route 0.768ns (77.267%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y118        FDRE                         0.000     0.000 r  VIDEO/spriteSelect_reg[1]/C
    SLICE_X49Y118        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  VIDEO/spriteSelect_reg[1]/Q
                         net (fo=39, routed)          0.768     0.896    VIDEO/G2/mySpriteSelect_reg[3]_0[1]
    SLICE_X52Y84         LUT4 (Prop_lut4_I0_O)        0.098     0.994 r  VIDEO/G2/mySpriteSelect[1]_i_1/O
                         net (fo=1, routed)           0.000     0.994    VIDEO/G2/mySpriteSelect[1]_i_1_n_0
    SLICE_X52Y84         FDPE                                         r  VIDEO/G2/mySpriteSelect_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6374, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.828     0.828    VIDEO/G2/clk_25
    SLICE_X52Y84         FDPE                                         r  VIDEO/G2/mySpriteSelect_reg[1]/C

Slack:                    inf
  Source:                 VIDEO/spriteSelect_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VIDEO/G2/mySpriteSelect_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_prescaler  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.004ns  (logic 0.186ns (18.522%)  route 0.818ns (81.478%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y118        FDRE                         0.000     0.000 r  VIDEO/spriteSelect_reg[0]/C
    SLICE_X49Y118        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  VIDEO/spriteSelect_reg[0]/Q
                         net (fo=39, routed)          0.818     0.959    VIDEO/G2/mySpriteSelect_reg[3]_0[0]
    SLICE_X52Y84         LUT4 (Prop_lut4_I0_O)        0.045     1.004 r  VIDEO/G2/mySpriteSelect[0]_i_1/O
                         net (fo=1, routed)           0.000     1.004    VIDEO/G2/mySpriteSelect[0]_i_1_n_0
    SLICE_X52Y84         FDCE                                         r  VIDEO/G2/mySpriteSelect_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_prescaler rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  i_Clk_IBUF_BUFG_inst/O
                         net (fo=6374, routed)        0.817     0.817    VIDEO/G0/inst/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  VIDEO/G0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    VIDEO/G0/inst/clk_25_prescaler
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  VIDEO/G0/inst/clkout1_buf/O
                         net (fo=176, routed)         0.828     0.828    VIDEO/G2/clk_25
    SLICE_X52Y84         FDCE                                         r  VIDEO/G2/mySpriteSelect_reg[0]/C





