<HTML>
<HEAD><TITLE>Place & Route Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par"></A>PAR: Place And Route Diamond (64-bit) 3.13.0.56.2.
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&amp;T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
Fri Mar 15 14:21:20 2024

/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga/bin/lin64/par -f
SpeakerTest_Police_Siren.p2t SpeakerTest_Police_Siren_map.ncd
SpeakerTest_Police_Siren.dir SpeakerTest_Police_Siren.prf -gui


Preference file: SpeakerTest_Police_Siren.prf.

<A name="par_cts"></A><B><U><big>Cost Table Summary</big></U></B>
Level/       Number       Worst        Timing       Worst        Timing       Run          NCD
Cost [ncd]   Unrouted     Slack        Score        Slack(hold)  Score(hold)  Time         Status
----------   --------     -----        ------       -----------  -----------  ----         ------
<span style="background-color:red">5_1   *      0            -69.789      284887675    0.178        0            02:13        Completed</span>
* : Design saved.

Total (real) run time for 1-seed: 2 mins 14 secs 

par done!

Note: user must run &apos;Trace&apos; for timing closure signoff.

Lattice Place and Route Report for Design &quot;SpeakerTest_Police_Siren_map.ncd&quot;
Fri Mar 15 14:21:20 2024


<A name="par_best"></A><B><U><big>Best Par Run</big></U></B>
PAR: Place And Route Diamond (64-bit) 3.13.0.56.2.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -exp parUseNBR=1:parCDP=auto:parCDR=1:parPathBased=OFF:parASE=1:par_low_skew_clock_net=0 SpeakerTest_Police_Siren_map.ncd SpeakerTest_Police_Siren.dir/5_1.ncd SpeakerTest_Police_Siren.prf
Preference file: SpeakerTest_Police_Siren.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file SpeakerTest_Police_Siren_map.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-85F
Package:     CABGA381
Performance: 6
Loading device for application par from file &apos;sa5p85.nph&apos; in environment: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.37.
Performance Hardware Data Status:   Final          Version 55.1.
License checked out.


Ignore Preference Error(s):  True

<A name="par_dus"></A><B><U><big>Device utilization summary:</big></U></B>

   PIO (prelim)      12/365           3% used
                     12/205           5% bonded

   SLICE            760/41820         1% used

   GSR                1/1           100% used


Number of Signals: 1536
Number of Connections: 4433

Pin Constraint Summary:
   12 out of 12 pins locked (100% locked).

The following 4 signals are selected to use the primary clock routing resources:
    clk_25mhz_c (driver: clk_25mhz, clk/ce/sr load #: 69/0/0)
    clk_25mhz_c_enable_23 (driver: SLICE_8, clk/ce/sr load #: 0/12/17)
    swg/clk_25mhz_c_enable_63 (driver: swg/SLICE_589, clk/ce/sr load #: 0/19/0)
    clk_25mhz_c_enable_54 (driver: SLICE_33, clk/ce/sr load #: 0/1/17)


Signal rst_c is selected as Global Set/Reset.
Starting Placer Phase 0.
...........
Finished Placer Phase 0.  REAL time: 14 secs 

Starting Placer Phase 1.
..........
Placer score = 23838449.
Finished Placer Phase 1.  REAL time: 30 secs 

Starting Placer Phase 2.
.
Placer score =  22704981
Finished Placer Phase 2.  REAL time: 33 secs 



<A name="par_clk"></A><B><U><big>Clock Report</big></U></B>

Global Clock Resources:
  CLK_PIN    : 1 out of 12 (8%)
  GR_PCLK    : 0 out of 12 (0%)
  PLL        : 0 out of 4 (0%)
  DCS        : 0 out of 2 (0%)
  DCC        : 0 out of 60 (0%)
  CLKDIV     : 0 out of 4 (0%)

Quadrant TL Clocks:

  PRIMARY  : 0 out of 16 (0%)

Quadrant TR Clocks:
  PRIMARY &quot;clk_25mhz_c&quot; from comp &quot;clk_25mhz&quot; on CLK_PIN site &quot;G2 (PL47A)&quot;, CLK/CE/SR load = 41
  PRIMARY &quot;clk_25mhz_c_enable_23&quot; from F1 on comp &quot;SLICE_8&quot; on site &quot;R36C77D&quot;, CLK/CE/SR load = 22
  PRIMARY &quot;swg/clk_25mhz_c_enable_63&quot; from F0 on comp &quot;swg/SLICE_589&quot; on site &quot;R50C85A&quot;, CLK/CE/SR load = 19

  PRIMARY  : 3 out of 16 (18%)

Quadrant BL Clocks:
  PRIMARY &quot;clk_25mhz_c&quot; from comp &quot;clk_25mhz&quot; on CLK_PIN site &quot;G2 (PL47A)&quot;, CLK/CE/SR load = 3
  PRIMARY &quot;clk_25mhz_c_enable_54&quot; from F1 on comp &quot;SLICE_33&quot; on site &quot;R54C84A&quot;, CLK/CE/SR load = 1

  PRIMARY  : 2 out of 16 (12%)

Quadrant BR Clocks:
  PRIMARY &quot;clk_25mhz_c&quot; from comp &quot;clk_25mhz&quot; on CLK_PIN site &quot;G2 (PL47A)&quot;, CLK/CE/SR load = 25
  PRIMARY &quot;clk_25mhz_c_enable_23&quot; from F1 on comp &quot;SLICE_8&quot; on site &quot;R36C77D&quot;, CLK/CE/SR load = 7
  PRIMARY &quot;clk_25mhz_c_enable_54&quot; from F1 on comp &quot;SLICE_33&quot; on site &quot;R54C84A&quot;, CLK/CE/SR load = 17

  PRIMARY  : 3 out of 16 (18%)

Edge Clocks:

  No edge clock selected.





+
I/O Usage Summary (final):
   12 out of 365 (3.3%) PIO sites used.
   12 out of 205 (5.9%) bonded PIO sites used.
   Number of PIO comps: 12; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+---------------+------------+------------+------------+
| I/O Bank | Usage         | Bank Vccio | Bank Vref1 | Bank Vref2 |
+----------+---------------+------------+------------+------------+
| 0        | 2 / 27 (  7%) | 3.3V       | -          | -          |
| 1        | 0 / 33 (  0%) | -          | -          | -          |
| 2        | 0 / 34 (  0%) | -          | -          | -          |
| 3        | 0 / 33 (  0%) | -          | -          | -          |
| 6        | 1 / 33 (  3%) | 3.3V       | -          | -          |
| 7        | 8 / 32 ( 25%) | 3.3V       | -          | -          |
| 8        | 1 / 13 (  7%) | 2.5V       | -          | -          |
+----------+---------------+------------+------------+------------+

Total placer CPU time: 31 secs 

Dumping design to file SpeakerTest_Police_Siren.dir/5_1.ncd.

0 connections routed; 4433 unrouted.
Starting router resource preassignment

Completed router resource preassignment. Real time: 1 mins 

Start NBR router at Fri Mar 15 14:22:21 CET 2024

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at Fri Mar 15 14:22:22 CET 2024

Start NBR section for initial routing at Fri Mar 15 14:22:23 CET 2024
Level 1, iteration 1
39(0.00%) conflicts; 3699(83.44%) untouched conns; 184094024 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -69.891ns/-184094.024ns; real time: 1 mins 5 secs 
Level 2, iteration 1
426(0.01%) conflicts; 2831(63.86%) untouched conns; 170408536 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -64.951ns/-170408.537ns; real time: 1 mins 8 secs 
Level 3, iteration 1
436(0.01%) conflicts; 1452(32.75%) untouched conns; 172754974 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -65.799ns/-172754.975ns; real time: 1 mins 11 secs 
Level 4, iteration 1
474(0.01%) conflicts; 0(0.00%) untouched conn; 174440066 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -66.307ns/-174440.066ns; real time: 1 mins 14 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at Fri Mar 15 14:22:35 CET 2024
Level 4, iteration 1
469(0.01%) conflicts; 0(0.00%) untouched conn; 172208502 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -65.506ns/-172208.503ns; real time: 1 mins 18 secs 
Level 4, iteration 2
392(0.01%) conflicts; 0(0.00%) untouched conn; 172356477 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -65.536ns/-172356.478ns; real time: 1 mins 20 secs 
Level 4, iteration 3
345(0.01%) conflicts; 0(0.00%) untouched conn; 173012449 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -65.767ns/-173012.450ns; real time: 1 mins 22 secs 
Level 4, iteration 4
285(0.01%) conflicts; 0(0.00%) untouched conn; 173012449 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -65.767ns/-173012.450ns; real time: 1 mins 24 secs 
Level 4, iteration 5
237(0.01%) conflicts; 0(0.00%) untouched conn; 174017731 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -66.124ns/-174017.731ns; real time: 1 mins 26 secs 
Level 4, iteration 6
185(0.00%) conflicts; 0(0.00%) untouched conn; 174017731 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -66.124ns/-174017.731ns; real time: 1 mins 28 secs 
Level 4, iteration 7
148(0.00%) conflicts; 0(0.00%) untouched conn; 176415722 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -66.961ns/-176415.722ns; real time: 1 mins 30 secs 
Level 4, iteration 8
127(0.00%) conflicts; 0(0.00%) untouched conn; 176415722 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -66.961ns/-176415.722ns; real time: 1 mins 31 secs 
Level 4, iteration 9
108(0.00%) conflicts; 0(0.00%) untouched conn; 179771481 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -68.208ns/-179771.481ns; real time: 1 mins 33 secs 
Level 4, iteration 10
86(0.00%) conflicts; 0(0.00%) untouched conn; 179771481 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -68.208ns/-179771.481ns; real time: 1 mins 34 secs 
Level 4, iteration 11
81(0.00%) conflicts; 0(0.00%) untouched conn; 184861724 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -70.093ns/-184861.725ns; real time: 1 mins 36 secs 
Level 4, iteration 12
73(0.00%) conflicts; 0(0.00%) untouched conn; 184861724 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -70.093ns/-184861.725ns; real time: 1 mins 37 secs 
Level 4, iteration 13
58(0.00%) conflicts; 0(0.00%) untouched conn; 187395661 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -71.005ns/-187395.661ns; real time: 1 mins 39 secs 
Level 4, iteration 14
48(0.00%) conflicts; 0(0.00%) untouched conn; 187395661 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -71.005ns/-187395.661ns; real time: 1 mins 40 secs 
Level 4, iteration 15
41(0.00%) conflicts; 0(0.00%) untouched conn; 186875492 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -70.836ns/-186875.492ns; real time: 1 mins 42 secs 
Level 4, iteration 16
29(0.00%) conflicts; 0(0.00%) untouched conn; 186875492 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -70.836ns/-186875.492ns; real time: 1 mins 43 secs 
Level 4, iteration 17
25(0.00%) conflicts; 0(0.00%) untouched conn; 188951774 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -71.606ns/-188951.775ns; real time: 1 mins 44 secs 
Level 4, iteration 18
23(0.00%) conflicts; 0(0.00%) untouched conn; 188951774 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -71.606ns/-188951.775ns; real time: 1 mins 45 secs 
Level 4, iteration 19
21(0.00%) conflicts; 0(0.00%) untouched conn; 188460270 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -71.371ns/-188460.270ns; real time: 1 mins 46 secs 
Level 4, iteration 20
16(0.00%) conflicts; 0(0.00%) untouched conn; 188460270 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -71.371ns/-188460.270ns; real time: 1 mins 47 secs 
Level 4, iteration 21
10(0.00%) conflicts; 0(0.00%) untouched conn; 189415137 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -71.763ns/-189415.137ns; real time: 1 mins 48 secs 
Level 4, iteration 22
8(0.00%) conflicts; 0(0.00%) untouched conn; 189415137 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -71.763ns/-189415.137ns; real time: 1 mins 49 secs 
Level 4, iteration 23
5(0.00%) conflicts; 0(0.00%) untouched conn; 190003794 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -71.971ns/-190003.795ns; real time: 1 mins 50 secs 
Level 4, iteration 24
2(0.00%) conflicts; 0(0.00%) untouched conn; 190003794 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -71.971ns/-190003.795ns; real time: 1 mins 50 secs 
Level 4, iteration 25
1(0.00%) conflict; 0(0.00%) untouched conn; 190008302 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -71.971ns/-190008.303ns; real time: 1 mins 51 secs 
Level 4, iteration 26
1(0.00%) conflict; 0(0.00%) untouched conn; 190008302 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -71.971ns/-190008.303ns; real time: 1 mins 51 secs 
Level 4, iteration 27
0(0.00%) conflict; 0(0.00%) untouched conn; 190012062 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -71.971ns/-190012.063ns; real time: 1 mins 52 secs 

Start NBR section for performance tuning (iteration 1) at Fri Mar 15 14:23:12 CET 2024
Level 4, iteration 1
33(0.00%) conflicts; 0(0.00%) untouched conn; 180469264 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -68.419ns/-180469.265ns; real time: 1 mins 54 secs 
Level 4, iteration 2
9(0.00%) conflicts; 0(0.00%) untouched conn; 183197096 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -69.430ns/-183197.097ns; real time: 1 mins 55 secs 
Level 4, iteration 3
8(0.00%) conflicts; 0(0.00%) untouched conn; 183125149 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -69.424ns/-183125.150ns; real time: 1 mins 55 secs 
Level 4, iteration 4
3(0.00%) conflicts; 0(0.00%) untouched conn; 183125149 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -69.424ns/-183125.150ns; real time: 1 mins 56 secs 
Level 4, iteration 5
3(0.00%) conflicts; 0(0.00%) untouched conn; 184256285 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -69.836ns/-184256.285ns; real time: 1 mins 57 secs 
Level 4, iteration 6
1(0.00%) conflict; 0(0.00%) untouched conn; 184256285 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -69.836ns/-184256.285ns; real time: 1 mins 57 secs 
Level 4, iteration 7
0(0.00%) conflict; 0(0.00%) untouched conn; 184151129 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -69.789ns/-184151.130ns; real time: 1 mins 58 secs 

Start NBR section for performance tuning (iteration 2) at Fri Mar 15 14:23:18 CET 2024
Level 4, iteration 1
11(0.00%) conflicts; 0(0.00%) untouched conn; 183642855 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -69.605ns/-183642.855ns; real time: 1 mins 59 secs 
Level 4, iteration 2
2(0.00%) conflicts; 0(0.00%) untouched conn; 184366120 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -69.876ns/-184366.121ns; real time: 2 mins 

Start NBR section for re-routing at Fri Mar 15 14:23:21 CET 2024
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 184144643 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: -69.789ns/-184144.644ns; real time: 2 mins 2 secs 

Start NBR section for post-routing at Fri Mar 15 14:23:22 CET 2024

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 3125 (70.49%)
  Estimated worst slack&lt;setup&gt; : -69.789ns
  Timing score&lt;setup&gt; : 284887675
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 2 mins 7 secs 
Total REAL time: 2 mins 11 secs 
Completely routed.
End of route.  4433 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 284887675 

Dumping design to file SpeakerTest_Police_Siren.dir/5_1.ncd.


All signals are completely routed.


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack&lt;setup/&lt;ns&gt;&gt; = -69.789
PAR_SUMMARY::Timing score&lt;setup/&lt;ns&gt;&gt; = 284887.675
PAR_SUMMARY::Worst  slack&lt;hold /&lt;ns&gt;&gt; = 0.178
PAR_SUMMARY::Timing score&lt;hold /&lt;ns&gt;&gt; = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 2 mins 10 secs 
Total REAL time to completion: 2 mins 13 secs 

par done!

Note: user must run &apos;Trace&apos; for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&amp;T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
