Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : iir_filter
Version: Z-2007.03-SP1
Date   : Wed Mar 20 05:09:37 2019
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: DP/reg_coeff_fb_i_2/Q_reg[9]
              (rising edge-triggered flip-flop clocked by CLOCK)
  Endpoint: DP/MULT_cr1sw1/add_3494/CLOCK_r_REG295_S39
            (rising edge-triggered flip-flop clocked by CLOCK)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  iir_filter         5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DP/reg_coeff_fb_i_2/Q_reg[9]/CK (DFFR_X1)               0.00       0.00 r
  DP/reg_coeff_fb_i_2/Q_reg[9]/QN (DFFR_X1)               0.11       0.11 r
  U8322/Z (MUX2_X2)                                       0.12       0.22 f
  U8915/ZN (INV_X1)                                       0.04       0.26 r
  U11869/ZN (NAND2_X1)                                    0.05       0.31 f
  U15421/ZN (OAI22_X1)                                    0.06       0.36 r
  U12503/ZN (XNOR2_X1)                                    0.07       0.43 r
  U17629/ZN (INV_X1)                                      0.04       0.48 f
  U8724/ZN (OAI21_X1)                                     0.06       0.54 r
  U9328/ZN (XNOR2_X1)                                     0.06       0.60 r
  U9358/ZN (OR2_X2)                                       0.04       0.65 r
  U22159/ZN (NAND2_X1)                                    0.04       0.68 f
  U17761/S (FA_X1)                                        0.15       0.83 r
  U15591/ZN (XNOR2_X1)                                    0.06       0.89 r
  U17881/S (FA_X1)                                        0.12       1.01 f
  DP/MULT_cr1sw1/add_3494/B[6] (iir_filter_DW01_add_10)
                                                          0.00       1.01 f
  DP/MULT_cr1sw1/add_3494/U599/ZN (NAND2_X1)              0.04       1.05 r
  DP/MULT_cr1sw1/add_3494/U554/ZN (INV_X1)                0.03       1.08 f
  DP/MULT_cr1sw1/add_3494/U499/ZN (AOI21_X1)              0.05       1.13 r
  DP/MULT_cr1sw1/add_3494/U597/ZN (OAI21_X1)              0.03       1.16 f
  DP/MULT_cr1sw1/add_3494/U541/ZN (AOI21_X1)              0.06       1.22 r
  DP/MULT_cr1sw1/add_3494/CLOCK_r_REG295_S39/D (DFFR_X2)
                                                          0.01       1.23 r
  data arrival time                                                  1.23

  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.07      -0.07
  DP/MULT_cr1sw1/add_3494/CLOCK_r_REG295_S39/CK (DFFR_X2)
                                                          0.00      -0.07 r
  library setup time                                     -0.04      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.34


1
