## ðŸ“˜ Day 4 Labs â€“ GLS, Blocking vs Non-Blocking, and Simulation Mismatch

### ðŸ”Ž Files & Screenshots


| Filename               | Screenshot |
|-------------------------|------------|
| ternary_operator_mux.v     | [Photo 1](#photo-1) |
| ternary_operator_mux_net.v      | [Photo 2](#photo-2) |
| bad_mux.v                  | [Photo 3](#photo-3) |
| blocking_caveat.v          | [Photo 4](#photo-4) |
| BlockingCaveat Synth vs Non-Synth | [Photo 5](#photo-5) |
| YoASIS Block Diagram (ternary_operator_mux.v) | [Photo 6](#photo-6) |

---

## Screenshots

### Photo 1
![Photo 1](https://github.com/Dhiraj4-alt/vsd_RISC_V_week1/blob/day4_Labs/Screenshot_2025-09-27_11-03-12.png)

### Photo 2
![Photo 2](https://github.com/Dhiraj4-alt/vsd_RISC_V_week1/blob/day4_Labs/Screenshot_2025-09-27_11-22-33.png)

### Photo 3
![Photo 3](https://github.com/Dhiraj4-alt/vsd_RISC_V_week1/blob/day4_Labs/Screenshot_2025-09-27_11-25-44.png)

### Photo 4
![Photo 4](https://github.com/Dhiraj4-alt/vsd_RISC_V_week1/blob/day4_Labs/Screenshot_2025-09-27_11-50-12.png)


### Photo 5
![Photo 5](https://github.com/Dhiraj4-alt/vsd_RISC_V_week1/blob/day4_Labs/Screenshot_2025-09-27_12-02-18.png)

### Photo 6
![Photo 6](https://github.com/Dhiraj4-alt/vsd_RISC_V_week1/blob/day4_Labs/Screenshot_2025-09-27_12-51-24.png)
--
