{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1750526205942 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1750526205946 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 21 11:16:45 2025 " "Processing started: Sat Jun 21 11:16:45 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1750526205946 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750526205946 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Proyecto2 -c Proyecto2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Proyecto2 -c Proyecto2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750526205946 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1750526206285 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1750526206285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_vid.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_vid.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_vid " "Found entity 1: ram_vid" {  } { { "ram_vid.v" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ram_vid.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750526213484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750526213484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_proyecto2.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_proyecto2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 test_Proyecto2 " "Found entity 1: test_Proyecto2" {  } { { "test_Proyecto2.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/test_Proyecto2.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750526213486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750526213486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sum_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file sum_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sum_N " "Found entity 1: sum_N" {  } { { "sum_N.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/sum_N.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750526213487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750526213487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/RegisterFile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750526213488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750526213488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "readmux.sv 1 1 " "Found 1 design units, including 1 entities, in source file readmux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 readMUX " "Found entity 1: readMUX" {  } { { "readMUX.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/readMUX.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750526213489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750526213489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_gen.sv 1 1 " "Found 1 design units, including 1 entities, in source file random_gen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 random_gen " "Found entity 1: random_gen" {  } { { "random_gen.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/random_gen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750526213490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750526213490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proyecto2.sv 1 1 " "Found 1 design units, including 1 entities, in source file proyecto2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Proyecto2 " "Found entity 1: Proyecto2" {  } { { "Proyecto2.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750526213490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750526213490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "procesadorarmv4.sv 1 1 " "Found 1 design units, including 1 entities, in source file procesadorarmv4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ProcesadorARMv4 " "Found entity 1: ProcesadorARMv4" {  } { { "ProcesadorARMv4.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ProcesadorARMv4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750526213493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750526213493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pclogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file pclogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PCLogic " "Found entity 1: PCLogic" {  } { { "PCLogic.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/PCLogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750526213494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750526213494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitssubstractor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nbitssubstractor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nBitsSubstractor " "Found entity 1: nBitsSubstractor" {  } { { "nBitsSubstractor.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/nBitsSubstractor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750526213495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750526213495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/mux2to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750526213496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750526213496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maindecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file maindecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MainDecoder " "Found entity 1: MainDecoder" {  } { { "MainDecoder.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/MainDecoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750526213497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750526213497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instmemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file instmemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstMemory " "Found entity 1: InstMemory" {  } { { "InstMemory.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/InstMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750526213498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750526213498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.sv 1 1 " "Found 1 design units, including 1 entities, in source file fulladder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fullAdder " "Found entity 1: fullAdder" {  } { { "fullAdder.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/fullAdder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750526213499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750526213499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750526213500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750526213500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "division.sv 1 1 " "Found 1 design units, including 1 entities, in source file division.sv" { { "Info" "ISGN_ENTITY_NAME" "1 division " "Found entity 1: division" {  } { { "division.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/division.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750526213501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750526213501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750526213502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750526213502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/DataMemory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750526213503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750526213503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ControlUnit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750526213505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750526213505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conditioncheck.sv 1 1 " "Found 1 design units, including 1 entities, in source file conditioncheck.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ConditionCheck " "Found entity 1: ConditionCheck" {  } { { "ConditionCheck.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ConditionCheck.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750526213506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750526213506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conditionallogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file conditionallogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ConditionalLogic " "Found entity 1: ConditionalLogic" {  } { { "ConditionalLogic.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ConditionalLogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750526213506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750526213506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aludecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file aludecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUDecoder " "Found entity 1: ALUDecoder" {  } { { "ALUDecoder.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ALUDecoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750526213507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750526213507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750526213509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750526213509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/color_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/color_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_decoder " "Found entity 1: color_decoder" {  } { { "VGA/color_decoder.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/color_decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750526213510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750526213510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/video_sync_generator.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/video_sync_generator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 video_sync_generator " "Found entity 1: video_sync_generator" {  } { { "VGA/video_sync_generator.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/video_sync_generator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750526213512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750526213512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_driver.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/vga_driver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_driver " "Found entity 1: vga_driver" {  } { { "VGA/vga_driver.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/vga_driver.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750526213513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750526213513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/screen_drawer.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/screen_drawer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 screen_drawer " "Found entity 1: screen_drawer" {  } { { "VGA/screen_drawer.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/screen_drawer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750526213514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750526213514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "VGA/counter.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750526213515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750526213515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/clock_div.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/clock_div.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_div " "Found entity 1: clock_div" {  } { { "VGA/clock_div.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/clock_div.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750526213516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750526213516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco.sv 1 1 " "Found 1 design units, including 1 entities, in source file deco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Deco " "Found entity 1: Deco" {  } { { "Deco.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Deco.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750526213517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750526213517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.sv 1 1 " "Found 1 design units, including 1 entities, in source file main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/main.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750526213519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750526213519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/sprites.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga/sprites.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprites " "Found entity 1: sprites" {  } { { "VGA/sprites.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/sprites.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750526213536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750526213536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baudrate.sv 1 1 " "Found 1 design units, including 1 entities, in source file baudrate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BaudRate " "Found entity 1: BaudRate" {  } { { "BaudRate.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/BaudRate.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750526213537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750526213537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sec_conx.sv 1 1 " "Found 1 design units, including 1 entities, in source file sec_conx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Sec_conx " "Found entity 1: Sec_conx" {  } { { "Sec_conx.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Sec_conx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750526213539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750526213539 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "tick Tick UART_Conx.sv(9) " "Verilog HDL Declaration information at UART_Conx.sv(9): object \"tick\" differs only in case from object \"Tick\" in the same scope" {  } { { "UART_Conx.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/UART_Conx.sv" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1750526213540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_conx.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart_conx.sv" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Conx " "Found entity 1: UART_Conx" {  } { { "UART_Conx.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/UART_Conx.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750526213540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750526213540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.sv 1 1 " "Found 1 design units, including 1 entities, in source file debounce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/debounce.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750526213542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750526213542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.sv 1 1 " "Found 1 design units, including 1 entities, in source file timer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "timer.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/timer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750526213543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750526213543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment_driver.sv 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment_driver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_driver " "Found entity 1: seven_segment_driver" {  } { { "seven_segment_driver.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/seven_segment_driver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750526213544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750526213544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bintobcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file bintobcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BinToBCD " "Found entity 1: BinToBCD" {  } { { "BinToBCD.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/BinToBCD.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750526213545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750526213545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regbotones.sv 1 1 " "Found 1 design units, including 1 entities, in source file regbotones.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegBotones " "Found entity 1: RegBotones" {  } { { "RegBotones.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/RegBotones.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750526213546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750526213546 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "instrucciones Proyecto2.sv(25) " "Verilog HDL Implicit Net warning at Proyecto2.sv(25): created implicit net for \"instrucciones\"" {  } { { "Proyecto2.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750526213546 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "leds_registers Proyecto2.sv(50) " "Verilog HDL Implicit Net warning at Proyecto2.sv(50): created implicit net for \"leds_registers\"" {  } { { "Proyecto2.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750526213546 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset main.sv(31) " "Verilog HDL Implicit Net warning at main.sv(31): created implicit net for \"reset\"" {  } { { "main.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/main.sv" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750526213547 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Proyecto2 " "Elaborating entity \"Proyecto2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1750526213698 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "instrucciones Proyecto2.sv(25) " "Verilog HDL or VHDL warning at Proyecto2.sv(25): object \"instrucciones\" assigned a value but never read" {  } { { "Proyecto2.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1750526213700 "|Proyecto2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "max_time Proyecto2.sv(111) " "Verilog HDL or VHDL warning at Proyecto2.sv(111): object \"max_time\" assigned a value but never read" {  } { { "Proyecto2.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1750526213700 "|Proyecto2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Proyecto2.sv(25) " "Verilog HDL assignment warning at Proyecto2.sv(25): truncated value with size 32 to match size of target (1)" {  } { { "Proyecto2.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750526213700 "|Proyecto2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstMemory InstMemory:inst_mem " "Elaborating entity \"InstMemory\" for hierarchy \"InstMemory:inst_mem\"" {  } { { "Proyecto2.sv" "inst_mem" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750526213701 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "93 0 1023 InstMemory.sv(13) " "Verilog HDL warning at InstMemory.sv(13): number of words (93) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "InstMemory.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/InstMemory.sv" 13 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1750526213707 "|Proyecto2|InstMemory:inst_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_mem.data_a 0 InstMemory.sv(8) " "Net \"inst_mem.data_a\" at InstMemory.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "InstMemory.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/InstMemory.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750526213725 "|Proyecto2|InstMemory:inst_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_mem.waddr_a 0 InstMemory.sv(8) " "Net \"inst_mem.waddr_a\" at InstMemory.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "InstMemory.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/InstMemory.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750526213725 "|Proyecto2|InstMemory:inst_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "inst_mem.we_a 0 InstMemory.sv(8) " "Net \"inst_mem.we_a\" at InstMemory.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "InstMemory.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/InstMemory.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1750526213725 "|Proyecto2|InstMemory:inst_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProcesadorARMv4 ProcesadorARMv4:proc " "Elaborating entity \"ProcesadorARMv4\" for hierarchy \"ProcesadorARMv4:proc\"" {  } { { "Proyecto2.sv" "proc" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750526213733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ProcesadorARMv4:proc\|ControlUnit:ctrl_unit " "Elaborating entity \"ControlUnit\" for hierarchy \"ProcesadorARMv4:proc\|ControlUnit:ctrl_unit\"" {  } { { "ProcesadorARMv4.sv" "ctrl_unit" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ProcesadorARMv4.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750526213735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder ProcesadorARMv4:proc\|ControlUnit:ctrl_unit\|Decoder:decoder " "Elaborating entity \"Decoder\" for hierarchy \"ProcesadorARMv4:proc\|ControlUnit:ctrl_unit\|Decoder:decoder\"" {  } { { "ControlUnit.sv" "decoder" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ControlUnit.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750526213737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MainDecoder ProcesadorARMv4:proc\|ControlUnit:ctrl_unit\|Decoder:decoder\|MainDecoder:main_decoder " "Elaborating entity \"MainDecoder\" for hierarchy \"ProcesadorARMv4:proc\|ControlUnit:ctrl_unit\|Decoder:decoder\|MainDecoder:main_decoder\"" {  } { { "Decoder.sv" "main_decoder" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Decoder.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750526213738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCLogic ProcesadorARMv4:proc\|ControlUnit:ctrl_unit\|Decoder:decoder\|PCLogic:pc_logic " "Elaborating entity \"PCLogic\" for hierarchy \"ProcesadorARMv4:proc\|ControlUnit:ctrl_unit\|Decoder:decoder\|PCLogic:pc_logic\"" {  } { { "Decoder.sv" "pc_logic" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Decoder.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750526213739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUDecoder ProcesadorARMv4:proc\|ControlUnit:ctrl_unit\|Decoder:decoder\|ALUDecoder:alu_decoder " "Elaborating entity \"ALUDecoder\" for hierarchy \"ProcesadorARMv4:proc\|ControlUnit:ctrl_unit\|Decoder:decoder\|ALUDecoder:alu_decoder\"" {  } { { "Decoder.sv" "alu_decoder" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Decoder.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750526213740 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALUDecoder.sv(20) " "Verilog HDL Case Statement warning at ALUDecoder.sv(20): incomplete case statement has no default case item" {  } { { "ALUDecoder.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ALUDecoder.sv" 20 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1750526213740 "|Proyecto2|ProcesadorARMv4:proc|ControlUnit:ctrl_unit|Decoder:decoder|ALUDecoder:alu_decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConditionalLogic ProcesadorARMv4:proc\|ControlUnit:ctrl_unit\|ConditionalLogic:conditional_logic " "Elaborating entity \"ConditionalLogic\" for hierarchy \"ProcesadorARMv4:proc\|ControlUnit:ctrl_unit\|ConditionalLogic:conditional_logic\"" {  } { { "ControlUnit.sv" "conditional_logic" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ControlUnit.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750526213741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConditionCheck ProcesadorARMv4:proc\|ControlUnit:ctrl_unit\|ConditionalLogic:conditional_logic\|ConditionCheck:condition_check " "Elaborating entity \"ConditionCheck\" for hierarchy \"ProcesadorARMv4:proc\|ControlUnit:ctrl_unit\|ConditionalLogic:conditional_logic\|ConditionCheck:condition_check\"" {  } { { "ConditionalLogic.sv" "condition_check" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ConditionalLogic.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750526213741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 ProcesadorARMv4:proc\|mux2to1:mux_PC " "Elaborating entity \"mux2to1\" for hierarchy \"ProcesadorARMv4:proc\|mux2to1:mux_PC\"" {  } { { "ProcesadorARMv4.sv" "mux_PC" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ProcesadorARMv4.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750526213743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 ProcesadorARMv4:proc\|mux2to1:mux_regA1 " "Elaborating entity \"mux2to1\" for hierarchy \"ProcesadorARMv4:proc\|mux2to1:mux_regA1\"" {  } { { "ProcesadorARMv4.sv" "mux_regA1" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ProcesadorARMv4.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750526213744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile ProcesadorARMv4:proc\|RegisterFile:reg_file " "Elaborating entity \"RegisterFile\" for hierarchy \"ProcesadorARMv4:proc\|RegisterFile:reg_file\"" {  } { { "ProcesadorARMv4.sv" "reg_file" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ProcesadorARMv4.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750526213744 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "RegisterFile.sv(21) " "Verilog HDL warning at RegisterFile.sv(21): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "RegisterFile.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/RegisterFile.sv" 21 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1750526213748 "|Proyecto2|ProcesadorARMv4:proc|RegisterFile:reg_file"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend ProcesadorARMv4:proc\|extend:ext_unit " "Elaborating entity \"extend\" for hierarchy \"ProcesadorARMv4:proc\|extend:ext_unit\"" {  } { { "ProcesadorARMv4.sv" "ext_unit" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ProcesadorARMv4.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750526213748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu ProcesadorARMv4:proc\|alu:alu_unit " "Elaborating entity \"alu\" for hierarchy \"ProcesadorARMv4:proc\|alu:alu_unit\"" {  } { { "ProcesadorARMv4.sv" "alu_unit" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ProcesadorARMv4.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750526213750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sum_N ProcesadorARMv4:proc\|alu:alu_unit\|sum_N:sumN " "Elaborating entity \"sum_N\" for hierarchy \"ProcesadorARMv4:proc\|alu:alu_unit\|sum_N:sumN\"" {  } { { "alu.sv" "sumN" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/alu.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750526213750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nBitsSubstractor ProcesadorARMv4:proc\|alu:alu_unit\|nBitsSubstractor:subs " "Elaborating entity \"nBitsSubstractor\" for hierarchy \"ProcesadorARMv4:proc\|alu:alu_unit\|nBitsSubstractor:subs\"" {  } { { "alu.sv" "subs" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/alu.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750526213751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullAdder ProcesadorARMv4:proc\|alu:alu_unit\|nBitsSubstractor:subs\|fullAdder:adder_loop\[0\].adder " "Elaborating entity \"fullAdder\" for hierarchy \"ProcesadorARMv4:proc\|alu:alu_unit\|nBitsSubstractor:subs\|fullAdder:adder_loop\[0\].adder\"" {  } { { "nBitsSubstractor.sv" "adder_loop\[0\].adder" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/nBitsSubstractor.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750526213752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:video_memory " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:video_memory\"" {  } { { "Proyecto2.sv" "video_memory" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750526213761 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DataMemory.sv(23) " "Verilog HDL assignment warning at DataMemory.sv(23): truncated value with size 32 to match size of target (4)" {  } { { "DataMemory.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/DataMemory.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750526213762 "|Proyecto2|DataMemory:video_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DataMemory.sv(24) " "Verilog HDL assignment warning at DataMemory.sv(24): truncated value with size 32 to match size of target (4)" {  } { { "DataMemory.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/DataMemory.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750526213762 "|Proyecto2|DataMemory:video_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Deco DataMemory:video_memory\|Deco:deco_inst " "Elaborating entity \"Deco\" for hierarchy \"DataMemory:video_memory\|Deco:deco_inst\"" {  } { { "DataMemory.sv" "deco_inst" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/DataMemory.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750526213763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_vid DataMemory:video_memory\|ram_vid:mi_ram " "Elaborating entity \"ram_vid\" for hierarchy \"DataMemory:video_memory\|ram_vid:mi_ram\"" {  } { { "DataMemory.sv" "mi_ram" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/DataMemory.sv" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750526213768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DataMemory:video_memory\|ram_vid:mi_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DataMemory:video_memory\|ram_vid:mi_ram\|altsyncram:altsyncram_component\"" {  } { { "ram_vid.v" "altsyncram_component" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ram_vid.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750526213798 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataMemory:video_memory\|ram_vid:mi_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DataMemory:video_memory\|ram_vid:mi_ram\|altsyncram:altsyncram_component\"" {  } { { "ram_vid.v" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ram_vid.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750526213799 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataMemory:video_memory\|ram_vid:mi_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"DataMemory:video_memory\|ram_vid:mi_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750526213799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750526213799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750526213799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750526213799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750526213799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750526213799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750526213799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750526213799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750526213799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750526213799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750526213799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750526213799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750526213799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750526213799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750526213799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750526213799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750526213799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750526213799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750526213799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750526213799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750526213799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750526213799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750526213799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750526213799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750526213799 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750526213799 ""}  } { { "ram_vid.v" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/ram_vid.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750526213799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sen2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sen2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sen2 " "Found entity 1: altsyncram_sen2" {  } { { "db/altsyncram_sen2.tdf" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/db/altsyncram_sen2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750526213840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750526213840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sen2 DataMemory:video_memory\|ram_vid:mi_ram\|altsyncram:altsyncram_component\|altsyncram_sen2:auto_generated " "Elaborating entity \"altsyncram_sen2\" for hierarchy \"DataMemory:video_memory\|ram_vid:mi_ram\|altsyncram:altsyncram_component\|altsyncram_sen2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750526213840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "readMUX DataMemory:video_memory\|readMUX:mux_u " "Elaborating entity \"readMUX\" for hierarchy \"DataMemory:video_memory\|readMUX:mux_u\"" {  } { { "DataMemory.sv" "mux_u" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/DataMemory.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750526213844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegBotones DataMemory:video_memory\|RegBotones:reg_botones1 " "Elaborating entity \"RegBotones\" for hierarchy \"DataMemory:video_memory\|RegBotones:reg_botones1\"" {  } { { "DataMemory.sv" "reg_botones1" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/DataMemory.sv" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750526213845 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "RegBotones.sv(12) " "Verilog HDL Case Statement information at RegBotones.sv(12): all case item expressions in this case statement are onehot" {  } { { "RegBotones.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/RegBotones.sv" 12 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1750526213846 "|Proyecto2|DataMemory:video_memory|RegBotones:reg_botones1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_gen DataMemory:video_memory\|random_gen:rand_door " "Elaborating entity \"random_gen\" for hierarchy \"DataMemory:video_memory\|random_gen:rand_door\"" {  } { { "DataMemory.sv" "rand_door" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/DataMemory.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750526213846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_div clock_div:clock_divider " "Elaborating entity \"clock_div\" for hierarchy \"clock_div:clock_divider\"" {  } { { "Proyecto2.sv" "clock_divider" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750526213847 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 clock_div.sv(5) " "Verilog HDL assignment warning at clock_div.sv(5): truncated value with size 32 to match size of target (2)" {  } { { "VGA/clock_div.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/clock_div.sv" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750526213848 "|Proyecto2|clock_div:clock_divider"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 clock_div.sv(9) " "Verilog HDL assignment warning at clock_div.sv(9): truncated value with size 32 to match size of target (2)" {  } { { "VGA/clock_div.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/clock_div.sv" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750526213848 "|Proyecto2|clock_div:clock_divider"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:counter_pause " "Elaborating entity \"counter\" for hierarchy \"counter:counter_pause\"" {  } { { "Proyecto2.sv" "counter_pause" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750526213848 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 counter.sv(18) " "Verilog HDL assignment warning at counter.sv(18): truncated value with size 32 to match size of target (25)" {  } { { "VGA/counter.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/counter.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750526213849 "|Proyecto2|counter:counter_pause"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_driver seven_segment_driver:seg0 " "Elaborating entity \"seven_segment_driver\" for hierarchy \"seven_segment_driver:seg0\"" {  } { { "Proyecto2.sv" "seg0" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750526213849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BinToBCD BinToBCD:res_converter " "Elaborating entity \"BinToBCD\" for hierarchy \"BinToBCD:res_converter\"" {  } { { "Proyecto2.sv" "res_converter" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750526213850 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BinToBCD.sv(24) " "Verilog HDL assignment warning at BinToBCD.sv(24): truncated value with size 32 to match size of target (4)" {  } { { "BinToBCD.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/BinToBCD.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750526213851 "|Proyecto2|BinToBCD:res_converter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:timer_count " "Elaborating entity \"timer\" for hierarchy \"timer:timer_count\"" {  } { { "Proyecto2.sv" "timer_count" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750526213851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "screen_drawer screen_drawer:screen " "Elaborating entity \"screen_drawer\" for hierarchy \"screen_drawer:screen\"" {  } { { "Proyecto2.sv" "screen" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750526213852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter screen_drawer:screen\|counter:counter_x " "Elaborating entity \"counter\" for hierarchy \"screen_drawer:screen\|counter:counter_x\"" {  } { { "VGA/screen_drawer.sv" "counter_x" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/screen_drawer.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750526214357 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 counter.sv(18) " "Verilog HDL assignment warning at counter.sv(18): truncated value with size 32 to match size of target (10)" {  } { { "VGA/counter.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/counter.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750526214358 "|Proyecto2|screen_drawer:screen|counter:counter_x"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprites screen_drawer:screen\|sprites:sprites " "Elaborating entity \"sprites\" for hierarchy \"screen_drawer:screen\|sprites:sprites\"" {  } { { "VGA/screen_drawer.sv" "sprites" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/screen_drawer.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750526214358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_decoder screen_drawer:screen\|color_decoder:decoder " "Elaborating entity \"color_decoder\" for hierarchy \"screen_drawer:screen\|color_decoder:decoder\"" {  } { { "VGA/screen_drawer.sv" "decoder" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/screen_drawer.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750526214522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_driver vga_driver:driver " "Elaborating entity \"vga_driver\" for hierarchy \"vga_driver:driver\"" {  } { { "Proyecto2.sv" "driver" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750526214524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_sync_generator vga_driver:driver\|video_sync_generator:video_sync " "Elaborating entity \"video_sync_generator\" for hierarchy \"vga_driver:driver\|video_sync_generator:video_sync\"" {  } { { "VGA/vga_driver.sv" "video_sync" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/vga_driver.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750526214524 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 video_sync_generator.sv(38) " "Verilog HDL assignment warning at video_sync_generator.sv(38): truncated value with size 32 to match size of target (10)" {  } { { "VGA/video_sync_generator.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/video_sync_generator.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750526214525 "|Proyecto2|vga_driver:driver|video_sync_generator:video_sync"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 video_sync_generator.sv(41) " "Verilog HDL assignment warning at video_sync_generator.sv(41): truncated value with size 32 to match size of target (11)" {  } { { "VGA/video_sync_generator.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/video_sync_generator.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750526214525 "|Proyecto2|vga_driver:driver|video_sync_generator:video_sync"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:counter_read " "Elaborating entity \"counter\" for hierarchy \"counter:counter_read\"" {  } { { "Proyecto2.sv" "counter_read" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750526214526 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter.sv(18) " "Verilog HDL assignment warning at counter.sv(18): truncated value with size 32 to match size of target (4)" {  } { { "VGA/counter.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/counter.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1750526214526 "|Proyecto2|counter:counter_read"}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/db/Proyecto2.ram0_InstMemory_9a284327.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/db/Proyecto2.ram0_InstMemory_9a284327.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1750526222659 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "screen_drawer:screen\|Mult0~mult_l_macmult lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"screen_drawer:screen\|Mult0~mult_l_macmult\"" {  } { { "VGA/screen_drawer.sv" "Mult0~mult_l_macmult" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/VGA/screen_drawer.sv" 71 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750526227473 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DataMemory:video_memory\|random_gen:rand_door\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DataMemory:video_memory\|random_gen:rand_door\|Mod0\"" {  } { { "random_gen.sv" "Mod0" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/random_gen.sv" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1750526227473 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1750526227473 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "screen_drawer:screen\|lpm_mult:Mult0_rtl_0 " "Elaborated megafunction instantiation \"screen_drawer:screen\|lpm_mult:Mult0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750526227510 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "screen_drawer:screen\|lpm_mult:Mult0_rtl_0 " "Instantiated megafunction \"screen_drawer:screen\|lpm_mult:Mult0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750526227510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750526227510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750526227510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750526227510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750526227510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750526227510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750526227510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750526227510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750526227510 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY NO " "Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750526227510 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750526227510 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "screen_drawer:screen\|lpm_mult:Mult0_rtl_0\|multcore:mult_core screen_drawer:screen\|lpm_mult:Mult0_rtl_0 " "Elaborated megafunction instantiation \"screen_drawer:screen\|lpm_mult:Mult0_rtl_0\|multcore:mult_core\", which is child of megafunction instantiation \"screen_drawer:screen\|lpm_mult:Mult0_rtl_0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750526227535 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "screen_drawer:screen\|lpm_mult:Mult0_rtl_0\|multcore:mult_core\|mpar_add:padder screen_drawer:screen\|lpm_mult:Mult0_rtl_0 " "Elaborated megafunction instantiation \"screen_drawer:screen\|lpm_mult:Mult0_rtl_0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"screen_drawer:screen\|lpm_mult:Mult0_rtl_0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750526227548 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "screen_drawer:screen\|lpm_mult:Mult0_rtl_0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] screen_drawer:screen\|lpm_mult:Mult0_rtl_0 " "Elaborated megafunction instantiation \"screen_drawer:screen\|lpm_mult:Mult0_rtl_0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"screen_drawer:screen\|lpm_mult:Mult0_rtl_0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750526227567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t7h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t7h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t7h " "Found entity 1: add_sub_t7h" {  } { { "db/add_sub_t7h.tdf" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/db/add_sub_t7h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750526227602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750526227602 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "screen_drawer:screen\|lpm_mult:Mult0_rtl_0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add screen_drawer:screen\|lpm_mult:Mult0_rtl_0 " "Elaborated megafunction instantiation \"screen_drawer:screen\|lpm_mult:Mult0_rtl_0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"screen_drawer:screen\|lpm_mult:Mult0_rtl_0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750526227603 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "screen_drawer:screen\|lpm_mult:Mult0_rtl_0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] screen_drawer:screen\|lpm_mult:Mult0_rtl_0 " "Elaborated megafunction instantiation \"screen_drawer:screen\|lpm_mult:Mult0_rtl_0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"screen_drawer:screen\|lpm_mult:Mult0_rtl_0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750526227608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_89h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_89h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_89h " "Found entity 1: add_sub_89h" {  } { { "db/add_sub_89h.tdf" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/db/add_sub_89h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750526227640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750526227640 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "screen_drawer:screen\|lpm_mult:Mult0_rtl_0\|altshift:external_latency_ffs screen_drawer:screen\|lpm_mult:Mult0_rtl_0 " "Elaborated megafunction instantiation \"screen_drawer:screen\|lpm_mult:Mult0_rtl_0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"screen_drawer:screen\|lpm_mult:Mult0_rtl_0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750526227652 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataMemory:video_memory\|random_gen:rand_door\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"DataMemory:video_memory\|random_gen:rand_door\|lpm_divide:Mod0\"" {  } { { "random_gen.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/random_gen.sv" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750526227670 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataMemory:video_memory\|random_gen:rand_door\|lpm_divide:Mod0 " "Instantiated megafunction \"DataMemory:video_memory\|random_gen:rand_door\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750526227670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750526227670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750526227670 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1750526227670 ""}  } { { "random_gen.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/random_gen.sv" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1750526227670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_32m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_32m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_32m " "Found entity 1: lpm_divide_32m" {  } { { "db/lpm_divide_32m.tdf" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/db/lpm_divide_32m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750526227702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750526227702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_6kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_6kh " "Found entity 1: sign_div_unsign_6kh" {  } { { "db/sign_div_unsign_6kh.tdf" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/db/sign_div_unsign_6kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750526227710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750526227710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ise.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ise.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ise " "Found entity 1: alt_u_div_ise" {  } { { "db/alt_u_div_ise.tdf" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/db/alt_u_div_ise.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1750526227721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750526227721 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1750526228300 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "Proyecto2.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750526233523 "|Proyecto2|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "Proyecto2.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750526233523 "|Proyecto2|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "Proyecto2.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1750526233523 "|Proyecto2|HEX1[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1750526233523 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1750526233715 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1750526237155 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/output_files/Proyecto2.map.smsg " "Generated suppressed messages file C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/output_files/Proyecto2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1750526237259 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1750526237510 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1750526237510 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Proyecto2.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750526237735 "|Proyecto2|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "botones1\[0\] " "No output dependent on input pin \"botones1\[0\]\"" {  } { { "Proyecto2.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750526237735 "|Proyecto2|botones1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "botones1\[1\] " "No output dependent on input pin \"botones1\[1\]\"" {  } { { "Proyecto2.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750526237735 "|Proyecto2|botones1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "botones2\[0\] " "No output dependent on input pin \"botones2\[0\]\"" {  } { { "Proyecto2.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750526237735 "|Proyecto2|botones2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "botones2\[1\] " "No output dependent on input pin \"botones2\[1\]\"" {  } { { "Proyecto2.sv" "" { Text "C:/Users/USER/Documents/TEC/2025/I semestre/TDD/Proyecto/ProyectoTDD/Proyecto2.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1750526237735 "|Proyecto2|botones2[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1750526237735 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4635 " "Implemented 4635 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1750526237749 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1750526237749 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4529 " "Implemented 4529 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1750526237749 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1750526237749 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "7 " "Implemented 7 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1750526237749 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1750526237749 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5303 " "Peak virtual memory: 5303 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1750526237782 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 21 11:17:17 2025 " "Processing ended: Sat Jun 21 11:17:17 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1750526237782 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1750526237782 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1750526237782 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1750526237782 ""}
