
SAME54v3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002e08  00000000  00000000  00010000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000b64  20000000  00002e08  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bkupram      00000000  47000000  47000000  00020b64  2**0
                  CONTENTS
  3 .qspi         00000000  04000000  04000000  00020b64  2**0
                  CONTENTS
  4 .bss          000000e4  20000b64  0000396c  00020b64  2**2
                  ALLOC
  5 .stack        00010000  20000c48  00003a50  00020b64  2**0
                  ALLOC
  6 .ARM.attributes 0000002a  00000000  00000000  00020b64  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  00020b8e  2**0
                  CONTENTS, READONLY
  8 .debug_info   0000ffa8  00000000  00000000  00020be7  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 0000100e  00000000  00000000  00030b8f  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000ae7  00000000  00000000  00031b9d  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000228  00000000  00000000  00032684  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000002d8  00000000  00000000  000328ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0002a12a  00000000  00000000  00032b84  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00004338  00000000  00000000  0005ccae  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00104126  00000000  00000000  00060fe6  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00000800  00000000  00000000  0016510c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	48 0c 01 20 c1 06 00 00 bd 06 00 00 bd 06 00 00     H.. ............
      10:	bd 06 00 00 bd 06 00 00 bd 06 00 00 00 00 00 00     ................
	...
      2c:	bd 06 00 00 bd 06 00 00 00 00 00 00 bd 06 00 00     ................
      3c:	bd 06 00 00 bd 06 00 00 bd 06 00 00 bd 06 00 00     ................
      4c:	bd 06 00 00 bd 06 00 00 bd 06 00 00 bd 06 00 00     ................
      5c:	bd 06 00 00 bd 06 00 00 bd 06 00 00 bd 06 00 00     ................
      6c:	bd 06 00 00 bd 06 00 00 bd 06 00 00 bd 06 00 00     ................
      7c:	bd 06 00 00 bd 06 00 00 bd 06 00 00 51 15 00 00     ............Q...
      8c:	bd 06 00 00 bd 06 00 00 bd 06 00 00 bd 06 00 00     ................
      9c:	49 0d 00 00 bd 06 00 00 bd 06 00 00 bd 06 00 00     I...............
      ac:	bd 06 00 00 bd 06 00 00 bd 06 00 00 bd 06 00 00     ................
      bc:	bd 06 00 00 bd 06 00 00 bd 06 00 00 bd 06 00 00     ................
      cc:	bd 06 00 00 bd 06 00 00 bd 06 00 00 bd 06 00 00     ................
      dc:	bd 06 00 00 bd 06 00 00 bd 06 00 00 bd 06 00 00     ................
      ec:	bd 06 00 00 00 00 00 00 bd 06 00 00 bd 06 00 00     ................
      fc:	bd 06 00 00 2d 04 00 00 bd 06 00 00 bd 06 00 00     ....-...........
     10c:	bd 06 00 00 6d 09 00 00 bd 06 00 00 bd 06 00 00     ....m...........
     11c:	bd 06 00 00 29 09 00 00 bd 06 00 00 bd 06 00 00     ....)...........
     12c:	bd 06 00 00 bd 06 00 00 bd 06 00 00 bd 06 00 00     ................
     13c:	bd 06 00 00 bd 06 00 00 bd 06 00 00 bd 06 00 00     ................
     14c:	bd 06 00 00 bd 06 00 00 bd 06 00 00 bd 06 00 00     ................
     15c:	bd 06 00 00 bd 06 00 00 bd 06 00 00 bd 06 00 00     ................
     16c:	bd 06 00 00 bd 06 00 00 bd 06 00 00 bd 06 00 00     ................
     17c:	bd 06 00 00 bd 06 00 00 bd 06 00 00 bd 06 00 00     ................
     18c:	bd 06 00 00 bd 06 00 00 bd 06 00 00 bd 06 00 00     ................
     19c:	bd 06 00 00 bd 06 00 00 bd 06 00 00 bd 06 00 00     ................
     1ac:	bd 06 00 00 bd 06 00 00 bd 06 00 00 bd 06 00 00     ................
     1bc:	bd 06 00 00 bd 06 00 00 bd 06 00 00 bd 06 00 00     ................
     1cc:	bd 06 00 00 bd 06 00 00 bd 06 00 00 bd 06 00 00     ................
     1dc:	bd 06 00 00 bd 06 00 00 bd 06 00 00 bd 06 00 00     ................
     1ec:	bd 06 00 00 bd 06 00 00 bd 06 00 00 bd 06 00 00     ................
     1fc:	dd 1e 00 00 dd 0d 00 00 bd 06 00 00 bd 06 00 00     ................
     20c:	bd 06 00 00 bd 06 00 00 bd 06 00 00 bd 06 00 00     ................
     21c:	bd 06 00 00 bd 06 00 00 bd 06 00 00 bd 06 00 00     ................
     22c:	bd 06 00 00 bd 06 00 00 bd 06 00 00 bd 06 00 00     ................
     23c:	bd 06 00 00 bd 06 00 00 bd 06 00 00 bd 06 00 00     ................
     24c:	bd 06 00 00 bd 06 00 00 bd 06 00 00 bd 06 00 00     ................
     25c:	bd 06 00 00 bd 06 00 00                             ........

00000264 <__do_global_dtors_aux>:
     264:	b510      	push	{r4, lr}
     266:	4c05      	ldr	r4, [pc, #20]	; (27c <__do_global_dtors_aux+0x18>)
     268:	7823      	ldrb	r3, [r4, #0]
     26a:	b933      	cbnz	r3, 27a <__do_global_dtors_aux+0x16>
     26c:	4b04      	ldr	r3, [pc, #16]	; (280 <__do_global_dtors_aux+0x1c>)
     26e:	b113      	cbz	r3, 276 <__do_global_dtors_aux+0x12>
     270:	4804      	ldr	r0, [pc, #16]	; (284 <__do_global_dtors_aux+0x20>)
     272:	f3af 8000 	nop.w
     276:	2301      	movs	r3, #1
     278:	7023      	strb	r3, [r4, #0]
     27a:	bd10      	pop	{r4, pc}
     27c:	20000b64 	.word	0x20000b64
     280:	00000000 	.word	0x00000000
     284:	00002e08 	.word	0x00002e08

00000288 <frame_dummy>:
     288:	4b0c      	ldr	r3, [pc, #48]	; (2bc <frame_dummy+0x34>)
     28a:	b143      	cbz	r3, 29e <frame_dummy+0x16>
     28c:	480c      	ldr	r0, [pc, #48]	; (2c0 <frame_dummy+0x38>)
     28e:	490d      	ldr	r1, [pc, #52]	; (2c4 <frame_dummy+0x3c>)
     290:	b510      	push	{r4, lr}
     292:	f3af 8000 	nop.w
     296:	480c      	ldr	r0, [pc, #48]	; (2c8 <frame_dummy+0x40>)
     298:	6803      	ldr	r3, [r0, #0]
     29a:	b923      	cbnz	r3, 2a6 <frame_dummy+0x1e>
     29c:	bd10      	pop	{r4, pc}
     29e:	480a      	ldr	r0, [pc, #40]	; (2c8 <frame_dummy+0x40>)
     2a0:	6803      	ldr	r3, [r0, #0]
     2a2:	b933      	cbnz	r3, 2b2 <frame_dummy+0x2a>
     2a4:	4770      	bx	lr
     2a6:	4b09      	ldr	r3, [pc, #36]	; (2cc <frame_dummy+0x44>)
     2a8:	2b00      	cmp	r3, #0
     2aa:	d0f7      	beq.n	29c <frame_dummy+0x14>
     2ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
     2b0:	4718      	bx	r3
     2b2:	4b06      	ldr	r3, [pc, #24]	; (2cc <frame_dummy+0x44>)
     2b4:	2b00      	cmp	r3, #0
     2b6:	d0f5      	beq.n	2a4 <frame_dummy+0x1c>
     2b8:	4718      	bx	r3
     2ba:	bf00      	nop
     2bc:	00000000 	.word	0x00000000
     2c0:	00002e08 	.word	0x00002e08
     2c4:	20000b68 	.word	0x20000b68
     2c8:	00002e08 	.word	0x00002e08
     2cc:	00000000 	.word	0x00000000

000002d0 <COMM_Port_Setup>:
	PortGroup *porD = &(por->Group[3]);
	
	//12MHz crystal on board selected mapped to PB22/PB23
	
	/* SERCOM0 Uart Terminal */
	porA->PMUX[2].bit.PMUXE = 3;	//PA04 pad0 Tx
     2d0:	4b2b      	ldr	r3, [pc, #172]	; (380 <COMM_Port_Setup+0xb0>)
     2d2:	f893 2032 	ldrb.w	r2, [r3, #50]	; 0x32
     2d6:	2103      	movs	r1, #3
     2d8:	f361 0203 	bfi	r2, r1, #0, #4
     2dc:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
	porA->PINCFG[4].bit.PMUXEN = 1;	
     2e0:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
     2e4:	f042 0201 	orr.w	r2, r2, #1
     2e8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	porA->PMUX[2].bit.PMUXO = 3;	//PA05 pad1 Rx
     2ec:	f893 2032 	ldrb.w	r2, [r3, #50]	; 0x32
     2f0:	f361 1207 	bfi	r2, r1, #4, #4
     2f4:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
	porA->PINCFG[5].bit.PMUXEN = 1;
     2f8:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
     2fc:	f042 0201 	orr.w	r2, r2, #1
     300:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
		
	/* SERCOM6 SPI to DACs */
	porC->PMUX[2].bit.PMUXE = 2;	//PC04 pad0
     304:	f893 2132 	ldrb.w	r2, [r3, #306]	; 0x132
     308:	2102      	movs	r1, #2
     30a:	f361 0203 	bfi	r2, r1, #0, #4
     30e:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
	porC->PMUX[2].bit.PMUXO = 2;	//PC05 pad1
     312:	f893 2132 	ldrb.w	r2, [r3, #306]	; 0x132
     316:	f361 1207 	bfi	r2, r1, #4, #4
     31a:	f883 2132 	strb.w	r2, [r3, #306]	; 0x132
	porC->PMUX[3].bit.PMUXE = 2;	//PC06 pad2
     31e:	f893 2133 	ldrb.w	r2, [r3, #307]	; 0x133
     322:	f361 0203 	bfi	r2, r1, #0, #4
     326:	f883 2133 	strb.w	r2, [r3, #307]	; 0x133
	porC->PINCFG[4].bit.PMUXEN = 1;
     32a:	f893 2144 	ldrb.w	r2, [r3, #324]	; 0x144
     32e:	f042 0201 	orr.w	r2, r2, #1
     332:	f883 2144 	strb.w	r2, [r3, #324]	; 0x144
	porC->PINCFG[5].bit.PMUXEN = 1;
     336:	f893 2145 	ldrb.w	r2, [r3, #325]	; 0x145
     33a:	f042 0201 	orr.w	r2, r2, #1
     33e:	f883 2145 	strb.w	r2, [r3, #325]	; 0x145
	porC->PINCFG[6].bit.PMUXEN = 1;
     342:	f893 2146 	ldrb.w	r2, [r3, #326]	; 0x146
     346:	f042 0201 	orr.w	r2, r2, #1
     34a:	f883 2146 	strb.w	r2, [r3, #326]	; 0x146
	porC->DIRSET.reg |= SS0;	//SS0 for 1st DAC
     34e:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
     352:	f042 0240 	orr.w	r2, r2, #64	; 0x40
     356:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
	porC->DIRSET.reg |= SS1;	//SS1 for 2nd DAC
     35a:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
     35e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
     362:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
	porC->OUTSET.reg |= SS0;	//initialize SS0 high
     366:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
     36a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
     36e:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	porC->OUTSET.reg |= SS1;	//initialize SS1 high
     372:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
     376:	f042 0280 	orr.w	r2, r2, #128	; 0x80
     37a:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
     37e:	4770      	bx	lr
     380:	41008000 	.word	0x41008000

00000384 <terminal_UART_setup>:
/* Setup UART for terminal
*/
void terminal_UART_setup(void){
	Sercom *ser = SERCOM0;
	SercomUsart *uart = &(ser->USART);
	uart->CTRLA.reg = 0;	//enable protected regs
     384:	2200      	movs	r2, #0
     386:	4b27      	ldr	r3, [pc, #156]	; (424 <terminal_UART_setup+0xa0>)
     388:	601a      	str	r2, [r3, #0]
	while(uart->SYNCBUSY.reg){}
     38a:	461a      	mov	r2, r3
     38c:	69d3      	ldr	r3, [r2, #28]
     38e:	2b00      	cmp	r3, #0
     390:	d1fc      	bne.n	38c <terminal_UART_setup+0x8>
	uart->CTRLA.bit.DORD = 1;	//LSB transferred first
     392:	4b24      	ldr	r3, [pc, #144]	; (424 <terminal_UART_setup+0xa0>)
     394:	681a      	ldr	r2, [r3, #0]
     396:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
     39a:	601a      	str	r2, [r3, #0]
	uart->CTRLA.bit.CMODE = 0;	//asynchronous mode
     39c:	681a      	ldr	r2, [r3, #0]
     39e:	f36f 721c 	bfc	r2, #28, #1
     3a2:	601a      	str	r2, [r3, #0]
	uart->CTRLA.bit.SAMPR = 0;	//16x oversampling using arithmetic
     3a4:	681a      	ldr	r2, [r3, #0]
     3a6:	f36f 324f 	bfc	r2, #13, #3
     3aa:	601a      	str	r2, [r3, #0]
	uart->CTRLA.bit.RXPO = 1;	//RX is pad1 PA05
     3ac:	681a      	ldr	r2, [r3, #0]
     3ae:	2101      	movs	r1, #1
     3b0:	f361 5215 	bfi	r2, r1, #20, #2
     3b4:	601a      	str	r2, [r3, #0]
	uart->CTRLA.bit.TXPO = 2;	//TX is pad0 PA04
     3b6:	681a      	ldr	r2, [r3, #0]
     3b8:	2002      	movs	r0, #2
     3ba:	f360 4211 	bfi	r2, r0, #16, #2
     3be:	601a      	str	r2, [r3, #0]
	uart->CTRLA.bit.MODE = 1;	//uart with internal clock
     3c0:	681a      	ldr	r2, [r3, #0]
     3c2:	f361 0284 	bfi	r2, r1, #2, #3
     3c6:	601a      	str	r2, [r3, #0]
	uart->CTRLB.bit.RXEN = 1;	//enable RX
     3c8:	685a      	ldr	r2, [r3, #4]
     3ca:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
     3ce:	605a      	str	r2, [r3, #4]
	uart->CTRLB.bit.TXEN = 1;	//enable TX
     3d0:	685a      	ldr	r2, [r3, #4]
     3d2:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
     3d6:	605a      	str	r2, [r3, #4]
	uart->CTRLB.bit.PMODE = 0;	//even parity mode
     3d8:	685a      	ldr	r2, [r3, #4]
     3da:	f36f 324d 	bfc	r2, #13, #1
     3de:	605a      	str	r2, [r3, #4]
	uart->CTRLB.bit.SBMODE = 0;	//1 stop bit
     3e0:	685a      	ldr	r2, [r3, #4]
     3e2:	f36f 1286 	bfc	r2, #6, #1
     3e6:	605a      	str	r2, [r3, #4]
	uart->CTRLB.bit.CHSIZE = 0;	//8bit char size
     3e8:	685a      	ldr	r2, [r3, #4]
     3ea:	f36f 0202 	bfc	r2, #0, #3
     3ee:	605a      	str	r2, [r3, #4]
	while(uart->SYNCBUSY.reg){}
     3f0:	461a      	mov	r2, r3
     3f2:	69d3      	ldr	r3, [r2, #28]
     3f4:	2b00      	cmp	r3, #0
     3f6:	d1fc      	bne.n	3f2 <terminal_UART_setup+0x6e>
	uart->BAUD.reg = 55470;	//for fbaud 9600 at 1Mhz fref
     3f8:	4b0a      	ldr	r3, [pc, #40]	; (424 <terminal_UART_setup+0xa0>)
     3fa:	f64d 02ae 	movw	r2, #55470	; 0xd8ae
     3fe:	819a      	strh	r2, [r3, #12]
	uart->INTENSET.bit.RXC = 1;	//receive complete interr
     400:	7d9a      	ldrb	r2, [r3, #22]
     402:	f042 0204 	orr.w	r2, r2, #4
     406:	759a      	strb	r2, [r3, #22]
	NVIC->ISER[1] |= 1<<16;	//enable sercom0 RXC int
     408:	4907      	ldr	r1, [pc, #28]	; (428 <terminal_UART_setup+0xa4>)
     40a:	684a      	ldr	r2, [r1, #4]
     40c:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
     410:	604a      	str	r2, [r1, #4]
	uart->CTRLA.reg |= 1<<1;	//enable
     412:	681a      	ldr	r2, [r3, #0]
     414:	f042 0202 	orr.w	r2, r2, #2
     418:	601a      	str	r2, [r3, #0]
	while(uart->SYNCBUSY.reg){}
     41a:	461a      	mov	r2, r3
     41c:	69d3      	ldr	r3, [r2, #28]
     41e:	2b00      	cmp	r3, #0
     420:	d1fc      	bne.n	41c <terminal_UART_setup+0x98>
}
     422:	4770      	bx	lr
     424:	40003000 	.word	0x40003000
     428:	e000e100 	.word	0xe000e100

0000042c <SERCOM0_2_Handler>:

/* Handler for receiving from terminal UART */
void SERCOM0_2_Handler(void){	//for recieving
	Sercom *ser = SERCOM0;
	SercomUsart *uart = &(ser->USART);
	receive_key = uart->DATA.reg;
     42c:	4b09      	ldr	r3, [pc, #36]	; (454 <SERCOM0_2_Handler+0x28>)
     42e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
     430:	b2db      	uxtb	r3, r3
     432:	4a09      	ldr	r2, [pc, #36]	; (458 <SERCOM0_2_Handler+0x2c>)
     434:	7013      	strb	r3, [r2, #0]
	if(receive_key != 13){
     436:	7813      	ldrb	r3, [r2, #0]
     438:	b2db      	uxtb	r3, r3
     43a:	2b0d      	cmp	r3, #13
     43c:	d008      	beq.n	450 <SERCOM0_2_Handler+0x24>
		terminal_input_Array[receive_count++] = receive_key;
     43e:	4b07      	ldr	r3, [pc, #28]	; (45c <SERCOM0_2_Handler+0x30>)
     440:	681a      	ldr	r2, [r3, #0]
     442:	1c51      	adds	r1, r2, #1
     444:	6019      	str	r1, [r3, #0]
     446:	4b04      	ldr	r3, [pc, #16]	; (458 <SERCOM0_2_Handler+0x2c>)
     448:	781b      	ldrb	r3, [r3, #0]
     44a:	b2db      	uxtb	r3, r3
     44c:	4904      	ldr	r1, [pc, #16]	; (460 <SERCOM0_2_Handler+0x34>)
     44e:	548b      	strb	r3, [r1, r2]
     450:	4770      	bx	lr
     452:	bf00      	nop
     454:	40003000 	.word	0x40003000
     458:	20000bc4 	.word	0x20000bc4
     45c:	20000b80 	.word	0x20000b80
     460:	20000000 	.word	0x20000000

00000464 <SPI_setup>:

/* Setup SPI for DACs*/
void SPI_setup(void){
	Sercom *ser = SERCOM6;
	SercomSpi *spi = &(ser->SPI);
	spi->CTRLA.reg = 0<<1;	//disable first
     464:	2200      	movs	r2, #0
     466:	4b1a      	ldr	r3, [pc, #104]	; (4d0 <SPI_setup+0x6c>)
     468:	601a      	str	r2, [r3, #0]
	while(spi->SYNCBUSY.reg){}
     46a:	461a      	mov	r2, r3
     46c:	69d3      	ldr	r3, [r2, #28]
     46e:	2b00      	cmp	r3, #0
     470:	d1fc      	bne.n	46c <SPI_setup+0x8>
	spi->CTRLA.bit.DORD = 0;	//MSB first needed for AD5308
     472:	4b17      	ldr	r3, [pc, #92]	; (4d0 <SPI_setup+0x6c>)
     474:	681a      	ldr	r2, [r3, #0]
     476:	f36f 729e 	bfc	r2, #30, #1
     47a:	601a      	str	r2, [r3, #0]
	//spi->CTRLA.bit.DORD = 1;	//LSB first needed for AD5308
	spi->CTRLA.bit.DOPO = 0;	//DO=pad0 PC04, SCK=pad1 PC05, SS=pad2 PC06
     47c:	681a      	ldr	r2, [r3, #0]
     47e:	f36f 4211 	bfc	r2, #16, #2
     482:	601a      	str	r2, [r3, #0]
	spi->CTRLA.bit.FORM = 0;	//SPI frame form
     484:	681a      	ldr	r2, [r3, #0]
     486:	f36f 621b 	bfc	r2, #24, #4
     48a:	601a      	str	r2, [r3, #0]
	spi->CTRLA.bit.MODE = 3;	//master mode
     48c:	681a      	ldr	r2, [r3, #0]
     48e:	2103      	movs	r1, #3
     490:	f361 0284 	bfi	r2, r1, #2, #3
     494:	601a      	str	r2, [r3, #0]
	spi->CTRLB.bit.MSSEN = 0;	//software controlled SS
     496:	685a      	ldr	r2, [r3, #4]
     498:	f36f 324d 	bfc	r2, #13, #1
     49c:	605a      	str	r2, [r3, #4]
	spi->CTRLB.bit.CHSIZE = 0;	//8 bit char size
     49e:	685a      	ldr	r2, [r3, #4]
     4a0:	f36f 0202 	bfc	r2, #0, #3
     4a4:	605a      	str	r2, [r3, #4]
	while(spi->SYNCBUSY.reg){}
     4a6:	461a      	mov	r2, r3
     4a8:	69d3      	ldr	r3, [r2, #28]
     4aa:	2b00      	cmp	r3, #0
     4ac:	d1fc      	bne.n	4a8 <SPI_setup+0x44>
	//spi->BAUD.reg = 55470;	//9600bps at 1MHz
	spi->BAUD.reg = 51;	//9600bps at 1MHz
     4ae:	4b08      	ldr	r3, [pc, #32]	; (4d0 <SPI_setup+0x6c>)
     4b0:	2233      	movs	r2, #51	; 0x33
     4b2:	731a      	strb	r2, [r3, #12]
	spi->INTENSET.bit.TXC = 1;	//transmit complete
     4b4:	7d9a      	ldrb	r2, [r3, #22]
     4b6:	f042 0202 	orr.w	r2, r2, #2
     4ba:	759a      	strb	r2, [r3, #22]
	//NVIC->ISER[2] |= 1<<7;	//enable sercom6 TXC int
	spi->CTRLA.reg |= 1<<1;	//enable
     4bc:	681a      	ldr	r2, [r3, #0]
     4be:	f042 0202 	orr.w	r2, r2, #2
     4c2:	601a      	str	r2, [r3, #0]
	while(spi->SYNCBUSY.reg){}
     4c4:	461a      	mov	r2, r3
     4c6:	69d3      	ldr	r3, [r2, #28]
     4c8:	2b00      	cmp	r3, #0
     4ca:	d1fc      	bne.n	4c6 <SPI_setup+0x62>
	
}
     4cc:	4770      	bx	lr
     4ce:	bf00      	nop
     4d0:	43000800 	.word	0x43000800

000004d4 <write_terminal>:
	SercomSpi *spi = &(ser->SPI);
	spi->INTFLAG.bit.TXC = 1;
}*/

/* Writes to terminal using UART */
void write_terminal(char *a){
     4d4:	3801      	subs	r0, #1
	Sercom *ser = SERCOM0;
	SercomUsart *uart = &(ser->USART);
	
	while(*a){
		while(!(uart->INTFLAG.bit.DRE)){}
     4d6:	4b09      	ldr	r3, [pc, #36]	; (4fc <write_terminal+0x28>)
	while(*a){
     4d8:	e008      	b.n	4ec <write_terminal+0x18>
		while(!(uart->INTFLAG.bit.DRE)){}
     4da:	7e1a      	ldrb	r2, [r3, #24]
     4dc:	f012 0f01 	tst.w	r2, #1
     4e0:	d0fb      	beq.n	4da <write_terminal+0x6>
		uart->DATA.reg = *a++;
     4e2:	6299      	str	r1, [r3, #40]	; 0x28
		while((uart->INTFLAG.bit.TXC)==0){}	// waiting for transmit to complete
     4e4:	7e1a      	ldrb	r2, [r3, #24]
     4e6:	f012 0f02 	tst.w	r2, #2
     4ea:	d0fb      	beq.n	4e4 <write_terminal+0x10>
	while(*a){
     4ec:	f810 1f01 	ldrb.w	r1, [r0, #1]!
     4f0:	2900      	cmp	r1, #0
     4f2:	d1f2      	bne.n	4da <write_terminal+0x6>
	}
	uart->DATA.reg = 10;
     4f4:	220a      	movs	r2, #10
     4f6:	4b01      	ldr	r3, [pc, #4]	; (4fc <write_terminal+0x28>)
     4f8:	629a      	str	r2, [r3, #40]	; 0x28
     4fa:	4770      	bx	lr
     4fc:	40003000 	.word	0x40003000

00000500 <write_menu>:
}

void write_menu(char *a){
     500:	3801      	subs	r0, #1
	Sercom *ser = SERCOM0;
	SercomUsart *uart = &(ser->USART);
	
	while(*a != '#'){
		while(!(uart->INTFLAG.bit.DRE)){}
     502:	4b09      	ldr	r3, [pc, #36]	; (528 <write_menu+0x28>)
	while(*a != '#'){
     504:	e008      	b.n	518 <write_menu+0x18>
		while(!(uart->INTFLAG.bit.DRE)){}
     506:	7e1a      	ldrb	r2, [r3, #24]
     508:	f012 0f01 	tst.w	r2, #1
     50c:	d0fb      	beq.n	506 <write_menu+0x6>
		uart->DATA.reg = *a++;
     50e:	6299      	str	r1, [r3, #40]	; 0x28
		while((uart->INTFLAG.bit.TXC)==0){}	// waiting for transmit to complete
     510:	7e1a      	ldrb	r2, [r3, #24]
     512:	f012 0f02 	tst.w	r2, #2
     516:	d0fb      	beq.n	510 <write_menu+0x10>
	while(*a != '#'){
     518:	f810 1f01 	ldrb.w	r1, [r0, #1]!
     51c:	2923      	cmp	r1, #35	; 0x23
     51e:	d1f2      	bne.n	506 <write_menu+0x6>
	}
	uart->DATA.reg = 10;
     520:	220a      	movs	r2, #10
     522:	4b01      	ldr	r3, [pc, #4]	; (528 <write_menu+0x28>)
     524:	629a      	str	r2, [r3, #40]	; 0x28
     526:	4770      	bx	lr
     528:	40003000 	.word	0x40003000

0000052c <write_SPI>:
}

/* Writes through SPI protocol to DACs */
void write_SPI(char *a){
     52c:	b508      	push	{r3, lr}
	SercomSpi *spi = &(ser->SPI);
	Port *por = PORT;
	PortGroup *porB = &(por->Group[1]);
	PortGroup *porC = &(por->Group[2]);
	
	while( j<2 ){
     52e:	4b1a      	ldr	r3, [pc, #104]	; (598 <write_SPI+0x6c>)
     530:	685b      	ldr	r3, [r3, #4]
     532:	2b01      	cmp	r3, #1
     534:	dc14      	bgt.n	560 <write_SPI+0x34>
		
		spi->DATA.reg = DAC_array[j];
     536:	4918      	ldr	r1, [pc, #96]	; (598 <write_SPI+0x6c>)
     538:	4818      	ldr	r0, [pc, #96]	; (59c <write_SPI+0x70>)
     53a:	4b19      	ldr	r3, [pc, #100]	; (5a0 <write_SPI+0x74>)
     53c:	684a      	ldr	r2, [r1, #4]
     53e:	5c82      	ldrb	r2, [r0, r2]
     540:	b2d2      	uxtb	r2, r2
     542:	629a      	str	r2, [r3, #40]	; 0x28
		//spi->DATA.reg = 0xab;	//test
		while(spi->INTFLAG.bit.DRE == 0){}	//wait for DATA reg to be empty
     544:	7e1a      	ldrb	r2, [r3, #24]
     546:	f012 0f01 	tst.w	r2, #1
     54a:	d0fb      	beq.n	544 <write_SPI+0x18>
		while(spi->INTFLAG.bit.TXC == 0){}	//wait for tx to finish
     54c:	7e1a      	ldrb	r2, [r3, #24]
     54e:	f012 0f02 	tst.w	r2, #2
     552:	d0fb      	beq.n	54c <write_SPI+0x20>
		j++;	//increment counter
     554:	684a      	ldr	r2, [r1, #4]
     556:	3201      	adds	r2, #1
     558:	604a      	str	r2, [r1, #4]
	while( j<2 ){
     55a:	684a      	ldr	r2, [r1, #4]
     55c:	2a01      	cmp	r2, #1
     55e:	dded      	ble.n	53c <write_SPI+0x10>
		//porA->OUTCLR.reg = SS;	//pull SS down
		//wait(1);
		//porA->OUTSET.reg = SS;	//pull SS up
		//}
	}
	wait(1);
     560:	2001      	movs	r0, #1
     562:	4b10      	ldr	r3, [pc, #64]	; (5a4 <write_SPI+0x78>)
     564:	4798      	blx	r3
	////// pulse SS (load) to clk data into dacs for TLV only
	if(slaveSel == 0){
     566:	4b10      	ldr	r3, [pc, #64]	; (5a8 <write_SPI+0x7c>)
     568:	681b      	ldr	r3, [r3, #0]
     56a:	b153      	cbz	r3, 582 <write_SPI+0x56>
		porC->OUTCLR.reg = SS0;
		//wait(1);
		porC->OUTSET.reg = SS0;
	}
	else if(slaveSel == 1){
     56c:	4b0e      	ldr	r3, [pc, #56]	; (5a8 <write_SPI+0x7c>)
     56e:	681b      	ldr	r3, [r3, #0]
     570:	2b01      	cmp	r3, #1
     572:	d10c      	bne.n	58e <write_SPI+0x62>
		porB->OUTCLR.reg = SS0;
     574:	4b0d      	ldr	r3, [pc, #52]	; (5ac <write_SPI+0x80>)
     576:	2240      	movs	r2, #64	; 0x40
     578:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
		//wait(1);
		porB->OUTSET.reg = SS0;
     57c:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
     580:	e005      	b.n	58e <write_SPI+0x62>
		porC->OUTCLR.reg = SS0;
     582:	4b0a      	ldr	r3, [pc, #40]	; (5ac <write_SPI+0x80>)
     584:	2240      	movs	r2, #64	; 0x40
     586:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
		porC->OUTSET.reg = SS0;
     58a:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	}
	j = 0;
     58e:	2200      	movs	r2, #0
     590:	4b01      	ldr	r3, [pc, #4]	; (598 <write_SPI+0x6c>)
     592:	605a      	str	r2, [r3, #4]
     594:	bd08      	pop	{r3, pc}
     596:	bf00      	nop
     598:	20000b80 	.word	0x20000b80
     59c:	20000bcc 	.word	0x20000bcc
     5a0:	43000800 	.word	0x43000800
     5a4:	0000105d 	.word	0x0000105d
     5a8:	20000bbc 	.word	0x20000bbc
     5ac:	41008000 	.word	0x41008000

000005b0 <dacValue>:
	}
}

/* Selects the value written to the DAC after it has been selected */
void dacValue(void){
	if((*(terminal_input_array_ptr+1) >= 48) && (*(terminal_input_array_ptr+1) <= 57)){	//looking for number keys only
     5b0:	4b1d      	ldr	r3, [pc, #116]	; (628 <dacValue+0x78>)
     5b2:	681a      	ldr	r2, [r3, #0]
     5b4:	7853      	ldrb	r3, [r2, #1]
     5b6:	b2db      	uxtb	r3, r3
     5b8:	2b2f      	cmp	r3, #47	; 0x2f
     5ba:	d913      	bls.n	5e4 <dacValue+0x34>
     5bc:	7853      	ldrb	r3, [r2, #1]
     5be:	b2db      	uxtb	r3, r3
     5c0:	2b39      	cmp	r3, #57	; 0x39
     5c2:	d80f      	bhi.n	5e4 <dacValue+0x34>
		if((*(terminal_input_array_ptr+2) >= 48) && (*(terminal_input_array_ptr+2) <= 57)){	//looking for number keys only
     5c4:	7893      	ldrb	r3, [r2, #2]
     5c6:	b2db      	uxtb	r3, r3
     5c8:	2b2f      	cmp	r3, #47	; 0x2f
     5ca:	d90b      	bls.n	5e4 <dacValue+0x34>
     5cc:	7893      	ldrb	r3, [r2, #2]
     5ce:	b2db      	uxtb	r3, r3
     5d0:	2b39      	cmp	r3, #57	; 0x39
     5d2:	d807      	bhi.n	5e4 <dacValue+0x34>
			if((*(terminal_input_array_ptr+3) >= 48) && (*(terminal_input_array_ptr+3) <= 57)){	//looking for number keys only
     5d4:	78d3      	ldrb	r3, [r2, #3]
     5d6:	b2db      	uxtb	r3, r3
     5d8:	2b2f      	cmp	r3, #47	; 0x2f
     5da:	d903      	bls.n	5e4 <dacValue+0x34>
     5dc:	78d3      	ldrb	r3, [r2, #3]
     5de:	b2db      	uxtb	r3, r3
     5e0:	2b39      	cmp	r3, #57	; 0x39
     5e2:	d900      	bls.n	5e6 <dacValue+0x36>
     5e4:	4770      	bx	lr
void dacValue(void){
     5e6:	b500      	push	{lr}
     5e8:	b083      	sub	sp, #12
				volatile int value = (*(terminal_input_array_ptr+3) - 48) * 100;
     5ea:	78d3      	ldrb	r3, [r2, #3]
     5ec:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
     5f0:	2364      	movs	r3, #100	; 0x64
     5f2:	fb03 f301 	mul.w	r3, r3, r1
     5f6:	9301      	str	r3, [sp, #4]
				value += (*(terminal_input_array_ptr+4) - 48) * 10;
     5f8:	7913      	ldrb	r3, [r2, #4]
     5fa:	9901      	ldr	r1, [sp, #4]
     5fc:	3b30      	subs	r3, #48	; 0x30
     5fe:	eb03 0383 	add.w	r3, r3, r3, lsl #2
     602:	eb01 0343 	add.w	r3, r1, r3, lsl #1
     606:	9301      	str	r3, [sp, #4]
				value += *(terminal_input_array_ptr+5) - 48;
     608:	7953      	ldrb	r3, [r2, #5]
     60a:	9a01      	ldr	r2, [sp, #4]
     60c:	3b30      	subs	r3, #48	; 0x30
     60e:	4413      	add	r3, r2
     610:	9301      	str	r3, [sp, #4]
				DAC_array[1] = value;
     612:	9b01      	ldr	r3, [sp, #4]
     614:	b2db      	uxtb	r3, r3
     616:	4a05      	ldr	r2, [pc, #20]	; (62c <dacValue+0x7c>)
     618:	7053      	strb	r3, [r2, #1]
				//arrDACptr = arrDAC;
				write_SPI(DAC_array_ptr);
     61a:	4b05      	ldr	r3, [pc, #20]	; (630 <dacValue+0x80>)
     61c:	6818      	ldr	r0, [r3, #0]
     61e:	4b05      	ldr	r3, [pc, #20]	; (634 <dacValue+0x84>)
     620:	4798      	blx	r3
			}
		}
	}
	
     622:	b003      	add	sp, #12
     624:	f85d fb04 	ldr.w	pc, [sp], #4
     628:	20000bc8 	.word	0x20000bc8
     62c:	20000bcc 	.word	0x20000bcc
     630:	20000bc0 	.word	0x20000bc0
     634:	0000052d 	.word	0x0000052d

00000638 <DAC_select>:
	if((*(terminal_input_array_ptr+1) >= 48) && (*(terminal_input_array_ptr+1) <= 57)){	//looking for number keys only
     638:	4b1c      	ldr	r3, [pc, #112]	; (6ac <DAC_select+0x74>)
     63a:	681a      	ldr	r2, [r3, #0]
     63c:	7853      	ldrb	r3, [r2, #1]
     63e:	b2db      	uxtb	r3, r3
     640:	2b2f      	cmp	r3, #47	; 0x2f
     642:	d932      	bls.n	6aa <DAC_select+0x72>
     644:	7853      	ldrb	r3, [r2, #1]
     646:	b2db      	uxtb	r3, r3
     648:	2b39      	cmp	r3, #57	; 0x39
     64a:	d82e      	bhi.n	6aa <DAC_select+0x72>
		if((*(terminal_input_array_ptr+2) >= 48) && (*(terminal_input_array_ptr+2) <= 57)){	//looking for number keys only
     64c:	7893      	ldrb	r3, [r2, #2]
     64e:	b2db      	uxtb	r3, r3
     650:	2b2f      	cmp	r3, #47	; 0x2f
     652:	d92a      	bls.n	6aa <DAC_select+0x72>
     654:	7893      	ldrb	r3, [r2, #2]
     656:	b2db      	uxtb	r3, r3
     658:	2b39      	cmp	r3, #57	; 0x39
     65a:	d826      	bhi.n	6aa <DAC_select+0x72>
void DAC_select(void){
     65c:	b500      	push	{lr}
     65e:	b083      	sub	sp, #12
			volatile int zone = (*(terminal_input_array_ptr+1) - 48) * 10;
     660:	7853      	ldrb	r3, [r2, #1]
     662:	3b30      	subs	r3, #48	; 0x30
     664:	eb03 0383 	add.w	r3, r3, r3, lsl #2
     668:	005b      	lsls	r3, r3, #1
     66a:	9301      	str	r3, [sp, #4]
			zone += *(terminal_input_array_ptr+2) - 48;
     66c:	7893      	ldrb	r3, [r2, #2]
     66e:	9a01      	ldr	r2, [sp, #4]
     670:	3b30      	subs	r3, #48	; 0x30
     672:	4413      	add	r3, r2
     674:	9301      	str	r3, [sp, #4]
			if(zone <= 7){
     676:	9b01      	ldr	r3, [sp, #4]
     678:	2b07      	cmp	r3, #7
     67a:	dc0c      	bgt.n	696 <DAC_select+0x5e>
				DAC_array[0] = 2 * zone;	// 2 * zone is to accomodate TLV only
     67c:	9b01      	ldr	r3, [sp, #4]
     67e:	005b      	lsls	r3, r3, #1
     680:	b2db      	uxtb	r3, r3
     682:	4a0b      	ldr	r2, [pc, #44]	; (6b0 <DAC_select+0x78>)
     684:	7013      	strb	r3, [r2, #0]
				slaveSel = 0;
     686:	2200      	movs	r2, #0
     688:	4b0a      	ldr	r3, [pc, #40]	; (6b4 <DAC_select+0x7c>)
     68a:	601a      	str	r2, [r3, #0]
			dacValue();
     68c:	4b0a      	ldr	r3, [pc, #40]	; (6b8 <DAC_select+0x80>)
     68e:	4798      	blx	r3
}
     690:	b003      	add	sp, #12
     692:	f85d fb04 	ldr.w	pc, [sp], #4
				DAC_array[0]= 2 * (zone - 8);	// 2 * zone is to accomodate TLV only
     696:	9b01      	ldr	r3, [sp, #4]
     698:	3b08      	subs	r3, #8
     69a:	005b      	lsls	r3, r3, #1
     69c:	b2db      	uxtb	r3, r3
     69e:	4a04      	ldr	r2, [pc, #16]	; (6b0 <DAC_select+0x78>)
     6a0:	7013      	strb	r3, [r2, #0]
				slaveSel = 1;
     6a2:	2201      	movs	r2, #1
     6a4:	4b03      	ldr	r3, [pc, #12]	; (6b4 <DAC_select+0x7c>)
     6a6:	601a      	str	r2, [r3, #0]
     6a8:	e7f0      	b.n	68c <DAC_select+0x54>
     6aa:	4770      	bx	lr
     6ac:	20000bc8 	.word	0x20000bc8
     6b0:	20000bcc 	.word	0x20000bcc
     6b4:	20000bbc 	.word	0x20000bbc
     6b8:	000005b1 	.word	0x000005b1

000006bc <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
     6bc:	e7fe      	b.n	6bc <Dummy_Handler>
	...

000006c0 <Reset_Handler>:
{
     6c0:	b508      	push	{r3, lr}
        if (pSrc != pDest) {
     6c2:	4b17      	ldr	r3, [pc, #92]	; (720 <Reset_Handler+0x60>)
     6c4:	4a17      	ldr	r2, [pc, #92]	; (724 <Reset_Handler+0x64>)
     6c6:	429a      	cmp	r2, r3
     6c8:	d010      	beq.n	6ec <Reset_Handler+0x2c>
                for (; pDest < &_erelocate;) {
     6ca:	4b17      	ldr	r3, [pc, #92]	; (728 <Reset_Handler+0x68>)
     6cc:	4a14      	ldr	r2, [pc, #80]	; (720 <Reset_Handler+0x60>)
     6ce:	429a      	cmp	r2, r3
     6d0:	d20c      	bcs.n	6ec <Reset_Handler+0x2c>
     6d2:	3b01      	subs	r3, #1
     6d4:	1a9b      	subs	r3, r3, r2
     6d6:	f023 0303 	bic.w	r3, r3, #3
     6da:	3304      	adds	r3, #4
     6dc:	4413      	add	r3, r2
     6de:	4911      	ldr	r1, [pc, #68]	; (724 <Reset_Handler+0x64>)
                        *pDest++ = *pSrc++;
     6e0:	f851 0b04 	ldr.w	r0, [r1], #4
     6e4:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
     6e8:	429a      	cmp	r2, r3
     6ea:	d1f9      	bne.n	6e0 <Reset_Handler+0x20>
        for (pDest = &_szero; pDest < &_ezero;) {
     6ec:	4b0f      	ldr	r3, [pc, #60]	; (72c <Reset_Handler+0x6c>)
     6ee:	4a10      	ldr	r2, [pc, #64]	; (730 <Reset_Handler+0x70>)
     6f0:	429a      	cmp	r2, r3
     6f2:	d20a      	bcs.n	70a <Reset_Handler+0x4a>
     6f4:	3b01      	subs	r3, #1
     6f6:	1a9b      	subs	r3, r3, r2
     6f8:	f023 0303 	bic.w	r3, r3, #3
     6fc:	3304      	adds	r3, #4
     6fe:	4413      	add	r3, r2
                *pDest++ = 0;
     700:	2100      	movs	r1, #0
     702:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
     706:	4293      	cmp	r3, r2
     708:	d1fb      	bne.n	702 <Reset_Handler+0x42>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
     70a:	4a0a      	ldr	r2, [pc, #40]	; (734 <Reset_Handler+0x74>)
     70c:	4b0a      	ldr	r3, [pc, #40]	; (738 <Reset_Handler+0x78>)
     70e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
     712:	6093      	str	r3, [r2, #8]
        __libc_init_array();
     714:	4b09      	ldr	r3, [pc, #36]	; (73c <Reset_Handler+0x7c>)
     716:	4798      	blx	r3
        main();
     718:	4b09      	ldr	r3, [pc, #36]	; (740 <Reset_Handler+0x80>)
     71a:	4798      	blx	r3
     71c:	e7fe      	b.n	71c <Reset_Handler+0x5c>
     71e:	bf00      	nop
     720:	20000000 	.word	0x20000000
     724:	00002e08 	.word	0x00002e08
     728:	20000b64 	.word	0x20000b64
     72c:	20000c48 	.word	0x20000c48
     730:	20000b64 	.word	0x20000b64
     734:	e000ed00 	.word	0xe000ed00
     738:	00000000 	.word	0x00000000
     73c:	00002c69 	.word	0x00002c69
     740:	00001171 	.word	0x00001171

00000744 <SystemInit>:
 *         Initialize the System and update the SystemCoreClock variable.
 */
void SystemInit(void)
{
	// Keep the default device state after reset
	SystemCoreClock = __SYSTEM_CLOCK;
     744:	4a01      	ldr	r2, [pc, #4]	; (74c <SystemInit+0x8>)
     746:	4b02      	ldr	r3, [pc, #8]	; (750 <SystemInit+0xc>)
     748:	601a      	str	r2, [r3, #0]
     74a:	4770      	bx	lr
     74c:	02dc6c00 	.word	0x02dc6c00
     750:	2000000c 	.word	0x2000000c

00000754 <laser_port_setup>:
	PortGroup *porD = &(por->Group[3]);
	
	//12MHz crystal on board selected mapped to PB22/PB23
	
	/* SERCOM2 Laser1 */
	porB->PMUX[13].bit.PMUXE = 2;	//PB26 pad0 Tx
     754:	4b1f      	ldr	r3, [pc, #124]	; (7d4 <laser_port_setup+0x80>)
     756:	f893 20bd 	ldrb.w	r2, [r3, #189]	; 0xbd
     75a:	2102      	movs	r1, #2
     75c:	f361 0203 	bfi	r2, r1, #0, #4
     760:	f883 20bd 	strb.w	r2, [r3, #189]	; 0xbd
	porB->PINCFG[26].bit.PMUXEN = 1;	
     764:	f893 20da 	ldrb.w	r2, [r3, #218]	; 0xda
     768:	f042 0201 	orr.w	r2, r2, #1
     76c:	f883 20da 	strb.w	r2, [r3, #218]	; 0xda
	porB->PMUX[13].bit.PMUXO = 2;	//PB27 pad1 Rx
     770:	f893 20bd 	ldrb.w	r2, [r3, #189]	; 0xbd
     774:	f361 1207 	bfi	r2, r1, #4, #4
     778:	f883 20bd 	strb.w	r2, [r3, #189]	; 0xbd
	porB->PINCFG[27].bit.PMUXEN = 1;
     77c:	f893 20db 	ldrb.w	r2, [r3, #219]	; 0xdb
     780:	f042 0201 	orr.w	r2, r2, #1
     784:	f883 20db 	strb.w	r2, [r3, #219]	; 0xdb
		
	/* SERCOM1 Laser0 */
	porC->PMUX[13].bit.PMUXO = 2;	//PC27 pad0 Tx
     788:	f893 213d 	ldrb.w	r2, [r3, #317]	; 0x13d
     78c:	f361 1207 	bfi	r2, r1, #4, #4
     790:	f883 213d 	strb.w	r2, [r3, #317]	; 0x13d
	porC->PINCFG[27].bit.PMUXEN = 1;	
     794:	f893 215b 	ldrb.w	r2, [r3, #347]	; 0x15b
     798:	f042 0201 	orr.w	r2, r2, #1
     79c:	f883 215b 	strb.w	r2, [r3, #347]	; 0x15b
	porC->PMUX[14].bit.PMUXO = 2;	//PC28 pad1 Rxm
     7a0:	f893 213e 	ldrb.w	r2, [r3, #318]	; 0x13e
     7a4:	f361 1207 	bfi	r2, r1, #4, #4
     7a8:	f883 213e 	strb.w	r2, [r3, #318]	; 0x13e
	
	porC->PINCFG[28].bit.PMUXEN = 1;
     7ac:	f893 215c 	ldrb.w	r2, [r3, #348]	; 0x15c
     7b0:	f042 0201 	orr.w	r2, r2, #1
     7b4:	f883 215c 	strb.w	r2, [r3, #348]	; 0x15c
	
	/* EXTINT[11] for Interlock/key */
	porA->PMUX[13].bit.PMUXO = 0;	//PA27 EXTINT[11]
     7b8:	f893 203d 	ldrb.w	r2, [r3, #61]	; 0x3d
     7bc:	f36f 1207 	bfc	r2, #4, #4
     7c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
	porA->PINCFG[27].bit.PMUXEN = 1;
     7c4:	f893 205b 	ldrb.w	r2, [r3, #91]	; 0x5b
     7c8:	f042 0201 	orr.w	r2, r2, #1
     7cc:	f883 205b 	strb.w	r2, [r3, #91]	; 0x5b
     7d0:	4770      	bx	lr
     7d2:	bf00      	nop
     7d4:	41008000 	.word	0x41008000

000007d8 <laser0_control_UART_setup>:

/* Setup of UART for laser 0 contorl */
void laser0_control_UART_setup(void){
	Sercom *ser = SERCOM1;
	SercomUsart *uart0 = &(ser->USART);
	uart0->CTRLA.reg = 0;	//enable protected regs
     7d8:	2200      	movs	r2, #0
     7da:	4b27      	ldr	r3, [pc, #156]	; (878 <laser0_control_UART_setup+0xa0>)
     7dc:	601a      	str	r2, [r3, #0]
	while(uart0->SYNCBUSY.reg){}
     7de:	461a      	mov	r2, r3
     7e0:	69d3      	ldr	r3, [r2, #28]
     7e2:	2b00      	cmp	r3, #0
     7e4:	d1fc      	bne.n	7e0 <laser0_control_UART_setup+0x8>
	uart0->CTRLA.bit.DORD = 1;	//LSB transferred first
     7e6:	4b24      	ldr	r3, [pc, #144]	; (878 <laser0_control_UART_setup+0xa0>)
     7e8:	681a      	ldr	r2, [r3, #0]
     7ea:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
     7ee:	601a      	str	r2, [r3, #0]
	uart0->CTRLA.bit.CMODE = 0;	//asynchronous mode
     7f0:	681a      	ldr	r2, [r3, #0]
     7f2:	f36f 721c 	bfc	r2, #28, #1
     7f6:	601a      	str	r2, [r3, #0]
	uart0->CTRLA.bit.SAMPR = 0;	//16x oversampling using arithmetic
     7f8:	681a      	ldr	r2, [r3, #0]
     7fa:	f36f 324f 	bfc	r2, #13, #3
     7fe:	601a      	str	r2, [r3, #0]
	uart0->CTRLA.bit.RXPO = 1;	//RX is pad1 PC28
     800:	681a      	ldr	r2, [r3, #0]
     802:	2101      	movs	r1, #1
     804:	f361 5215 	bfi	r2, r1, #20, #2
     808:	601a      	str	r2, [r3, #0]
	uart0->CTRLA.bit.TXPO = 2;	//TX is pad0 PC27
     80a:	681a      	ldr	r2, [r3, #0]
     80c:	2002      	movs	r0, #2
     80e:	f360 4211 	bfi	r2, r0, #16, #2
     812:	601a      	str	r2, [r3, #0]
	uart0->CTRLA.bit.MODE = 1;	//uart with internal clock
     814:	681a      	ldr	r2, [r3, #0]
     816:	f361 0284 	bfi	r2, r1, #2, #3
     81a:	601a      	str	r2, [r3, #0]
	uart0->CTRLB.bit.RXEN = 1;	//enable RX
     81c:	685a      	ldr	r2, [r3, #4]
     81e:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
     822:	605a      	str	r2, [r3, #4]
	uart0->CTRLB.bit.TXEN = 1;	//enable TX
     824:	685a      	ldr	r2, [r3, #4]
     826:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
     82a:	605a      	str	r2, [r3, #4]
	uart0->CTRLB.bit.PMODE = 0;	//even parity mode
     82c:	685a      	ldr	r2, [r3, #4]
     82e:	f36f 324d 	bfc	r2, #13, #1
     832:	605a      	str	r2, [r3, #4]
	uart0->CTRLB.bit.SBMODE = 0;	//1 stop bit
     834:	685a      	ldr	r2, [r3, #4]
     836:	f36f 1286 	bfc	r2, #6, #1
     83a:	605a      	str	r2, [r3, #4]
	uart0->CTRLB.bit.CHSIZE = 0;	//8bit char size
     83c:	685a      	ldr	r2, [r3, #4]
     83e:	f36f 0202 	bfc	r2, #0, #3
     842:	605a      	str	r2, [r3, #4]
	while(uart0->SYNCBUSY.reg){}
     844:	461a      	mov	r2, r3
     846:	69d3      	ldr	r3, [r2, #28]
     848:	2b00      	cmp	r3, #0
     84a:	d1fc      	bne.n	846 <laser0_control_UART_setup+0x6e>
	uart0->BAUD.reg = 63858;	//for fbaud 19200 at 12Mhz fref
     84c:	4b0a      	ldr	r3, [pc, #40]	; (878 <laser0_control_UART_setup+0xa0>)
     84e:	f64f 1272 	movw	r2, #63858	; 0xf972
     852:	819a      	strh	r2, [r3, #12]
	uart0->INTENSET.bit.RXC = 1;	//receive complete interr
     854:	7d9a      	ldrb	r2, [r3, #22]
     856:	f042 0204 	orr.w	r2, r2, #4
     85a:	759a      	strb	r2, [r3, #22]
	NVIC->ISER[1] |= 1<<20;	//enable sercom1 RXC int
     85c:	4907      	ldr	r1, [pc, #28]	; (87c <laser0_control_UART_setup+0xa4>)
     85e:	684a      	ldr	r2, [r1, #4]
     860:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
     864:	604a      	str	r2, [r1, #4]
	uart0->CTRLA.reg |= 1<<1;	//enable
     866:	681a      	ldr	r2, [r3, #0]
     868:	f042 0202 	orr.w	r2, r2, #2
     86c:	601a      	str	r2, [r3, #0]
	while(uart0->SYNCBUSY.reg){}
     86e:	461a      	mov	r2, r3
     870:	69d3      	ldr	r3, [r2, #28]
     872:	2b00      	cmp	r3, #0
     874:	d1fc      	bne.n	870 <laser0_control_UART_setup+0x98>
	
}
     876:	4770      	bx	lr
     878:	40003400 	.word	0x40003400
     87c:	e000e100 	.word	0xe000e100

00000880 <laser1_control_UART_setup>:

/* Setup of UART for laser 1 contorl */
void laser1_control_UART_setup(void){
 	Sercom *ser = SERCOM2;
	SercomUsart *uart1 = &(ser->USART);
	uart1->CTRLA.reg = 0;	//enable protected regs
     880:	2200      	movs	r2, #0
     882:	4b27      	ldr	r3, [pc, #156]	; (920 <laser1_control_UART_setup+0xa0>)
     884:	601a      	str	r2, [r3, #0]
	while(uart1->SYNCBUSY.reg){}
     886:	461a      	mov	r2, r3
     888:	69d3      	ldr	r3, [r2, #28]
     88a:	2b00      	cmp	r3, #0
     88c:	d1fc      	bne.n	888 <laser1_control_UART_setup+0x8>
	uart1->CTRLA.bit.DORD = 1;	//LSB transferred first
     88e:	4b24      	ldr	r3, [pc, #144]	; (920 <laser1_control_UART_setup+0xa0>)
     890:	681a      	ldr	r2, [r3, #0]
     892:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
     896:	601a      	str	r2, [r3, #0]
	uart1->CTRLA.bit.CMODE = 0;	//asynchronous mode
     898:	681a      	ldr	r2, [r3, #0]
     89a:	f36f 721c 	bfc	r2, #28, #1
     89e:	601a      	str	r2, [r3, #0]
	uart1->CTRLA.bit.SAMPR = 0;	//16x oversampling using arithmetic
     8a0:	681a      	ldr	r2, [r3, #0]
     8a2:	f36f 324f 	bfc	r2, #13, #3
     8a6:	601a      	str	r2, [r3, #0]
	uart1->CTRLA.bit.RXPO = 1;	//RX is pad1 PB31	//pB17(testing)
     8a8:	681a      	ldr	r2, [r3, #0]
     8aa:	2101      	movs	r1, #1
     8ac:	f361 5215 	bfi	r2, r1, #20, #2
     8b0:	601a      	str	r2, [r3, #0]
	uart1->CTRLA.bit.TXPO = 2;	//TX is pad0 PB30	//pB16(testing)
     8b2:	681a      	ldr	r2, [r3, #0]
     8b4:	2002      	movs	r0, #2
     8b6:	f360 4211 	bfi	r2, r0, #16, #2
     8ba:	601a      	str	r2, [r3, #0]
	uart1->CTRLA.bit.MODE = 1;	//uart with internal clock
     8bc:	681a      	ldr	r2, [r3, #0]
     8be:	f361 0284 	bfi	r2, r1, #2, #3
     8c2:	601a      	str	r2, [r3, #0]
	uart1->CTRLB.bit.RXEN = 1;	//enable RX
     8c4:	685a      	ldr	r2, [r3, #4]
     8c6:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
     8ca:	605a      	str	r2, [r3, #4]
	uart1->CTRLB.bit.TXEN = 1;	//enable TX
     8cc:	685a      	ldr	r2, [r3, #4]
     8ce:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
     8d2:	605a      	str	r2, [r3, #4]
	uart1->CTRLB.bit.PMODE = 0;	//even parity mode
     8d4:	685a      	ldr	r2, [r3, #4]
     8d6:	f36f 324d 	bfc	r2, #13, #1
     8da:	605a      	str	r2, [r3, #4]
	uart1->CTRLB.bit.SBMODE = 0;	//1 stop bit
     8dc:	685a      	ldr	r2, [r3, #4]
     8de:	f36f 1286 	bfc	r2, #6, #1
     8e2:	605a      	str	r2, [r3, #4]
	uart1->CTRLB.bit.CHSIZE = 0;	//8bit char size
     8e4:	685a      	ldr	r2, [r3, #4]
     8e6:	f36f 0202 	bfc	r2, #0, #3
     8ea:	605a      	str	r2, [r3, #4]
	while(uart1->SYNCBUSY.reg){}
     8ec:	461a      	mov	r2, r3
     8ee:	69d3      	ldr	r3, [r2, #28]
     8f0:	2b00      	cmp	r3, #0
     8f2:	d1fc      	bne.n	8ee <laser1_control_UART_setup+0x6e>
	uart1->BAUD.reg = 63858;	//for fbaud 19200 at 12Mhz fref
     8f4:	4b0a      	ldr	r3, [pc, #40]	; (920 <laser1_control_UART_setup+0xa0>)
     8f6:	f64f 1272 	movw	r2, #63858	; 0xf972
     8fa:	819a      	strh	r2, [r3, #12]
	uart1->INTENSET.bit.RXC = 1;	//receive complete interr
     8fc:	7d9a      	ldrb	r2, [r3, #22]
     8fe:	f042 0204 	orr.w	r2, r2, #4
     902:	759a      	strb	r2, [r3, #22]
	NVIC->ISER[2] |= 1<<12;	//enable sercom7 RXC int
     904:	4907      	ldr	r1, [pc, #28]	; (924 <laser1_control_UART_setup+0xa4>)
     906:	688a      	ldr	r2, [r1, #8]
     908:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
     90c:	608a      	str	r2, [r1, #8]
	uart1->CTRLA.reg |= 1<<1;	//enable
     90e:	681a      	ldr	r2, [r3, #0]
     910:	f042 0202 	orr.w	r2, r2, #2
     914:	601a      	str	r2, [r3, #0]
	while(uart1->SYNCBUSY.reg){}
     916:	461a      	mov	r2, r3
     918:	69d3      	ldr	r3, [r2, #28]
     91a:	2b00      	cmp	r3, #0
     91c:	d1fc      	bne.n	918 <laser1_control_UART_setup+0x98>
	
}
     91e:	4770      	bx	lr
     920:	41012000 	.word	0x41012000
     924:	e000e100 	.word	0xe000e100

00000928 <SERCOM2_2_Handler>:



/* Handler for laser 1 rxc */
void SERCOM2_2_Handler(void){
     928:	b508      	push	{r3, lr}
	Sercom *ser = SERCOM2;
	SercomUsart *uart1 = &(ser->USART);
	static int i = 0;
	if(uart1->DATA.reg != 13){
     92a:	4b0b      	ldr	r3, [pc, #44]	; (958 <SERCOM2_2_Handler+0x30>)
     92c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
     92e:	2b0d      	cmp	r3, #13
     930:	d009      	beq.n	946 <SERCOM2_2_Handler+0x1e>
		laser1_response_array[i++] = uart1->DATA.reg;
     932:	4b0a      	ldr	r3, [pc, #40]	; (95c <SERCOM2_2_Handler+0x34>)
     934:	681a      	ldr	r2, [r3, #0]
     936:	1c51      	adds	r1, r2, #1
     938:	6019      	str	r1, [r3, #0]
     93a:	4b07      	ldr	r3, [pc, #28]	; (958 <SERCOM2_2_Handler+0x30>)
     93c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
     93e:	b2db      	uxtb	r3, r3
     940:	4907      	ldr	r1, [pc, #28]	; (960 <SERCOM2_2_Handler+0x38>)
     942:	548b      	strb	r3, [r1, r2]
     944:	bd08      	pop	{r3, pc}
	}
	else{
		i = 0;
     946:	2200      	movs	r2, #0
     948:	4b04      	ldr	r3, [pc, #16]	; (95c <SERCOM2_2_Handler+0x34>)
     94a:	601a      	str	r2, [r3, #0]
		write_terminal(laser1_response_array_ptr);
     94c:	4b05      	ldr	r3, [pc, #20]	; (964 <SERCOM2_2_Handler+0x3c>)
     94e:	6818      	ldr	r0, [r3, #0]
     950:	4b05      	ldr	r3, [pc, #20]	; (968 <SERCOM2_2_Handler+0x40>)
     952:	4798      	blx	r3
     954:	bd08      	pop	{r3, pc}
     956:	bf00      	nop
     958:	41012000 	.word	0x41012000
     95c:	20000b88 	.word	0x20000b88
     960:	20000bd0 	.word	0x20000bd0
     964:	20000be4 	.word	0x20000be4
     968:	000004d5 	.word	0x000004d5

0000096c <SERCOM1_2_Handler>:
	}
}

/* Handler for laser 0 rxc */
void SERCOM1_2_Handler(void){
     96c:	b508      	push	{r3, lr}
	Sercom *ser = SERCOM1;
	SercomUsart *uart0 = &(ser->USART);
	static int i = 0;
	if(uart0->DATA.reg != 13){
     96e:	4b0b      	ldr	r3, [pc, #44]	; (99c <SERCOM1_2_Handler+0x30>)
     970:	6a9b      	ldr	r3, [r3, #40]	; 0x28
     972:	2b0d      	cmp	r3, #13
     974:	d009      	beq.n	98a <SERCOM1_2_Handler+0x1e>
		laser0_response_array[i++] = uart0->DATA.reg;
     976:	4b0a      	ldr	r3, [pc, #40]	; (9a0 <SERCOM1_2_Handler+0x34>)
     978:	685a      	ldr	r2, [r3, #4]
     97a:	1c51      	adds	r1, r2, #1
     97c:	6059      	str	r1, [r3, #4]
     97e:	4b07      	ldr	r3, [pc, #28]	; (99c <SERCOM1_2_Handler+0x30>)
     980:	6a9b      	ldr	r3, [r3, #40]	; 0x28
     982:	b2db      	uxtb	r3, r3
     984:	4907      	ldr	r1, [pc, #28]	; (9a4 <SERCOM1_2_Handler+0x38>)
     986:	548b      	strb	r3, [r1, r2]
     988:	bd08      	pop	{r3, pc}
	}
	else{
		i = 0;
     98a:	2200      	movs	r2, #0
     98c:	4b04      	ldr	r3, [pc, #16]	; (9a0 <SERCOM1_2_Handler+0x34>)
     98e:	605a      	str	r2, [r3, #4]
		write_terminal(laser0_response_array_ptr);
     990:	4b05      	ldr	r3, [pc, #20]	; (9a8 <SERCOM1_2_Handler+0x3c>)
     992:	6818      	ldr	r0, [r3, #0]
     994:	4b05      	ldr	r3, [pc, #20]	; (9ac <SERCOM1_2_Handler+0x40>)
     996:	4798      	blx	r3
     998:	bd08      	pop	{r3, pc}
     99a:	bf00      	nop
     99c:	40003400 	.word	0x40003400
     9a0:	20000b88 	.word	0x20000b88
     9a4:	20000be8 	.word	0x20000be8
     9a8:	20000c00 	.word	0x20000c00
     9ac:	000004d5 	.word	0x000004d5

000009b0 <write_laser>:
* Note all commands to laser are terminated by carriage return ASCI 13 
* Note all arguments are delimited by space ASCI 32 
* Note there are no arguments when getting laser info
*/
void write_laser(char a, char *b){
	if(a == '0'){
     9b0:	2830      	cmp	r0, #48	; 0x30
     9b2:	d002      	beq.n	9ba <write_laser+0xa>
			while((uart0->INTFLAG.bit.TXC)==0){}	// waiting for transmit to complete
		}
		//uart0->DATA.reg = 13;
	}
	
	else if(a == '1'){
     9b4:	2831      	cmp	r0, #49	; 0x31
     9b6:	d011      	beq.n	9dc <write_laser+0x2c>
     9b8:	4770      	bx	lr
     9ba:	3901      	subs	r1, #1
			while(!(uart0->INTFLAG.bit.DRE)){}
     9bc:	4b10      	ldr	r3, [pc, #64]	; (a00 <write_laser+0x50>)
     9be:	e008      	b.n	9d2 <write_laser+0x22>
     9c0:	7e1a      	ldrb	r2, [r3, #24]
     9c2:	f012 0f01 	tst.w	r2, #1
     9c6:	d0fb      	beq.n	9c0 <write_laser+0x10>
			uart0->DATA.reg = *b++;
     9c8:	6298      	str	r0, [r3, #40]	; 0x28
			while((uart0->INTFLAG.bit.TXC)==0){}	// waiting for transmit to complete
     9ca:	7e1a      	ldrb	r2, [r3, #24]
     9cc:	f012 0f02 	tst.w	r2, #2
     9d0:	d0fb      	beq.n	9ca <write_laser+0x1a>
		while(*b){
     9d2:	f811 0f01 	ldrb.w	r0, [r1, #1]!
     9d6:	2800      	cmp	r0, #0
     9d8:	d1f2      	bne.n	9c0 <write_laser+0x10>
     9da:	4770      	bx	lr
     9dc:	3901      	subs	r1, #1
 		Sercom *ser = SERCOM2;
		SercomUsart *uart1 = &(ser->USART);
		 
		while(*b){
			while(!(uart1->INTFLAG.bit.DRE)){}
     9de:	4b09      	ldr	r3, [pc, #36]	; (a04 <write_laser+0x54>)
     9e0:	e008      	b.n	9f4 <write_laser+0x44>
     9e2:	7e1a      	ldrb	r2, [r3, #24]
     9e4:	f012 0f01 	tst.w	r2, #1
     9e8:	d0fb      	beq.n	9e2 <write_laser+0x32>
			uart1->DATA.reg = *b++;
     9ea:	6298      	str	r0, [r3, #40]	; 0x28
			while((uart1->INTFLAG.bit.TXC)==0){}	// waiting for transmit to complete
     9ec:	7e1a      	ldrb	r2, [r3, #24]
     9ee:	f012 0f02 	tst.w	r2, #2
     9f2:	d0fb      	beq.n	9ec <write_laser+0x3c>
		while(*b){
     9f4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
     9f8:	2800      	cmp	r0, #0
     9fa:	d1f2      	bne.n	9e2 <write_laser+0x32>
     9fc:	e7dc      	b.n	9b8 <write_laser+0x8>
     9fe:	bf00      	nop
     a00:	40003400 	.word	0x40003400
     a04:	41012000 	.word	0x41012000

00000a08 <laser_info_com>:
void laser_info_com(void){
     a08:	b508      	push	{r3, lr}
	char temp = *(terminal_input_array_ptr+2);
     a0a:	4b72      	ldr	r3, [pc, #456]	; (bd4 <laser_info_com+0x1cc>)
     a0c:	6819      	ldr	r1, [r3, #0]
     a0e:	788b      	ldrb	r3, [r1, #2]
     a10:	b2db      	uxtb	r3, r3
	if(*(terminal_input_array_ptr+1) == '0'){	
     a12:	784a      	ldrb	r2, [r1, #1]
     a14:	b2d2      	uxtb	r2, r2
     a16:	2a30      	cmp	r2, #48	; 0x30
     a18:	d005      	beq.n	a26 <laser_info_com+0x1e>
	if(*(terminal_input_array_ptr+1) == '1'){	
     a1a:	784a      	ldrb	r2, [r1, #1]
     a1c:	b2d2      	uxtb	r2, r2
     a1e:	2a31      	cmp	r2, #49	; 0x31
     a20:	f000 80be 	beq.w	ba0 <laser_info_com+0x198>
     a24:	bd08      	pop	{r3, pc}
		switch(temp){
     a26:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
     a2a:	2a08      	cmp	r2, #8
     a2c:	d8f5      	bhi.n	a1a <laser_info_com+0x12>
     a2e:	e8df f012 	tbh	[pc, r2, lsl #1]
     a32:	0009      	.short	0x0009
     a34:	002f001c 	.word	0x002f001c
     a38:	00550042 	.word	0x00550042
     a3c:	007b0068 	.word	0x007b0068
     a40:	00a3008f 	.word	0x00a3008f
			laser_command_ptr = laser_Icommand0;
     a44:	4964      	ldr	r1, [pc, #400]	; (bd8 <laser_info_com+0x1d0>)
     a46:	4b65      	ldr	r3, [pc, #404]	; (bdc <laser_info_com+0x1d4>)
     a48:	6019      	str	r1, [r3, #0]
			write_laser('0', laser_command_ptr);
     a4a:	2030      	movs	r0, #48	; 0x30
     a4c:	4b64      	ldr	r3, [pc, #400]	; (be0 <laser_info_com+0x1d8>)
     a4e:	4798      	blx	r3
	if(*(terminal_input_array_ptr+1) == '1'){	
     a50:	4b60      	ldr	r3, [pc, #384]	; (bd4 <laser_info_com+0x1cc>)
     a52:	681b      	ldr	r3, [r3, #0]
     a54:	785b      	ldrb	r3, [r3, #1]
     a56:	b2db      	uxtb	r3, r3
     a58:	2b31      	cmp	r3, #49	; 0x31
     a5a:	d1e3      	bne.n	a24 <laser_info_com+0x1c>
			laser_command_ptr = laser_Icommand0;
     a5c:	495e      	ldr	r1, [pc, #376]	; (bd8 <laser_info_com+0x1d0>)
     a5e:	4b5f      	ldr	r3, [pc, #380]	; (bdc <laser_info_com+0x1d4>)
     a60:	6019      	str	r1, [r3, #0]
			write_laser('1', laser_command_ptr);
     a62:	2031      	movs	r0, #49	; 0x31
     a64:	4b5e      	ldr	r3, [pc, #376]	; (be0 <laser_info_com+0x1d8>)
     a66:	4798      	blx	r3
			break;
     a68:	bd08      	pop	{r3, pc}
			laser_command_ptr = laser_Icommand1;
     a6a:	495e      	ldr	r1, [pc, #376]	; (be4 <laser_info_com+0x1dc>)
     a6c:	4b5b      	ldr	r3, [pc, #364]	; (bdc <laser_info_com+0x1d4>)
     a6e:	6019      	str	r1, [r3, #0]
			write_laser('0', laser_command_ptr);
     a70:	2030      	movs	r0, #48	; 0x30
     a72:	4b5b      	ldr	r3, [pc, #364]	; (be0 <laser_info_com+0x1d8>)
     a74:	4798      	blx	r3
	if(*(terminal_input_array_ptr+1) == '1'){	
     a76:	4b57      	ldr	r3, [pc, #348]	; (bd4 <laser_info_com+0x1cc>)
     a78:	681b      	ldr	r3, [r3, #0]
     a7a:	785b      	ldrb	r3, [r3, #1]
     a7c:	b2db      	uxtb	r3, r3
     a7e:	2b31      	cmp	r3, #49	; 0x31
     a80:	d1d0      	bne.n	a24 <laser_info_com+0x1c>
			laser_command_ptr = laser_Icommand1;
     a82:	4958      	ldr	r1, [pc, #352]	; (be4 <laser_info_com+0x1dc>)
     a84:	4b55      	ldr	r3, [pc, #340]	; (bdc <laser_info_com+0x1d4>)
     a86:	6019      	str	r1, [r3, #0]
			write_laser('1', laser_command_ptr);
     a88:	2031      	movs	r0, #49	; 0x31
     a8a:	4b55      	ldr	r3, [pc, #340]	; (be0 <laser_info_com+0x1d8>)
     a8c:	4798      	blx	r3
			break;
     a8e:	bd08      	pop	{r3, pc}
			laser_command_ptr = laser_Icommand2;
     a90:	4955      	ldr	r1, [pc, #340]	; (be8 <laser_info_com+0x1e0>)
     a92:	4b52      	ldr	r3, [pc, #328]	; (bdc <laser_info_com+0x1d4>)
     a94:	6019      	str	r1, [r3, #0]
			write_laser('0', laser_command_ptr);
     a96:	2030      	movs	r0, #48	; 0x30
     a98:	4b51      	ldr	r3, [pc, #324]	; (be0 <laser_info_com+0x1d8>)
     a9a:	4798      	blx	r3
	if(*(terminal_input_array_ptr+1) == '1'){	
     a9c:	4b4d      	ldr	r3, [pc, #308]	; (bd4 <laser_info_com+0x1cc>)
     a9e:	681b      	ldr	r3, [r3, #0]
     aa0:	785b      	ldrb	r3, [r3, #1]
     aa2:	b2db      	uxtb	r3, r3
     aa4:	2b31      	cmp	r3, #49	; 0x31
     aa6:	d1bd      	bne.n	a24 <laser_info_com+0x1c>
			laser_command_ptr = laser_Icommand2;
     aa8:	494f      	ldr	r1, [pc, #316]	; (be8 <laser_info_com+0x1e0>)
     aaa:	4b4c      	ldr	r3, [pc, #304]	; (bdc <laser_info_com+0x1d4>)
     aac:	6019      	str	r1, [r3, #0]
			write_laser('1', laser_command_ptr);
     aae:	2031      	movs	r0, #49	; 0x31
     ab0:	4b4b      	ldr	r3, [pc, #300]	; (be0 <laser_info_com+0x1d8>)
     ab2:	4798      	blx	r3
			break;
     ab4:	bd08      	pop	{r3, pc}
			laser_command_ptr = laser_Icommand3;
     ab6:	494d      	ldr	r1, [pc, #308]	; (bec <laser_info_com+0x1e4>)
     ab8:	4b48      	ldr	r3, [pc, #288]	; (bdc <laser_info_com+0x1d4>)
     aba:	6019      	str	r1, [r3, #0]
			write_laser('0', laser_command_ptr);
     abc:	2030      	movs	r0, #48	; 0x30
     abe:	4b48      	ldr	r3, [pc, #288]	; (be0 <laser_info_com+0x1d8>)
     ac0:	4798      	blx	r3
	if(*(terminal_input_array_ptr+1) == '1'){	
     ac2:	4b44      	ldr	r3, [pc, #272]	; (bd4 <laser_info_com+0x1cc>)
     ac4:	681b      	ldr	r3, [r3, #0]
     ac6:	785b      	ldrb	r3, [r3, #1]
     ac8:	b2db      	uxtb	r3, r3
     aca:	2b31      	cmp	r3, #49	; 0x31
     acc:	d1aa      	bne.n	a24 <laser_info_com+0x1c>
			laser_command_ptr = laser_Icommand3;
     ace:	4947      	ldr	r1, [pc, #284]	; (bec <laser_info_com+0x1e4>)
     ad0:	4b42      	ldr	r3, [pc, #264]	; (bdc <laser_info_com+0x1d4>)
     ad2:	6019      	str	r1, [r3, #0]
			write_laser('1', laser_command_ptr);
     ad4:	2031      	movs	r0, #49	; 0x31
     ad6:	4b42      	ldr	r3, [pc, #264]	; (be0 <laser_info_com+0x1d8>)
     ad8:	4798      	blx	r3
			break;
     ada:	bd08      	pop	{r3, pc}
			laser_command_ptr = laser_Icommand4;
     adc:	4944      	ldr	r1, [pc, #272]	; (bf0 <laser_info_com+0x1e8>)
     ade:	4b3f      	ldr	r3, [pc, #252]	; (bdc <laser_info_com+0x1d4>)
     ae0:	6019      	str	r1, [r3, #0]
			write_laser('0', laser_command_ptr);
     ae2:	2030      	movs	r0, #48	; 0x30
     ae4:	4b3e      	ldr	r3, [pc, #248]	; (be0 <laser_info_com+0x1d8>)
     ae6:	4798      	blx	r3
	if(*(terminal_input_array_ptr+1) == '1'){	
     ae8:	4b3a      	ldr	r3, [pc, #232]	; (bd4 <laser_info_com+0x1cc>)
     aea:	681b      	ldr	r3, [r3, #0]
     aec:	785b      	ldrb	r3, [r3, #1]
     aee:	b2db      	uxtb	r3, r3
     af0:	2b31      	cmp	r3, #49	; 0x31
     af2:	d197      	bne.n	a24 <laser_info_com+0x1c>
			laser_command_ptr = laser_Icommand4;
     af4:	493e      	ldr	r1, [pc, #248]	; (bf0 <laser_info_com+0x1e8>)
     af6:	4b39      	ldr	r3, [pc, #228]	; (bdc <laser_info_com+0x1d4>)
     af8:	6019      	str	r1, [r3, #0]
			write_laser('1', laser_command_ptr);
     afa:	2031      	movs	r0, #49	; 0x31
     afc:	4b38      	ldr	r3, [pc, #224]	; (be0 <laser_info_com+0x1d8>)
     afe:	4798      	blx	r3
			break;
     b00:	bd08      	pop	{r3, pc}
			laser_command_ptr = laser_Icommand5;
     b02:	493c      	ldr	r1, [pc, #240]	; (bf4 <laser_info_com+0x1ec>)
     b04:	4b35      	ldr	r3, [pc, #212]	; (bdc <laser_info_com+0x1d4>)
     b06:	6019      	str	r1, [r3, #0]
			write_laser('0', laser_command_ptr);
     b08:	2030      	movs	r0, #48	; 0x30
     b0a:	4b35      	ldr	r3, [pc, #212]	; (be0 <laser_info_com+0x1d8>)
     b0c:	4798      	blx	r3
	if(*(terminal_input_array_ptr+1) == '1'){	
     b0e:	4b31      	ldr	r3, [pc, #196]	; (bd4 <laser_info_com+0x1cc>)
     b10:	681b      	ldr	r3, [r3, #0]
     b12:	785b      	ldrb	r3, [r3, #1]
     b14:	b2db      	uxtb	r3, r3
     b16:	2b31      	cmp	r3, #49	; 0x31
     b18:	d184      	bne.n	a24 <laser_info_com+0x1c>
			laser_command_ptr = laser_Icommand5;
     b1a:	4936      	ldr	r1, [pc, #216]	; (bf4 <laser_info_com+0x1ec>)
     b1c:	4b2f      	ldr	r3, [pc, #188]	; (bdc <laser_info_com+0x1d4>)
     b1e:	6019      	str	r1, [r3, #0]
			write_laser('1', laser_command_ptr);
     b20:	2031      	movs	r0, #49	; 0x31
     b22:	4b2f      	ldr	r3, [pc, #188]	; (be0 <laser_info_com+0x1d8>)
     b24:	4798      	blx	r3
			break;
     b26:	bd08      	pop	{r3, pc}
			laser_command_ptr = laser_Icommand6;
     b28:	4933      	ldr	r1, [pc, #204]	; (bf8 <laser_info_com+0x1f0>)
     b2a:	4b2c      	ldr	r3, [pc, #176]	; (bdc <laser_info_com+0x1d4>)
     b2c:	6019      	str	r1, [r3, #0]
			write_laser('0', laser_command_ptr);
     b2e:	2030      	movs	r0, #48	; 0x30
     b30:	4b2b      	ldr	r3, [pc, #172]	; (be0 <laser_info_com+0x1d8>)
     b32:	4798      	blx	r3
	if(*(terminal_input_array_ptr+1) == '1'){	
     b34:	4b27      	ldr	r3, [pc, #156]	; (bd4 <laser_info_com+0x1cc>)
     b36:	681b      	ldr	r3, [r3, #0]
     b38:	785b      	ldrb	r3, [r3, #1]
     b3a:	b2db      	uxtb	r3, r3
     b3c:	2b31      	cmp	r3, #49	; 0x31
     b3e:	f47f af71 	bne.w	a24 <laser_info_com+0x1c>
			laser_command_ptr = laser_Icommand6;
     b42:	492d      	ldr	r1, [pc, #180]	; (bf8 <laser_info_com+0x1f0>)
     b44:	4b25      	ldr	r3, [pc, #148]	; (bdc <laser_info_com+0x1d4>)
     b46:	6019      	str	r1, [r3, #0]
			write_laser('1', laser_command_ptr);
     b48:	2031      	movs	r0, #49	; 0x31
     b4a:	4b25      	ldr	r3, [pc, #148]	; (be0 <laser_info_com+0x1d8>)
     b4c:	4798      	blx	r3
			break;
     b4e:	bd08      	pop	{r3, pc}
			laser_command_ptr = laser_Icommand7;
     b50:	492a      	ldr	r1, [pc, #168]	; (bfc <laser_info_com+0x1f4>)
     b52:	4b22      	ldr	r3, [pc, #136]	; (bdc <laser_info_com+0x1d4>)
     b54:	6019      	str	r1, [r3, #0]
			write_laser('0', laser_command_ptr);
     b56:	2030      	movs	r0, #48	; 0x30
     b58:	4b21      	ldr	r3, [pc, #132]	; (be0 <laser_info_com+0x1d8>)
     b5a:	4798      	blx	r3
	if(*(terminal_input_array_ptr+1) == '1'){	
     b5c:	4b1d      	ldr	r3, [pc, #116]	; (bd4 <laser_info_com+0x1cc>)
     b5e:	681b      	ldr	r3, [r3, #0]
     b60:	785b      	ldrb	r3, [r3, #1]
     b62:	b2db      	uxtb	r3, r3
     b64:	2b31      	cmp	r3, #49	; 0x31
     b66:	f47f af5d 	bne.w	a24 <laser_info_com+0x1c>
			laser_command_ptr = laser_Icommand7;
     b6a:	4924      	ldr	r1, [pc, #144]	; (bfc <laser_info_com+0x1f4>)
     b6c:	4b1b      	ldr	r3, [pc, #108]	; (bdc <laser_info_com+0x1d4>)
     b6e:	6019      	str	r1, [r3, #0]
			write_laser('1', laser_command_ptr);
     b70:	2031      	movs	r0, #49	; 0x31
     b72:	4b1b      	ldr	r3, [pc, #108]	; (be0 <laser_info_com+0x1d8>)
     b74:	4798      	blx	r3
			break;
     b76:	bd08      	pop	{r3, pc}
			laser_command_ptr = laser_Icommand8;
     b78:	4921      	ldr	r1, [pc, #132]	; (c00 <laser_info_com+0x1f8>)
     b7a:	4b18      	ldr	r3, [pc, #96]	; (bdc <laser_info_com+0x1d4>)
     b7c:	6019      	str	r1, [r3, #0]
			write_laser('0', laser_command_ptr);
     b7e:	2030      	movs	r0, #48	; 0x30
     b80:	4b17      	ldr	r3, [pc, #92]	; (be0 <laser_info_com+0x1d8>)
     b82:	4798      	blx	r3
	if(*(terminal_input_array_ptr+1) == '1'){	
     b84:	4b13      	ldr	r3, [pc, #76]	; (bd4 <laser_info_com+0x1cc>)
     b86:	681b      	ldr	r3, [r3, #0]
     b88:	785b      	ldrb	r3, [r3, #1]
     b8a:	b2db      	uxtb	r3, r3
     b8c:	2b31      	cmp	r3, #49	; 0x31
     b8e:	f47f af49 	bne.w	a24 <laser_info_com+0x1c>
			laser_command_ptr = laser_Icommand8;
     b92:	491b      	ldr	r1, [pc, #108]	; (c00 <laser_info_com+0x1f8>)
     b94:	4b11      	ldr	r3, [pc, #68]	; (bdc <laser_info_com+0x1d4>)
     b96:	6019      	str	r1, [r3, #0]
			write_laser('1', laser_command_ptr);
     b98:	2031      	movs	r0, #49	; 0x31
     b9a:	4b11      	ldr	r3, [pc, #68]	; (be0 <laser_info_com+0x1d8>)
     b9c:	4798      	blx	r3
}
     b9e:	e741      	b.n	a24 <laser_info_com+0x1c>
		switch(temp){
     ba0:	3b30      	subs	r3, #48	; 0x30
     ba2:	2b08      	cmp	r3, #8
     ba4:	f63f af3e 	bhi.w	a24 <laser_info_com+0x1c>
     ba8:	a201      	add	r2, pc, #4	; (adr r2, bb0 <laser_info_com+0x1a8>)
     baa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
     bae:	bf00      	nop
     bb0:	00000a5d 	.word	0x00000a5d
     bb4:	00000a83 	.word	0x00000a83
     bb8:	00000aa9 	.word	0x00000aa9
     bbc:	00000acf 	.word	0x00000acf
     bc0:	00000af5 	.word	0x00000af5
     bc4:	00000b1b 	.word	0x00000b1b
     bc8:	00000b43 	.word	0x00000b43
     bcc:	00000b6b 	.word	0x00000b6b
     bd0:	00000b93 	.word	0x00000b93
     bd4:	20000bc8 	.word	0x20000bc8
     bd8:	20000010 	.word	0x20000010
     bdc:	20000bfc 	.word	0x20000bfc
     be0:	000009b1 	.word	0x000009b1
     be4:	20000018 	.word	0x20000018
     be8:	2000001c 	.word	0x2000001c
     bec:	20000024 	.word	0x20000024
     bf0:	2000002c 	.word	0x2000002c
     bf4:	20000030 	.word	0x20000030
     bf8:	20000034 	.word	0x20000034
     bfc:	2000003c 	.word	0x2000003c
     c00:	20000040 	.word	0x20000040

00000c04 <laser_com>:
void laser_com(void){
     c04:	b508      	push	{r3, lr}
	if(*(terminal_input_array_ptr+1) == '0'){
     c06:	4b1b      	ldr	r3, [pc, #108]	; (c74 <laser_com+0x70>)
     c08:	681a      	ldr	r2, [r3, #0]
     c0a:	7853      	ldrb	r3, [r2, #1]
     c0c:	b2db      	uxtb	r3, r3
     c0e:	2b30      	cmp	r3, #48	; 0x30
     c10:	d004      	beq.n	c1c <laser_com+0x18>
	else if(*(terminal_input_array_ptr+1) == '1'){
     c12:	7853      	ldrb	r3, [r2, #1]
     c14:	b2db      	uxtb	r3, r3
     c16:	2b31      	cmp	r3, #49	; 0x31
     c18:	d016      	beq.n	c48 <laser_com+0x44>
     c1a:	bd08      	pop	{r3, pc}
		if(*(terminal_input_array_ptr+2) == '0'){
     c1c:	7893      	ldrb	r3, [r2, #2]
     c1e:	b2db      	uxtb	r3, r3
     c20:	2b30      	cmp	r3, #48	; 0x30
     c22:	d00a      	beq.n	c3a <laser_com+0x36>
		else if(*(terminal_input_array_ptr+2) == '1'){
     c24:	7893      	ldrb	r3, [r2, #2]
     c26:	b2db      	uxtb	r3, r3
     c28:	2b31      	cmp	r3, #49	; 0x31
     c2a:	d1f6      	bne.n	c1a <laser_com+0x16>
			laser_command_ptr = laser_command1;
     c2c:	4912      	ldr	r1, [pc, #72]	; (c78 <laser_com+0x74>)
     c2e:	4b13      	ldr	r3, [pc, #76]	; (c7c <laser_com+0x78>)
     c30:	6019      	str	r1, [r3, #0]
			write_laser('0', laser_command_ptr);
     c32:	2030      	movs	r0, #48	; 0x30
     c34:	4b12      	ldr	r3, [pc, #72]	; (c80 <laser_com+0x7c>)
     c36:	4798      	blx	r3
     c38:	bd08      	pop	{r3, pc}
			laser_command_ptr = laser_command0;
     c3a:	4912      	ldr	r1, [pc, #72]	; (c84 <laser_com+0x80>)
     c3c:	4b0f      	ldr	r3, [pc, #60]	; (c7c <laser_com+0x78>)
     c3e:	6019      	str	r1, [r3, #0]
			write_laser('0', laser_command_ptr);
     c40:	2030      	movs	r0, #48	; 0x30
     c42:	4b0f      	ldr	r3, [pc, #60]	; (c80 <laser_com+0x7c>)
     c44:	4798      	blx	r3
     c46:	bd08      	pop	{r3, pc}
		if(*(terminal_input_array_ptr+2) == '0'){
     c48:	7893      	ldrb	r3, [r2, #2]
     c4a:	b2db      	uxtb	r3, r3
     c4c:	2b30      	cmp	r3, #48	; 0x30
     c4e:	d00a      	beq.n	c66 <laser_com+0x62>
		else if(*(terminal_input_array_ptr+2) == '1'){
     c50:	7893      	ldrb	r3, [r2, #2]
     c52:	b2db      	uxtb	r3, r3
     c54:	2b31      	cmp	r3, #49	; 0x31
     c56:	d1e0      	bne.n	c1a <laser_com+0x16>
			laser_command_ptr = laser_command1;
     c58:	4907      	ldr	r1, [pc, #28]	; (c78 <laser_com+0x74>)
     c5a:	4b08      	ldr	r3, [pc, #32]	; (c7c <laser_com+0x78>)
     c5c:	6019      	str	r1, [r3, #0]
			write_laser('1', laser_command_ptr);
     c5e:	2031      	movs	r0, #49	; 0x31
     c60:	4b07      	ldr	r3, [pc, #28]	; (c80 <laser_com+0x7c>)
     c62:	4798      	blx	r3
}
     c64:	e7d9      	b.n	c1a <laser_com+0x16>
			laser_command_ptr = laser_command0;
     c66:	4907      	ldr	r1, [pc, #28]	; (c84 <laser_com+0x80>)
     c68:	4b04      	ldr	r3, [pc, #16]	; (c7c <laser_com+0x78>)
     c6a:	6019      	str	r1, [r3, #0]
			write_laser('1', laser_command_ptr);
     c6c:	2031      	movs	r0, #49	; 0x31
     c6e:	4b04      	ldr	r3, [pc, #16]	; (c80 <laser_com+0x7c>)
     c70:	4798      	blx	r3
     c72:	bd08      	pop	{r3, pc}
     c74:	20000bc8 	.word	0x20000bc8
     c78:	2000004c 	.word	0x2000004c
     c7c:	20000bfc 	.word	0x20000bfc
     c80:	000009b1 	.word	0x000009b1
     c84:	20000048 	.word	0x20000048

00000c88 <laser_start_seq>:
		//uart1->DATA.reg = 13;
	}
	
} 
/* Laser Start Sequence */
void laser_start_seq(void){
     c88:	b570      	push	{r4, r5, r6, lr}
	laser_command_ptr = laser_Scommand0;	//disable auto start
     c8a:	4d0e      	ldr	r5, [pc, #56]	; (cc4 <laser_start_seq+0x3c>)
     c8c:	4e0e      	ldr	r6, [pc, #56]	; (cc8 <laser_start_seq+0x40>)
     c8e:	f106 0144 	add.w	r1, r6, #68	; 0x44
     c92:	6029      	str	r1, [r5, #0]
	write_laser('0', laser_command_ptr);
     c94:	2030      	movs	r0, #48	; 0x30
     c96:	4c0d      	ldr	r4, [pc, #52]	; (ccc <laser_start_seq+0x44>)
     c98:	47a0      	blx	r4
	write_laser('1', laser_command_ptr);
     c9a:	6829      	ldr	r1, [r5, #0]
     c9c:	2031      	movs	r0, #49	; 0x31
     c9e:	47a0      	blx	r4
	laser_command_ptr = laser_Scommand1;	//disable direct ctrl
     ca0:	f106 0150 	add.w	r1, r6, #80	; 0x50
     ca4:	6029      	str	r1, [r5, #0]
	write_laser('0', laser_command_ptr);
     ca6:	2030      	movs	r0, #48	; 0x30
     ca8:	47a0      	blx	r4
	write_laser('1', laser_command_ptr);
     caa:	6829      	ldr	r1, [r5, #0]
     cac:	2031      	movs	r0, #49	; 0x31
     cae:	47a0      	blx	r4
	laser_command_ptr = laser_command0;	//turn off lasers as a precautionary measure
     cb0:	f106 0138 	add.w	r1, r6, #56	; 0x38
     cb4:	6029      	str	r1, [r5, #0]
	write_laser('0', laser_command_ptr);
     cb6:	2030      	movs	r0, #48	; 0x30
     cb8:	47a0      	blx	r4
	write_laser('1', laser_command_ptr);
     cba:	6829      	ldr	r1, [r5, #0]
     cbc:	2031      	movs	r0, #49	; 0x31
     cbe:	47a0      	blx	r4
     cc0:	bd70      	pop	{r4, r5, r6, pc}
     cc2:	bf00      	nop
     cc4:	20000bfc 	.word	0x20000bfc
     cc8:	20000010 	.word	0x20000010
     ccc:	000009b1 	.word	0x000009b1

00000cd0 <laser_key_EIC_setup>:
/******************************************************
*  If laser is beig turned on or interlock is set
*  key must be toggled 
*  ***************************************************/
void laser_key_EIC_setup(void){
	EIC->CTRLA.reg = 0;
     cd0:	2200      	movs	r2, #0
     cd2:	4b1b      	ldr	r3, [pc, #108]	; (d40 <laser_key_EIC_setup+0x70>)
     cd4:	701a      	strb	r2, [r3, #0]
	while(EIC->SYNCBUSY.reg){}
     cd6:	461a      	mov	r2, r3
     cd8:	6853      	ldr	r3, [r2, #4]
     cda:	2b00      	cmp	r3, #0
     cdc:	d1fc      	bne.n	cd8 <laser_key_EIC_setup+0x8>
	EIC->CTRLA.bit.CKSEL = 0;	//EIC is clocked by GCLK
     cde:	4b18      	ldr	r3, [pc, #96]	; (d40 <laser_key_EIC_setup+0x70>)
     ce0:	781a      	ldrb	r2, [r3, #0]
     ce2:	f36f 1204 	bfc	r2, #4, #1
     ce6:	701a      	strb	r2, [r3, #0]
	EIC->INTENSET.reg |= 1<<11;	
     ce8:	691a      	ldr	r2, [r3, #16]
     cea:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
     cee:	611a      	str	r2, [r3, #16]
	EIC->ASYNCH.reg |= 1<<11;	//asynchronous mode
     cf0:	699a      	ldr	r2, [r3, #24]
     cf2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
     cf6:	619a      	str	r2, [r3, #24]
	//EIC->CONFIG[1].bit.SENSE3 = 1;	//rising edge detection
	
	/* Debouncing */
	EIC->CONFIG[1].bit.SENSE3 = 3;	//both edge detection
     cf8:	6a1a      	ldr	r2, [r3, #32]
     cfa:	2103      	movs	r1, #3
     cfc:	f361 320e 	bfi	r2, r1, #12, #3
     d00:	621a      	str	r2, [r3, #32]
	EIC->ASYNCH.reg |= 0;	//synchronous mode
     d02:	699a      	ldr	r2, [r3, #24]
     d04:	619a      	str	r2, [r3, #24]
	EIC->DEBOUNCEN.reg |= 1<<11;
     d06:	6b1a      	ldr	r2, [r3, #48]	; 0x30
     d08:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
     d0c:	631a      	str	r2, [r3, #48]	; 0x30
	EIC->DPRESCALER.bit.TICKON = 1;	//use prescaled clk (low freq)
     d0e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
     d10:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
     d14:	635a      	str	r2, [r3, #52]	; 0x34
	EIC->DPRESCALER.bit.STATES1 = 1;	//use 3 low freq samples to validate transistion
     d16:	6b5a      	ldr	r2, [r3, #52]	; 0x34
     d18:	f042 0280 	orr.w	r2, r2, #128	; 0x80
     d1c:	635a      	str	r2, [r3, #52]	; 0x34
	EIC->DPRESCALER.bit.PRESCALER1 = 6;	//divide EIC by 64
     d1e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
     d20:	2106      	movs	r1, #6
     d22:	f361 1206 	bfi	r2, r1, #4, #3
     d26:	635a      	str	r2, [r3, #52]	; 0x34
	
	EIC->CTRLA.reg = 1<<1;	//enable
     d28:	2202      	movs	r2, #2
     d2a:	701a      	strb	r2, [r3, #0]
	while(EIC->SYNCBUSY.reg){}	
     d2c:	461a      	mov	r2, r3
     d2e:	6853      	ldr	r3, [r2, #4]
     d30:	2b00      	cmp	r3, #0
     d32:	d1fc      	bne.n	d2e <laser_key_EIC_setup+0x5e>
	NVIC->ISER[0] |= 1<<23;	//enable the NVIC handler 
     d34:	4a03      	ldr	r2, [pc, #12]	; (d44 <laser_key_EIC_setup+0x74>)
     d36:	6813      	ldr	r3, [r2, #0]
     d38:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
     d3c:	6013      	str	r3, [r2, #0]
     d3e:	4770      	bx	lr
     d40:	40002800 	.word	0x40002800
     d44:	e000e100 	.word	0xe000e100

00000d48 <EIC_11_Handler>:
*  Handler acknowledges key toggling to turn on lasers
*  Writes commands to clear fault and turn laser ON
*  Delay ~ 1s after turn ON/OFF command to actual laser turn ON/OFF
*  ***************************************************/
void EIC_11_Handler(void){
	EIC->INTFLAG.reg = 1<<11;	//clear int flag
     d48:	f44f 6200 	mov.w	r2, #2048	; 0x800
     d4c:	4b05      	ldr	r3, [pc, #20]	; (d64 <EIC_11_Handler+0x1c>)
     d4e:	615a      	str	r2, [r3, #20]
	Tc *tc = TC5;
	TcCount16 *tc5 = &tc->COUNT16;
	tc5->CTRLBSET.bit.CMD = 1;	//force retrigger of 1s timer
     d50:	4a05      	ldr	r2, [pc, #20]	; (d68 <EIC_11_Handler+0x20>)
     d52:	7953      	ldrb	r3, [r2, #5]
     d54:	2101      	movs	r1, #1
     d56:	f361 1347 	bfi	r3, r1, #5, #3
     d5a:	7153      	strb	r3, [r2, #5]
	while(tc5->SYNCBUSY.reg){}	//wait for sync of disable
     d5c:	6913      	ldr	r3, [r2, #16]
     d5e:	2b00      	cmp	r3, #0
     d60:	d1fc      	bne.n	d5c <EIC_11_Handler+0x14>
// 		EIC_pinstate = true;
// 	}
// 	else if(EIC->PINSTATE.reg == 0){
// 		EIC_pinstate = false;
// 	}
}
     d62:	4770      	bx	lr
     d64:	40002800 	.word	0x40002800
     d68:	42001800 	.word	0x42001800

00000d6c <laser_key_delay_timer_setup>:

/* TC5 Creates a delay of ~1s when laser key is toggled until turn ON/OFF */
void laser_key_delay_timer_setup(void){	
	Tc *tc = TC5;
	TcCount16 *tc5 = &tc->COUNT16;
	tc5->CTRLA.reg = 0;	//disable the TC5
     d6c:	2200      	movs	r2, #0
     d6e:	4b19      	ldr	r3, [pc, #100]	; (dd4 <laser_key_delay_timer_setup+0x68>)
     d70:	601a      	str	r2, [r3, #0]
	while(tc5->SYNCBUSY.reg){}	//wait for sync of disable
     d72:	461a      	mov	r2, r3
     d74:	6913      	ldr	r3, [r2, #16]
     d76:	2b00      	cmp	r3, #0
     d78:	d1fc      	bne.n	d74 <laser_key_delay_timer_setup+0x8>
	tc5->CTRLA.bit.PRESCALER = 4;	//divide by 2^n;
     d7a:	4b16      	ldr	r3, [pc, #88]	; (dd4 <laser_key_delay_timer_setup+0x68>)
     d7c:	681a      	ldr	r2, [r3, #0]
     d7e:	2104      	movs	r1, #4
     d80:	f361 220a 	bfi	r2, r1, #8, #3
     d84:	601a      	str	r2, [r3, #0]
	tc5->CTRLA.bit.MODE = 0;	//16 bit mode
     d86:	681a      	ldr	r2, [r3, #0]
     d88:	f36f 0283 	bfc	r2, #2, #2
     d8c:	601a      	str	r2, [r3, #0]
	tc5->CTRLBSET.bit.ONESHOT = 1;	//turn on one shot mode
     d8e:	795a      	ldrb	r2, [r3, #5]
     d90:	430a      	orrs	r2, r1
     d92:	715a      	strb	r2, [r3, #5]
	while(tc5->SYNCBUSY.reg){}	//wait for sync of disable
     d94:	461a      	mov	r2, r3
     d96:	6913      	ldr	r3, [r2, #16]
     d98:	2b00      	cmp	r3, #0
     d9a:	d1fc      	bne.n	d96 <laser_key_delay_timer_setup+0x2a>
	tc5->INTENSET.bit.OVF = 1;	//enable the overflow interrupt
     d9c:	4a0d      	ldr	r2, [pc, #52]	; (dd4 <laser_key_delay_timer_setup+0x68>)
     d9e:	7a53      	ldrb	r3, [r2, #9]
     da0:	f043 0301 	orr.w	r3, r3, #1
     da4:	7253      	strb	r3, [r2, #9]
	while(tc5->SYNCBUSY.reg){}	//wait for sync of disable
     da6:	6913      	ldr	r3, [r2, #16]
     da8:	2b00      	cmp	r3, #0
     daa:	d1fc      	bne.n	da6 <laser_key_delay_timer_setup+0x3a>
	tc5->CTRLA.reg |= 1<<1;	//enable the TC5
     dac:	4a09      	ldr	r2, [pc, #36]	; (dd4 <laser_key_delay_timer_setup+0x68>)
     dae:	6813      	ldr	r3, [r2, #0]
     db0:	f043 0302 	orr.w	r3, r3, #2
     db4:	6013      	str	r3, [r2, #0]
	while(tc5->SYNCBUSY.reg){}	//wait for sync of disable
     db6:	6913      	ldr	r3, [r2, #16]
     db8:	2b00      	cmp	r3, #0
     dba:	d1fc      	bne.n	db6 <laser_key_delay_timer_setup+0x4a>
	tc5->CTRLBSET.bit.CMD = 2;	//stop. This is here because it starts counting right away and it needs to start by EIC
     dbc:	4a05      	ldr	r2, [pc, #20]	; (dd4 <laser_key_delay_timer_setup+0x68>)
     dbe:	7953      	ldrb	r3, [r2, #5]
     dc0:	2102      	movs	r1, #2
     dc2:	f361 1347 	bfi	r3, r1, #5, #3
     dc6:	7153      	strb	r3, [r2, #5]
	NVIC->ISER[3] |= 1<<16;	//enable the NVIC handler for TC5
     dc8:	4a03      	ldr	r2, [pc, #12]	; (dd8 <laser_key_delay_timer_setup+0x6c>)
     dca:	68d3      	ldr	r3, [r2, #12]
     dcc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
     dd0:	60d3      	str	r3, [r2, #12]
     dd2:	4770      	bx	lr
     dd4:	42001800 	.word	0x42001800
     dd8:	e000e100 	.word	0xe000e100

00000ddc <TC5_Handler>:
}

void TC5_Handler(void){
     ddc:	b570      	push	{r4, r5, r6, lr}
	Tc *tc = TC5;
	TcCount16 *tc5 = &tc->COUNT16;
	tc5->INTFLAG.bit.OVF = 1;	//clear the int flag
     dde:	4a15      	ldr	r2, [pc, #84]	; (e34 <TC5_Handler+0x58>)
     de0:	7a93      	ldrb	r3, [r2, #10]
     de2:	f043 0301 	orr.w	r3, r3, #1
     de6:	7293      	strb	r3, [r2, #10]
	while(tc5->SYNCBUSY.reg){}	//wait for sync of disable
     de8:	6913      	ldr	r3, [r2, #16]
     dea:	2b00      	cmp	r3, #0
     dec:	d1fc      	bne.n	de8 <TC5_Handler+0xc>
		
	/* Write to lasers to restart */
	//if(EIC_pinstate){
		if(EIC->PINSTATE.reg == 0x800){
     dee:	4b12      	ldr	r3, [pc, #72]	; (e38 <TC5_Handler+0x5c>)
     df0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
     df2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
     df6:	d009      	beq.n	e0c <TC5_Handler+0x30>
		write_laser('1', laser_command_ptr);
	}
	
	else{
		/* Turn Laser OFF */
		laser_command_ptr = laser_command0;
     df8:	4d10      	ldr	r5, [pc, #64]	; (e3c <TC5_Handler+0x60>)
     dfa:	4911      	ldr	r1, [pc, #68]	; (e40 <TC5_Handler+0x64>)
     dfc:	6029      	str	r1, [r5, #0]
		write_laser('0', laser_command_ptr);
     dfe:	2030      	movs	r0, #48	; 0x30
     e00:	4c10      	ldr	r4, [pc, #64]	; (e44 <TC5_Handler+0x68>)
     e02:	47a0      	blx	r4
		write_laser('1', laser_command_ptr);
     e04:	6829      	ldr	r1, [r5, #0]
     e06:	2031      	movs	r0, #49	; 0x31
     e08:	47a0      	blx	r4
     e0a:	bd70      	pop	{r4, r5, r6, pc}
		laser_command_ptr = laser_command2;
     e0c:	4e0b      	ldr	r6, [pc, #44]	; (e3c <TC5_Handler+0x60>)
     e0e:	4c0e      	ldr	r4, [pc, #56]	; (e48 <TC5_Handler+0x6c>)
     e10:	f104 015c 	add.w	r1, r4, #92	; 0x5c
     e14:	6031      	str	r1, [r6, #0]
		write_laser('0', laser_command_ptr);
     e16:	2030      	movs	r0, #48	; 0x30
     e18:	4d0a      	ldr	r5, [pc, #40]	; (e44 <TC5_Handler+0x68>)
     e1a:	47a8      	blx	r5
		write_laser('1', laser_command_ptr);		
     e1c:	6831      	ldr	r1, [r6, #0]
     e1e:	2031      	movs	r0, #49	; 0x31
     e20:	47a8      	blx	r5
		laser_command_ptr = laser_command1;
     e22:	f104 013c 	add.w	r1, r4, #60	; 0x3c
     e26:	6031      	str	r1, [r6, #0]
		write_laser('0', laser_command_ptr);
     e28:	2030      	movs	r0, #48	; 0x30
     e2a:	47a8      	blx	r5
		write_laser('1', laser_command_ptr);
     e2c:	6831      	ldr	r1, [r6, #0]
     e2e:	2031      	movs	r0, #49	; 0x31
     e30:	47a8      	blx	r5
     e32:	bd70      	pop	{r4, r5, r6, pc}
     e34:	42001800 	.word	0x42001800
     e38:	40002800 	.word	0x40002800
     e3c:	20000bfc 	.word	0x20000bfc
     e40:	20000048 	.word	0x20000048
     e44:	000009b1 	.word	0x000009b1
     e48:	20000010 	.word	0x20000010

00000e4c <clock_setup>:
}

/* CLock source is 12MHz divided to 1MHz */
void clock_setup(void){
	/* 12MHz crystal on board selected mapped to PB22/PB23 */
	OSCCTRL->XOSCCTRL[1].bit.ENALC = 1;	//enables auto loop ctrl to control amp of osc
     e4c:	4b32      	ldr	r3, [pc, #200]	; (f18 <clock_setup+0xcc>)
     e4e:	699a      	ldr	r2, [r3, #24]
     e50:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
     e54:	619a      	str	r2, [r3, #24]
	OSCCTRL->XOSCCTRL[1].bit.IMULT = 4;
     e56:	699a      	ldr	r2, [r3, #24]
     e58:	2104      	movs	r1, #4
     e5a:	f361 22ce 	bfi	r2, r1, #11, #4
     e5e:	619a      	str	r2, [r3, #24]
	OSCCTRL->XOSCCTRL[1].bit.IPTAT = 3;
     e60:	699a      	ldr	r2, [r3, #24]
     e62:	f442 62c0 	orr.w	r2, r2, #1536	; 0x600
     e66:	619a      	str	r2, [r3, #24]
	OSCCTRL->XOSCCTRL[1].bit.ONDEMAND = 1;
     e68:	699a      	ldr	r2, [r3, #24]
     e6a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
     e6e:	619a      	str	r2, [r3, #24]
	OSCCTRL->XOSCCTRL[1].bit.RUNSTDBY = 1;
     e70:	699a      	ldr	r2, [r3, #24]
     e72:	f042 0240 	orr.w	r2, r2, #64	; 0x40
     e76:	619a      	str	r2, [r3, #24]
	OSCCTRL->XOSCCTRL[1].bit.XTALEN = 1;	//select ext crystal osc mode
     e78:	699a      	ldr	r2, [r3, #24]
     e7a:	430a      	orrs	r2, r1
     e7c:	619a      	str	r2, [r3, #24]
	OSCCTRL->XOSCCTRL[1].bit.ENABLE = 1;
     e7e:	699a      	ldr	r2, [r3, #24]
     e80:	f042 0202 	orr.w	r2, r2, #2
     e84:	619a      	str	r2, [r3, #24]
	
	GCLK->GENCTRL[0].reg = GCLK_GENCTRL_SRC_XOSC1 | GCLK_GENCTRL_RUNSTDBY | !(GCLK_GENCTRL_DIVSEL) | GCLK_GENCTRL_OE | GCLK_GENCTRL_GENEN | GCLK_GENCTRL_DIV(12);	//divide by 12 = 1MHz
     e86:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
     e8a:	4a24      	ldr	r2, [pc, #144]	; (f1c <clock_setup+0xd0>)
     e8c:	621a      	str	r2, [r3, #32]
	GCLK->GENCTRL[1].reg = GCLK_GENCTRL_SRC_XOSC1 | GCLK_GENCTRL_RUNSTDBY | !(GCLK_GENCTRL_DIVSEL) | GCLK_GENCTRL_OE | GCLK_GENCTRL_GENEN | GCLK_GENCTRL_DIV(1);	//divide by 1 = 12MHz
     e8e:	f5a2 2230 	sub.w	r2, r2, #720896	; 0xb0000
     e92:	625a      	str	r2, [r3, #36]	; 0x24
	while(GCLK->SYNCBUSY.reg){}	//wait for sync
     e94:	461a      	mov	r2, r3
     e96:	6853      	ldr	r3, [r2, #4]
     e98:	2b00      	cmp	r3, #0
     e9a:	d1fc      	bne.n	e96 <clock_setup+0x4a>
	
	GCLK->PCHCTRL[7].bit.CHEN = 0;	//disable for safety first
     e9c:	4b20      	ldr	r3, [pc, #128]	; (f20 <clock_setup+0xd4>)
     e9e:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
     ea2:	f36f 1286 	bfc	r2, #6, #1
     ea6:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
	GCLK->PCHCTRL[7].reg = GCLK_PCHCTRL_CHEN | GCLK_PCHCTRL_GEN_GCLK0;	//SERCOM0
     eaa:	2240      	movs	r2, #64	; 0x40
     eac:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
	GCLK->PCHCTRL[36].reg = GCLK_PCHCTRL_CHEN | GCLK_PCHCTRL_GEN_GCLK0;	//SERCOM6
     eb0:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
	GCLK->PCHCTRL[30].reg = GCLK_PCHCTRL_CHEN | GCLK_PCHCTRL_GEN_GCLK0;	//TC4/TC5
     eb4:	f8c3 20f8 	str.w	r2, [r3, #248]	; 0xf8
	GCLK->PCHCTRL[40].reg = GCLK_PCHCTRL_CHEN | GCLK_PCHCTRL_GEN_GCLK0;	//ADC0
     eb8:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
	GCLK->PCHCTRL[41].reg = GCLK_PCHCTRL_CHEN | GCLK_PCHCTRL_GEN_GCLK0;	//ADC1
     ebc:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
	GCLK->PCHCTRL[4].reg = GCLK_PCHCTRL_CHEN | GCLK_PCHCTRL_GEN_GCLK0;	//EIC
     ec0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	GCLK->PCHCTRL[8].reg = GCLK_PCHCTRL_CHEN | GCLK_PCHCTRL_GEN_GCLK1;	//SERCOM1
     ec4:	2241      	movs	r2, #65	; 0x41
     ec6:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	GCLK->PCHCTRL[23].reg = GCLK_PCHCTRL_CHEN | GCLK_PCHCTRL_GEN_GCLK1;	//SERCOM2
     eca:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc


	MCLK->CPUDIV.reg = 1;	//divide by 1
     ece:	f5a3 53a0 	sub.w	r3, r3, #5120	; 0x1400
     ed2:	2201      	movs	r2, #1
     ed4:	715a      	strb	r2, [r3, #5]
	MCLK->APBAMASK.reg |= MCLK_APBAMASK_SERCOM0;	//unmask sercom0
     ed6:	695a      	ldr	r2, [r3, #20]
     ed8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
     edc:	615a      	str	r2, [r3, #20]
	MCLK->APBDMASK.reg |= MCLK_APBDMASK_SERCOM6;	//unmask sercom6
     ede:	6a1a      	ldr	r2, [r3, #32]
     ee0:	f042 0204 	orr.w	r2, r2, #4
     ee4:	621a      	str	r2, [r3, #32]
	MCLK->APBCMASK.reg |= MCLK_APBCMASK_TC4;	//unmask TC4
     ee6:	69da      	ldr	r2, [r3, #28]
     ee8:	f042 0220 	orr.w	r2, r2, #32
     eec:	61da      	str	r2, [r3, #28]
	MCLK->APBCMASK.reg |= MCLK_APBCMASK_TC5;	//unmask TC5
     eee:	69da      	ldr	r2, [r3, #28]
     ef0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
     ef4:	61da      	str	r2, [r3, #28]
	MCLK->APBDMASK.reg |= MCLK_APBDMASK_ADC1 | MCLK_APBDMASK_ADC0;//unmask ADC1
     ef6:	6a1a      	ldr	r2, [r3, #32]
     ef8:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
     efc:	621a      	str	r2, [r3, #32]
	MCLK->APBAMASK.reg |= MCLK_APBAMASK_EIC;	//unmask EIC
     efe:	695a      	ldr	r2, [r3, #20]
     f00:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
     f04:	615a      	str	r2, [r3, #20]
	MCLK->APBAMASK.reg |= MCLK_APBAMASK_SERCOM1;	//unmask sercom1
     f06:	695a      	ldr	r2, [r3, #20]
     f08:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
     f0c:	615a      	str	r2, [r3, #20]
	MCLK->APBBMASK.reg |= MCLK_APBBMASK_SERCOM2;	//unmask sercom2
     f0e:	699a      	ldr	r2, [r3, #24]
     f10:	f442 7200 	orr.w	r2, r2, #512	; 0x200
     f14:	619a      	str	r2, [r3, #24]
     f16:	4770      	bx	lr
     f18:	40001000 	.word	0x40001000
     f1c:	000c2901 	.word	0x000c2901
     f20:	40001c00 	.word	0x40001c00

00000f24 <port_control>:
void port_control(void){
	
		Port *por = PORT;
		PortGroup *porB = &(por->Group[1]);
		
	if((*(terminal_input_array_ptr+1) >= 48) && (*(terminal_input_array_ptr+1) <= 57)){	//looking for number keys only
     f24:	4b4b      	ldr	r3, [pc, #300]	; (1054 <port_control+0x130>)
     f26:	681a      	ldr	r2, [r3, #0]
     f28:	7853      	ldrb	r3, [r2, #1]
     f2a:	b2db      	uxtb	r3, r3
     f2c:	2b2f      	cmp	r3, #47	; 0x2f
     f2e:	d92f      	bls.n	f90 <port_control+0x6c>
     f30:	7853      	ldrb	r3, [r2, #1]
     f32:	b2db      	uxtb	r3, r3
     f34:	2b39      	cmp	r3, #57	; 0x39
     f36:	d82b      	bhi.n	f90 <port_control+0x6c>
		if((*(terminal_input_array_ptr+2) >= 48) && (*(terminal_input_array_ptr+2) <= 57)){	//looking for number keys only
     f38:	7893      	ldrb	r3, [r2, #2]
     f3a:	b2db      	uxtb	r3, r3
     f3c:	2b2f      	cmp	r3, #47	; 0x2f
     f3e:	d927      	bls.n	f90 <port_control+0x6c>
     f40:	7893      	ldrb	r3, [r2, #2]
     f42:	b2db      	uxtb	r3, r3
     f44:	2b39      	cmp	r3, #57	; 0x39
     f46:	d823      	bhi.n	f90 <port_control+0x6c>
void port_control(void){
     f48:	b082      	sub	sp, #8
			volatile int zone = (*(terminal_input_array_ptr+1) - 48) * 10;
     f4a:	7853      	ldrb	r3, [r2, #1]
     f4c:	3b30      	subs	r3, #48	; 0x30
     f4e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
     f52:	005b      	lsls	r3, r3, #1
     f54:	9301      	str	r3, [sp, #4]
			zone += *(terminal_input_array_ptr+2) - 48;
     f56:	7893      	ldrb	r3, [r2, #2]
     f58:	9901      	ldr	r1, [sp, #4]
     f5a:	3b30      	subs	r3, #48	; 0x30
     f5c:	440b      	add	r3, r1
     f5e:	9301      	str	r3, [sp, #4]
			
			switch(zone){
     f60:	9b01      	ldr	r3, [sp, #4]
     f62:	2b03      	cmp	r3, #3
     f64:	d813      	bhi.n	f8e <port_control+0x6a>
     f66:	e8df f003 	tbb	[pc, r3]
     f6a:	2002      	.short	0x2002
     f6c:	583c      	.short	0x583c
				case 0:
				if(*(terminal_input_array_ptr+3) == 'L' || *(terminal_input_array_ptr+3) == 'l'){
     f6e:	78d3      	ldrb	r3, [r2, #3]
     f70:	b2db      	uxtb	r3, r3
     f72:	2b4c      	cmp	r3, #76	; 0x4c
     f74:	d00d      	beq.n	f92 <port_control+0x6e>
     f76:	78d3      	ldrb	r3, [r2, #3]
     f78:	b2db      	uxtb	r3, r3
     f7a:	2b6c      	cmp	r3, #108	; 0x6c
     f7c:	d009      	beq.n	f92 <port_control+0x6e>
					porB->OUTCLR.reg = D00;
				}
				else if(*(terminal_input_array_ptr+3) == 'H' || *(terminal_input_array_ptr+3) == 'h'){
     f7e:	78d3      	ldrb	r3, [r2, #3]
     f80:	b2db      	uxtb	r3, r3
     f82:	2b48      	cmp	r3, #72	; 0x48
     f84:	d00b      	beq.n	f9e <port_control+0x7a>
     f86:	78d3      	ldrb	r3, [r2, #3]
     f88:	b2db      	uxtb	r3, r3
     f8a:	2b68      	cmp	r3, #104	; 0x68
     f8c:	d007      	beq.n	f9e <port_control+0x7a>
				default:
				break;
			}
		}
	}
}
     f8e:	b002      	add	sp, #8
     f90:	4770      	bx	lr
					porB->OUTCLR.reg = D00;
     f92:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
     f96:	4b30      	ldr	r3, [pc, #192]	; (1058 <port_control+0x134>)
     f98:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
     f9c:	e7f7      	b.n	f8e <port_control+0x6a>
					porB->OUTSET.reg = D00;
     f9e:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
     fa2:	4b2d      	ldr	r3, [pc, #180]	; (1058 <port_control+0x134>)
     fa4:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
     fa8:	e7f1      	b.n	f8e <port_control+0x6a>
				if(*(terminal_input_array_ptr+3) == 'L' || *(terminal_input_array_ptr+3) == 'l'){
     faa:	78d3      	ldrb	r3, [r2, #3]
     fac:	b2db      	uxtb	r3, r3
     fae:	2b4c      	cmp	r3, #76	; 0x4c
     fb0:	d011      	beq.n	fd6 <port_control+0xb2>
     fb2:	78d3      	ldrb	r3, [r2, #3]
     fb4:	b2db      	uxtb	r3, r3
     fb6:	2b6c      	cmp	r3, #108	; 0x6c
     fb8:	d00d      	beq.n	fd6 <port_control+0xb2>
				else if(*(terminal_input_array_ptr+3) == 'H' || *(terminal_input_array_ptr+3) == 'h'){
     fba:	78d3      	ldrb	r3, [r2, #3]
     fbc:	b2db      	uxtb	r3, r3
     fbe:	2b48      	cmp	r3, #72	; 0x48
     fc0:	d003      	beq.n	fca <port_control+0xa6>
     fc2:	78d3      	ldrb	r3, [r2, #3]
     fc4:	b2db      	uxtb	r3, r3
     fc6:	2b68      	cmp	r3, #104	; 0x68
     fc8:	d1e1      	bne.n	f8e <port_control+0x6a>
					porB->OUTSET.reg = D01;
     fca:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
     fce:	4b22      	ldr	r3, [pc, #136]	; (1058 <port_control+0x134>)
     fd0:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
     fd4:	e7db      	b.n	f8e <port_control+0x6a>
					porB->OUTCLR.reg = D01;
     fd6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
     fda:	4b1f      	ldr	r3, [pc, #124]	; (1058 <port_control+0x134>)
     fdc:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
     fe0:	e7d5      	b.n	f8e <port_control+0x6a>
				if(*(terminal_input_array_ptr+3) == 'L' || *(terminal_input_array_ptr+3) == 'l'){
     fe2:	78d3      	ldrb	r3, [r2, #3]
     fe4:	b2db      	uxtb	r3, r3
     fe6:	2b4c      	cmp	r3, #76	; 0x4c
     fe8:	d011      	beq.n	100e <port_control+0xea>
     fea:	78d3      	ldrb	r3, [r2, #3]
     fec:	b2db      	uxtb	r3, r3
     fee:	2b6c      	cmp	r3, #108	; 0x6c
     ff0:	d00d      	beq.n	100e <port_control+0xea>
				else if(*(terminal_input_array_ptr+3) == 'H' || *(terminal_input_array_ptr+3) == 'h'){
     ff2:	78d3      	ldrb	r3, [r2, #3]
     ff4:	b2db      	uxtb	r3, r3
     ff6:	2b48      	cmp	r3, #72	; 0x48
     ff8:	d003      	beq.n	1002 <port_control+0xde>
     ffa:	78d3      	ldrb	r3, [r2, #3]
     ffc:	b2db      	uxtb	r3, r3
     ffe:	2b68      	cmp	r3, #104	; 0x68
    1000:	d1c5      	bne.n	f8e <port_control+0x6a>
					porB->OUTSET.reg = D02;
    1002:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    1006:	4b14      	ldr	r3, [pc, #80]	; (1058 <port_control+0x134>)
    1008:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    100c:	e7bf      	b.n	f8e <port_control+0x6a>
					porB->OUTCLR.reg = D02;
    100e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    1012:	4b11      	ldr	r3, [pc, #68]	; (1058 <port_control+0x134>)
    1014:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    1018:	e7b9      	b.n	f8e <port_control+0x6a>
				if(*(terminal_input_array_ptr+3) == 'L' || *(terminal_input_array_ptr+3) == 'l'){
    101a:	78d3      	ldrb	r3, [r2, #3]
    101c:	b2db      	uxtb	r3, r3
    101e:	2b4c      	cmp	r3, #76	; 0x4c
    1020:	d011      	beq.n	1046 <port_control+0x122>
    1022:	78d3      	ldrb	r3, [r2, #3]
    1024:	b2db      	uxtb	r3, r3
    1026:	2b6c      	cmp	r3, #108	; 0x6c
    1028:	d00d      	beq.n	1046 <port_control+0x122>
				else if(*(terminal_input_array_ptr+3) == 'H' || *(terminal_input_array_ptr+3) == 'h'){
    102a:	78d3      	ldrb	r3, [r2, #3]
    102c:	b2db      	uxtb	r3, r3
    102e:	2b48      	cmp	r3, #72	; 0x48
    1030:	d003      	beq.n	103a <port_control+0x116>
    1032:	78d3      	ldrb	r3, [r2, #3]
    1034:	b2db      	uxtb	r3, r3
    1036:	2b68      	cmp	r3, #104	; 0x68
    1038:	d1a9      	bne.n	f8e <port_control+0x6a>
					porB->OUTSET.reg = D03;
    103a:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
    103e:	4b06      	ldr	r3, [pc, #24]	; (1058 <port_control+0x134>)
    1040:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
}
    1044:	e7a3      	b.n	f8e <port_control+0x6a>
					porB->OUTCLR.reg = D03;
    1046:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
    104a:	4b03      	ldr	r3, [pc, #12]	; (1058 <port_control+0x134>)
    104c:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    1050:	e79d      	b.n	f8e <port_control+0x6a>
    1052:	bf00      	nop
    1054:	20000bc8 	.word	0x20000bc8
    1058:	41008000 	.word	0x41008000

0000105c <wait>:

void wait(volatile int d){
    105c:	b082      	sub	sp, #8
    105e:	9001      	str	r0, [sp, #4]
	int count = 0;
	while (count < d*1000){
    1060:	9a01      	ldr	r2, [sp, #4]
    1062:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
    1066:	fb03 f302 	mul.w	r3, r3, r2
    106a:	2b00      	cmp	r3, #0
    106c:	dd08      	ble.n	1080 <wait+0x24>
    106e:	2200      	movs	r2, #0
    1070:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
		count++;
    1074:	3201      	adds	r2, #1
	while (count < d*1000){
    1076:	9b01      	ldr	r3, [sp, #4]
    1078:	fb01 f303 	mul.w	r3, r1, r3
    107c:	4293      	cmp	r3, r2
    107e:	dcf9      	bgt.n	1074 <wait+0x18>
	}
}
    1080:	b002      	add	sp, #8
    1082:	4770      	bx	lr

00001084 <convert>:

/* Converts an int into a char so that it can be displayed*/

void convert(int *a){
    1084:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	int y = *a;
    1088:	6801      	ldr	r1, [r0, #0]
	int i = 100;   //divisor
	int j = 0;  //array counter
	int m = 1;  //counter
	int n = 100;    //increment to divisor
    108a:	2564      	movs	r5, #100	; 0x64
	int m = 1;  //counter
    108c:	2001      	movs	r0, #1
	int j = 0;  //array counter
    108e:	2400      	movs	r4, #0
	int i = 100;   //divisor
    1090:	462a      	mov	r2, r5
				i = 10;
				n = 10;
			}
			if(j == 2){
				i = 1;
				n = 1;
    1092:	4607      	mov	r7, r0
				convert_array[j++] = 'A';
    1094:	4e32      	ldr	r6, [pc, #200]	; (1160 <convert+0xdc>)
    1096:	f04f 0b41 	mov.w	fp, #65	; 0x41
				convert_array[j++] = '9';
    109a:	f04f 0a39 	mov.w	sl, #57	; 0x39
				convert_array[j++] = '8';
    109e:	f04f 0938 	mov.w	r9, #56	; 0x38
				convert_array[j++] = '7';
    10a2:	f04f 0837 	mov.w	r8, #55	; 0x37
				convert_array[j++] = '6';
    10a6:	f04f 0c36 	mov.w	ip, #54	; 0x36
				convert_array[j++] = '5';
    10aa:	f04f 0e35 	mov.w	lr, #53	; 0x35
    10ae:	e01d      	b.n	10ec <convert+0x68>
			m = 1;
    10b0:	4620      	mov	r0, r4
				n = 10;
    10b2:	250a      	movs	r5, #10
				i = 10;
    10b4:	462a      	mov	r2, r5
    10b6:	e019      	b.n	10ec <convert+0x68>
				n = 1;
    10b8:	463d      	mov	r5, r7
			m = 1;
    10ba:	4638      	mov	r0, r7
				i = 1;
    10bc:	463a      	mov	r2, r7
    10be:	e015      	b.n	10ec <convert+0x68>
			int p = (m-1);
    10c0:	3801      	subs	r0, #1
			switch(p) {
    10c2:	2809      	cmp	r0, #9
    10c4:	d83f      	bhi.n	1146 <convert+0xc2>
    10c6:	e8df f000 	tbb	[pc, r0]
    10ca:	1a05      	.short	0x1a05
    10cc:	2a26221e 	.word	0x2a26221e
    10d0:	3a36322e 	.word	0x3a36322e
				convert_array[j++] = '0';
    10d4:	2330      	movs	r3, #48	; 0x30
    10d6:	5533      	strb	r3, [r6, r4]
    10d8:	3401      	adds	r4, #1
			y = y - (n*(m-1));
    10da:	fb05 1110 	mls	r1, r5, r0, r1
			if(j == 1){
    10de:	2c01      	cmp	r4, #1
    10e0:	d0e6      	beq.n	10b0 <convert+0x2c>
			if(j == 2){
    10e2:	2c02      	cmp	r4, #2
    10e4:	d0e8      	beq.n	10b8 <convert+0x34>
			m = 1;
    10e6:	2001      	movs	r0, #1
	while(j <= 3){
    10e8:	2c03      	cmp	r4, #3
    10ea:	dc30      	bgt.n	114e <convert+0xca>
		int b = y % i;
    10ec:	fb91 f3f2 	sdiv	r3, r1, r2
    10f0:	fb02 1313 	mls	r3, r2, r3, r1
		if(b == y) {
    10f4:	428b      	cmp	r3, r1
    10f6:	d0e3      	beq.n	10c0 <convert+0x3c>
			}
			
		}
		else{
			m++;
    10f8:	3001      	adds	r0, #1
			i = i + n;
    10fa:	442a      	add	r2, r5
    10fc:	e7f4      	b.n	10e8 <convert+0x64>
				convert_array[j++] = '1';
    10fe:	2331      	movs	r3, #49	; 0x31
    1100:	5533      	strb	r3, [r6, r4]
    1102:	3401      	adds	r4, #1
				break;
    1104:	e7e9      	b.n	10da <convert+0x56>
				convert_array[j++] = '2';
    1106:	2332      	movs	r3, #50	; 0x32
    1108:	5533      	strb	r3, [r6, r4]
    110a:	3401      	adds	r4, #1
				break;
    110c:	e7e5      	b.n	10da <convert+0x56>
				convert_array[j++] = '3';
    110e:	2333      	movs	r3, #51	; 0x33
    1110:	5533      	strb	r3, [r6, r4]
    1112:	3401      	adds	r4, #1
				break;
    1114:	e7e1      	b.n	10da <convert+0x56>
				convert_array[j++] = '4';
    1116:	2334      	movs	r3, #52	; 0x34
    1118:	5533      	strb	r3, [r6, r4]
    111a:	3401      	adds	r4, #1
				break;
    111c:	e7dd      	b.n	10da <convert+0x56>
				convert_array[j++] = '5';
    111e:	f806 e004 	strb.w	lr, [r6, r4]
    1122:	3401      	adds	r4, #1
				break;
    1124:	e7d9      	b.n	10da <convert+0x56>
				convert_array[j++] = '6';
    1126:	f806 c004 	strb.w	ip, [r6, r4]
    112a:	3401      	adds	r4, #1
				break;
    112c:	e7d5      	b.n	10da <convert+0x56>
				convert_array[j++] = '7';
    112e:	f806 8004 	strb.w	r8, [r6, r4]
    1132:	3401      	adds	r4, #1
				break;
    1134:	e7d1      	b.n	10da <convert+0x56>
				convert_array[j++] = '8';
    1136:	f806 9004 	strb.w	r9, [r6, r4]
    113a:	3401      	adds	r4, #1
				break;
    113c:	e7cd      	b.n	10da <convert+0x56>
				convert_array[j++] = '9';
    113e:	f806 a004 	strb.w	sl, [r6, r4]
    1142:	3401      	adds	r4, #1
				break;
    1144:	e7c9      	b.n	10da <convert+0x56>
				convert_array[j++] = 'A';
    1146:	f806 b004 	strb.w	fp, [r6, r4]
    114a:	3401      	adds	r4, #1
				break;
    114c:	e7c5      	b.n	10da <convert+0x56>
		}
	}
	convert_array[3] = 0;	//force pointer to end here
    114e:	2200      	movs	r2, #0
    1150:	4b03      	ldr	r3, [pc, #12]	; (1160 <convert+0xdc>)
    1152:	70da      	strb	r2, [r3, #3]
	write_terminal(convert_array_ptr);
    1154:	4b03      	ldr	r3, [pc, #12]	; (1164 <convert+0xe0>)
    1156:	6818      	ldr	r0, [r3, #0]
    1158:	4b03      	ldr	r3, [pc, #12]	; (1168 <convert+0xe4>)
    115a:	4798      	blx	r3
    115c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    1160:	20000c04 	.word	0x20000c04
    1164:	20000c08 	.word	0x20000c08
    1168:	000004d5 	.word	0x000004d5
    116c:	00000000 	.word	0x00000000

00001170 <main>:
int main(void){
    1170:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    1174:	b088      	sub	sp, #32
    SystemInit();	
    1176:	4b90      	ldr	r3, [pc, #576]	; (13b8 <main+0x248>)
    1178:	4798      	blx	r3
	clock_setup();
    117a:	4b90      	ldr	r3, [pc, #576]	; (13bc <main+0x24c>)
    117c:	4798      	blx	r3
	porB->DIRSET.reg = D00 | D01 | D02 | D03;	//PB26, PB27, PB28, PB29 //digital outputs
    117e:	f04f 5270 	mov.w	r2, #1006632960	; 0x3c000000
    1182:	4b8f      	ldr	r3, [pc, #572]	; (13c0 <main+0x250>)
    1184:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	terminal_UART_setup();	
    1188:	4b8e      	ldr	r3, [pc, #568]	; (13c4 <main+0x254>)
    118a:	4798      	blx	r3
	SPI_setup();	
    118c:	4b8e      	ldr	r3, [pc, #568]	; (13c8 <main+0x258>)
    118e:	4798      	blx	r3
	ADC_0_Setup();
    1190:	4b8e      	ldr	r3, [pc, #568]	; (13cc <main+0x25c>)
    1192:	4798      	blx	r3
	ADC_1_Setup();
    1194:	4b8e      	ldr	r3, [pc, #568]	; (13d0 <main+0x260>)
    1196:	4798      	blx	r3
	rtd_TC_Setup();
    1198:	4b8e      	ldr	r3, [pc, #568]	; (13d4 <main+0x264>)
    119a:	4798      	blx	r3
	rtd_port_setup();
    119c:	4b8e      	ldr	r3, [pc, #568]	; (13d8 <main+0x268>)
    119e:	4798      	blx	r3
	COMM_Port_Setup();
    11a0:	4b8e      	ldr	r3, [pc, #568]	; (13dc <main+0x26c>)
    11a2:	4798      	blx	r3
	laser0_control_UART_setup();
    11a4:	4b8e      	ldr	r3, [pc, #568]	; (13e0 <main+0x270>)
    11a6:	4798      	blx	r3
	laser1_control_UART_setup();
    11a8:	4b8e      	ldr	r3, [pc, #568]	; (13e4 <main+0x274>)
    11aa:	4798      	blx	r3
 	laser_port_setup();
    11ac:	4b8e      	ldr	r3, [pc, #568]	; (13e8 <main+0x278>)
    11ae:	4798      	blx	r3
	laser_key_EIC_setup ();
    11b0:	4b8e      	ldr	r3, [pc, #568]	; (13ec <main+0x27c>)
    11b2:	4798      	blx	r3
	laser_key_delay_timer_setup();
    11b4:	4b8e      	ldr	r3, [pc, #568]	; (13f0 <main+0x280>)
    11b6:	4798      	blx	r3
 	laser_start_seq();
    11b8:	4b8e      	ldr	r3, [pc, #568]	; (13f4 <main+0x284>)
    11ba:	4798      	blx	r3
	motor_port_setup();
    11bc:	4b8e      	ldr	r3, [pc, #568]	; (13f8 <main+0x288>)
    11be:	4798      	blx	r3
	motor_EIC_setup();
    11c0:	4b8e      	ldr	r3, [pc, #568]	; (13fc <main+0x28c>)
    11c2:	4798      	blx	r3
	volatile char start_array[] = "\nStart\n";
    11c4:	4a8e      	ldr	r2, [pc, #568]	; (1400 <main+0x290>)
    11c6:	ab06      	add	r3, sp, #24
    11c8:	e892 0003 	ldmia.w	r2, {r0, r1}
    11cc:	e883 0003 	stmia.w	r3, {r0, r1}
	write_terminal(start_array_ptr);
    11d0:	4618      	mov	r0, r3
    11d2:	4b8c      	ldr	r3, [pc, #560]	; (1404 <main+0x294>)
    11d4:	4798      	blx	r3
	RTD_array_ptr = RTD_array;
    11d6:	4a8c      	ldr	r2, [pc, #560]	; (1408 <main+0x298>)
    11d8:	4b8c      	ldr	r3, [pc, #560]	; (140c <main+0x29c>)
    11da:	601a      	str	r2, [r3, #0]
	terminal_input_array_ptr = terminal_input_Array;
    11dc:	4a8c      	ldr	r2, [pc, #560]	; (1410 <main+0x2a0>)
    11de:	4b8d      	ldr	r3, [pc, #564]	; (1414 <main+0x2a4>)
    11e0:	601a      	str	r2, [r3, #0]
	menu_ptr = menu_array;
    11e2:	4a8d      	ldr	r2, [pc, #564]	; (1418 <main+0x2a8>)
    11e4:	4b8d      	ldr	r3, [pc, #564]	; (141c <main+0x2ac>)
    11e6:	601a      	str	r2, [r3, #0]
	DAC_array_ptr = DAC_array;
    11e8:	4a8d      	ldr	r2, [pc, #564]	; (1420 <main+0x2b0>)
    11ea:	4b8e      	ldr	r3, [pc, #568]	; (1424 <main+0x2b4>)
    11ec:	601a      	str	r2, [r3, #0]
	convert_array_ptr = convert_array;
    11ee:	4a8e      	ldr	r2, [pc, #568]	; (1428 <main+0x2b8>)
    11f0:	4b8e      	ldr	r3, [pc, #568]	; (142c <main+0x2bc>)
    11f2:	601a      	str	r2, [r3, #0]
	laser0_response_array_ptr = laser0_response_array;
    11f4:	4a8e      	ldr	r2, [pc, #568]	; (1430 <main+0x2c0>)
    11f6:	4b8f      	ldr	r3, [pc, #572]	; (1434 <main+0x2c4>)
    11f8:	601a      	str	r2, [r3, #0]
	laser1_response_array_ptr = laser1_response_array;
    11fa:	4a8f      	ldr	r2, [pc, #572]	; (1438 <main+0x2c8>)
    11fc:	4b8f      	ldr	r3, [pc, #572]	; (143c <main+0x2cc>)
    11fe:	601a      	str	r2, [r3, #0]
	volatile bool hone_check = false; 
    1200:	2300      	movs	r3, #0
    1202:	f88d 3017 	strb.w	r3, [sp, #23]
		if(receive_key == 13){	//look for carriage return
    1206:	4c8e      	ldr	r4, [pc, #568]	; (1440 <main+0x2d0>)
			if(((*terminal_input_array_ptr == 'm') || (*terminal_input_array_ptr == 'M')) && (receive_count = 1)){	
    1208:	f8df 8208 	ldr.w	r8, [pc, #520]	; 1414 <main+0x2a4>
				volatile float result = (((float)ADC_result / 255) * 5);	//CHANGED float got changed from double
    120c:	f8df a280 	ldr.w	sl, [pc, #640]	; 1490 <main+0x320>
    1210:	f8df 9280 	ldr.w	r9, [pc, #640]	; 1494 <main+0x324>
				result = (result - 1.375)/ .0225;
    1214:	2600      	movs	r6, #0
    1216:	4f8b      	ldr	r7, [pc, #556]	; (1444 <main+0x2d4>)
    1218:	e009      	b.n	122e <main+0xbe>
			if(((*terminal_input_array_ptr == 'm') || (*terminal_input_array_ptr == 'M')) && (receive_count = 1)){	
    121a:	4d8b      	ldr	r5, [pc, #556]	; (1448 <main+0x2d8>)
    121c:	2301      	movs	r3, #1
    121e:	602b      	str	r3, [r5, #0]
				write_menu(menu_ptr);
    1220:	4b7e      	ldr	r3, [pc, #504]	; (141c <main+0x2ac>)
    1222:	6818      	ldr	r0, [r3, #0]
    1224:	4b89      	ldr	r3, [pc, #548]	; (144c <main+0x2dc>)
    1226:	4798      	blx	r3
				receive_count = 0;
    1228:	2300      	movs	r3, #0
    122a:	602b      	str	r3, [r5, #0]
				receive_key = 0;
    122c:	7023      	strb	r3, [r4, #0]
		if(receive_key == 13){	//look for carriage return
    122e:	7823      	ldrb	r3, [r4, #0]
    1230:	b2db      	uxtb	r3, r3
    1232:	2b0d      	cmp	r3, #13
    1234:	d1fb      	bne.n	122e <main+0xbe>
			if(((*terminal_input_array_ptr == 'm') || (*terminal_input_array_ptr == 'M')) && (receive_count = 1)){	
    1236:	f8d8 3000 	ldr.w	r3, [r8]
    123a:	781a      	ldrb	r2, [r3, #0]
    123c:	b2d2      	uxtb	r2, r2
    123e:	2a6d      	cmp	r2, #109	; 0x6d
    1240:	d0eb      	beq.n	121a <main+0xaa>
    1242:	781a      	ldrb	r2, [r3, #0]
    1244:	b2d2      	uxtb	r2, r2
    1246:	2a4d      	cmp	r2, #77	; 0x4d
    1248:	d0e7      	beq.n	121a <main+0xaa>
			else if(((*terminal_input_array_ptr == 't') || (*terminal_input_array_ptr == 'T')) && (receive_count = 1)){	
    124a:	781a      	ldrb	r2, [r3, #0]
    124c:	b2d2      	uxtb	r2, r2
    124e:	2a74      	cmp	r2, #116	; 0x74
    1250:	d040      	beq.n	12d4 <main+0x164>
    1252:	781a      	ldrb	r2, [r3, #0]
    1254:	b2d2      	uxtb	r2, r2
    1256:	2a54      	cmp	r2, #84	; 0x54
    1258:	d03c      	beq.n	12d4 <main+0x164>
			else if(((*terminal_input_array_ptr == 'c') || (*terminal_input_array_ptr == 'C')) && (receive_count = 1)){
    125a:	781a      	ldrb	r2, [r3, #0]
    125c:	b2d2      	uxtb	r2, r2
    125e:	2a63      	cmp	r2, #99	; 0x63
    1260:	d079      	beq.n	1356 <main+0x1e6>
    1262:	781a      	ldrb	r2, [r3, #0]
    1264:	b2d2      	uxtb	r2, r2
    1266:	2a43      	cmp	r2, #67	; 0x43
    1268:	d075      	beq.n	1356 <main+0x1e6>
			else if(((*terminal_input_array_ptr == 'k') || (*terminal_input_array_ptr == 'K')) && (receive_count = 4)){	
    126a:	781a      	ldrb	r2, [r3, #0]
    126c:	b2d2      	uxtb	r2, r2
    126e:	2a6b      	cmp	r2, #107	; 0x6b
    1270:	d07a      	beq.n	1368 <main+0x1f8>
    1272:	781a      	ldrb	r2, [r3, #0]
    1274:	b2d2      	uxtb	r2, r2
    1276:	2a4b      	cmp	r2, #75	; 0x4b
    1278:	d076      	beq.n	1368 <main+0x1f8>
			else if(((*terminal_input_array_ptr == 'd') || (*terminal_input_array_ptr == 'D')) && (receive_count = 5)){	
    127a:	781a      	ldrb	r2, [r3, #0]
    127c:	b2d2      	uxtb	r2, r2
    127e:	2a64      	cmp	r2, #100	; 0x64
    1280:	d07b      	beq.n	137a <main+0x20a>
    1282:	781a      	ldrb	r2, [r3, #0]
    1284:	b2d2      	uxtb	r2, r2
    1286:	2a44      	cmp	r2, #68	; 0x44
    1288:	d077      	beq.n	137a <main+0x20a>
			else if(((*terminal_input_array_ptr == 'e') || (*terminal_input_array_ptr == 'E')) && (receive_count = 3)){
    128a:	781a      	ldrb	r2, [r3, #0]
    128c:	b2d2      	uxtb	r2, r2
    128e:	2a65      	cmp	r2, #101	; 0x65
    1290:	d07c      	beq.n	138c <main+0x21c>
    1292:	781a      	ldrb	r2, [r3, #0]
    1294:	b2d2      	uxtb	r2, r2
    1296:	2a45      	cmp	r2, #69	; 0x45
    1298:	d078      	beq.n	138c <main+0x21c>
			else if(((*terminal_input_array_ptr == 'l') || (*terminal_input_array_ptr == 'L')) && (receive_count = 3)){
    129a:	781a      	ldrb	r2, [r3, #0]
    129c:	b2d2      	uxtb	r2, r2
    129e:	2a6c      	cmp	r2, #108	; 0x6c
    12a0:	d07d      	beq.n	139e <main+0x22e>
    12a2:	781a      	ldrb	r2, [r3, #0]
    12a4:	b2d2      	uxtb	r2, r2
    12a6:	2a4c      	cmp	r2, #76	; 0x4c
    12a8:	d079      	beq.n	139e <main+0x22e>
			else if(((*terminal_input_array_ptr == 'f') || (*terminal_input_array_ptr == 'F')) && (receive_count = 2)){
    12aa:	781a      	ldrb	r2, [r3, #0]
    12ac:	b2d2      	uxtb	r2, r2
    12ae:	2a66      	cmp	r2, #102	; 0x66
    12b0:	f000 80f2 	beq.w	1498 <main+0x328>
    12b4:	781b      	ldrb	r3, [r3, #0]
    12b6:	b2db      	uxtb	r3, r3
    12b8:	2b46      	cmp	r3, #70	; 0x46
    12ba:	f000 80ed 	beq.w	1498 <main+0x328>
				volatile char Invalid_message_Arr[] = "\n?\n";
    12be:	a808      	add	r0, sp, #32
    12c0:	4b63      	ldr	r3, [pc, #396]	; (1450 <main+0x2e0>)
    12c2:	f840 3d10 	str.w	r3, [r0, #-16]!
				write_terminal(Invalid_message_Ptr);
    12c6:	4b4f      	ldr	r3, [pc, #316]	; (1404 <main+0x294>)
    12c8:	4798      	blx	r3
				receive_count = 0;
    12ca:	2300      	movs	r3, #0
    12cc:	4a5e      	ldr	r2, [pc, #376]	; (1448 <main+0x2d8>)
    12ce:	6013      	str	r3, [r2, #0]
				receive_key = 0;
    12d0:	7023      	strb	r3, [r4, #0]
    12d2:	e7ac      	b.n	122e <main+0xbe>
			else if(((*terminal_input_array_ptr == 't') || (*terminal_input_array_ptr == 'T')) && (receive_count = 1)){	
    12d4:	2201      	movs	r2, #1
    12d6:	4b5c      	ldr	r3, [pc, #368]	; (1448 <main+0x2d8>)
    12d8:	601a      	str	r2, [r3, #0]
				ADC1->INPUTCTRL.reg = ADC_INPUTCTRL_MUXNEG_GND | ADC_INPUTCTRL_MUXPOS_AIN6;	//AIN6=PB04
    12da:	f641 0206 	movw	r2, #6150	; 0x1806
    12de:	4b5d      	ldr	r3, [pc, #372]	; (1454 <main+0x2e4>)
    12e0:	809a      	strh	r2, [r3, #4]
				while (ADC1->SYNCBUSY.bit.INPUTCTRL){}	//wait for sync to complete
    12e2:	461a      	mov	r2, r3
    12e4:	6b13      	ldr	r3, [r2, #48]	; 0x30
    12e6:	f013 0f04 	tst.w	r3, #4
    12ea:	d1fb      	bne.n	12e4 <main+0x174>
				ADC1->SWTRIG.reg = 1;	//trigger ADC to start conversion	//CHANGED
    12ec:	2201      	movs	r2, #1
    12ee:	4b59      	ldr	r3, [pc, #356]	; (1454 <main+0x2e4>)
    12f0:	751a      	strb	r2, [r3, #20]
				while(ADC1->INTFLAG.bit.RESRDY == 0){}	//wait for conversion
    12f2:	461a      	mov	r2, r3
    12f4:	f892 302e 	ldrb.w	r3, [r2, #46]	; 0x2e
    12f8:	f013 0f01 	tst.w	r3, #1
    12fc:	d0fa      	beq.n	12f4 <main+0x184>
				volatile int ADC_result = ADC1->RESULT.reg;	//read ADC conversion result
    12fe:	4b55      	ldr	r3, [pc, #340]	; (1454 <main+0x2e4>)
    1300:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
    1304:	b29b      	uxth	r3, r3
    1306:	9301      	str	r3, [sp, #4]
				volatile float result = (((float)ADC_result / 255) * 5);	//CHANGED float got changed from double
    1308:	9801      	ldr	r0, [sp, #4]
    130a:	4b53      	ldr	r3, [pc, #332]	; (1458 <main+0x2e8>)
    130c:	4798      	blx	r3
    130e:	4651      	mov	r1, sl
    1310:	4b52      	ldr	r3, [pc, #328]	; (145c <main+0x2ec>)
    1312:	4798      	blx	r3
    1314:	4649      	mov	r1, r9
    1316:	4b52      	ldr	r3, [pc, #328]	; (1460 <main+0x2f0>)
    1318:	4798      	blx	r3
    131a:	9002      	str	r0, [sp, #8]
				result = (result - 1.375)/ .0225;
    131c:	9802      	ldr	r0, [sp, #8]
    131e:	4b51      	ldr	r3, [pc, #324]	; (1464 <main+0x2f4>)
    1320:	4798      	blx	r3
    1322:	4632      	mov	r2, r6
    1324:	463b      	mov	r3, r7
    1326:	4d50      	ldr	r5, [pc, #320]	; (1468 <main+0x2f8>)
    1328:	47a8      	blx	r5
    132a:	a321      	add	r3, pc, #132	; (adr r3, 13b0 <main+0x240>)
    132c:	e9d3 2300 	ldrd	r2, r3, [r3]
    1330:	4d4e      	ldr	r5, [pc, #312]	; (146c <main+0x2fc>)
    1332:	47a8      	blx	r5
    1334:	4b4e      	ldr	r3, [pc, #312]	; (1470 <main+0x300>)
    1336:	4798      	blx	r3
    1338:	9002      	str	r0, [sp, #8]
				int temp = (int)result;
    133a:	9802      	ldr	r0, [sp, #8]
    133c:	4b4d      	ldr	r3, [pc, #308]	; (1474 <main+0x304>)
    133e:	4798      	blx	r3
    1340:	ab08      	add	r3, sp, #32
    1342:	f843 0d14 	str.w	r0, [r3, #-20]!
				convert(temp1);
    1346:	4618      	mov	r0, r3
    1348:	4b4b      	ldr	r3, [pc, #300]	; (1478 <main+0x308>)
    134a:	4798      	blx	r3
				receive_count = 0;
    134c:	2300      	movs	r3, #0
    134e:	4a3e      	ldr	r2, [pc, #248]	; (1448 <main+0x2d8>)
    1350:	6013      	str	r3, [r2, #0]
				receive_key = 0;
    1352:	7023      	strb	r3, [r4, #0]
			else if(((*terminal_input_array_ptr == 't') || (*terminal_input_array_ptr == 'T')) && (receive_count = 1)){	
    1354:	e76b      	b.n	122e <main+0xbe>
			else if(((*terminal_input_array_ptr == 'c') || (*terminal_input_array_ptr == 'C')) && (receive_count = 1)){
    1356:	4d3c      	ldr	r5, [pc, #240]	; (1448 <main+0x2d8>)
    1358:	2301      	movs	r3, #1
    135a:	602b      	str	r3, [r5, #0]
				display_RTDs();
    135c:	4b47      	ldr	r3, [pc, #284]	; (147c <main+0x30c>)
    135e:	4798      	blx	r3
				receive_count = 0;
    1360:	2300      	movs	r3, #0
    1362:	602b      	str	r3, [r5, #0]
				receive_key = 0;
    1364:	7023      	strb	r3, [r4, #0]
    1366:	e762      	b.n	122e <main+0xbe>
			else if(((*terminal_input_array_ptr == 'k') || (*terminal_input_array_ptr == 'K')) && (receive_count = 4)){	
    1368:	4a37      	ldr	r2, [pc, #220]	; (1448 <main+0x2d8>)
    136a:	2304      	movs	r3, #4
    136c:	6013      	str	r3, [r2, #0]
				receive_count = 0;
    136e:	2300      	movs	r3, #0
    1370:	6013      	str	r3, [r2, #0]
				receive_key = 0;
    1372:	7023      	strb	r3, [r4, #0]
				port_control();
    1374:	4b42      	ldr	r3, [pc, #264]	; (1480 <main+0x310>)
    1376:	4798      	blx	r3
    1378:	e759      	b.n	122e <main+0xbe>
			else if(((*terminal_input_array_ptr == 'd') || (*terminal_input_array_ptr == 'D')) && (receive_count = 5)){	
    137a:	4a33      	ldr	r2, [pc, #204]	; (1448 <main+0x2d8>)
    137c:	2305      	movs	r3, #5
    137e:	6013      	str	r3, [r2, #0]
				receive_count = 0;
    1380:	2300      	movs	r3, #0
    1382:	6013      	str	r3, [r2, #0]
				receive_key = 0;
    1384:	7023      	strb	r3, [r4, #0]
				DAC_select();
    1386:	4b3f      	ldr	r3, [pc, #252]	; (1484 <main+0x314>)
    1388:	4798      	blx	r3
    138a:	e750      	b.n	122e <main+0xbe>
			else if(((*terminal_input_array_ptr == 'e') || (*terminal_input_array_ptr == 'E')) && (receive_count = 3)){
    138c:	4a2e      	ldr	r2, [pc, #184]	; (1448 <main+0x2d8>)
    138e:	2303      	movs	r3, #3
    1390:	6013      	str	r3, [r2, #0]
				receive_count = 0;
    1392:	2300      	movs	r3, #0
    1394:	6013      	str	r3, [r2, #0]
				receive_key = 0;
    1396:	7023      	strb	r3, [r4, #0]
				laser_info_com();
    1398:	4b3b      	ldr	r3, [pc, #236]	; (1488 <main+0x318>)
    139a:	4798      	blx	r3
    139c:	e747      	b.n	122e <main+0xbe>
			else if(((*terminal_input_array_ptr == 'l') || (*terminal_input_array_ptr == 'L')) && (receive_count = 3)){
    139e:	4a2a      	ldr	r2, [pc, #168]	; (1448 <main+0x2d8>)
    13a0:	2303      	movs	r3, #3
    13a2:	6013      	str	r3, [r2, #0]
				receive_count = 0;
    13a4:	2300      	movs	r3, #0
    13a6:	6013      	str	r3, [r2, #0]
				receive_key = 0;
    13a8:	7023      	strb	r3, [r4, #0]
				laser_com();
    13aa:	4b38      	ldr	r3, [pc, #224]	; (148c <main+0x31c>)
    13ac:	4798      	blx	r3
    13ae:	e73e      	b.n	122e <main+0xbe>
    13b0:	70a3d70a 	.word	0x70a3d70a
    13b4:	3f970a3d 	.word	0x3f970a3d
    13b8:	00000745 	.word	0x00000745
    13bc:	00000e4d 	.word	0x00000e4d
    13c0:	41008000 	.word	0x41008000
    13c4:	00000385 	.word	0x00000385
    13c8:	00000465 	.word	0x00000465
    13cc:	00001c35 	.word	0x00001c35
    13d0:	00001bb9 	.word	0x00001bb9
    13d4:	00001cb1 	.word	0x00001cb1
    13d8:	00001ab9 	.word	0x00001ab9
    13dc:	000002d1 	.word	0x000002d1
    13e0:	000007d9 	.word	0x000007d9
    13e4:	00000881 	.word	0x00000881
    13e8:	00000755 	.word	0x00000755
    13ec:	00000cd1 	.word	0x00000cd1
    13f0:	00000d6d 	.word	0x00000d6d
    13f4:	00000c89 	.word	0x00000c89
    13f8:	000014d1 	.word	0x000014d1
    13fc:	000014fd 	.word	0x000014fd
    1400:	00002dd8 	.word	0x00002dd8
    1404:	000004d5 	.word	0x000004d5
    1408:	20000b9c 	.word	0x20000b9c
    140c:	20000c20 	.word	0x20000c20
    1410:	20000000 	.word	0x20000000
    1414:	20000bc8 	.word	0x20000bc8
    1418:	20000070 	.word	0x20000070
    141c:	20000c0c 	.word	0x20000c0c
    1420:	20000bcc 	.word	0x20000bcc
    1424:	20000bc0 	.word	0x20000bc0
    1428:	20000c04 	.word	0x20000c04
    142c:	20000c08 	.word	0x20000c08
    1430:	20000be8 	.word	0x20000be8
    1434:	20000c00 	.word	0x20000c00
    1438:	20000bd0 	.word	0x20000bd0
    143c:	20000be4 	.word	0x20000be4
    1440:	20000bc4 	.word	0x20000bc4
    1444:	3ff60000 	.word	0x3ff60000
    1448:	20000b80 	.word	0x20000b80
    144c:	00000501 	.word	0x00000501
    1450:	000a3f0a 	.word	0x000a3f0a
    1454:	43002000 	.word	0x43002000
    1458:	000028d5 	.word	0x000028d5
    145c:	00002ae5 	.word	0x00002ae5
    1460:	0000297d 	.word	0x0000297d
    1464:	000021f5 	.word	0x000021f5
    1468:	00001f35 	.word	0x00001f35
    146c:	000024f1 	.word	0x000024f1
    1470:	000026c1 	.word	0x000026c1
    1474:	00002c1d 	.word	0x00002c1d
    1478:	00001085 	.word	0x00001085
    147c:	00001f0d 	.word	0x00001f0d
    1480:	00000f25 	.word	0x00000f25
    1484:	00000639 	.word	0x00000639
    1488:	00000a09 	.word	0x00000a09
    148c:	00000c05 	.word	0x00000c05
    1490:	437f0000 	.word	0x437f0000
    1494:	40a00000 	.word	0x40a00000
			else if(((*terminal_input_array_ptr == 'f') || (*terminal_input_array_ptr == 'F')) && (receive_count = 2)){
    1498:	4a0a      	ldr	r2, [pc, #40]	; (14c4 <main+0x354>)
    149a:	2302      	movs	r3, #2
    149c:	6013      	str	r3, [r2, #0]
				receive_count = 0;
    149e:	2300      	movs	r3, #0
    14a0:	6013      	str	r3, [r2, #0]
				receive_key = 0;
    14a2:	7023      	strb	r3, [r4, #0]
				if(!hone_check){
    14a4:	f89d 3017 	ldrb.w	r3, [sp, #23]
    14a8:	b12b      	cbz	r3, 14b6 <main+0x346>
				select_aper(*(terminal_input_array_ptr+1));
    14aa:	f8d8 3000 	ldr.w	r3, [r8]
    14ae:	7858      	ldrb	r0, [r3, #1]
    14b0:	4b05      	ldr	r3, [pc, #20]	; (14c8 <main+0x358>)
    14b2:	4798      	blx	r3
    14b4:	e6bb      	b.n	122e <main+0xbe>
					motor_hone();
    14b6:	4b05      	ldr	r3, [pc, #20]	; (14cc <main+0x35c>)
    14b8:	4798      	blx	r3
					hone_check = true;
    14ba:	2301      	movs	r3, #1
    14bc:	f88d 3017 	strb.w	r3, [sp, #23]
    14c0:	e7f3      	b.n	14aa <main+0x33a>
    14c2:	bf00      	nop
    14c4:	20000b80 	.word	0x20000b80
    14c8:	0000194d 	.word	0x0000194d
    14cc:	000018f1 	.word	0x000018f1

000014d0 <motor_port_setup>:
	//PortGroup *porB = &(por->Group[1]);
	//PortGroup *porC = &(por->Group[2]);
	PortGroup *porD = &(por->Group[3]);
	
	/* EIC pitch and catch */
	porA->PMUX[3].bit.PMUXE = 0;	//PA06 EXTINT[6]
    14d0:	4b09      	ldr	r3, [pc, #36]	; (14f8 <motor_port_setup+0x28>)
    14d2:	f893 2033 	ldrb.w	r2, [r3, #51]	; 0x33
    14d6:	f36f 0203 	bfc	r2, #0, #4
    14da:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
	porA->PINCFG[6].bit.PMUXEN = 1;
    14de:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
    14e2:	f042 0201 	orr.w	r2, r2, #1
    14e6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
	
	/* Motor */
	porD->DIRSET.reg = A | B | EN | BRAKE;
    14ea:	f44f 6270 	mov.w	r2, #3840	; 0xf00
    14ee:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
	porD->OUTCLR.reg = A | B | BRAKE | EN;
    14f2:	f8c3 2194 	str.w	r2, [r3, #404]	; 0x194
    14f6:	4770      	bx	lr
    14f8:	41008000 	.word	0x41008000

000014fc <motor_EIC_setup>:

}

/* Pitch and catch EIC for Honing */
void motor_EIC_setup(void){
	EIC->CTRLA.reg = 0;
    14fc:	2200      	movs	r2, #0
    14fe:	4b12      	ldr	r3, [pc, #72]	; (1548 <motor_EIC_setup+0x4c>)
    1500:	701a      	strb	r2, [r3, #0]
	while(EIC->SYNCBUSY.reg){}
    1502:	461a      	mov	r2, r3
    1504:	6853      	ldr	r3, [r2, #4]
    1506:	2b00      	cmp	r3, #0
    1508:	d1fc      	bne.n	1504 <motor_EIC_setup+0x8>
	EIC->CTRLA.bit.CKSEL = 0;	//EIC is clocked by GCLK
    150a:	4b0f      	ldr	r3, [pc, #60]	; (1548 <motor_EIC_setup+0x4c>)
    150c:	781a      	ldrb	r2, [r3, #0]
    150e:	f36f 1204 	bfc	r2, #4, #1
    1512:	701a      	strb	r2, [r3, #0]
	EIC->INTENSET.reg |= 1<<6;
    1514:	691a      	ldr	r2, [r3, #16]
    1516:	f042 0240 	orr.w	r2, r2, #64	; 0x40
    151a:	611a      	str	r2, [r3, #16]
	EIC->ASYNCH.reg |= 1<<6;	//asynchronous mode
    151c:	699a      	ldr	r2, [r3, #24]
    151e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
    1522:	619a      	str	r2, [r3, #24]
	EIC->CONFIG[0].bit.SENSE6 = 4;	//high level detection
    1524:	69da      	ldr	r2, [r3, #28]
    1526:	2104      	movs	r1, #4
    1528:	f361 621a 	bfi	r2, r1, #24, #3
    152c:	61da      	str	r2, [r3, #28]
	EIC->CTRLA.reg = 1<<1;	//enable
    152e:	2202      	movs	r2, #2
    1530:	701a      	strb	r2, [r3, #0]
	while(EIC->SYNCBUSY.reg){}
    1532:	461a      	mov	r2, r3
    1534:	6853      	ldr	r3, [r2, #4]
    1536:	2b00      	cmp	r3, #0
    1538:	d1fc      	bne.n	1534 <motor_EIC_setup+0x38>
	NVIC->ISER[0] |= 1<<18;	//enable the NVIC handler
    153a:	4a04      	ldr	r2, [pc, #16]	; (154c <motor_EIC_setup+0x50>)
    153c:	6813      	ldr	r3, [r2, #0]
    153e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
    1542:	6013      	str	r3, [r2, #0]
    1544:	4770      	bx	lr
    1546:	bf00      	nop
    1548:	40002800 	.word	0x40002800
    154c:	e000e100 	.word	0xe000e100

00001550 <EIC_6_Handler>:
}

/* Pitch and catch EIC handler for Honing */
void EIC_6_Handler(void){
	EIC->INTFLAG.reg = 1<<6;	//clear int flag
    1550:	2240      	movs	r2, #64	; 0x40
    1552:	4b04      	ldr	r3, [pc, #16]	; (1564 <EIC_6_Handler+0x14>)
    1554:	615a      	str	r2, [r3, #20]
	catch = true;
    1556:	2201      	movs	r2, #1
    1558:	4b03      	ldr	r3, [pc, #12]	; (1568 <EIC_6_Handler+0x18>)
    155a:	701a      	strb	r2, [r3, #0]
	steps = 0;
    155c:	2200      	movs	r2, #0
    155e:	4b03      	ldr	r3, [pc, #12]	; (156c <EIC_6_Handler+0x1c>)
    1560:	601a      	str	r2, [r3, #0]
    1562:	4770      	bx	lr
    1564:	40002800 	.word	0x40002800
    1568:	20000b94 	.word	0x20000b94
    156c:	20000c14 	.word	0x20000c14

00001570 <wait_motor>:
		default:
		break;
	}
}

void wait_motor(volatile int d){
    1570:	b082      	sub	sp, #8
    1572:	9001      	str	r0, [sp, #4]
	int count = 0;
	while (count < d*10){
    1574:	9b01      	ldr	r3, [sp, #4]
    1576:	eb03 0383 	add.w	r3, r3, r3, lsl #2
    157a:	005b      	lsls	r3, r3, #1
    157c:	2b00      	cmp	r3, #0
    157e:	dd07      	ble.n	1590 <wait_motor+0x20>
    1580:	2200      	movs	r2, #0
		count++;
    1582:	3201      	adds	r2, #1
	while (count < d*10){
    1584:	9b01      	ldr	r3, [sp, #4]
    1586:	eb03 0383 	add.w	r3, r3, r3, lsl #2
    158a:	ebb2 0f43 	cmp.w	r2, r3, lsl #1
    158e:	dbf8      	blt.n	1582 <wait_motor+0x12>
	}
}
    1590:	b002      	add	sp, #8
    1592:	4770      	bx	lr

00001594 <motor_state_machine>:
void motor_state_machine(int a, int b){
    1594:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	state = a;
    1598:	4b8a      	ldr	r3, [pc, #552]	; (17c4 <motor_state_machine+0x230>)
    159a:	6018      	str	r0, [r3, #0]
	steps = b;
    159c:	4b8a      	ldr	r3, [pc, #552]	; (17c8 <motor_state_machine+0x234>)
    159e:	6019      	str	r1, [r3, #0]
	motor_on = true;
    15a0:	2201      	movs	r2, #1
    15a2:	4b8a      	ldr	r3, [pc, #552]	; (17cc <motor_state_machine+0x238>)
    15a4:	705a      	strb	r2, [r3, #1]
	while(motor_on){
    15a6:	461d      	mov	r5, r3
		switch(state){
    15a8:	4f86      	ldr	r7, [pc, #536]	; (17c4 <motor_state_machine+0x230>)
	while(motor_on){
    15aa:	e075      	b.n	1698 <motor_state_machine+0x104>
			while(i <= 100){
    15ac:	4b88      	ldr	r3, [pc, #544]	; (17d0 <motor_state_machine+0x23c>)
    15ae:	681b      	ldr	r3, [r3, #0]
    15b0:	2b64      	cmp	r3, #100	; 0x64
    15b2:	dc2c      	bgt.n	160e <motor_state_machine+0x7a>
				porD->OUTSET.reg = A;
    15b4:	4e87      	ldr	r6, [pc, #540]	; (17d4 <motor_state_machine+0x240>)
    15b6:	f44f 7980 	mov.w	r9, #256	; 0x100
    15ba:	46ca      	mov	sl, r9
    15bc:	f8c6 a198 	str.w	sl, [r6, #408]	; 0x198
				porD->OUTCLR.reg = B;
    15c0:	f44f 7b00 	mov.w	fp, #512	; 0x200
    15c4:	f8c6 b194 	str.w	fp, [r6, #404]	; 0x194
				wait_motor(i);
    15c8:	4c81      	ldr	r4, [pc, #516]	; (17d0 <motor_state_machine+0x23c>)
    15ca:	6820      	ldr	r0, [r4, #0]
    15cc:	f8df 8208 	ldr.w	r8, [pc, #520]	; 17d8 <motor_state_machine+0x244>
    15d0:	47c0      	blx	r8
				i++;
    15d2:	6823      	ldr	r3, [r4, #0]
    15d4:	3301      	adds	r3, #1
    15d6:	6023      	str	r3, [r4, #0]
				porD->OUTCLR.reg = A;
    15d8:	f8c6 9194 	str.w	r9, [r6, #404]	; 0x194
				wait_motor(i);
    15dc:	6820      	ldr	r0, [r4, #0]
    15de:	47c0      	blx	r8
				i++;
    15e0:	6823      	ldr	r3, [r4, #0]
    15e2:	3301      	adds	r3, #1
    15e4:	6023      	str	r3, [r4, #0]
				porD->OUTSET.reg = B;
    15e6:	f8c6 b198 	str.w	fp, [r6, #408]	; 0x198
				wait_motor(i);
    15ea:	6820      	ldr	r0, [r4, #0]
    15ec:	47c0      	blx	r8
				i++;
    15ee:	6823      	ldr	r3, [r4, #0]
    15f0:	3301      	adds	r3, #1
    15f2:	6023      	str	r3, [r4, #0]
				porD->OUTSET.reg = A;
    15f4:	f8c6 9198 	str.w	r9, [r6, #408]	; 0x198
				wait_motor(i);	
    15f8:	6820      	ldr	r0, [r4, #0]
    15fa:	47c0      	blx	r8
				i++;
    15fc:	6823      	ldr	r3, [r4, #0]
    15fe:	3301      	adds	r3, #1
    1600:	6023      	str	r3, [r4, #0]
				count += 4;
    1602:	686b      	ldr	r3, [r5, #4]
    1604:	3304      	adds	r3, #4
    1606:	606b      	str	r3, [r5, #4]
			while(i <= 100){
    1608:	6823      	ldr	r3, [r4, #0]
    160a:	2b64      	cmp	r3, #100	; 0x64
    160c:	ddd6      	ble.n	15bc <motor_state_machine+0x28>
			state = 1;
    160e:	2301      	movs	r3, #1
    1610:	603b      	str	r3, [r7, #0]
			break;
    1612:	e041      	b.n	1698 <motor_state_machine+0x104>
			while(i >= 10){
    1614:	4b6e      	ldr	r3, [pc, #440]	; (17d0 <motor_state_machine+0x23c>)
    1616:	681b      	ldr	r3, [r3, #0]
    1618:	2b09      	cmp	r3, #9
    161a:	dd2c      	ble.n	1676 <motor_state_machine+0xe2>
				porD->OUTSET.reg = A;
    161c:	4e6d      	ldr	r6, [pc, #436]	; (17d4 <motor_state_machine+0x240>)
    161e:	f44f 7980 	mov.w	r9, #256	; 0x100
    1622:	46ca      	mov	sl, r9
    1624:	f8c6 a198 	str.w	sl, [r6, #408]	; 0x198
				porD->OUTCLR.reg = B;
    1628:	f44f 7b00 	mov.w	fp, #512	; 0x200
    162c:	f8c6 b194 	str.w	fp, [r6, #404]	; 0x194
				wait_motor(i);
    1630:	4c67      	ldr	r4, [pc, #412]	; (17d0 <motor_state_machine+0x23c>)
    1632:	6820      	ldr	r0, [r4, #0]
    1634:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 17d8 <motor_state_machine+0x244>
    1638:	47c0      	blx	r8
				i--;
    163a:	6823      	ldr	r3, [r4, #0]
    163c:	3b01      	subs	r3, #1
    163e:	6023      	str	r3, [r4, #0]
				porD->OUTCLR.reg = A;
    1640:	f8c6 9194 	str.w	r9, [r6, #404]	; 0x194
				wait_motor(i);
    1644:	6820      	ldr	r0, [r4, #0]
    1646:	47c0      	blx	r8
				i--;
    1648:	6823      	ldr	r3, [r4, #0]
    164a:	3b01      	subs	r3, #1
    164c:	6023      	str	r3, [r4, #0]
				porD->OUTSET.reg = B;
    164e:	f8c6 b198 	str.w	fp, [r6, #408]	; 0x198
				wait_motor(i);
    1652:	6820      	ldr	r0, [r4, #0]
    1654:	47c0      	blx	r8
				i--;
    1656:	6823      	ldr	r3, [r4, #0]
    1658:	3b01      	subs	r3, #1
    165a:	6023      	str	r3, [r4, #0]
				porD->OUTSET.reg = A;
    165c:	f8c6 9198 	str.w	r9, [r6, #408]	; 0x198
				wait_motor(i);
    1660:	6820      	ldr	r0, [r4, #0]
    1662:	47c0      	blx	r8
				i--;
    1664:	6823      	ldr	r3, [r4, #0]
    1666:	3b01      	subs	r3, #1
    1668:	6023      	str	r3, [r4, #0]
				count += 4;
    166a:	686b      	ldr	r3, [r5, #4]
    166c:	3304      	adds	r3, #4
    166e:	606b      	str	r3, [r5, #4]
			while(i >= 10){
    1670:	6823      	ldr	r3, [r4, #0]
    1672:	2b09      	cmp	r3, #9
    1674:	dcd6      	bgt.n	1624 <motor_state_machine+0x90>
			state = 1;
    1676:	2301      	movs	r3, #1
    1678:	603b      	str	r3, [r7, #0]
			break;
    167a:	e00d      	b.n	1698 <motor_state_machine+0x104>
			porD->OUTSET.reg = BRAKE;
    167c:	4c55      	ldr	r4, [pc, #340]	; (17d4 <motor_state_machine+0x240>)
    167e:	f44f 6380 	mov.w	r3, #1024	; 0x400
    1682:	f8c4 3198 	str.w	r3, [r4, #408]	; 0x198
			wait_motor(10);
    1686:	200a      	movs	r0, #10
    1688:	4b53      	ldr	r3, [pc, #332]	; (17d8 <motor_state_machine+0x244>)
    168a:	4798      	blx	r3
			porD->OUTCLR.reg = EN;
    168c:	f44f 6300 	mov.w	r3, #2048	; 0x800
    1690:	f8c4 3194 	str.w	r3, [r4, #404]	; 0x194
			state = 5;	//go to idle state
    1694:	2305      	movs	r3, #5
    1696:	603b      	str	r3, [r7, #0]
	while(motor_on){
    1698:	786b      	ldrb	r3, [r5, #1]
    169a:	2b00      	cmp	r3, #0
    169c:	f000 811d 	beq.w	18da <motor_state_machine+0x346>
		switch(state){
    16a0:	683b      	ldr	r3, [r7, #0]
    16a2:	2b05      	cmp	r3, #5
    16a4:	d8f8      	bhi.n	1698 <motor_state_machine+0x104>
    16a6:	a201      	add	r2, pc, #4	; (adr r2, 16ac <motor_state_machine+0x118>)
    16a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    16ac:	0000167d 	.word	0x0000167d
    16b0:	000016c5 	.word	0x000016c5
    16b4:	000017dd 	.word	0x000017dd
    16b8:	00001615 	.word	0x00001615
    16bc:	000015ad 	.word	0x000015ad
    16c0:	000018d5 	.word	0x000018d5
			porD->OUTSET.reg = EN;
    16c4:	f44f 6200 	mov.w	r2, #2048	; 0x800
    16c8:	4b42      	ldr	r3, [pc, #264]	; (17d4 <motor_state_machine+0x240>)
    16ca:	f8c3 2198 	str.w	r2, [r3, #408]	; 0x198
			while(count < (steps - 3)){
    16ce:	4b3e      	ldr	r3, [pc, #248]	; (17c8 <motor_state_machine+0x234>)
    16d0:	681b      	ldr	r3, [r3, #0]
    16d2:	686a      	ldr	r2, [r5, #4]
    16d4:	3b03      	subs	r3, #3
    16d6:	4293      	cmp	r3, r2
    16d8:	dd27      	ble.n	172a <motor_state_machine+0x196>
				porD->OUTSET.reg = A;
    16da:	4c3e      	ldr	r4, [pc, #248]	; (17d4 <motor_state_machine+0x240>)
    16dc:	f44f 7980 	mov.w	r9, #256	; 0x100
    16e0:	46ca      	mov	sl, r9
    16e2:	f8c4 a198 	str.w	sl, [r4, #408]	; 0x198
				porD->OUTCLR.reg = B;
    16e6:	f44f 7b00 	mov.w	fp, #512	; 0x200
    16ea:	f8c4 b194 	str.w	fp, [r4, #404]	; 0x194
				wait_motor(i);
    16ee:	f8df 80e0 	ldr.w	r8, [pc, #224]	; 17d0 <motor_state_machine+0x23c>
    16f2:	f8d8 0000 	ldr.w	r0, [r8]
    16f6:	4e38      	ldr	r6, [pc, #224]	; (17d8 <motor_state_machine+0x244>)
    16f8:	47b0      	blx	r6
				porD->OUTCLR.reg = A;
    16fa:	f8c4 9194 	str.w	r9, [r4, #404]	; 0x194
				wait_motor(i);
    16fe:	f8d8 0000 	ldr.w	r0, [r8]
    1702:	47b0      	blx	r6
				porD->OUTSET.reg = B;
    1704:	f8c4 b198 	str.w	fp, [r4, #408]	; 0x198
				wait_motor(i);
    1708:	f8d8 0000 	ldr.w	r0, [r8]
    170c:	47b0      	blx	r6
				porD->OUTSET.reg = A;
    170e:	f8c4 9198 	str.w	r9, [r4, #408]	; 0x198
				wait_motor(i);
    1712:	f8d8 0000 	ldr.w	r0, [r8]
    1716:	47b0      	blx	r6
				count += 4;
    1718:	686b      	ldr	r3, [r5, #4]
    171a:	3304      	adds	r3, #4
    171c:	606b      	str	r3, [r5, #4]
			while(count < (steps - 3)){
    171e:	4b2a      	ldr	r3, [pc, #168]	; (17c8 <motor_state_machine+0x234>)
    1720:	681b      	ldr	r3, [r3, #0]
    1722:	686a      	ldr	r2, [r5, #4]
    1724:	3b03      	subs	r3, #3
    1726:	4293      	cmp	r3, r2
    1728:	dcdb      	bgt.n	16e2 <motor_state_machine+0x14e>
			if(count != steps){
    172a:	686a      	ldr	r2, [r5, #4]
    172c:	4b26      	ldr	r3, [pc, #152]	; (17c8 <motor_state_machine+0x234>)
    172e:	681b      	ldr	r3, [r3, #0]
    1730:	429a      	cmp	r2, r3
    1732:	d00f      	beq.n	1754 <motor_state_machine+0x1c0>
				porD->OUTSET.reg = A;
    1734:	4b27      	ldr	r3, [pc, #156]	; (17d4 <motor_state_machine+0x240>)
    1736:	f44f 7280 	mov.w	r2, #256	; 0x100
    173a:	f8c3 2198 	str.w	r2, [r3, #408]	; 0x198
				porD->OUTCLR.reg = B;
    173e:	f44f 7200 	mov.w	r2, #512	; 0x200
    1742:	f8c3 2194 	str.w	r2, [r3, #404]	; 0x194
				wait_motor(i);
    1746:	4b22      	ldr	r3, [pc, #136]	; (17d0 <motor_state_machine+0x23c>)
    1748:	6818      	ldr	r0, [r3, #0]
    174a:	4b23      	ldr	r3, [pc, #140]	; (17d8 <motor_state_machine+0x244>)
    174c:	4798      	blx	r3
				count++;
    174e:	686b      	ldr	r3, [r5, #4]
    1750:	3301      	adds	r3, #1
    1752:	606b      	str	r3, [r5, #4]
			if(count != steps){
    1754:	686a      	ldr	r2, [r5, #4]
    1756:	4b1c      	ldr	r3, [pc, #112]	; (17c8 <motor_state_machine+0x234>)
    1758:	681b      	ldr	r3, [r3, #0]
    175a:	429a      	cmp	r2, r3
    175c:	d00b      	beq.n	1776 <motor_state_machine+0x1e2>
				porD->OUTCLR.reg = A;
    175e:	f44f 7280 	mov.w	r2, #256	; 0x100
    1762:	4b1c      	ldr	r3, [pc, #112]	; (17d4 <motor_state_machine+0x240>)
    1764:	f8c3 2194 	str.w	r2, [r3, #404]	; 0x194
				wait_motor(i);
    1768:	4b19      	ldr	r3, [pc, #100]	; (17d0 <motor_state_machine+0x23c>)
    176a:	6818      	ldr	r0, [r3, #0]
    176c:	4b1a      	ldr	r3, [pc, #104]	; (17d8 <motor_state_machine+0x244>)
    176e:	4798      	blx	r3
				count++;
    1770:	686b      	ldr	r3, [r5, #4]
    1772:	3301      	adds	r3, #1
    1774:	606b      	str	r3, [r5, #4]
			if(count != steps){
    1776:	686a      	ldr	r2, [r5, #4]
    1778:	4b13      	ldr	r3, [pc, #76]	; (17c8 <motor_state_machine+0x234>)
    177a:	681b      	ldr	r3, [r3, #0]
    177c:	429a      	cmp	r2, r3
    177e:	d00b      	beq.n	1798 <motor_state_machine+0x204>
				porD->OUTSET.reg = B;
    1780:	f44f 7200 	mov.w	r2, #512	; 0x200
    1784:	4b13      	ldr	r3, [pc, #76]	; (17d4 <motor_state_machine+0x240>)
    1786:	f8c3 2198 	str.w	r2, [r3, #408]	; 0x198
				wait_motor(i);
    178a:	4b11      	ldr	r3, [pc, #68]	; (17d0 <motor_state_machine+0x23c>)
    178c:	6818      	ldr	r0, [r3, #0]
    178e:	4b12      	ldr	r3, [pc, #72]	; (17d8 <motor_state_machine+0x244>)
    1790:	4798      	blx	r3
				count++;
    1792:	686b      	ldr	r3, [r5, #4]
    1794:	3301      	adds	r3, #1
    1796:	606b      	str	r3, [r5, #4]
			if(count != steps){
    1798:	686a      	ldr	r2, [r5, #4]
    179a:	4b0b      	ldr	r3, [pc, #44]	; (17c8 <motor_state_machine+0x234>)
    179c:	681b      	ldr	r3, [r3, #0]
    179e:	429a      	cmp	r2, r3
    17a0:	d00b      	beq.n	17ba <motor_state_machine+0x226>
				porD->OUTSET.reg = A;
    17a2:	f44f 7280 	mov.w	r2, #256	; 0x100
    17a6:	4b0b      	ldr	r3, [pc, #44]	; (17d4 <motor_state_machine+0x240>)
    17a8:	f8c3 2198 	str.w	r2, [r3, #408]	; 0x198
				wait_motor(i);
    17ac:	4b08      	ldr	r3, [pc, #32]	; (17d0 <motor_state_machine+0x23c>)
    17ae:	6818      	ldr	r0, [r3, #0]
    17b0:	4b09      	ldr	r3, [pc, #36]	; (17d8 <motor_state_machine+0x244>)
    17b2:	4798      	blx	r3
				count++;
    17b4:	686b      	ldr	r3, [r5, #4]
    17b6:	3301      	adds	r3, #1
    17b8:	606b      	str	r3, [r5, #4]
			state = 0;	//go to brake state
    17ba:	2300      	movs	r3, #0
    17bc:	603b      	str	r3, [r7, #0]
			count = 0;
    17be:	606b      	str	r3, [r5, #4]
			break;
    17c0:	e76a      	b.n	1698 <motor_state_machine+0x104>
    17c2:	bf00      	nop
    17c4:	20000c18 	.word	0x20000c18
    17c8:	20000c14 	.word	0x20000c14
    17cc:	20000b94 	.word	0x20000b94
    17d0:	20000720 	.word	0x20000720
    17d4:	41008000 	.word	0x41008000
    17d8:	00001571 	.word	0x00001571
			porD->OUTSET.reg = EN;
    17dc:	f44f 6200 	mov.w	r2, #2048	; 0x800
    17e0:	4b3f      	ldr	r3, [pc, #252]	; (18e0 <motor_state_machine+0x34c>)
    17e2:	f8c3 2198 	str.w	r2, [r3, #408]	; 0x198
			while(count < (steps - 3)){
    17e6:	4b3f      	ldr	r3, [pc, #252]	; (18e4 <motor_state_machine+0x350>)
    17e8:	681b      	ldr	r3, [r3, #0]
    17ea:	686a      	ldr	r2, [r5, #4]
    17ec:	3b03      	subs	r3, #3
    17ee:	4293      	cmp	r3, r2
    17f0:	dd27      	ble.n	1842 <motor_state_machine+0x2ae>
				porD->OUTSET.reg = A;
    17f2:	4c3b      	ldr	r4, [pc, #236]	; (18e0 <motor_state_machine+0x34c>)
    17f4:	f44f 7980 	mov.w	r9, #256	; 0x100
    17f8:	46ca      	mov	sl, r9
    17fa:	f8c4 a198 	str.w	sl, [r4, #408]	; 0x198
				porD->OUTSET.reg = B;
    17fe:	f44f 7b00 	mov.w	fp, #512	; 0x200
    1802:	f8c4 b198 	str.w	fp, [r4, #408]	; 0x198
				wait_motor(i);
    1806:	f8df 80e4 	ldr.w	r8, [pc, #228]	; 18ec <motor_state_machine+0x358>
    180a:	f8d8 0000 	ldr.w	r0, [r8]
    180e:	4e36      	ldr	r6, [pc, #216]	; (18e8 <motor_state_machine+0x354>)
    1810:	47b0      	blx	r6
				porD->OUTCLR.reg = A;
    1812:	f8c4 9194 	str.w	r9, [r4, #404]	; 0x194
				wait_motor(i);
    1816:	f8d8 0000 	ldr.w	r0, [r8]
    181a:	47b0      	blx	r6
				porD->OUTCLR.reg = B;
    181c:	f8c4 b194 	str.w	fp, [r4, #404]	; 0x194
				wait_motor(i);
    1820:	f8d8 0000 	ldr.w	r0, [r8]
    1824:	47b0      	blx	r6
				porD->OUTSET.reg = A;
    1826:	f8c4 9198 	str.w	r9, [r4, #408]	; 0x198
				wait_motor(i);
    182a:	f8d8 0000 	ldr.w	r0, [r8]
    182e:	47b0      	blx	r6
				count += 4;
    1830:	686b      	ldr	r3, [r5, #4]
    1832:	3304      	adds	r3, #4
    1834:	606b      	str	r3, [r5, #4]
			while(count < (steps - 3)){
    1836:	4b2b      	ldr	r3, [pc, #172]	; (18e4 <motor_state_machine+0x350>)
    1838:	681b      	ldr	r3, [r3, #0]
    183a:	686a      	ldr	r2, [r5, #4]
    183c:	3b03      	subs	r3, #3
    183e:	4293      	cmp	r3, r2
    1840:	dcdb      	bgt.n	17fa <motor_state_machine+0x266>
			if(count != steps){
    1842:	686a      	ldr	r2, [r5, #4]
    1844:	4b27      	ldr	r3, [pc, #156]	; (18e4 <motor_state_machine+0x350>)
    1846:	681b      	ldr	r3, [r3, #0]
    1848:	429a      	cmp	r2, r3
    184a:	d00f      	beq.n	186c <motor_state_machine+0x2d8>
				porD->OUTSET.reg = A;
    184c:	4b24      	ldr	r3, [pc, #144]	; (18e0 <motor_state_machine+0x34c>)
    184e:	f44f 7280 	mov.w	r2, #256	; 0x100
    1852:	f8c3 2198 	str.w	r2, [r3, #408]	; 0x198
				porD->OUTSET.reg = B;
    1856:	f44f 7200 	mov.w	r2, #512	; 0x200
    185a:	f8c3 2198 	str.w	r2, [r3, #408]	; 0x198
				wait_motor(i);
    185e:	4b23      	ldr	r3, [pc, #140]	; (18ec <motor_state_machine+0x358>)
    1860:	6818      	ldr	r0, [r3, #0]
    1862:	4b21      	ldr	r3, [pc, #132]	; (18e8 <motor_state_machine+0x354>)
    1864:	4798      	blx	r3
				count ++;
    1866:	686b      	ldr	r3, [r5, #4]
    1868:	3301      	adds	r3, #1
    186a:	606b      	str	r3, [r5, #4]
			if(count != steps){
    186c:	686a      	ldr	r2, [r5, #4]
    186e:	4b1d      	ldr	r3, [pc, #116]	; (18e4 <motor_state_machine+0x350>)
    1870:	681b      	ldr	r3, [r3, #0]
    1872:	429a      	cmp	r2, r3
    1874:	d00b      	beq.n	188e <motor_state_machine+0x2fa>
				porD->OUTCLR.reg = A;
    1876:	f44f 7280 	mov.w	r2, #256	; 0x100
    187a:	4b19      	ldr	r3, [pc, #100]	; (18e0 <motor_state_machine+0x34c>)
    187c:	f8c3 2194 	str.w	r2, [r3, #404]	; 0x194
				wait_motor(i);
    1880:	4b1a      	ldr	r3, [pc, #104]	; (18ec <motor_state_machine+0x358>)
    1882:	6818      	ldr	r0, [r3, #0]
    1884:	4b18      	ldr	r3, [pc, #96]	; (18e8 <motor_state_machine+0x354>)
    1886:	4798      	blx	r3
				count ++;
    1888:	686b      	ldr	r3, [r5, #4]
    188a:	3301      	adds	r3, #1
    188c:	606b      	str	r3, [r5, #4]
			if(count != steps){
    188e:	686a      	ldr	r2, [r5, #4]
    1890:	4b14      	ldr	r3, [pc, #80]	; (18e4 <motor_state_machine+0x350>)
    1892:	681b      	ldr	r3, [r3, #0]
    1894:	429a      	cmp	r2, r3
    1896:	d00b      	beq.n	18b0 <motor_state_machine+0x31c>
				porD->OUTCLR.reg = B;
    1898:	f44f 7200 	mov.w	r2, #512	; 0x200
    189c:	4b10      	ldr	r3, [pc, #64]	; (18e0 <motor_state_machine+0x34c>)
    189e:	f8c3 2194 	str.w	r2, [r3, #404]	; 0x194
				wait_motor(i);
    18a2:	4b12      	ldr	r3, [pc, #72]	; (18ec <motor_state_machine+0x358>)
    18a4:	6818      	ldr	r0, [r3, #0]
    18a6:	4b10      	ldr	r3, [pc, #64]	; (18e8 <motor_state_machine+0x354>)
    18a8:	4798      	blx	r3
				count ++;
    18aa:	686b      	ldr	r3, [r5, #4]
    18ac:	3301      	adds	r3, #1
    18ae:	606b      	str	r3, [r5, #4]
			if(count != steps){
    18b0:	686a      	ldr	r2, [r5, #4]
    18b2:	4b0c      	ldr	r3, [pc, #48]	; (18e4 <motor_state_machine+0x350>)
    18b4:	681b      	ldr	r3, [r3, #0]
    18b6:	429a      	cmp	r2, r3
    18b8:	d008      	beq.n	18cc <motor_state_machine+0x338>
				porD->OUTSET.reg = A;
    18ba:	f44f 7280 	mov.w	r2, #256	; 0x100
    18be:	4b08      	ldr	r3, [pc, #32]	; (18e0 <motor_state_machine+0x34c>)
    18c0:	f8c3 2198 	str.w	r2, [r3, #408]	; 0x198
				wait_motor(i);
    18c4:	4b09      	ldr	r3, [pc, #36]	; (18ec <motor_state_machine+0x358>)
    18c6:	6818      	ldr	r0, [r3, #0]
    18c8:	4b07      	ldr	r3, [pc, #28]	; (18e8 <motor_state_machine+0x354>)
    18ca:	4798      	blx	r3
			count = 0;
    18cc:	2300      	movs	r3, #0
    18ce:	606b      	str	r3, [r5, #4]
			state = 0;	//go to brake state
    18d0:	603b      	str	r3, [r7, #0]
			break;
    18d2:	e6e1      	b.n	1698 <motor_state_machine+0x104>
			motor_on = false;
    18d4:	2300      	movs	r3, #0
    18d6:	706b      	strb	r3, [r5, #1]
			break;
    18d8:	e6de      	b.n	1698 <motor_state_machine+0x104>
}
    18da:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    18de:	bf00      	nop
    18e0:	41008000 	.word	0x41008000
    18e4:	20000c14 	.word	0x20000c14
    18e8:	00001571 	.word	0x00001571
    18ec:	20000720 	.word	0x20000720

000018f0 <motor_hone>:
void motor_hone(void){
    18f0:	b510      	push	{r4, lr}
	Honing_message_Ptr = Honing_message_Arr;
    18f2:	480f      	ldr	r0, [pc, #60]	; (1930 <motor_hone+0x40>)
    18f4:	4b0f      	ldr	r3, [pc, #60]	; (1934 <motor_hone+0x44>)
    18f6:	6018      	str	r0, [r3, #0]
	write_terminal(Honing_message_Ptr);
    18f8:	4b0f      	ldr	r3, [pc, #60]	; (1938 <motor_hone+0x48>)
    18fa:	4798      	blx	r3
	motor_state_machine(1, 0x400);	//0x400 steps CW
    18fc:	f44f 6180 	mov.w	r1, #1024	; 0x400
    1900:	2001      	movs	r0, #1
    1902:	4c0e      	ldr	r4, [pc, #56]	; (193c <motor_hone+0x4c>)
    1904:	47a0      	blx	r4
	motor_state_machine(2, 0x2500); 	//CCW look for picth and catch
    1906:	f44f 5114 	mov.w	r1, #9472	; 0x2500
    190a:	2002      	movs	r0, #2
    190c:	47a0      	blx	r4
	if(catch){	//pitch and catch was detected
    190e:	4b0c      	ldr	r3, [pc, #48]	; (1940 <motor_hone+0x50>)
    1910:	781b      	ldrb	r3, [r3, #0]
    1912:	b943      	cbnz	r3, 1926 <motor_hone+0x36>
	current_pos = 1;
    1914:	2201      	movs	r2, #1
    1916:	4b0b      	ldr	r3, [pc, #44]	; (1944 <motor_hone+0x54>)
    1918:	601a      	str	r2, [r3, #0]
	Honing_message_Ptr = Honing_done_message_Arr;
    191a:	480b      	ldr	r0, [pc, #44]	; (1948 <motor_hone+0x58>)
    191c:	4b05      	ldr	r3, [pc, #20]	; (1934 <motor_hone+0x44>)
    191e:	6018      	str	r0, [r3, #0]
	write_terminal(Honing_message_Ptr);
    1920:	4b05      	ldr	r3, [pc, #20]	; (1938 <motor_hone+0x48>)
    1922:	4798      	blx	r3
    1924:	bd10      	pop	{r4, pc}
		motor_state_machine(1, 0x96);	//0x96 steps CW to 1st aper
    1926:	2196      	movs	r1, #150	; 0x96
    1928:	2001      	movs	r0, #1
    192a:	47a0      	blx	r4
    192c:	e7f2      	b.n	1914 <motor_hone+0x24>
    192e:	bf00      	nop
    1930:	20000724 	.word	0x20000724
    1934:	20000c10 	.word	0x20000c10
    1938:	000004d5 	.word	0x000004d5
    193c:	00001595 	.word	0x00001595
    1940:	20000b94 	.word	0x20000b94
    1944:	20000c1c 	.word	0x20000c1c
    1948:	20000730 	.word	0x20000730

0000194c <select_aper>:
void select_aper(char aper){
    194c:	b510      	push	{r4, lr}
	switch(aper){
    194e:	3830      	subs	r0, #48	; 0x30
    1950:	2806      	cmp	r0, #6
    1952:	f200 809f 	bhi.w	1a94 <select_aper+0x148>
    1956:	e8df f000 	tbb	[pc, r0]
    195a:	0704      	.short	0x0704
    195c:	71563b20 	.word	0x71563b20
    1960:	8c          	.byte	0x8c
    1961:	00          	.byte	0x00
		motor_hone();
    1962:	4b51      	ldr	r3, [pc, #324]	; (1aa8 <select_aper+0x15c>)
    1964:	4798      	blx	r3
		break;
    1966:	bd10      	pop	{r4, pc}
		aper_diff = 1 - current_pos;
    1968:	4b50      	ldr	r3, [pc, #320]	; (1aac <select_aper+0x160>)
    196a:	6819      	ldr	r1, [r3, #0]
		if(aper_diff == 0){
    196c:	f1d1 0101 	rsbs	r1, r1, #1
    1970:	f000 8090 	beq.w	1a94 <select_aper+0x148>
		if(aper_diff < 0){
    1974:	2900      	cmp	r1, #0
    1976:	db07      	blt.n	1988 <select_aper+0x3c>
		motor_state_machine(3, (0x340 * aper_diff));	//0x steps CW
    1978:	f44f 7350 	mov.w	r3, #832	; 0x340
    197c:	fb03 f101 	mul.w	r1, r3, r1
    1980:	2003      	movs	r0, #3
    1982:	4b4b      	ldr	r3, [pc, #300]	; (1ab0 <select_aper+0x164>)
    1984:	4798      	blx	r3
		break;
    1986:	bd10      	pop	{r4, pc}
			aper_diff *= -1;
    1988:	424c      	negs	r4, r1
			motor_state_machine(2, (0x340 * aper_diff));	//0x steps CCW
    198a:	4b4a      	ldr	r3, [pc, #296]	; (1ab4 <select_aper+0x168>)
    198c:	fb03 f101 	mul.w	r1, r3, r1
    1990:	2002      	movs	r0, #2
    1992:	4b47      	ldr	r3, [pc, #284]	; (1ab0 <select_aper+0x164>)
    1994:	4798      	blx	r3
			aper_diff *= -1;
    1996:	4621      	mov	r1, r4
    1998:	e7ee      	b.n	1978 <select_aper+0x2c>
		aper_diff = 2 - current_pos;
    199a:	4b44      	ldr	r3, [pc, #272]	; (1aac <select_aper+0x160>)
    199c:	6819      	ldr	r1, [r3, #0]
		if(aper_diff == 0){
    199e:	f1d1 0102 	rsbs	r1, r1, #2
    19a2:	d077      	beq.n	1a94 <select_aper+0x148>
		if(aper_diff < 0){
    19a4:	2900      	cmp	r1, #0
    19a6:	db0a      	blt.n	19be <select_aper+0x72>
		motor_state_machine(3, (0x340 * aper_diff));	//0x steps CW	
    19a8:	f44f 7350 	mov.w	r3, #832	; 0x340
    19ac:	fb03 f101 	mul.w	r1, r3, r1
    19b0:	2003      	movs	r0, #3
    19b2:	4b3f      	ldr	r3, [pc, #252]	; (1ab0 <select_aper+0x164>)
    19b4:	4798      	blx	r3
		current_pos = 2;	
    19b6:	2202      	movs	r2, #2
    19b8:	4b3c      	ldr	r3, [pc, #240]	; (1aac <select_aper+0x160>)
    19ba:	601a      	str	r2, [r3, #0]
		break;
    19bc:	bd10      	pop	{r4, pc}
			aper_diff *= -1;
    19be:	424c      	negs	r4, r1
			motor_state_machine(2, (0x340 * aper_diff));	//0x steps CW
    19c0:	4b3c      	ldr	r3, [pc, #240]	; (1ab4 <select_aper+0x168>)
    19c2:	fb03 f101 	mul.w	r1, r3, r1
    19c6:	2002      	movs	r0, #2
    19c8:	4b39      	ldr	r3, [pc, #228]	; (1ab0 <select_aper+0x164>)
    19ca:	4798      	blx	r3
			aper_diff *= -1;
    19cc:	4621      	mov	r1, r4
    19ce:	e7eb      	b.n	19a8 <select_aper+0x5c>
		aper_diff = 3 - current_pos;
    19d0:	4b36      	ldr	r3, [pc, #216]	; (1aac <select_aper+0x160>)
    19d2:	6819      	ldr	r1, [r3, #0]
		if(aper_diff == 0){
    19d4:	f1d1 0103 	rsbs	r1, r1, #3
    19d8:	d05c      	beq.n	1a94 <select_aper+0x148>
		if(aper_diff < 0){
    19da:	2900      	cmp	r1, #0
    19dc:	db0a      	blt.n	19f4 <select_aper+0xa8>
		motor_state_machine(3, (0x340 * aper_diff));	//0x steps CW		
    19de:	f44f 7350 	mov.w	r3, #832	; 0x340
    19e2:	fb03 f101 	mul.w	r1, r3, r1
    19e6:	2003      	movs	r0, #3
    19e8:	4b31      	ldr	r3, [pc, #196]	; (1ab0 <select_aper+0x164>)
    19ea:	4798      	blx	r3
		current_pos = 3;
    19ec:	2203      	movs	r2, #3
    19ee:	4b2f      	ldr	r3, [pc, #188]	; (1aac <select_aper+0x160>)
    19f0:	601a      	str	r2, [r3, #0]
		break;
    19f2:	bd10      	pop	{r4, pc}
			aper_diff *= -1;
    19f4:	424c      	negs	r4, r1
			motor_state_machine(2, (0x340 * aper_diff));	//0x steps CW
    19f6:	4b2f      	ldr	r3, [pc, #188]	; (1ab4 <select_aper+0x168>)
    19f8:	fb03 f101 	mul.w	r1, r3, r1
    19fc:	2002      	movs	r0, #2
    19fe:	4b2c      	ldr	r3, [pc, #176]	; (1ab0 <select_aper+0x164>)
    1a00:	4798      	blx	r3
			aper_diff *= -1;
    1a02:	4621      	mov	r1, r4
    1a04:	e7eb      	b.n	19de <select_aper+0x92>
		aper_diff = 4 - current_pos;
    1a06:	4b29      	ldr	r3, [pc, #164]	; (1aac <select_aper+0x160>)
    1a08:	6819      	ldr	r1, [r3, #0]
		if(aper_diff == 0){
    1a0a:	f1d1 0104 	rsbs	r1, r1, #4
    1a0e:	d041      	beq.n	1a94 <select_aper+0x148>
		if(aper_diff < 0){
    1a10:	2900      	cmp	r1, #0
    1a12:	db0a      	blt.n	1a2a <select_aper+0xde>
		motor_state_machine(3, (0x340 * aper_diff));	//0x steps CW	
    1a14:	f44f 7350 	mov.w	r3, #832	; 0x340
    1a18:	fb03 f101 	mul.w	r1, r3, r1
    1a1c:	2003      	movs	r0, #3
    1a1e:	4b24      	ldr	r3, [pc, #144]	; (1ab0 <select_aper+0x164>)
    1a20:	4798      	blx	r3
		current_pos = 4;	
    1a22:	2204      	movs	r2, #4
    1a24:	4b21      	ldr	r3, [pc, #132]	; (1aac <select_aper+0x160>)
    1a26:	601a      	str	r2, [r3, #0]
		break;
    1a28:	bd10      	pop	{r4, pc}
			aper_diff *= -1;
    1a2a:	424c      	negs	r4, r1
			motor_state_machine(2, (0x340 * aper_diff));	//0x steps CW
    1a2c:	4b21      	ldr	r3, [pc, #132]	; (1ab4 <select_aper+0x168>)
    1a2e:	fb03 f101 	mul.w	r1, r3, r1
    1a32:	2002      	movs	r0, #2
    1a34:	4b1e      	ldr	r3, [pc, #120]	; (1ab0 <select_aper+0x164>)
    1a36:	4798      	blx	r3
			aper_diff *= -1;
    1a38:	4621      	mov	r1, r4
    1a3a:	e7eb      	b.n	1a14 <select_aper+0xc8>
		aper_diff = 5 - current_pos;
    1a3c:	4b1b      	ldr	r3, [pc, #108]	; (1aac <select_aper+0x160>)
    1a3e:	6819      	ldr	r1, [r3, #0]
		if(aper_diff == 0){
    1a40:	f1d1 0105 	rsbs	r1, r1, #5
    1a44:	d026      	beq.n	1a94 <select_aper+0x148>
		if(aper_diff < 0){
    1a46:	2900      	cmp	r1, #0
    1a48:	db0a      	blt.n	1a60 <select_aper+0x114>
		motor_state_machine(3, (0x340 * aper_diff));	//0x steps CW	
    1a4a:	f44f 7350 	mov.w	r3, #832	; 0x340
    1a4e:	fb03 f101 	mul.w	r1, r3, r1
    1a52:	2003      	movs	r0, #3
    1a54:	4b16      	ldr	r3, [pc, #88]	; (1ab0 <select_aper+0x164>)
    1a56:	4798      	blx	r3
		current_pos = 5;	
    1a58:	2205      	movs	r2, #5
    1a5a:	4b14      	ldr	r3, [pc, #80]	; (1aac <select_aper+0x160>)
    1a5c:	601a      	str	r2, [r3, #0]
		break;
    1a5e:	bd10      	pop	{r4, pc}
			aper_diff *= -1;
    1a60:	424c      	negs	r4, r1
			motor_state_machine(2, (0x340 * aper_diff));	//0x steps CW
    1a62:	4b14      	ldr	r3, [pc, #80]	; (1ab4 <select_aper+0x168>)
    1a64:	fb03 f101 	mul.w	r1, r3, r1
    1a68:	2002      	movs	r0, #2
    1a6a:	4b11      	ldr	r3, [pc, #68]	; (1ab0 <select_aper+0x164>)
    1a6c:	4798      	blx	r3
			aper_diff *= -1;
    1a6e:	4621      	mov	r1, r4
    1a70:	e7eb      	b.n	1a4a <select_aper+0xfe>
		aper_diff = 6 - current_pos;
    1a72:	4b0e      	ldr	r3, [pc, #56]	; (1aac <select_aper+0x160>)
    1a74:	6819      	ldr	r1, [r3, #0]
		if(aper_diff == 0){
    1a76:	f1d1 0106 	rsbs	r1, r1, #6
    1a7a:	d00b      	beq.n	1a94 <select_aper+0x148>
		if(aper_diff < 0){
    1a7c:	2900      	cmp	r1, #0
    1a7e:	db0a      	blt.n	1a96 <select_aper+0x14a>
		motor_state_machine(3, (0x340 * aper_diff));	//0x steps CW	
    1a80:	f44f 7350 	mov.w	r3, #832	; 0x340
    1a84:	fb03 f101 	mul.w	r1, r3, r1
    1a88:	2003      	movs	r0, #3
    1a8a:	4b09      	ldr	r3, [pc, #36]	; (1ab0 <select_aper+0x164>)
    1a8c:	4798      	blx	r3
		current_pos = 6;	
    1a8e:	2206      	movs	r2, #6
    1a90:	4b06      	ldr	r3, [pc, #24]	; (1aac <select_aper+0x160>)
    1a92:	601a      	str	r2, [r3, #0]
    1a94:	bd10      	pop	{r4, pc}
			aper_diff *= -1;
    1a96:	424c      	negs	r4, r1
			motor_state_machine(2, (0x340 * aper_diff));	//0x steps CW
    1a98:	4b06      	ldr	r3, [pc, #24]	; (1ab4 <select_aper+0x168>)
    1a9a:	fb03 f101 	mul.w	r1, r3, r1
    1a9e:	2002      	movs	r0, #2
    1aa0:	4b03      	ldr	r3, [pc, #12]	; (1ab0 <select_aper+0x164>)
    1aa2:	4798      	blx	r3
			aper_diff *= -1;
    1aa4:	4621      	mov	r1, r4
    1aa6:	e7eb      	b.n	1a80 <select_aper+0x134>
    1aa8:	000018f1 	.word	0x000018f1
    1aac:	20000c1c 	.word	0x20000c1c
    1ab0:	00001595 	.word	0x00001595
    1ab4:	fffffcc0 	.word	0xfffffcc0

00001ab8 <rtd_port_setup>:
	PortGroup *porC = &(por->Group[2]);
	PortGroup *porD = &(por->Group[3]);
	
	//12MHz crystal on board selected mapped to PB22/PB23
	
	porB->PMUX[2].bit.PMUXE = 1;	//PB04 ADC1 AIN[6] temp sensor
    1ab8:	4b3e      	ldr	r3, [pc, #248]	; (1bb4 <rtd_port_setup+0xfc>)
    1aba:	f893 10b2 	ldrb.w	r1, [r3, #178]	; 0xb2
    1abe:	2201      	movs	r2, #1
    1ac0:	f362 0103 	bfi	r1, r2, #0, #4
    1ac4:	f883 10b2 	strb.w	r1, [r3, #178]	; 0xb2
	porB->PINCFG[4].bit.PMUXEN = 1;
    1ac8:	f893 10c4 	ldrb.w	r1, [r3, #196]	; 0xc4
    1acc:	4311      	orrs	r1, r2
    1ace:	f883 10c4 	strb.w	r1, [r3, #196]	; 0xc4
	
	porC->PMUX[0].bit.PMUXE = 1;	//PC00 ADC1 AIN[10] extra
    1ad2:	f893 1130 	ldrb.w	r1, [r3, #304]	; 0x130
    1ad6:	f362 0103 	bfi	r1, r2, #0, #4
    1ada:	f883 1130 	strb.w	r1, [r3, #304]	; 0x130
	porC->PINCFG[0].bit.PMUXEN = 1;
    1ade:	f893 1140 	ldrb.w	r1, [r3, #320]	; 0x140
    1ae2:	4311      	orrs	r1, r2
    1ae4:	f883 1140 	strb.w	r1, [r3, #320]	; 0x140
	
	porC->PMUX[0].bit.PMUXO = 1;	//PC01 ADC1 AIN[11] extra
    1ae8:	f893 1130 	ldrb.w	r1, [r3, #304]	; 0x130
    1aec:	f362 1107 	bfi	r1, r2, #4, #4
    1af0:	f883 1130 	strb.w	r1, [r3, #304]	; 0x130
	porC->PINCFG[1].bit.PMUXEN = 1;
    1af4:	f893 1141 	ldrb.w	r1, [r3, #321]	; 0x141
    1af8:	4311      	orrs	r1, r2
    1afa:	f883 1141 	strb.w	r1, [r3, #321]	; 0x141

	porC->PMUX[1].bit.PMUXE = 1;	//PC02 ADC1 AIN[4] RTD0
    1afe:	f893 1131 	ldrb.w	r1, [r3, #305]	; 0x131
    1b02:	f362 0103 	bfi	r1, r2, #0, #4
    1b06:	f883 1131 	strb.w	r1, [r3, #305]	; 0x131
	porC->PINCFG[2].bit.PMUXEN = 1;
    1b0a:	f893 1142 	ldrb.w	r1, [r3, #322]	; 0x142
    1b0e:	4311      	orrs	r1, r2
    1b10:	f883 1142 	strb.w	r1, [r3, #322]	; 0x142
	
	porC->PMUX[1].bit.PMUXO = 1;	//PC03 ADC1 AIN[5] RTD1
    1b14:	f893 1131 	ldrb.w	r1, [r3, #305]	; 0x131
    1b18:	f362 1107 	bfi	r1, r2, #4, #4
    1b1c:	f883 1131 	strb.w	r1, [r3, #305]	; 0x131
	porC->PINCFG[3].bit.PMUXEN = 1;
    1b20:	f893 1143 	ldrb.w	r1, [r3, #323]	; 0x143
    1b24:	4311      	orrs	r1, r2
    1b26:	f883 1143 	strb.w	r1, [r3, #323]	; 0x143
	
	porA->PMUX[1].bit.PMUXE = 1;	//PA02 ADC0 AIN[0] RTD2
    1b2a:	f893 1031 	ldrb.w	r1, [r3, #49]	; 0x31
    1b2e:	f362 0103 	bfi	r1, r2, #0, #4
    1b32:	f883 1031 	strb.w	r1, [r3, #49]	; 0x31
	porA->PINCFG[2].bit.PMUXEN = 1;
    1b36:	f893 1042 	ldrb.w	r1, [r3, #66]	; 0x42
    1b3a:	4311      	orrs	r1, r2
    1b3c:	f883 1042 	strb.w	r1, [r3, #66]	; 0x42
	
	porA->PMUX[1].bit.PMUXO = 1;	//PA03 ADC0 AIN[1] RTD3
    1b40:	f893 1031 	ldrb.w	r1, [r3, #49]	; 0x31
    1b44:	f362 1107 	bfi	r1, r2, #4, #4
    1b48:	f883 1031 	strb.w	r1, [r3, #49]	; 0x31
	porA->PINCFG[3].bit.PMUXEN = 1;
    1b4c:	f893 1043 	ldrb.w	r1, [r3, #67]	; 0x43
    1b50:	4311      	orrs	r1, r2
    1b52:	f883 1043 	strb.w	r1, [r3, #67]	; 0x43
	
	porB->PMUX[2].bit.PMUXO = 1;	//PB05 ADC1 AIN[7] RTD4
    1b56:	f893 10b2 	ldrb.w	r1, [r3, #178]	; 0xb2
    1b5a:	f362 1107 	bfi	r1, r2, #4, #4
    1b5e:	f883 10b2 	strb.w	r1, [r3, #178]	; 0xb2
	porB->PINCFG[5].bit.PMUXEN = 1;
    1b62:	f893 10c5 	ldrb.w	r1, [r3, #197]	; 0xc5
    1b66:	4311      	orrs	r1, r2
    1b68:	f883 10c5 	strb.w	r1, [r3, #197]	; 0xc5
	
	porD->PMUX[0].bit.PMUXE = 1;	//PD00 ADC1 AIN[14] RTD5
    1b6c:	f893 11b0 	ldrb.w	r1, [r3, #432]	; 0x1b0
    1b70:	f362 0103 	bfi	r1, r2, #0, #4
    1b74:	f883 11b0 	strb.w	r1, [r3, #432]	; 0x1b0
	porD->PINCFG[0].bit.PMUXEN = 1;
    1b78:	f893 11c0 	ldrb.w	r1, [r3, #448]	; 0x1c0
    1b7c:	4311      	orrs	r1, r2
    1b7e:	f883 11c0 	strb.w	r1, [r3, #448]	; 0x1c0
	
	porD->PMUX[0].bit.PMUXO = 1;	//PD01 ADC1 AIN[15] RTD6
    1b82:	f893 11b0 	ldrb.w	r1, [r3, #432]	; 0x1b0
    1b86:	f362 1107 	bfi	r1, r2, #4, #4
    1b8a:	f883 11b0 	strb.w	r1, [r3, #432]	; 0x1b0
	porD->PINCFG[1].bit.PMUXEN = 1;
    1b8e:	f893 11c1 	ldrb.w	r1, [r3, #449]	; 0x1c1
    1b92:	4311      	orrs	r1, r2
    1b94:	f883 11c1 	strb.w	r1, [r3, #449]	; 0x1c1

	porB->PMUX[4].bit.PMUXE = 1;	//PB06 ADC1 AIN[8] RTD7
    1b98:	f893 10b4 	ldrb.w	r1, [r3, #180]	; 0xb4
    1b9c:	f362 0103 	bfi	r1, r2, #0, #4
    1ba0:	f883 10b4 	strb.w	r1, [r3, #180]	; 0xb4
	porB->PINCFG[8].bit.PMUXEN = 1;
    1ba4:	f893 20c8 	ldrb.w	r2, [r3, #200]	; 0xc8
    1ba8:	f042 0201 	orr.w	r2, r2, #1
    1bac:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
    1bb0:	4770      	bx	lr
    1bb2:	bf00      	nop
    1bb4:	41008000 	.word	0x41008000

00001bb8 <ADC_1_Setup>:
	
}

/* Setup ADC1 */
void ADC_1_Setup(void){
	ADC1->CTRLA.reg = 0<<1;	//disable so that we can reset
    1bb8:	2200      	movs	r2, #0
    1bba:	4b1d      	ldr	r3, [pc, #116]	; (1c30 <ADC_1_Setup+0x78>)
    1bbc:	801a      	strh	r2, [r3, #0]
	while (ADC1->SYNCBUSY.reg){}	//wait for disable to complete
    1bbe:	461a      	mov	r2, r3
    1bc0:	6b13      	ldr	r3, [r2, #48]	; 0x30
    1bc2:	2b00      	cmp	r3, #0
    1bc4:	d1fc      	bne.n	1bc0 <ADC_1_Setup+0x8>
	ADC1->CTRLA.bit.PRESCALER = 0;	//2^n
    1bc6:	4b1a      	ldr	r3, [pc, #104]	; (1c30 <ADC_1_Setup+0x78>)
    1bc8:	881a      	ldrh	r2, [r3, #0]
    1bca:	f36f 220a 	bfc	r2, #8, #3
    1bce:	801a      	strh	r2, [r3, #0]
	ADC1->CTRLA.bit.ONDEMAND = 1;
    1bd0:	881a      	ldrh	r2, [r3, #0]
    1bd2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    1bd6:	801a      	strh	r2, [r3, #0]
	
	ADC1->REFCTRL.reg = ADC_REFCTRL_REFSEL_INTVCC1;	//internal reference = VDDann
    1bd8:	2203      	movs	r2, #3
    1bda:	721a      	strb	r2, [r3, #8]
	while(ADC1->SYNCBUSY.bit.REFCTRL){}
    1bdc:	461a      	mov	r2, r3
    1bde:	6b13      	ldr	r3, [r2, #48]	; 0x30
    1be0:	f013 0f10 	tst.w	r3, #16
    1be4:	d1fb      	bne.n	1bde <ADC_1_Setup+0x26>
	//ADC->CTRLB.reg = ADC_CTRLB_PRESCALER_DIV512 | ADC_CTRLB_RESSEL_8BIT | ADC_CTRLB_FREERUN | 0<<0 | ADC_CTRLB_CORREN;
	ADC1->CTRLB.reg = ADC_CTRLB_RESSEL_8BIT | 0<<1 | 0<<0;	// freerun mode off, right adjust
    1be6:	2218      	movs	r2, #24
    1be8:	4b11      	ldr	r3, [pc, #68]	; (1c30 <ADC_1_Setup+0x78>)
    1bea:	80da      	strh	r2, [r3, #6]
	while (ADC1->SYNCBUSY.bit.CTRLB){}	//wait for sync to complete
    1bec:	461a      	mov	r2, r3
    1bee:	6b13      	ldr	r3, [r2, #48]	; 0x30
    1bf0:	f013 0f08 	tst.w	r3, #8
    1bf4:	d1fb      	bne.n	1bee <ADC_1_Setup+0x36>
	ADC1->INPUTCTRL.reg = ADC_INPUTCTRL_MUXNEG_GND | ADC_INPUTCTRL_MUXPOS_AIN6;	//AIN6=PB04
    1bf6:	f641 0206 	movw	r2, #6150	; 0x1806
    1bfa:	4b0d      	ldr	r3, [pc, #52]	; (1c30 <ADC_1_Setup+0x78>)
    1bfc:	809a      	strh	r2, [r3, #4]
	while (ADC1->SYNCBUSY.bit.INPUTCTRL){}	//wait for sync to complete
    1bfe:	461a      	mov	r2, r3
    1c00:	6b13      	ldr	r3, [r2, #48]	; 0x30
    1c02:	f013 0f04 	tst.w	r3, #4
    1c06:	d1fb      	bne.n	1c00 <ADC_1_Setup+0x48>
	ADC1->SWTRIG.bit.START = 1;	//start conversion
    1c08:	4a09      	ldr	r2, [pc, #36]	; (1c30 <ADC_1_Setup+0x78>)
    1c0a:	7d13      	ldrb	r3, [r2, #20]
    1c0c:	f043 0302 	orr.w	r3, r3, #2
    1c10:	7513      	strb	r3, [r2, #20]
	while (ADC1->SYNCBUSY.bit.SWTRIG){}	//wait for sync to complete
    1c12:	6b13      	ldr	r3, [r2, #48]	; 0x30
    1c14:	f413 6f00 	tst.w	r3, #2048	; 0x800
    1c18:	d1fb      	bne.n	1c12 <ADC_1_Setup+0x5a>
	//ADC1->INTENSET.reg = ADC_INTENSET_RESRDY;	//setup interrupt when reg is ready to be read
	ADC1->CTRLA.reg |= 1<<1;	//enable ADC
    1c1a:	4a05      	ldr	r2, [pc, #20]	; (1c30 <ADC_1_Setup+0x78>)
    1c1c:	8813      	ldrh	r3, [r2, #0]
    1c1e:	b29b      	uxth	r3, r3
    1c20:	f043 0302 	orr.w	r3, r3, #2
    1c24:	8013      	strh	r3, [r2, #0]
	while (ADC1->SYNCBUSY.reg){}	//wait for enable to complete
    1c26:	6b13      	ldr	r3, [r2, #48]	; 0x30
    1c28:	2b00      	cmp	r3, #0
    1c2a:	d1fc      	bne.n	1c26 <ADC_1_Setup+0x6e>
	//NVIC->ISER[3] |= 1<<25;	//enable the NVIC handler
	//ADC0->OFFSETCORR.reg = 0b000000110100;	//shift down by 52, 2's comp
	//ADC0->GAINCORR.reg =   0b100010100000;	//when corren is enabled it enables gain comp too, fractional
}
    1c2c:	4770      	bx	lr
    1c2e:	bf00      	nop
    1c30:	43002000 	.word	0x43002000

00001c34 <ADC_0_Setup>:

/* Setup ADC0 */
void ADC_0_Setup(void){
	ADC0->CTRLA.reg = 0<<1;	//disable so that we can reset
    1c34:	2200      	movs	r2, #0
    1c36:	4b1d      	ldr	r3, [pc, #116]	; (1cac <ADC_0_Setup+0x78>)
    1c38:	801a      	strh	r2, [r3, #0]
	while (ADC0->SYNCBUSY.reg){}	//wait for disable to complete
    1c3a:	461a      	mov	r2, r3
    1c3c:	6b13      	ldr	r3, [r2, #48]	; 0x30
    1c3e:	2b00      	cmp	r3, #0
    1c40:	d1fc      	bne.n	1c3c <ADC_0_Setup+0x8>
	ADC0->CTRLA.bit.PRESCALER = 0;	//2^n
    1c42:	4b1a      	ldr	r3, [pc, #104]	; (1cac <ADC_0_Setup+0x78>)
    1c44:	881a      	ldrh	r2, [r3, #0]
    1c46:	f36f 220a 	bfc	r2, #8, #3
    1c4a:	801a      	strh	r2, [r3, #0]
	ADC0->CTRLA.bit.ONDEMAND = 1;
    1c4c:	881a      	ldrh	r2, [r3, #0]
    1c4e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    1c52:	801a      	strh	r2, [r3, #0]
	
	ADC0->REFCTRL.reg = ADC_REFCTRL_REFSEL_INTVCC1;	//internal reference = VDDann
    1c54:	2203      	movs	r2, #3
    1c56:	721a      	strb	r2, [r3, #8]
	while(ADC0->SYNCBUSY.bit.REFCTRL){}
    1c58:	461a      	mov	r2, r3
    1c5a:	6b13      	ldr	r3, [r2, #48]	; 0x30
    1c5c:	f013 0f10 	tst.w	r3, #16
    1c60:	d1fb      	bne.n	1c5a <ADC_0_Setup+0x26>
	//ADC->CTRLB.reg = ADC_CTRLB_PRESCALER_DIV512 | ADC_CTRLB_RESSEL_8BIT | ADC_CTRLB_FREERUN | 0<<0 | ADC_CTRLB_CORREN;
	ADC0->CTRLB.reg = ADC_CTRLB_RESSEL_8BIT | 0<<1 | 0<<0;	// freerun mode off, right adjust
    1c62:	2218      	movs	r2, #24
    1c64:	4b11      	ldr	r3, [pc, #68]	; (1cac <ADC_0_Setup+0x78>)
    1c66:	80da      	strh	r2, [r3, #6]
	while (ADC0->SYNCBUSY.bit.CTRLB){}	//wait for sync to complete
    1c68:	461a      	mov	r2, r3
    1c6a:	6b13      	ldr	r3, [r2, #48]	; 0x30
    1c6c:	f013 0f08 	tst.w	r3, #8
    1c70:	d1fb      	bne.n	1c6a <ADC_0_Setup+0x36>
	ADC0->INPUTCTRL.reg = ADC_INPUTCTRL_MUXNEG_GND | ADC_INPUTCTRL_MUXPOS_AIN6;	//AIN6=PB04
    1c72:	f641 0206 	movw	r2, #6150	; 0x1806
    1c76:	4b0d      	ldr	r3, [pc, #52]	; (1cac <ADC_0_Setup+0x78>)
    1c78:	809a      	strh	r2, [r3, #4]
	while (ADC0->SYNCBUSY.bit.INPUTCTRL){}	//wait for sync to complete
    1c7a:	461a      	mov	r2, r3
    1c7c:	6b13      	ldr	r3, [r2, #48]	; 0x30
    1c7e:	f013 0f04 	tst.w	r3, #4
    1c82:	d1fb      	bne.n	1c7c <ADC_0_Setup+0x48>
	ADC0->SWTRIG.bit.START = 1;	//start conversion
    1c84:	4a09      	ldr	r2, [pc, #36]	; (1cac <ADC_0_Setup+0x78>)
    1c86:	7d13      	ldrb	r3, [r2, #20]
    1c88:	f043 0302 	orr.w	r3, r3, #2
    1c8c:	7513      	strb	r3, [r2, #20]
	while (ADC0->SYNCBUSY.bit.SWTRIG){}	//wait for sync to complete
    1c8e:	6b13      	ldr	r3, [r2, #48]	; 0x30
    1c90:	f413 6f00 	tst.w	r3, #2048	; 0x800
    1c94:	d1fb      	bne.n	1c8e <ADC_0_Setup+0x5a>
	//ADC0->INTENSET.reg = ADC_INTENSET_RESRDY;	//setup interrupt when reg is ready to be read
	ADC0->CTRLA.reg |= 1<<1;	//enable ADC
    1c96:	4a05      	ldr	r2, [pc, #20]	; (1cac <ADC_0_Setup+0x78>)
    1c98:	8813      	ldrh	r3, [r2, #0]
    1c9a:	b29b      	uxth	r3, r3
    1c9c:	f043 0302 	orr.w	r3, r3, #2
    1ca0:	8013      	strh	r3, [r2, #0]
	while (ADC0->SYNCBUSY.reg){}	//wait for enable to complete
    1ca2:	6b13      	ldr	r3, [r2, #48]	; 0x30
    1ca4:	2b00      	cmp	r3, #0
    1ca6:	d1fc      	bne.n	1ca2 <ADC_0_Setup+0x6e>
	//NVIC->ISER[3] |= 1<<25;	//enable the NVIC handler
	//ADC0->OFFSETCORR.reg = 0b000000110100;	//shift down by 52, 2's comp
	//ADC0->GAINCORR.reg =   0b100010100000;	//when corren is enabled it enables gain comp too, fractional
}
    1ca8:	4770      	bx	lr
    1caa:	bf00      	nop
    1cac:	43001c00 	.word	0x43001c00

00001cb0 <rtd_TC_Setup>:

/* Timer for RTD temp (1 sec) */
void rtd_TC_Setup(void){	
	Tc *tc = TC4;
	TcCount16 *tc4 = &tc->COUNT16;
	tc4->CTRLA.reg = 0;	//disable the TC4
    1cb0:	2200      	movs	r2, #0
    1cb2:	4b15      	ldr	r3, [pc, #84]	; (1d08 <rtd_TC_Setup+0x58>)
    1cb4:	601a      	str	r2, [r3, #0]
	while(tc4->SYNCBUSY.reg){}	//wait for sync of disable
    1cb6:	461a      	mov	r2, r3
    1cb8:	6913      	ldr	r3, [r2, #16]
    1cba:	2b00      	cmp	r3, #0
    1cbc:	d1fc      	bne.n	1cb8 <rtd_TC_Setup+0x8>
	tc4->CTRLA.bit.PRESCALER = 4;	//2^n;
    1cbe:	4b12      	ldr	r3, [pc, #72]	; (1d08 <rtd_TC_Setup+0x58>)
    1cc0:	681a      	ldr	r2, [r3, #0]
    1cc2:	2104      	movs	r1, #4
    1cc4:	f361 220a 	bfi	r2, r1, #8, #3
    1cc8:	601a      	str	r2, [r3, #0]
	tc4->CTRLA.bit.MODE = 0;	//16 bit mode
    1cca:	681a      	ldr	r2, [r3, #0]
    1ccc:	f36f 0283 	bfc	r2, #2, #2
    1cd0:	601a      	str	r2, [r3, #0]
	tc4->CTRLBSET.bit.ONESHOT = 1;	//turn on one shot mode
    1cd2:	795a      	ldrb	r2, [r3, #5]
    1cd4:	430a      	orrs	r2, r1
    1cd6:	715a      	strb	r2, [r3, #5]
	while(tc4->SYNCBUSY.bit.CTRLB){}	//wait for sync to complete
    1cd8:	461a      	mov	r2, r3
    1cda:	6913      	ldr	r3, [r2, #16]
    1cdc:	f013 0f04 	tst.w	r3, #4
    1ce0:	d1fb      	bne.n	1cda <rtd_TC_Setup+0x2a>
	tc4->INTENSET.bit.OVF = 1;	//enable the overflow interrupt
    1ce2:	4b09      	ldr	r3, [pc, #36]	; (1d08 <rtd_TC_Setup+0x58>)
    1ce4:	7a5a      	ldrb	r2, [r3, #9]
    1ce6:	f042 0201 	orr.w	r2, r2, #1
    1cea:	725a      	strb	r2, [r3, #9]
	tc4->CTRLA.reg |= 1<<1;	//enable the TC4
    1cec:	681a      	ldr	r2, [r3, #0]
    1cee:	f042 0202 	orr.w	r2, r2, #2
    1cf2:	601a      	str	r2, [r3, #0]
	while(tc4->SYNCBUSY.reg){}	//wait for sync of enable
    1cf4:	461a      	mov	r2, r3
    1cf6:	6913      	ldr	r3, [r2, #16]
    1cf8:	2b00      	cmp	r3, #0
    1cfa:	d1fc      	bne.n	1cf6 <rtd_TC_Setup+0x46>
	NVIC->ISER[3] |= 1<<15;	//enable the NVIC handler for TC4
    1cfc:	4a03      	ldr	r2, [pc, #12]	; (1d0c <rtd_TC_Setup+0x5c>)
    1cfe:	68d3      	ldr	r3, [r2, #12]
    1d00:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
    1d04:	60d3      	str	r3, [r2, #12]
    1d06:	4770      	bx	lr
    1d08:	42001400 	.word	0x42001400
    1d0c:	e000e100 	.word	0xe000e100

00001d10 <check_RTDs>:
	tc4->CTRLBSET.bit.CMD = 1;	//force retrigger
	while(tc4->SYNCBUSY.bit.CTRLB){}	//wait for sync to complete
}

/* Check each RTD and store in array */
void check_RTDs(void){
    1d10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    1d14:	b082      	sub	sp, #8
	volatile int RTD = 0;
    1d16:	2300      	movs	r3, #0
    1d18:	9301      	str	r3, [sp, #4]
	
	while(RTD < 8){
    1d1a:	9b01      	ldr	r3, [sp, #4]
    1d1c:	2b07      	cmp	r3, #7
    1d1e:	f300 80d3 	bgt.w	1ec8 <check_RTDs+0x1b8>
		switch(RTD){
			
			case 0:	//rtd 0
			ADC1->INPUTCTRL.reg = ADC_INPUTCTRL_MUXNEG_GND | ADC_INPUTCTRL_MUXPOS_AIN4;	//AIN4=PC02
    1d22:	4b6b      	ldr	r3, [pc, #428]	; (1ed0 <check_RTDs+0x1c0>)
    1d24:	f641 0c04 	movw	ip, #6148	; 0x1804
			while (ADC1->SYNCBUSY.bit.INPUTCTRL){}	//wait for sync to complete
			ADC1->SWTRIG.reg = 1;	//trigger ADC to start conversion
    1d28:	2401      	movs	r4, #1
			while(ADC1->INTFLAG.bit.RESRDY == 0){}
			RTD_array[RTD] = ADC1->RESULT.reg;
    1d2a:	486a      	ldr	r0, [pc, #424]	; (1ed4 <check_RTDs+0x1c4>)
			break;
			
			case 1:	//rtd1
			ADC1->INPUTCTRL.reg = ADC_INPUTCTRL_MUXNEG_GND | ADC_INPUTCTRL_MUXPOS_AIN5;	//AIN5=PC03
    1d2c:	f641 0e05 	movw	lr, #6149	; 0x1805
			while(ADC1->INTFLAG.bit.RESRDY == 0){}
			RTD_array[RTD] = ADC1->RESULT.reg;
			break;
			
			case 2:	//rtd2
			ADC0->INPUTCTRL.reg = ADC_INPUTCTRL_MUXNEG_GND | ADC_INPUTCTRL_MUXPOS_AIN0;	//AIN0=PA02
    1d30:	4a69      	ldr	r2, [pc, #420]	; (1ed8 <check_RTDs+0x1c8>)
    1d32:	f44f 57c0 	mov.w	r7, #6144	; 0x1800
			while(ADC0->INTFLAG.bit.RESRDY == 0){}
			RTD_array[RTD] = ADC0->RESULT.reg;
			break;
			
			case 3:	//rtd3
			ADC0->INPUTCTRL.reg = ADC_INPUTCTRL_MUXNEG_GND | ADC_INPUTCTRL_MUXPOS_AIN1;	//AIN1=PA03
    1d36:	f641 0601 	movw	r6, #6145	; 0x1801
			while(ADC0->INTFLAG.bit.RESRDY == 0){}
			RTD_array[RTD] = ADC0->RESULT.reg;
			break;
			
			case 4:	//rtd4
			ADC1->INPUTCTRL.reg = ADC_INPUTCTRL_MUXNEG_GND | ADC_INPUTCTRL_MUXPOS_AIN7;	//AIN7=PB05
    1d3a:	f641 0507 	movw	r5, #6151	; 0x1807
    1d3e:	e019      	b.n	1d74 <check_RTDs+0x64>
			ADC1->INPUTCTRL.reg = ADC_INPUTCTRL_MUXNEG_GND | ADC_INPUTCTRL_MUXPOS_AIN4;	//AIN4=PC02
    1d40:	f8a3 c004 	strh.w	ip, [r3, #4]
			while (ADC1->SYNCBUSY.bit.INPUTCTRL){}	//wait for sync to complete
    1d44:	6b19      	ldr	r1, [r3, #48]	; 0x30
    1d46:	f011 0f04 	tst.w	r1, #4
    1d4a:	d1fb      	bne.n	1d44 <check_RTDs+0x34>
			ADC1->SWTRIG.reg = 1;	//trigger ADC to start conversion
    1d4c:	751c      	strb	r4, [r3, #20]
			while(ADC1->INTFLAG.bit.RESRDY == 0){}
    1d4e:	f893 102e 	ldrb.w	r1, [r3, #46]	; 0x2e
    1d52:	f011 0f01 	tst.w	r1, #1
    1d56:	d0fa      	beq.n	1d4e <check_RTDs+0x3e>
			RTD_array[RTD] = ADC1->RESULT.reg;
    1d58:	f8dd 8004 	ldr.w	r8, [sp, #4]
    1d5c:	f8b3 1040 	ldrh.w	r1, [r3, #64]	; 0x40
    1d60:	b289      	uxth	r1, r1
    1d62:	f840 1028 	str.w	r1, [r0, r8, lsl #2]
			
			default:
			RTD_array[RTD] = 99;
			break;
		}
		RTD++;
    1d66:	9901      	ldr	r1, [sp, #4]
    1d68:	3101      	adds	r1, #1
    1d6a:	9101      	str	r1, [sp, #4]
	while(RTD < 8){
    1d6c:	9901      	ldr	r1, [sp, #4]
    1d6e:	2907      	cmp	r1, #7
    1d70:	f300 80aa 	bgt.w	1ec8 <check_RTDs+0x1b8>
		switch(RTD){
    1d74:	9901      	ldr	r1, [sp, #4]
    1d76:	2907      	cmp	r1, #7
    1d78:	f200 80a0 	bhi.w	1ebc <check_RTDs+0x1ac>
    1d7c:	f20f 0804 	addw	r8, pc, #4
    1d80:	f858 f021 	ldr.w	pc, [r8, r1, lsl #2]
    1d84:	00001d41 	.word	0x00001d41
    1d88:	00001da5 	.word	0x00001da5
    1d8c:	00001dcd 	.word	0x00001dcd
    1d90:	00001df3 	.word	0x00001df3
    1d94:	00001e19 	.word	0x00001e19
    1d98:	00001e3f 	.word	0x00001e3f
    1d9c:	00001e69 	.word	0x00001e69
    1da0:	00001e93 	.word	0x00001e93
			ADC1->INPUTCTRL.reg = ADC_INPUTCTRL_MUXNEG_GND | ADC_INPUTCTRL_MUXPOS_AIN5;	//AIN5=PC03
    1da4:	f8a3 e004 	strh.w	lr, [r3, #4]
			while (ADC1->SYNCBUSY.bit.INPUTCTRL){}	//wait for sync to complete
    1da8:	6b19      	ldr	r1, [r3, #48]	; 0x30
    1daa:	f011 0f04 	tst.w	r1, #4
    1dae:	d1fb      	bne.n	1da8 <check_RTDs+0x98>
			ADC1->SWTRIG.reg = 1;	//trigger ADC to start conversion
    1db0:	751c      	strb	r4, [r3, #20]
			while(ADC1->INTFLAG.bit.RESRDY == 0){}
    1db2:	f893 102e 	ldrb.w	r1, [r3, #46]	; 0x2e
    1db6:	f011 0f01 	tst.w	r1, #1
    1dba:	d0fa      	beq.n	1db2 <check_RTDs+0xa2>
			RTD_array[RTD] = ADC1->RESULT.reg;
    1dbc:	f8dd 8004 	ldr.w	r8, [sp, #4]
    1dc0:	f8b3 1040 	ldrh.w	r1, [r3, #64]	; 0x40
    1dc4:	b289      	uxth	r1, r1
    1dc6:	f840 1028 	str.w	r1, [r0, r8, lsl #2]
			break;
    1dca:	e7cc      	b.n	1d66 <check_RTDs+0x56>
			ADC0->INPUTCTRL.reg = ADC_INPUTCTRL_MUXNEG_GND | ADC_INPUTCTRL_MUXPOS_AIN0;	//AIN0=PA02
    1dcc:	8097      	strh	r7, [r2, #4]
			while (ADC0->SYNCBUSY.bit.INPUTCTRL){}	//wait for sync to complete
    1dce:	6b11      	ldr	r1, [r2, #48]	; 0x30
    1dd0:	f011 0f04 	tst.w	r1, #4
    1dd4:	d1fb      	bne.n	1dce <check_RTDs+0xbe>
			ADC0->SWTRIG.reg = 1;	//trigger ADC to start conversion
    1dd6:	7514      	strb	r4, [r2, #20]
			while(ADC0->INTFLAG.bit.RESRDY == 0){}
    1dd8:	f892 102e 	ldrb.w	r1, [r2, #46]	; 0x2e
    1ddc:	f011 0f01 	tst.w	r1, #1
    1de0:	d0fa      	beq.n	1dd8 <check_RTDs+0xc8>
			RTD_array[RTD] = ADC0->RESULT.reg;
    1de2:	f8dd 8004 	ldr.w	r8, [sp, #4]
    1de6:	f8b2 1040 	ldrh.w	r1, [r2, #64]	; 0x40
    1dea:	b289      	uxth	r1, r1
    1dec:	f840 1028 	str.w	r1, [r0, r8, lsl #2]
			break;
    1df0:	e7b9      	b.n	1d66 <check_RTDs+0x56>
			ADC0->INPUTCTRL.reg = ADC_INPUTCTRL_MUXNEG_GND | ADC_INPUTCTRL_MUXPOS_AIN1;	//AIN1=PA03
    1df2:	8096      	strh	r6, [r2, #4]
			while (ADC0->SYNCBUSY.bit.INPUTCTRL){}	//wait for sync to complete
    1df4:	6b11      	ldr	r1, [r2, #48]	; 0x30
    1df6:	f011 0f04 	tst.w	r1, #4
    1dfa:	d1fb      	bne.n	1df4 <check_RTDs+0xe4>
			ADC0->SWTRIG.reg = 1;	//trigger ADC to start conversion
    1dfc:	7514      	strb	r4, [r2, #20]
			while(ADC0->INTFLAG.bit.RESRDY == 0){}
    1dfe:	f892 102e 	ldrb.w	r1, [r2, #46]	; 0x2e
    1e02:	f011 0f01 	tst.w	r1, #1
    1e06:	d0fa      	beq.n	1dfe <check_RTDs+0xee>
			RTD_array[RTD] = ADC0->RESULT.reg;
    1e08:	f8dd 8004 	ldr.w	r8, [sp, #4]
    1e0c:	f8b2 1040 	ldrh.w	r1, [r2, #64]	; 0x40
    1e10:	b289      	uxth	r1, r1
    1e12:	f840 1028 	str.w	r1, [r0, r8, lsl #2]
			break;
    1e16:	e7a6      	b.n	1d66 <check_RTDs+0x56>
			ADC1->INPUTCTRL.reg = ADC_INPUTCTRL_MUXNEG_GND | ADC_INPUTCTRL_MUXPOS_AIN7;	//AIN7=PB05
    1e18:	809d      	strh	r5, [r3, #4]
			while (ADC1->SYNCBUSY.bit.INPUTCTRL){}	//wait for sync to complete
    1e1a:	6b19      	ldr	r1, [r3, #48]	; 0x30
    1e1c:	f011 0f04 	tst.w	r1, #4
    1e20:	d1fb      	bne.n	1e1a <check_RTDs+0x10a>
			ADC1->SWTRIG.reg = 1;	//trigger ADC to start conversion
    1e22:	751c      	strb	r4, [r3, #20]
			while(ADC1->INTFLAG.bit.RESRDY == 0){}
    1e24:	f893 102e 	ldrb.w	r1, [r3, #46]	; 0x2e
    1e28:	f011 0f01 	tst.w	r1, #1
    1e2c:	d0fa      	beq.n	1e24 <check_RTDs+0x114>
			RTD_array[RTD] = ADC1->RESULT.reg;
    1e2e:	f8dd 8004 	ldr.w	r8, [sp, #4]
    1e32:	f8b3 1040 	ldrh.w	r1, [r3, #64]	; 0x40
    1e36:	b289      	uxth	r1, r1
    1e38:	f840 1028 	str.w	r1, [r0, r8, lsl #2]
			break;
    1e3c:	e793      	b.n	1d66 <check_RTDs+0x56>
			ADC1->INPUTCTRL.reg = ADC_INPUTCTRL_MUXNEG_GND | ADC_INPUTCTRL_MUXPOS_AIN14;	//AIN14=PD00
    1e3e:	f641 010e 	movw	r1, #6158	; 0x180e
    1e42:	8099      	strh	r1, [r3, #4]
			while (ADC1->SYNCBUSY.bit.INPUTCTRL){}	//wait for sync to complete
    1e44:	6b19      	ldr	r1, [r3, #48]	; 0x30
    1e46:	f011 0f04 	tst.w	r1, #4
    1e4a:	d1fb      	bne.n	1e44 <check_RTDs+0x134>
			ADC1->SWTRIG.reg = 1;	//trigger ADC to start conversion
    1e4c:	751c      	strb	r4, [r3, #20]
			while(ADC1->INTFLAG.bit.RESRDY == 0){}
    1e4e:	f893 102e 	ldrb.w	r1, [r3, #46]	; 0x2e
    1e52:	f011 0f01 	tst.w	r1, #1
    1e56:	d0fa      	beq.n	1e4e <check_RTDs+0x13e>
			RTD_array[RTD] = ADC1->RESULT.reg;
    1e58:	f8dd 8004 	ldr.w	r8, [sp, #4]
    1e5c:	f8b3 1040 	ldrh.w	r1, [r3, #64]	; 0x40
    1e60:	b289      	uxth	r1, r1
    1e62:	f840 1028 	str.w	r1, [r0, r8, lsl #2]
			break;
    1e66:	e77e      	b.n	1d66 <check_RTDs+0x56>
			ADC1->INPUTCTRL.reg = ADC_INPUTCTRL_MUXNEG_GND | ADC_INPUTCTRL_MUXPOS_AIN15;	//AIN15=PD01
    1e68:	f641 010f 	movw	r1, #6159	; 0x180f
    1e6c:	8099      	strh	r1, [r3, #4]
			while (ADC1->SYNCBUSY.bit.INPUTCTRL){}	//wait for sync to complete
    1e6e:	6b19      	ldr	r1, [r3, #48]	; 0x30
    1e70:	f011 0f04 	tst.w	r1, #4
    1e74:	d1fb      	bne.n	1e6e <check_RTDs+0x15e>
			ADC1->SWTRIG.reg = 1;	//trigger ADC to start conversion
    1e76:	751c      	strb	r4, [r3, #20]
			while(ADC1->INTFLAG.bit.RESRDY == 0){}
    1e78:	f893 102e 	ldrb.w	r1, [r3, #46]	; 0x2e
    1e7c:	f011 0f01 	tst.w	r1, #1
    1e80:	d0fa      	beq.n	1e78 <check_RTDs+0x168>
			RTD_array[RTD] = ADC1->RESULT.reg;
    1e82:	f8dd 8004 	ldr.w	r8, [sp, #4]
    1e86:	f8b3 1040 	ldrh.w	r1, [r3, #64]	; 0x40
    1e8a:	b289      	uxth	r1, r1
    1e8c:	f840 1028 	str.w	r1, [r0, r8, lsl #2]
			break;
    1e90:	e769      	b.n	1d66 <check_RTDs+0x56>
			ADC1->INPUTCTRL.reg = ADC_INPUTCTRL_MUXNEG_GND | ADC_INPUTCTRL_MUXPOS_AIN8;	//AIN8=PB06
    1e92:	f641 0108 	movw	r1, #6152	; 0x1808
    1e96:	8099      	strh	r1, [r3, #4]
			while (ADC1->SYNCBUSY.bit.INPUTCTRL){}	//wait for sync to complete
    1e98:	6b19      	ldr	r1, [r3, #48]	; 0x30
    1e9a:	f011 0f04 	tst.w	r1, #4
    1e9e:	d1fb      	bne.n	1e98 <check_RTDs+0x188>
			ADC1->SWTRIG.reg = 1;	//trigger ADC to start conversion
    1ea0:	751c      	strb	r4, [r3, #20]
			while(ADC1->INTFLAG.bit.RESRDY == 0){}
    1ea2:	f893 102e 	ldrb.w	r1, [r3, #46]	; 0x2e
    1ea6:	f011 0f01 	tst.w	r1, #1
    1eaa:	d0fa      	beq.n	1ea2 <check_RTDs+0x192>
			RTD_array[RTD] = ADC1->RESULT.reg;
    1eac:	f8dd 8004 	ldr.w	r8, [sp, #4]
    1eb0:	f8b3 1040 	ldrh.w	r1, [r3, #64]	; 0x40
    1eb4:	b289      	uxth	r1, r1
    1eb6:	f840 1028 	str.w	r1, [r0, r8, lsl #2]
			break;
    1eba:	e754      	b.n	1d66 <check_RTDs+0x56>
			RTD_array[RTD] = 99;
    1ebc:	9901      	ldr	r1, [sp, #4]
    1ebe:	f04f 0863 	mov.w	r8, #99	; 0x63
    1ec2:	f840 8021 	str.w	r8, [r0, r1, lsl #2]
			break;
    1ec6:	e74e      	b.n	1d66 <check_RTDs+0x56>
	}
}
    1ec8:	b002      	add	sp, #8
    1eca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    1ece:	bf00      	nop
    1ed0:	43002000 	.word	0x43002000
    1ed4:	20000b9c 	.word	0x20000b9c
    1ed8:	43001c00 	.word	0x43001c00

00001edc <TC4_Handler>:
void TC4_Handler(void){
    1edc:	b510      	push	{r4, lr}
	tc4->INTFLAG.bit.OVF = 1;	//clear the int flag
    1ede:	4c09      	ldr	r4, [pc, #36]	; (1f04 <TC4_Handler+0x28>)
    1ee0:	7aa3      	ldrb	r3, [r4, #10]
    1ee2:	f043 0301 	orr.w	r3, r3, #1
    1ee6:	72a3      	strb	r3, [r4, #10]
	check_RTDs();	
    1ee8:	4b07      	ldr	r3, [pc, #28]	; (1f08 <TC4_Handler+0x2c>)
    1eea:	4798      	blx	r3
	tc4->CTRLBSET.bit.CMD = 1;	//force retrigger
    1eec:	7963      	ldrb	r3, [r4, #5]
    1eee:	2201      	movs	r2, #1
    1ef0:	f362 1347 	bfi	r3, r2, #5, #3
    1ef4:	7163      	strb	r3, [r4, #5]
	while(tc4->SYNCBUSY.bit.CTRLB){}	//wait for sync to complete
    1ef6:	4622      	mov	r2, r4
    1ef8:	6913      	ldr	r3, [r2, #16]
    1efa:	f013 0f04 	tst.w	r3, #4
    1efe:	d1fb      	bne.n	1ef8 <TC4_Handler+0x1c>
}
    1f00:	bd10      	pop	{r4, pc}
    1f02:	bf00      	nop
    1f04:	42001400 	.word	0x42001400
    1f08:	00001d11 	.word	0x00001d11

00001f0c <display_RTDs>:

void display_RTDs(void){
    1f0c:	b570      	push	{r4, r5, r6, lr}
    1f0e:	2408      	movs	r4, #8
	int i = 0;
	while(i < 8){
		convert(RTD_array_ptr++);
    1f10:	4d04      	ldr	r5, [pc, #16]	; (1f24 <display_RTDs+0x18>)
    1f12:	4e05      	ldr	r6, [pc, #20]	; (1f28 <display_RTDs+0x1c>)
    1f14:	6828      	ldr	r0, [r5, #0]
    1f16:	1d03      	adds	r3, r0, #4
    1f18:	602b      	str	r3, [r5, #0]
    1f1a:	47b0      	blx	r6
	while(i < 8){
    1f1c:	3c01      	subs	r4, #1
    1f1e:	d1f9      	bne.n	1f14 <display_RTDs+0x8>
		i++;
	}
}
    1f20:	bd70      	pop	{r4, r5, r6, pc}
    1f22:	bf00      	nop
    1f24:	20000c20 	.word	0x20000c20
    1f28:	00001085 	.word	0x00001085

00001f2c <__aeabi_drsub>:
    1f2c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
    1f30:	e002      	b.n	1f38 <__adddf3>
    1f32:	bf00      	nop

00001f34 <__aeabi_dsub>:
    1f34:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00001f38 <__adddf3>:
    1f38:	b530      	push	{r4, r5, lr}
    1f3a:	ea4f 0441 	mov.w	r4, r1, lsl #1
    1f3e:	ea4f 0543 	mov.w	r5, r3, lsl #1
    1f42:	ea94 0f05 	teq	r4, r5
    1f46:	bf08      	it	eq
    1f48:	ea90 0f02 	teqeq	r0, r2
    1f4c:	bf1f      	itttt	ne
    1f4e:	ea54 0c00 	orrsne.w	ip, r4, r0
    1f52:	ea55 0c02 	orrsne.w	ip, r5, r2
    1f56:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
    1f5a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    1f5e:	f000 80e2 	beq.w	2126 <__adddf3+0x1ee>
    1f62:	ea4f 5454 	mov.w	r4, r4, lsr #21
    1f66:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
    1f6a:	bfb8      	it	lt
    1f6c:	426d      	neglt	r5, r5
    1f6e:	dd0c      	ble.n	1f8a <__adddf3+0x52>
    1f70:	442c      	add	r4, r5
    1f72:	ea80 0202 	eor.w	r2, r0, r2
    1f76:	ea81 0303 	eor.w	r3, r1, r3
    1f7a:	ea82 0000 	eor.w	r0, r2, r0
    1f7e:	ea83 0101 	eor.w	r1, r3, r1
    1f82:	ea80 0202 	eor.w	r2, r0, r2
    1f86:	ea81 0303 	eor.w	r3, r1, r3
    1f8a:	2d36      	cmp	r5, #54	; 0x36
    1f8c:	bf88      	it	hi
    1f8e:	bd30      	pophi	{r4, r5, pc}
    1f90:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    1f94:	ea4f 3101 	mov.w	r1, r1, lsl #12
    1f98:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
    1f9c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
    1fa0:	d002      	beq.n	1fa8 <__adddf3+0x70>
    1fa2:	4240      	negs	r0, r0
    1fa4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    1fa8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
    1fac:	ea4f 3303 	mov.w	r3, r3, lsl #12
    1fb0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
    1fb4:	d002      	beq.n	1fbc <__adddf3+0x84>
    1fb6:	4252      	negs	r2, r2
    1fb8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    1fbc:	ea94 0f05 	teq	r4, r5
    1fc0:	f000 80a7 	beq.w	2112 <__adddf3+0x1da>
    1fc4:	f1a4 0401 	sub.w	r4, r4, #1
    1fc8:	f1d5 0e20 	rsbs	lr, r5, #32
    1fcc:	db0d      	blt.n	1fea <__adddf3+0xb2>
    1fce:	fa02 fc0e 	lsl.w	ip, r2, lr
    1fd2:	fa22 f205 	lsr.w	r2, r2, r5
    1fd6:	1880      	adds	r0, r0, r2
    1fd8:	f141 0100 	adc.w	r1, r1, #0
    1fdc:	fa03 f20e 	lsl.w	r2, r3, lr
    1fe0:	1880      	adds	r0, r0, r2
    1fe2:	fa43 f305 	asr.w	r3, r3, r5
    1fe6:	4159      	adcs	r1, r3
    1fe8:	e00e      	b.n	2008 <__adddf3+0xd0>
    1fea:	f1a5 0520 	sub.w	r5, r5, #32
    1fee:	f10e 0e20 	add.w	lr, lr, #32
    1ff2:	2a01      	cmp	r2, #1
    1ff4:	fa03 fc0e 	lsl.w	ip, r3, lr
    1ff8:	bf28      	it	cs
    1ffa:	f04c 0c02 	orrcs.w	ip, ip, #2
    1ffe:	fa43 f305 	asr.w	r3, r3, r5
    2002:	18c0      	adds	r0, r0, r3
    2004:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
    2008:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    200c:	d507      	bpl.n	201e <__adddf3+0xe6>
    200e:	f04f 0e00 	mov.w	lr, #0
    2012:	f1dc 0c00 	rsbs	ip, ip, #0
    2016:	eb7e 0000 	sbcs.w	r0, lr, r0
    201a:	eb6e 0101 	sbc.w	r1, lr, r1
    201e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
    2022:	d31b      	bcc.n	205c <__adddf3+0x124>
    2024:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
    2028:	d30c      	bcc.n	2044 <__adddf3+0x10c>
    202a:	0849      	lsrs	r1, r1, #1
    202c:	ea5f 0030 	movs.w	r0, r0, rrx
    2030:	ea4f 0c3c 	mov.w	ip, ip, rrx
    2034:	f104 0401 	add.w	r4, r4, #1
    2038:	ea4f 5244 	mov.w	r2, r4, lsl #21
    203c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
    2040:	f080 809a 	bcs.w	2178 <__adddf3+0x240>
    2044:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
    2048:	bf08      	it	eq
    204a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    204e:	f150 0000 	adcs.w	r0, r0, #0
    2052:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    2056:	ea41 0105 	orr.w	r1, r1, r5
    205a:	bd30      	pop	{r4, r5, pc}
    205c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
    2060:	4140      	adcs	r0, r0
    2062:	eb41 0101 	adc.w	r1, r1, r1
    2066:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    206a:	f1a4 0401 	sub.w	r4, r4, #1
    206e:	d1e9      	bne.n	2044 <__adddf3+0x10c>
    2070:	f091 0f00 	teq	r1, #0
    2074:	bf04      	itt	eq
    2076:	4601      	moveq	r1, r0
    2078:	2000      	moveq	r0, #0
    207a:	fab1 f381 	clz	r3, r1
    207e:	bf08      	it	eq
    2080:	3320      	addeq	r3, #32
    2082:	f1a3 030b 	sub.w	r3, r3, #11
    2086:	f1b3 0220 	subs.w	r2, r3, #32
    208a:	da0c      	bge.n	20a6 <__adddf3+0x16e>
    208c:	320c      	adds	r2, #12
    208e:	dd08      	ble.n	20a2 <__adddf3+0x16a>
    2090:	f102 0c14 	add.w	ip, r2, #20
    2094:	f1c2 020c 	rsb	r2, r2, #12
    2098:	fa01 f00c 	lsl.w	r0, r1, ip
    209c:	fa21 f102 	lsr.w	r1, r1, r2
    20a0:	e00c      	b.n	20bc <__adddf3+0x184>
    20a2:	f102 0214 	add.w	r2, r2, #20
    20a6:	bfd8      	it	le
    20a8:	f1c2 0c20 	rsble	ip, r2, #32
    20ac:	fa01 f102 	lsl.w	r1, r1, r2
    20b0:	fa20 fc0c 	lsr.w	ip, r0, ip
    20b4:	bfdc      	itt	le
    20b6:	ea41 010c 	orrle.w	r1, r1, ip
    20ba:	4090      	lslle	r0, r2
    20bc:	1ae4      	subs	r4, r4, r3
    20be:	bfa2      	ittt	ge
    20c0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
    20c4:	4329      	orrge	r1, r5
    20c6:	bd30      	popge	{r4, r5, pc}
    20c8:	ea6f 0404 	mvn.w	r4, r4
    20cc:	3c1f      	subs	r4, #31
    20ce:	da1c      	bge.n	210a <__adddf3+0x1d2>
    20d0:	340c      	adds	r4, #12
    20d2:	dc0e      	bgt.n	20f2 <__adddf3+0x1ba>
    20d4:	f104 0414 	add.w	r4, r4, #20
    20d8:	f1c4 0220 	rsb	r2, r4, #32
    20dc:	fa20 f004 	lsr.w	r0, r0, r4
    20e0:	fa01 f302 	lsl.w	r3, r1, r2
    20e4:	ea40 0003 	orr.w	r0, r0, r3
    20e8:	fa21 f304 	lsr.w	r3, r1, r4
    20ec:	ea45 0103 	orr.w	r1, r5, r3
    20f0:	bd30      	pop	{r4, r5, pc}
    20f2:	f1c4 040c 	rsb	r4, r4, #12
    20f6:	f1c4 0220 	rsb	r2, r4, #32
    20fa:	fa20 f002 	lsr.w	r0, r0, r2
    20fe:	fa01 f304 	lsl.w	r3, r1, r4
    2102:	ea40 0003 	orr.w	r0, r0, r3
    2106:	4629      	mov	r1, r5
    2108:	bd30      	pop	{r4, r5, pc}
    210a:	fa21 f004 	lsr.w	r0, r1, r4
    210e:	4629      	mov	r1, r5
    2110:	bd30      	pop	{r4, r5, pc}
    2112:	f094 0f00 	teq	r4, #0
    2116:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
    211a:	bf06      	itte	eq
    211c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
    2120:	3401      	addeq	r4, #1
    2122:	3d01      	subne	r5, #1
    2124:	e74e      	b.n	1fc4 <__adddf3+0x8c>
    2126:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    212a:	bf18      	it	ne
    212c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    2130:	d029      	beq.n	2186 <__adddf3+0x24e>
    2132:	ea94 0f05 	teq	r4, r5
    2136:	bf08      	it	eq
    2138:	ea90 0f02 	teqeq	r0, r2
    213c:	d005      	beq.n	214a <__adddf3+0x212>
    213e:	ea54 0c00 	orrs.w	ip, r4, r0
    2142:	bf04      	itt	eq
    2144:	4619      	moveq	r1, r3
    2146:	4610      	moveq	r0, r2
    2148:	bd30      	pop	{r4, r5, pc}
    214a:	ea91 0f03 	teq	r1, r3
    214e:	bf1e      	ittt	ne
    2150:	2100      	movne	r1, #0
    2152:	2000      	movne	r0, #0
    2154:	bd30      	popne	{r4, r5, pc}
    2156:	ea5f 5c54 	movs.w	ip, r4, lsr #21
    215a:	d105      	bne.n	2168 <__adddf3+0x230>
    215c:	0040      	lsls	r0, r0, #1
    215e:	4149      	adcs	r1, r1
    2160:	bf28      	it	cs
    2162:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
    2166:	bd30      	pop	{r4, r5, pc}
    2168:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
    216c:	bf3c      	itt	cc
    216e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
    2172:	bd30      	popcc	{r4, r5, pc}
    2174:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    2178:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
    217c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    2180:	f04f 0000 	mov.w	r0, #0
    2184:	bd30      	pop	{r4, r5, pc}
    2186:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    218a:	bf1a      	itte	ne
    218c:	4619      	movne	r1, r3
    218e:	4610      	movne	r0, r2
    2190:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
    2194:	bf1c      	itt	ne
    2196:	460b      	movne	r3, r1
    2198:	4602      	movne	r2, r0
    219a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    219e:	bf06      	itte	eq
    21a0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
    21a4:	ea91 0f03 	teqeq	r1, r3
    21a8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
    21ac:	bd30      	pop	{r4, r5, pc}
    21ae:	bf00      	nop

000021b0 <__aeabi_ui2d>:
    21b0:	f090 0f00 	teq	r0, #0
    21b4:	bf04      	itt	eq
    21b6:	2100      	moveq	r1, #0
    21b8:	4770      	bxeq	lr
    21ba:	b530      	push	{r4, r5, lr}
    21bc:	f44f 6480 	mov.w	r4, #1024	; 0x400
    21c0:	f104 0432 	add.w	r4, r4, #50	; 0x32
    21c4:	f04f 0500 	mov.w	r5, #0
    21c8:	f04f 0100 	mov.w	r1, #0
    21cc:	e750      	b.n	2070 <__adddf3+0x138>
    21ce:	bf00      	nop

000021d0 <__aeabi_i2d>:
    21d0:	f090 0f00 	teq	r0, #0
    21d4:	bf04      	itt	eq
    21d6:	2100      	moveq	r1, #0
    21d8:	4770      	bxeq	lr
    21da:	b530      	push	{r4, r5, lr}
    21dc:	f44f 6480 	mov.w	r4, #1024	; 0x400
    21e0:	f104 0432 	add.w	r4, r4, #50	; 0x32
    21e4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
    21e8:	bf48      	it	mi
    21ea:	4240      	negmi	r0, r0
    21ec:	f04f 0100 	mov.w	r1, #0
    21f0:	e73e      	b.n	2070 <__adddf3+0x138>
    21f2:	bf00      	nop

000021f4 <__aeabi_f2d>:
    21f4:	0042      	lsls	r2, r0, #1
    21f6:	ea4f 01e2 	mov.w	r1, r2, asr #3
    21fa:	ea4f 0131 	mov.w	r1, r1, rrx
    21fe:	ea4f 7002 	mov.w	r0, r2, lsl #28
    2202:	bf1f      	itttt	ne
    2204:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
    2208:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    220c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
    2210:	4770      	bxne	lr
    2212:	f092 0f00 	teq	r2, #0
    2216:	bf14      	ite	ne
    2218:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    221c:	4770      	bxeq	lr
    221e:	b530      	push	{r4, r5, lr}
    2220:	f44f 7460 	mov.w	r4, #896	; 0x380
    2224:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    2228:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    222c:	e720      	b.n	2070 <__adddf3+0x138>
    222e:	bf00      	nop

00002230 <__aeabi_ul2d>:
    2230:	ea50 0201 	orrs.w	r2, r0, r1
    2234:	bf08      	it	eq
    2236:	4770      	bxeq	lr
    2238:	b530      	push	{r4, r5, lr}
    223a:	f04f 0500 	mov.w	r5, #0
    223e:	e00a      	b.n	2256 <__aeabi_l2d+0x16>

00002240 <__aeabi_l2d>:
    2240:	ea50 0201 	orrs.w	r2, r0, r1
    2244:	bf08      	it	eq
    2246:	4770      	bxeq	lr
    2248:	b530      	push	{r4, r5, lr}
    224a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
    224e:	d502      	bpl.n	2256 <__aeabi_l2d+0x16>
    2250:	4240      	negs	r0, r0
    2252:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    2256:	f44f 6480 	mov.w	r4, #1024	; 0x400
    225a:	f104 0432 	add.w	r4, r4, #50	; 0x32
    225e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
    2262:	f43f aedc 	beq.w	201e <__adddf3+0xe6>
    2266:	f04f 0203 	mov.w	r2, #3
    226a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    226e:	bf18      	it	ne
    2270:	3203      	addne	r2, #3
    2272:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    2276:	bf18      	it	ne
    2278:	3203      	addne	r2, #3
    227a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
    227e:	f1c2 0320 	rsb	r3, r2, #32
    2282:	fa00 fc03 	lsl.w	ip, r0, r3
    2286:	fa20 f002 	lsr.w	r0, r0, r2
    228a:	fa01 fe03 	lsl.w	lr, r1, r3
    228e:	ea40 000e 	orr.w	r0, r0, lr
    2292:	fa21 f102 	lsr.w	r1, r1, r2
    2296:	4414      	add	r4, r2
    2298:	e6c1      	b.n	201e <__adddf3+0xe6>
    229a:	bf00      	nop

0000229c <__aeabi_dmul>:
    229c:	b570      	push	{r4, r5, r6, lr}
    229e:	f04f 0cff 	mov.w	ip, #255	; 0xff
    22a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    22a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    22aa:	bf1d      	ittte	ne
    22ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    22b0:	ea94 0f0c 	teqne	r4, ip
    22b4:	ea95 0f0c 	teqne	r5, ip
    22b8:	f000 f8de 	bleq	2478 <__aeabi_dmul+0x1dc>
    22bc:	442c      	add	r4, r5
    22be:	ea81 0603 	eor.w	r6, r1, r3
    22c2:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
    22c6:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
    22ca:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
    22ce:	bf18      	it	ne
    22d0:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
    22d4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    22d8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
    22dc:	d038      	beq.n	2350 <__aeabi_dmul+0xb4>
    22de:	fba0 ce02 	umull	ip, lr, r0, r2
    22e2:	f04f 0500 	mov.w	r5, #0
    22e6:	fbe1 e502 	umlal	lr, r5, r1, r2
    22ea:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
    22ee:	fbe0 e503 	umlal	lr, r5, r0, r3
    22f2:	f04f 0600 	mov.w	r6, #0
    22f6:	fbe1 5603 	umlal	r5, r6, r1, r3
    22fa:	f09c 0f00 	teq	ip, #0
    22fe:	bf18      	it	ne
    2300:	f04e 0e01 	orrne.w	lr, lr, #1
    2304:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
    2308:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
    230c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
    2310:	d204      	bcs.n	231c <__aeabi_dmul+0x80>
    2312:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
    2316:	416d      	adcs	r5, r5
    2318:	eb46 0606 	adc.w	r6, r6, r6
    231c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
    2320:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
    2324:	ea4f 20c5 	mov.w	r0, r5, lsl #11
    2328:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
    232c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
    2330:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    2334:	bf88      	it	hi
    2336:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    233a:	d81e      	bhi.n	237a <__aeabi_dmul+0xde>
    233c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
    2340:	bf08      	it	eq
    2342:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
    2346:	f150 0000 	adcs.w	r0, r0, #0
    234a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    234e:	bd70      	pop	{r4, r5, r6, pc}
    2350:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
    2354:	ea46 0101 	orr.w	r1, r6, r1
    2358:	ea40 0002 	orr.w	r0, r0, r2
    235c:	ea81 0103 	eor.w	r1, r1, r3
    2360:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
    2364:	bfc2      	ittt	gt
    2366:	ebd4 050c 	rsbsgt	r5, r4, ip
    236a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    236e:	bd70      	popgt	{r4, r5, r6, pc}
    2370:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    2374:	f04f 0e00 	mov.w	lr, #0
    2378:	3c01      	subs	r4, #1
    237a:	f300 80ab 	bgt.w	24d4 <__aeabi_dmul+0x238>
    237e:	f114 0f36 	cmn.w	r4, #54	; 0x36
    2382:	bfde      	ittt	le
    2384:	2000      	movle	r0, #0
    2386:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
    238a:	bd70      	pople	{r4, r5, r6, pc}
    238c:	f1c4 0400 	rsb	r4, r4, #0
    2390:	3c20      	subs	r4, #32
    2392:	da35      	bge.n	2400 <__aeabi_dmul+0x164>
    2394:	340c      	adds	r4, #12
    2396:	dc1b      	bgt.n	23d0 <__aeabi_dmul+0x134>
    2398:	f104 0414 	add.w	r4, r4, #20
    239c:	f1c4 0520 	rsb	r5, r4, #32
    23a0:	fa00 f305 	lsl.w	r3, r0, r5
    23a4:	fa20 f004 	lsr.w	r0, r0, r4
    23a8:	fa01 f205 	lsl.w	r2, r1, r5
    23ac:	ea40 0002 	orr.w	r0, r0, r2
    23b0:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
    23b4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    23b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    23bc:	fa21 f604 	lsr.w	r6, r1, r4
    23c0:	eb42 0106 	adc.w	r1, r2, r6
    23c4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    23c8:	bf08      	it	eq
    23ca:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    23ce:	bd70      	pop	{r4, r5, r6, pc}
    23d0:	f1c4 040c 	rsb	r4, r4, #12
    23d4:	f1c4 0520 	rsb	r5, r4, #32
    23d8:	fa00 f304 	lsl.w	r3, r0, r4
    23dc:	fa20 f005 	lsr.w	r0, r0, r5
    23e0:	fa01 f204 	lsl.w	r2, r1, r4
    23e4:	ea40 0002 	orr.w	r0, r0, r2
    23e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    23ec:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    23f0:	f141 0100 	adc.w	r1, r1, #0
    23f4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    23f8:	bf08      	it	eq
    23fa:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    23fe:	bd70      	pop	{r4, r5, r6, pc}
    2400:	f1c4 0520 	rsb	r5, r4, #32
    2404:	fa00 f205 	lsl.w	r2, r0, r5
    2408:	ea4e 0e02 	orr.w	lr, lr, r2
    240c:	fa20 f304 	lsr.w	r3, r0, r4
    2410:	fa01 f205 	lsl.w	r2, r1, r5
    2414:	ea43 0302 	orr.w	r3, r3, r2
    2418:	fa21 f004 	lsr.w	r0, r1, r4
    241c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    2420:	fa21 f204 	lsr.w	r2, r1, r4
    2424:	ea20 0002 	bic.w	r0, r0, r2
    2428:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
    242c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    2430:	bf08      	it	eq
    2432:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    2436:	bd70      	pop	{r4, r5, r6, pc}
    2438:	f094 0f00 	teq	r4, #0
    243c:	d10f      	bne.n	245e <__aeabi_dmul+0x1c2>
    243e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
    2442:	0040      	lsls	r0, r0, #1
    2444:	eb41 0101 	adc.w	r1, r1, r1
    2448:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    244c:	bf08      	it	eq
    244e:	3c01      	subeq	r4, #1
    2450:	d0f7      	beq.n	2442 <__aeabi_dmul+0x1a6>
    2452:	ea41 0106 	orr.w	r1, r1, r6
    2456:	f095 0f00 	teq	r5, #0
    245a:	bf18      	it	ne
    245c:	4770      	bxne	lr
    245e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
    2462:	0052      	lsls	r2, r2, #1
    2464:	eb43 0303 	adc.w	r3, r3, r3
    2468:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
    246c:	bf08      	it	eq
    246e:	3d01      	subeq	r5, #1
    2470:	d0f7      	beq.n	2462 <__aeabi_dmul+0x1c6>
    2472:	ea43 0306 	orr.w	r3, r3, r6
    2476:	4770      	bx	lr
    2478:	ea94 0f0c 	teq	r4, ip
    247c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    2480:	bf18      	it	ne
    2482:	ea95 0f0c 	teqne	r5, ip
    2486:	d00c      	beq.n	24a2 <__aeabi_dmul+0x206>
    2488:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    248c:	bf18      	it	ne
    248e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    2492:	d1d1      	bne.n	2438 <__aeabi_dmul+0x19c>
    2494:	ea81 0103 	eor.w	r1, r1, r3
    2498:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    249c:	f04f 0000 	mov.w	r0, #0
    24a0:	bd70      	pop	{r4, r5, r6, pc}
    24a2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    24a6:	bf06      	itte	eq
    24a8:	4610      	moveq	r0, r2
    24aa:	4619      	moveq	r1, r3
    24ac:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    24b0:	d019      	beq.n	24e6 <__aeabi_dmul+0x24a>
    24b2:	ea94 0f0c 	teq	r4, ip
    24b6:	d102      	bne.n	24be <__aeabi_dmul+0x222>
    24b8:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
    24bc:	d113      	bne.n	24e6 <__aeabi_dmul+0x24a>
    24be:	ea95 0f0c 	teq	r5, ip
    24c2:	d105      	bne.n	24d0 <__aeabi_dmul+0x234>
    24c4:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
    24c8:	bf1c      	itt	ne
    24ca:	4610      	movne	r0, r2
    24cc:	4619      	movne	r1, r3
    24ce:	d10a      	bne.n	24e6 <__aeabi_dmul+0x24a>
    24d0:	ea81 0103 	eor.w	r1, r1, r3
    24d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    24d8:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    24dc:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    24e0:	f04f 0000 	mov.w	r0, #0
    24e4:	bd70      	pop	{r4, r5, r6, pc}
    24e6:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    24ea:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
    24ee:	bd70      	pop	{r4, r5, r6, pc}

000024f0 <__aeabi_ddiv>:
    24f0:	b570      	push	{r4, r5, r6, lr}
    24f2:	f04f 0cff 	mov.w	ip, #255	; 0xff
    24f6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    24fa:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    24fe:	bf1d      	ittte	ne
    2500:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    2504:	ea94 0f0c 	teqne	r4, ip
    2508:	ea95 0f0c 	teqne	r5, ip
    250c:	f000 f8a7 	bleq	265e <__aeabi_ddiv+0x16e>
    2510:	eba4 0405 	sub.w	r4, r4, r5
    2514:	ea81 0e03 	eor.w	lr, r1, r3
    2518:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    251c:	ea4f 3101 	mov.w	r1, r1, lsl #12
    2520:	f000 8088 	beq.w	2634 <__aeabi_ddiv+0x144>
    2524:	ea4f 3303 	mov.w	r3, r3, lsl #12
    2528:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
    252c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
    2530:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
    2534:	ea4f 2202 	mov.w	r2, r2, lsl #8
    2538:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
    253c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
    2540:	ea4f 2600 	mov.w	r6, r0, lsl #8
    2544:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
    2548:	429d      	cmp	r5, r3
    254a:	bf08      	it	eq
    254c:	4296      	cmpeq	r6, r2
    254e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
    2552:	f504 7440 	add.w	r4, r4, #768	; 0x300
    2556:	d202      	bcs.n	255e <__aeabi_ddiv+0x6e>
    2558:	085b      	lsrs	r3, r3, #1
    255a:	ea4f 0232 	mov.w	r2, r2, rrx
    255e:	1ab6      	subs	r6, r6, r2
    2560:	eb65 0503 	sbc.w	r5, r5, r3
    2564:	085b      	lsrs	r3, r3, #1
    2566:	ea4f 0232 	mov.w	r2, r2, rrx
    256a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
    256e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
    2572:	ebb6 0e02 	subs.w	lr, r6, r2
    2576:	eb75 0e03 	sbcs.w	lr, r5, r3
    257a:	bf22      	ittt	cs
    257c:	1ab6      	subcs	r6, r6, r2
    257e:	4675      	movcs	r5, lr
    2580:	ea40 000c 	orrcs.w	r0, r0, ip
    2584:	085b      	lsrs	r3, r3, #1
    2586:	ea4f 0232 	mov.w	r2, r2, rrx
    258a:	ebb6 0e02 	subs.w	lr, r6, r2
    258e:	eb75 0e03 	sbcs.w	lr, r5, r3
    2592:	bf22      	ittt	cs
    2594:	1ab6      	subcs	r6, r6, r2
    2596:	4675      	movcs	r5, lr
    2598:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
    259c:	085b      	lsrs	r3, r3, #1
    259e:	ea4f 0232 	mov.w	r2, r2, rrx
    25a2:	ebb6 0e02 	subs.w	lr, r6, r2
    25a6:	eb75 0e03 	sbcs.w	lr, r5, r3
    25aa:	bf22      	ittt	cs
    25ac:	1ab6      	subcs	r6, r6, r2
    25ae:	4675      	movcs	r5, lr
    25b0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
    25b4:	085b      	lsrs	r3, r3, #1
    25b6:	ea4f 0232 	mov.w	r2, r2, rrx
    25ba:	ebb6 0e02 	subs.w	lr, r6, r2
    25be:	eb75 0e03 	sbcs.w	lr, r5, r3
    25c2:	bf22      	ittt	cs
    25c4:	1ab6      	subcs	r6, r6, r2
    25c6:	4675      	movcs	r5, lr
    25c8:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
    25cc:	ea55 0e06 	orrs.w	lr, r5, r6
    25d0:	d018      	beq.n	2604 <__aeabi_ddiv+0x114>
    25d2:	ea4f 1505 	mov.w	r5, r5, lsl #4
    25d6:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
    25da:	ea4f 1606 	mov.w	r6, r6, lsl #4
    25de:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    25e2:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
    25e6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    25ea:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
    25ee:	d1c0      	bne.n	2572 <__aeabi_ddiv+0x82>
    25f0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    25f4:	d10b      	bne.n	260e <__aeabi_ddiv+0x11e>
    25f6:	ea41 0100 	orr.w	r1, r1, r0
    25fa:	f04f 0000 	mov.w	r0, #0
    25fe:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
    2602:	e7b6      	b.n	2572 <__aeabi_ddiv+0x82>
    2604:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    2608:	bf04      	itt	eq
    260a:	4301      	orreq	r1, r0
    260c:	2000      	moveq	r0, #0
    260e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    2612:	bf88      	it	hi
    2614:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    2618:	f63f aeaf 	bhi.w	237a <__aeabi_dmul+0xde>
    261c:	ebb5 0c03 	subs.w	ip, r5, r3
    2620:	bf04      	itt	eq
    2622:	ebb6 0c02 	subseq.w	ip, r6, r2
    2626:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    262a:	f150 0000 	adcs.w	r0, r0, #0
    262e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    2632:	bd70      	pop	{r4, r5, r6, pc}
    2634:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
    2638:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
    263c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
    2640:	bfc2      	ittt	gt
    2642:	ebd4 050c 	rsbsgt	r5, r4, ip
    2646:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    264a:	bd70      	popgt	{r4, r5, r6, pc}
    264c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    2650:	f04f 0e00 	mov.w	lr, #0
    2654:	3c01      	subs	r4, #1
    2656:	e690      	b.n	237a <__aeabi_dmul+0xde>
    2658:	ea45 0e06 	orr.w	lr, r5, r6
    265c:	e68d      	b.n	237a <__aeabi_dmul+0xde>
    265e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    2662:	ea94 0f0c 	teq	r4, ip
    2666:	bf08      	it	eq
    2668:	ea95 0f0c 	teqeq	r5, ip
    266c:	f43f af3b 	beq.w	24e6 <__aeabi_dmul+0x24a>
    2670:	ea94 0f0c 	teq	r4, ip
    2674:	d10a      	bne.n	268c <__aeabi_ddiv+0x19c>
    2676:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    267a:	f47f af34 	bne.w	24e6 <__aeabi_dmul+0x24a>
    267e:	ea95 0f0c 	teq	r5, ip
    2682:	f47f af25 	bne.w	24d0 <__aeabi_dmul+0x234>
    2686:	4610      	mov	r0, r2
    2688:	4619      	mov	r1, r3
    268a:	e72c      	b.n	24e6 <__aeabi_dmul+0x24a>
    268c:	ea95 0f0c 	teq	r5, ip
    2690:	d106      	bne.n	26a0 <__aeabi_ddiv+0x1b0>
    2692:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    2696:	f43f aefd 	beq.w	2494 <__aeabi_dmul+0x1f8>
    269a:	4610      	mov	r0, r2
    269c:	4619      	mov	r1, r3
    269e:	e722      	b.n	24e6 <__aeabi_dmul+0x24a>
    26a0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    26a4:	bf18      	it	ne
    26a6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    26aa:	f47f aec5 	bne.w	2438 <__aeabi_dmul+0x19c>
    26ae:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
    26b2:	f47f af0d 	bne.w	24d0 <__aeabi_dmul+0x234>
    26b6:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
    26ba:	f47f aeeb 	bne.w	2494 <__aeabi_dmul+0x1f8>
    26be:	e712      	b.n	24e6 <__aeabi_dmul+0x24a>

000026c0 <__aeabi_d2f>:
    26c0:	ea4f 0241 	mov.w	r2, r1, lsl #1
    26c4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
    26c8:	bf24      	itt	cs
    26ca:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
    26ce:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
    26d2:	d90d      	bls.n	26f0 <__aeabi_d2f+0x30>
    26d4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
    26d8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
    26dc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
    26e0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
    26e4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
    26e8:	bf08      	it	eq
    26ea:	f020 0001 	biceq.w	r0, r0, #1
    26ee:	4770      	bx	lr
    26f0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
    26f4:	d121      	bne.n	273a <__aeabi_d2f+0x7a>
    26f6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
    26fa:	bfbc      	itt	lt
    26fc:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
    2700:	4770      	bxlt	lr
    2702:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    2706:	ea4f 5252 	mov.w	r2, r2, lsr #21
    270a:	f1c2 0218 	rsb	r2, r2, #24
    270e:	f1c2 0c20 	rsb	ip, r2, #32
    2712:	fa10 f30c 	lsls.w	r3, r0, ip
    2716:	fa20 f002 	lsr.w	r0, r0, r2
    271a:	bf18      	it	ne
    271c:	f040 0001 	orrne.w	r0, r0, #1
    2720:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    2724:	ea4f 23d3 	mov.w	r3, r3, lsr #11
    2728:	fa03 fc0c 	lsl.w	ip, r3, ip
    272c:	ea40 000c 	orr.w	r0, r0, ip
    2730:	fa23 f302 	lsr.w	r3, r3, r2
    2734:	ea4f 0343 	mov.w	r3, r3, lsl #1
    2738:	e7cc      	b.n	26d4 <__aeabi_d2f+0x14>
    273a:	ea7f 5362 	mvns.w	r3, r2, asr #21
    273e:	d107      	bne.n	2750 <__aeabi_d2f+0x90>
    2740:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
    2744:	bf1e      	ittt	ne
    2746:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
    274a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
    274e:	4770      	bxne	lr
    2750:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
    2754:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
    2758:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    275c:	4770      	bx	lr
    275e:	bf00      	nop

00002760 <__aeabi_frsub>:
    2760:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
    2764:	e002      	b.n	276c <__addsf3>
    2766:	bf00      	nop

00002768 <__aeabi_fsub>:
    2768:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

0000276c <__addsf3>:
    276c:	0042      	lsls	r2, r0, #1
    276e:	bf1f      	itttt	ne
    2770:	ea5f 0341 	movsne.w	r3, r1, lsl #1
    2774:	ea92 0f03 	teqne	r2, r3
    2778:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
    277c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
    2780:	d06a      	beq.n	2858 <__addsf3+0xec>
    2782:	ea4f 6212 	mov.w	r2, r2, lsr #24
    2786:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
    278a:	bfc1      	itttt	gt
    278c:	18d2      	addgt	r2, r2, r3
    278e:	4041      	eorgt	r1, r0
    2790:	4048      	eorgt	r0, r1
    2792:	4041      	eorgt	r1, r0
    2794:	bfb8      	it	lt
    2796:	425b      	neglt	r3, r3
    2798:	2b19      	cmp	r3, #25
    279a:	bf88      	it	hi
    279c:	4770      	bxhi	lr
    279e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
    27a2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    27a6:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
    27aa:	bf18      	it	ne
    27ac:	4240      	negne	r0, r0
    27ae:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    27b2:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
    27b6:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
    27ba:	bf18      	it	ne
    27bc:	4249      	negne	r1, r1
    27be:	ea92 0f03 	teq	r2, r3
    27c2:	d03f      	beq.n	2844 <__addsf3+0xd8>
    27c4:	f1a2 0201 	sub.w	r2, r2, #1
    27c8:	fa41 fc03 	asr.w	ip, r1, r3
    27cc:	eb10 000c 	adds.w	r0, r0, ip
    27d0:	f1c3 0320 	rsb	r3, r3, #32
    27d4:	fa01 f103 	lsl.w	r1, r1, r3
    27d8:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
    27dc:	d502      	bpl.n	27e4 <__addsf3+0x78>
    27de:	4249      	negs	r1, r1
    27e0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
    27e4:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    27e8:	d313      	bcc.n	2812 <__addsf3+0xa6>
    27ea:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
    27ee:	d306      	bcc.n	27fe <__addsf3+0x92>
    27f0:	0840      	lsrs	r0, r0, #1
    27f2:	ea4f 0131 	mov.w	r1, r1, rrx
    27f6:	f102 0201 	add.w	r2, r2, #1
    27fa:	2afe      	cmp	r2, #254	; 0xfe
    27fc:	d251      	bcs.n	28a2 <__addsf3+0x136>
    27fe:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
    2802:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
    2806:	bf08      	it	eq
    2808:	f020 0001 	biceq.w	r0, r0, #1
    280c:	ea40 0003 	orr.w	r0, r0, r3
    2810:	4770      	bx	lr
    2812:	0049      	lsls	r1, r1, #1
    2814:	eb40 0000 	adc.w	r0, r0, r0
    2818:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
    281c:	f1a2 0201 	sub.w	r2, r2, #1
    2820:	d1ed      	bne.n	27fe <__addsf3+0x92>
    2822:	fab0 fc80 	clz	ip, r0
    2826:	f1ac 0c08 	sub.w	ip, ip, #8
    282a:	ebb2 020c 	subs.w	r2, r2, ip
    282e:	fa00 f00c 	lsl.w	r0, r0, ip
    2832:	bfaa      	itet	ge
    2834:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
    2838:	4252      	neglt	r2, r2
    283a:	4318      	orrge	r0, r3
    283c:	bfbc      	itt	lt
    283e:	40d0      	lsrlt	r0, r2
    2840:	4318      	orrlt	r0, r3
    2842:	4770      	bx	lr
    2844:	f092 0f00 	teq	r2, #0
    2848:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
    284c:	bf06      	itte	eq
    284e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
    2852:	3201      	addeq	r2, #1
    2854:	3b01      	subne	r3, #1
    2856:	e7b5      	b.n	27c4 <__addsf3+0x58>
    2858:	ea4f 0341 	mov.w	r3, r1, lsl #1
    285c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
    2860:	bf18      	it	ne
    2862:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
    2866:	d021      	beq.n	28ac <__addsf3+0x140>
    2868:	ea92 0f03 	teq	r2, r3
    286c:	d004      	beq.n	2878 <__addsf3+0x10c>
    286e:	f092 0f00 	teq	r2, #0
    2872:	bf08      	it	eq
    2874:	4608      	moveq	r0, r1
    2876:	4770      	bx	lr
    2878:	ea90 0f01 	teq	r0, r1
    287c:	bf1c      	itt	ne
    287e:	2000      	movne	r0, #0
    2880:	4770      	bxne	lr
    2882:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
    2886:	d104      	bne.n	2892 <__addsf3+0x126>
    2888:	0040      	lsls	r0, r0, #1
    288a:	bf28      	it	cs
    288c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
    2890:	4770      	bx	lr
    2892:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
    2896:	bf3c      	itt	cc
    2898:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
    289c:	4770      	bxcc	lr
    289e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
    28a2:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
    28a6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    28aa:	4770      	bx	lr
    28ac:	ea7f 6222 	mvns.w	r2, r2, asr #24
    28b0:	bf16      	itet	ne
    28b2:	4608      	movne	r0, r1
    28b4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
    28b8:	4601      	movne	r1, r0
    28ba:	0242      	lsls	r2, r0, #9
    28bc:	bf06      	itte	eq
    28be:	ea5f 2341 	movseq.w	r3, r1, lsl #9
    28c2:	ea90 0f01 	teqeq	r0, r1
    28c6:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
    28ca:	4770      	bx	lr

000028cc <__aeabi_ui2f>:
    28cc:	f04f 0300 	mov.w	r3, #0
    28d0:	e004      	b.n	28dc <__aeabi_i2f+0x8>
    28d2:	bf00      	nop

000028d4 <__aeabi_i2f>:
    28d4:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
    28d8:	bf48      	it	mi
    28da:	4240      	negmi	r0, r0
    28dc:	ea5f 0c00 	movs.w	ip, r0
    28e0:	bf08      	it	eq
    28e2:	4770      	bxeq	lr
    28e4:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
    28e8:	4601      	mov	r1, r0
    28ea:	f04f 0000 	mov.w	r0, #0
    28ee:	e01c      	b.n	292a <__aeabi_l2f+0x2a>

000028f0 <__aeabi_ul2f>:
    28f0:	ea50 0201 	orrs.w	r2, r0, r1
    28f4:	bf08      	it	eq
    28f6:	4770      	bxeq	lr
    28f8:	f04f 0300 	mov.w	r3, #0
    28fc:	e00a      	b.n	2914 <__aeabi_l2f+0x14>
    28fe:	bf00      	nop

00002900 <__aeabi_l2f>:
    2900:	ea50 0201 	orrs.w	r2, r0, r1
    2904:	bf08      	it	eq
    2906:	4770      	bxeq	lr
    2908:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
    290c:	d502      	bpl.n	2914 <__aeabi_l2f+0x14>
    290e:	4240      	negs	r0, r0
    2910:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    2914:	ea5f 0c01 	movs.w	ip, r1
    2918:	bf02      	ittt	eq
    291a:	4684      	moveq	ip, r0
    291c:	4601      	moveq	r1, r0
    291e:	2000      	moveq	r0, #0
    2920:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
    2924:	bf08      	it	eq
    2926:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
    292a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
    292e:	fabc f28c 	clz	r2, ip
    2932:	3a08      	subs	r2, #8
    2934:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
    2938:	db10      	blt.n	295c <__aeabi_l2f+0x5c>
    293a:	fa01 fc02 	lsl.w	ip, r1, r2
    293e:	4463      	add	r3, ip
    2940:	fa00 fc02 	lsl.w	ip, r0, r2
    2944:	f1c2 0220 	rsb	r2, r2, #32
    2948:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
    294c:	fa20 f202 	lsr.w	r2, r0, r2
    2950:	eb43 0002 	adc.w	r0, r3, r2
    2954:	bf08      	it	eq
    2956:	f020 0001 	biceq.w	r0, r0, #1
    295a:	4770      	bx	lr
    295c:	f102 0220 	add.w	r2, r2, #32
    2960:	fa01 fc02 	lsl.w	ip, r1, r2
    2964:	f1c2 0220 	rsb	r2, r2, #32
    2968:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
    296c:	fa21 f202 	lsr.w	r2, r1, r2
    2970:	eb43 0002 	adc.w	r0, r3, r2
    2974:	bf08      	it	eq
    2976:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
    297a:	4770      	bx	lr

0000297c <__aeabi_fmul>:
    297c:	f04f 0cff 	mov.w	ip, #255	; 0xff
    2980:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
    2984:	bf1e      	ittt	ne
    2986:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
    298a:	ea92 0f0c 	teqne	r2, ip
    298e:	ea93 0f0c 	teqne	r3, ip
    2992:	d06f      	beq.n	2a74 <__aeabi_fmul+0xf8>
    2994:	441a      	add	r2, r3
    2996:	ea80 0c01 	eor.w	ip, r0, r1
    299a:	0240      	lsls	r0, r0, #9
    299c:	bf18      	it	ne
    299e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
    29a2:	d01e      	beq.n	29e2 <__aeabi_fmul+0x66>
    29a4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
    29a8:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
    29ac:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
    29b0:	fba0 3101 	umull	r3, r1, r0, r1
    29b4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
    29b8:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
    29bc:	bf3e      	ittt	cc
    29be:	0049      	lslcc	r1, r1, #1
    29c0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
    29c4:	005b      	lslcc	r3, r3, #1
    29c6:	ea40 0001 	orr.w	r0, r0, r1
    29ca:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
    29ce:	2afd      	cmp	r2, #253	; 0xfd
    29d0:	d81d      	bhi.n	2a0e <__aeabi_fmul+0x92>
    29d2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
    29d6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
    29da:	bf08      	it	eq
    29dc:	f020 0001 	biceq.w	r0, r0, #1
    29e0:	4770      	bx	lr
    29e2:	f090 0f00 	teq	r0, #0
    29e6:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
    29ea:	bf08      	it	eq
    29ec:	0249      	lsleq	r1, r1, #9
    29ee:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
    29f2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
    29f6:	3a7f      	subs	r2, #127	; 0x7f
    29f8:	bfc2      	ittt	gt
    29fa:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
    29fe:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
    2a02:	4770      	bxgt	lr
    2a04:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    2a08:	f04f 0300 	mov.w	r3, #0
    2a0c:	3a01      	subs	r2, #1
    2a0e:	dc5d      	bgt.n	2acc <__aeabi_fmul+0x150>
    2a10:	f112 0f19 	cmn.w	r2, #25
    2a14:	bfdc      	itt	le
    2a16:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
    2a1a:	4770      	bxle	lr
    2a1c:	f1c2 0200 	rsb	r2, r2, #0
    2a20:	0041      	lsls	r1, r0, #1
    2a22:	fa21 f102 	lsr.w	r1, r1, r2
    2a26:	f1c2 0220 	rsb	r2, r2, #32
    2a2a:	fa00 fc02 	lsl.w	ip, r0, r2
    2a2e:	ea5f 0031 	movs.w	r0, r1, rrx
    2a32:	f140 0000 	adc.w	r0, r0, #0
    2a36:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
    2a3a:	bf08      	it	eq
    2a3c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
    2a40:	4770      	bx	lr
    2a42:	f092 0f00 	teq	r2, #0
    2a46:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
    2a4a:	bf02      	ittt	eq
    2a4c:	0040      	lsleq	r0, r0, #1
    2a4e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
    2a52:	3a01      	subeq	r2, #1
    2a54:	d0f9      	beq.n	2a4a <__aeabi_fmul+0xce>
    2a56:	ea40 000c 	orr.w	r0, r0, ip
    2a5a:	f093 0f00 	teq	r3, #0
    2a5e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
    2a62:	bf02      	ittt	eq
    2a64:	0049      	lsleq	r1, r1, #1
    2a66:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
    2a6a:	3b01      	subeq	r3, #1
    2a6c:	d0f9      	beq.n	2a62 <__aeabi_fmul+0xe6>
    2a6e:	ea41 010c 	orr.w	r1, r1, ip
    2a72:	e78f      	b.n	2994 <__aeabi_fmul+0x18>
    2a74:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
    2a78:	ea92 0f0c 	teq	r2, ip
    2a7c:	bf18      	it	ne
    2a7e:	ea93 0f0c 	teqne	r3, ip
    2a82:	d00a      	beq.n	2a9a <__aeabi_fmul+0x11e>
    2a84:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
    2a88:	bf18      	it	ne
    2a8a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
    2a8e:	d1d8      	bne.n	2a42 <__aeabi_fmul+0xc6>
    2a90:	ea80 0001 	eor.w	r0, r0, r1
    2a94:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
    2a98:	4770      	bx	lr
    2a9a:	f090 0f00 	teq	r0, #0
    2a9e:	bf17      	itett	ne
    2aa0:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
    2aa4:	4608      	moveq	r0, r1
    2aa6:	f091 0f00 	teqne	r1, #0
    2aaa:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
    2aae:	d014      	beq.n	2ada <__aeabi_fmul+0x15e>
    2ab0:	ea92 0f0c 	teq	r2, ip
    2ab4:	d101      	bne.n	2aba <__aeabi_fmul+0x13e>
    2ab6:	0242      	lsls	r2, r0, #9
    2ab8:	d10f      	bne.n	2ada <__aeabi_fmul+0x15e>
    2aba:	ea93 0f0c 	teq	r3, ip
    2abe:	d103      	bne.n	2ac8 <__aeabi_fmul+0x14c>
    2ac0:	024b      	lsls	r3, r1, #9
    2ac2:	bf18      	it	ne
    2ac4:	4608      	movne	r0, r1
    2ac6:	d108      	bne.n	2ada <__aeabi_fmul+0x15e>
    2ac8:	ea80 0001 	eor.w	r0, r0, r1
    2acc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
    2ad0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
    2ad4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    2ad8:	4770      	bx	lr
    2ada:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
    2ade:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
    2ae2:	4770      	bx	lr

00002ae4 <__aeabi_fdiv>:
    2ae4:	f04f 0cff 	mov.w	ip, #255	; 0xff
    2ae8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
    2aec:	bf1e      	ittt	ne
    2aee:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
    2af2:	ea92 0f0c 	teqne	r2, ip
    2af6:	ea93 0f0c 	teqne	r3, ip
    2afa:	d069      	beq.n	2bd0 <__aeabi_fdiv+0xec>
    2afc:	eba2 0203 	sub.w	r2, r2, r3
    2b00:	ea80 0c01 	eor.w	ip, r0, r1
    2b04:	0249      	lsls	r1, r1, #9
    2b06:	ea4f 2040 	mov.w	r0, r0, lsl #9
    2b0a:	d037      	beq.n	2b7c <__aeabi_fdiv+0x98>
    2b0c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    2b10:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
    2b14:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
    2b18:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
    2b1c:	428b      	cmp	r3, r1
    2b1e:	bf38      	it	cc
    2b20:	005b      	lslcc	r3, r3, #1
    2b22:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
    2b26:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
    2b2a:	428b      	cmp	r3, r1
    2b2c:	bf24      	itt	cs
    2b2e:	1a5b      	subcs	r3, r3, r1
    2b30:	ea40 000c 	orrcs.w	r0, r0, ip
    2b34:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
    2b38:	bf24      	itt	cs
    2b3a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
    2b3e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
    2b42:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
    2b46:	bf24      	itt	cs
    2b48:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
    2b4c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
    2b50:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
    2b54:	bf24      	itt	cs
    2b56:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
    2b5a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
    2b5e:	011b      	lsls	r3, r3, #4
    2b60:	bf18      	it	ne
    2b62:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
    2b66:	d1e0      	bne.n	2b2a <__aeabi_fdiv+0x46>
    2b68:	2afd      	cmp	r2, #253	; 0xfd
    2b6a:	f63f af50 	bhi.w	2a0e <__aeabi_fmul+0x92>
    2b6e:	428b      	cmp	r3, r1
    2b70:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
    2b74:	bf08      	it	eq
    2b76:	f020 0001 	biceq.w	r0, r0, #1
    2b7a:	4770      	bx	lr
    2b7c:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
    2b80:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
    2b84:	327f      	adds	r2, #127	; 0x7f
    2b86:	bfc2      	ittt	gt
    2b88:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
    2b8c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
    2b90:	4770      	bxgt	lr
    2b92:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    2b96:	f04f 0300 	mov.w	r3, #0
    2b9a:	3a01      	subs	r2, #1
    2b9c:	e737      	b.n	2a0e <__aeabi_fmul+0x92>
    2b9e:	f092 0f00 	teq	r2, #0
    2ba2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
    2ba6:	bf02      	ittt	eq
    2ba8:	0040      	lsleq	r0, r0, #1
    2baa:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
    2bae:	3a01      	subeq	r2, #1
    2bb0:	d0f9      	beq.n	2ba6 <__aeabi_fdiv+0xc2>
    2bb2:	ea40 000c 	orr.w	r0, r0, ip
    2bb6:	f093 0f00 	teq	r3, #0
    2bba:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
    2bbe:	bf02      	ittt	eq
    2bc0:	0049      	lsleq	r1, r1, #1
    2bc2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
    2bc6:	3b01      	subeq	r3, #1
    2bc8:	d0f9      	beq.n	2bbe <__aeabi_fdiv+0xda>
    2bca:	ea41 010c 	orr.w	r1, r1, ip
    2bce:	e795      	b.n	2afc <__aeabi_fdiv+0x18>
    2bd0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
    2bd4:	ea92 0f0c 	teq	r2, ip
    2bd8:	d108      	bne.n	2bec <__aeabi_fdiv+0x108>
    2bda:	0242      	lsls	r2, r0, #9
    2bdc:	f47f af7d 	bne.w	2ada <__aeabi_fmul+0x15e>
    2be0:	ea93 0f0c 	teq	r3, ip
    2be4:	f47f af70 	bne.w	2ac8 <__aeabi_fmul+0x14c>
    2be8:	4608      	mov	r0, r1
    2bea:	e776      	b.n	2ada <__aeabi_fmul+0x15e>
    2bec:	ea93 0f0c 	teq	r3, ip
    2bf0:	d104      	bne.n	2bfc <__aeabi_fdiv+0x118>
    2bf2:	024b      	lsls	r3, r1, #9
    2bf4:	f43f af4c 	beq.w	2a90 <__aeabi_fmul+0x114>
    2bf8:	4608      	mov	r0, r1
    2bfa:	e76e      	b.n	2ada <__aeabi_fmul+0x15e>
    2bfc:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
    2c00:	bf18      	it	ne
    2c02:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
    2c06:	d1ca      	bne.n	2b9e <__aeabi_fdiv+0xba>
    2c08:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
    2c0c:	f47f af5c 	bne.w	2ac8 <__aeabi_fmul+0x14c>
    2c10:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
    2c14:	f47f af3c 	bne.w	2a90 <__aeabi_fmul+0x114>
    2c18:	e75f      	b.n	2ada <__aeabi_fmul+0x15e>
    2c1a:	bf00      	nop

00002c1c <__aeabi_f2iz>:
    2c1c:	ea4f 0240 	mov.w	r2, r0, lsl #1
    2c20:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
    2c24:	d30f      	bcc.n	2c46 <__aeabi_f2iz+0x2a>
    2c26:	f04f 039e 	mov.w	r3, #158	; 0x9e
    2c2a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
    2c2e:	d90d      	bls.n	2c4c <__aeabi_f2iz+0x30>
    2c30:	ea4f 2300 	mov.w	r3, r0, lsl #8
    2c34:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    2c38:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
    2c3c:	fa23 f002 	lsr.w	r0, r3, r2
    2c40:	bf18      	it	ne
    2c42:	4240      	negne	r0, r0
    2c44:	4770      	bx	lr
    2c46:	f04f 0000 	mov.w	r0, #0
    2c4a:	4770      	bx	lr
    2c4c:	f112 0f61 	cmn.w	r2, #97	; 0x61
    2c50:	d101      	bne.n	2c56 <__aeabi_f2iz+0x3a>
    2c52:	0242      	lsls	r2, r0, #9
    2c54:	d105      	bne.n	2c62 <__aeabi_f2iz+0x46>
    2c56:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
    2c5a:	bf08      	it	eq
    2c5c:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
    2c60:	4770      	bx	lr
    2c62:	f04f 0000 	mov.w	r0, #0
    2c66:	4770      	bx	lr

00002c68 <__libc_init_array>:
    2c68:	b570      	push	{r4, r5, r6, lr}
    2c6a:	4e0f      	ldr	r6, [pc, #60]	; (2ca8 <__libc_init_array+0x40>)
    2c6c:	4d0f      	ldr	r5, [pc, #60]	; (2cac <__libc_init_array+0x44>)
    2c6e:	1b76      	subs	r6, r6, r5
    2c70:	10b6      	asrs	r6, r6, #2
    2c72:	bf18      	it	ne
    2c74:	2400      	movne	r4, #0
    2c76:	d005      	beq.n	2c84 <__libc_init_array+0x1c>
    2c78:	3401      	adds	r4, #1
    2c7a:	f855 3b04 	ldr.w	r3, [r5], #4
    2c7e:	4798      	blx	r3
    2c80:	42a6      	cmp	r6, r4
    2c82:	d1f9      	bne.n	2c78 <__libc_init_array+0x10>
    2c84:	4e0a      	ldr	r6, [pc, #40]	; (2cb0 <__libc_init_array+0x48>)
    2c86:	4d0b      	ldr	r5, [pc, #44]	; (2cb4 <__libc_init_array+0x4c>)
    2c88:	1b76      	subs	r6, r6, r5
    2c8a:	f000 f8ab 	bl	2de4 <_init>
    2c8e:	10b6      	asrs	r6, r6, #2
    2c90:	bf18      	it	ne
    2c92:	2400      	movne	r4, #0
    2c94:	d006      	beq.n	2ca4 <__libc_init_array+0x3c>
    2c96:	3401      	adds	r4, #1
    2c98:	f855 3b04 	ldr.w	r3, [r5], #4
    2c9c:	4798      	blx	r3
    2c9e:	42a6      	cmp	r6, r4
    2ca0:	d1f9      	bne.n	2c96 <__libc_init_array+0x2e>
    2ca2:	bd70      	pop	{r4, r5, r6, pc}
    2ca4:	bd70      	pop	{r4, r5, r6, pc}
    2ca6:	bf00      	nop
    2ca8:	00002df0 	.word	0x00002df0
    2cac:	00002df0 	.word	0x00002df0
    2cb0:	00002df8 	.word	0x00002df8
    2cb4:	00002df0 	.word	0x00002df0

00002cb8 <register_fini>:
    2cb8:	4b02      	ldr	r3, [pc, #8]	; (2cc4 <register_fini+0xc>)
    2cba:	b113      	cbz	r3, 2cc2 <register_fini+0xa>
    2cbc:	4802      	ldr	r0, [pc, #8]	; (2cc8 <register_fini+0x10>)
    2cbe:	f000 b805 	b.w	2ccc <atexit>
    2cc2:	4770      	bx	lr
    2cc4:	00000000 	.word	0x00000000
    2cc8:	00002cd9 	.word	0x00002cd9

00002ccc <atexit>:
    2ccc:	2300      	movs	r3, #0
    2cce:	4601      	mov	r1, r0
    2cd0:	461a      	mov	r2, r3
    2cd2:	4618      	mov	r0, r3
    2cd4:	f000 b81e 	b.w	2d14 <__register_exitproc>

00002cd8 <__libc_fini_array>:
    2cd8:	b538      	push	{r3, r4, r5, lr}
    2cda:	4c0a      	ldr	r4, [pc, #40]	; (2d04 <__libc_fini_array+0x2c>)
    2cdc:	4d0a      	ldr	r5, [pc, #40]	; (2d08 <__libc_fini_array+0x30>)
    2cde:	1b64      	subs	r4, r4, r5
    2ce0:	10a4      	asrs	r4, r4, #2
    2ce2:	d00a      	beq.n	2cfa <__libc_fini_array+0x22>
    2ce4:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
    2ce8:	3b01      	subs	r3, #1
    2cea:	eb05 0583 	add.w	r5, r5, r3, lsl #2
    2cee:	3c01      	subs	r4, #1
    2cf0:	f855 3904 	ldr.w	r3, [r5], #-4
    2cf4:	4798      	blx	r3
    2cf6:	2c00      	cmp	r4, #0
    2cf8:	d1f9      	bne.n	2cee <__libc_fini_array+0x16>
    2cfa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    2cfe:	f000 b87b 	b.w	2df8 <_fini>
    2d02:	bf00      	nop
    2d04:	00002e08 	.word	0x00002e08
    2d08:	00002e04 	.word	0x00002e04

00002d0c <__retarget_lock_acquire_recursive>:
    2d0c:	4770      	bx	lr
    2d0e:	bf00      	nop

00002d10 <__retarget_lock_release_recursive>:
    2d10:	4770      	bx	lr
    2d12:	bf00      	nop

00002d14 <__register_exitproc>:
    2d14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    2d18:	4d2c      	ldr	r5, [pc, #176]	; (2dcc <__register_exitproc+0xb8>)
    2d1a:	4606      	mov	r6, r0
    2d1c:	6828      	ldr	r0, [r5, #0]
    2d1e:	4698      	mov	r8, r3
    2d20:	460f      	mov	r7, r1
    2d22:	4691      	mov	r9, r2
    2d24:	f7ff fff2 	bl	2d0c <__retarget_lock_acquire_recursive>
    2d28:	4b29      	ldr	r3, [pc, #164]	; (2dd0 <__register_exitproc+0xbc>)
    2d2a:	681c      	ldr	r4, [r3, #0]
    2d2c:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
    2d30:	2b00      	cmp	r3, #0
    2d32:	d03e      	beq.n	2db2 <__register_exitproc+0x9e>
    2d34:	685a      	ldr	r2, [r3, #4]
    2d36:	2a1f      	cmp	r2, #31
    2d38:	dc1c      	bgt.n	2d74 <__register_exitproc+0x60>
    2d3a:	f102 0e01 	add.w	lr, r2, #1
    2d3e:	b176      	cbz	r6, 2d5e <__register_exitproc+0x4a>
    2d40:	eb03 0182 	add.w	r1, r3, r2, lsl #2
    2d44:	2401      	movs	r4, #1
    2d46:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
    2d4a:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
    2d4e:	4094      	lsls	r4, r2
    2d50:	4320      	orrs	r0, r4
    2d52:	2e02      	cmp	r6, #2
    2d54:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
    2d58:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
    2d5c:	d023      	beq.n	2da6 <__register_exitproc+0x92>
    2d5e:	3202      	adds	r2, #2
    2d60:	f8c3 e004 	str.w	lr, [r3, #4]
    2d64:	6828      	ldr	r0, [r5, #0]
    2d66:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
    2d6a:	f7ff ffd1 	bl	2d10 <__retarget_lock_release_recursive>
    2d6e:	2000      	movs	r0, #0
    2d70:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    2d74:	4b17      	ldr	r3, [pc, #92]	; (2dd4 <__register_exitproc+0xc0>)
    2d76:	b30b      	cbz	r3, 2dbc <__register_exitproc+0xa8>
    2d78:	f44f 70c8 	mov.w	r0, #400	; 0x190
    2d7c:	f3af 8000 	nop.w
    2d80:	4603      	mov	r3, r0
    2d82:	b1d8      	cbz	r0, 2dbc <__register_exitproc+0xa8>
    2d84:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
    2d88:	6002      	str	r2, [r0, #0]
    2d8a:	2100      	movs	r1, #0
    2d8c:	6041      	str	r1, [r0, #4]
    2d8e:	460a      	mov	r2, r1
    2d90:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
    2d94:	f04f 0e01 	mov.w	lr, #1
    2d98:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
    2d9c:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
    2da0:	2e00      	cmp	r6, #0
    2da2:	d0dc      	beq.n	2d5e <__register_exitproc+0x4a>
    2da4:	e7cc      	b.n	2d40 <__register_exitproc+0x2c>
    2da6:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
    2daa:	430c      	orrs	r4, r1
    2dac:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
    2db0:	e7d5      	b.n	2d5e <__register_exitproc+0x4a>
    2db2:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
    2db6:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
    2dba:	e7bb      	b.n	2d34 <__register_exitproc+0x20>
    2dbc:	6828      	ldr	r0, [r5, #0]
    2dbe:	f7ff ffa7 	bl	2d10 <__retarget_lock_release_recursive>
    2dc2:	f04f 30ff 	mov.w	r0, #4294967295
    2dc6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    2dca:	bf00      	nop
    2dcc:	20000b60 	.word	0x20000b60
    2dd0:	00002de0 	.word	0x00002de0
    2dd4:	00000000 	.word	0x00000000
    2dd8:	6174530a 	.word	0x6174530a
    2ddc:	000a7472 	.word	0x000a7472

00002de0 <_global_impure_ptr>:
    2de0:	20000738                                8.. 

00002de4 <_init>:
    2de4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2de6:	bf00      	nop
    2de8:	bcf8      	pop	{r3, r4, r5, r6, r7}
    2dea:	bc08      	pop	{r3}
    2dec:	469e      	mov	lr, r3
    2dee:	4770      	bx	lr

00002df0 <__init_array_start>:
    2df0:	00002cb9 	.word	0x00002cb9

00002df4 <__frame_dummy_init_array_entry>:
    2df4:	00000289                                ....

00002df8 <_fini>:
    2df8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    2dfa:	bf00      	nop
    2dfc:	bcf8      	pop	{r3, r4, r5, r6, r7}
    2dfe:	bc08      	pop	{r3}
    2e00:	469e      	mov	lr, r3
    2e02:	4770      	bx	lr

00002e04 <__fini_array_start>:
    2e04:	00000265 	.word	0x00000265
