$date
	Tue Dec  1 22:23:15 2015
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_instruction_module $end
$var wire 32 ! one_output_instructions [31:0] $end
$var wire 64 " two_output_instructions [63:0] $end
$var reg 1 # clk $end
$var reg 32 $ inputaddress [31:0] $end
$scope module dut1 $end
$var wire 32 % address [31:0] $end
$var wire 1 & clk $end
$var reg 32 ' dataOut [31:0] $end
$upscope $end
$scope module dut2 $end
$var wire 32 ( address [31:0] $end
$var wire 1 & clk $end
$var reg 64 ) dataOut [63:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx )
b0 (
bx '
0&
b0 %
b0 $
0#
bx "
bx !
$end
#1
b10001100000001000010000000000100 '
b10001100000001000010000000000100 !
b1010101010101010101010101010101010101010101010101010101010101010 )
b1010101010101010101010101010101010101010101010101010101010101010 "
1#
1&
#2
0#
0&
#3
1#
1&
#4
0#
0&
b1 $
b1 %
b1 (
#5
b10001100000001010010000000001000 '
b10001100000001010010000000001000 !
b1011101110111011101110111011101110111011101110111011101110111011 )
b1011101110111011101110111011101110111011101110111011101110111011 "
1#
1&
#6
0#
0&
#7
1#
1&
#8
0#
0&
b10 $
b10 %
b10 (
#9
b1100000000000000000000000111 '
b1100000000000000000000000111 !
b1100110011001100110011001100110011001100110011001100110011001100 )
b1100110011001100110011001100110011001100110011001100110011001100 "
1#
1&
#10
0#
0&
#11
1#
1&
#12
0#
0&
b11 $
b11 %
b11 (
#13
b11000001000000000100000 '
b11000001000000000100000 !
b1101110111011101110111011101110111011101110111011101110111011101 )
b1101110111011101110111011101110111011101110111011101110111011101 "
1#
1&
#14
0#
0&
#15
1#
1&
#16
0#
0&
