Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu5armtbEditedAidan_behav xil_defaultlib.cpu5armtbEditedAidan xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'in0' [E:/arm-processor/arm-processor/cpu5arm.srcs/sources_1/new/cpu5arm.v:234]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'in1' [E:/arm-processor/arm-processor/cpu5arm.srcs/sources_1/new/cpu5arm.v:235]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 64 for port 'out' [E:/arm-processor/arm-processor/cpu5arm.srcs/sources_1/new/cpu5arm.v:237]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.add64
Compiling module xil_defaultlib.PCDFF
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.IFIDDFF
Compiling module xil_defaultlib.InstrFlagSetter
Compiling module xil_defaultlib.comparator64
Compiling module xil_defaultlib.decoder5bitsize32
Compiling module xil_defaultlib.opcodedecoder
Compiling module xil_defaultlib.signextender
Compiling module xil_defaultlib.mux6bit
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.IDEXDFF
Compiling module xil_defaultlib.alu_cell
Compiling module xil_defaultlib.lac
Compiling module xil_defaultlib.lac2
Compiling module xil_defaultlib.lac3
Compiling module xil_defaultlib.lac4
Compiling module xil_defaultlib.lac5
Compiling module xil_defaultlib.lac6
Compiling module xil_defaultlib.overflow
Compiling module xil_defaultlib.alu64_default
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.EXMEMDFF
Compiling module xil_defaultlib.tristatebuffer
Compiling module xil_defaultlib.MEMWBDFF
Compiling module xil_defaultlib.cpu5arm_default
Compiling module xil_defaultlib.cpu5armtbEditedAidan
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu5armtbEditedAidan_behav
