/*
 * Extension of "official" mt3620-timer.c
 *
 * Parts of code Copyright (c) 2019 Microsoft Corporation. All rights reserved.
 * Copyright (c) 2019 Jaroslav Groman
 *
 * Licensed under the MIT License.
 */

#include <stdbool.h>

#include "mt3620-baremetal.h"
#include "mt3620-timer.h"
#include "mt3620-timer-user.h"

void Gpt_LaunchTimer32k(TimerGpt gpt, uint32_t counter, Callback callback)
{
    timerCallbacks[gpt] = callback;

    uint32_t mask = UINT32_C(1) << gpt;

    // GPTx_CTRL[0] = 0 -> disable if already enabled.
    ClearReg32(GPT_BASE, gptRegOffsets[gpt].ctrlRegOffset, 0x01);

    // The interrupt enable bits for both timers are in the same register. Therefore,
    // block timer ISRs to prevent an ISR from enabling a timer which is then disabled
    // because this function writes a zero to that bit in the IER register.

    uint32_t prevBasePri = BlockIrqs();
    // GPT_IER[gpt] = 1 -> enable interrupt.
    SetReg32(GPT_BASE, 0x04, mask);
    RestoreIrqs(prevBasePri);

    // GPTx_ICNT = delay in 1/32 milliseconds.
    WriteReg32(GPT_BASE, gptRegOffsets[gpt].icntRegOffset, counter);

    // GPTx_CTRL -> auto clear; 32kHz, one shot, enable timer.
    WriteReg32(GPT_BASE, gptRegOffsets[gpt].ctrlRegOffset, 0xD);
}

void 
Gpt2_LaunchTimer(uint32_t initial_value, bool speed_flag)
{
    // GPT2_CTRL[0] = 0 -> disable if already enabled.
    ClearReg32(GPT_BASE, 0x30, 0x01);

    // GPT2_CNT = initial value.
    WriteReg32(GPT_BASE, 0x34, initial_value);

    // GPT2_CTRL
    // speed_flag: 0 ~ 1 kHz, 1 ~ 32 kHz
    WriteReg32(GPT_BASE, 0x30, (speed_flag << 1) | UINT32_C(1));
}

uint32_t 
Gpt2_GetValue(void)
{
    return ReadReg32(GPT_BASE, 0x34);
}

void
Gpt2_WaitMs(uint32_t milliseconds)
{
    uint32_t now = Gpt2_GetValue();
    // Equation to prevent 32-bit GPT2 overflow error
    while (Gpt2_GetValue() - now < milliseconds)    
    {
        // Empty loop
    }
}

/* [] END OF FILE */
