
*** Running vivado
    with args -log FP_ALU.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source FP_ALU.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source FP_ALU.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 395.461 ; gain = 77.453
Command: synth_design -top FP_ALU -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19168
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Vivado/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 833.551 ; gain = 413.211
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FP_ALU' [C:/Users/lasit/DSD_ALU/DSD_ALU.srcs/sources_1/new/FP_ALU.v:22]
INFO: [Synth 8-226] default block is never used [C:/Users/lasit/DSD_ALU/DSD_ALU.srcs/sources_1/new/FP_ALU.v:38]
WARNING: [Synth 8-567] referenced signal 'add_result' should be on the sensitivity list [C:/Users/lasit/DSD_ALU/DSD_ALU.srcs/sources_1/new/FP_ALU.v:37]
WARNING: [Synth 8-567] referenced signal 'sub_result' should be on the sensitivity list [C:/Users/lasit/DSD_ALU/DSD_ALU.srcs/sources_1/new/FP_ALU.v:37]
WARNING: [Synth 8-567] referenced signal 'mul_result' should be on the sensitivity list [C:/Users/lasit/DSD_ALU/DSD_ALU.srcs/sources_1/new/FP_ALU.v:37]
WARNING: [Synth 8-567] referenced signal 'div_result' should be on the sensitivity list [C:/Users/lasit/DSD_ALU/DSD_ALU.srcs/sources_1/new/FP_ALU.v:37]
INFO: [Synth 8-6157] synthesizing module 'fp_add' [C:/Users/lasit/DSD_ALU/DSD_ALU.srcs/sources_1/new/fp_add.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fp_add' (0#1) [C:/Users/lasit/DSD_ALU/DSD_ALU.srcs/sources_1/new/fp_add.v:23]
INFO: [Synth 8-6157] synthesizing module 'fp_sub' [C:/Users/lasit/DSD_ALU/DSD_ALU.srcs/sources_1/new/fp_sub.v:22]
INFO: [Synth 8-6155] done synthesizing module 'fp_sub' (0#1) [C:/Users/lasit/DSD_ALU/DSD_ALU.srcs/sources_1/new/fp_sub.v:22]
INFO: [Synth 8-6157] synthesizing module 'fp_mul' [C:/Users/lasit/DSD_ALU/DSD_ALU.srcs/sources_1/new/fp_mul.v:22]
WARNING: [Synth 8-324] index 31 out of range [C:/Users/lasit/DSD_ALU/DSD_ALU.srcs/sources_1/new/fp_mul.v:57]
INFO: [Synth 8-6155] done synthesizing module 'fp_mul' (0#1) [C:/Users/lasit/DSD_ALU/DSD_ALU.srcs/sources_1/new/fp_mul.v:22]
INFO: [Synth 8-6157] synthesizing module 'fp_div' [C:/Users/lasit/DSD_ALU/DSD_ALU.srcs/sources_1/new/fp_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'fp_div' (0#1) [C:/Users/lasit/DSD_ALU/DSD_ALU.srcs/sources_1/new/fp_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'FP_ALU' (0#1) [C:/Users/lasit/DSD_ALU/DSD_ALU.srcs/sources_1/new/FP_ALU.v:22]
WARNING: [Synth 8-3848] Net result in module/entity fp_add does not have driver. [C:/Users/lasit/DSD_ALU/DSD_ALU.srcs/sources_1/new/fp_add.v:26]
WARNING: [Synth 8-3936] Found unconnected internal register 'normalized_diff_reg' and it is trimmed from '25' to '24' bits. [C:/Users/lasit/DSD_ALU/DSD_ALU.srcs/sources_1/new/fp_sub.v:62]
WARNING: [Synth 8-3936] Found unconnected internal register 'final_frac_reg' and it is trimmed from '32' to '31' bits. [C:/Users/lasit/DSD_ALU/DSD_ALU.srcs/sources_1/new/fp_mul.v:62]
WARNING: [Synth 8-3848] Net result in module/entity fp_div does not have driver. [C:/Users/lasit/DSD_ALU/DSD_ALU.srcs/sources_1/new/fp_div.v:26]
WARNING: [Synth 8-7129] Port result[31] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port result[30] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port result[29] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port result[28] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port result[27] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port result[26] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port result[25] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port result[24] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port result[23] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port result[22] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port result[21] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port result[20] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port result[19] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port result[18] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port result[17] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port result[16] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port result[15] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port result[14] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port result[13] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port result[12] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port result[11] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port result[10] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port result[9] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port result[8] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port result[7] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port result[6] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port result[5] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port result[4] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port result[3] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port result[2] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port result[1] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port result[0] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[31] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[30] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[29] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[28] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[27] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[26] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[25] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[24] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[23] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[22] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[21] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[20] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[19] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[18] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[17] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[16] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[15] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[14] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[13] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[12] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[11] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[10] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[9] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[8] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[7] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[6] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[5] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[4] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[3] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[2] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[1] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port a[0] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[31] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[30] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[29] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[28] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[27] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[26] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[25] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[24] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[23] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[22] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[21] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[20] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[19] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[18] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[17] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[16] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[15] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[14] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[13] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[12] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[11] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[10] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[9] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[8] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[7] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[6] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[5] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[4] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[3] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[2] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[1] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port b[0] in module fp_div is either unconnected or has no load
WARNING: [Synth 8-7129] Port result[31] in module fp_add is either unconnected or has no load
WARNING: [Synth 8-7129] Port result[30] in module fp_add is either unconnected or has no load
WARNING: [Synth 8-7129] Port result[29] in module fp_add is either unconnected or has no load
WARNING: [Synth 8-7129] Port result[28] in module fp_add is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 923.578 ; gain = 503.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 923.578 ; gain = 503.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 923.578 ; gain = 503.238
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 923.578 ; gain = 503.238
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   25 Bit       Adders := 1     
	   3 Input    8 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP fp_mul_inst/zFrac, operation Mode is: A*B.
DSP Report: operator fp_mul_inst/zFrac is absorbed into DSP fp_mul_inst/zFrac.
DSP Report: operator fp_mul_inst/zFrac is absorbed into DSP fp_mul_inst/zFrac.
DSP Report: Generating DSP fp_mul_inst/zFrac, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator fp_mul_inst/zFrac is absorbed into DSP fp_mul_inst/zFrac.
DSP Report: operator fp_mul_inst/zFrac is absorbed into DSP fp_mul_inst/zFrac.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 1123.293 ; gain = 702.953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fp_mul      | A*B            | 25     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fp_mul      | (PCIN>>17)+A*B | 25     | 8      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:30 . Memory (MB): peak = 1127.387 ; gain = 707.047
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:30 . Memory (MB): peak = 1127.578 ; gain = 707.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 1127.578 ; gain = 707.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 1127.578 ; gain = 707.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 1127.578 ; gain = 707.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 1127.578 ; gain = 707.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 1127.578 ; gain = 707.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 1127.578 ; gain = 707.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fp_mul      | A*B          | 24     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fp_mul      | PCIN>>17+A*B | 24     | 7      | -      | -      | 31     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    15|
|2     |DSP48E1 |     2|
|3     |LUT2    |    40|
|4     |LUT3    |    23|
|5     |LUT4    |    51|
|6     |LUT5    |    43|
|7     |LUT6    |   109|
|8     |IBUF    |    66|
|9     |OBUF    |    32|
+------+--------+------+

Report Instance Areas: 
+------+--------------+-------+------+
|      |Instance      |Module |Cells |
+------+--------------+-------+------+
|1     |top           |       |   381|
|2     |  fp_mul_inst |fp_mul |    12|
|3     |  fp_sub_inst |fp_sub |   271|
+------+--------------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 1127.578 ; gain = 707.238
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 202 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 1127.578 ; gain = 707.238
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 1127.578 ; gain = 707.238
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1139.492 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1222.668 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 52705176
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 110 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:43 . Memory (MB): peak = 1222.668 ; gain = 827.207
INFO: [Common 17-1381] The checkpoint 'C:/Users/lasit/DSD_ALU/DSD_ALU.runs/synth_1/FP_ALU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file FP_ALU_utilization_synth.rpt -pb FP_ALU_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct 10 16:30:09 2024...
